Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: NEXYS_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NEXYS_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NEXYS_TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NEXYS_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../RS_232_GUAY/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\RS_232_GUAY\ipcore_dir\FIFO.vhd" into library work
Parsing entity <FIFO>.
Parsing architecture <FIFO_a> of entity <fifo>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\RS_232_GUAY\ipcore_dir\clk_50.vhd" into library work
Parsing entity <clk_50>.
Parsing architecture <xilinx> of entity <clk_50>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PIC_pkg.vhd" into library work
Parsing package <PIC_pkg>.
Parsing package body <PIC_pkg>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ShiftRegister.vhd" into library work
Parsing entity <ShiftRegister>.
Parsing architecture <Behavioral> of entity <shiftregister>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\rs232_tx.vhd" into library work
Parsing entity <rs232_tx>.
Parsing architecture <Behavioral> of entity <rs232_tx>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232_RX.vhd" into library work
Parsing entity <RS232_RX>.
Parsing architecture <Behavioral> of entity <rs232_rx>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_peripheals.vhd" into library work
Parsing entity <ram_peripheals>.
Parsing architecture <Behavioral> of entity <ram_peripheals>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_gp.vhd" into library work
Parsing entity <ram_gp>.
Parsing architecture <Behavioral> of entity <ram_gp>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232top.vhd" into library work
Parsing entity <RS232top>.
Parsing architecture <RTL> of entity <rs232top>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RAM.vhd" into library work
Parsing entity <ram>.
Parsing architecture <behavior> of entity <ram>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" into library work
Parsing entity <dma>.
Parsing architecture <Behavioral> of entity <dma>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\NEXYS_TOP.vhd" into library work
Parsing entity <NEXYS_TOP>.
Parsing architecture <Behavioral> of entity <nexys_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NEXYS_TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_50> (architecture <xilinx>) from library <work>.

Elaborating entity <RS232top> (architecture <RTL>) from library <work>.

Elaborating entity <rs232_tx> (architecture <Behavioral>) from library <work>.

Elaborating entity <RS232_RX> (architecture <Behavioral>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <Behavioral>) from library <work>.

Elaborating entity <FIFO> (architecture <FIFO_a>) from library <work>.

Elaborating entity <dma> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" Line 104: rcvd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" Line 117: rx_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" Line 123: data_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" Line 129: dma_ack should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" Line 135: data_count should be on the sensitivity list of the process

Elaborating entity <ram> (architecture <behavior>) from library <work>.

Elaborating entity <ram_peripheals> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_peripheals.vhd" Line 68: cs should be on the sensitivity list of the process

Elaborating entity <ram_gp> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RAM.vhd" Line 66: Assignment to cs_ram_gp ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NEXYS_TOP>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\NEXYS_TOP.vhd".
    Summary:
	no macro.
Unit <NEXYS_TOP> synthesized.

Synthesizing Unit <clk_50>.
    Related source file is "C:\Users\rboq\Documents\LCSE\RS_232_GUAY\ipcore_dir\clk_50.vhd".
    Summary:
	no macro.
Unit <clk_50> synthesized.

Synthesizing Unit <RS232top>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232top.vhd".
    Found 1-bit register for signal <Ack_in>.
    Found 1-bit register for signal <LineRD_in>.
    Found 8-bit register for signal <Data_FF>.
    Found 1-bit register for signal <StartTX>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <RS232top> synthesized.

Synthesizing Unit <rs232_tx>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\rs232_tx.vhd".
    Found 8-bit register for signal <width_count>.
    Found 3-bit register for signal <data_count>.
    Found 2-bit register for signal <CurrentState>.
    Found 1-bit register for signal <EOT>.
    Found 1-bit register for signal <TX>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <width_count[7]_GND_15_o_add_16_OUT> created at line 1241.
    Found 3-bit adder for signal <data_count[2]_GND_15_o_add_22_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <data_count[2]_Data[7]_Mux_6_o> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232_tx> synthesized.

Synthesizing Unit <RS232_RX>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232_RX.vhd".
    Found 3-bit register for signal <data_count>.
    Found 8-bit register for signal <width_count>.
    Found 2-bit register for signal <CurrentState>.
    Found 1-bit register for signal <Valid_out>.
    Found 1-bit register for signal <Code_out>.
    Found 1-bit register for signal <Store_out>.
    Found finite state machine <FSM_1> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <data_count[2]_GND_16_o_add_18_OUT> created at line 1241.
    Found 8-bit adder for signal <width_count[7]_GND_16_o_add_26_OUT> created at line 1241.
    Found 1-bit 3-to-1 multiplexer for signal <Code_out_tmp> created at line 59.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RS232_RX> synthesized.

Synthesizing Unit <ShiftRegister>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ShiftRegister.vhd".
    Found 3-bit register for signal <i>.
    Found 8-bit register for signal <Q>.
    Found 3-bit adder for signal <i[2]_GND_17_o_mux_4_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ShiftRegister> synthesized.

Synthesizing Unit <dma>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd".
WARNING:Xst:647 - Input <RX_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ACK_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_RDY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TX_Data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Data_Read> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Valid_D> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <CurrentState>.
    Found 2-bit register for signal <data_count>.
INFO:Xst:1799 - State dma_send is never reached in FSM <CurrentState>.
    Found finite state machine <FSM_2> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <data_count[1]_GND_20_o_add_66_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <CurrentState[1]_data_count[1]_Mux_15_o> created at line 70.
    Found 1-bit 3-to-1 multiplexer for signal <CurrentState[1]_GND_22_o_Mux_17_o> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CurrentState[1]_data_count[1]_Mux_19_o> created at line 70.
WARNING:Xst:737 - Found 1-bit latch for signal <READY>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <en_data_count>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <syn_rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Address<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 67
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 67
WARNING:Xst:737 - Found 1-bit latch for signal <Address<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Address<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Address<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Write_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DMA_RQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   9 Latch(s).
	inferred  12 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <dma> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RAM.vhd".
    Found 4x1-bit Read Only RAM for signal <CS_ram_periph>
    Summary:
	inferred   1 RAM(s).
Unit <ram> synthesized.

Synthesizing Unit <ram_peripheals>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_peripheals.vhd".
WARNING:Xst:647 - Input <address<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <contents_ram>, simulation mismatch.
    Found 7x8-bit single-port RAM <Mram_contents_ram> for signal <contents_ram>.
    Found 1-bit tristate buffer for signal <databus<7>> created at line 78
    Found 1-bit tristate buffer for signal <databus<6>> created at line 78
    Found 1-bit tristate buffer for signal <databus<5>> created at line 78
    Found 1-bit tristate buffer for signal <databus<4>> created at line 78
    Found 1-bit tristate buffer for signal <databus<3>> created at line 78
    Found 1-bit tristate buffer for signal <databus<2>> created at line 78
    Found 1-bit tristate buffer for signal <databus<1>> created at line 78
    Found 1-bit tristate buffer for signal <databus<0>> created at line 78
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ram_peripheals> synthesized.

Synthesizing Unit <ram_gp>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_gp.vhd".
WARNING:Xst:647 - Input <address<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit single-port RAM <Mram_contents_ram> for signal <contents_ram>.
    Found 1-bit tristate buffer for signal <databus<7>> created at line 65
    Found 1-bit tristate buffer for signal <databus<6>> created at line 65
    Found 1-bit tristate buffer for signal <databus<5>> created at line 65
    Found 1-bit tristate buffer for signal <databus<4>> created at line 65
    Found 1-bit tristate buffer for signal <databus<3>> created at line 65
    Found 1-bit tristate buffer for signal <databus<2>> created at line 65
    Found 1-bit tristate buffer for signal <databus<1>> created at line 65
    Found 1-bit tristate buffer for signal <databus<0>> created at line 65
    Summary:
	inferred   1 RAM(s).
	inferred   8 Tristate(s).
Unit <ram_gp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x1-bit single-port Read Only RAM                     : 1
 7x8-bit single-port RAM                               : 1
 8x8-bit single-port RAM                               : 1
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 1
 3-bit adder                                           : 3
 8-bit adder                                           : 2
# Registers                                            : 16
 1-bit register                                        : 8
 2-bit register                                        : 1
 3-bit register                                        : 3
 8-bit register                                        : 4
# Latches                                              : 9
 1-bit latch                                           : 9
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 24
 1-bit tristate buffer                                 : 24
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <FIFO.ngc>.
Loading core <FIFO> for timing and area information for instance <Internal_memory>.
WARNING:Xst:1710 - FF/Latch <Data_FF_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_FF_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <RS232_RX>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <RS232_RX> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftRegister>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <ShiftRegister> synthesized (advanced).

Synthesizing (advanced) Unit <dma>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <dma> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CS_ram_periph> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address<7:6>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CS_ram_periph> |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <ram_gp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_contents_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <write_en>      | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <databus>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_gp> synthesized (advanced).

Synthesizing (advanced) Unit <ram_peripheals>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_contents_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_45_o_write_en_MUX_69_o_0> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <databus>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_peripheals> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_tx>.
The following registers are absorbed into counter <width_count>: 1 register on signal <width_count>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <rs232_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x1-bit single-port distributed Read Only RAM         : 1
 7x8-bit single-port distributed RAM                   : 1
 8x8-bit single-port distributed RAM                   : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 17
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Address_7> (without init value) has a constant value of 0 in block <dma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Address_5> (without init value) has a constant value of 0 in block <dma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Write_en> (without init value) has a constant value of 1 in block <dma>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dma_top/FSM_2> on signal <CurrentState[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 dma_send      | unreached
 dma_wait_bus  | 10
 dma_write_ram | 11
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <top/Transmitter/FSM_0> on signal <CurrentState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 senddata | 11
 stopbit  | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <top/Receiver/FSM_1> on signal <CurrentState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 rcvdata  | 11
 stopbit  | 10
----------------------
WARNING:Xst:2042 - Unit ram_gp: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:2042 - Unit ram_peripheals: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:2042 - Unit dma: 8 internal tristates are replaced by logic (pull-up yes): Databus<0>, Databus<1>, Databus<2>, Databus<3>, Databus<4>, Databus<5>, Databus<6>, Databus<7>.
WARNING:Xst:2677 - Node <dma_top/Address_0> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <dma_top/Address_1> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram8> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram7> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram6> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram5> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram4> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram3> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram2> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/periph_ram/Mram_contents_ram1> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram8> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram7> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram6> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram5> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram4> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram3> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram2> of sequential type is unconnected in block <NEXYS_TOP>.
WARNING:Xst:2677 - Node <ram_top/gp_ram/Mram_contents_ram1> of sequential type is unconnected in block <NEXYS_TOP>.

Optimizing unit <NEXYS_TOP> ...

Optimizing unit <RS232top> ...

Optimizing unit <rs232_tx> ...

Optimizing unit <RS232_RX> ...

Optimizing unit <ShiftRegister> ...
WARNING:Xst:1710 - FF/Latch <top/Data_FF_7> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_6> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_5> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_4> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_3> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_2> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_1> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <top/Data_FF_0> (without init value) has a constant value of 0 in block <NEXYS_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <top/Ack_in> of sequential type is unconnected in block <NEXYS_TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NEXYS_TOP, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NEXYS_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 167
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 3
#      LUT2                        : 20
#      LUT3                        : 15
#      LUT4                        : 27
#      LUT5                        : 25
#      LUT6                        : 32
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 107
#      FD                          : 6
#      FDC                         : 13
#      FDCE                        : 66
#      FDE                         : 4
#      FDP                         : 13
#      FDPE                        : 1
#      LD                          : 4
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 8
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 3
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             105  out of  18224     0%  
 Number of Slice LUTs:                  129  out of   9112     1%  
    Number used as Logic:               129  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    165
   Number with an unused Flip Flop:      60  out of    165    36%  
   Number with an unused LUT:            36  out of    165    21%  
   Number of fully used LUT-FF pairs:    69  out of    165    41%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                   8  out of    232     3%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                                           | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------------------------------------------+-------------------------------+-------+
Clk                                                                                                    | DCM_SP:CLKDV                  | 104   |
dma_top/CurrentState[1]_GND_22_o_Mux_17_o(dma_top/Mmux_CurrentState[1]_GND_22_o_Mux_17_o11:O)          | NONE(*)(dma_top/READY)        | 1     |
dma_top/CurrentState[1]_data_count[1]_Mux_19_o(dma_top/Mmux_CurrentState[1]_data_count[1]_Mux_19_o1:O) | NONE(*)(dma_top/en_data_count)| 2     |
dma_top/CurrentState[1]_data_count[1]_Mux_15_o(dma_top/Mmux_CurrentState[1]_data_count[1]_Mux_15_o11:O)| NONE(*)(dma_top/DMA_RQ)       | 1     |
-------------------------------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.750ns (Maximum Frequency: 1332.871MHz)
   Minimum input arrival time before clock: 3.986ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 0.750ns (frequency: 1332.871MHz)
  Total number of paths / destination ports: 1157 / 241
-------------------------------------------------------------------------
Delay:               3.751ns (Levels of Logic = 3)
  Source:            top/Receiver/width_count_4 (FF)
  Destination:       top/Receiver/Code_out (FF)
  Source Clock:      Clk rising 0.2X
  Destination Clock: Clk rising 0.2X

  Data Path: top/Receiver/width_count_4 to top/Receiver/Code_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  top/Receiver/width_count_4 (top/Receiver/width_count_4)
     LUT5:I0->O            4   0.203   0.684  top/Receiver/Madd_width_count[7]_GND_16_o_add_26_OUT_xor<5>131 (top/Receiver/Madd_width_count[7]_GND_16_o_add_26_OUT_xor<5>13)
     LUT4:I3->O            5   0.205   0.819  top/Receiver/width_count[7]_GND_16_o_equal_8_o<7>1 (top/Receiver/width_count[7]_GND_16_o_equal_8_o)
     LUT5:I3->O            1   0.203   0.000  top/Receiver/Mmux_Code_out_tmp11 (top/Receiver/Code_out_tmp)
     FDE:D                     0.102          top/Receiver/Code_out
    ----------------------------------------
    Total                      3.751ns (1.160ns logic, 2.591ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              3.986ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       top/StartTX (FF)
  Destination Clock: Clk rising 0.2X

  Data Path: Reset to top/StartTX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  Reset_IBUF (Reset_IBUF)
     INV:I->O              4   0.206   0.683  rst_nexys1_INV_0 (rst_nexys)
     FDE:CE                    0.322          top/StartTX
    ----------------------------------------
    Total                      3.986ns (1.750ns logic, 2.236ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            top/Transmitter/TX (FF)
  Destination:       TD (PAD)
  Source Clock:      Clk rising 0.2X

  Data Path: top/Transmitter/TX to TD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  top/Transmitter/TX (top/Transmitter/TX)
     OBUF:I->O                 2.571          TD_OBUF (TD)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dma_top/CurrentState[1]_GND_22_o_Mux_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            dma_top/READY (LATCH)
  Destination:       Ready (PAD)
  Source Clock:      dma_top/CurrentState[1]_GND_22_o_Mux_17_o falling

  Data Path: dma_top/READY to Ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  dma_top/READY (dma_top/READY)
     OBUF:I->O                 2.571          Ready_OBUF (Ready)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dma_top/CurrentState[1]_data_count[1]_Mux_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            dma_top/DMA_RQ (LATCH)
  Destination:       DMA_RQ (PAD)
  Source Clock:      dma_top/CurrentState[1]_data_count[1]_Mux_15_o falling

  Data Path: dma_top/DMA_RQ to DMA_RQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  dma_top/DMA_RQ (dma_top/DMA_RQ)
     OBUF:I->O                 2.571          DMA_RQ_OBUF (DMA_RQ)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
Clk                                           |    3.751|         |         |         |
dma_top/CurrentState[1]_data_count[1]_Mux_19_o|         |    2.395|         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dma_top/CurrentState[1]_GND_22_o_Mux_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    1.286|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dma_top/CurrentState[1]_data_count[1]_Mux_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    2.013|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dma_top/CurrentState[1]_data_count[1]_Mux_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    2.070|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.05 secs
 
--> 

Total memory usage is 304780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   14 (   0 filtered)

