$date
	Sun Oct 23 07:41:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#178866
b1 &
b1 %
1$
b1 !
1"
#178867
0"
#178870
1#
#178874
b0 &
b0 %
0#
0$
#1184954
b1011 &
b1011 %
1$
b1011 !
1"
#1184955
0"
#1184958
b100010 &
b100010 %
#1184962
b10001 &
b10001 %
#1184966
b110100 &
b110100 %
#1184970
b11010 &
b11010 %
#1184974
b1101 &
b1101 %
#1184978
b101000 &
b101000 %
#1184982
b10100 &
b10100 %
#1184986
b1010 &
b1010 %
#1184990
b101 &
b101 %
#1184994
b10000 &
b10000 %
#1184998
b1000 &
b1000 %
#1185002
b100 &
b100 %
#1185006
b10 &
b10 %
#1185010
b1 &
b1 %
1#
#1185014
b0 &
0#
b0 %
0$
#2132788
b10011 !
1"
#2132790
b10011 &
b10011 %
1$
#2132791
0"
#2132794
b111010 &
b111010 %
#2132798
b11101 &
b11101 %
#2132802
b1011000 &
b1011000 %
#2132806
b101100 &
b101100 %
#2132810
b10110 &
b10110 %
#2132814
b1011 &
b1011 %
#2132818
b100010 &
b100010 %
#2132822
b10001 &
b10001 %
#2132826
b110100 &
b110100 %
#2132830
b11010 &
b11010 %
#2132834
b1101 &
b1101 %
#2132838
b101000 &
b101000 %
#2132842
b10100 &
b10100 %
#2132846
b1010 &
b1010 %
#2132850
b101 &
b101 %
#2132854
b10000 &
b10000 %
#2132858
b1000 &
b1000 %
#2132862
b100 &
b100 %
#2132866
b10 &
b10 %
#2132870
b1 &
1#
b1 %
#2132874
b0 &
b0 %
0#
0$
#4500012
