Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: pwm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pwm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pwm"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : pwm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\souza\Desktop\pwm\pwm\pwm.v" into library work
Parsing module <pwm>.
Parsing module <prescaler>.
Parsing module <clockdivider>.
Parsing module <basic_pwm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pwm>.

Elaborating module <prescaler>.

Elaborating module <clockdivider>.

Elaborating module <basic_pwm>.
WARNING:HDLCompiler:413 - "C:\Users\souza\Desktop\pwm\pwm\pwm.v" Line 90: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm>.
    Related source file is "C:\Users\souza\Desktop\pwm\pwm\pwm.v".
    Summary:
	no macro.
Unit <pwm> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "C:\Users\souza\Desktop\pwm\pwm\pwm.v".
    Found 1-bit 4-to-1 multiplexer for signal <clkout> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <clockdivider>.
    Related source file is "C:\Users\souza\Desktop\pwm\pwm\pwm.v".
    Found 4-bit register for signal <counter4>.
    Found 4-bit register for signal <counter16>.
    Found 4-bit register for signal <counter32>.
    Found 1-bit register for signal <clk16>.
    Found 1-bit register for signal <clk32>.
    Found 1-bit register for signal <clk4>.
    Found 4-bit adder for signal <counter4[3]_GND_3_o_add_0_OUT> created at line 60.
    Found 4-bit adder for signal <counter16[3]_GND_3_o_add_3_OUT> created at line 65.
    Found 4-bit adder for signal <counter32[3]_GND_3_o_add_6_OUT> created at line 70.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <clockdivider> synthesized.

Synthesizing Unit <basic_pwm>.
    Related source file is "C:\Users\souza\Desktop\pwm\pwm\pwm.v".
    Found 8-bit register for signal <counter>.
    Found 1-bit register for signal <pwmout>.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_1_OUT> created at line 90.
    Found 8-bit adder for signal <counter[7]_GND_4_o_add_2_OUT> created at line 99.
    Found 8-bit subtractor for signal <cycleoff> created at line 89.
    Found 8-bit comparator greater for signal <n0004> created at line 101
    Found 8-bit comparator equal for signal <counter[7]_cycleoff[7]_equal_5_o> created at line 103
    Found 8-bit comparator equal for signal <counter[7]_period[7]_equal_6_o> created at line 105
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <basic_pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 8
 1-bit register                                        : 4
 4-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 3
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clockdivider>.
The following registers are absorbed into counter <counter16>: 1 register on signal <counter16>.
The following registers are absorbed into counter <counter4>: 1 register on signal <counter4>.
The following registers are absorbed into counter <counter32>: 1 register on signal <counter32>.
Unit <clockdivider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor borrow in                            : 1
# Counters                                             : 3
 4-bit up counter                                      : 3
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 3
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pwm> ...

Optimizing unit <basic_pwm> ...

Optimizing unit <clockdivider> ...
WARNING:Xst:1710 - FF/Latch <counter16_3> (without init value) has a constant value of 0 in block <clockdivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0/u0/counter4_3> (without init value) has a constant value of 0 in block <pwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/u0/counter4_2> (without init value) has a constant value of 0 in block <pwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/u0/counter4_1> (without init value) has a constant value of 0 in block <pwm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u0/u0/clk16> in Unit <pwm> is equivalent to the following FF/Latch, which will be removed : <u0/u0/counter32_3> 
INFO:Xst:2261 - The FF/Latch <u0/u0/clk4> in Unit <pwm> is equivalent to the following FF/Latch, which will be removed : <u0/u0/counter16_1> 
INFO:Xst:2261 - The FF/Latch <u0/u0/counter16_0> in Unit <pwm> is equivalent to the following 2 FFs/Latches, which will be removed : <u0/u0/counter32_0> <u0/u0/counter4_0> 
INFO:Xst:2261 - The FF/Latch <u0/u0/counter16_2> in Unit <pwm> is equivalent to the following FF/Latch, which will be removed : <u0/u0/counter32_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pwm, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pwm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 60
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 11
#      LUT3                        : 3
#      LUT4                        : 2
#      LUT5                        : 4
#      LUT6                        : 18
#      MUXCY                       : 7
#      MUXF7                       : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 15
#      FDC                         : 12
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 22
#      IBUF                        : 21
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  11440     0%  
 Number of Slice LUTs:                   43  out of   5720     0%  
    Number used as Logic:                43  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      28  out of     43    65%  
   Number with an unused LUT:             0  out of     43     0%  
   Number of fully used LUT-FF pairs:    15  out of     43    34%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    200    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkw(u0/Mmux_clkout11:O)           | NONE(*)(u1/counter_7)  | 9     |
clk                                | IBUF+BUFG              | 6     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.249ns (Maximum Frequency: 235.349MHz)
   Minimum input arrival time before clock: 7.046ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkw'
  Clock period: 4.249ns (frequency: 235.349MHz)
  Total number of paths / destination ports: 181 / 9
-------------------------------------------------------------------------
Delay:               4.249ns (Levels of Logic = 3)
  Source:            u1/counter_4 (FF)
  Destination:       u1/counter_7 (FF)
  Source Clock:      clkw rising
  Destination Clock: clkw rising

  Data Path: u1/counter_4 to u1/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.271  u1/counter_4 (u1/counter_4)
     LUT6:I1->O            2   0.254   0.726  u1/Madd_counter[7]_GND_4_o_add_2_OUT_cy<5>11 (u1/Madd_counter[7]_GND_4_o_add_2_OUT_cy<5>)
     LUT2:I1->O            1   0.254   0.910  u1/Mmux_GND_4_o_counter[7]_mux_9_OUT111_SW2 (N13)
     LUT6:I3->O            1   0.235   0.000  u1/Mmux_GND_4_o_counter[7]_mux_9_OUT81 (u1/GND_4_o_counter[7]_mux_9_OUT<7>)
     FDC:D                     0.074          u1/counter_7
    ----------------------------------------
    Total                      4.249ns (1.342ns logic, 2.907ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.847ns (frequency: 351.247MHz)
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Delay:               2.847ns (Levels of Logic = 1)
  Source:            u0/u0/counter16_0 (FF)
  Destination:       u0/u0/clk32 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u0/u0/counter16_0 to u0/u0/clk32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   1.104  u0/u0/counter16_0 (u0/u0/counter16_0)
     LUT4:I1->O            1   0.235   0.681  u0/u0/counter32[3]_PWR_3_o_equal_8_o1 (u0/u0/counter32[3]_PWR_3_o_equal_8_o)
     FDCE:CE                   0.302          u0/u0/clk32
    ----------------------------------------
    Total                      2.847ns (1.062ns logic, 1.785ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkw'
  Total number of paths / destination ports: 1233 / 18
-------------------------------------------------------------------------
Offset:              7.046ns (Levels of Logic = 6)
  Source:            period<2> (PAD)
  Destination:       u1/counter_7 (FF)
  Destination Clock: clkw rising

  Data Path: period<2> to u1/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  period_2_IBUF (period_2_IBUF)
     LUT6:I1->O            2   0.254   0.954  u1/n00043 (u1/n00041)
     LUT6:I3->O            1   0.235   0.000  u1/n00041_G (N20)
     MUXF7:I1->O           1   0.175   0.910  u1/n00041 (u1/n00042)
     LUT5:I2->O            9   0.235   1.431  u1/n000421 (u1/n0004)
     LUT6:I0->O            1   0.254   0.000  u1/Mmux_GND_4_o_counter[7]_mux_9_OUT21 (u1/GND_4_o_counter[7]_mux_9_OUT<1>)
     FDC:D                     0.074          u1/counter_1
    ----------------------------------------
    Total                      7.046ns (2.555ns logic, 4.491ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.877ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u0/u0/counter16_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to u0/u0/counter16_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_IBUF (rst_IBUF)
     INV:I->O             15   0.255   1.154  u1/rst_inv1_INV_0 (u0/u0/rst_inv)
     FDCE:CLR                  0.459          u0/u0/clk4
    ----------------------------------------
    Total                      3.877ns (2.042ns logic, 1.835ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkw'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            u1/pwmout (FF)
  Destination:       pwmout (PAD)
  Source Clock:      clkw rising

  Data Path: u1/pwmout to pwmout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  u1/pwmout (u1/pwmout)
     OBUF:I->O                 2.912          pwmout_OBUF (pwmout)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkw           |    4.249|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.00 secs
 
--> 

Total memory usage is 4501668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

