
==========================================================================
04_timer_unit.cts_unrepaired check_setup
--------------------------------------------------------------------------
1

==========================================================================
04_timer_unit.cts_unrepaired report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
04_timer_unit.cts_unrepaired report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
04_timer_unit.cts_unrepaired report_worst_slack
--------------------------------------------------------------------------
worst slack 4.44

==========================================================================
04_timer_unit.cts_unrepaired report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: s_ref_clk0_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: s_ref_clk1_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.08    0.03    0.05    0.05 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_3_2__f_clk_i/A (sg13g2_buf_8)
     5    0.05    0.03    0.06    0.11 ^ clkbuf_3_2__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_2__leaf_clk_i (net)
                  0.03    0.00    0.11 ^ clkbuf_leaf_9_clk_i/A (sg13g2_buf_8)
     8    0.03    0.02    0.05    0.16 ^ clkbuf_leaf_9_clk_i/X (sg13g2_buf_8)
                                         clknet_leaf_9_clk_i (net)
                  0.02    0.00    0.16 ^ s_ref_clk0_reg/CLK (sg13g2_dfrbp_1)
     1    0.00    0.01    0.13    0.29 v s_ref_clk0_reg/Q (sg13g2_dfrbp_1)
                                         s_ref_clk0 (net)
                  0.01    0.00    0.29 v s_ref_clk1_reg/D (sg13g2_dfrbp_1)
                                  0.29   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.08    0.03    0.05    0.05 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_3_2__f_clk_i/A (sg13g2_buf_8)
     5    0.05    0.03    0.06    0.11 ^ clkbuf_3_2__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_2__leaf_clk_i (net)
                  0.03    0.00    0.11 ^ clkbuf_leaf_9_clk_i/A (sg13g2_buf_8)
     8    0.03    0.02    0.05    0.16 ^ clkbuf_leaf_9_clk_i/X (sg13g2_buf_8)
                                         clknet_leaf_9_clk_i (net)
                  0.02    0.00    0.16 ^ s_ref_clk1_reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.26   clock uncertainty
                          0.00    0.26   clock reconvergence pessimism
                         -0.02    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
04_timer_unit.cts_unrepaired report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_valid_o_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: r_rdata_o[9] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.07    0.05    0.07    0.07 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.07 ^ clkbuf_3_6__f_clk_i/A (sg13g2_buf_8)
     5    0.04    0.04    0.09    0.16 ^ clkbuf_3_6__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_6__leaf_clk_i (net)
                  0.04    0.00    0.16 ^ clkbuf_leaf_23_clk_i/A (sg13g2_buf_8)
     9    0.03    0.03    0.07    0.23 ^ clkbuf_leaf_23_clk_i/X (sg13g2_buf_8)
                                         clknet_leaf_23_clk_i (net)
                  0.03    0.00    0.23 ^ r_valid_o_reg/CLK (sg13g2_dfrbp_2)
     2    0.52    1.06    0.92    1.16 ^ r_valid_o_reg/Q (sg13g2_dfrbp_2)
                                         r_valid_o (net)
                  1.06    0.00    1.16 ^ _2552_/A (sg13g2_nand3_1)
     1    0.00    0.19    0.21    1.37 v _2552_/Y (sg13g2_nand3_1)
                                         _0727_ (net)
                  0.19    0.00    1.37 v _2553_/B (sg13g2_nor2_1)
     1    0.00    0.08    0.10    1.47 ^ _2553_/Y (sg13g2_nor2_1)
                                         _0728_ (net)
                  0.08    0.00    1.47 ^ _2554_/B1 (sg13g2_o21ai_1)
     1    0.00    0.05    0.08    1.55 v _2554_/Y (sg13g2_o21ai_1)
                                         _0729_ (net)
                  0.05    0.00    1.55 v fanout25/A (sg13g2_buf_2)
     5    0.03    0.06    0.12    1.67 v fanout25/X (sg13g2_buf_2)
                                         net25 (net)
                  0.06    0.00    1.67 v fanout24/A (sg13g2_buf_4)
     8    0.06    0.06    0.13    1.80 v fanout24/X (sg13g2_buf_4)
                                         net24 (net)
                  0.06    0.00    1.80 v fanout23/A (sg13g2_buf_4)
     8    0.06    0.06    0.12    1.92 v fanout23/X (sg13g2_buf_4)
                                         net23 (net)
                  0.06    0.00    1.92 v _2670_/A (sg13g2_nor2b_2)
     1    0.52    2.09    1.50    3.42 ^ _2670_/Y (sg13g2_nor2b_2)
                                         r_rdata_o[9] (net)
                  2.09    0.04    3.46 ^ r_rdata_o[9] (out)
                                  3.46   data arrival time

                         10.00   10.00   max_delay
                          0.00   10.00   clock clk_sys (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)



==========================================================================
04_timer_unit.cts_unrepaired report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_valid_o_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: r_rdata_o[9] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.07    0.05    0.07    0.07 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.07 ^ clkbuf_3_6__f_clk_i/A (sg13g2_buf_8)
     5    0.04    0.04    0.09    0.16 ^ clkbuf_3_6__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_6__leaf_clk_i (net)
                  0.04    0.00    0.16 ^ clkbuf_leaf_23_clk_i/A (sg13g2_buf_8)
     9    0.03    0.03    0.07    0.23 ^ clkbuf_leaf_23_clk_i/X (sg13g2_buf_8)
                                         clknet_leaf_23_clk_i (net)
                  0.03    0.00    0.23 ^ r_valid_o_reg/CLK (sg13g2_dfrbp_2)
     2    0.52    1.06    0.92    1.16 ^ r_valid_o_reg/Q (sg13g2_dfrbp_2)
                                         r_valid_o (net)
                  1.06    0.00    1.16 ^ _2552_/A (sg13g2_nand3_1)
     1    0.00    0.19    0.21    1.37 v _2552_/Y (sg13g2_nand3_1)
                                         _0727_ (net)
                  0.19    0.00    1.37 v _2553_/B (sg13g2_nor2_1)
     1    0.00    0.08    0.10    1.47 ^ _2553_/Y (sg13g2_nor2_1)
                                         _0728_ (net)
                  0.08    0.00    1.47 ^ _2554_/B1 (sg13g2_o21ai_1)
     1    0.00    0.05    0.08    1.55 v _2554_/Y (sg13g2_o21ai_1)
                                         _0729_ (net)
                  0.05    0.00    1.55 v fanout25/A (sg13g2_buf_2)
     5    0.03    0.06    0.12    1.67 v fanout25/X (sg13g2_buf_2)
                                         net25 (net)
                  0.06    0.00    1.67 v fanout24/A (sg13g2_buf_4)
     8    0.06    0.06    0.13    1.80 v fanout24/X (sg13g2_buf_4)
                                         net24 (net)
                  0.06    0.00    1.80 v fanout23/A (sg13g2_buf_4)
     8    0.06    0.06    0.12    1.92 v fanout23/X (sg13g2_buf_4)
                                         net23 (net)
                  0.06    0.00    1.92 v _2670_/A (sg13g2_nor2b_2)
     1    0.52    2.09    1.50    3.42 ^ _2670_/Y (sg13g2_nor2b_2)
                                         r_rdata_o[9] (net)
                  2.09    0.04    3.46 ^ r_rdata_o[9] (out)
                                  3.46   data arrival time

                         10.00   10.00   max_delay
                          0.00   10.00   clock clk_sys (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)



==========================================================================
04_timer_unit.cts_unrepaired report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
04_timer_unit.cts_unrepaired max_slew_check_slack
--------------------------------------------------------------------------
0.3846176862716675

==========================================================================
04_timer_unit.cts_unrepaired max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
04_timer_unit.cts_unrepaired max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1534

==========================================================================
04_timer_unit.cts_unrepaired max_fanout_check_slack
--------------------------------------------------------------------------
-1.0

==========================================================================
04_timer_unit.cts_unrepaired max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
04_timer_unit.cts_unrepaired max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.1250

==========================================================================
04_timer_unit.cts_unrepaired max_capacitance_check_slack
--------------------------------------------------------------------------
-0.21375103294849396

==========================================================================
04_timer_unit.cts_unrepaired max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
04_timer_unit.cts_unrepaired max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7125

==========================================================================
04_timer_unit.cts_unrepaired max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
04_timer_unit.cts_unrepaired max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 12

==========================================================================
04_timer_unit.cts_unrepaired max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
04_timer_unit.cts_unrepaired setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
04_timer_unit.cts_unrepaired hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
04_timer_unit.cts_unrepaired critical path delay
--------------------------------------------------------------------------
3.4647

==========================================================================
04_timer_unit.cts_unrepaired critical path slack
--------------------------------------------------------------------------
4.4353

==========================================================================
04_timer_unit.cts_unrepaired slack div critical path delay
--------------------------------------------------------------------------
128.013969

==========================================================================
04_timer_unit.cts_unrepaired report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.66e-03   1.12e-04   1.50e-07   1.78e-03  68.8%
Combinational          1.98e-04   1.22e-04   2.04e-07   3.20e-04  12.4%
Clock                  3.26e-04   1.58e-04   3.96e-08   4.84e-04  18.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.19e-03   3.92e-04   3.93e-07   2.58e-03 100.0%
                          84.8%      15.2%       0.0%

==========================================================================
04_timer_unit.cts_unrepaired report_design_area
--------------------------------------------------------------------------

==========================================================================
04_timer_unit.cts_unrepaired area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              44100.0 um2
Core Area:             39249.1008 um2
Total Area:            30440.1888 um2
Total Active Area:     30440.1888 um2

Core Utilization:      0.7755639792899408
Std Cell Utilization:  0.7755639792899408

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           30440.189       30440.189       0.000           0.000           0.000           1769            1769            0               0               0               30440.189       30440.189       0.000           0.000           0.000           1769            1769            0               0               0               
