{
  "module_name": "ddc_service_types.h",
  "hash_id": "0fade245ace5a5e61d8c237ba69b50c7dc245b2c8bf79c21cf2de83f53293845",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/include/ddc_service_types.h",
  "human_readable_source": " \n#ifndef __DAL_DDC_SERVICE_TYPES_H__\n#define __DAL_DDC_SERVICE_TYPES_H__\n\n \n#define DP_BRANCH_DEVICE_ID_0010FA 0x0010FA\n \n#define DP_BRANCH_DEVICE_ID_0022B9 0x0022B9\n#define DP_BRANCH_DEVICE_ID_00001A 0x00001A\n#define DP_BRANCH_DEVICE_ID_0080E1 0x0080e1\n#define DP_BRANCH_DEVICE_ID_90CC24 0x90CC24\n#define DP_BRANCH_DEVICE_ID_00E04C 0x00E04C\n#define DP_BRANCH_DEVICE_ID_006037 0x006037\n#define DP_BRANCH_DEVICE_ID_001CF8 0x001CF8\n#define DP_BRANCH_DEVICE_ID_0060AD 0x0060AD\n#define DP_BRANCH_HW_REV_10 0x10\n#define DP_BRANCH_HW_REV_20 0x20\n\n#define DP_DEVICE_ID_38EC11 0x38EC11\n#define DP_DEVICE_ID_BA4159 0xBA4159\n#define DP_FORCE_PSRSU_CAPABILITY 0x40F\n\n#define DP_SINK_PSR_ACTIVE_VTOTAL\t\t0x373\n#define DP_SINK_PSR_ACTIVE_VTOTAL_CONTROL_MODE\t0x375\n#define DP_SOURCE_PSR_ACTIVE_VTOTAL\t\t0x376\n\nenum ddc_result {\n\tDDC_RESULT_UNKNOWN = 0,\n\tDDC_RESULT_SUCESSFULL,\n\tDDC_RESULT_FAILED_CHANNEL_BUSY,\n\tDDC_RESULT_FAILED_TIMEOUT,\n\tDDC_RESULT_FAILED_PROTOCOL_ERROR,\n\tDDC_RESULT_FAILED_NACK,\n\tDDC_RESULT_FAILED_INCOMPLETE,\n\tDDC_RESULT_FAILED_OPERATION,\n\tDDC_RESULT_FAILED_INVALID_OPERATION,\n\tDDC_RESULT_FAILED_BUFFER_OVERFLOW,\n\tDDC_RESULT_FAILED_HPD_DISCON\n};\n\nenum ddc_service_type {\n\tDDC_SERVICE_TYPE_CONNECTOR,\n\tDDC_SERVICE_TYPE_DISPLAY_PORT_MST,\n};\n\n \nstruct display_sink_capability {\n\t \n\tenum display_dongle_type dongle_type;\n\tbool is_dongle_type_one;\n\n\t \n\t \n\tuint32_t downstrm_sink_count;\n\t \n\tbool downstrm_sink_count_valid;\n\n\t \n\tuint32_t additional_audio_delay;\n\t \n\tuint32_t audio_latency;\n\t \n\tuint32_t video_latency_interlace;\n\t \n\tuint32_t video_latency_progressive;\n\t \n\tuint32_t max_hdmi_pixel_clock;\n\t \n\tenum dc_color_depth max_hdmi_deep_color;\n\n\t \n\t \n\tbool ss_supported;\n\t \n\tuint32_t dp_link_lane_count;\n\tuint32_t dp_link_rate;\n\tuint32_t dp_link_spead;\n\n\t \n\tbool is_dp_hdmi_s3d_converter;\n\t \n\tbool is_edp_sink_cap_valid;\n\n\tenum ddc_transaction_type transaction_type;\n\tenum signal_type signal;\n};\n\nstruct av_sync_data {\n\tuint8_t av_granularity; \n\tuint8_t aud_dec_lat1; \n\tuint8_t aud_dec_lat2; \n\tuint8_t aud_pp_lat1; \n\tuint8_t aud_pp_lat2; \n\tuint8_t vid_inter_lat; \n\tuint8_t vid_prog_lat; \n\tuint8_t aud_del_ins1; \n\tuint8_t aud_del_ins2; \n\tuint8_t aud_del_ins3; \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}