<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:m="http://schemas.microsoft.com/office/2004/12/omml"
xmlns:mv="http://macVmlSchemaUri" xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta name=Title content="Recent Publications">
<meta name=Keywords content="">
<meta http-equiv=Content-Type content="text/html; charset=macintosh">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 15">
<meta name=Originator content="Microsoft Word 15">
<link rel=File-List href="pubs1.fld/filelist.xml">
<title>Recent Publications</title>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Alex Veidenbaum</o:Author>
  <o:LastAuthor>Microsoft Office User</o:LastAuthor>
  <o:Revision>2</o:Revision>
  <o:TotalTime>20</o:TotalTime>
  <o:Created>2016-06-24T21:10:00Z</o:Created>
  <o:LastSaved>2016-06-24T21:10:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>3001</o:Words>
  <o:Characters>17617</o:Characters>
  <o:Company>University of California</o:Company>
  <o:Lines>489</o:Lines>
  <o:Paragraphs>140</o:Paragraphs>
  <o:CharactersWithSpaces>20478</o:CharactersWithSpaces>
  <o:Version>15.0</o:Version>
 </o:DocumentProperties>
 <o:OfficeDocumentSettings>
  <o:TargetScreenSize>1600x1200</o:TargetScreenSize>
 </o:OfficeDocumentSettings>
</xml><![endif]-->
<link rel=themeData href="pubs1.fld/themedata.thmx">
<!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Zoom>200</w:Zoom>
  <w:TrackMoves>false</w:TrackMoves>
  <w:TrackFormatting/>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:DoNotPromoteQF/>
  <w:LidThemeOther>EN-US</w:LidThemeOther>
  <w:LidThemeAsian>X-NONE</w:LidThemeAsian>
  <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript>
  <w:Compatibility>
   <w:SplitPgBreakAndParaMark/>
   <w:DontVertAlignCellWithSp/>
   <w:DontBreakConstrainedForcedTables/>
   <w:DontVertAlignInTxbx/>
   <w:Word11KerningPairs/>
   <w:CachedColBalance/>
  </w:Compatibility>
  <m:mathPr>
   <m:mathFont m:val="Cambria Math"/>
   <m:brkBin m:val="before"/>
   <m:brkBinSub m:val="&#45;-"/>
   <m:smallFrac m:val="off"/>
   <m:dispDef/>
   <m:lMargin m:val="0"/>
   <m:rMargin m:val="0"/>
   <m:defJc m:val="centerGroup"/>
   <m:wrapIndent m:val="1440"/>
   <m:intLim m:val="subSup"/>
   <m:naryLim m:val="undOvr"/>
  </m:mathPr></w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" DefUnhideWhenUsed="false"
  DefSemiHidden="false" DefQFormat="false" LatentStyleCount="380">
  <w:LsdException Locked="false" QFormat="true" Name="Normal"/>
  <w:LsdException Locked="false" QFormat="true" Name="heading 1"/>
  <w:LsdException Locked="false" QFormat="true" Name="heading 2"/>
  <w:LsdException Locked="false" QFormat="true" Name="heading 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="heading 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="heading 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="heading 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="heading 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="heading 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="heading 9"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 9"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toc 9"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Normal Indent"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="footnote text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="annotation text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="header"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="footer"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index heading"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="caption"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="table of figures"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="envelope address"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="envelope return"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="footnote reference"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="annotation reference"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="line number"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="page number"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="endnote reference"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="endnote text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="table of authorities"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="macro"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toa heading"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Bullet"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List 3"/>
  <w:LsdException Locked="false" QFormat="true" Name="Title"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Closing"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Signature"/>
  <w:LsdException Locked="false" Priority="1" SemiHidden="true"
   UnhideWhenUsed="true" Name="Default Paragraph Font"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text Indent"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Message Header"/>
  <w:LsdException Locked="false" QFormat="true" Name="Subtitle"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Salutation"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Date"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text First Indent"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text First Indent 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Heading"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text Indent 2"/>
  <w:LsdException Locked="false" Priority="99" Name="Hyperlink"/>
  <w:LsdException Locked="false" QFormat="true" Name="Strong"/>
  <w:LsdException Locked="false" QFormat="true" Name="Emphasis"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Document Map"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Plain Text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="E-mail Signature"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Top of Form"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Bottom of Form"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Normal (Web)"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Acronym"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Address"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Cite"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Code"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Definition"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Keyboard"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Preformatted"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Sample"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Typewriter"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Variable"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Normal Table"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="annotation subject"/>
  <w:LsdException Locked="false" Priority="99" SemiHidden="true"
   UnhideWhenUsed="true" Name="No List"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Outline List 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Outline List 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Outline List 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Simple 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Simple 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Simple 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Colorful 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Colorful 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Colorful 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table 3D effects 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table 3D effects 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table 3D effects 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Contemporary"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Elegant"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Professional"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Subtle 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Subtle 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Web 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Web 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Web 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Balloon Text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Theme"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Level 9"/>
  <w:LsdException Locked="false" QFormat="true" Name="No Spacing"/>
  <w:LsdException Locked="false" SemiHidden="true" Name="Revision"/>
  <w:LsdException Locked="false" QFormat="true" Name="List Paragraph"/>
  <w:LsdException Locked="false" QFormat="true" Name="Quote"/>
  <w:LsdException Locked="false" QFormat="true" Name="Intense Quote"/>
  <w:LsdException Locked="false" QFormat="true" Name="Subtle Emphasis"/>
  <w:LsdException Locked="false" QFormat="true" Name="Intense Emphasis"/>
  <w:LsdException Locked="false" QFormat="true" Name="Subtle Reference"/>
  <w:LsdException Locked="false" QFormat="true" Name="Intense Reference"/>
  <w:LsdException Locked="false" QFormat="true" Name="Book Title"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Bibliography"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   QFormat="true" Name="TOC Heading"/>
  <w:LsdException Locked="false" Priority="41" Name="Plain Table 1"/>
  <w:LsdException Locked="false" Priority="42" Name="Plain Table 2"/>
  <w:LsdException Locked="false" Priority="43" Name="Plain Table 3"/>
  <w:LsdException Locked="false" Priority="44" Name="Plain Table 4"/>
  <w:LsdException Locked="false" Priority="45" Name="Plain Table 5"/>
  <w:LsdException Locked="false" Priority="40" Name="Grid Table Light"/>
  <w:LsdException Locked="false" Priority="46" Name="Grid Table 1 Light"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark"/>
  <w:LsdException Locked="false" Priority="51" Name="Grid Table 6 Colorful"/>
  <w:LsdException Locked="false" Priority="52" Name="Grid Table 7 Colorful"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 1"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 1"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 1"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 1"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 2"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 2"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 2"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 2"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 3"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 3"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 3"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 3"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 4"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 4"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 4"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 4"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 5"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 5"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 5"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 5"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 6"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 6"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 6"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 6"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 6"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 6"/>
  <w:LsdException Locked="false" Priority="46" Name="List Table 1 Light"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark"/>
  <w:LsdException Locked="false" Priority="51" Name="List Table 6 Colorful"/>
  <w:LsdException Locked="false" Priority="52" Name="List Table 7 Colorful"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 1"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 1"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 1"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 1"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 2"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 2"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 2"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 2"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 3"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 3"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 3"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 3"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 4"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 4"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 4"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 4"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 5"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 5"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 5"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 5"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 6"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 6"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 6"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 6"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 6"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 6"/>
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
@font-face
	{font-family:"Courier New";
	panose-1:2 7 3 9 2 2 5 2 4 4;
	mso-font-charset:0;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:-536859905 -1073711037 9 0 511 0;}
@font-face
	{font-family:Times;
	panose-1:2 0 5 0 0 0 0 0 0 0;
	mso-font-charset:0;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:3 0 0 0 1 0;}
@font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;
	mso-font-charset:2;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:0 268435456 0 0 -2147483648 0;}
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;
	mso-font-charset:0;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:-536870145 1107305727 0 0 415 0;}
 /* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;}
h2
	{mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-link:"Heading 2 Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:2;
	font-size:18.0pt;
	font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;
	font-weight:bold;}
h3
	{mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-link:"Heading 3 Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:3;
	font-size:13.5pt;
	font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;
	font-weight:bold;}
a:link, span.MsoHyperlink
	{mso-style-priority:99;
	mso-style-unhide:no;
	color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{mso-style-unhide:no;
	color:purple;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-style-noshow:yes;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
span.Heading2Char
	{mso-style-name:"Heading 2 Char";
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Heading 2";
	mso-ansi-font-size:13.0pt;
	mso-bidi-font-size:13.0pt;
	font-family:"Calibri Light";
	mso-ascii-font-family:"Calibri Light";
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:"Calibri Light";
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#4F81BD;
	font-weight:bold;}
span.Heading3Char
	{mso-style-name:"Heading 3 Char";
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Heading 3";
	mso-ansi-font-size:10.0pt;
	mso-bidi-font-size:10.0pt;
	font-family:"Calibri Light";
	mso-ascii-font-family:"Calibri Light";
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:"Calibri Light";
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#4F81BD;
	font-weight:bold;}
span.apple-converted-space
	{mso-style-name:apple-converted-space;
	mso-style-unhide:no;}
span.this-person
	{mso-style-name:this-person;
	mso-style-unhide:no;}
span.title1
	{mso-style-name:title1;
	mso-style-unhide:no;}
.MsoChpDefault
	{mso-style-type:export-only;
	mso-default-props:yes;
	font-size:10.0pt;
	mso-ansi-font-size:10.0pt;
	mso-bidi-font-size:10.0pt;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.WordSection1
	{page:WordSection1;}
 /* List Definitions */
@list l0
	{mso-list-id:1304459162;
	mso-list-template-ids:766280648;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l0:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:"Courier New";
	mso-bidi-font-family:"Times New Roman";}
@list l0:level3
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level4
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level5
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level6
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level7
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level8
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level9
	{mso-level-number-format:bullet;
	mso-level-text:_;
	mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level1 lfo1
	{mso-level-start-at:0;
	mso-level-numbering:continue;
	mso-level-text:_;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level1 lfo2
	{mso-level-start-at:0;
	mso-level-numbering:continue;
	mso-level-text:_;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
@list l0:level2 lfo2
	{mso-level-start-at:0;
	mso-level-numbering:continue;
	mso-level-text:_;
	mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Wingdings;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";}
</style>
<![endif]-->
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<meta name=Template content="C:\Program Files\Microsoft Office\Office\html.dot">
<!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="1026"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=WordSection1>

<h2 align=center style='text-align:center'><span style='mso-fareast-font-family:
"Times New Roman";color:gray'>Publications (partial list) <o:p></o:p></span></h2>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2016<o:p></o:p></span></h3>

<h3><span style='font-size:11.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";font-weight:normal;mso-bidi-font-weight:bold'>"SIMD-based
soft error detection,"<o:p></o:p></span></h3>

<h3><span style='font-size:11.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";font-weight:normal;mso-bidi-font-weight:bold'>Zhi Chen,
Alexandru Nicolau, Alexander V. Veidenbaum.<span
style='mso-spacerun:yes'>&nbsp; </span><o:p></o:p></span></h3>

<h3><span style='font-size:11.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";font-weight:normal;mso-bidi-font-weight:bold'>ACM Conf.
Computing Frontiers 2016. pp. 45-54<o:p></o:p></span></h3>

<h3><span style='mso-fareast-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></h3>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2015<o:p></o:p></span></h3>

<p class=MsoNormal style='margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo1;
tab-stops:list .5in;background:white'><![if !supportLists]><span
style='mso-bidi-font-size:11.0pt;font-family:Wingdings;mso-fareast-font-family:
Wingdings;mso-bidi-font-family:Wingdings;color:black;mso-themecolor:text1'><span
style='mso-list:Ignore'>�<span style='font:7.0pt "Times New Roman"'>&nbsp; </span></span></span><![endif]><span
style='font-size:11.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";color:black;mso-themecolor:text1'>"WebRTCbench: a benchmark
for performance assessment of webRTC implementations," <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo1;
tab-stops:list .5in;background:white'><![if !supportLists]><span
style='mso-bidi-font-size:11.0pt;font-family:Wingdings;mso-fareast-font-family:
Wingdings;mso-bidi-font-family:Wingdings;color:black;mso-themecolor:text1'><span
style='mso-list:Ignore'>�<span style='font:7.0pt "Times New Roman"'>&nbsp; </span></span></span><![endif]><span
style='font-size:11.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";color:black;mso-themecolor:text1'>Sajjad Taheri,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/b/Beni:Laleh_Aghababaie"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>Laleh Aghababaie Beni</span></a>,&nbsp;Alexander V. Veidenbaum,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/n/Nicolau:Alexandru"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>Alexandru Nicolau</span></a>,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/c/Cammarota:Rosario"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>Rosario Cammarota</span></a>,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/q/Qiu:Jianlin"><span style='color:black;
mso-themecolor:text1;text-decoration:none;text-underline:none'>Jianlin Qiu</span></a>,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/l/Lu:Qiang"><span style='color:black;
mso-themecolor:text1;text-decoration:none;text-underline:none'>Qiang Lu</span></a>,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/h/Haghighat:Mohammad_R="><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>Mohammad R. Haghighat</span></a>.<span style='mso-spacerun:yes'>&nbsp;
</span><o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo1;tab-stops:list .5in;
background:white'><![if !supportLists]><span style='mso-bidi-font-size:11.0pt;
font-family:Wingdings;mso-fareast-font-family:Wingdings;mso-bidi-font-family:
Wingdings;color:black;mso-themecolor:text1'><span style='mso-list:Ignore'>�<span
style='font:7.0pt "Times New Roman"'>&nbsp; </span></span></span><![endif]><span
style='font-size:11.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";color:black;mso-themecolor:text1'>ACM <a
href="http://dblp.uni-trier.de/db/conf/estimedia/estimedia2015.html#TaheriBVNCQLH15"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>ESTImedia&nbsp;2015</span></a>. pp.&nbsp;1-7<o:p></o:p></span></p>

<p class=MsoNormal style='background:white'><span style='font-size:11.0pt;
font-family:"Times New Roman";mso-fareast-font-family:"Times New Roman"'>"Software
fault tolerance for FPUs via vectorization<span style='color:black;mso-themecolor:
text1'>," <o:p></o:p></span></span></p>

<p class=MsoNormal style='background:white'><span style='font-size:11.0pt;
font-family:"Times New Roman";mso-fareast-font-family:"Times New Roman";
color:black;mso-themecolor:text1'><a
href="http://dblp.uni-trier.de/pers/hd/c/Chen:Zhi"><span style='color:black;
mso-themecolor:text1;text-decoration:none;text-underline:none'>Zhi Chen</span></a>,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/i/Inagaki:Ryoichi"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>Ryoichi Inagaki</span></a>,&nbsp;<a
href="http://dblp.uni-trier.de/pers/hd/n/Nicolau:Alexandru"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>Alexandru Nicolau</span></a>,&nbsp;Alexander V. Veidenbaum<span
style='mso-bidi-font-weight:bold'>.</span>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='background:white'><span style='font-size:11.0pt;
font-family:"Times New Roman";mso-fareast-font-family:"Times New Roman";
color:black;mso-themecolor:text1'>IC-<a
href="http://dblp.uni-trier.de/db/conf/samos/samos2015.html#ChenINV15"><span
style='color:black;mso-themecolor:text1;text-decoration:none;text-underline:
none'>SAMOS&nbsp;2015</span></a>. Pp.&nbsp;203-210<o:p></o:p></span></p>

<p class=MsoNormal><span style='font-size:12.0pt'><o:p>&nbsp;</o:p></span></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2014<o:p></o:p></span></h3>

<p class=MsoNormal><span style='font-size:12.0pt'>&quot;</span><span
style='mso-bidi-font-size:12.0pt'>Multiple stream tracker: a new hardware
stride prefetcher.&quot;<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-bidi-font-size:12.0pt'><span
style='mso-spacerun:yes'>&nbsp; </span>Taesu Kim, Dali Zhao, Alexander V.
Veidenbaum.<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-bidi-font-size:12.0pt'>Conf. Computing
Frontiers, 2014. p.34<o:p></o:p></span></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></h3>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2013 <o:p></o:p></span></h3>

<p class=MsoNormal>&quot; Optimizing Program Performance via Similarity, Using
a Feature-Agnostic Approach&quot; <br>
Rosario Cammarota, Laleh Aghababaie Beni, Alexandru Nicolau, Alexander V.
Veidenbaum. <br>
Intl. Conference on Advanced Parallel Processing Technology (APPT). Aug. 2013.
LNCS series, vol. 8299, pp. 199-213.</p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<p class=MsoNormal>&quot;On the Determination of Inlining Vectors for Program
Optimization.&quot; <br>
Rosario Cammarota, Alexandru Nicolau, Alexander V. Veidenbaum, Arun Kejariwal,
Debora Donato, Mukund Madhugiri. <br>
Compiler Construction (CC), pp. 164-183 <br>
<br>
&quot;Temperature aware thread migration in 3D architecture with stacked
DRAM.&quot; <br>
Dali Zhao, Houman Homayoun, Alexander V. Veidenbaum. <br>
Intl. Symposium on Quality Electronic Design (ISQED), pp. 80-87</p>

<p class=MsoNormal><span style='mso-spacerun:yes'>&nbsp;</span></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2012 <o:p></o:p></span></h3>

<p class=MsoNormal>&quot;Compiler-Assisted, Selective Out-Of-Order
Commit&quot;. <br>
Nam Duong and Alexander V. Veidenbaum. <br>
Computer Architecture Letters. <br>
<br>
&quot;Improving Cache Management Policies Using Dynamic Reuse Distances&quot;. <br>
Nam Duong, Dali Zhao, Taesu Kim, Rosario Cammarota, Alexander V. Veidenbaum,
and Mateo Valero. <br>
Intl. Symposium on Microarchitecture (Micro-45). <br>
<br>
&quot;Revisiting level-0 caches in embedded processors.&quot; <br>
Nam Duong, Taesu Kim, Dali Zhao, Alexander V. Veidenbaum. Compiler,
Architectures, and Synthesis for Embedded Systems (CASES). pp. 171-180 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2011 <o:p></o:p></span></h3>

<p>&quot;Pruning hardware evaluation space via correlation-driven application
similarity analysis,&quot; <br>
Rosario Cammarota, Arun Kejariwal, Paolo D'Alberto, Sapan Panigrahi, Alexander
V. Veidenbaum, Alexandru Nicolau <br>
ACM Intl. Conf. on Computing Frontiers 2011</p>

<p><span style='mso-spacerun:yes'>&nbsp;</span></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2010 <o:p></o:p></span></h3>

<p class=MsoNormal>&quot;RELOCATE: Register File Local Access Pattern
Redistribution Mechanism for Power and Thermal Management in Out-of-Order
Embedded Processor,&quot; <br>
Houman Homayoun, Aseem Gupta, Alexander V. Veidenbaum, Avesta Sasan, Fadi J.
Kurdahi, Nikil Dutt, <br>
HiPEAC 2010: 216-231 </p>

<p class=MsoNormal>&quot;Post-synthesis sleep transistor insertion for leakage
power optimization in clock tree networks,&quot; <br>
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alexander V. Veidenbaum, Fadi
J. Kurdahi <br>
ISQED 2010: 499-507 </p>

<p class=MsoNormal>&quot;On the efficacy of call graph-level thread-level
speculation,&quot; <br>
Arun Kejariwal, Milind Girkar, Xinmin Tian, Hideki Saito, Alexandru Nicolau,
Alexander V. Veidenbaum, Utpal Banerjee, Constantine D. Polychronopoulos. <br>
WOSP/SIPEW 2010: 247-248 </p>

<p class=MsoNormal>&quot;Multiple sleep modes leakage control in peripheral
circuits of a all major SRAM-based processor units,&quot; <br>
Houman Homayoun, Avesta Sasan, Aseem Gupta, Alexander V. Veidenbaum, Fadi J.
Kurdahi, Nikil Dutt. <br>
ACM Intl. Conf. Computing Frontiers 2010. </p>

<p><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2009 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1542275.1542303&amp;coll=ACM&amp;dl=ACM&amp;CFID=61454666&amp;CFTOKEN=81578146"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Synchronization
optimizations for efficient execution on multi-cores,&quot; </span></a><br>
Alexandru Nicolau, Guangqiang Li, Alexander V. Veidenbaum, Arun Kejariwal <br>
Proc. of the 23th ACM International Conference on Supercomputing (ICS09), June
2009, pp. 169-180 </p>

<p class=MsoNormal><a
href="http://www.computer.org/portal/web/csdl/doi/10.1109/IPDPS.2009.5160973"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Power-aware
load balancing of large scale MPI applications,&quot; </span></a><br>
Maja Etinski, Julita Corbalan, Jesus Labarta, Mateo Valero, Alexander V.
Veidenbaum <br>
IEEE International Symposium on Parallel&amp;Distributed Processing (IPDPS
2009) pp. 1-8 </p>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/2515n22l17283456/"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Performance
Characterization of Itanium 2-Based Montecito Processor,&quot; </span></a><br>
Darshan Desai, Gerolf Hoflehner, Arun Kejariwal, Daniel M. Lavery, Alexandru
Nicolau, Alexander V. Veidenbaum, Cameron McNairy <br>
SPEC Benchmark Workshop 2009, Springer LNCS Volume 5419/2009, pp. 36-56 </p>

<p class=MsoNormal><span style='mso-field-code:" HYPERLINK \0022\0022 "'><span
class=MsoHyperlink><span style='color:windowtext;text-decoration:none;
text-underline:none'>&quot;Efficient Scheduling of Nested Parallel Loops on Multi-Core
Systems,&quot; </span></span></span><br>
Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum,
Constantine D. Polychronopoulos <br>
The 38th International Conference On Parallel Processing (ICPP-2009), pp.74-83 </p>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/p84617p5w0111g65/"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Brain
Derived Vision Algorithm on High Performance Architectures,&quot; </span></a><br>
Jayram Moorkanikara Nageswaran , Andrew Felch , Ashok Chandrasekhar , Nikil
Dutt , Richard Granger , Alex Nicolau and Alex Veidenbaum <br>
International Jounral of Parallel Programming, Volume 37, Number 4 / August,
2009, pp.345-369 </p>

<p class=MsoNormal><span style='mso-field-code:" HYPERLINK \0022\0022 "'><span
class=MsoHyperlink><span style='color:windowtext;text-decoration:none;
text-underline:none'>&quot;A configurable simulation environment for the
efficient simulation of large-scale spiking neural networks on graphics processors,&quot;
</span></span></span><br>
Jayram Moorkanikara Nageswaran, Nikil D. Dutt, Jeffrey L. Krichmar, Alex
Nicolau, Alexander V. Veidenbaum <br>
Neural Networks 22(5-6): 791-800 (2009) </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?doid=1457255.1457257"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the
exploitation of loop-level parallelism in embedded applications,&quot; </span></a><br>
Arun Kejariwal, Alexander V. Veidenbaum, Alexandru Nicolau, Milind Girkar,
Xinmin Tian, Hideki Saito <br>
ACM Trans. Embedded Computer Syst. 8(2) 2009 </p>

<p><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2008 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1521747.1521815"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Distributed Processor State Management Architecture for Large-Window
Processors,&quot; </span></a><br>
Isidro Gonzalez, Marco Galluzzi, Alex Veidenbaum, Marco A. Ramrirez, Adrian
Cristal, Mateo Valero <br>
Intl. Symposium on Microarchitecture (Micro-41). </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1450095.1450125"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Multiple
sleep mode leakage control for cache peripheral circuits in embedded
processors,&quot; </span></a><br>
Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum. <br>
ACM Intl Conference on Compilers, Architecture and Synthesis for Embedded
Systems (CASES) 2008: 197-206 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751917"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Adaptive
techniques for leakage power management in L2 cache peripheral circuits,&quot; </span></a><br>
Houman Homayoun, Alexander V. Veidenbaum, Jean-Luc Gaudiot. IEEE Intl
Conference Computer Design (ICCD) 2008: 563-569 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751937"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;ZZ-HVS:
Zig-zag horizontal and vertical sleep transistor sharing to reduce leakage
power in on-chip SRAM peripheral circuits,&quot; </span></a><br>
Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum. ICCD 2008:
699-706 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1382171"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Two-Level Load/Store Queue based on Execution Locality,&quot; </span></a><br>
Miquel Pericas, Adrian Cristal, Francisco J. Cazorla, Ruden Gonzalez, <br>
Alex Veidenbaum, Daniel A. Jimenez, and Mateo Valero. Proc. 35th ACM
International Symposium on Computer Architecture (ISCA) June 2008 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1375661"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Impact
of JVM superoperators on energy consumption in resource-constrained embedded
systems,&quot; </span></a><br>
Carmen Badea, Alexandru Nicolau, and Alexander V. Veidenbaum. <br>
Proc. of the ACM SIGPLAN-SIGBED conference on Languages, Compilers, and Tools
for Embedded Systems (LCTES), 2008. </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1391469.1391488"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamic
register file resizing and frequency scaling to improve embedded processor
performance and energy-delay efficiency,&quot; </span></a><br>
Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, and Alexander V.
Veidenbaum. Proc. of the ACM/IEEE Design Automation Cinference (DAC) 2008. </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1347375.1347377"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Improving
SDRAM access energy efficiency for low-power embedded systems,&quot; </span></a><br>
Jelena Trajkovic, Alexander V. Veidenbaum, and Arun Kejariwal. <br>
ACM Transactions on Embedded Computer Systems, Vol. 7, No.3, 2008 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1345250"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Cache-aware
iteration space partitioning,&quot; </span></a><br>
Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum,
Constantine D. Polychronopoulos. <br>
Proc. of the ACM SIGPLAN Symposium on Principles and Practice of Parallel
Programming (PPOPP) 2008. </p>

<p><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2007 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1289881.1289920"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Simplified Java Bytecode Compilation System for Resource-Constrained Embedded
Processors,&quot; </span></a><br>
Carmen Badea, Alexandru Nicolau, Alexander V. Veidenbaum. <br>
Proc. of the ACM Intl. Conference on Compilers, Architecture, and Synthesis for
Embedded Systems, Salzburg, Austria, Oct. 2007 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4601907"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing
Power Consumption in Peripheral Circuits of L2 caches,&quot; </span></a><br>
Houman Homayoun and Alexander V. Veidenbaum. Proc. IEEE Intl. Conference on
Computer Design, Lake Tahoe, Oct. 2007 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1229475"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Tight
analysis of the performance potential of thread speculation using spec CPU 2006,&quot;
</span></a><br>
Arun Kejariwal, Xinmin Tian, Milind Girkar, Wei Li, Sergey Kozhukhov, Utpal
Banerjee, Alexander Nicolau, Alexander V. Veidenbaum, Constantine D.
Polychronopoulos, <br>
Proc. of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel
programming, Pages: 215 - 225, March 2007 </p>

<p><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2006 <o:p></o:p></span></h3>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1176298"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Challenges
in Exploitation of Loop Parallelism in Embedded Applications,&quot; </span></a><br>
Arun Kejariwal, Alex Veidenbaum, Alex Nicolau, Milind Girkar, Xinmin Tian, and
Hideki Saito. <br>
Proc. IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and
System Synthesis, October 2006 </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=04380801"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Fast
Speculative Address Generation and Way Caching for Reducing L1 Data Cache
Energy,&quot; </span></a><br>
Dan Nicolaescu, Babak Salamat, Alexander Veidenbaum, and Mateo Valero. <br>
Proceedings of IEEE International Conference on Computer Design (ICCD'06), Oct.
2006 </p>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/38t63224l3575562"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Probablistic
Self-Scheduling: A Novel Scheduling Approach for Multiprogrammed
Environments,&quot; </span></a><br>
Arun Kejariwal, Milind Girkar, Hideki Saito, Xinmin Tian, Alexandru Nicolau,
Alexander Veidenbaum, Constantine Polychronopoulos. <br>
Proceedings of Europar'06, August 2006 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1183407"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the
Performance Potential of Different Types of Speculative Thread-Level
Parallelism,&quot; </span></a><br>
Arun Kejariwal, Xinmin Tian, Wei Li, Milind Girkar, Sergey Kozhukhov, Hideki
Saito, Utpal Banerjee, Alexandru Nicolau, Alexander V. Veidenbaum, Constantine
D. Polychronopoulos. <br>
Proc. of the 20th ACM International Conference on Supercomputing (ICS06), June
2006 </p>

<p><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2005 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=32585&amp;arnumber=1524220&amp;count=110&amp;index=99"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A New
Pointer-based Instruction Queue Design and Its Power-Performance Evaluation,
&quot; </span></a><br>
Marco A. Ramirez, Adrian Cristal, Alexander V. Veidenbaum, Luis Villa, Mateo
Valero. <br>
Proc. of the IEEE Int'l Conference on Computer Design (ICCD-2005), San Jose,
Oct. 2005 </p>

<p class=MsoNormal><a href="http://portal.acm.org/citation.cfm?id=1086240"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;High-Performance
Annotation-Aware JVM for Java Cards,&quot;</span></a> <br>
Ana Azevedo, Arun Kejariwal, Alex Viedenbaum, Alexander Nicolau <br>
Proc. of the 5th ACM International Conference on Embedded software (EMSOFT05),
Sept. 2005. </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1088149.1088158"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;An
Asymmetric Clustered Processor based on Value Content, &quot; </span></a><br>
R. Gonzalez, A. Cristal, A. Veidenbaum, and M. Valero. <br>
Proc. of the 19th ACM International Conference on Supercomputing (ICS05),
Boston, June 2005. </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2004 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1347942"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Low
Energy, Highly-Associative Cache Design for Embedded Processors,&quot; </span></a><br>
Alex Veidenbaum and Dan Nicolaescu, <br>
Int'l Symposium on Computer Design (ICCD-2004), San Jose, Oct. 2004 </p>

<p class=MsoNormal><a
href="http://portal.acm.org/citation.cfm?id=1028176.1006727"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Content Aware Register File Organization&quot;, </span></a><br>
R. Gonzalez, A. Cristal, A. Veidenbaum, and M. Valero, <br>
Proc. 31st International Symposium on Computer Architecture (ISCA04), Munich,
Germany, June 2004. </p>

<p class=MsoNormal><a
href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=01269095"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy-Efficient
Design for Highly Associative Instruction Caches in Next-Generation Embedded
Processors,&quot; </span></a><br>
J. L. Aragon, Dan Nicolaescu, Alex Veidenbaum, Ana-Maria Badulescu, <br>
Design Automation and Test Europe (DATE04): 1374-1375, March 2004 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/04/iwia04.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Direct
Instruction Wakeup for Out-Of-Order Processors,&quot; </span></a><br>
M. Ramirez, A. Cristal, A. Veidenbaum, L. Villa, and M. Valero, <br>
Int'l Workshop on Innovative Archtecture (IWIA'04), Jan. 2004 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2003 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="http://www.springerlink.com/content/9grbyayah2kuy6px/?p=3a6aeee6663e4466ba1f48b18b857621%CF%80=0"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;A
Simple Low-Energy Instruction Wakeup Mechanism&quot; </span></a><br>
M. Ramirez, A. Cristal, A. Veidenbaum, L. Villa, and M. Valero, <br>
5th Int'l Symposium on High-Perfromance Computing (ISHPC-V), Tokyo, Japan, Oct.
2003 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/iccd03.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Improving
Branch Prediction Accuracy in Embedded Processors in the Presence of Context
Switches&quot; </span></a>Sudeep Parisha and Alex Veidenbaum, Int'l Symposium
on Computer Design (ICCD-2003), San Jose, Oct. 2003 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/islped03.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing
Data Cache Energy Consumption via Cached Load/Store Queue,&quot; </span></a>Dan
Nicolaescu, Alex Veidenbaum, Alex Nicolau. International Symposium on Low Power
Electronics and Design (ISLPED'03), Seoul, Aug. 2003 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/asap03.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy
aware register file implementation through instruction predecode,&quot; </span></a>Ayala,
J.L.; Lopez-Vallejo, M.; Veidenbaum, A.; Lopez, C.A. Proceedings IEEE
International Conference On Application-specific Systems, Architectures, and
Processors (ASIP03). Page(s): 81- 91 24-26 June 2003 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/date03.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing
Power Consumption for High-Associativity Data Caches in Embedded
Processors,&quot; </span></a>Dan Nicolaescu, Alex Veidenbaum, Alex Nicolau
Design Automation and Test Europe (DATE'03), March 2003 </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/afs.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamically
Adaptive Fetch Size Prediction for Data Caches&quot; </span></a><br>
Weiyu Tang, A. Veidenbaum, Alex Nicolau. Int'l Workshop on Innovative
Architecture (IWIA03), January 2003 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2002 <o:p></o:p></span></h3>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/copperDATE02.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Profile-based
dynamic voltage scheduling using program checkpoints in the COPPER
framework.&quot; </span></a><br>
A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A.
Nicolau. In Proceedings of Design, Automation and Test in Europe Conference
(DATE'02), March 2002. </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/pdpta02.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Power-Efficient
Instruction Fetch Architecturte for Superscalar Processors&quot; </span></a><br>
Anna-Maria Badulescu and Alex Veidenbaum, Proc. Parallel and Distributed
Processign Techniques and Architecures (PDPTA02), June 25-27 2002 </p>

<p class=MsoNormal><br>
<a href="../../../Volumes/alexv/public_html/Papers/ishpc4.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Integrated
I-cache Way Predictor and Branch Target Buffer to Reduce Energy
Consumption&quot; </span></a><br>
Weiyu Tang, A. Veidenbaum, Alex Nicolau, and Rajesh Gupta, 4th Int'l Symposium
on High-Perfromance Computing (ISHPC-IV), Nara, Japan, May 2002 </p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h3><span style='mso-fareast-font-family:"Times New Roman"'>2001 and prior <o:p></o:p></span></h3>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/iwia01.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy
Efficient Instruction Cache for Wide-issue Processors&quot; </span></a>A
Badulescu, A. Veidenbaum, Int'l Workshop on Innovative Architecture for Future
Generation High-Performance Processors and Systems (IWIA), Jan 2001 </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/ics99.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Adapting
Cache Line Size to Application Behavior&quot; </span></a>Alexander V.
Veidenbaum , Weiyu Tang, Rajesh Gupta, Alexandru Nicolau, and Xiaomei Ji. ,
Proc. 1999 Int'l Conference on Supercomputing (ICS99), pp. 145-154, June 1999 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/IJHSC99.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Non-sequential
Instruction Cache Prefetching for Multiple-Issue Processors&quot;, </span></a>Alex
Veidenbaum, Qinbo Zhao, and Abduhl Shameer, International Journal of High-Speed
Computing, pp.115-140, Vol.10, No. 1., 1999 </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/PC99.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Interconnection
Network Organization and its Impact on Performance and Cost of Shared Memory
Multiprocessors&quot;, </span></a>Sunil Kim and Alex Veidenbaum, PARALLEL
COMPUTING Journal, vol. 25, 1999, pp. 283-309. </p>

<p class=MsoNormal>&quot;An Integrated Hardware/Software Approach to Data Prefetching
for Shared-Memory Multiprocessors&quot;, Edward H. Gornish and Alex Veidenbaum,
International Journal on Parallel Programming, pp. 323--332, volume 27(1),
1999. </p>

<p class=MsoNormal>&quot;On Interaction between Interconnection Network Design
and Latency Hiding Techniques in Multiprocessors&quot;, Sunil Kim and Alex
Veidenbaum. Accepted for publication in The Journal of Supercomputing, 1998 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/iwia97.pdf"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Decoupled
Access DRAM Archiecture&quot;, </span></a>Alex Veidenbaum and Kyle Gallivan, in
Innovative Architecture for Future-Generation Processors and Systems, pp.
94-105, IEEE Computer Society Press, 1998 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/prefetch96.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Instruction
Cache Prefetching Using Multi-Level Branch Prediction&quot;, </span></a>Alex
Veidenbaum, Proc. Intnl. Symposium on High-Performance Computing,
Springer-Verlag Lecture Notes in Computer Science, pp. 51-71, Nov. 1997 </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/pact97.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;The
Effect of Limited Network Bandwidth and its Utilization by Latency Hiding
Techniques in Large-Scale Shared Memory Systems&quot;, </span></a>Sunil Kim and
Alex Veidenbaum, Proc.of International Conference on Parallel Architectures and
Compilation Techniques (PACT'97), pp. 40-51, Nov. 1997 </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/pact97.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Stride-directed
Prefetching for Secondary Caches&quot;, </span></a>Sunil Kim and Alex
Veidenbaum, Proc.1997 International Conference on Parallel Processing, pp.
314-321, Aug. 1997 </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/spaa95.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;On
Shortest Path Routing in Single-Stage Shuffle-Exchange Networks&quot;, </span></a>Sunil
Kim and Alex Veidenbaum, Proc. 7th ACM Symposium on Parallel Algorithms and
Architectures, July 1995 </p>

<p class=MsoNormal><a
href="../../../Volumes/alexv/public_html/Papers/super94.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Scalability
of the Cedar system&quot;, </span></a>Stephen Turner and Alex Veidenbaum,
Proceedings of Supercomputing'94, Nov. 1994. </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/icpp94.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;An
Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory
Multiprocessors&quot;, </span></a>Edward H. Gornish and Alex Veidenbaum, Proc.
1994 Int'l Conference on Parallel Processing, Aug. 1994. </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/cedar.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;The
Cedar System and an Initial Performance Study&quot;, </span></a>David J. Kuck
et al, Proc. 20th International Symposium on Computer Architecture, May 1993. </p>

<p class=MsoNormal><a href="../../../Volumes/alexv/public_html/Papers/icpp93.ps"><span
style='color:windowtext;text-decoration:none;text-underline:none'>&quot;Performance
Evaluation of Memory Caches in Multiprocessors&quot;, </span></a>Y.-C. Chen and
Alex Veidenbaum, Proc. 1993 Int'l Conference on Parallel Processing, Aug. 1993.
</p>

<p class=MsoNormal>&quot;An Effective Write Policy for Software Coherence
Schemes&quot;, Y.-C. Chen and Alex Veidenbaum, Proceedings of
Supercomputing'92, pp. 661-672, Nov. 1992. </p>

<p class=MsoNormal>&quot;Detecting Redundant Accesses to Array Data&quot;,
Elana Granston and Alex Veidenbaum, Proc. Supercomputing'91, pp. 854-865, Nov.
1991. </p>

<p class=MsoNormal>&quot;Comparison and Analysis of Software and Directory
Coherence Schemes&quot;, Y.-C. Chen and Alex Veidenbaum, Proc.
Supercomputing'91, pp. 818-829, Nov. 1991. </p>

<p class=MsoNormal>&quot;The Organization of the Cedar System&quot;, David J.
Kuck et al, Proc. 1991 Int'l Conference on Parallel Processing, Vol. I, pp.
49-56, Aug. 1991. </p>

<p class=MsoNormal>&quot;Preliminary Performance Analysis of the Cedar
Multiprocessor Memory System&quot;, K. Gallivan, W. Jalby, S. Turner, Alex
Veidenbaum, and H. Wijshoff, Proc. 1991 Int'l Conference on Parallel
Processing, Vol. I, pp. 71-75, Aug. 1991. </p>

<p class=MsoNormal>&quot;An Integrated Hardware/Software Solution for Effective
Management of Local Storage in High- Performance Systems&quot;, Elana Granston
and Alex Veidenbaum, Proc. 1991 Int'l Conference on Parallel Processing, Vol.
II, pp. 83-90, Aug. 1991. </p>

<p class=MsoNormal>&quot;A Software Coherence Scheme with the Assistance of
Directories&quot;, Y.-C. Chen and Alex Veidenbaum, Proc. 1991 Int'l Conference
on Supercomputing, pp. 284-294, June 1991. </p>

</div>

</body>

</html>
