

================================================================
== Vitis HLS Report for 'write_gmem_Pipeline_VITIS_LOOP_543_9'
================================================================
* Date:           Tue Oct 18 21:21:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12546|    12546|  0.125 ms|  0.125 ms|  12546|  12546|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_543_9  |    12544|    12544|         2|          1|          1|  12544|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      37|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       17|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       17|      82|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_58_p2               |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln543_fu_52_p2        |      icmp|   0|  0|  12|          14|          13|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  37|          30|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5                   |   9|          2|   14|         28|
    |conv2d_64_activations_stream126_blk_n  |   9|          2|    1|          2|
    |i_fu_34                                |   9|          2|   14|         28|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  45|         10|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_34                  |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_543_9|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_543_9|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_543_9|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_543_9|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_543_9|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_543_9|  return value|
|conv2d_64_activations_stream126_dout            |   in|    1|     ap_fifo|       conv2d_64_activations_stream126|       pointer|
|conv2d_64_activations_stream126_num_data_valid  |   in|   15|     ap_fifo|       conv2d_64_activations_stream126|       pointer|
|conv2d_64_activations_stream126_fifo_cap        |   in|   15|     ap_fifo|       conv2d_64_activations_stream126|       pointer|
|conv2d_64_activations_stream126_empty_n         |   in|    1|     ap_fifo|       conv2d_64_activations_stream126|       pointer|
|conv2d_64_activations_stream126_read            |  out|    1|     ap_fifo|       conv2d_64_activations_stream126|       pointer|
+------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

