var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#a5ad66ad19e7bef92ab503ad5e800c8f9", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ad547a31ba38e4502b176f0ac5d22b0d4", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gaa836da24316e80759ca67a2e9535b1d3", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gaa089612eea674cda16d843214493ce94", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga8192207598897e86473d0374da66d003", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gad84dcf6f4faee731784895c110542803", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gad6612b61148c1d51014dbd0c1e3dffcb", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gafb3fde4cc5b2f80ce4783300b6779fc4", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga6062cbc3ba66c307683602b9e8ed7ca1", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga90c3356e7cb8cb07777c86ad6dfb55a5", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gad5d250e6f4f2170a686062d566a2fa7f", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gadd0b9ec39a32f808178d7d941f380168", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga7657703b5de16e5c4be9cc44cee33156", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga8364a67512fe7867c59c29199cb09398", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga6489d680dbdb9998c45a308f15b027b8", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gac8c5a29890d19197803cc86769a33f1f", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga7c6537ff6cd15a9e54d883cb006e4b5b", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga2d568a059ad2a6af09a871758c1fe6f9", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gacb8bdd895a5f17a30c1ec292ccf91834", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gaeb62862e03cd00240ba8aea77ac07b1a", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga4a1b10658696020379515fabd9618f8c", null ]
];