

================================================================
== Vitis HLS Report for 'conv1'
================================================================
<<<<<<< HEAD
* Date:           Sun Sep 28 13:51:33 2025
=======
* Date:           Sun Oct 12 22:06:28 2025
>>>>>>> b41ed44 (Initial commit)

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
<<<<<<< HEAD
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
=======
    |ap_clk  |  10.00 ns|  7.060 ns|     2.70 ns|
>>>>>>> b41ed44 (Initial commit)
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
<<<<<<< HEAD
    |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
=======
    |  1065369601|  1065369601|  10.654 sec|  10.654 sec|  1065369601|  1065369601|       no|
>>>>>>> b41ed44 (Initial commit)
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
<<<<<<< HEAD
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1         |  3117071232|  3117071232|  48704238|          -|          -|    64|        no|
        | + VITIS_LOOP_12_2        |    48704235|    48704235|    190997|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_13_3      |      190995|      190995|       749|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_18_5    |         747|         747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_29_6  |          81|          81|         9|          -|          -|     9|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
=======
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198  |conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9  |      250|      250|  2.500 us|  2.500 us|  250|  250|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |                                                                   |     Latency (cycles)    | Iteration|  Initiation Interval  |   Trip  |          |
        |                             Loop Name                             |     min    |     max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6  |  1065369600|  1065369600|       256|          -|          -|  4161600|        no|
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
<<<<<<< HEAD
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|     386|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     386|     632|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
=======
|Expression       |        -|     -|       0|     842|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     153|     544|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     174|    -|
|Register         |        -|     -|     260|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     413|    1560|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
>>>>>>> b41ed44 (Initial commit)
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
<<<<<<< HEAD
    N/A
=======
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198  |conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9  |        0|   0|  153|  544|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  153|  544|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
>>>>>>> b41ed44 (Initial commit)

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
<<<<<<< HEAD
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_283_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_334_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln13_fu_368_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln18_fu_411_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln19_1_fu_427_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln19_fu_417_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln23_fu_450_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln29_fu_516_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln30_1_fu_532_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln30_fu_522_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln40_1_fu_378_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln40_2_fu_399_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln40_3_fu_500_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln40_4_fu_585_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln40_fu_271_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln46_1_fu_348_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln46_fu_297_p2     |         +|   0|  0|  24|          17|          17|
    |sub_ln40_fu_490_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln46_1_fu_318_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln46_fu_249_p2     |         -|   0|  0|  23|          16|          16|
    |icmp_ln11_fu_277_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln12_fu_328_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln13_fu_362_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_fu_405_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln23_fu_440_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln29_fu_510_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln34_fu_545_p2    |      icmp|   0|  0|  17|          10|           8|
    |or_ln21_fu_464_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_567_p2      |        or|   0|  0|   2|           1|           1|
    |ix_fu_573_p3           |    select|   0|  0|  10|           1|          10|
    |iy_fu_470_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln21_fu_456_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln32_fu_559_p3  |    select|   0|  0|   8|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 504|         281|         256|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_7_reg_173  |   9|          2|   32|         64|
    |acc_8_reg_195  |   9|          2|   32|         64|
    |ap_NS_fsm      |  65|         16|    1|         16|
    |kx_reg_184     |   9|          2|    4|          8|
    |ky_reg_162     |   9|          2|    4|          8|
    |oc_fu_84       |   9|          2|    7|         14|
    |x_reg_151      |   9|          2|    8|         16|
    |y_reg_139      |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          | 128|         30|   96|        206|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_7_reg_173               |  32|   0|   32|          0|
    |acc_8_reg_195               |  32|   0|   32|          0|
    |acc_reg_633                 |  32|   0|   32|          0|
    |add_ln11_reg_623            |   7|   0|    7|          0|
    |add_ln12_reg_651            |   8|   0|    8|          0|
    |add_ln13_reg_669            |   8|   0|    8|          0|
    |add_ln18_reg_682            |   4|   0|    4|          0|
    |add_ln29_reg_700            |   4|   0|    4|          0|
    |add_ln40_2_reg_674          |  13|   0|   13|          0|
    |add_ln40_reg_615            |  11|   0|   11|          0|
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |conv1_weights_load_reg_715  |  32|   0|   32|          0|
    |feat1_addr_reg_656          |  22|   0|   22|          0|
    |input_ftmap_load_reg_710    |  32|   0|   32|          0|
    |kx_reg_184                  |   4|   0|    4|          0|
    |ky_reg_162                  |   4|   0|    4|          0|
    |mul_reg_730                 |  32|   0|   32|          0|
    |oc_fu_84                    |   7|   0|    7|          0|
    |sext_ln40_reg_610           |  17|   0|   17|          0|
    |sub_ln40_reg_687            |  16|   0|   16|          0|
    |sub_ln46_1_reg_638          |  22|   0|   22|          0|
    |x_reg_151                   |   8|   0|    8|          0|
    |y_reg_139                   |   8|   0|    8|          0|
    |zext_ln12_reg_643           |   8|   0|   10|          2|
    |zext_ln13_reg_661           |   8|   0|   10|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 386|   0|  390|          4|
    +----------------------------+----+----+-----+-----------+
=======
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_316_p2     |         +|   0|  0|  29|          22|           1|
    |add_ln13_fu_337_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln14_2_fu_769_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln14_fu_452_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln15_1_fu_755_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln15_fu_869_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln18_3_fu_741_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln18_fu_585_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln19_3_fu_727_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln19_fu_663_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln20_fu_721_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln32_fu_938_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln36_1_fu_948_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln36_2_fu_989_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln36_fu_979_p2       |         +|   0|  0|  16|           9|           9|
    |empty_16_fu_304_p2       |         +|   0|  0|  16|           9|           9|
    |empty_fu_294_p2          |         +|   0|  0|  13|           6|           6|
    |p_mid117_fu_615_p2       |         +|   0|  0|  13|           6|           6|
    |p_mid1_fu_699_p2         |         +|   0|  0|  16|           9|           9|
    |sub_ln36_1_fu_970_p2     |         -|   0|  0|  22|          22|          22|
    |sub_ln36_fu_917_p2       |         -|   0|  0|  22|          15|          15|
    |and_ln13_1_fu_414_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln13_2_fu_426_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln13_3_fu_438_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln13_fu_402_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln14_1_fu_519_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln14_2_fu_525_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln14_fu_513_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln15_1_fu_579_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln15_fu_573_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_649_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_310_p2      |      icmp|   0|  0|  29|          22|          16|
    |icmp_ln14_fu_343_p2      |      icmp|   0|  0|  27|          20|          19|
    |icmp_ln15_fu_432_p2      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln18_fu_420_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln19_fu_408_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln20_fu_396_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln14_1_fu_507_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln14_fu_458_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln15_1_fu_537_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln15_fu_531_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln18_1_fu_643_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_2_fu_597_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_591_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln19_1_fu_675_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln19_2_fu_681_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_669_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln13_1_fu_361_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln13_2_fu_369_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln13_3_fu_382_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln13_4_fu_444_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln13_fu_349_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln14_2_fu_464_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln14_3_fu_481_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln14_4_fu_841_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_5_fu_493_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln14_6_fu_775_p3  |    select|   0|  0|  19|           1|           1|
    |select_ln14_fu_862_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln15_1_fu_875_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln15_2_fu_551_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln15_3_fu_848_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_4_fu_559_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln15_5_fu_761_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln15_fu_543_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln18_1_fu_621_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln18_2_fu_886_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_3_fu_629_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln18_4_fu_655_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln18_5_fu_747_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln18_fu_603_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln19_3_fu_705_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln19_4_fu_713_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln19_5_fu_733_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln19_fu_687_p3    |    select|   0|  0|   5|           1|           1|
    |xor_ln13_fu_390_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln14_fu_501_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln15_fu_567_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln18_fu_637_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 842|         381|         453|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  43|          8|    1|          8|
    |conv1_biases_address0     |  14|          3|    6|         18|
    |grp_fu_1176_ce            |   9|          2|    1|          2|
    |grp_fu_1180_ce            |   9|          2|    1|          2|
    |h_fu_132                  |   9|          2|    8|         16|
    |indvar_flatten143_fu_136  |   9|          2|   20|         40|
    |indvar_flatten214_fu_144  |   9|          2|   22|         44|
    |indvar_flatten37_fu_120   |   9|          2|   13|         26|
    |indvar_flatten6_fu_112    |   9|          2|   10|         20|
    |indvar_flatten84_fu_128   |   9|          2|   16|         32|
    |n_fu_140                  |   9|          2|    7|         14|
    |oc_fu_116                 |   9|          2|    4|          8|
    |w_fu_124                  |   9|          2|    8|         16|
    |x_fu_104                  |   9|          2|    5|         10|
    |y_fu_108                  |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 174|         37|  127|        266|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln32_reg_1166                                                       |  10|   0|   10|          0|
    |add_ln36_2_reg_1171                                                     |  22|   0|   22|          0|
    |and_ln13_3_reg_1094                                                     |   1|   0|    1|          0|
    |and_ln14_2_reg_1109                                                     |   1|   0|    1|          0|
    |and_ln15_1_reg_1115                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                               |   7|   0|    7|          0|
    |grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |h_fu_132                                                                |   8|   0|    8|          0|
    |indvar_flatten143_fu_136                                                |  20|   0|   20|          0|
    |indvar_flatten214_fu_144                                                |  22|   0|   22|          0|
    |indvar_flatten37_fu_120                                                 |  13|   0|   13|          0|
    |indvar_flatten6_fu_112                                                  |  10|   0|   10|          0|
    |indvar_flatten84_fu_128                                                 |  16|   0|   16|          0|
    |n_fu_140                                                                |   7|   0|    7|          0|
    |oc_fu_116                                                               |   4|   0|    4|          0|
    |or_ln14_reg_1099                                                        |   1|   0|    1|          0|
    |p_mid117_reg_1120                                                       |   6|   0|    6|          0|
    |select_ln15_1_reg_1155                                                  |   8|   0|    8|          0|
    |select_ln15_3_reg_1145                                                  |  32|   0|   32|          0|
    |select_ln18_1_reg_1125                                                  |   6|   0|    6|          0|
    |select_ln18_2_reg_1161                                                  |  32|   0|   32|          0|
    |select_ln19_3_reg_1139                                                  |   9|   0|    9|          0|
    |select_ln19_reg_1133                                                    |   5|   0|    5|          0|
    |w_fu_124                                                                |   8|   0|    8|          0|
    |x_fu_104                                                                |   5|   0|    5|          0|
    |y_fu_108                                                                |   5|   0|    5|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 260|   0|  260|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
<<<<<<< HEAD
|grp_fu_692_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_opcode     |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
=======
|grp_fu_479_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_opcode     |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
>>>>>>> b41ed44 (Initial commit)
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
<<<<<<< HEAD
=======
|conv1_biases_address1   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce1        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q1         |   in|   32|   ap_memory|   conv1_biases|         array|
>>>>>>> b41ed44 (Initial commit)
|feat1_address0          |  out|   22|   ap_memory|          feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_we0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_d0                |  out|   32|   ap_memory|          feat1|         array|
+------------------------+-----+-----+------------+---------------+--------------+

