module wideexpr_00227(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(+(1'sb1));
  assign y1 = s5;
  assign y2 = (ctrl[6]?((2'sb00)&(s6))-((s0)<<($unsigned((ctrl[5]?$signed(s2):5'sb00000)))):(ctrl[0]?s4:-(((&(s0))-({3{(ctrl[0]?s0:s3)}}))>=(2'b10))));
  assign y3 = $signed(5'sb00110);
  assign y4 = $signed(~|(($signed(($signed((ctrl[4]?3'sb100:s2)))<<<(({$signed(s7),$signed(s7),(4'sb0000)-(s4),s6})^~({3{(ctrl[2]?u4:u0)}}))))|(((ctrl[1]?(6'sb010100)|(($signed(s7))-(3'sb011)):((ctrl[5]?+(s6):(s3)&(2'sb00)))^((ctrl[7]?(5'sb01001)<<<(4'sb0011):(1'sb0)|(s6)))))>>>((ctrl[0]?(ctrl[1]?-((1'sb0)!=(s1)):((5'sb11001)>>>(1'sb0))^~((4'sb1010)>>>(u1))):3'sb011)))));
  assign y5 = u0;
  assign y6 = ((6'sb111001)>>>(5'sb00101))>>>((s5)&(5'sb00100));
  assign y7 = ~^(s5);
endmodule
