
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[09/18] arm64: mm: Invalidate both kernel and user ASIDs when performing TLBI - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [09/18] arm64: mm: Invalidate both kernel and user ASIDs when performing TLBI</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=7096">Will Deacon</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Nov. 17, 2017, 6:21 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1510942921-12564-10-git-send-email-will.deacon@arm.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10063175/mbox/"
   >mbox</a>
|
   <a href="/patch/10063175/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10063175/">/patch/10063175/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	44CAC6023A for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 17 Nov 2017 18:25:13 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 364092A5C2
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 17 Nov 2017 18:25:13 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 2A98F2ACB6; Fri, 17 Nov 2017 18:25:13 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id CE8132A5C2
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 17 Nov 2017 18:25:12 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1760507AbdKQSZJ (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 17 Nov 2017 13:25:09 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:39458 &quot;EHLO
	foss.arm.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1760294AbdKQSV4 (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 17 Nov 2017 13:21:56 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
	by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 175F016BA;
	Fri, 17 Nov 2017 10:21:55 -0800 (PST)
Received: from edgewater-inn.cambridge.arm.com
	(usa-sjc-imap-foss1.foss.arm.com [10.72.51.249])
	by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id
	DDBC63F7B0; Fri, 17 Nov 2017 10:21:54 -0800 (PST)
Received: by edgewater-inn.cambridge.arm.com (Postfix, from userid 1000)
	id 6D12A1AE1373; Fri, 17 Nov 2017 18:22:03 +0000 (GMT)
From: Will Deacon &lt;will.deacon@arm.com&gt;
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, catalin.marinas@arm.com,
	mark.rutland@arm.com, ard.biesheuvel@linaro.org,
	sboyd@codeaurora.org, dave.hansen@linux.intel.com,
	keescook@chromium.org, Will Deacon &lt;will.deacon@arm.com&gt;
Subject: [PATCH 09/18] arm64: mm: Invalidate both kernel and user ASIDs when
	performing TLBI
Date: Fri, 17 Nov 2017 18:21:52 +0000
Message-Id: &lt;1510942921-12564-10-git-send-email-will.deacon@arm.com&gt;
X-Mailer: git-send-email 2.1.4
In-Reply-To: &lt;1510942921-12564-1-git-send-email-will.deacon@arm.com&gt;
References: &lt;1510942921-12564-1-git-send-email-will.deacon@arm.com&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7096">Will Deacon</a> - Nov. 17, 2017, 6:21 p.m.</div>
<pre class="content">
Since an mm has both a kernel and a user ASID, we need to ensure that
broadcast TLB maintenance targets both address spaces so that things
like CoW continue to work with the uaccess primitives in the kernel.
<span class="signed-off-by">
Signed-off-by: Will Deacon &lt;will.deacon@arm.com&gt;</span>
---
 arch/arm64/include/asm/tlbflush.h | 16 ++++++++++++++--
 1 file changed, 14 insertions(+), 2 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm64/include/asm/tlbflush.h b/arch/arm64/include/asm/tlbflush.h</span>
<span class="p_header">index af1c76981911..42d250ec74b1 100644</span>
<span class="p_header">--- a/arch/arm64/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/arm64/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -23,6 +23,7 @@</span> <span class="p_context"></span>
 
 #include &lt;linux/sched.h&gt;
 #include &lt;asm/cputype.h&gt;
<span class="p_add">+#include &lt;asm/mmu.h&gt;</span>
 
 /*
  * Raw TLBI operations.
<span class="p_chunk">@@ -54,6 +55,11 @@</span> <span class="p_context"></span>
 
 #define __tlbi(op, ...)		__TLBI_N(op, ##__VA_ARGS__, 1, 0)
 
<span class="p_add">+#define __tlbi_user(op, arg) do {						\</span>
<span class="p_add">+	if (!arm64_kernel_mapped_at_el0())					\</span>
<span class="p_add">+		__tlbi(op, (arg) | USER_ASID_FLAG);				\</span>
<span class="p_add">+} while (0)</span>
<span class="p_add">+</span>
 /*
  *	TLB Management
  *	==============
<span class="p_chunk">@@ -115,6 +121,7 @@</span> <span class="p_context"> static inline void flush_tlb_mm(struct mm_struct *mm)</span>
 
 	dsb(ishst);
 	__tlbi(aside1is, asid);
<span class="p_add">+	__tlbi_user(aside1is, asid);</span>
 	dsb(ish);
 }
 
<span class="p_chunk">@@ -125,6 +132,7 @@</span> <span class="p_context"> static inline void flush_tlb_page(struct vm_area_struct *vma,</span>
 
 	dsb(ishst);
 	__tlbi(vale1is, addr);
<span class="p_add">+	__tlbi_user(vale1is, addr);</span>
 	dsb(ish);
 }
 
<span class="p_chunk">@@ -151,10 +159,13 @@</span> <span class="p_context"> static inline void __flush_tlb_range(struct vm_area_struct *vma,</span>
 
 	dsb(ishst);
 	for (addr = start; addr &lt; end; addr += 1 &lt;&lt; (PAGE_SHIFT - 12)) {
<span class="p_del">-		if (last_level)</span>
<span class="p_add">+		if (last_level) {</span>
 			__tlbi(vale1is, addr);
<span class="p_del">-		else</span>
<span class="p_add">+			__tlbi_user(vale1is, addr);</span>
<span class="p_add">+		} else {</span>
 			__tlbi(vae1is, addr);
<span class="p_add">+			__tlbi_user(vae1is, addr);</span>
<span class="p_add">+		}</span>
 	}
 	dsb(ish);
 }
<span class="p_chunk">@@ -194,6 +205,7 @@</span> <span class="p_context"> static inline void __flush_tlb_pgtable(struct mm_struct *mm,</span>
 	unsigned long addr = uaddr &gt;&gt; 12 | (ASID(mm) &lt;&lt; 48);
 
 	__tlbi(vae1is, addr);
<span class="p_add">+	__tlbi_user(vae1is, addr);</span>
 	dsb(ish);
 }
 

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



