##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for LIN_1_IntClk
		4.5::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1          | Frequency: 53.07 MHz  | Target: 0.10 MHz   | 
Clock: Clock_2          | Frequency: 53.09 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK        | Frequency: 62.99 MHz  | Target: 24.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz  | 
Clock: LIN_1_IntClk     | Frequency: 48.09 MHz  | Target: 0.31 MHz   | 
Clock: UART_1_IntClock  | Frequency: 44.82 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+007           9981156     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9981164     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        LIN_1_IntClk     41666.7          25792       N/A              N/A         N/A              N/A         N/A              N/A         
LIN_1_IntClk     LIN_1_IntClk     3.25e+006        3229205     N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  3.25e+006        3227689     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
L_TXD_1(0)_PAD  22269         LIN_1_IntClk:R     
Pin_1(0)_PAD    24346         Clock_2:R          
Pin_2(0)_PAD    23909         Clock_2:R          
Pin_3(0)_PAD    23064         Clock_1:R          
Pin_4(0)_PAD    23267         Clock_1:R          
Tx_1(0)_PAD     29853         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 53.07 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981156p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981156  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3474   7324  9981156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 53.09 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3466   7316  9981164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 25792p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -1570
----------------------------------------------------   ----- 
End-of-path required time (ps)                         40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                    iocell1        1501   1501  25792  RISE       1
\LIN_1:bLIN:edge_detect\/main_0  macrocell35    7140   8641  25792  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350  11991  25792  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  14305  25792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LIN_1_IntClk
******************************************
Clock: LIN_1_IntClk
Frequency: 48.09 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3229205p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19225
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3229205  RISE       1
\LIN_1:UART:BUART:tx_status_0\/main_2                 macrocell30     4561   9841  3229205  RISE       1
\LIN_1:UART:BUART:tx_status_0\/q                      macrocell30     3350  13191  3229205  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/status_0                 statusicell2    6033  19225  3229205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 44.82 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3227689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell65     1250   1250  3227689  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell61     3879   5129  3227689  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell61     3350   8479  3227689  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2312  10791  3227689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3229205p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19225
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3229205  RISE       1
\LIN_1:UART:BUART:tx_status_0\/main_2                 macrocell30     4561   9841  3229205  RISE       1
\LIN_1:UART:BUART:tx_status_0\/q                      macrocell30     3350  13191  3229205  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/status_0                 statusicell2    6033  19225  3229205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3227689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell65     1250   1250  3227689  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell61     3879   5129  3227689  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell61     3350   8479  3227689  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2312  10791  3227689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3466   7316  9981164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981156p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981156  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3474   7324  9981156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
**************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 25792p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -1570
----------------------------------------------------   ----- 
End-of-path required time (ps)                         40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                    iocell1        1501   1501  25792  RISE       1
\LIN_1:bLIN:edge_detect\/main_0  macrocell35    7140   8641  25792  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350  11991  25792  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  14305  25792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 25792p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -1570
----------------------------------------------------   ----- 
End-of-path required time (ps)                         40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                    iocell1        1501   1501  25792  RISE       1
\LIN_1:bLIN:edge_detect\/main_0  macrocell35    7140   8641  25792  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350  11991  25792  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  14305  25792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:rxd_reg\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_reg\/clock_0
Path slack     : 29515p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:rxd_reg\/main_0  macrocell43   7140   8641  29515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_reg\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:state_2\/main_3
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 30090p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:state_2\/main_3  macrocell46   6565   8066  30090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:Net_630\/main_1
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 30410p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb           iocell1       1501   1501  25792  RISE       1
\LIN_1:Net_630\/main_1  macrocell10   6246   7747  30410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:state_1\/main_3
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 30410p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:state_1\/main_3  macrocell45   6246   7747  30410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:state_0\/main_3
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 30988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:state_0\/main_3  macrocell44   5668   7169  30988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:inact_state_0\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                      iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:inact_state_0\/main_1  macrocell39   5651   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:inact_state_1\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                      iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:inact_state_1\/main_1  macrocell40   5651   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)/fb
Path End       : \LIN_1:bLIN:inact_state_2\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#78 vs. LIN_1_IntClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)/fb                      iocell1       1501   1501  25792  RISE       1
\LIN_1:bLIN:inact_state_2\/main_1  macrocell41   5651   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3227689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell65     1250   1250  3227689  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell61     3879   5129  3227689  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell61     3350   8479  3227689  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2312  10791  3227689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3229205p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19225
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3229205  RISE       1
\LIN_1:UART:BUART:tx_status_0\/main_2                 macrocell30     4561   9841  3229205  RISE       1
\LIN_1:UART:BUART:tx_status_0\/q                      macrocell30     3350  13191  3229205  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/status_0                 statusicell2    6033  19225  3229205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3229456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  3229456  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell63     2299   7979  3229456  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/q           macrocell63     3350  11329  3229456  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2924  14254  3229456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3230752p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17678
-------------------------------------   ----- 
End-of-path arrival time (ps)           17678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3230752  RISE       1
\LIN_1:UART:BUART:rx_status_4\/main_1                 macrocell23     2301   7581  3230752  RISE       1
\LIN_1:UART:BUART:rx_status_4\/q                      macrocell23     3350  10931  3230752  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_4                 statusicell1    6746  17678  3230752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:StsReg\/status_0
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3231497p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16933
-------------------------------------   ----- 
End-of-path arrival time (ps)           16933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb   datapathcell4   5060   5060  3231497  RISE       1
\LIN_1:bLIN:break_pulse\/main_3  macrocell34     2902   7962  3231497  RISE       1
\LIN_1:bLIN:break_pulse\/q       macrocell34     3350  11312  3231497  RISE       1
\LIN_1:bLIN:StsReg\/status_0     statusicell3    5621  16933  3231497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3231698p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0  count7cell      2110   2110  3231698  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/main_2      macrocell26     3651   5761  3231698  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/q           macrocell26     3350   9111  3231698  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2901  12012  3231698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3232722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3244790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                             macrocell10     1250   1250  3232722  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/main_0         macrocell17     4539   5789  3232722  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/q              macrocell17     3350   9139  3232722  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2930  12068  3232722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3232897p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q           macrocell44     1250   1250  3232435  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_0  datapathcell4   4323   5573  3232897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3233494p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q                   macrocell25   1250   1250  3233046  RISE       1
\LIN_1:UART:BUART:counter_load\/main_3           macrocell11   4758   6008  3233494  RISE       1
\LIN_1:UART:BUART:counter_load\/q                macrocell11   3350   9358  3233494  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load  count7cell    2927  12286  3233494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f1_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3233585p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233585  RISE       1
\LIN_1:bLIN:f1_load\/main_0             macrocell37     3633   8913  3233585  RISE       1
\LIN_1:bLIN:f1_load\/q                  macrocell37     3350  12263  3233585  RISE       1
\LIN_1:bLIN:LINDp:u0\/f1_load           datapathcell4   2302  14565  3233585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 3233610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14820
-------------------------------------   ----- 
End-of-path arrival time (ps)           14820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  3233610  RISE       1
\UART_1:BUART:tx_status_0\/main_2                 macrocell67     3874   9154  3233610  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell67     3350  12504  3233610  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell6    2315  14820  3233610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12058
-------------------------------------   ----- 
End-of-path arrival time (ps)           12058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q   macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/main_0  macrocell14   5146   6396  3233722  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/q       macrocell14   3350   9746  3233722  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12058  3233722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3233752p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q                   macrocell41     1250   1250  3233752  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2  datapathcell3   3468   4718  3233752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3233793p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q           macrocell45     1250   1250  3233793  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_1  datapathcell4   3427   4677  3233793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3233932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q           macrocell46     1250   1250  3233932  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_2  datapathcell4   3288   4538  3233932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234411p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q                   macrocell39     1250   1250  3234411  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0  datapathcell3   2809   4059  3234411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234422p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q                   macrocell40     1250   1250  3234422  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1  datapathcell3   2798   4048  3234422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235872p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q       macrocell12     1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6578   7828  3235872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/z0_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f0_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3236270p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11800
-------------------------------------   ----- 
End-of-path arrival time (ps)           11800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/z0_comb  datapathcell4   3850   3850  3236270  RISE       1
\LIN_1:bLIN:f0_load\/main_3    macrocell36     2302   6152  3236270  RISE       1
\LIN_1:bLIN:f0_load\/q         macrocell36     3350   9502  3236270  RISE       1
\LIN_1:bLIN:LINDp:u0\/f0_load  datapathcell4   2298  11800  3236270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LIN_1:UART:BUART:txn\/main_3
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3236285p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236285  RISE       1
\LIN_1:UART:BUART:txn\/main_3                macrocell32     2925  10205  3236285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3236649p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3229205  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_2                  macrocell27     4561   9841  3236649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3236920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   7280   7280  3236920  RISE       1
\UART_1:BUART:txn\/main_3                macrocell69     2290   9570  3236920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_1
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3237024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233585  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_1        macrocell42     4186   9466  3237024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_1\/main_2
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3237024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233585  RISE       1
\LIN_1:bLIN:state_1\/main_2             macrocell45     4186   9466  3237024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_0\/main_2
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3237071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233585  RISE       1
\LIN_1:bLIN:state_0\/main_2             macrocell44     4139   9419  3237071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3237336p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  3233610  RISE       1
\UART_1:BUART:tx_state_0\/main_2                  macrocell64     3874   9154  3237336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_2\/main_2
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3237577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233585  RISE       1
\LIN_1:bLIN:state_2\/main_2             macrocell46     3633   8913  3237577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237803p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q                macrocell28     1250   1250  3234677  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4657   5907  3237803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238002p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q                macrocell27     1250   1250  3234880  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4458   5708  3238002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell64     1250   1250  3229279  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4303   5553  3238157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238283p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q          macrocell13     1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4167   5417  3238283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 3238511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  3229456  RISE       1
\UART_1:BUART:tx_bitclk\/main_0                 macrocell62     2299   7979  3238511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:break_flag\/main_5
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3238528p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb  datapathcell4   5060   5060  3231497  RISE       1
\LIN_1:bLIN:break_flag\/main_5  macrocell33     2902   7962  3238528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                      macrocell10   1250   1250  3232722  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_5  macrocell22   6179   7429  3239061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell10   1250   1250  3232722  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_5  macrocell18   6159   7409  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell10   1250   1250  3232722  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_5  macrocell19   6159   7409  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:inact_state_2\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3239128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb  datapathcell3   5060   5060  3239128  RISE       1
\LIN_1:bLIN:inact_state_2\/main_5             macrocell41     2302   7362  3239128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_0\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3239155p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239155  RISE       1
\LIN_1:bLIN:inact_state_0\/main_5             macrocell39     2305   7335  3239155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_6
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239155p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239155  RISE       1
\LIN_1:bLIN:inact_state_1\/main_6             macrocell40     2305   7335  3239155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239170p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q                macrocell18     1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3280   4530  3239170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell65     1250   1250  3227689  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3099   4349  3239361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:break_flag\/main_4
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3239466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q          macrocell44   1250   1250  3232435  RISE       1
\LIN_1:bLIN:break_flag\/main_4  macrocell33   5774   7024  3239466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3239531p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_0    macrocell16   5709   6959  3239531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3239531p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_0      macrocell20   5709   6959  3239531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239531p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q      macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_0  macrocell21   5709   6959  3239531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239531p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_0     macrocell22   5709   6959  3239531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239915p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb  datapathcell3   4260   4260  3239915  RISE       1
\LIN_1:bLIN:inact_state_1\/main_5            macrocell40     2315   6575  3239915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_0      macrocell18   5146   6396  3240094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3240094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233722  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_0      macrocell19   5146   6396  3240094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_last\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3240137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                  macrocell10   1250   1250  3232722  RISE       1
\LIN_1:UART:BUART:rx_last\/main_0  macrocell15   5103   6353  3240137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_detect\/main_0
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3240166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:inact_detect\/main_0  macrocell38    3744   6324  3240166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_0\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3240166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:inact_state_0\/main_0  macrocell39    3744   6324  3240166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_1\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3240166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:inact_state_1\/main_0  macrocell40    3744   6324  3240166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_2\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3240166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:inact_state_2\/main_0  macrocell41    3744   6324  3240166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_0\/main_1
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3240177p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:state_0\/main_1     macrocell44    3733   6313  3240177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_1\/main_6
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3240363p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3232435  RISE       1
\LIN_1:bLIN:state_1\/main_6  macrocell45   4877   6127  3240363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240371p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                            macrocell1    1250   1250  3234641  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_7  macrocell18   4869   6119  3240371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240371p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_2   macrocell18   4869   6119  3240371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3240371p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_2   macrocell19   4869   6119  3240371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3240380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q   macrocell13   1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_2  macrocell16   4860   6110  3240380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3240380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_2   macrocell20   4860   6110  3240380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_2  macrocell22   4860   6110  3240380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3240384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell64   1250   1250  3229279  RISE       1
\UART_1:BUART:txn\/main_2    macrocell69   4856   6106  3240384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:break_flag\/main_1
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3240400p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:break_flag\/main_1  macrocell33    3510   6090  3240400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_status_3\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3240410p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_status_3\/q       macrocell22    1250   1250  3240410  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_3  statusicell1   6770   8020  3240410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3240483p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3240483  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_4           macrocell28   3427   6007  3240483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240483p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3240483  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_4           macrocell29   3427   6007  3240483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3240490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3233046  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_4  macrocell27   4750   6000  3240490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3240490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3233046  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_3  macrocell28   4750   6000  3240490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3233046  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_3  macrocell29   4750   6000  3240490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3240546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell62   1250   1250  3228368  RISE       1
\UART_1:BUART:txn\/main_5   macrocell69   4694   5944  3240546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3240555p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell62   1250   1250  3228368  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell65   4685   5935  3240555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3240555p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell62   1250   1250  3228368  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell66   4685   5935  3240555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240569p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                             macrocell2    1250   1250  3234968  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_6  macrocell22   4671   5921  3240569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3240701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q  macrocell10   1250   1250  3232722  RISE       1
MODIN3_0/main_2    macrocell1    4539   5789  3240701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3240701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q  macrocell10   1250   1250  3232722  RISE       1
MODIN3_1/main_2    macrocell2    4539   5789  3240701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240729p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0  count7cell    2110   2110  3231698  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_2                 macrocell25   3651   5761  3240729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240740p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1  count7cell    2110   2110  3231709  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_1                 macrocell25   3640   5750  3240740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240741p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2  count7cell    2110   2110  3231710  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_0                 macrocell25   3639   5749  3240741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_0\/main_0
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3240783p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3240783  RISE       1
\LIN_1:bLIN:state_0\/main_0  macrocell44   4457   5707  3240783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:break_flag\/main_3
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3240902p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q          macrocell45   1250   1250  3233793  RISE       1
\LIN_1:bLIN:break_flag\/main_3  macrocell33   4338   5588  3240902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240941p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                             macrocell1    1250   1250  3234641  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_7  macrocell22   4299   5549  3240941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_1
Path End       : Net_158/main_1
Capture Clock  : Net_158/clock_0
Path slack     : 3241018p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_1  controlcell1   2580   2580  3241018  RISE       1
Net_158/main_1                  macrocell3     2892   5472  3241018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3241039p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9     1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clk_en  statusicell1   5611   6861  3241039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_0\/main_4
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241048p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3233932  RISE       1
\LIN_1:bLIN:state_0\/main_4  macrocell44   4192   5442  3241048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241051p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q         macrocell20   1250   1250  3235256  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_3  macrocell16   4189   5439  3241051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241051p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3235256  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_3  macrocell20   4189   5439  3241051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241051p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q               macrocell20   1250   1250  3235256  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_2  macrocell21   4189   5439  3241051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3241051p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q        macrocell20   1250   1250  3235256  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_3  macrocell22   4189   5439  3241051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:break_flag\/main_2
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3241055p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q          macrocell46   1250   1250  3233932  RISE       1
\LIN_1:bLIN:break_flag\/main_2  macrocell33   4185   5435  3241055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3241130  RISE       1
MODIN3_0/main_0                              macrocell1    3250   5360  3241130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241130p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3241130  RISE       1
MODIN3_1/main_0                              macrocell2    3250   5360  3241130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241133p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3241130  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_0   macrocell13   3247   5357  3241133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241150p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                            macrocell2    1250   1250  3234968  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_6  macrocell18   4090   5340  3241150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_0\/main_5
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241198p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3233793  RISE       1
\LIN_1:bLIN:state_0\/main_5  macrocell44   4042   5292  3241198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3241199p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clk_en  macrocell27   5451   6701  3241199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241199p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clk_en  macrocell28   5451   6701  3241199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3241199p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clk_en  macrocell29   5451   6701  3241199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:txn\/main_1
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241248p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q  macrocell28   1250   1250  3234677  RISE       1
\LIN_1:UART:BUART:txn\/main_1    macrocell32   3992   5242  3241248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:txn\/main_6
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241257p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3240483  RISE       1
\LIN_1:UART:BUART:txn\/main_6                  macrocell32   2653   5233  3241257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_2\/main_1
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241267p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:state_2\/main_1     macrocell46    2643   5223  3241267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241271  RISE       1
MODIN3_0/main_1                              macrocell1    3109   5219  3241271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241271  RISE       1
MODIN3_1/main_1                              macrocell2    3109   5219  3241271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3241277p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_0  macrocell42    2633   5213  3241277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_1\/main_1
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241277p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3240166  RISE       1
\LIN_1:bLIN:state_1\/main_1     macrocell45    2633   5213  3241277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241284p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241271  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_1   macrocell13   3096   5206  3241284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3241361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell65   1250   1250  3227689  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell64   3879   5129  3241361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_2\/main_6
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241373p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3232435  RISE       1
\LIN_1:bLIN:state_2\/main_6  macrocell46   3867   5117  3241373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3241403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  3229279  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell65   3837   5087  3241403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3241403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  3229279  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell66   3837   5087  3241403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241459p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3241459  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_2   macrocell13   2921   5031  3241459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3241524p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell66   1250   1250  3227851  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell64   3716   4966  3241524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:txn\/main_4
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241561p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q  macrocell29   1250   1250  3235018  RISE       1
\LIN_1:UART:BUART:txn\/main_4    macrocell32   3679   4929  3241561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241562p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241562  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_7       macrocell16   2818   4928  3241562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241562p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241562  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_7         macrocell20   2818   4928  3241562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_10
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241563p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241562  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_10        macrocell18   2817   4927  3241563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241563p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241562  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_9         macrocell19   2817   4927  3241563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:txn\/main_5
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q  macrocell25   1250   1250  3233046  RISE       1
\LIN_1:UART:BUART:txn\/main_5   macrocell32   3660   4910  3241580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_9         macrocell18   2797   4907  3241583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_8         macrocell19   2797   4907  3241583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_6       macrocell16   2794   4904  3241586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_6         macrocell20   2794   4904  3241586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_8         macrocell18   2793   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_7         macrocell19   2793   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_5       macrocell16   2792   4902  3241588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_5         macrocell20   2792   4902  3241588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_2
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_3
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3241603p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_2    controlcell1   2580   2580  3241603  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_3  macrocell42    2307   4887  3241603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:StsReg\/status_2
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3241626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q  macrocell41    1250   1250  3233752  RISE       1
\LIN_1:bLIN:StsReg\/status_2  statusicell3   5554   6804  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3235256  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_3  macrocell18   3612   4862  3241628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3235256  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_3  macrocell19   3612   4862  3241628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_1\/main_0
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241702p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3240783  RISE       1
\LIN_1:bLIN:state_1\/main_0  macrocell45   3538   4788  3241702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:txn\/main_2
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241715p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q  macrocell27   1250   1250  3234880  RISE       1
\LIN_1:UART:BUART:txn\/main_2    macrocell32   3525   4775  3241715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_2\/main_0
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241815p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3240783  RISE       1
\LIN_1:bLIN:state_2\/main_0  macrocell46   3425   4675  3241815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_1\/main_5
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241821p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3233793  RISE       1
\LIN_1:bLIN:state_1\/main_5  macrocell45   3419   4669  3241821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3241946p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                                  macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en  count7cell    4704   5954  3241946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_1\/main_4
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241965p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3233932  RISE       1
\LIN_1:bLIN:state_1\/main_4  macrocell45   3275   4525  3241965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_2\/main_4
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241966p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3233932  RISE       1
\LIN_1:bLIN:state_2\/main_4  macrocell46   3274   4524  3241966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_2\/main_5
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241970p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3233793  RISE       1
\LIN_1:bLIN:state_2\/main_5  macrocell46   3270   4520  3241970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241976p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_1  macrocell18   3264   4514  3241976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241976p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_1  macrocell19   3264   4514  3241976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q         macrocell18   1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_1  macrocell16   3246   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_1  macrocell20   3246   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q               macrocell18   1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_1  macrocell21   3246   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q        macrocell18   1250   1250  3235604  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_1  macrocell22   3246   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : Net_158/main_0
Capture Clock  : Net_158/clock_0
Path slack     : 3242040p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q  macrocell32   1250   1250  3242040  RISE       1
Net_158/main_0            macrocell3    3200   4450  3242040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell62   1250   1250  3228368  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell64   3200   4450  3242040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_2
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q      macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_detect\/main_2  macrocell38   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_state_0\/main_2  macrocell39   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_state_1\/main_2  macrocell40   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_state_2\/main_2  macrocell41   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:txn\/clk_en
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242106p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q              macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:txn\/clk_en  macrocell32   4544   5794  3242106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242120p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3234677  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_0  macrocell27   3120   4370  3242120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242120p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3234677  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_0  macrocell28   3120   4370  3242120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3242120p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3234677  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_0  macrocell29   3120   4370  3242120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell65   1250   1250  3227689  RISE       1
\UART_1:BUART:txn\/main_1    macrocell69   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell65   1250   1250  3227689  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell65   2953   4203  3242287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell65   1250   1250  3227689  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell66   2953   4203  3242287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3234880  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_1  macrocell27   2917   4167  3242323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3234880  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_1  macrocell28   2917   4167  3242323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3242323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3234880  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_1  macrocell29   2917   4167  3242323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_last\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242330p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_last\/q          macrocell15   1250   1250  3242330  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_6  macrocell19   2910   4160  3242330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell66   1250   1250  3227851  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell65   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell66   1250   1250  3227851  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell66   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_3
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q      macrocell40   1250   1250  3234422  RISE       1
\LIN_1:bLIN:inact_detect\/main_3  macrocell38   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234422  RISE       1
\LIN_1:bLIN:inact_state_0\/main_3  macrocell39   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234422  RISE       1
\LIN_1:bLIN:inact_state_1\/main_3  macrocell40   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234422  RISE       1
\LIN_1:bLIN:inact_state_2\/main_3  macrocell41   2789   4039  3242451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell66   1250   1250  3227851  RISE       1
\UART_1:BUART:txn\/main_4    macrocell69   2781   4031  3242459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_4
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q      macrocell39   1250   1250  3234411  RISE       1
\LIN_1:bLIN:inact_detect\/main_4  macrocell38   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234411  RISE       1
\LIN_1:bLIN:inact_state_0\/main_4  macrocell39   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234411  RISE       1
\LIN_1:bLIN:inact_state_1\/main_4  macrocell40   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234411  RISE       1
\LIN_1:bLIN:inact_state_2\/main_4  macrocell41   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3235018  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_3  macrocell27   2778   4028  3242462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3235018  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_2  macrocell28   2778   4028  3242462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3242462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3235018  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_2  macrocell29   2778   4028  3242462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:break_flag\/main_0
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3242608p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q       macrocell33   1250   1250  3240783  RISE       1
\LIN_1:bLIN:break_flag\/main_0  macrocell33   2632   3882  3242608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242620p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  3234641  RISE       1
MODIN3_0/main_3  macrocell1    2620   3870  3242620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242620p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  3234641  RISE       1
MODIN3_1/main_4  macrocell2    2620   3870  3242620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q         macrocell19   1250   1250  3236272  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_4  macrocell16   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236272  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_4  macrocell20   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q               macrocell19   1250   1250  3236272  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_3  macrocell21   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q        macrocell19   1250   1250  3236272  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_4  macrocell22   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236272  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_4  macrocell18   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236272  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_4  macrocell19   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3242853p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9      1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en  datapathcell2   3797   5047  3242853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_detect\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_1
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_detect\/q       macrocell38   1250   1250  3242936  RISE       1
\LIN_1:bLIN:inact_detect\/main_1  macrocell38   2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_0\/main_6
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3232435  RISE       1
\LIN_1:bLIN:state_0\/main_6  macrocell44   2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : \LIN_1:UART:BUART:txn\/main_0
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242941p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q       macrocell32   1250   1250  3242040  RISE       1
\LIN_1:UART:BUART:txn\/main_0  macrocell32   2299   3549  3242941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:Net_630\/main_0
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 3242943p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q  macrocell42   1250   1250  3242943  RISE       1
\LIN_1:Net_630\/main_0       macrocell10   2297   3547  3242943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_2
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3242943p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q       macrocell42   1250   1250  3242943  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_2  macrocell42   2297   3547  3242943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell69   1250   1250  3242943  RISE       1
\UART_1:BUART:txn\/main_0  macrocell69   2297   3547  3242943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242948p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell2    1250   1250  3234968  RISE       1
MODIN3_1/main_3  macrocell2    2292   3542  3242948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  3229279  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell64   2289   3539  3242951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : MODIN3_0/clk_en
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3243760p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q  macrocell9    1250   1250  3241039  RISE       1
MODIN3_0/clk_en    macrocell1    2890   4140  3243760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : MODIN3_1/clk_en
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3243760p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q  macrocell9    1250   1250  3241039  RISE       1
MODIN3_1/clk_en    macrocell2    2890   4140  3243760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3243760p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clk_en  macrocell13   2890   4140  3243760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_last\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3243760p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                  macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_last\/clk_en  macrocell15   2890   4140  3243760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3243760p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9     1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clk_en  statusicell2   2890   4140  3243760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_bitclk\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3243760p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clk_en  macrocell25   2890   4140  3243760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_load_fifo\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3244216p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  3234487  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2604   3854  3244216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_address_detected\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_address_detected\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                              macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clk_en  macrocell12   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                       macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clk_en  macrocell16   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clk_en  macrocell18   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clk_en  macrocell19   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clk_en  macrocell20   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                             macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en  macrocell21   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                      macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clk_en  macrocell22   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9    1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en  count7cell    2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3244325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9      1250   1250  3241039  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en  datapathcell1   2325   3575  3244325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981156p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981156  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3474   7324  9981156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3466   7316  9981164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9982807p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15623
-------------------------------------   ----- 
End-of-path arrival time (ps)           15623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell47    1250   1250  9982807  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell53    6848   8098  9982807  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell53    3350  11448  9982807  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell4   4175  15623  9982807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9984921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9984921  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2309   3559  9984921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9984928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell57     1250   1250  9984928  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2302   3552  9984928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9985220p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:final_kill_reg\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:final_kill_reg\/q         macrocell54    1250   1250  9985220  RISE       1
\PWM_2:PWMUDB:status_5\/main_0          macrocell60    2308   3558  9985220  RISE       1
\PWM_2:PWMUDB:status_5\/q               macrocell60    3350   6908  9985220  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell5   6303  13210  9985220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_41/main_1
Capture Clock  : Net_41/clock_0
Path slack     : 9988509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988509  RISE       1
Net_41/main_1                         macrocell5      2301   7981  9988509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988509  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell48     2301   7981  9988509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9988509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988509  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell51     2301   7981  9988509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_43/main_1
Capture Clock  : Net_43/clock_0
Path slack     : 9988515p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9988515  RISE       1
Net_43/main_1                         macrocell7      2295   7975  9988515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988515p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9988515  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0    macrocell55     2295   7975  9988515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9988515p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9988515  RISE       1
\PWM_2:PWMUDB:status_0\/main_1        macrocell58     2295   7975  9988515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990099p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4481   8331  9990099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990110p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   3850   3850  9981156  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell5    4470   8320  9990110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_44/main_0
Capture Clock  : Net_44/clock_0
Path slack     : 9991250p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9991250  RISE       1
Net_44/main_0                             macrocell8     2660   5240  9991250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991250p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9991250  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell57    2660   5240  9991250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_43/main_0
Capture Clock  : Net_43/clock_0
Path slack     : 9991263p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9991250  RISE       1
Net_43/main_0                             macrocell7     2647   5227  9991263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_42/main_0
Capture Clock  : Net_42/clock_0
Path slack     : 9991275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991275  RISE       1
Net_42/main_0                             macrocell6     2635   5215  9991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991275  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell50    2635   5215  9991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_41/main_0
Capture Clock  : Net_41/clock_0
Path slack     : 9991285p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991275  RISE       1
Net_41/main_0                             macrocell5     2625   5205  9991285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9991683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell58    1250   1250  9991683  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell5   5497   6747  9991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell48   1250   1250  9992945  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell51   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell55   1250   1250  9992945  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell58   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 9992948p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell49   1250   1250  9992948  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell52   2292   3542  9992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare2\/q
Path End       : \PWM_2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 9992952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare2\/q   macrocell56   1250   1250  9992952  RISE       1
\PWM_2:PWMUDB:status_1\/main_0  macrocell59   2288   3538  9992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992974p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell52    1250   1250  9992974  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell4   4206   5456  9992974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_1\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994867p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_1\/q               macrocell59    1250   1250  9994867  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2313   3563  9994867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell51    1250   1250  9994884  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2296   3546  9994884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

