
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/pa.fromNcd.tcl}
# create_project -name lab7 -dir "C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/planAhead_run_2" -part xc7a100tcsg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/rc5dup.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated} }
# set_property target_constrs_file "Nexys4DDR_Master.ucf" [current_fileset -constrset]
Adding file 'C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/Nexys4DDR_Master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys4DDR_Master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rc5dup.ngc ...
WARNING:NetListWriters:298 - No output is written to rc5dup.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus key_gen_comp/Maccum_sReg_lut[31 : 0] on
   block rc5dup is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file rc5dup.edif ...
ngc2edif: Total memory usage is 96644 kilobytes

Parsing EDIF File [./planAhead_run_2/lab7.data/cache/rc5dup_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/lab7.data/cache/rc5dup_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'rc5dup' is not ideal for floorplanning, since the cellview 'rc5dup' defined in file 'rc5dup.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/Nexys4DDR_Master.ucf]
Finished Parsing UCF File [C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/Nexys4DDR_Master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1387 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 128 instances
  FDC => FDCE: 11 instances
  FDE => FDCE: 960 instances
  FDR => FDRE: 31 instances
  LD => LDCE: 192 instances
  LDC => LDCE: 64 instances

Phase 0 | Netlist Checksum: 3202406b
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 787.883 ; gain = 355.590
# read_xdl -file "C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/rc5dup.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "rc5dup" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Successfully converted design 'C:\Users\mos28\Documents\xilinx proj\hardsec\lab7_mutilated\rc5dup.ncd' to 'C:\Users\mos28\Documents\xilinx proj\hardsec\lab7_mutilated\rc5dup.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/rc5dup.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/rc5dup.ncd
INFO: [Designutils 20-671] Placed 4907 instances
read_xdl: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 817.352 ; gain = 29.469
# if {[catch {read_twx -name results_1 -file "C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/rc5dup.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/mos28/Documents/xilinx proj/hardsec/lab7_mutilated/rc5dup.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name key_gen_comp/sAdd<29>_rt found. It will be ignored.
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Feb 12 13:46:08 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
