Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 06fedb45c6ae448baf24e18996063954 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_RISCV_behav xil_defaultlib.Testbench_RISCV -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'a_i' [C:/Users/ThinkPad T14 Gen3/RISCV-procesor/RISCV-procesor.srcs/sources_1/new/ALU.vhd:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
