// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_logger_rx_fifo (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_mac_fifo_AWVALID,
        m_axi_mac_fifo_AWREADY,
        m_axi_mac_fifo_AWADDR,
        m_axi_mac_fifo_AWID,
        m_axi_mac_fifo_AWLEN,
        m_axi_mac_fifo_AWSIZE,
        m_axi_mac_fifo_AWBURST,
        m_axi_mac_fifo_AWLOCK,
        m_axi_mac_fifo_AWCACHE,
        m_axi_mac_fifo_AWPROT,
        m_axi_mac_fifo_AWQOS,
        m_axi_mac_fifo_AWREGION,
        m_axi_mac_fifo_AWUSER,
        m_axi_mac_fifo_WVALID,
        m_axi_mac_fifo_WREADY,
        m_axi_mac_fifo_WDATA,
        m_axi_mac_fifo_WSTRB,
        m_axi_mac_fifo_WLAST,
        m_axi_mac_fifo_WID,
        m_axi_mac_fifo_WUSER,
        m_axi_mac_fifo_ARVALID,
        m_axi_mac_fifo_ARREADY,
        m_axi_mac_fifo_ARADDR,
        m_axi_mac_fifo_ARID,
        m_axi_mac_fifo_ARLEN,
        m_axi_mac_fifo_ARSIZE,
        m_axi_mac_fifo_ARBURST,
        m_axi_mac_fifo_ARLOCK,
        m_axi_mac_fifo_ARCACHE,
        m_axi_mac_fifo_ARPROT,
        m_axi_mac_fifo_ARQOS,
        m_axi_mac_fifo_ARREGION,
        m_axi_mac_fifo_ARUSER,
        m_axi_mac_fifo_RVALID,
        m_axi_mac_fifo_RREADY,
        m_axi_mac_fifo_RDATA,
        m_axi_mac_fifo_RLAST,
        m_axi_mac_fifo_RID,
        m_axi_mac_fifo_RFIFONUM,
        m_axi_mac_fifo_RUSER,
        m_axi_mac_fifo_RRESP,
        m_axi_mac_fifo_BVALID,
        m_axi_mac_fifo_BREADY,
        m_axi_mac_fifo_BRESP,
        m_axi_mac_fifo_BID,
        m_axi_mac_fifo_BUSER,
        fifo_axi_lite,
        m_axi_fifo_axi_full_AWVALID,
        m_axi_fifo_axi_full_AWREADY,
        m_axi_fifo_axi_full_AWADDR,
        m_axi_fifo_axi_full_AWID,
        m_axi_fifo_axi_full_AWLEN,
        m_axi_fifo_axi_full_AWSIZE,
        m_axi_fifo_axi_full_AWBURST,
        m_axi_fifo_axi_full_AWLOCK,
        m_axi_fifo_axi_full_AWCACHE,
        m_axi_fifo_axi_full_AWPROT,
        m_axi_fifo_axi_full_AWQOS,
        m_axi_fifo_axi_full_AWREGION,
        m_axi_fifo_axi_full_AWUSER,
        m_axi_fifo_axi_full_WVALID,
        m_axi_fifo_axi_full_WREADY,
        m_axi_fifo_axi_full_WDATA,
        m_axi_fifo_axi_full_WSTRB,
        m_axi_fifo_axi_full_WLAST,
        m_axi_fifo_axi_full_WID,
        m_axi_fifo_axi_full_WUSER,
        m_axi_fifo_axi_full_ARVALID,
        m_axi_fifo_axi_full_ARREADY,
        m_axi_fifo_axi_full_ARADDR,
        m_axi_fifo_axi_full_ARID,
        m_axi_fifo_axi_full_ARLEN,
        m_axi_fifo_axi_full_ARSIZE,
        m_axi_fifo_axi_full_ARBURST,
        m_axi_fifo_axi_full_ARLOCK,
        m_axi_fifo_axi_full_ARCACHE,
        m_axi_fifo_axi_full_ARPROT,
        m_axi_fifo_axi_full_ARQOS,
        m_axi_fifo_axi_full_ARREGION,
        m_axi_fifo_axi_full_ARUSER,
        m_axi_fifo_axi_full_RVALID,
        m_axi_fifo_axi_full_RREADY,
        m_axi_fifo_axi_full_RDATA,
        m_axi_fifo_axi_full_RLAST,
        m_axi_fifo_axi_full_RID,
        m_axi_fifo_axi_full_RFIFONUM,
        m_axi_fifo_axi_full_RUSER,
        m_axi_fifo_axi_full_RRESP,
        m_axi_fifo_axi_full_BVALID,
        m_axi_fifo_axi_full_BREADY,
        m_axi_fifo_axi_full_BRESP,
        m_axi_fifo_axi_full_BID,
        m_axi_fifo_axi_full_BUSER,
        fifo_axi_full1,
        timestamp,
        data_buf_address0,
        data_buf_ce0,
        data_buf_we0,
        data_buf_d0,
        data_buf_address1,
        data_buf_ce1,
        data_buf_we1,
        data_buf_d1
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_mac_fifo_AWVALID;
input   m_axi_mac_fifo_AWREADY;
output  [63:0] m_axi_mac_fifo_AWADDR;
output  [0:0] m_axi_mac_fifo_AWID;
output  [31:0] m_axi_mac_fifo_AWLEN;
output  [2:0] m_axi_mac_fifo_AWSIZE;
output  [1:0] m_axi_mac_fifo_AWBURST;
output  [1:0] m_axi_mac_fifo_AWLOCK;
output  [3:0] m_axi_mac_fifo_AWCACHE;
output  [2:0] m_axi_mac_fifo_AWPROT;
output  [3:0] m_axi_mac_fifo_AWQOS;
output  [3:0] m_axi_mac_fifo_AWREGION;
output  [0:0] m_axi_mac_fifo_AWUSER;
output   m_axi_mac_fifo_WVALID;
input   m_axi_mac_fifo_WREADY;
output  [31:0] m_axi_mac_fifo_WDATA;
output  [3:0] m_axi_mac_fifo_WSTRB;
output   m_axi_mac_fifo_WLAST;
output  [0:0] m_axi_mac_fifo_WID;
output  [0:0] m_axi_mac_fifo_WUSER;
output   m_axi_mac_fifo_ARVALID;
input   m_axi_mac_fifo_ARREADY;
output  [63:0] m_axi_mac_fifo_ARADDR;
output  [0:0] m_axi_mac_fifo_ARID;
output  [31:0] m_axi_mac_fifo_ARLEN;
output  [2:0] m_axi_mac_fifo_ARSIZE;
output  [1:0] m_axi_mac_fifo_ARBURST;
output  [1:0] m_axi_mac_fifo_ARLOCK;
output  [3:0] m_axi_mac_fifo_ARCACHE;
output  [2:0] m_axi_mac_fifo_ARPROT;
output  [3:0] m_axi_mac_fifo_ARQOS;
output  [3:0] m_axi_mac_fifo_ARREGION;
output  [0:0] m_axi_mac_fifo_ARUSER;
input   m_axi_mac_fifo_RVALID;
output   m_axi_mac_fifo_RREADY;
input  [31:0] m_axi_mac_fifo_RDATA;
input   m_axi_mac_fifo_RLAST;
input  [0:0] m_axi_mac_fifo_RID;
input  [8:0] m_axi_mac_fifo_RFIFONUM;
input  [0:0] m_axi_mac_fifo_RUSER;
input  [1:0] m_axi_mac_fifo_RRESP;
input   m_axi_mac_fifo_BVALID;
output   m_axi_mac_fifo_BREADY;
input  [1:0] m_axi_mac_fifo_BRESP;
input  [0:0] m_axi_mac_fifo_BID;
input  [0:0] m_axi_mac_fifo_BUSER;
input  [63:0] fifo_axi_lite;
output   m_axi_fifo_axi_full_AWVALID;
input   m_axi_fifo_axi_full_AWREADY;
output  [63:0] m_axi_fifo_axi_full_AWADDR;
output  [0:0] m_axi_fifo_axi_full_AWID;
output  [31:0] m_axi_fifo_axi_full_AWLEN;
output  [2:0] m_axi_fifo_axi_full_AWSIZE;
output  [1:0] m_axi_fifo_axi_full_AWBURST;
output  [1:0] m_axi_fifo_axi_full_AWLOCK;
output  [3:0] m_axi_fifo_axi_full_AWCACHE;
output  [2:0] m_axi_fifo_axi_full_AWPROT;
output  [3:0] m_axi_fifo_axi_full_AWQOS;
output  [3:0] m_axi_fifo_axi_full_AWREGION;
output  [0:0] m_axi_fifo_axi_full_AWUSER;
output   m_axi_fifo_axi_full_WVALID;
input   m_axi_fifo_axi_full_WREADY;
output  [31:0] m_axi_fifo_axi_full_WDATA;
output  [3:0] m_axi_fifo_axi_full_WSTRB;
output   m_axi_fifo_axi_full_WLAST;
output  [0:0] m_axi_fifo_axi_full_WID;
output  [0:0] m_axi_fifo_axi_full_WUSER;
output   m_axi_fifo_axi_full_ARVALID;
input   m_axi_fifo_axi_full_ARREADY;
output  [63:0] m_axi_fifo_axi_full_ARADDR;
output  [0:0] m_axi_fifo_axi_full_ARID;
output  [31:0] m_axi_fifo_axi_full_ARLEN;
output  [2:0] m_axi_fifo_axi_full_ARSIZE;
output  [1:0] m_axi_fifo_axi_full_ARBURST;
output  [1:0] m_axi_fifo_axi_full_ARLOCK;
output  [3:0] m_axi_fifo_axi_full_ARCACHE;
output  [2:0] m_axi_fifo_axi_full_ARPROT;
output  [3:0] m_axi_fifo_axi_full_ARQOS;
output  [3:0] m_axi_fifo_axi_full_ARREGION;
output  [0:0] m_axi_fifo_axi_full_ARUSER;
input   m_axi_fifo_axi_full_RVALID;
output   m_axi_fifo_axi_full_RREADY;
input  [31:0] m_axi_fifo_axi_full_RDATA;
input   m_axi_fifo_axi_full_RLAST;
input  [0:0] m_axi_fifo_axi_full_RID;
input  [8:0] m_axi_fifo_axi_full_RFIFONUM;
input  [0:0] m_axi_fifo_axi_full_RUSER;
input  [1:0] m_axi_fifo_axi_full_RRESP;
input   m_axi_fifo_axi_full_BVALID;
output   m_axi_fifo_axi_full_BREADY;
input  [1:0] m_axi_fifo_axi_full_BRESP;
input  [0:0] m_axi_fifo_axi_full_BID;
input  [0:0] m_axi_fifo_axi_full_BUSER;
input  [63:0] fifo_axi_full1;
input  [63:0] timestamp;
output  [8:0] data_buf_address0;
output   data_buf_ce0;
output   data_buf_we0;
output  [31:0] data_buf_d0;
output  [8:0] data_buf_address1;
output   data_buf_ce1;
output   data_buf_we1;
output  [31:0] data_buf_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_mac_fifo_ARVALID;
reg[63:0] m_axi_mac_fifo_ARADDR;
reg m_axi_mac_fifo_RREADY;
reg m_axi_fifo_axi_full_ARVALID;
reg[63:0] m_axi_fifo_axi_full_ARADDR;
reg[0:0] m_axi_fifo_axi_full_ARID;
reg[31:0] m_axi_fifo_axi_full_ARLEN;
reg[2:0] m_axi_fifo_axi_full_ARSIZE;
reg[1:0] m_axi_fifo_axi_full_ARBURST;
reg[1:0] m_axi_fifo_axi_full_ARLOCK;
reg[3:0] m_axi_fifo_axi_full_ARCACHE;
reg[2:0] m_axi_fifo_axi_full_ARPROT;
reg[3:0] m_axi_fifo_axi_full_ARQOS;
reg[3:0] m_axi_fifo_axi_full_ARREGION;
reg[0:0] m_axi_fifo_axi_full_ARUSER;
reg m_axi_fifo_axi_full_RREADY;
reg[8:0] data_buf_address0;
reg data_buf_ce0;
reg data_buf_we0;
reg[31:0] data_buf_d0;
reg[8:0] data_buf_address1;
reg data_buf_ce1;
reg data_buf_we1;
reg[31:0] data_buf_d1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mac_fifo_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mac_fifo_blk_n_R;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
reg    fifo_axi_full_blk_n_AR;
wire    ap_CS_fsm_state24;
reg   [63:0] mac_fifo_addr_reg_746;
wire   [8:0] data_buf_addr_reg_752;
wire    ap_CS_fsm_state8;
wire   [8:0] data_buf_addr_41_reg_757;
reg   [31:0] mac_fifo_addr_read_reg_767;
wire   [0:0] icmp_ln53_fu_329_p2;
reg   [0:0] icmp_ln53_reg_772;
wire    ap_CS_fsm_state10;
reg   [63:0] mac_fifo_addr_1_reg_776;
reg   [61:0] trunc_ln73_reg_782;
reg   [31:0] frame_len_bytes_reg_790;
wire   [15:0] trunc_ln54_1_fu_476_p1;
reg   [15:0] trunc_ln54_1_reg_795;
wire   [1:0] trunc_ln54_2_fu_480_p1;
reg   [1:0] trunc_ln54_2_reg_801;
reg   [8:0] trunc_ln55_reg_806;
reg   [3:0] trunc_ln55_1_reg_811;
wire   [8:0] WordLength_fu_517_p2;
reg   [8:0] WordLength_reg_821;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln80_fu_526_p2;
reg   [0:0] icmp_ln80_reg_827;
wire   [3:0] M_fu_649_p2;
reg   [3:0] M_reg_833;
wire   [2:0] select_ln91_fu_655_p3;
reg   [2:0] select_ln91_reg_840;
wire    ap_CS_fsm_state20;
reg   [5:0] trunc_ln97_reg_845;
wire    ap_CS_fsm_state22;
wire  signed [1:0] add_fu_693_p3;
reg   [1:0] add_reg_850;
reg   [4:0] tmp_24_reg_856;
reg   [63:0] fifo_axi_full_addr_reg_861;
wire    ap_CS_fsm_state23;
wire   [31:0] zext_ln98_fu_721_p1;
reg   [31:0] zext_ln98_reg_866;
wire   [8:0] or_ln3_fu_727_p4;
reg   [8:0] or_ln3_reg_871;
wire   [0:0] icmp_ln105_fu_736_p2;
reg   [0:0] icmp_ln105_reg_876;
reg   [1:0] tmp_buf_address0;
reg    tmp_buf_ce0;
reg    tmp_buf_we0;
wire   [31:0] tmp_buf_q0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_idle;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_ready;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWVALID;
wire   [63:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWADDR;
wire   [0:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWID;
wire   [31:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLEN;
wire   [2:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWSIZE;
wire   [1:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWBURST;
wire   [1:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLOCK;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWCACHE;
wire   [2:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWPROT;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWQOS;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWREGION;
wire   [0:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWUSER;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WVALID;
wire   [31:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WDATA;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WSTRB;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WLAST;
wire   [0:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WID;
wire   [0:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WUSER;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID;
wire   [63:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR;
wire   [0:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID;
wire   [31:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN;
wire   [2:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE;
wire   [1:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST;
wire   [1:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE;
wire   [2:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS;
wire   [3:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION;
wire   [0:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_BREADY;
wire   [1:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0;
wire   [31:0] grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_d0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_idle;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_ready;
wire   [1:0] grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0;
wire   [8:0] grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0;
wire    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0;
wire   [31:0] grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_idle;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_ready;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWVALID;
wire   [63:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWADDR;
wire   [0:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWID;
wire   [31:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLEN;
wire   [2:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWSIZE;
wire   [1:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWBURST;
wire   [1:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLOCK;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWCACHE;
wire   [2:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWPROT;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWQOS;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWREGION;
wire   [0:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWUSER;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WVALID;
wire   [31:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WDATA;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WSTRB;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WLAST;
wire   [0:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WID;
wire   [0:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WUSER;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID;
wire   [63:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR;
wire   [0:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID;
wire   [31:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN;
wire   [2:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE;
wire   [1:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST;
wire   [1:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE;
wire   [2:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS;
wire   [3:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION;
wire   [0:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_BREADY;
wire   [8:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0;
wire    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0;
wire   [31:0] grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0;
wire    grp_rx_fifo_Pipeline_4_fu_292_ap_start;
wire    grp_rx_fifo_Pipeline_4_fu_292_ap_done;
wire    grp_rx_fifo_Pipeline_4_fu_292_ap_idle;
wire    grp_rx_fifo_Pipeline_4_fu_292_ap_ready;
wire    grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWVALID;
wire   [63:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWADDR;
wire   [0:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWID;
wire   [31:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLEN;
wire   [2:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWSIZE;
wire   [1:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWBURST;
wire   [1:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLOCK;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWCACHE;
wire   [2:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWPROT;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWQOS;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWREGION;
wire   [0:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWUSER;
wire    grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WVALID;
wire   [31:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WDATA;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WSTRB;
wire    grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WLAST;
wire   [0:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WID;
wire   [0:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WUSER;
wire    grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID;
wire   [63:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR;
wire   [0:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID;
wire   [31:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN;
wire   [2:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE;
wire   [1:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST;
wire   [1:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE;
wire   [2:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS;
wire   [3:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION;
wire   [0:0] grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER;
wire    grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY;
wire    grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_BREADY;
wire   [8:0] grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0;
wire    grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0;
wire    grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0;
wire   [31:0] grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0;
reg    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg;
reg    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg;
reg    grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire  signed [63:0] sext_ln53_fu_319_p1;
wire  signed [63:0] sext_ln54_fu_349_p1;
wire  signed [63:0] sext_ln73_fu_712_p1;
reg    ap_block_state1;
wire   [31:0] or_ln66_2_fu_399_p5;
wire   [31:0] tmp_s_fu_446_p5;
wire   [31:0] select_ln80_fu_635_p3;
wire   [63:0] add_ln53_fu_303_p2;
wire   [61:0] trunc_ln53_fu_309_p4;
wire   [63:0] add_ln54_fu_334_p2;
wire   [61:0] trunc_ln54_fu_339_p4;
wire   [7:0] tmp_17_fu_359_p4;
wire   [7:0] tmp_18_fu_369_p4;
wire   [7:0] tmp_19_fu_379_p4;
wire   [7:0] tmp_20_fu_389_p4;
wire   [7:0] empty_fu_412_p1;
wire   [7:0] trunc_1_fu_426_p4;
wire   [7:0] trunc_2_fu_436_p4;
wire   [7:0] trunc_3_fu_416_p4;
wire   [63:0] empty_150_fu_459_p2;
wire   [0:0] icmp_ln55_fu_504_p2;
wire   [8:0] zext_ln55_fu_509_p1;
wire   [15:0] empty_151_fu_522_p1;
wire   [3:0] tmp_22_fu_542_p4;
wire   [7:0] tmp_21_fu_532_p4;
wire   [19:0] or_ln_fu_552_p4;
wire   [20:0] zext_ln83_fu_562_p1;
wire   [20:0] add_ln83_fu_566_p2;
wire   [15:0] add_ln84_fu_576_p2;
wire   [7:0] trunc_ln84_fu_591_p1;
wire   [7:0] tmp_23_fu_581_p4;
wire  signed [31:0] sext_ln84_fu_572_p1;
wire   [31:0] or_ln1_fu_595_p4;
wire   [31:0] or_ln84_fu_605_p2;
wire   [7:0] trunc_ln88_fu_617_p1;
wire   [31:0] or_ln2_fu_620_p4;
wire   [31:0] or_ln84_1_fu_611_p2;
wire   [31:0] or_ln88_fu_629_p2;
wire   [3:0] zext_ln55_1_fu_513_p1;
wire   [3:0] add_ln97_1_fu_644_p2;
wire   [9:0] WordLength_cast_cast_fu_663_p1;
wire   [9:0] add_ln97_fu_671_p2;
wire   [0:0] offset_fu_666_p2;
wire   [8:0] add_ln97_2_fu_677_p2;
wire  signed [2:0] sext_ln100_fu_724_p1;
reg    ap_predicate_op146_call_state32;
reg    ap_block_state32_on_subcall_done;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 32'd1;
#0 grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg = 1'b0;
#0 grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg = 1'b0;
#0 grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg = 1'b0;
#0 grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg = 1'b0;
end

mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
tmp_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_buf_address0),
    .ce0(tmp_buf_ce0),
    .we0(tmp_buf_we0),
    .d0(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_d0),
    .q0(tmp_buf_q0)
);

mac_logger_rx_fifo_Pipeline_VITIS_LOOP_71_1 grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start),
    .ap_done(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done),
    .ap_idle(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_idle),
    .ap_ready(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_ready),
    .m_axi_fifo_axi_full_AWVALID(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWVALID),
    .m_axi_fifo_axi_full_AWREADY(1'b0),
    .m_axi_fifo_axi_full_AWADDR(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWADDR),
    .m_axi_fifo_axi_full_AWID(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWID),
    .m_axi_fifo_axi_full_AWLEN(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLEN),
    .m_axi_fifo_axi_full_AWSIZE(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWSIZE),
    .m_axi_fifo_axi_full_AWBURST(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWBURST),
    .m_axi_fifo_axi_full_AWLOCK(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLOCK),
    .m_axi_fifo_axi_full_AWCACHE(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWCACHE),
    .m_axi_fifo_axi_full_AWPROT(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWPROT),
    .m_axi_fifo_axi_full_AWQOS(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWQOS),
    .m_axi_fifo_axi_full_AWREGION(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWREGION),
    .m_axi_fifo_axi_full_AWUSER(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWUSER),
    .m_axi_fifo_axi_full_WVALID(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WVALID),
    .m_axi_fifo_axi_full_WREADY(1'b0),
    .m_axi_fifo_axi_full_WDATA(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WDATA),
    .m_axi_fifo_axi_full_WSTRB(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WSTRB),
    .m_axi_fifo_axi_full_WLAST(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WLAST),
    .m_axi_fifo_axi_full_WID(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WID),
    .m_axi_fifo_axi_full_WUSER(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WUSER),
    .m_axi_fifo_axi_full_ARVALID(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID),
    .m_axi_fifo_axi_full_ARREADY(m_axi_fifo_axi_full_ARREADY),
    .m_axi_fifo_axi_full_ARADDR(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR),
    .m_axi_fifo_axi_full_ARID(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID),
    .m_axi_fifo_axi_full_ARLEN(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN),
    .m_axi_fifo_axi_full_ARSIZE(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE),
    .m_axi_fifo_axi_full_ARBURST(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST),
    .m_axi_fifo_axi_full_ARLOCK(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK),
    .m_axi_fifo_axi_full_ARCACHE(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE),
    .m_axi_fifo_axi_full_ARPROT(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT),
    .m_axi_fifo_axi_full_ARQOS(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS),
    .m_axi_fifo_axi_full_ARREGION(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION),
    .m_axi_fifo_axi_full_ARUSER(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER),
    .m_axi_fifo_axi_full_RVALID(m_axi_fifo_axi_full_RVALID),
    .m_axi_fifo_axi_full_RREADY(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY),
    .m_axi_fifo_axi_full_RDATA(m_axi_fifo_axi_full_RDATA),
    .m_axi_fifo_axi_full_RLAST(m_axi_fifo_axi_full_RLAST),
    .m_axi_fifo_axi_full_RID(m_axi_fifo_axi_full_RID),
    .m_axi_fifo_axi_full_RFIFONUM(m_axi_fifo_axi_full_RFIFONUM),
    .m_axi_fifo_axi_full_RUSER(m_axi_fifo_axi_full_RUSER),
    .m_axi_fifo_axi_full_RRESP(m_axi_fifo_axi_full_RRESP),
    .m_axi_fifo_axi_full_BVALID(1'b0),
    .m_axi_fifo_axi_full_BREADY(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_BREADY),
    .m_axi_fifo_axi_full_BRESP(2'd0),
    .m_axi_fifo_axi_full_BID(1'd0),
    .m_axi_fifo_axi_full_BUSER(1'd0),
    .sext_ln73(trunc_ln73_reg_782),
    .tmp_buf_address0(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0),
    .tmp_buf_ce0(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0),
    .tmp_buf_we0(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0),
    .tmp_buf_d0(grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_d0)
);

mac_logger_rx_fifo_Pipeline_VITIS_LOOP_91_2 grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start),
    .ap_done(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done),
    .ap_idle(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_idle),
    .ap_ready(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_ready),
    .select_ln91(select_ln91_reg_840),
    .tmp_buf_address0(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0),
    .tmp_buf_ce0(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0),
    .tmp_buf_q0(tmp_buf_q0),
    .data_buf_address0(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0),
    .data_buf_ce0(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0),
    .data_buf_we0(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0),
    .data_buf_d0(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0)
);

mac_logger_rx_fifo_Pipeline_rx_macfifo_data grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start),
    .ap_done(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done),
    .ap_idle(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_idle),
    .ap_ready(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_ready),
    .m_axi_fifo_axi_full_AWVALID(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWVALID),
    .m_axi_fifo_axi_full_AWREADY(1'b0),
    .m_axi_fifo_axi_full_AWADDR(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWADDR),
    .m_axi_fifo_axi_full_AWID(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWID),
    .m_axi_fifo_axi_full_AWLEN(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLEN),
    .m_axi_fifo_axi_full_AWSIZE(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWSIZE),
    .m_axi_fifo_axi_full_AWBURST(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWBURST),
    .m_axi_fifo_axi_full_AWLOCK(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLOCK),
    .m_axi_fifo_axi_full_AWCACHE(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWCACHE),
    .m_axi_fifo_axi_full_AWPROT(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWPROT),
    .m_axi_fifo_axi_full_AWQOS(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWQOS),
    .m_axi_fifo_axi_full_AWREGION(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWREGION),
    .m_axi_fifo_axi_full_AWUSER(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWUSER),
    .m_axi_fifo_axi_full_WVALID(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WVALID),
    .m_axi_fifo_axi_full_WREADY(1'b0),
    .m_axi_fifo_axi_full_WDATA(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WDATA),
    .m_axi_fifo_axi_full_WSTRB(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WSTRB),
    .m_axi_fifo_axi_full_WLAST(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WLAST),
    .m_axi_fifo_axi_full_WID(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WID),
    .m_axi_fifo_axi_full_WUSER(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WUSER),
    .m_axi_fifo_axi_full_ARVALID(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID),
    .m_axi_fifo_axi_full_ARREADY(m_axi_fifo_axi_full_ARREADY),
    .m_axi_fifo_axi_full_ARADDR(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR),
    .m_axi_fifo_axi_full_ARID(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID),
    .m_axi_fifo_axi_full_ARLEN(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN),
    .m_axi_fifo_axi_full_ARSIZE(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE),
    .m_axi_fifo_axi_full_ARBURST(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST),
    .m_axi_fifo_axi_full_ARLOCK(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK),
    .m_axi_fifo_axi_full_ARCACHE(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE),
    .m_axi_fifo_axi_full_ARPROT(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT),
    .m_axi_fifo_axi_full_ARQOS(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS),
    .m_axi_fifo_axi_full_ARREGION(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION),
    .m_axi_fifo_axi_full_ARUSER(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER),
    .m_axi_fifo_axi_full_RVALID(m_axi_fifo_axi_full_RVALID),
    .m_axi_fifo_axi_full_RREADY(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY),
    .m_axi_fifo_axi_full_RDATA(m_axi_fifo_axi_full_RDATA),
    .m_axi_fifo_axi_full_RLAST(m_axi_fifo_axi_full_RLAST),
    .m_axi_fifo_axi_full_RID(m_axi_fifo_axi_full_RID),
    .m_axi_fifo_axi_full_RFIFONUM(m_axi_fifo_axi_full_RFIFONUM),
    .m_axi_fifo_axi_full_RUSER(m_axi_fifo_axi_full_RUSER),
    .m_axi_fifo_axi_full_RRESP(m_axi_fifo_axi_full_RRESP),
    .m_axi_fifo_axi_full_BVALID(1'b0),
    .m_axi_fifo_axi_full_BREADY(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_BREADY),
    .m_axi_fifo_axi_full_BRESP(2'd0),
    .m_axi_fifo_axi_full_BID(1'd0),
    .m_axi_fifo_axi_full_BUSER(1'd0),
    .sext_ln73(trunc_ln73_reg_782),
    .sext_ln97(trunc_ln97_reg_845),
    .sext_ln100(add_reg_850),
    .data_buf_address0(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0),
    .data_buf_ce0(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0),
    .data_buf_we0(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0),
    .data_buf_d0(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0)
);

mac_logger_rx_fifo_Pipeline_4 grp_rx_fifo_Pipeline_4_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rx_fifo_Pipeline_4_fu_292_ap_start),
    .ap_done(grp_rx_fifo_Pipeline_4_fu_292_ap_done),
    .ap_idle(grp_rx_fifo_Pipeline_4_fu_292_ap_idle),
    .ap_ready(grp_rx_fifo_Pipeline_4_fu_292_ap_ready),
    .m_axi_fifo_axi_full_AWVALID(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWVALID),
    .m_axi_fifo_axi_full_AWREADY(1'b0),
    .m_axi_fifo_axi_full_AWADDR(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWADDR),
    .m_axi_fifo_axi_full_AWID(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWID),
    .m_axi_fifo_axi_full_AWLEN(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLEN),
    .m_axi_fifo_axi_full_AWSIZE(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWSIZE),
    .m_axi_fifo_axi_full_AWBURST(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWBURST),
    .m_axi_fifo_axi_full_AWLOCK(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLOCK),
    .m_axi_fifo_axi_full_AWCACHE(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWCACHE),
    .m_axi_fifo_axi_full_AWPROT(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWPROT),
    .m_axi_fifo_axi_full_AWQOS(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWQOS),
    .m_axi_fifo_axi_full_AWREGION(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWREGION),
    .m_axi_fifo_axi_full_AWUSER(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWUSER),
    .m_axi_fifo_axi_full_WVALID(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WVALID),
    .m_axi_fifo_axi_full_WREADY(1'b0),
    .m_axi_fifo_axi_full_WDATA(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WDATA),
    .m_axi_fifo_axi_full_WSTRB(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WSTRB),
    .m_axi_fifo_axi_full_WLAST(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WLAST),
    .m_axi_fifo_axi_full_WID(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WID),
    .m_axi_fifo_axi_full_WUSER(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WUSER),
    .m_axi_fifo_axi_full_ARVALID(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID),
    .m_axi_fifo_axi_full_ARREADY(m_axi_fifo_axi_full_ARREADY),
    .m_axi_fifo_axi_full_ARADDR(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR),
    .m_axi_fifo_axi_full_ARID(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID),
    .m_axi_fifo_axi_full_ARLEN(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN),
    .m_axi_fifo_axi_full_ARSIZE(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE),
    .m_axi_fifo_axi_full_ARBURST(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST),
    .m_axi_fifo_axi_full_ARLOCK(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK),
    .m_axi_fifo_axi_full_ARCACHE(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE),
    .m_axi_fifo_axi_full_ARPROT(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT),
    .m_axi_fifo_axi_full_ARQOS(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS),
    .m_axi_fifo_axi_full_ARREGION(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION),
    .m_axi_fifo_axi_full_ARUSER(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER),
    .m_axi_fifo_axi_full_RVALID(m_axi_fifo_axi_full_RVALID),
    .m_axi_fifo_axi_full_RREADY(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY),
    .m_axi_fifo_axi_full_RDATA(m_axi_fifo_axi_full_RDATA),
    .m_axi_fifo_axi_full_RLAST(m_axi_fifo_axi_full_RLAST),
    .m_axi_fifo_axi_full_RID(m_axi_fifo_axi_full_RID),
    .m_axi_fifo_axi_full_RFIFONUM(m_axi_fifo_axi_full_RFIFONUM),
    .m_axi_fifo_axi_full_RUSER(m_axi_fifo_axi_full_RUSER),
    .m_axi_fifo_axi_full_RRESP(m_axi_fifo_axi_full_RRESP),
    .m_axi_fifo_axi_full_BVALID(1'b0),
    .m_axi_fifo_axi_full_BREADY(grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_BREADY),
    .m_axi_fifo_axi_full_BRESP(2'd0),
    .m_axi_fifo_axi_full_BID(1'd0),
    .m_axi_fifo_axi_full_BUSER(1'd0),
    .sext_ln73(trunc_ln73_reg_782),
    .or_ln3(or_ln3_reg_871),
    .data_buf_address0(grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0),
    .data_buf_ce0(grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0),
    .data_buf_we0(grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0),
    .data_buf_d0(grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0),
    .M(M_reg_833)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state32_on_subcall_done) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg <= 1'b1;
        end else if ((grp_rx_fifo_Pipeline_4_fu_292_ap_ready == 1'b1)) begin
            grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg <= 1'b1;
        end else if ((grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_ready == 1'b1)) begin
            grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg <= 1'b1;
        end else if ((grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_ready == 1'b1)) begin
            grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg <= 1'b1;
        end else if ((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_ready == 1'b1)) begin
            grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        M_reg_833 <= M_fu_649_p2;
        WordLength_reg_821 <= WordLength_fu_517_p2;
        icmp_ln80_reg_827 <= icmp_ln80_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_reg_850[0] <= add_fu_693_p3[0];
        tmp_24_reg_856 <= {{add_ln97_2_fu_677_p2[8:4]}};
        trunc_ln97_reg_845 <= {{add_ln97_fu_671_p2[9:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        fifo_axi_full_addr_reg_861 <= sext_ln73_fu_712_p1;
        icmp_ln105_reg_876 <= icmp_ln105_fu_736_p2;
        or_ln3_reg_871[0] <= or_ln3_fu_727_p4[0];
or_ln3_reg_871[8 : 4] <= or_ln3_fu_727_p4[8 : 4];
        zext_ln98_reg_866[3 : 0] <= zext_ln98_fu_721_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        frame_len_bytes_reg_790 <= m_axi_mac_fifo_RDATA;
        trunc_ln54_1_reg_795 <= trunc_ln54_1_fu_476_p1;
        trunc_ln54_2_reg_801 <= trunc_ln54_2_fu_480_p1;
        trunc_ln55_1_reg_811 <= {{m_axi_mac_fifo_RDATA[5:2]}};
        trunc_ln55_reg_806 <= {{m_axi_mac_fifo_RDATA[10:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln53_reg_772 <= icmp_ln53_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        mac_fifo_addr_1_reg_776 <= sext_ln54_fu_349_p1;
        trunc_ln73_reg_782 <= {{empty_150_fu_459_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mac_fifo_addr_read_reg_767 <= m_axi_mac_fifo_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mac_fifo_addr_reg_746 <= sext_ln53_fu_319_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        select_ln91_reg_840 <= select_ln91_fu_655_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if (((m_axi_mac_fifo_ARREADY == 1'b0) | (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done == 1'b0))) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((m_axi_mac_fifo_RVALID == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_fifo_axi_full_ARREADY == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((m_axi_mac_fifo_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state32_on_subcall_done)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_mac_fifo_RVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state32_on_subcall_done) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state32_on_subcall_done) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        data_buf_address0 = data_buf_addr_reg_752;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_buf_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_buf_address0 = 64'd0;
    end else if (((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        data_buf_address0 = grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_buf_address0 = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_buf_address0 = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0;
    end else begin
        data_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        data_buf_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_buf_address1 = data_buf_addr_41_reg_757;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_buf_address1 = 64'd1;
    end else begin
        data_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | ((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        data_buf_ce0 = 1'b1;
    end else if (((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        data_buf_ce0 = grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_buf_ce0 = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_buf_ce0 = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0;
    end else begin
        data_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10) | ((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        data_buf_ce1 = 1'b1;
    end else begin
        data_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        data_buf_d0 = or_ln66_2_fu_399_p5;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        data_buf_d0 = 32'd0;
    end else if (((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        data_buf_d0 = grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_buf_d0 = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_buf_d0 = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0;
    end else begin
        data_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        data_buf_d1 = select_ln80_fu_635_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_buf_d1 = tmp_s_fu_446_p5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_buf_d1 = 32'd0;
    end else begin
        data_buf_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        data_buf_we0 = 1'b1;
    end else if (((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        data_buf_we0 = grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_buf_we0 = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_buf_we0 = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0;
    end else begin
        data_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        data_buf_we1 = 1'b1;
    end else begin
        data_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        fifo_axi_full_blk_n_AR = m_axi_fifo_axi_full_ARREADY;
    end else begin
        fifo_axi_full_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (m_axi_fifo_axi_full_ARREADY == 1'b1))) begin
        m_axi_fifo_axi_full_ARADDR = fifo_axi_full_addr_reg_861;
    end else if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARADDR = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARADDR = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARADDR = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR;
    end else begin
        m_axi_fifo_axi_full_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARBURST = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARBURST = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARBURST = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST;
    end else begin
        m_axi_fifo_axi_full_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARCACHE = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARCACHE = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARCACHE = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE;
    end else begin
        m_axi_fifo_axi_full_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARID = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARID = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARID = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID;
    end else begin
        m_axi_fifo_axi_full_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (m_axi_fifo_axi_full_ARREADY == 1'b1))) begin
        m_axi_fifo_axi_full_ARLEN = zext_ln98_reg_866;
    end else if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARLEN = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARLEN = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARLEN = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN;
    end else begin
        m_axi_fifo_axi_full_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARLOCK = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARLOCK = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARLOCK = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK;
    end else begin
        m_axi_fifo_axi_full_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARPROT = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARPROT = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARPROT = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT;
    end else begin
        m_axi_fifo_axi_full_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARQOS = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARQOS = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARQOS = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS;
    end else begin
        m_axi_fifo_axi_full_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARREGION = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARREGION = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARREGION = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION;
    end else begin
        m_axi_fifo_axi_full_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARSIZE = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARSIZE = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARSIZE = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE;
    end else begin
        m_axi_fifo_axi_full_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARUSER = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARUSER = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARUSER = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER;
    end else begin
        m_axi_fifo_axi_full_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (m_axi_fifo_axi_full_ARREADY == 1'b1))) begin
        m_axi_fifo_axi_full_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_ARVALID = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_ARVALID = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_ARVALID = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID;
    end else begin
        m_axi_fifo_axi_full_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        m_axi_fifo_axi_full_RREADY = grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_fifo_axi_full_RREADY = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_fifo_axi_full_RREADY = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY;
    end else begin
        m_axi_fifo_axi_full_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_mac_fifo_ARREADY == 1'b0) | (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_mac_fifo_ARADDR = mac_fifo_addr_1_reg_776;
    end else if (((m_axi_mac_fifo_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_mac_fifo_ARADDR = mac_fifo_addr_reg_746;
    end else begin
        m_axi_mac_fifo_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((~((m_axi_mac_fifo_ARREADY == 1'b0) | (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | ((m_axi_mac_fifo_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_mac_fifo_ARVALID = 1'b1;
    end else begin
        m_axi_mac_fifo_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        m_axi_mac_fifo_RREADY = 1'b1;
    end else begin
        m_axi_mac_fifo_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        mac_fifo_blk_n_AR = m_axi_mac_fifo_ARREADY;
    end else begin
        mac_fifo_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state9))) begin
        mac_fifo_blk_n_R = m_axi_mac_fifo_RVALID;
    end else begin
        mac_fifo_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_buf_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_buf_address0 = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_buf_address0 = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0;
    end else begin
        tmp_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_buf_ce0 = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_buf_ce0 = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0;
    end else begin
        tmp_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_buf_we0 = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0;
    end else begin
        tmp_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_mac_fifo_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln53_fu_329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((m_axi_mac_fifo_ARREADY == 1'b0) | (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((m_axi_mac_fifo_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done == 1'b1) & (icmp_ln105_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done == 1'b1) & (icmp_ln105_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (m_axi_fifo_axi_full_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b0 == ap_block_state32_on_subcall_done) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_fu_649_p2 = ($signed(add_ln97_1_fu_644_p2) + $signed(4'd12));

assign WordLength_cast_cast_fu_663_p1 = WordLength_reg_821;

assign WordLength_fu_517_p2 = (trunc_ln55_reg_806 + zext_ln55_fu_509_p1);

assign add_fu_693_p3 = {{1'd1}, {offset_fu_666_p2}};

assign add_ln53_fu_303_p2 = (fifo_axi_lite + 64'd28);

assign add_ln54_fu_334_p2 = (fifo_axi_lite + 64'd36);

assign add_ln83_fu_566_p2 = ($signed(zext_ln83_fu_562_p1) + $signed(21'd2071552));

assign add_ln84_fu_576_p2 = ($signed(trunc_ln54_1_reg_795) + $signed(16'd65532));

assign add_ln97_1_fu_644_p2 = (trunc_ln55_1_reg_811 + zext_ln55_1_fu_513_p1);

assign add_ln97_2_fu_677_p2 = ($signed(WordLength_reg_821) + $signed(9'd508));

assign add_ln97_fu_671_p2 = ($signed(WordLength_cast_cast_fu_663_p1) + $signed(10'd1020));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state32_on_subcall_done = ((ap_predicate_op146_call_state32 == 1'b1) & (grp_rx_fifo_Pipeline_4_fu_292_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op146_call_state32 = ((icmp_ln105_reg_876 == 1'd0) & (icmp_ln53_reg_772 == 1'd0));
end

assign data_buf_addr_41_reg_757 = 64'd1;

assign data_buf_addr_reg_752 = 64'd0;

assign empty_150_fu_459_p2 = (fifo_axi_full1 + 64'd4096);

assign empty_151_fu_522_p1 = tmp_buf_q0[15:0];

assign empty_fu_412_p1 = timestamp[7:0];

assign grp_rx_fifo_Pipeline_4_fu_292_ap_start = grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg;

assign grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start = grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg;

assign grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start = grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg;

assign grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start = grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg;

assign icmp_ln105_fu_736_p2 = ((M_reg_833 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_329_p2 = ((mac_fifo_addr_read_reg_767 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_504_p2 = ((trunc_ln54_2_reg_801 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_526_p2 = ((empty_151_fu_522_p1 == 16'd34952) ? 1'b1 : 1'b0);

assign m_axi_fifo_axi_full_AWADDR = 64'd0;

assign m_axi_fifo_axi_full_AWBURST = 2'd0;

assign m_axi_fifo_axi_full_AWCACHE = 4'd0;

assign m_axi_fifo_axi_full_AWID = 1'd0;

assign m_axi_fifo_axi_full_AWLEN = 32'd0;

assign m_axi_fifo_axi_full_AWLOCK = 2'd0;

assign m_axi_fifo_axi_full_AWPROT = 3'd0;

assign m_axi_fifo_axi_full_AWQOS = 4'd0;

assign m_axi_fifo_axi_full_AWREGION = 4'd0;

assign m_axi_fifo_axi_full_AWSIZE = 3'd0;

assign m_axi_fifo_axi_full_AWUSER = 1'd0;

assign m_axi_fifo_axi_full_AWVALID = 1'b0;

assign m_axi_fifo_axi_full_BREADY = 1'b0;

assign m_axi_fifo_axi_full_WDATA = 32'd0;

assign m_axi_fifo_axi_full_WID = 1'd0;

assign m_axi_fifo_axi_full_WLAST = 1'b0;

assign m_axi_fifo_axi_full_WSTRB = 4'd0;

assign m_axi_fifo_axi_full_WUSER = 1'd0;

assign m_axi_fifo_axi_full_WVALID = 1'b0;

assign m_axi_mac_fifo_ARBURST = 2'd0;

assign m_axi_mac_fifo_ARCACHE = 4'd0;

assign m_axi_mac_fifo_ARID = 1'd0;

assign m_axi_mac_fifo_ARLEN = 32'd1;

assign m_axi_mac_fifo_ARLOCK = 2'd0;

assign m_axi_mac_fifo_ARPROT = 3'd0;

assign m_axi_mac_fifo_ARQOS = 4'd0;

assign m_axi_mac_fifo_ARREGION = 4'd0;

assign m_axi_mac_fifo_ARSIZE = 3'd0;

assign m_axi_mac_fifo_ARUSER = 1'd0;

assign m_axi_mac_fifo_AWADDR = 64'd0;

assign m_axi_mac_fifo_AWBURST = 2'd0;

assign m_axi_mac_fifo_AWCACHE = 4'd0;

assign m_axi_mac_fifo_AWID = 1'd0;

assign m_axi_mac_fifo_AWLEN = 32'd0;

assign m_axi_mac_fifo_AWLOCK = 2'd0;

assign m_axi_mac_fifo_AWPROT = 3'd0;

assign m_axi_mac_fifo_AWQOS = 4'd0;

assign m_axi_mac_fifo_AWREGION = 4'd0;

assign m_axi_mac_fifo_AWSIZE = 3'd0;

assign m_axi_mac_fifo_AWUSER = 1'd0;

assign m_axi_mac_fifo_AWVALID = 1'b0;

assign m_axi_mac_fifo_BREADY = 1'b0;

assign m_axi_mac_fifo_WDATA = 32'd0;

assign m_axi_mac_fifo_WID = 1'd0;

assign m_axi_mac_fifo_WLAST = 1'b0;

assign m_axi_mac_fifo_WSTRB = 4'd0;

assign m_axi_mac_fifo_WUSER = 1'd0;

assign m_axi_mac_fifo_WVALID = 1'b0;

assign offset_fu_666_p2 = (icmp_ln80_reg_827 ^ 1'd1);

assign or_ln1_fu_595_p4 = {{{trunc_ln84_fu_591_p1}, {tmp_23_fu_581_p4}}, {16'd0}};

assign or_ln2_fu_620_p4 = {{{trunc_ln88_fu_617_p1}, {trunc_ln54_1_reg_795}}, {8'd0}};

assign or_ln3_fu_727_p4 = {{{tmp_24_reg_856}, {1'd0}}, {sext_ln100_fu_724_p1}};

assign or_ln66_2_fu_399_p5 = {{{{tmp_17_fu_359_p4}, {tmp_18_fu_369_p4}}, {tmp_19_fu_379_p4}}, {tmp_20_fu_389_p4}};

assign or_ln84_1_fu_611_p2 = (or_ln84_fu_605_p2 | 32'd1);

assign or_ln84_fu_605_p2 = (sext_ln84_fu_572_p1 | or_ln1_fu_595_p4);

assign or_ln88_fu_629_p2 = (or_ln2_fu_620_p4 | 32'd65281);

assign or_ln_fu_552_p4 = {{{tmp_22_fu_542_p4}, {tmp_21_fu_532_p4}}, {8'd0}};

assign select_ln80_fu_635_p3 = ((icmp_ln80_fu_526_p2[0:0] == 1'b1) ? or_ln84_1_fu_611_p2 : or_ln88_fu_629_p2);

assign select_ln91_fu_655_p3 = ((icmp_ln80_reg_827[0:0] == 1'b1) ? 3'd3 : 3'd4);

assign sext_ln100_fu_724_p1 = $signed(add_reg_850);

assign sext_ln53_fu_319_p1 = $signed(trunc_ln53_fu_309_p4);

assign sext_ln54_fu_349_p1 = $signed(trunc_ln54_fu_339_p4);

assign sext_ln73_fu_712_p1 = $signed(trunc_ln73_reg_782);

assign sext_ln84_fu_572_p1 = $signed(add_ln83_fu_566_p2);

assign tmp_17_fu_359_p4 = {{timestamp[39:32]}};

assign tmp_18_fu_369_p4 = {{timestamp[47:40]}};

assign tmp_19_fu_379_p4 = {{timestamp[55:48]}};

assign tmp_20_fu_389_p4 = {{timestamp[63:56]}};

assign tmp_21_fu_532_p4 = {{tmp_buf_q0[31:24]}};

assign tmp_22_fu_542_p4 = {{tmp_buf_q0[19:16]}};

assign tmp_23_fu_581_p4 = {{add_ln84_fu_576_p2[15:8]}};

assign tmp_s_fu_446_p5 = {{{{empty_fu_412_p1}, {trunc_1_fu_426_p4}}, {trunc_2_fu_436_p4}}, {trunc_3_fu_416_p4}};

assign trunc_1_fu_426_p4 = {{timestamp[15:8]}};

assign trunc_2_fu_436_p4 = {{timestamp[23:16]}};

assign trunc_3_fu_416_p4 = {{timestamp[31:24]}};

assign trunc_ln53_fu_309_p4 = {{add_ln53_fu_303_p2[63:2]}};

assign trunc_ln54_1_fu_476_p1 = m_axi_mac_fifo_RDATA[15:0];

assign trunc_ln54_2_fu_480_p1 = m_axi_mac_fifo_RDATA[1:0];

assign trunc_ln54_fu_339_p4 = {{add_ln54_fu_334_p2[63:2]}};

assign trunc_ln84_fu_591_p1 = add_ln84_fu_576_p2[7:0];

assign trunc_ln88_fu_617_p1 = frame_len_bytes_reg_790[7:0];

assign zext_ln55_1_fu_513_p1 = icmp_ln55_fu_504_p2;

assign zext_ln55_fu_509_p1 = icmp_ln55_fu_504_p2;

assign zext_ln83_fu_562_p1 = or_ln_fu_552_p4;

assign zext_ln98_fu_721_p1 = M_reg_833;

always @ (posedge ap_clk) begin
    add_reg_850[1] <= 1'b1;
    zext_ln98_reg_866[31:4] <= 28'b0000000000000000000000000000;
    or_ln3_reg_871[3:1] <= 3'b011;
end

endmodule //mac_logger_rx_fifo
