{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748321987364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748321987365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 00:59:47 2025 " "Processing started: Tue May 27 00:59:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748321987365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748321987365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748321987365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748321987627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748321987627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NeuralNetwork " "Found entity 1: NeuralNetwork" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748321992841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748321992841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NeuralNetwork " "Elaborating entity \"NeuralNetwork\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748321992880 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 NeuralNetwork.sv(8) " "Output port \"HEX5\" at NeuralNetwork.sv(8) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 NeuralNetwork.sv(9) " "Output port \"HEX4\" at NeuralNetwork.sv(9) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 NeuralNetwork.sv(10) " "Output port \"HEX3\" at NeuralNetwork.sv(10) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 NeuralNetwork.sv(11) " "Output port \"HEX2\" at NeuralNetwork.sv(11) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 NeuralNetwork.sv(12) " "Output port \"HEX1\" at NeuralNetwork.sv(12) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 NeuralNetwork.sv(13) " "Output port \"HEX0\" at NeuralNetwork.sv(13) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] NeuralNetwork.sv(15) " "Output port \"LEDR\[8\]\" at NeuralNetwork.sv(15) has no driver" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748321992882 "|NeuralNetwork"}
{ "Warning" "WSGN_SEARCH_FILE" "neuron.sv 1 1 " "Using design file neuron.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748321992902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1748321992902 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.sv(21) " "Verilog HDL Parameter Declaration warning at neuron.sv(21): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/neuron.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748321992902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:Neuron " "Elaborating entity \"neuron\" for hierarchy \"neuron:Neuron\"" {  } { { "NeuralNetwork.sv" "Neuron" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748321992903 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$sformatf neuron.sv(22) " "Verilog HDL Unsupported Feature error at neuron.sv(22): system function \"\$sformatf\" is not supported for synthesis" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/neuron.sv" 22 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1748321992903 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$sformatf neuron.sv(23) " "Verilog HDL Unsupported Feature error at neuron.sv(23): system function \"\$sformatf\" is not supported for synthesis" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/neuron.sv" 23 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1748321992903 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "neuron:Neuron " "Can't elaborate user hierarchy \"neuron:Neuron\"" {  } { { "NeuralNetwork.sv" "Neuron" { Text "C:/Projects/Neural Network on FPGA/NeuralNetwork_Quartus/NeuralNetwork.sv" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748321992904 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748321992972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 27 00:59:52 2025 " "Processing ended: Tue May 27 00:59:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748321992972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748321992972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748321992972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748321992972 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748321993555 ""}
