/*
 * Copyright (C) 2013, 2015 - 2018 by Uwe Bonnes
 *                              <bon@elektron.ikp.physik.tu-darmstadt.de>
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holders nor the names of
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
 * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * For additional information see http://www.ethernut.de/
 */

#include <stdint.h>
#include <cfg/arch.h>
#include <arch/cm3.h>
#include <arch/cm3/stm/stm32xxxx.h>

#if !defined(RCC_AHBENR_GPIOFEN)
#define RCC_AHBENR_GPIOFEN 0
#endif
#if !defined(RCC_AHBENR_GPIOGEN)
#define RCC_AHBENR_GPIOGEN 0
#endif
#if !defined(RCC_AHBENR_GPIOHEN)
#define RCC_AHBENR_GPIOHEN 0
#endif

#if !defined(RCC_AHB1ENR_GPIOFEN)
#define RCC_AHB1ENR_GPIOFEN 0
#endif
#if !defined(RCC_AHB1ENR_GPIOGEN)
#define RCC_AHB1ENR_GPIOGEN 0
#endif
#if !defined(RCC_AHB1ENR_GPIOHEN)
#define RCC_AHB1ENR_GPIOHEN 0
#endif
#if !defined(RCC_AHB1ENR_GPIOIEN)
#define RCC_AHB1ENR_GPIOIEN 0
#endif
#if !defined(RCC_AHB1ENR_GPIOJEN)
#define RCC_AHB1ENR_GPIOJEN 0
#endif
#if !defined(RCC_AHB1ENR_GPIOKEN)
#define RCC_AHB1ENR_GPIOKEN 0
#endif

#if defined(MCU_STM32F1) || defined(MCU_STM32L0) || defined(MCU_STM32L4) || !defined(STM32_GPIO_ANALOG_MODE)
/*  F1, L0 and L4 have  analog mode as reset state.*/
#define GpioSetAnalogDefault()
#else
/*!
 * \brief Set (nearly) all pins to analog mode
 *
 * \para None
 *
 */
static void GpioSetAnalogDefault(void)
{
    uint32_t ahbxenr_value;
    volatile uint32_t *ahbxenr;
#if defined(RCC_AHBENR_GPIOAEN)
    ahbxenr = &RCC->AHBENR;
    ahbxenr_value =  *ahbxenr;
    *ahbxenr = ahbxenr_value |
        RCC_AHBENR_GPIOAEN |  RCC_AHBENR_GPIOBEN |  RCC_AHBENR_GPIOCEN |
        RCC_AHBENR_GPIODEN |  RCC_AHBENR_GPIOEEN |  RCC_AHBENR_GPIOFEN |
        RCC_AHBENR_GPIOGEN |  RCC_AHBENR_GPIOHEN;
#else
    ahbxenr = &RCC->AHB1ENR;
    ahbxenr_value =  *ahbxenr;
    *ahbxenr = ahbxenr_value |
        RCC_AHB1ENR_GPIOAEN |  RCC_AHB1ENR_GPIOBEN |  RCC_AHB1ENR_GPIOCEN |
        RCC_AHB1ENR_GPIODEN |  RCC_AHB1ENR_GPIOEEN |  RCC_AHB1ENR_GPIOFEN |
        RCC_AHB1ENR_GPIOGEN |  RCC_AHB1ENR_GPIOHEN |  RCC_AHB1ENR_GPIOIEN |
        RCC_AHB1ENR_GPIOJEN |  RCC_AHB1ENR_GPIOKEN;
#endif

/* Only SWD on F0/L0 */
#if defined(MCU_STM32F0)
    GPIOA->MODER |= 0xc3ffffff;
    GPIOB->MODER |= 0xffffffff;
#else
    GPIOA->MODER |= 0x03ffffff;
    GPIOB->MODER |= 0xfffffc3f;
#endif
    GPIOC->MODER |= 0xffffffff;
    GPIOD->MODER |= 0xffffffff;
    GPIOE->MODER |= 0xffffffff;
#if defined(GPIOF_BASE)
    GPIOF->MODER |= 0xffffffff;
#endif
#if defined(GPIOG_BASE)
    GPIOG->MODER |= 0xffffffff;
#endif
#if defined(GPIOH_BASE)
    GPIOH->MODER |= 0xffffffff;
#endif
#if defined(GPIOI_BASE)
    GPIOI->MODER |= 0xffffffff;
#endif
#if defined(GPIOJ_BASE)
    GPIOJ->MODER |= 0xffffffff;
#endif
#if defined(GPIOK_BASE)
    GPIOK->MODER |= 0xffffffff;
#endif

    *ahbxenr = ahbxenr_value;
}
#endif

#if defined(MCU_STM32L4)
# define RCC_CR_RESET_VALUE (RCC_CR_MSION | (6 * RCC_CR_MSIRANGE_1))
#elif defined(RCC_CR_MSION)
# define RCC_CR_RESET_VALUE RCC_CR_MSION
#else
# if !defined(RCC_CR_HSITRIM_4)
#  define RCC_CR_RESET_VALUE (RCC_CR_HSION | 0x80)
# else
#  define RCC_CR_RESET_VALUE (RCC_CR_HSION | RCC_CR_HSITRIM_4)
# endif
#endif

//*****************************************************************************
// Flash Configuration block : 16-byte flash configuration field that stores
// default protection settings (loaded on reset) and security information that
// allows the MCU to restrict access to the Flash Memory module.
// Placed at address 0x400 by the linker script.
//*****************************************************************************
__attribute__ ((used,section(".FlashConfig"))) const struct {
    unsigned int word1;
    unsigned int word2;
    unsigned int word3;
    unsigned int word4;
} Flash_Config = {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFE};

/** @addtogroup STM32_System_Defines
  * @{
  */

/**
 * Initialize the system
 *
 * @param  none
 * @return none
 *
 * @brief  Setup the microcontroller system.
 *         Switch back to default clock state.
 *
 *         We write the default reset values to the appropriated registers.
 *         Some bits can only be written in certain constellation, so we write
 *         multiple time, as previous writes prepare these constellations.
 *         We keep eventual CIR IRQ pendings flags hanging...
 */
void SystemInit (void)
{
    RCC_TypeDef *rcc = (RCC_TypeDef *) RCC_BASE;

    /* Reset system control register.
     * Bootloader might have set exotic modes.
     */
    SCB->SCR = 0;
    /* Disable DMA block, as bootloader might have initialized it.
       New DMA code needs DMA unclocked on entry!*/
#if defined(RCC_AHBENR_DMA1EN)
    RCC->AHBENR &= ~RCC_AHBENR_DMA1EN;
#endif
#if defined(RCC_AHBENR_DMA2EN)
    RCC->AHBENR &= ~RCC_AHBENR_DMA2EN;
#endif
#if defined(RCC_AHB1ENR_DMA1EN)
    RCC->AHB1ENR &= ~RCC_AHB1ENR_DMA1EN;
#endif
#if defined(RCC_AHB1ENR_DMA2EN)
    RCC->AHB1ENR &= ~RCC_AHB1ENR_DMA2EN;
#endif

#if defined(RCC_APB1ENR_PWREN)
   /* During setup, PWR is needed in multiple places.
     * Unconditionally enable it here.
     * If current consumption of PWR is a concern, application
     * should disable PWR after setup on it's own risk.
     */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
#endif
    /* Global enable AFIO/SYSCFG clock, as these clock might
     * be used at several places.
     * If current consumption of AFIO/SYSCFG is a concern,
     * application should disable PWR after setup on it's own risk.
     */
#if defined(MCU_STM32F4) && defined(HW_CCM_STM32)
    /* Fixme: Find a way to evaluate linker variable _ccm_used! */
    RCC->AHB1ENR |= RCC_AHB1ENR_CCMDATARAMEN;
#endif
#if defined(RCC_APB2ENR_AFIOEN)
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
#elif defined(RCC_APB4ENR_SYSCFGEN)
    RCC->APB4ENR |= RCC_APB4ENR_SYSCFGEN;
#else
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
#endif
    GpioSetAnalogDefault();
#if defined(PWR_CR2_IOSV) && !defined(STM32_VDDIO2_ISOLATION_USER)
    PWR->CR2 |= PWR_CR2_IOSV;
#endif
#if defined(PWR_CSR_BRE) && !defined(BACKUP_REGULATOR_OFF)
    PWR_CR |= PWR_CR_DBP;
    PWR->CSR |= PWR_CSR_BRE;
    while( PWR_CSR_BRR != (PWR->CSR & PWR_CSR_BRR));
#endif
#if defined(RCC_AHB1ENR_BKPSRAMEN) &&  !defined(BACKUP_SRAM_OFF)
    RCC->AHB1ENR |= RCC_AHB1ENR_BKPSRAMEN;
#endif
    PWR_CR &= ~PWR_CR_DBP;
    /* FPU settings ---------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    /* set CP10 and CP11 Full Access */
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); 
#endif
    /* Disable clock related interrupts*/
#if defined(RCC_CICR_LSIRDYC)
    rcc->CICR = 0x1ff;
#else
    rcc->CIR = 0;
#endif
    /* Switch on HSI Clock */
    rcc->CR = RCC_CR_RESET_VALUE;
    rcc->CFGR = 0;
    /* Now HSEON, CSSON and PLLON should reset*/
    rcc->CR   = RCC_CR_RESET_VALUE;
#if defined(RCC_PLLCFGR_PLLM)
    /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
    rcc->PLLCFGR = 0;
#endif
    /* Now HSEBYP should reset*/
    rcc->CR = RCC_CR_RESET_VALUE;
#if defined(RCC_CFGR_PLLSRC)
    /* Reset PLL bits*/
    rcc->CFGR = 0;
#endif
#if defined(RCC_CFGR2_PREDIV1)
    rcc->CFGR2 = 0;
#endif
#if defined(RCC_CFGR3_USART1SW1)
    rcc->CFGR3 = 0;
#endif
/* Seperate USB and CAN interrupts on F3 */
#if defined(STM32F3_USB_REMAP) && defined(SYSCFG_CFGR1_USB_IT_RMP)
    SYSCFG->CFGR1 |= SYSCFG_CFGR1_USB_IT_RMP;
#endif
#if defined(MCU_STM32H7)
    /* Change  the switch matrix read issuing capability to 1 for
     *the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x000000001;
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN);
#endif
}

/**
 * @}
 */
