Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  1 03:45:25 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  9213 |     0 |          0 |    162720 |  5.66 |
|   LUT as Logic             |  9146 |     0 |          0 |    162720 |  5.62 |
|   LUT as Memory            |    67 |     0 |          0 |     99840 |  0.07 |
|     LUT as Distributed RAM |    24 |     0 |            |           |       |
|     LUT as Shift Register  |    43 |     0 |            |           |       |
| CLB Registers              | 13587 |     0 |          0 |    325440 |  4.17 |
|   Register as Flip Flop    | 13587 |     0 |          0 |    325440 |  4.17 |
|   Register as Latch        |     0 |     0 |          0 |    325440 |  0.00 |
| CARRY8                     |   198 |     0 |          0 |     27120 |  0.73 |
| F7 Muxes                   |     0 |     0 |          0 |    108480 |  0.00 |
| F8 Muxes                   |     0 |     0 |          0 |     54240 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 11    |          Yes |           - |          Set |
| 12693 |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 871   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  1980 |     0 |          0 |     27120 |  7.30 |
|   CLBL                                     |  1170 |     0 |            |           |       |
|   CLBM                                     |   810 |     0 |            |           |       |
| LUT as Logic                               |  9146 |     0 |          0 |    162720 |  5.62 |
|   using O5 output only                     |    38 |       |            |           |       |
|   using O6 output only                     |  8556 |       |            |           |       |
|   using O5 and O6                          |   552 |       |            |           |       |
| LUT as Memory                              |    67 |     0 |          0 |     99840 |  0.07 |
|   LUT as Distributed RAM                   |    24 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    24 |       |            |           |       |
|   LUT as Shift Register                    |    43 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    43 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 13587 |     0 |          0 |    325440 |  4.17 |
|   Register driven from within the CLB      |  6977 |       |            |           |       |
|   Register driven from outside the CLB     |  6610 |       |            |           |       |
|     LUT in front of the register is unused |  5135 |       |            |           |       |
|     LUT in front of the register is used   |  1475 |       |            |           |       |
| Unique Control Sets                        |    90 |       |          0 |     54240 |  0.17 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    7 |     0 |          0 |       360 |  1.94 |
|   RAMB36/FIFO*    |    7 |     0 |          0 |       360 |  1.94 |
|     RAMB36E2 only |    7 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       720 |  0.00 |
| URAM              |    0 |     0 |          0 |        48 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   39 |     0 |          0 |      1368 |  2.85 |
|   DSP48E2 only |   39 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   33 |    33 |          0 |       256 | 12.89 |
| HPIOB_M          |   15 |    15 |          0 |        96 | 15.63 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    6 |       |            |           |       |
| HPIOB_S          |   14 |    14 |          0 |        96 | 14.58 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    9 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    4 |     4 |          0 |        16 | 25.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    3 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       256 |  1.56 |
|   BUFGCE             |    4 |     0 |          0 |       112 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| CMACE4    |    0 |     0 |          0 |         1 |  0.00 |
| PCIE40E4  |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDCE       | 12693 |            Register |
| LUT2       |  4328 |                 CLB |
| LUT6       |  2478 |                 CLB |
| LUT5       |  1588 |                 CLB |
| FDRE       |   871 |            Register |
| LUT3       |   756 |                 CLB |
| LUT4       |   490 |                 CLB |
| CARRY8     |   198 |                 CLB |
| LUT1       |    58 |                 CLB |
| SRL16E     |    43 |                 CLB |
| DSP48E2    |    39 |          Arithmetic |
| RAMD32     |    36 |                 CLB |
| IBUFCTRL   |    23 |              Others |
| INBUF      |    22 |                 I/O |
| OBUFT      |    18 |                 I/O |
| RAMS32     |    12 |                 CLB |
| FDSE       |    12 |            Register |
| FDPE       |    11 |            Register |
| OBUF       |     9 |                 I/O |
| RAMB36E2   |     7 |            BLOCKRAM |
| BUFGCE     |     4 |               Clock |
| MMCME4_ADV |     1 |               Clock |
| DIFFINBUF  |     1 |                 I/O |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| dsp_macro_add_22b    |    4 |
| sqrt_cordic          |    2 |
| dsp_macro_simd       |    2 |
| sys_clk_mmcm         |    1 |
| output_buffer_ram    |    1 |
| input_pixel_hold_ram |    1 |
| input_data_fifo      |    1 |
+----------------------+------+


