{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:20:00 2013 " "Info: Processing started: Tue May 07 01:20:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "flipCLdet_c\|combout " "Warning: Node \"flipCLdet_c\|combout\" is a latch" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 549 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "short_jumping\|combout " "Warning: Node \"short_jumping\|combout\" is a latch" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 283 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iep1 " "Info: Entity dcfifo_iep1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_TV.sdc " "Info: Reading SDC File: 'DE2_TV.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "flipCLctrl~0\|combout " "Warning: Node \"flipCLctrl~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "flipCLctrl~0\|datab " "Warning: Node \"flipCLctrl~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 546 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Warning: Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "new_frame " "Warning: Node: new_frame was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|H_Cont\[0\] " "Warning: Node: VGA_Ctrl:u9\|H_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_COMB_LOOP" "Rule A101: Design should not contain combinational loops 1 " "Critical Warning: (Critical) Rule A101: Design should not contain combinational loops. Found 1 combinational loop(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " flipCLctrl~0 " "Critical Warning: Node  \"flipCLctrl~0\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 10695 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(Critical) %1!s!. Found %2!d! combinational loop(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_REG_LOOP" "Rule A102: Register output should not drive its own control signal directly or through combinational logic 1 " "Critical Warning: (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 1 combinational loops related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " jump_flag_ctrl~1 " "Critical Warning: Node  \"jump_flag_ctrl~1\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 8094 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(Critical) %1!s!. Found %2!d! combinational loops related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 2 " "Critical Warning: (High) Rule A108: Design should not contain latches. Found 2 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " flipCLdet_c " "Critical Warning: Node  \"flipCLdet_c\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 549 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 2721 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " short_jumping " "Critical Warning: Node  \"short_jumping\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 2915 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "Critical Warning: (High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TD_CLK " "Critical Warning: Node  \"TD_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 619 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 1 " "Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " jump_flag_ctrl~1 " "Critical Warning: Node  \"jump_flag_ctrl~1\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 8094 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 1 " "Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " jump_flag_ctrl " "Critical Warning: Node  \"jump_flag_ctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 2339 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 1 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset_Delay:u3\|oRST_2 " "Critical Warning: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1820 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Warning: Node  \"I2C_AV_Config:u1\|mI2C_CTRL_CLK\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1913 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " VGA_Ctrl:u9\|oVGA_HS " "Warning: Node  \"VGA_Ctrl:u9\|oVGA_HS\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/fpganes/cam_to_vga/VGA_Ctrl.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 931 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 3 " "Warning: (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " OSC_27 " "Warning: Node  \"OSC_27\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 543 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " VGA_Ctrl:u9\|oVGA_HS " "Warning: Node  \"VGA_Ctrl:u9\|oVGA_HS\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/fpganes/cam_to_vga/VGA_Ctrl.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 931 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " new_frame " "Warning: Node  \"new_frame\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 941 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 2905 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Warning: Node  \"KEY\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 201 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Reset_Delay:u3\|oRST_2 " "Warning: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1820 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " TD_Detect:u2\|TD_Stable " "Warning: Node  \"TD_Detect:u2\|TD_Stable\"" {  } { { "TD_Detect.v" "" { Text "C:/fpganes/cam_to_vga/TD_Detect.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1833 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " Reset_Delay:u3\|oRST_1 " "Warning: Node  \"Reset_Delay:u3\|oRST_1\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1822 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 20 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 20 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " OSC_50~clkctrl " "Info: Node  \"OSC_50~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14606 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 201 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl " "Info: Node  \"I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14605 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[4\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[4\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1894 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[5\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[5\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1893 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[3\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[3\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1895 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[1\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[1\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1897 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[0\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[0\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1898 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[2\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[2\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1896 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_2~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14609 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2 " "Info: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1820 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " OSC_27~clkctrl " "Info: Node  \"OSC_27~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14610 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VGA_Ctrl:u9\|oRequest~0 " "Info: Node  \"VGA_Ctrl:u9\|oRequest~0\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/fpganes/cam_to_vga/VGA_Ctrl.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 7816 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 10892 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " goomba_color~3 " "Info: Node  \"goomba_color~3\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 861 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 4848 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_0~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_0~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14603 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14612 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TD_CLK " "Info: Node  \"TD_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 619 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_1~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_1~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14616 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " always4~10 " "Info: Node  \"always4~10\"" {  } { { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 7813 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " OSC_27~clkctrl " "Info: Node  \"OSC_27~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14610 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VGA_Ctrl:u9\|oRequest~0 " "Info: Node  \"VGA_Ctrl:u9\|oRequest~0\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/fpganes/cam_to_vga/VGA_Ctrl.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 7816 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14612 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_0~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_0~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14603 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TD_CLK " "Info: Node  \"TD_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 619 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_2~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14609 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 10892 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 201 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2 " "Info: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1820 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " OSC_50~clkctrl " "Info: Node  \"OSC_50~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14606 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_1~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_1~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/fpganes/cam_to_vga/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14616 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " always4~10 " "Info: Node  \"always4~10\"" {  } { { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 7813 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl " "Info: Node  \"I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14605 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[1\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[1\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1897 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[2\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[2\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1896 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[0\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[0\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1898 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[3\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[3\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1895 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[4\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[4\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1894 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2C_AV_Config:u1\|LUT_INDEX\[5\] " "Info: Node  \"I2C_AV_Config:u1\|LUT_INDEX\[5\]\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/fpganes/cam_to_vga/I2C_AV_Config.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1893 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " goomba_color~3 " "Info: Node  \"goomba_color~3\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 861 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 4848 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VGA_Ctrl:u9\|oRequest~3 " "Info: Node  \"VGA_Ctrl:u9\|oRequest~3\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/fpganes/cam_to_vga/VGA_Ctrl.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 10814 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " DPDT_SW\[9\] " "Info: Node  \"DPDT_SW\[9\]\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 214 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " jump_flag_ctrl~1 " "Info: Node  \"jump_flag_ctrl~1\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 8094 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal4~10 " "Info: Node  \"Equal4~10\"" {  } { { "DE2_TV.v" "" { Text "C:/fpganes/cam_to_vga/DE2_TV.v" 322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 9152 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|control_interface:control1\|INIT_REQ " "Info: Node  \"Sdram_Control_4Port:u6\|control_interface:control1\|INIT_REQ\"" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/fpganes/cam_to_vga/Sdram_Control_4Port/control_interface.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1465 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TD_Detect:u2\|TD_Stable~clkctrl " "Info: Node  \"TD_Detect:u2\|TD_Stable~clkctrl\"" {  } { { "TD_Detect.v" "" { Text "C:/fpganes/cam_to_vga/TD_Detect.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 14611 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " buffer11:delayer_g\|altshift_taps:line5_rtl_0\|shift_taps_54q:auto_generated\|cntr_epf:cntr1\|safe_q\[3\] " "Info: Node  \"buffer11:delayer_g\|altshift_taps:line5_rtl_0\|shift_taps_54q:auto_generated\|cntr_epf:cntr1\|safe_q\[3\]\"" {  } { { "db/cntr_epf.tdf" "" { Text "C:/fpganes/cam_to_vga/db/cntr_epf.tdf" 98 8 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 4681 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|mWR " "Info: Node  \"Sdram_Control_4Port:u6\|mWR\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/fpganes/cam_to_vga/Sdram_Control_4Port/Sdram_Control_4Port.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 1648 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " buffer11:delayer_g\|altshift_taps:line5_rtl_0\|shift_taps_54q:auto_generated\|cntr_epf:cntr1\|safe_q\[9\] " "Info: Node  \"buffer11:delayer_g\|altshift_taps:line5_rtl_0\|shift_taps_54q:auto_generated\|cntr_epf:cntr1\|safe_q\[9\]\"" {  } { { "db/cntr_epf.tdf" "" { Text "C:/fpganes/cam_to_vga/db/cntr_epf.tdf" 98 8 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 4669 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " buffer11:delayer_g\|altshift_taps:line5_rtl_0\|shift_taps_54q:auto_generated\|cntr_epf:cntr1\|safe_q\[1\] " "Info: Node  \"buffer11:delayer_g\|altshift_taps:line5_rtl_0\|shift_taps_54q:auto_generated\|cntr_epf:cntr1\|safe_q\[1\]\"" {  } { { "db/cntr_epf.tdf" "" { Text "C:/fpganes/cam_to_vga/db/cntr_epf.tdf" 98 8 0 } } { "temporary_test_loc" "" { Generic "C:/fpganes/cam_to_vga/" { { 0 { 0 ""} 0 4685 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "70 17 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 70 information messages and 17 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 39 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:20:04 2013 " "Info: Processing ended: Tue May 07 01:20:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
