ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 14, 2022 at 05:38:17 CST
ncverilog
	Lab3_TeamX_Round_Robin_FIFO_Arbiter_t.v
	Lab3_TeamX_Round_Robin_FIFO_Arbiter.v
	+access+r
file: Lab3_TeamX_Round_Robin_FIFO_Arbiter_t.v
	module worklib.Round_Robin_FIFO_Arbiter_t:v
		errors: 0, warnings: 0
file: Lab3_TeamX_Round_Robin_FIFO_Arbiter.v
	module worklib.Round_Robin_FIFO_Arbiter:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ...
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./Lab3_TeamX_Round_Robin_FIFO_Arbiter_t.v,28|23): String literal argument supplied to integer parameter.
................. Done
	Generating native compiled code:
		worklib.FIFO_8:v <0x7a62fd70>
			streams:  10, words:  4797
		worklib.Round_Robin_FIFO_Arbiter:v <0x6c9452c8>
			streams:  17, words:  6125
		worklib.Round_Robin_FIFO_Arbiter_t:v <0x7aca00f8>
			streams:  10, words: 15075
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 6       3
		Resolved nets:           3       1
		Registers:              46      22
		Scalar wires:           12       -
		Expanded wires:          4       1
		Vectored wires:         19       -
		Always blocks:           9       3
		Initial blocks:          9       9
		Cont. assignments:       2       5
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Round_Robin_FIFO_Arbiter_t:v
Loading snapshot worklib.Round_Robin_FIFO_Arbiter_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 14, 2022 at 05:38:21 CST  (total: 00:00:04)
