<stg><name>gramSchmidt_Pipeline_VITIS_LOOP_40_3</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %nrm_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %nrm_2

]]></Node>
<StgValue><ssdm name="nrm_2_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %zext_ln42_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln42_4_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %store_ln40 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc32:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc32:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:2 %br_ln40 = br i1 %tmp, void %for.inc32.split, void %VITIS_LOOP_42_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="11">
<![CDATA[
for.inc32.split:3 %trunc_ln41 = trunc i11 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc32.split:4 %or_ln41 = or i5 %trunc_ln41, i5 %zext_ln42_4_read

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc32.split:5 %tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_1, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc32.split:6 %add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_2, i5 %or_ln41

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
for.inc32.split:7 %zext_ln41 = zext i10 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:8 %a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
for.inc32.split:9 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc32.split:15 %add_ln40 = add i11 %i_1, i11 32

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.split:16 %store_ln40 = store i11 %add_ln40, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
for.inc32.split:9 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc32.split:10 %bitcast_ln41 = bitcast i32 %a_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="42" st_id="8" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="43" st_id="9" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="44" st_id="10" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="45" st_id="11" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="46" st_id="12" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.split:11 %div = fdiv i32 %bitcast_ln41, i32 %nrm_2_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
VITIS_LOOP_42_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="47" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32.split:0 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32.split:1 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="49" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32.split:2 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="50" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.inc32.split:12 %bitcast_ln41_1 = bitcast i32 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln41_1"/></StgValue>
</operation>

<operation id="51" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:13 %q_addr = getelementptr i32 %q, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="q_addr"/></StgValue>
</operation>

<operation id="52" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc32.split:14 %store_ln41 = store i32 %bitcast_ln41_1, i10 %q_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="53" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.split:17 %br_ln40 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="zext_ln42_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln42_4"/></StgValue>
</port>
<port id="87" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="nrm_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nrm_2"/></StgValue>
</port>
<port id="89" name="q" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="StgValue_90" to="i" fromId="90" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.float" to="nrm_2_read" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="nrm_2" to="nrm_2_read" fromId="88" toId="17">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i5" to="zext_ln42_4_read" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="zext_ln42_4" to="zext_ln42_4_read" fromId="86" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="q" to="specinterface_ln0" fromId="89" toId="19">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="123" from="a" to="specinterface_ln0" fromId="87" toId="20">
</dataflow>
<dataflow id="124" from="empty" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="139" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln40" fromId="141" toId="21">
</dataflow>
<dataflow id="143" from="i" to="store_ln40" fromId="16" toId="21">
</dataflow>
<dataflow id="144" from="i" to="i_1" fromId="16" toId="23">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp" fromId="145" toId="24">
</dataflow>
<dataflow id="147" from="i_1" to="tmp" fromId="23" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_148" to="tmp" fromId="148" toId="24">
</dataflow>
<dataflow id="150" from="tmp" to="br_ln40" fromId="24" toId="25">
</dataflow>
<dataflow id="151" from="i_1" to="trunc_ln41" fromId="23" toId="26">
</dataflow>
<dataflow id="152" from="trunc_ln41" to="or_ln41" fromId="26" toId="27">
</dataflow>
<dataflow id="153" from="zext_ln42_4_read" to="or_ln41" fromId="18" toId="27">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i5.i11.i32.i32" to="tmp_2" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="i_1" to="tmp_2" fromId="23" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_157" to="tmp_2" fromId="157" toId="28">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_2" fromId="159" toId="28">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="add_ln" fromId="161" toId="29">
</dataflow>
<dataflow id="163" from="tmp_2" to="add_ln" fromId="28" toId="29">
</dataflow>
<dataflow id="164" from="or_ln41" to="add_ln" fromId="27" toId="29">
</dataflow>
<dataflow id="165" from="add_ln" to="zext_ln41" fromId="29" toId="30">
</dataflow>
<dataflow id="166" from="a" to="a_addr_1" fromId="87" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_167" to="a_addr_1" fromId="167" toId="31">
</dataflow>
<dataflow id="169" from="zext_ln41" to="a_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="170" from="a_addr_1" to="a_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="171" from="i_1" to="add_ln40" fromId="23" toId="33">
</dataflow>
<dataflow id="173" from="StgValue_172" to="add_ln40" fromId="172" toId="33">
</dataflow>
<dataflow id="174" from="add_ln40" to="store_ln40" fromId="33" toId="34">
</dataflow>
<dataflow id="175" from="i" to="store_ln40" fromId="16" toId="34">
</dataflow>
<dataflow id="176" from="a_addr_1" to="a_load_1" fromId="31" toId="35">
</dataflow>
<dataflow id="177" from="a_load_1" to="bitcast_ln41" fromId="35" toId="36">
</dataflow>
<dataflow id="178" from="bitcast_ln41" to="div" fromId="36" toId="37">
</dataflow>
<dataflow id="179" from="nrm_2_read" to="div" fromId="17" toId="37">
</dataflow>
<dataflow id="180" from="bitcast_ln41" to="div" fromId="36" toId="38">
</dataflow>
<dataflow id="181" from="nrm_2_read" to="div" fromId="17" toId="38">
</dataflow>
<dataflow id="182" from="bitcast_ln41" to="div" fromId="36" toId="39">
</dataflow>
<dataflow id="183" from="nrm_2_read" to="div" fromId="17" toId="39">
</dataflow>
<dataflow id="184" from="bitcast_ln41" to="div" fromId="36" toId="40">
</dataflow>
<dataflow id="185" from="nrm_2_read" to="div" fromId="17" toId="40">
</dataflow>
<dataflow id="186" from="bitcast_ln41" to="div" fromId="36" toId="41">
</dataflow>
<dataflow id="187" from="nrm_2_read" to="div" fromId="17" toId="41">
</dataflow>
<dataflow id="188" from="bitcast_ln41" to="div" fromId="36" toId="42">
</dataflow>
<dataflow id="189" from="nrm_2_read" to="div" fromId="17" toId="42">
</dataflow>
<dataflow id="190" from="bitcast_ln41" to="div" fromId="36" toId="43">
</dataflow>
<dataflow id="191" from="nrm_2_read" to="div" fromId="17" toId="43">
</dataflow>
<dataflow id="192" from="bitcast_ln41" to="div" fromId="36" toId="44">
</dataflow>
<dataflow id="193" from="nrm_2_read" to="div" fromId="17" toId="44">
</dataflow>
<dataflow id="194" from="bitcast_ln41" to="div" fromId="36" toId="45">
</dataflow>
<dataflow id="195" from="nrm_2_read" to="div" fromId="17" toId="45">
</dataflow>
<dataflow id="196" from="bitcast_ln41" to="div" fromId="36" toId="46">
</dataflow>
<dataflow id="197" from="nrm_2_read" to="div" fromId="17" toId="46">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="198" toId="47">
</dataflow>
<dataflow id="200" from="StgValue_108" to="specpipeline_ln40" fromId="108" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_103" to="specpipeline_ln40" fromId="103" toId="47">
</dataflow>
<dataflow id="202" from="StgValue_103" to="specpipeline_ln40" fromId="103" toId="47">
</dataflow>
<dataflow id="203" from="StgValue_103" to="specpipeline_ln40" fromId="103" toId="47">
</dataflow>
<dataflow id="204" from="empty_0" to="specpipeline_ln40" fromId="106" toId="47">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln40" fromId="205" toId="48">
</dataflow>
<dataflow id="208" from="StgValue_207" to="speclooptripcount_ln40" fromId="207" toId="48">
</dataflow>
<dataflow id="209" from="StgValue_207" to="speclooptripcount_ln40" fromId="207" toId="48">
</dataflow>
<dataflow id="210" from="StgValue_207" to="speclooptripcount_ln40" fromId="207" toId="48">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="211" toId="49">
</dataflow>
<dataflow id="214" from="empty_3" to="specloopname_ln40" fromId="213" toId="49">
</dataflow>
<dataflow id="215" from="div" to="bitcast_ln41_1" fromId="46" toId="50">
</dataflow>
<dataflow id="216" from="q" to="q_addr" fromId="89" toId="51">
</dataflow>
<dataflow id="217" from="StgValue_167" to="q_addr" fromId="167" toId="51">
</dataflow>
<dataflow id="218" from="zext_ln41" to="q_addr" fromId="30" toId="51">
</dataflow>
<dataflow id="219" from="bitcast_ln41_1" to="store_ln41" fromId="50" toId="52">
</dataflow>
<dataflow id="220" from="q_addr" to="store_ln41" fromId="51" toId="52">
</dataflow>
<dataflow id="221" from="tmp" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="222" from="tmp" to="StgValue_13" fromId="24" toId="13">
</dataflow>
</dataflows>


</stg>
