static void F_1 ( unsigned long V_1 )\r\n{\r\nchar V_2 ;\r\nif ( F_2 ( V_3 , V_4 ) ) {\r\nF_3 ( V_5 , 0x92 , & V_2 ) ;\r\nF_4 ( V_5 ,\r\nV_6 , ( V_2 & ~ V_7 ) ) ;\r\nF_4 ( V_5 ,\r\nV_6 , ( V_2 | V_7 ) ) ;\r\nif ( V_8 ) {\r\nF_3 ( V_5 ,\r\nV_9 , & V_2 ) ;\r\nF_4 ( V_5 ,\r\nV_9 , V_2 | 0x20 ) ;\r\nF_4 ( V_5 ,\r\nV_9 , V_2 & ~ 0x20 ) ;\r\n}\r\n} else {\r\nF_5 ( L_1 ) ;\r\n}\r\nF_6 ( & V_10 , V_3 + V_11 ) ;\r\n}\r\nstatic void F_7 ( int V_12 )\r\n{\r\nchar V_2 ;\r\nF_3 ( V_5 , V_6 , & V_2 ) ;\r\nif ( V_12 == V_13 ) {\r\nF_4 ( V_5 ,\r\nV_6 , ( V_2 | V_7 ) ) ;\r\nif ( V_8 ) {\r\nF_3 ( V_5 ,\r\nV_9 , & V_2 ) ;\r\nF_4 ( V_5 ,\r\nV_9 , V_2 & ~ 0x20 ) ;\r\n}\r\n} else {\r\nF_4 ( V_5 ,\r\nV_6 , ( V_2 & ~ V_7 ) ) ;\r\nif ( V_8 ) {\r\nF_3 ( V_5 ,\r\nV_9 , & V_2 ) ;\r\nF_4 ( V_5 ,\r\nV_9 , V_2 | 0x20 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nV_4 = V_3 + ( V_14 * V_15 ) ;\r\nF_7 ( V_13 ) ;\r\nF_6 ( & V_10 , V_3 + V_11 ) ;\r\nF_9 ( L_2 ) ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nF_11 ( & V_10 ) ;\r\nF_7 ( V_16 ) ;\r\nF_9 ( L_3 ) ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nV_4 = V_3 + ( V_14 * V_15 ) ;\r\n}\r\nstatic T_1 F_13 ( struct V_17 * V_17 , const char T_2 * V_18 ,\r\nT_3 V_19 , T_4 * V_20 )\r\n{\r\nif ( V_19 ) {\r\nif ( ! V_21 ) {\r\nT_3 V_22 ;\r\nV_23 = 0 ;\r\nfor ( V_22 = 0 ; V_22 != V_19 ; V_22 ++ ) {\r\nchar V_24 ;\r\nif ( F_14 ( V_24 , V_18 + V_22 ) )\r\nreturn - V_25 ;\r\nif ( V_24 == 'V' )\r\nV_23 = 42 ;\r\n}\r\n}\r\nF_12 () ;\r\n}\r\nreturn V_19 ;\r\n}\r\nstatic int F_15 ( struct V_26 * V_26 , struct V_17 * V_17 )\r\n{\r\nif ( F_16 ( 0 , & V_27 ) )\r\nreturn - V_28 ;\r\nF_8 () ;\r\nreturn F_17 ( V_26 , V_17 ) ;\r\n}\r\nstatic int F_18 ( struct V_26 * V_26 , struct V_17 * V_17 )\r\n{\r\nif ( V_23 == 42 )\r\nF_10 () ;\r\nelse {\r\nF_19 ( L_4 ) ;\r\n}\r\nF_20 ( 0 , & V_27 ) ;\r\nV_23 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic long F_21 ( struct V_17 * V_17 , unsigned int V_29 , unsigned long V_30 )\r\n{\r\nvoid T_2 * V_31 = ( void T_2 * ) V_30 ;\r\nint T_2 * V_32 = V_31 ;\r\nstatic const struct V_33 V_34 = {\r\n. V_35 = V_36 | V_37\r\n| V_38 ,\r\n. V_39 = 1 ,\r\n. V_40 = L_5 ,\r\n} ;\r\nswitch ( V_29 ) {\r\ncase V_41 :\r\nreturn F_22 ( V_31 , & V_34 , sizeof( V_34 ) ) ? - V_25 : 0 ;\r\ncase V_42 :\r\ncase V_43 :\r\nreturn F_23 ( 0 , V_32 ) ;\r\ncase V_44 :\r\n{\r\nint V_45 , V_46 = - V_47 ;\r\nif ( F_14 ( V_45 , V_32 ) )\r\nreturn - V_25 ;\r\nif ( V_45 & V_48 ) {\r\nF_10 () ;\r\nV_46 = 0 ;\r\n}\r\nif ( V_45 & V_49 ) {\r\nF_8 () ;\r\nV_46 = 0 ;\r\n}\r\nreturn V_46 ;\r\n}\r\ncase V_50 :\r\nF_12 () ;\r\nreturn 0 ;\r\ncase V_51 :\r\n{\r\nint V_52 ;\r\nif ( F_14 ( V_52 , V_32 ) )\r\nreturn - V_25 ;\r\nif ( V_52 < 1 || V_52 > 3600 )\r\nreturn - V_47 ;\r\nV_14 = V_52 ;\r\nF_12 () ;\r\n}\r\ncase V_53 :\r\nreturn F_23 ( V_14 , V_32 ) ;\r\ndefault:\r\nreturn - V_54 ;\r\n}\r\n}\r\nstatic int F_24 ( struct V_55 * V_56 ,\r\nunsigned long V_57 , void * V_58 )\r\n{\r\nif ( V_57 == V_59 || V_57 == V_60 )\r\nF_10 () ;\r\nif ( V_57 == V_61 ) {\r\nF_7 ( V_13 ) ;\r\nF_9 ( L_6 ) ;\r\n}\r\nreturn V_62 ;\r\n}\r\nstatic void T_5 F_25 ( void )\r\n{\r\nF_10 () ;\r\nF_26 ( & V_63 ) ;\r\nF_27 ( & V_64 ) ;\r\nF_28 ( V_5 ) ;\r\n}\r\nstatic int T_6 F_29 ( void )\r\n{\r\nint V_65 = - V_28 ;\r\nstruct V_66 * V_67 ;\r\nchar V_2 ;\r\nF_9 ( L_7 ) ;\r\nV_5 = F_30 ( V_68 , V_69 ,\r\nNULL ) ;\r\nif ( ! V_5 ) {\r\nF_9 ( L_8 ) ;\r\nreturn - V_28 ;\r\n}\r\nF_4 ( V_5 , V_6 , 0x02 ) ;\r\nV_67 = F_30 ( V_68 , V_70 ,\r\nNULL ) ;\r\nif ( ! V_67 ) {\r\nF_9 ( L_9 ) ;\r\ngoto V_71;\r\n}\r\nF_3 ( V_67 , 0x5e , & V_2 ) ;\r\nF_28 ( V_67 ) ;\r\nif ( ( V_2 & 0x1e ) == 0x00 ) {\r\nif ( ! V_8 ) {\r\nF_9 ( L_10 ) ;\r\ngoto V_71;\r\n}\r\nV_21 = 1 ;\r\n} else if ( ( V_2 & 0x1e ) != 0x12 && ( V_2 & 0x1e ) != 0x00 ) {\r\nF_9 ( L_11 ) ;\r\ngoto V_71;\r\n}\r\nif ( V_14 < 1 || V_14 > 3600 ) {\r\nV_14 = V_72 ;\r\nF_9 ( L_12 ,\r\nV_14 ) ;\r\n}\r\nV_65 = F_31 ( & V_64 ) ;\r\nif ( V_65 ) {\r\nF_32 ( L_13 , V_65 ) ;\r\ngoto V_71;\r\n}\r\nV_65 = F_33 ( & V_63 ) ;\r\nif ( V_65 ) {\r\nF_32 ( L_14 ,\r\nV_63 . V_73 , V_65 ) ;\r\ngoto V_74;\r\n}\r\nif ( V_21 )\r\nF_34 ( V_75 ) ;\r\nF_9 ( L_15 ,\r\nV_14 , V_21 ) ;\r\nreturn 0 ;\r\nV_74:\r\nF_27 ( & V_64 ) ;\r\nV_71:\r\nF_28 ( V_5 ) ;\r\nreturn V_65 ;\r\n}
