****************************************
Report : constraint
        -all_violators
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:22:30 2024
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   id_stage_i/n20              57.08          84.19         -27.11  (VIOLATED) 
     PIN : id_stage_i/U1603/X    57.08        84.19         -27.11  (VIOLATED) 

   id_stage_i/n18              57.08          83.12         -26.04  (VIOLATED) 
     PIN : id_stage_i/U1601/X    57.08        83.12         -26.04  (VIOLATED) 

   id_stage_i/n21              57.08          80.21         -23.13  (VIOLATED) 
     PIN : id_stage_i/U1599/X    57.08        80.21         -23.13  (VIOLATED) 

   id_stage_i/n17              57.08          78.74         -21.66  (VIOLATED) 
     PIN : id_stage_i/U1598/X    57.08        78.74         -21.66  (VIOLATED) 

   id_stage_i/n19              57.08          73.12         -16.04  (VIOLATED) 
     PIN : id_stage_i/U1597/X    57.08        73.12         -16.04  (VIOLATED) 

   id_stage_i/n22              57.08          72.73         -15.65  (VIOLATED) 
     PIN : id_stage_i/U1604/X    57.08        72.73         -15.65  (VIOLATED) 

   id_stage_i/n527             57.08          67.45         -10.37  (VIOLATED) 
     PIN : id_stage_i/U1809/X    57.08        67.45         -10.37  (VIOLATED) 

   if_stage_i/n196             57.08          67.13         -10.05  (VIOLATED) 
     PIN : if_stage_i/U323/X    57.08         67.13         -10.05  (VIOLATED) 

   ex_stage_i/mult_i/short_imm[4]     9.97    14.62          -4.65  (VIOLATED) 
     PIN : ex_stage_i/mult_i/U43/X     9.97    14.62         -4.65  (VIOLATED) 

   data_be_o[3]                29.25          33.03          -3.78  (VIOLATED) 
     PIN : load_store_unit_i/U406/X    29.25    33.03        -3.78  (VIOLATED) 

   if_stage_i/prefetch_32_prefetch_buffer_i/fifo_clear     9.97    10.69    -0.72 (VIOLATED)
     PIN : if_stage_i/prefetch_32_prefetch_buffer_i/U229/X     9.97    10.69    -0.72 (VIOLATED)

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 11


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 11
1
