Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o W:/ELEC3500/TugOfWar-master/TugOfWarGame/ToW_tb_isim_beh.exe -prj W:/ELEC3500/TugOfWar-master/TugOfWarGame/ToW_tb_beh.prj work.ToW_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/synchronizer.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/PBL.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/OPP.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/MC.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/LFSR.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/Div256.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/top_lab7.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/topClr&leds.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/scorer_template.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/LEDMux.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/fullTop.v" into library work
Analyzing Verilog file "W:/ELEC3500/TugOfWar-master/TugOfWarGame/ToW_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159980 KB
Fuse CPU Usage: 265 ms
Compiling module LEDMux
Compiling module scorer
Compiling module PBL
Compiling module synchronizer
Compiling module OPP
Compiling module topPblPbr
Compiling module Div256
Compiling module LFSR
Compiling module MC
Compiling module topClrLed
Compiling module fullTop
Compiling module ToW_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable W:/ELEC3500/TugOfWar-master/TugOfWarGame/ToW_tb_isim_beh.exe
Fuse Memory Usage: 164428 KB
Fuse CPU Usage: 421 ms
