v 4
file . "core_testbench.vhdl" "66bf5f7ed20b0f7b75ffecda4c6808d287a531c1" "20250502065406.329":
  entity core_testbench at 1( 0) + 0 on 269;
  architecture testbench_arch of core_testbench at 8( 131) + 0 on 270;
file . "core_module.vhdl" "3a4cbd837f0b9ced9d657a136c3eb7d7b18dc1eb" "20250502063608.502":
  entity core_module at 34( 1323) + 0 on 261;
  architecture behavioral of core_module at 70( 2354) + 0 on 262;
