$date
	Mon Nov 25 15:57:20 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! nclk1 $end
$var wire 1 " nclk2 $end
$var reg 1 # clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
z"
z!
$end
#2
1!
#3
1"
#10
1#
#12
0!
#13
0"
#20
0#
#22
1!
#23
1"
#30
1#
#32
0!
#33
0"
#40
0#
#42
1!
#43
1"
#50
1#
#52
0!
#53
0"
#60
0#
#62
1!
#63
1"
#70
1#
#72
0!
#73
0"
#80
0#
#82
1!
#83
1"
#90
1#
#92
0!
#93
0"
#100
0#
