

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
cda26b374272644278b194aedebe2bab  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/2DCONV/2dconv
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/2DCONV/2dconv
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/2DCONV/2dconv "
Parsing file _cuobjdump_complete_output_tYWEWi
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x400f21, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (_1.ptx:42) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_1.ptx:77) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:43) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (_1.ptx:46) cvta.to.global.u64 %rd3, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xWs158"
Running: cat _ptx_xWs158 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_N4wofZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_N4wofZ --output-file  /dev/null 2> _ptx_xWs158info"
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=16, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xWs158 _ptx2_N4wofZ _ptx_xWs158info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x400f21 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (32,128,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1123547
gpu_sim_insn = 50212980
gpu_ipc =      44.6915
gpu_tot_sim_cycle = 1345697
gpu_tot_sim_insn = 50212980
gpu_tot_ipc =      37.3137
gpu_tot_issued_cta = 4096
max_total_param_size = 0
gpu_stall_dramfull = 819711
gpu_stall_icnt2sh    = 2253500
partiton_reqs_in_parallel = 23898323
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.2704
partiton_level_parallism_total  =      17.7591
partiton_reqs_in_parallel_util = 23898323
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1120803
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.3225
partiton_level_parallism_util_total  =      21.3225
partiton_replys_in_parallel = 517272
partiton_replys_in_parallel_total    = 0
L2_BW  =      43.6378 GB/Sec
L2_BW_total  =      36.4340 GB/Sec
gpu_total_sim_rate=26624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 818304
	L1I_total_cache_misses = 2404
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6847
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 65536
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0273
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 815900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2404
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6847
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 818304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1143, 1175, 1175, 1176, 1175, 1176, 1175, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1032, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1175, 1007, 1008, 1008, 1008, 1007, 1008, 1007, 1008, 1006, 1008, 1006, 1008, 1007, 1008, 1006, 1008, 1006, 1008, 1006, 1007, 1006, 1007, 1008, 1006, 895, 895, 895, 895, 895, 896, 895, 896, 
gpgpu_n_tot_thrd_icount = 51318784
gpgpu_n_tot_w_icount = 1603712
gpgpu_n_stall_shd_mem = 1861376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 484428
gpgpu_n_mem_write_global = 32704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9400356
gpgpu_n_store_insn = 1044484
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2097152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1622109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 234381
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1628497	W0_Idle:40695307	W0_Scoreboard:19195547	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:61320	W32:1542392
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3875424 {8:484428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4447744 {136:32704,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47633376 {40:190092,136:294336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 1048 
maxdqlatency = 0 
maxmflatency = 123871 
averagemflatency = 1786 
max_icnt2mem_latency = 123555 
max_icnt2sh_latency = 1345696 
mrq_lat_table:37710 	7469 	4127 	7439 	8822 	8463 	9179 	7765 	5351 	1849 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181555 	233892 	56047 	18128 	7192 	741 	3779 	6848 	7559 	1419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72031 	11000 	62333 	66017 	102151 	103850 	43884 	18393 	11781 	5638 	589 	3779 	7354 	7053 	1419 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72087 	206208 	185587 	19940 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	8160 	12320 	12224 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	154 	29 	5 	4 	8 	11 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    248317    248210    251490    251527    254538    254515    252412    252777    252730    252816    252448    252212    248056    248340    248676    248690 
dram[1]:    248323    248072    251552    251571    253876    255420    252358    253227    253066    252693    252265    252381    248539    249087    248516    248780 
dram[2]:    248047    247849    251548    251541    254445    254744    254314    254307    252799    252557    249543    252207    248761    248934    248605    248336 
dram[3]:    247960    248370    251486    251280    254278    254259    252398    253134    252947    252567    249654    252001    248428    248836    248460    248196 
dram[4]:    247935    248398    251274    251301    254360    253208    251954    252846    253011    252811    251889    251986    248186    247897    248655    248392 
dram[5]:    247906    248297    251473    251351    253854    254239    251936    252668    253045    252927    252156    252112    247918    248205    248704    248468 
dram[6]:    248211    248284    251483    251415    253727    255066    253084    252901    253005    253035    252226    251898    247881    248878    248995    248517 
dram[7]:    248243    247517    251554    251550    253732    254849    253368    253223    252925    252585    249101    251855    248732    248815    248553    248547 
dram[8]:    248222    248010    251555    251396    254902    254736    251956    252422    252749    252337    249576    251837    248881    248736    248144    248456 
dram[9]:    247986    248291    251302    250686    252931    254072    252196    253012    252764    252369    249758    251410    248417    248771    248339    248209 
dram[10]:    248179    248436    251403    251426    254478    254368    252778    253142    252774    252796    249820    251997    247901    248104    248809    249198 
average row accesses per activate:
dram[0]: 13.625000 16.484848 13.948718 13.948718 14.675675 14.675675 11.428572 10.980392 13.023255 15.135135 17.562500 16.057142 11.076923  9.600000 15.105263 14.717949 
dram[1]: 17.548388 15.542857 13.268292 13.268292 13.923077 13.923077 12.727273 11.914893 18.064516 14.358974 20.107143 18.766666 10.666667 11.076923 13.666667 14.350000 
dram[2]: 14.702703 15.542857 13.948718 12.651163 13.923077 14.675675 12.727273 13.658537 13.658537 15.135135 15.638889 20.107143 11.076923 11.076923 13.666667 15.105263 
dram[3]: 13.948718 14.702703 16.484848 15.542857 16.454546 13.923077 12.727273 11.428572 16.969696 15.135135 16.558823 16.558823 10.285714 10.867925 15.105263 15.944445 
dram[4]: 12.952381 12.651163 12.651163 13.948718 13.923077 14.675675  8.888889 11.914893 18.064516 18.064516 16.085714 15.638889  9.442623  9.442623 13.372093 16.911764 
dram[5]: 12.088889 13.268292 13.600000 15.542857 15.514286 12.627907  9.655172  9.491526 14.358974 16.000000 16.558823 17.060606 11.076923 12.521739 12.777778 15.540541 
dram[6]: 12.952381 16.484848 13.948718 12.088889 14.263158 14.648648 11.200000 11.428572 16.000000 18.064516 16.558823 17.060606 10.867925 11.076923 15.052631 15.459459 
dram[7]: 17.548388 14.702703 12.088889 14.702703 16.424242 14.648648 12.173913 12.444445 15.135135 16.969696 14.815789 17.593750 10.666667 13.090909 15.052631 14.300000 
dram[8]: 14.315789 13.948718 16.000000 14.702703 16.424242 14.648648  9.824561 10.769231 16.000000 16.000000 14.075000 18.766666 12.000000 11.076923 14.300000 15.052631 
dram[9]: 13.948718 13.268292 12.088889 13.268292 13.897436 12.604651 10.370370 12.173913 16.969696 19.310345 15.216216 16.558823 11.076923 10.666667 14.300000 18.451612 
dram[10]: 13.948718 13.268292 12.651163 15.542857 13.219512 16.424242 12.173913 10.980392 16.969696 16.969696 15.638889 14.075000 11.520000 10.285714 15.459459 15.888889 
average row locality = 98181/7153 = 13.725849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       368       368       368       367       367       368       368       368       368       370       370       384       384       383       383 
dram[1]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       383       383 
dram[2]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       383       383 
dram[3]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       383       383 
dram[4]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       384       384 
dram[5]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       384       384 
dram[6]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[7]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[8]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[9]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[10]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
total reads: 65477
bank skew: 384/366 = 1.05
chip skew: 5956/5950 = 1.00
number of total write accesses:
dram[0]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[1]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[2]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[3]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[4]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[5]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[6]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[7]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[8]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[9]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[10]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
total reads: 32704
bank skew: 192/176 = 1.09
chip skew: 2974/2972 = 1.00
average mf latency per bank:
dram[0]:      12134     12029     10781     10548     10601     10460      6081      5906      8977      8909     12946     12966      6804      6349      6807      6756
dram[1]:      12789     12495     11117     10848     10279     10054      7627      7594      8917      8961     13822     13388      6082      5944      6819      6743
dram[2]:      12750     12568     11902     11221      9927      9818      7673      7684      8980      8891     13203     12717      6027      5983      6897      6844
dram[3]:      12763     12210     11086     10227      9857      9764      8007      7977      8740      8177     13084     13006      5932      5782      7019      6917
dram[4]:      12397     11730     10383     10110      9815      9533      7858      7310      8383      8162     14637     14535      6643      6213      7253      6948
dram[5]:      11692     11210     10890     10656      9681      9686      7380      7043      8955      8802     14669     14596      6719      6209      7197      7093
dram[6]:      11803     11710     11109     10921      9683      9689      7508      7355      8944      8860     15580     15072      5946      5811      7140      7059
dram[7]:      12466     12207     11433     10736      9516      9342      7412      7463      8958      8913     14802     14199      5880      5817      6987      6871
dram[8]:      12555     12271     10670     10035      9532      9413      7803      7764      8788      8233     13967     13137      5842      5848      6941      6824
dram[9]:      12514     12300      9896      9516      9499      9415      7800      7745      8131      7635     12909     12932      6534      6268      6873      6823
dram[10]:      12958     12436     10203      9950      9840      9765      7169      6052      8378      8263     12845     12774      6673      6238      6950      6838
maximum mf latency per bank:
dram[0]:     122908    122919    122702    122670    123321    123298    123722    123734    123736    123721    123826    123819    123694    123454     62400     62387
dram[1]:     123356    123351    122679    122706    123334    123334    123753    123756    123735    123826    123761    123788     62406     62402     62367     62234
dram[2]:     123291    123375    122727    122692    123356    123319    123677    123635    123767    123784    123811    123757     63109     63102     38713     38373
dram[3]:     123281    123303    122667    122705    123342    123333    123701    123725    123854    123787    123804    123805     63059     63044     38410     38309
dram[4]:     123373    123350    122698    122699    123360    123329    123731    123704    123760    123761    123841    123861    123703    123457     38538     38425
dram[5]:     123349    123364    122687    122705    123337    123345    123705    123707    123788    123809    123846    123812    123709    123436     62392     62385
dram[6]:     123353    123362    122690    122695    123354    123264    123793    123794    123762    123712    123752    123857     62413     62378     62386     62253
dram[7]:     123352    123358    122697    122702    123380    123325    123706    123688    123749    123778    123838    123817     62676     62670     38408     38396
dram[8]:     123348    123341    122693    122693    123348    123324    123722    123806    123862    123788    123793    123718     62672     62655     38601     38264
dram[9]:     123376    123367    122684    122688    123318    123349    123794    123744    123758    123768    123806    123797    123656    123346     38499     38397
dram[10]:     123354    122922    122676    122669    123354    123339    123751    123747    123756    123766    123840    123871    123667    123428     61938     61928
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049245 n_act=662 n_pre=646 n_req=8927 n_rd=23812 n_write=11896 bw_util=0.03423
n_activity=109394 dram_eff=0.6528
bk0: 1476a 2069754i bk1: 1472a 2069453i bk2: 1472a 2066508i bk3: 1472a 2065340i bk4: 1468a 2066763i bk5: 1468a 2065845i bk6: 1472a 2068204i bk7: 1472a 2067578i bk8: 1472a 2068444i bk9: 1472a 2067545i bk10: 1480a 2068165i bk11: 1480a 2068121i bk12: 1536a 2067138i bk13: 1536a 2067567i bk14: 1532a 2068327i bk15: 1532a 2066016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049299 n_act=633 n_pre=617 n_req=8928 n_rd=23816 n_write=11896 bw_util=0.03424
n_activity=108816 dram_eff=0.6564
bk0: 1472a 2070118i bk1: 1472a 2069710i bk2: 1472a 2066051i bk3: 1472a 2065398i bk4: 1468a 2065763i bk5: 1468a 2066241i bk6: 1472a 2067624i bk7: 1472a 2067333i bk8: 1472a 2068626i bk9: 1472a 2067059i bk10: 1484a 2068171i bk11: 1484a 2068681i bk12: 1536a 2066977i bk13: 1536a 2067071i bk14: 1532a 2067790i bk15: 1532a 2065890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.509349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049283 n_act=641 n_pre=625 n_req=8928 n_rd=23816 n_write=11896 bw_util=0.03424
n_activity=108926 dram_eff=0.6557
bk0: 1472a 2070325i bk1: 1472a 2070339i bk2: 1472a 2066814i bk3: 1472a 2065977i bk4: 1468a 2066700i bk5: 1468a 2066358i bk6: 1472a 2067448i bk7: 1472a 2066540i bk8: 1472a 2068613i bk9: 1472a 2066956i bk10: 1484a 2068530i bk11: 1484a 2068498i bk12: 1536a 2067429i bk13: 1536a 2066985i bk14: 1532a 2067707i bk15: 1532a 2067419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.509495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049305 n_act=630 n_pre=614 n_req=8928 n_rd=23816 n_write=11896 bw_util=0.03424
n_activity=108714 dram_eff=0.657
bk0: 1472a 2070243i bk1: 1472a 2069427i bk2: 1472a 2066626i bk3: 1472a 2066644i bk4: 1468a 2066628i bk5: 1468a 2066109i bk6: 1472a 2068920i bk7: 1472a 2066639i bk8: 1472a 2068288i bk9: 1472a 2066550i bk10: 1484a 2067203i bk11: 1484a 2066928i bk12: 1536a 2066677i bk13: 1536a 2066066i bk14: 1532a 2067200i bk15: 1532a 2066217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.49851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049187 n_act=685 n_pre=669 n_req=8930 n_rd=23824 n_write=11896 bw_util=0.03424
n_activity=109057 dram_eff=0.6551
bk0: 1472a 2069143i bk1: 1472a 2068445i bk2: 1472a 2066362i bk3: 1472a 2065574i bk4: 1468a 2066716i bk5: 1468a 2066320i bk6: 1472a 2068059i bk7: 1472a 2066748i bk8: 1472a 2069327i bk9: 1472a 2068324i bk10: 1484a 2068148i bk11: 1484a 2068677i bk12: 1536a 2067079i bk13: 1536a 2066241i bk14: 1536a 2066472i bk15: 1536a 2066373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.483327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049203 n_act=677 n_pre=661 n_req=8930 n_rd=23824 n_write=11896 bw_util=0.03424
n_activity=109076 dram_eff=0.655
bk0: 1472a 2068680i bk1: 1472a 2068348i bk2: 1472a 2066070i bk3: 1472a 2065918i bk4: 1468a 2066832i bk5: 1468a 2066591i bk6: 1472a 2067330i bk7: 1472a 2067275i bk8: 1472a 2067619i bk9: 1472a 2066930i bk10: 1484a 2068324i bk11: 1484a 2068295i bk12: 1536a 2066951i bk13: 1536a 2066586i bk14: 1536a 2067981i bk15: 1536a 2066808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049297 n_act=646 n_pre=630 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.03421
n_activity=109243 dram_eff=0.6534
bk0: 1472a 2069722i bk1: 1472a 2068821i bk2: 1472a 2066667i bk3: 1472a 2065817i bk4: 1464a 2067093i bk5: 1464a 2066800i bk6: 1472a 2067470i bk7: 1472a 2066917i bk8: 1472a 2067072i bk9: 1472a 2067688i bk10: 1484a 2067928i bk11: 1484a 2067545i bk12: 1536a 2066801i bk13: 1536a 2066346i bk14: 1528a 2068387i bk15: 1528a 2066933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.488585
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049335 n_act=627 n_pre=611 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.03421
n_activity=110026 dram_eff=0.6487
bk0: 1472a 2070356i bk1: 1472a 2068845i bk2: 1472a 2066868i bk3: 1472a 2065635i bk4: 1464a 2068183i bk5: 1464a 2066211i bk6: 1472a 2068747i bk7: 1472a 2067007i bk8: 1472a 2067354i bk9: 1472a 2067183i bk10: 1484a 2068367i bk11: 1484a 2067851i bk12: 1536a 2067434i bk13: 1536a 2066804i bk14: 1528a 2067436i bk15: 1528a 2066274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495122
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049299 n_act=645 n_pre=629 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.03421
n_activity=109137 dram_eff=0.654
bk0: 1472a 2069408i bk1: 1472a 2069415i bk2: 1472a 2066979i bk3: 1472a 2065807i bk4: 1464a 2067341i bk5: 1464a 2066999i bk6: 1472a 2068456i bk7: 1472a 2066198i bk8: 1472a 2068506i bk9: 1472a 2067711i bk10: 1484a 2067212i bk11: 1484a 2067294i bk12: 1536a 2066520i bk13: 1536a 2066301i bk14: 1528a 2067140i bk15: 1528a 2066278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487123
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049273 n_act=658 n_pre=642 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.03421
n_activity=109565 dram_eff=0.6514
bk0: 1472a 2068833i bk1: 1472a 2069032i bk2: 1472a 2066745i bk3: 1472a 2065684i bk4: 1464a 2066855i bk5: 1464a 2065562i bk6: 1472a 2069046i bk7: 1472a 2067143i bk8: 1472a 2069210i bk9: 1472a 2068452i bk10: 1484a 2067988i bk11: 1484a 2068200i bk12: 1536a 2066554i bk13: 1536a 2066526i bk14: 1528a 2067310i bk15: 1528a 2066127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.478398
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc07fbd00, atomic=0 1 entries : 0x7feae4feb130 :  mf: uid=1445409, sid06:w35, part=10, addr=0xc07fbd00, load , size=128, unknown  status = IN_PARTITION_DRAM (1345696), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2086261 n_nop=2049291 n_act=650 n_pre=634 n_req=8922 n_rd=23798 n_write=11888 bw_util=0.03421
n_activity=109261 dram_eff=0.6532
bk0: 1472a 2069699i bk1: 1472a 2068970i bk2: 1472a 2066386i bk3: 1472a 2065202i bk4: 1464a 2066865i bk5: 1464a 2065591i bk6: 1472a 2068550i bk7: 1472a 2066980i bk8: 1472a 2068063i bk9: 1472a 2068059i bk10: 1484a 2068117i bk11: 1484a 2068589i bk12: 1536a 2067201i bk13: 1536a 2067220i bk14: 1526a 2067886i bk15: 1528a 2066605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23536, Miss = 2977, Miss_rate = 0.126, Pending_hits = 1947, Reservation_fails = 28
L2_cache_bank[1]: Access = 23509, Miss = 2976, Miss_rate = 0.127, Pending_hits = 1876, Reservation_fails = 36
L2_cache_bank[2]: Access = 23509, Miss = 2977, Miss_rate = 0.127, Pending_hits = 1929, Reservation_fails = 24
L2_cache_bank[3]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 1946, Reservation_fails = 40
L2_cache_bank[4]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 1926, Reservation_fails = 27
L2_cache_bank[5]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 1935, Reservation_fails = 18
L2_cache_bank[6]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 1972, Reservation_fails = 31
L2_cache_bank[7]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 1893, Reservation_fails = 14
L2_cache_bank[8]: Access = 23536, Miss = 2978, Miss_rate = 0.127, Pending_hits = 1952, Reservation_fails = 28
L2_cache_bank[9]: Access = 23536, Miss = 2978, Miss_rate = 0.127, Pending_hits = 1895, Reservation_fails = 28
L2_cache_bank[10]: Access = 23536, Miss = 2978, Miss_rate = 0.127, Pending_hits = 1924, Reservation_fails = 18
L2_cache_bank[11]: Access = 23537, Miss = 2978, Miss_rate = 0.127, Pending_hits = 1860, Reservation_fails = 19
L2_cache_bank[12]: Access = 23508, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1901, Reservation_fails = 11
L2_cache_bank[13]: Access = 23507, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1891, Reservation_fails = 22
L2_cache_bank[14]: Access = 23503, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1905, Reservation_fails = 22
L2_cache_bank[15]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1954, Reservation_fails = 25
L2_cache_bank[16]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1950, Reservation_fails = 20
L2_cache_bank[17]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1855, Reservation_fails = 16
L2_cache_bank[18]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1899, Reservation_fails = 16
L2_cache_bank[19]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1888, Reservation_fails = 18
L2_cache_bank[20]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1939, Reservation_fails = 26
L2_cache_bank[21]: Access = 23503, Miss = 2975, Miss_rate = 0.127, Pending_hits = 1855, Reservation_fails = 23
L2_total_cache_accesses = 517272
L2_total_cache_misses = 65477
L2_total_cache_miss_rate = 0.1266
L2_total_cache_pending_hits = 42092
L2_total_cache_reservation_fails = 510
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 409696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 484428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1885212
icnt_total_pkts_simt_to_mem=648088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.5812
	minimum = 6
	maximum = 1556
Network latency average = 46.5044
	minimum = 6
	maximum = 1311
Slowest packet = 93647
Flit latency average = 28.5522
	minimum = 6
	maximum = 1311
Slowest flit = 1419170
Fragmentation average = 0.0898676
	minimum = 0
	maximum = 495
Injected packet rate average = 0.00920785
	minimum = 0.00764232 (at node 12)
	maximum = 0.0104744 (at node 39)
Accepted packet rate average = 0.00920785
	minimum = 0.00764232 (at node 12)
	maximum = 0.0104744 (at node 39)
Injected flit rate average = 0.0225474
	minimum = 0.00957371 (at node 12)
	maximum = 0.0381876 (at node 39)
Accepted flit rate average= 0.0225474
	minimum = 0.013104 (at node 43)
	maximum = 0.0323685 (at node 1)
Injected packet length average = 2.44871
Accepted packet length average = 2.44871
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 81.5812 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1556 (1 samples)
Network latency average = 46.5044 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1311 (1 samples)
Flit latency average = 28.5522 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1311 (1 samples)
Fragmentation average = 0.0898676 (1 samples)
	minimum = 0 (1 samples)
	maximum = 495 (1 samples)
Injected packet rate average = 0.00920785 (1 samples)
	minimum = 0.00764232 (1 samples)
	maximum = 0.0104744 (1 samples)
Accepted packet rate average = 0.00920785 (1 samples)
	minimum = 0.00764232 (1 samples)
	maximum = 0.0104744 (1 samples)
Injected flit rate average = 0.0225474 (1 samples)
	minimum = 0.00957371 (1 samples)
	maximum = 0.0381876 (1 samples)
Accepted flit rate average = 0.0225474 (1 samples)
	minimum = 0.013104 (1 samples)
	maximum = 0.0323685 (1 samples)
Injected packet size average = 2.44871 (1 samples)
Accepted packet size average = 2.44871 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 26 sec (1886 sec)
gpgpu_simulation_rate = 26624 (inst/sec)
gpgpu_simulation_rate = 713 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 19160 Tlb_hit: 15035 Tlb_miss: 4125 Tlb_hit_rate: 0.784708
Shader1: Tlb_access: 19963 Tlb_hit: 15587 Tlb_miss: 4376 Tlb_hit_rate: 0.780794
Shader2: Tlb_access: 19307 Tlb_hit: 15173 Tlb_miss: 4134 Tlb_hit_rate: 0.785881
Shader3: Tlb_access: 18768 Tlb_hit: 14471 Tlb_miss: 4297 Tlb_hit_rate: 0.771046
Shader4: Tlb_access: 18531 Tlb_hit: 14254 Tlb_miss: 4277 Tlb_hit_rate: 0.769198
Shader5: Tlb_access: 18448 Tlb_hit: 14196 Tlb_miss: 4252 Tlb_hit_rate: 0.769514
Shader6: Tlb_access: 18456 Tlb_hit: 14067 Tlb_miss: 4389 Tlb_hit_rate: 0.762191
Shader7: Tlb_access: 18032 Tlb_hit: 13980 Tlb_miss: 4052 Tlb_hit_rate: 0.775288
Shader8: Tlb_access: 18016 Tlb_hit: 13835 Tlb_miss: 4181 Tlb_hit_rate: 0.767928
Shader9: Tlb_access: 18464 Tlb_hit: 14110 Tlb_miss: 4354 Tlb_hit_rate: 0.764190
Shader10: Tlb_access: 18136 Tlb_hit: 13733 Tlb_miss: 4403 Tlb_hit_rate: 0.757223
Shader11: Tlb_access: 18083 Tlb_hit: 13854 Tlb_miss: 4229 Tlb_hit_rate: 0.766134
Shader12: Tlb_access: 17168 Tlb_hit: 12901 Tlb_miss: 4267 Tlb_hit_rate: 0.751456
Shader13: Tlb_access: 18808 Tlb_hit: 14375 Tlb_miss: 4433 Tlb_hit_rate: 0.764302
Shader14: Tlb_access: 17456 Tlb_hit: 13224 Tlb_miss: 4232 Tlb_hit_rate: 0.757562
Shader15: Tlb_access: 17432 Tlb_hit: 13099 Tlb_miss: 4333 Tlb_hit_rate: 0.751434
Shader16: Tlb_access: 18792 Tlb_hit: 14559 Tlb_miss: 4233 Tlb_hit_rate: 0.774745
Shader17: Tlb_access: 18408 Tlb_hit: 14114 Tlb_miss: 4294 Tlb_hit_rate: 0.766732
Shader18: Tlb_access: 18728 Tlb_hit: 14335 Tlb_miss: 4393 Tlb_hit_rate: 0.765431
Shader19: Tlb_access: 18480 Tlb_hit: 14229 Tlb_miss: 4251 Tlb_hit_rate: 0.769968
Shader20: Tlb_access: 18584 Tlb_hit: 14345 Tlb_miss: 4239 Tlb_hit_rate: 0.771901
Shader21: Tlb_access: 18056 Tlb_hit: 13871 Tlb_miss: 4185 Tlb_hit_rate: 0.768221
Shader22: Tlb_access: 18608 Tlb_hit: 14255 Tlb_miss: 4353 Tlb_hit_rate: 0.766068
Shader23: Tlb_access: 18080 Tlb_hit: 13975 Tlb_miss: 4105 Tlb_hit_rate: 0.772954
Shader24: Tlb_access: 19024 Tlb_hit: 14710 Tlb_miss: 4314 Tlb_hit_rate: 0.773234
Shader25: Tlb_access: 18688 Tlb_hit: 14485 Tlb_miss: 4203 Tlb_hit_rate: 0.775096
Shader26: Tlb_access: 18304 Tlb_hit: 13949 Tlb_miss: 4355 Tlb_hit_rate: 0.762074
Shader27: Tlb_access: 19152 Tlb_hit: 15246 Tlb_miss: 3906 Tlb_hit_rate: 0.796053
Tlb_tot_access: 517132 Tlb_tot_hit: 397967, Tlb_tot_miss: 119165, Tlb_tot_hit_rate: 0.769566
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1602 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader1: Tlb_validate: 1624 Tlb_invalidate: 798 Tlb_evict: 0 Tlb_page_evict: 798
Shader2: Tlb_validate: 1614 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader3: Tlb_validate: 1668 Tlb_invalidate: 815 Tlb_evict: 0 Tlb_page_evict: 815
Shader4: Tlb_validate: 1556 Tlb_invalidate: 758 Tlb_evict: 0 Tlb_page_evict: 758
Shader5: Tlb_validate: 1588 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader6: Tlb_validate: 1562 Tlb_invalidate: 758 Tlb_evict: 0 Tlb_page_evict: 758
Shader7: Tlb_validate: 1548 Tlb_invalidate: 750 Tlb_evict: 0 Tlb_page_evict: 750
Shader8: Tlb_validate: 1572 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader9: Tlb_validate: 1668 Tlb_invalidate: 814 Tlb_evict: 0 Tlb_page_evict: 814
Shader10: Tlb_validate: 1642 Tlb_invalidate: 806 Tlb_evict: 0 Tlb_page_evict: 806
Shader11: Tlb_validate: 1646 Tlb_invalidate: 798 Tlb_evict: 0 Tlb_page_evict: 798
Shader12: Tlb_validate: 1568 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader13: Tlb_validate: 1606 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader14: Tlb_validate: 1520 Tlb_invalidate: 742 Tlb_evict: 0 Tlb_page_evict: 742
Shader15: Tlb_validate: 1548 Tlb_invalidate: 751 Tlb_evict: 0 Tlb_page_evict: 751
Shader16: Tlb_validate: 1648 Tlb_invalidate: 807 Tlb_evict: 0 Tlb_page_evict: 807
Shader17: Tlb_validate: 1530 Tlb_invalidate: 742 Tlb_evict: 0 Tlb_page_evict: 742
Shader18: Tlb_validate: 1588 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader19: Tlb_validate: 1632 Tlb_invalidate: 798 Tlb_evict: 0 Tlb_page_evict: 798
Shader20: Tlb_validate: 1648 Tlb_invalidate: 807 Tlb_evict: 0 Tlb_page_evict: 807
Shader21: Tlb_validate: 1574 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader22: Tlb_validate: 1592 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader23: Tlb_validate: 1494 Tlb_invalidate: 727 Tlb_evict: 0 Tlb_page_evict: 727
Shader24: Tlb_validate: 1634 Tlb_invalidate: 799 Tlb_evict: 0 Tlb_page_evict: 799
Shader25: Tlb_validate: 1620 Tlb_invalidate: 791 Tlb_evict: 0 Tlb_page_evict: 791
Shader26: Tlb_validate: 1620 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader27: Tlb_validate: 1472 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Tlb_tot_valiate: 44584 Tlb_invalidate: 21747, Tlb_tot_evict: 0, Tlb_tot_evict page: 21747
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:4125 Page_hit: 3346 Page_miss: 779 Page_hit_rate: 0.811152
Shader1: Page_table_access:4376 Page_hit: 3639 Page_miss: 737 Page_hit_rate: 0.831581
Shader2: Page_table_access:4134 Page_hit: 3324 Page_miss: 810 Page_hit_rate: 0.804064
Shader3: Page_table_access:4297 Page_hit: 3513 Page_miss: 784 Page_hit_rate: 0.817547
Shader4: Page_table_access:4277 Page_hit: 3460 Page_miss: 817 Page_hit_rate: 0.808978
Shader5: Page_table_access:4252 Page_hit: 3495 Page_miss: 757 Page_hit_rate: 0.821966
Shader6: Page_table_access:4389 Page_hit: 3425 Page_miss: 964 Page_hit_rate: 0.780360
Shader7: Page_table_access:4052 Page_hit: 3159 Page_miss: 893 Page_hit_rate: 0.779615
Shader8: Page_table_access:4181 Page_hit: 3353 Page_miss: 828 Page_hit_rate: 0.801961
Shader9: Page_table_access:4354 Page_hit: 3541 Page_miss: 813 Page_hit_rate: 0.813275
Shader10: Page_table_access:4403 Page_hit: 3587 Page_miss: 816 Page_hit_rate: 0.814672
Shader11: Page_table_access:4229 Page_hit: 3454 Page_miss: 775 Page_hit_rate: 0.816742
Shader12: Page_table_access:4267 Page_hit: 3588 Page_miss: 679 Page_hit_rate: 0.840872
Shader13: Page_table_access:4433 Page_hit: 3601 Page_miss: 832 Page_hit_rate: 0.812317
Shader14: Page_table_access:4232 Page_hit: 3528 Page_miss: 704 Page_hit_rate: 0.833648
Shader15: Page_table_access:4333 Page_hit: 3660 Page_miss: 673 Page_hit_rate: 0.844680
Shader16: Page_table_access:4233 Page_hit: 3454 Page_miss: 779 Page_hit_rate: 0.815970
Shader17: Page_table_access:4294 Page_hit: 3424 Page_miss: 870 Page_hit_rate: 0.797392
Shader18: Page_table_access:4393 Page_hit: 3610 Page_miss: 783 Page_hit_rate: 0.821762
Shader19: Page_table_access:4251 Page_hit: 3560 Page_miss: 691 Page_hit_rate: 0.837450
Shader20: Page_table_access:4239 Page_hit: 3404 Page_miss: 835 Page_hit_rate: 0.803020
Shader21: Page_table_access:4185 Page_hit: 3444 Page_miss: 741 Page_hit_rate: 0.822939
Shader22: Page_table_access:4353 Page_hit: 3614 Page_miss: 739 Page_hit_rate: 0.830232
Shader23: Page_table_access:4105 Page_hit: 3329 Page_miss: 776 Page_hit_rate: 0.810962
Shader24: Page_table_access:4314 Page_hit: 3429 Page_miss: 885 Page_hit_rate: 0.794854
Shader25: Page_table_access:4203 Page_hit: 3468 Page_miss: 735 Page_hit_rate: 0.825125
Shader26: Page_table_access:4355 Page_hit: 3632 Page_miss: 723 Page_hit_rate: 0.833984
Shader27: Page_table_access:3906 Page_hit: 3016 Page_miss: 890 Page_hit_rate: 0.772145
Page_table_tot_access: 119165 Page_tot_hit: 97057, Page_tot_miss 22108, Page_tot_hit_rate: 0.814476 Page_tot_fault: 24 Page_tot_pending: 22084
Total_memory_access_page_fault: 24, Average_latency: 624611.250000
========================================Page thrashing statistics==============================
Page_validate: 2048 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.699696
[0-25]: 0.032609, [26-50]: 0.030264, [51-75]: 0.937127, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1345697 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(758.640808)
F:   223315----T:   225920 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225920----T:   234160 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234160----T:   236960 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236960----T:   244740 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244740----T:   247540 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   247540----T:   262766 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   262766----T:   265566 	 St: c0400000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   265566----T:   273346 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   273346----T:   275951 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275951----T:   284191 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284191----T:   286796 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286796----T:   302491 	 St: c0421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   303016----T:   305816 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   305816----T:   336069 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   336069----T:   338674 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338674----T:   369397 	 St: c0441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   370433----T:   373233 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   373233----T:   433598 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   433598----T:   436203 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436203----T:   497039 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   509855----T:   512655 	 St: c0100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   512655----T:   633273 	 St: c0102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   633273----T:   635878 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   635878----T:   756967 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   781144----T:   783944 	 St: c0200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   783944----T:   791724 	 St: c0202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   791724----T:   794329 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794329----T:   802569 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   803381----T:   806181 	 St: c0210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   806181----T:   813961 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   813961----T:   817391 	 St: c0220000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   817391----T:   831681 	 St: c0224000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   831681----T:   834286 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834286----T:   842526 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   842526----T:   845131 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845131----T:   860826 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860826----T:   863431 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863431----T:   894154 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   898120----T:   900725 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900725----T:   931448 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   932448----T:   935248 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   935248----T:   995613 	 St: c0282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   995613----T:   998218 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998218----T:  1059054 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1070885----T:  1073685 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1073685----T:  1194303 	 St: c0302000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  1194303----T:  1196908 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1196908----T:  1317997 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1345697----T:  1348302 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1345697----T:  1353937 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1356542----T:  1359147 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1356542----T:  1364782 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1367387----T:  1369992 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1367387----T:  1383082 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1385687----T:  1388292 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1385687----T:  1416410 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1419015----T:  1421620 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1419015----T:  1479851 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1482456----T:  1485061 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1482456----T:  1603545 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1606150----T:  1608755 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1606150----T:  1614390 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1616995----T:  1619600 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1616995----T:  1625235 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1627840----T:  1630445 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1627840----T:  1643535 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1646140----T:  1648745 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1646140----T:  1676863 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1679468----T:  1682073 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1679468----T:  1740304 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1742909----T:  1745514 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1742909----T:  1863057 	 St: 0 Sz: 1036288 	 Sm: 0 	 T: device_sync(81.126266)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1123547(cycle), 758.640808(us)
Tot_kernel_exec_time_and_fault_time: 2723027(cycle), 1838.640747(us)
Tot_memcpy_h2d_time: 1038519(cycle), 701.228210(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1038519(cycle), 701.228210(us)
Tot_devicesync_time: 519965(cycle), 351.090485(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 519965(cycle), 351.090485(us)
GPGPU-Sim: *** exit detected ***
