// Seed: 150819631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input tri1 id_6,
    id_16,
    input wire id_7,
    input wand id_8,
    output uwire id_9,
    output supply0 id_10,
    output wor id_11,
    output tri1 id_12,
    output wor id_13,
    input wire id_14
);
  wire id_17;
  genvar id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_18,
      id_16,
      id_18
  );
  assign id_13 = id_14;
endmodule
