library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all; 
 
entity counter is 
  port(
		aclr, enable : in  std_logic;  
      q    : out std_logic_vector(2 downto 0));  
end counter; 

architecture func of counter is 
 
  signal tmp: std_logic_vector(2 downto 0); 
  
  begin  
  
      process1: process (aclr) 
		
        begin  
          if (unsigned(aclr) = '1') then  
            tmp <= "000";  
          elsif (enable = '1') then  
            tmp <= unsigned(tmp) + 1; 
          end if;  
      end process;
		
      q <= tmp;  
		
end func; 