/*
 * Copyright (c) 2023, Texas Instruments Incorporated - http://www.ti.com
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ============ ti_msp_dl_config.h =============
 *  Configured MSPM0 DriverLib module declarations
 *
 *  DO NOT EDIT - This file is generated for the MSPM0G350X
 *  by the SysConfig tool.
 */
#ifndef ti_msp_dl_config_h
#define ti_msp_dl_config_h

#define CONFIG_MSPM0G350X
#define CONFIG_MSPM0G3507

#if defined(__ti_version__) || defined(__TI_COMPILER_VERSION__)
#define SYSCONFIG_WEAK __attribute__((weak))
#elif defined(__IAR_SYSTEMS_ICC__)
#define SYSCONFIG_WEAK __weak
#elif defined(__GNUC__)
#define SYSCONFIG_WEAK __attribute__((weak))
#endif

#include <ti/devices/msp/msp.h>
#include <ti/driverlib/driverlib.h>
#include <ti/driverlib/m0p/dl_core.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 *  ======== SYSCFG_DL_init ========
 *  Perform all required MSP DL initialization
 *
 *  This function should be called once at a point before any use of
 *  MSP DL.
 */


/* clang-format off */

#define POWER_STARTUP_DELAY                                                (16)


#define GPIO_HFXT_PORT                                                     GPIOA
#define GPIO_HFXIN_PIN                                             DL_GPIO_PIN_5
#define GPIO_HFXIN_IOMUX                                         (IOMUX_PINCM10)
#define GPIO_HFXOUT_PIN                                            DL_GPIO_PIN_6
#define GPIO_HFXOUT_IOMUX                                        (IOMUX_PINCM11)
#define CPUCLK_FREQ                                                     80000000



/* Defines for PWM_TB6612 */
#define PWM_TB6612_INST                                                    TIMG0
#define PWM_TB6612_INST_IRQHandler                              TIMG0_IRQHandler
#define PWM_TB6612_INST_INT_IRQN                                (TIMG0_INT_IRQn)
#define PWM_TB6612_INST_CLK_FREQ                                        40000000
/* GPIO defines for channel 0 */
#define GPIO_PWM_TB6612_C0_PORT                                            GPIOA
#define GPIO_PWM_TB6612_C0_PIN                                    DL_GPIO_PIN_12
#define GPIO_PWM_TB6612_C0_IOMUX                                 (IOMUX_PINCM34)
#define GPIO_PWM_TB6612_C0_IOMUX_FUNC                IOMUX_PINCM34_PF_TIMG0_CCP0
#define GPIO_PWM_TB6612_C0_IDX                               DL_TIMER_CC_0_INDEX
/* GPIO defines for channel 1 */
#define GPIO_PWM_TB6612_C1_PORT                                            GPIOA
#define GPIO_PWM_TB6612_C1_PIN                                    DL_GPIO_PIN_13
#define GPIO_PWM_TB6612_C1_IOMUX                                 (IOMUX_PINCM35)
#define GPIO_PWM_TB6612_C1_IOMUX_FUNC                IOMUX_PINCM35_PF_TIMG0_CCP1
#define GPIO_PWM_TB6612_C1_IDX                               DL_TIMER_CC_1_INDEX




/* Defines for QEI_ENCODER_LEFT */
#define QEI_ENCODER_LEFT_INST                                              TIMG8
#define QEI_ENCODER_LEFT_INST_IRQHandler                        TIMG8_IRQHandler
#define QEI_ENCODER_LEFT_INST_INT_IRQN                          (TIMG8_INT_IRQn)
/* Pin configuration defines for QEI_ENCODER_LEFT PHA Pin */
#define GPIO_QEI_ENCODER_LEFT_PHA_PORT                                     GPIOA
#define GPIO_QEI_ENCODER_LEFT_PHA_PIN                             DL_GPIO_PIN_26
#define GPIO_QEI_ENCODER_LEFT_PHA_IOMUX                          (IOMUX_PINCM59)
#define GPIO_QEI_ENCODER_LEFT_PHA_IOMUX_FUNC             IOMUX_PINCM59_PF_TIMG8_CCP0
/* Pin configuration defines for QEI_ENCODER_LEFT PHB Pin */
#define GPIO_QEI_ENCODER_LEFT_PHB_PORT                                     GPIOA
#define GPIO_QEI_ENCODER_LEFT_PHB_PIN                             DL_GPIO_PIN_27
#define GPIO_QEI_ENCODER_LEFT_PHB_IOMUX                          (IOMUX_PINCM60)
#define GPIO_QEI_ENCODER_LEFT_PHB_IOMUX_FUNC             IOMUX_PINCM60_PF_TIMG8_CCP1


/* Defines for TIMER_0 */
#define TIMER_0_INST                                                    (TIMG12)
#define TIMER_0_INST_IRQHandler                                TIMG12_IRQHandler
#define TIMER_0_INST_INT_IRQN                                  (TIMG12_INT_IRQn)
#define TIMER_0_INST_LOAD_VALUE                                        (799999U)




/* Defines for I2C_0 */
#define I2C_0_INST                                                          I2C0
#define I2C_0_INST_IRQHandler                                    I2C0_IRQHandler
#define I2C_0_INST_INT_IRQN                                        I2C0_INT_IRQn
#define I2C_0_BUS_SPEED_HZ                                                100000
#define GPIO_I2C_0_SDA_PORT                                                GPIOA
#define GPIO_I2C_0_SDA_PIN                                         DL_GPIO_PIN_0
#define GPIO_I2C_0_IOMUX_SDA                                      (IOMUX_PINCM1)
#define GPIO_I2C_0_IOMUX_SDA_FUNC                       IOMUX_PINCM1_PF_I2C0_SDA
#define GPIO_I2C_0_SCL_PORT                                                GPIOA
#define GPIO_I2C_0_SCL_PIN                                         DL_GPIO_PIN_1
#define GPIO_I2C_0_IOMUX_SCL                                      (IOMUX_PINCM2)
#define GPIO_I2C_0_IOMUX_SCL_FUNC                       IOMUX_PINCM2_PF_I2C0_SCL


/* Defines for UART_0 */
#define UART_0_INST                                                        UART0
#define UART_0_INST_FREQUENCY                                           40000000
#define UART_0_INST_IRQHandler                                  UART0_IRQHandler
#define UART_0_INST_INT_IRQN                                      UART0_INT_IRQn
#define GPIO_UART_0_RX_PORT                                                GPIOA
#define GPIO_UART_0_TX_PORT                                                GPIOA
#define GPIO_UART_0_RX_PIN                                        DL_GPIO_PIN_11
#define GPIO_UART_0_TX_PIN                                        DL_GPIO_PIN_10
#define GPIO_UART_0_IOMUX_RX                                     (IOMUX_PINCM22)
#define GPIO_UART_0_IOMUX_TX                                     (IOMUX_PINCM21)
#define GPIO_UART_0_IOMUX_RX_FUNC                      IOMUX_PINCM22_PF_UART0_RX
#define GPIO_UART_0_IOMUX_TX_FUNC                      IOMUX_PINCM21_PF_UART0_TX
#define UART_0_BAUD_RATE                                                  (9600)
#define UART_0_IBRD_40_MHZ_9600_BAUD                                       (260)
#define UART_0_FBRD_40_MHZ_9600_BAUD                                        (27)





/* Port definition for Pin Group LED_SIG_1 */
#define LED_SIG_1_PORT                                                   (GPIOA)

/* Defines for PIN_9: GPIOA.9 with pinCMx 20 on package pin 55 */
#define LED_SIG_1_PIN_9_PIN                                      (DL_GPIO_PIN_9)
#define LED_SIG_1_PIN_9_IOMUX                                    (IOMUX_PINCM20)
/* Port definition for Pin Group GPIO_MPU6050_INT */
#define GPIO_MPU6050_INT_PORT                                            (GPIOB)

/* Defines for PIN_MPU6050_INT: GPIOB.4 with pinCMx 17 on package pin 52 */
// pins affected by this interrupt request:["PIN_MPU6050_INT"]
#define GPIO_MPU6050_INT_INT_IRQN                               (GPIOB_INT_IRQn)
#define GPIO_MPU6050_INT_INT_IIDX               (DL_INTERRUPT_GROUP1_IIDX_GPIOB)
#define GPIO_MPU6050_INT_PIN_MPU6050_INT_IIDX                (DL_GPIO_IIDX_DIO4)
#define GPIO_MPU6050_INT_PIN_MPU6050_INT_PIN                     (DL_GPIO_PIN_4)
#define GPIO_MPU6050_INT_PIN_MPU6050_INT_IOMUX                   (IOMUX_PINCM17)
/* Port definition for Pin Group LED_SIG_2 */
#define LED_SIG_2_PORT                                                   (GPIOA)

/* Defines for PIN_29: GPIOA.29 with pinCMx 4 on package pin 36 */
#define LED_SIG_2_PIN_29_PIN                                    (DL_GPIO_PIN_29)
#define LED_SIG_2_PIN_29_IOMUX                                    (IOMUX_PINCM4)
/* Port definition for Pin Group GPIO_BTN_U8 */
#define GPIO_BTN_U8_PORT                                                 (GPIOA)

/* Defines for PIN_BTN_U8: GPIOA.8 with pinCMx 19 on package pin 54 */
#define GPIO_BTN_U8_PIN_BTN_U8_PIN                               (DL_GPIO_PIN_8)
#define GPIO_BTN_U8_PIN_BTN_U8_IOMUX                             (IOMUX_PINCM19)
/* Port definition for Pin Group GPIO_BTN_U10 */
#define GPIO_BTN_U10_PORT                                                (GPIOB)

/* Defines for PIN_BTN_U10: GPIOB.20 with pinCMx 48 on package pin 19 */
#define GPIO_BTN_U10_PIN_BTN_U10_PIN                            (DL_GPIO_PIN_20)
#define GPIO_BTN_U10_PIN_BTN_U10_IOMUX                           (IOMUX_PINCM48)
/* Port definition for Pin Group GPIO_BTN_U11 */
#define GPIO_BTN_U11_PORT                                                (GPIOB)

/* Defines for PIN_BTN_U11: GPIOB.9 with pinCMx 26 on package pin 61 */
#define GPIO_BTN_U11_PIN_BTN_U11_PIN                             (DL_GPIO_PIN_9)
#define GPIO_BTN_U11_PIN_BTN_U11_IOMUX                           (IOMUX_PINCM26)
/* Port definition for Pin Group GPIO_BTN_U12 */
#define GPIO_BTN_U12_PORT                                                (GPIOB)

/* Defines for PIN_BTN_U12: GPIOB.8 with pinCMx 25 on package pin 60 */
#define GPIO_BTN_U12_PIN_BTN_U12_PIN                             (DL_GPIO_PIN_8)
#define GPIO_BTN_U12_PIN_BTN_U12_IOMUX                           (IOMUX_PINCM25)
/* Port definition for Pin Group GPIO_TRK_CH0 */
#define GPIO_TRK_CH0_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH0: GPIOB.25 with pinCMx 56 on package pin 27 */
#define GPIO_TRK_CH0_PIN_TRK_CH0_PIN                            (DL_GPIO_PIN_25)
#define GPIO_TRK_CH0_PIN_TRK_CH0_IOMUX                           (IOMUX_PINCM56)
/* Port definition for Pin Group GPIO_TRK_CH1 */
#define GPIO_TRK_CH1_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH1: GPIOB.18 with pinCMx 44 on package pin 15 */
#define GPIO_TRK_CH1_PIN_TRK_CH1_PIN                            (DL_GPIO_PIN_18)
#define GPIO_TRK_CH1_PIN_TRK_CH1_IOMUX                           (IOMUX_PINCM44)
/* Port definition for Pin Group GPIO_TRK_CH2 */
#define GPIO_TRK_CH2_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH2: GPIOB.21 with pinCMx 49 on package pin 20 */
#define GPIO_TRK_CH2_PIN_TRK_CH2_PIN                            (DL_GPIO_PIN_21)
#define GPIO_TRK_CH2_PIN_TRK_CH2_IOMUX                           (IOMUX_PINCM49)
/* Port definition for Pin Group GPIO_TRK_CH3 */
#define GPIO_TRK_CH3_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH3: GPIOB.22 with pinCMx 50 on package pin 21 */
#define GPIO_TRK_CH3_PIN_TRK_CH3_PIN                            (DL_GPIO_PIN_22)
#define GPIO_TRK_CH3_PIN_TRK_CH3_IOMUX                           (IOMUX_PINCM50)
/* Port definition for Pin Group GPIO_TRK_CH4 */
#define GPIO_TRK_CH4_PORT                                                (GPIOA)

/* Defines for PIN_TRK_CH4: GPIOA.30 with pinCMx 5 on package pin 37 */
#define GPIO_TRK_CH4_PIN_TRK_CH4_PIN                            (DL_GPIO_PIN_30)
#define GPIO_TRK_CH4_PIN_TRK_CH4_IOMUX                            (IOMUX_PINCM5)
/* Port definition for Pin Group BUZZER */
#define BUZZER_PORT                                                      (GPIOA)

/* Defines for PIN_7: GPIOA.7 with pinCMx 14 on package pin 49 */
#define BUZZER_PIN_7_PIN                                         (DL_GPIO_PIN_7)
#define BUZZER_PIN_7_IOMUX                                       (IOMUX_PINCM14)
/* Port definition for Pin Group GPIO_TRK_CH5 */
#define GPIO_TRK_CH5_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH5: GPIOB.0 with pinCMx 12 on package pin 47 */
#define GPIO_TRK_CH5_PIN_TRK_CH5_PIN                             (DL_GPIO_PIN_0)
#define GPIO_TRK_CH5_PIN_TRK_CH5_IOMUX                           (IOMUX_PINCM12)
/* Port definition for Pin Group GPIO_TRK_CH6 */
#define GPIO_TRK_CH6_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH6: GPIOB.1 with pinCMx 13 on package pin 48 */
#define GPIO_TRK_CH6_PIN_TRK_CH6_PIN                             (DL_GPIO_PIN_1)
#define GPIO_TRK_CH6_PIN_TRK_CH6_IOMUX                           (IOMUX_PINCM13)
/* Port definition for Pin Group GPIO_TRK_CH7 */
#define GPIO_TRK_CH7_PORT                                                (GPIOB)

/* Defines for PIN_TRK_CH7: GPIOB.10 with pinCMx 27 on package pin 62 */
#define GPIO_TRK_CH7_PIN_TRK_CH7_PIN                            (DL_GPIO_PIN_10)
#define GPIO_TRK_CH7_PIN_TRK_CH7_IOMUX                           (IOMUX_PINCM27)
/* Port definition for Pin Group GPIO_OLED_SW_I2C */
#define GPIO_OLED_SW_I2C_PORT                                            (GPIOA)

/* Defines for PIN_OLED_SDA: GPIOA.28 with pinCMx 3 on package pin 35 */
#define GPIO_OLED_SW_I2C_PIN_OLED_SDA_PIN                       (DL_GPIO_PIN_28)
#define GPIO_OLED_SW_I2C_PIN_OLED_SDA_IOMUX                       (IOMUX_PINCM3)
/* Defines for PIN_OLED_SCL: GPIOA.31 with pinCMx 6 on package pin 39 */
#define GPIO_OLED_SW_I2C_PIN_OLED_SCL_PIN                       (DL_GPIO_PIN_31)
#define GPIO_OLED_SW_I2C_PIN_OLED_SCL_IOMUX                       (IOMUX_PINCM6)
/* Defines for PIN_AIN1: GPIOB.17 with pinCMx 43 on package pin 14 */
#define GPIO_TB6612_PIN_AIN1_PORT                                        (GPIOB)
#define GPIO_TB6612_PIN_AIN1_PIN                                (DL_GPIO_PIN_17)
#define GPIO_TB6612_PIN_AIN1_IOMUX                               (IOMUX_PINCM43)
/* Defines for PIN_AIN2: GPIOB.19 with pinCMx 45 on package pin 16 */
#define GPIO_TB6612_PIN_AIN2_PORT                                        (GPIOB)
#define GPIO_TB6612_PIN_AIN2_PIN                                (DL_GPIO_PIN_19)
#define GPIO_TB6612_PIN_AIN2_IOMUX                               (IOMUX_PINCM45)
/* Defines for PIN_BIN1: GPIOA.16 with pinCMx 38 on package pin 9 */
#define GPIO_TB6612_PIN_BIN1_PORT                                        (GPIOA)
#define GPIO_TB6612_PIN_BIN1_PIN                                (DL_GPIO_PIN_16)
#define GPIO_TB6612_PIN_BIN1_IOMUX                               (IOMUX_PINCM38)
/* Defines for PIN_BIN2: GPIOB.24 with pinCMx 52 on package pin 23 */
#define GPIO_TB6612_PIN_BIN2_PORT                                        (GPIOB)
#define GPIO_TB6612_PIN_BIN2_PIN                                (DL_GPIO_PIN_24)
#define GPIO_TB6612_PIN_BIN2_IOMUX                               (IOMUX_PINCM52)
/* Port definition for Pin Group GPIO_ENCODER_RIGHT */
#define GPIO_ENCODER_RIGHT_PORT                                          (GPIOA)

/* Defines for PIN_RIGHT_A: GPIOA.25 with pinCMx 55 on package pin 26 */
// pins affected by this interrupt request:["PIN_RIGHT_A","PIN_RIGHT_B"]
#define GPIO_ENCODER_RIGHT_INT_IRQN                             (GPIOA_INT_IRQn)
#define GPIO_ENCODER_RIGHT_INT_IIDX             (DL_INTERRUPT_GROUP1_IIDX_GPIOA)
#define GPIO_ENCODER_RIGHT_PIN_RIGHT_A_IIDX                 (DL_GPIO_IIDX_DIO25)
#define GPIO_ENCODER_RIGHT_PIN_RIGHT_A_PIN                      (DL_GPIO_PIN_25)
#define GPIO_ENCODER_RIGHT_PIN_RIGHT_A_IOMUX                     (IOMUX_PINCM55)
/* Defines for PIN_RIGHT_B: GPIOA.14 with pinCMx 36 on package pin 7 */
#define GPIO_ENCODER_RIGHT_PIN_RIGHT_B_IIDX                 (DL_GPIO_IIDX_DIO14)
#define GPIO_ENCODER_RIGHT_PIN_RIGHT_B_PIN                      (DL_GPIO_PIN_14)
#define GPIO_ENCODER_RIGHT_PIN_RIGHT_B_IOMUX                     (IOMUX_PINCM36)

/* clang-format on */

void SYSCFG_DL_init(void);
void SYSCFG_DL_initPower(void);
void SYSCFG_DL_GPIO_init(void);
void SYSCFG_DL_SYSCTL_init(void);
void SYSCFG_DL_PWM_TB6612_init(void);
void SYSCFG_DL_QEI_ENCODER_LEFT_init(void);
void SYSCFG_DL_TIMER_0_init(void);
void SYSCFG_DL_I2C_0_init(void);
void SYSCFG_DL_UART_0_init(void);


bool SYSCFG_DL_saveConfiguration(void);
bool SYSCFG_DL_restoreConfiguration(void);

#ifdef __cplusplus
}
#endif

#endif /* ti_msp_dl_config_h */
