Warning (10268): Verilog HDL information at sequence generator.v(39): always construct contains both blocking and non-blocking assignments File: G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v Line: 39
