Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 14:55:05 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0                 9930        0.049        0.000                      0                 9930        1.646        0.000                       0                  9295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.192        0.000                      0                 9930        0.049        0.000                      0                 9930        1.646        0.000                       0                  9295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 4.183ns (87.771%)  route 0.583ns (12.229%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  sum_cm_ch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.433     4.757 r  sum_cm_ch_reg[4]/Q
                         net (fo=2, routed)           0.575     5.332    sum_cm_ch[4]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  sum_cm_ch_cl[7]_i_5/O
                         net (fo=1, routed)           0.000     5.437    sum_cm_ch_cl[7]_i_5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.877 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.975 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.975    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.073 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.171 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.171    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.269 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.367 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.367    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.465 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.465    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.563 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.661 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.759 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.857 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.955 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.053 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.151 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.249 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.347 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.445 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.543 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.641 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.739 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.837 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.935 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.935    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.033 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.041    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.139 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.237 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.335 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.433 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.433    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.531    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.727    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.825    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.090 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.090    sum_cm_ch_cl00_out[129]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 4.178ns (87.759%)  route 0.583ns (12.241%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  sum_cm_ch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.433     4.757 r  sum_cm_ch_reg[4]/Q
                         net (fo=2, routed)           0.575     5.332    sum_cm_ch[4]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  sum_cm_ch_cl[7]_i_5/O
                         net (fo=1, routed)           0.000     5.437    sum_cm_ch_cl[7]_i_5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.877 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.975 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.975    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.073 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.171 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.171    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.269 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.367 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.367    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.465 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.465    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.563 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.661 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.759 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.857 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.955 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.053 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.151 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.249 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.347 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.445 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.543 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.641 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.739 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.837 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.935 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.935    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.033 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.041    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.139 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.237 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.335 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.433 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.433    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.531    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.727    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.825    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.085 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.085    sum_cm_ch_cl00_out[131]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 4.290ns (90.001%)  route 0.477ns (9.999%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.469     5.172    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.277 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.277    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.029    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.129 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.129    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.229 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.329 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.429 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.529 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.629 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.729 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.829 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.091 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.091    sum_cm_ch01_out[131]
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.101     9.325    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 4.285ns (89.990%)  route 0.477ns (10.010%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.469     5.172    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.277 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.277    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.029    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.129 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.129    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.229 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.329 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.429 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.529 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.629 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.729 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.829 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.086 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.086    sum_cm_ch01_out[129]
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.101     9.325    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 4.118ns (87.602%)  route 0.583ns (12.398%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  sum_cm_ch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.433     4.757 r  sum_cm_ch_reg[4]/Q
                         net (fo=2, routed)           0.575     5.332    sum_cm_ch[4]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  sum_cm_ch_cl[7]_i_5/O
                         net (fo=1, routed)           0.000     5.437    sum_cm_ch_cl[7]_i_5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.877 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.975 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.975    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.073 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.171 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.171    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.269 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.367 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.367    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.465 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.465    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.563 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.661 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.759 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.857 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.955 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.053 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.151 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.249 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.347 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.445 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.543 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.641 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.739 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.837 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.935 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.935    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.033 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.041    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.139 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.237 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.335 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.433 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.433    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.531    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.727    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.825    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.025 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.025    sum_cm_ch_cl00_out[130]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 4.099ns (87.552%)  route 0.583ns (12.448%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  sum_cm_ch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.433     4.757 r  sum_cm_ch_reg[4]/Q
                         net (fo=2, routed)           0.575     5.332    sum_cm_ch[4]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  sum_cm_ch_cl[7]_i_5/O
                         net (fo=1, routed)           0.000     5.437    sum_cm_ch_cl[7]_i_5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.877 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.975 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.975    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.073 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.171 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.171    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.269 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.367 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.367    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.465 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.465    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.563 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.661 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.759 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.857 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.955 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.053 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.151 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.249 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.347 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.445 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.543 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.641 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.739 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.837 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.935 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.935    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.033 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.041    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.139 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.237 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.335 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.433 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.433    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.531    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.727    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.825    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.006 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.006    sum_cm_ch_cl00_out[128]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 4.085ns (87.515%)  route 0.583ns (12.485%))
  Logic Levels:           32  (CARRY4=31 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  sum_cm_ch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.433     4.757 r  sum_cm_ch_reg[4]/Q
                         net (fo=2, routed)           0.575     5.332    sum_cm_ch[4]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  sum_cm_ch_cl[7]_i_5/O
                         net (fo=1, routed)           0.000     5.437    sum_cm_ch_cl[7]_i_5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.877 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.975 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.975    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.073 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.171 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.171    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.269 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.367 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.367    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.465 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.465    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.563 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.661 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.759 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.857 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.955 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.053 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.151 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.249 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.347 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.445 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.543 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.641 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.739 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.837 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.935 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.935    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.033 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.041    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.139 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.237 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.335 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.433 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.433    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.531    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.727    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.992 r  sum_cm_ch_cl_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.992    sum_cm_ch_cl00_out[125]
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[125]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 4.080ns (87.501%)  route 0.583ns (12.499%))
  Logic Levels:           32  (CARRY4=31 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  sum_cm_ch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.433     4.757 r  sum_cm_ch_reg[4]/Q
                         net (fo=2, routed)           0.575     5.332    sum_cm_ch[4]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  sum_cm_ch_cl[7]_i_5/O
                         net (fo=1, routed)           0.000     5.437    sum_cm_ch_cl[7]_i_5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.877 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.975 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.975    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.073 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.171 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.171    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.269 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.367 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.367    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.465 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.465    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.563 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.661 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.661    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.759 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.857 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.955 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.053 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.151 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.249 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.347 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.445 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.543 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.641 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.739 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.837 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.935 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.935    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.033 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.041    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.139 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.237 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.335 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.433 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.433    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.531    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.727    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.987 r  sum_cm_ch_cl_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.987    sum_cm_ch_cl00_out[127]
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[127]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 4.227ns (89.867%)  route 0.477ns (10.133%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.469     5.172    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.277 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.277    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.029    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.129 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.129    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.229 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.329 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.429 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.529 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.629 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.729 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.829 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.028 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.028    sum_cm_ch01_out[130]
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[130]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.101     9.325    sum_cm_ch_reg[130]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 4.206ns (89.822%)  route 0.477ns (10.178%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.469     5.172    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.277 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.277    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.621 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.721 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.821 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.921 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.021 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.029    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.129 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.129    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.229 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.329 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.429 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.529 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.629 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.629    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.729 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.829 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.007 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.007    sum_cm_ch01_out[128]
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[128]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.101     9.325    sum_cm_ch_reg[128]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.066%)  route 0.200ns (60.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.551     1.526    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r_reg[3]/Q
                         net (fo=1, routed)           0.200     1.854    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r[3]
    SLICE_X53Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.813     2.037    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.021     1.804    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sum_0_tmp_1r_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.588%)  route 0.204ns (61.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.558     1.533    clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  sum_0_tmp_1r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sum_0_tmp_1r_reg[57]/Q
                         net (fo=1, routed)           0.204     1.865    sum_0_tmp_1r[57]
    SLICE_X52Y7          FDRE                                         r  mult_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.822     2.046    clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  mult_out_reg[57]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X52Y7          FDRE (Hold_fdre_C_D)         0.017     1.809    mult_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[63]_srl3___mult_cl_out_3r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.672%)  route 0.117ns (45.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.558     1.533    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X44Y10         FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  u_kara_mult_66bit_cl/mult_out_reg[63]/Q
                         net (fo=2, routed)           0.117     1.791    mult_cl_out[63]
    SLICE_X46Y10         SRL16E                                       r  mult_cl_out_3r_reg[63]_srl3___mult_cl_out_3r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.825     2.049    clk_IBUF_BUFG
    SLICE_X46Y10         SRL16E                                       r  mult_cl_out_3r_reg[63]_srl3___mult_cl_out_3r_reg_r/CLK
                         clock pessimism             -0.500     1.549    
    SLICE_X46Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.732    mult_cl_out_3r_reg[63]_srl3___mult_cl_out_3r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.452%)  route 0.171ns (53.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.554     1.529    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[4]/Q
                         net (fo=1, routed)           0.171     1.848    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg_n_0_[4]
    SLICE_X50Y16         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.816     2.040    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[21]/C
                         clock pessimism             -0.254     1.786    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.000     1.786    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_out_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_ch_out_1r_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.113%)  route 0.191ns (59.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.547     1.522    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  u_kara_mult_66bit_ch/mult_out_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  u_kara_mult_66bit_ch/mult_out_reg[77]/Q
                         net (fo=1, routed)           0.191     1.841    mult_ch_out[77]
    SLICE_X49Y21         FDRE                                         r  mult_ch_out_1r_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.815     2.039    clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  mult_ch_out_1r_reg[77]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)        -0.006     1.779    mult_ch_out_1r_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.273%)  route 0.179ns (54.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.554     1.529    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.856    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg_n_0_[3]
    SLICE_X50Y16         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.816     2.040    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[20]/C
                         clock pessimism             -0.254     1.786    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.007     1.793    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.330%)  route 0.215ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.555     1.530    clk_IBUF_BUFG
    SLICE_X49Y13         FDRE                                         r  sum_1_tmp_1r_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sum_1_tmp_1r_reg[51]/Q
                         net (fo=1, routed)           0.215     1.873    sum_1_tmp_1r[51]
    SLICE_X53Y13         FDRE                                         r  mult_out_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.818     2.042    clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  mult_out_reg[115]/C
                         clock pessimism             -0.254     1.788    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.019     1.807    mult_out_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.994%)  route 0.181ns (55.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.555     1.530    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X46Y16         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.148     1.678 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[7]/Q
                         net (fo=1, routed)           0.181     1.859    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg_n_0_[7]
    SLICE_X50Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.815     2.039    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[24]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.007     1.792    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sum_0_tmp_1r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.023%)  route 0.209ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.559     1.534    clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  sum_0_tmp_1r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  sum_0_tmp_1r_reg[31]/Q
                         net (fo=1, routed)           0.209     1.871    sum_0_tmp_1r[31]
    SLICE_X50Y2          FDRE                                         r  mult_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.824     2.048    clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  mult_out_reg[31]/C
                         clock pessimism             -0.254     1.794    
    SLICE_X50Y2          FDRE (Hold_fdre_C_D)         0.009     1.803    mult_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.214%)  route 0.207ns (61.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.549     1.524    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[13]/Q
                         net (fo=1, routed)           0.207     1.859    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg_n_0_[13]
    SLICE_X50Y22         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.810     2.034    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[47]/C
                         clock pessimism             -0.254     1.780    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.011     1.791    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y11   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y1    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y6    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y4    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y7    u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y1    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y10   u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y2    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[21]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[22]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[23]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[24]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y32  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[33]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X36Y28  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[16]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[50]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[51]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[52]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[53]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[56]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y21  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[10]_srl2___mult_cl_out_2r_reg_r/CLK



