blk_mem_gen_30.v,verilog,xil_defaultlib,../../../../soundSteering.gen/sources_1/ip/blk_mem_gen_30/sim/blk_mem_gen_30.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
