<stg><name>DECIMATOR</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2">
<![CDATA[
entry:5 %mod_value_2_load = load i2 %mod_value_2

]]></Node>
<StgValue><ssdm name="mod_value_2_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:6 %switch_ln64 = switch i2 %mod_value_2_load, void %if.else24.i, i2 0, void %if.then.i, i2 1, void %if.then15.i, i2 2, void %if.then21.i

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then21.i:0 %input_r_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
if.then21.i:1 %p_ZL19H_filter_FIR_dec_42_0_load = load i32 %p_ZL19H_filter_FIR_dec_42_0

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_42_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
if.then21.i:2 %p_ZL19H_filter_FIR_dec_42_1_load = load i32 %p_ZL19H_filter_FIR_dec_42_1

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_42_1_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
if.then21.i:3 %p_ZL19H_filter_FIR_dec_42_2_load = load i32 %p_ZL19H_filter_FIR_dec_42_2

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_42_2_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
if.then21.i:4 %p_ZL19H_filter_FIR_dec_42_3_load = load i32 %p_ZL19H_filter_FIR_dec_42_3

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_42_3_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="144" op_0_bw="144" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="13" op_7_bw="14" op_8_bw="13" op_9_bw="10" op_10_bw="16">
<![CDATA[
if.then21.i:5 %call_ret6_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_dec_42_0_load, i32 %p_ZL19H_filter_FIR_dec_42_1_load, i32 %p_ZL19H_filter_FIR_dec_42_2_load, i32 %p_ZL19H_filter_FIR_dec_42_3_load, i10 50, i13 8105, i14 8285, i13 8105, i10 50, i16 %input_r_read_3

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then15.i:0 %input_r_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
if.then15.i:1 %p_ZL19H_filter_FIR_dec_43_0_load = load i32 %p_ZL19H_filter_FIR_dec_43_0

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_43_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
if.then15.i:2 %p_ZL19H_filter_FIR_dec_43_1_load = load i32 %p_ZL19H_filter_FIR_dec_43_1

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_43_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
if.then15.i:3 %p_ZL19H_filter_FIR_dec_43_2_load = load i32 %p_ZL19H_filter_FIR_dec_43_2

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_43_2_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
if.then15.i:4 %p_ZL19H_filter_FIR_dec_43_3_load = load i32 %p_ZL19H_filter_FIR_dec_43_3

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_43_3_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="144" op_0_bw="144" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="13" op_7_bw="14" op_8_bw="13" op_9_bw="10" op_10_bw="16">
<![CDATA[
if.then15.i:5 %call_ret5_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_dec_43_0_load, i32 %p_ZL19H_filter_FIR_dec_43_1_load, i32 %p_ZL19H_filter_FIR_dec_43_2_load, i32 %p_ZL19H_filter_FIR_dec_43_3_load, i10 562, i13 2100, i14 7338, i13 7105, i10 247, i16 %input_r_read_2

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="144" op_0_bw="144" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="13" op_7_bw="14" op_8_bw="13" op_9_bw="10" op_10_bw="16">
<![CDATA[
if.then21.i:5 %call_ret6_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_dec_42_0_load, i32 %p_ZL19H_filter_FIR_dec_42_1_load, i32 %p_ZL19H_filter_FIR_dec_42_2_load, i32 %p_ZL19H_filter_FIR_dec_42_3_load, i10 50, i13 8105, i14 8285, i13 8105, i10 50, i16 %input_r_read_3

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="144">
<![CDATA[
if.then21.i:6 %newret51_i = extractvalue i144 %call_ret6_i

]]></Node>
<StgValue><ssdm name="newret51_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="144">
<![CDATA[
if.then21.i:7 %newret53_i = extractvalue i144 %call_ret6_i

]]></Node>
<StgValue><ssdm name="newret53_i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="144">
<![CDATA[
if.then21.i:8 %newret55_i = extractvalue i144 %call_ret6_i

]]></Node>
<StgValue><ssdm name="newret55_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="144">
<![CDATA[
if.then21.i:9 %newret57_i = extractvalue i144 %call_ret6_i

]]></Node>
<StgValue><ssdm name="newret57_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="144">
<![CDATA[
if.then21.i:10 %newret59_i = extractvalue i144 %call_ret6_i

]]></Node>
<StgValue><ssdm name="newret59_i"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then21.i:11 %store_ln74 = store i32 %newret53_i, i32 %p_ZL19H_filter_FIR_dec_42_0

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then21.i:12 %store_ln74 = store i32 %newret55_i, i32 %p_ZL19H_filter_FIR_dec_42_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then21.i:13 %store_ln74 = store i32 %newret57_i, i32 %p_ZL19H_filter_FIR_dec_42_2

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then21.i:14 %store_ln74 = store i32 %newret59_i, i32 %p_ZL19H_filter_FIR_dec_42_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then21.i:15 %store_ln74 = store i16 %newret51_i, i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then21.i:16 %br_ln77 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="144" op_0_bw="144" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="13" op_7_bw="14" op_8_bw="13" op_9_bw="10" op_10_bw="16">
<![CDATA[
if.then15.i:5 %call_ret5_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_dec_43_0_load, i32 %p_ZL19H_filter_FIR_dec_43_1_load, i32 %p_ZL19H_filter_FIR_dec_43_2_load, i32 %p_ZL19H_filter_FIR_dec_43_3_load, i10 562, i13 2100, i14 7338, i13 7105, i10 247, i16 %input_r_read_2

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="144">
<![CDATA[
if.then15.i:6 %newret41_i = extractvalue i144 %call_ret5_i

]]></Node>
<StgValue><ssdm name="newret41_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="144">
<![CDATA[
if.then15.i:7 %newret43_i = extractvalue i144 %call_ret5_i

]]></Node>
<StgValue><ssdm name="newret43_i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="144">
<![CDATA[
if.then15.i:8 %newret45_i = extractvalue i144 %call_ret5_i

]]></Node>
<StgValue><ssdm name="newret45_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="144">
<![CDATA[
if.then15.i:9 %newret47_i = extractvalue i144 %call_ret5_i

]]></Node>
<StgValue><ssdm name="newret47_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="144">
<![CDATA[
if.then15.i:10 %newret49_i = extractvalue i144 %call_ret5_i

]]></Node>
<StgValue><ssdm name="newret49_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15.i:11 %store_ln70 = store i32 %newret43_i, i32 %p_ZL19H_filter_FIR_dec_43_0

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15.i:12 %store_ln70 = store i32 %newret45_i, i32 %p_ZL19H_filter_FIR_dec_43_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15.i:13 %store_ln70 = store i32 %newret47_i, i32 %p_ZL19H_filter_FIR_dec_43_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15.i:14 %store_ln70 = store i32 %newret49_i, i32 %p_ZL19H_filter_FIR_dec_43_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then15.i:15 %store_ln70 = store i16 %newret41_i, i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then15.i:16 %br_ln72 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:0 %input_r_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:1 %p_ZL19H_filter_FIR_dec_40_0_load = load i32 %p_ZL19H_filter_FIR_dec_40_0

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_40_0_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:2 %p_ZL19H_filter_FIR_dec_40_1_load = load i32 %p_ZL19H_filter_FIR_dec_40_1

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_40_1_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:3 %p_ZL19H_filter_FIR_dec_40_2_load = load i32 %p_ZL19H_filter_FIR_dec_40_2

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_40_2_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:4 %p_ZL19H_filter_FIR_dec_40_3_load = load i32 %p_ZL19H_filter_FIR_dec_40_3

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_40_3_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:5 %p_ZL19H_filter_FIR_dec_40_4_load = load i32 %p_ZL19H_filter_FIR_dec_40_4

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_40_4_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="176" op_0_bw="176" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="16">
<![CDATA[
if.then.i:6 %call_ret_i = call i176 @FIR_filter.2, i32 %p_ZL19H_filter_FIR_dec_40_0_load, i32 %p_ZL19H_filter_FIR_dec_40_1_load, i32 %p_ZL19H_filter_FIR_dec_40_2_load, i32 %p_ZL19H_filter_FIR_dec_40_3_load, i32 %p_ZL19H_filter_FIR_dec_40_4_load, i16 %input_r_read_1

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="176" op_0_bw="176" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="16">
<![CDATA[
if.then.i:6 %call_ret_i = call i176 @FIR_filter.2, i32 %p_ZL19H_filter_FIR_dec_40_0_load, i32 %p_ZL19H_filter_FIR_dec_40_1_load, i32 %p_ZL19H_filter_FIR_dec_40_2_load, i32 %p_ZL19H_filter_FIR_dec_40_3_load, i32 %p_ZL19H_filter_FIR_dec_40_4_load, i16 %input_r_read_1

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="176">
<![CDATA[
if.then.i:7 %newret_i = extractvalue i176 %call_ret_i

]]></Node>
<StgValue><ssdm name="newret_i"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="176">
<![CDATA[
if.then.i:8 %newret31_i = extractvalue i176 %call_ret_i

]]></Node>
<StgValue><ssdm name="newret31_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="176">
<![CDATA[
if.then.i:9 %newret33_i = extractvalue i176 %call_ret_i

]]></Node>
<StgValue><ssdm name="newret33_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="176">
<![CDATA[
if.then.i:10 %newret35_i = extractvalue i176 %call_ret_i

]]></Node>
<StgValue><ssdm name="newret35_i"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="176">
<![CDATA[
if.then.i:11 %newret37_i = extractvalue i176 %call_ret_i

]]></Node>
<StgValue><ssdm name="newret37_i"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="176">
<![CDATA[
if.then.i:12 %newret39_i = extractvalue i176 %call_ret_i

]]></Node>
<StgValue><ssdm name="newret39_i"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:13 %store_ln65 = store i32 %newret31_i, i32 %p_ZL19H_filter_FIR_dec_40_0

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:14 %store_ln65 = store i32 %newret33_i, i32 %p_ZL19H_filter_FIR_dec_40_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:15 %store_ln65 = store i32 %newret35_i, i32 %p_ZL19H_filter_FIR_dec_40_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:16 %store_ln65 = store i32 %newret37_i, i32 %p_ZL19H_filter_FIR_dec_40_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:17 %store_ln65 = store i32 %newret39_i, i32 %p_ZL19H_filter_FIR_dec_40_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
if.then.i:20 %y1_phase3_load = load i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="y1_phase3_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:22 %add_ln66_1 = add i16 %y1_phase3_load, i16 %newret_i

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
if.then.i:18 %y1_phase1_load = load i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="y1_phase1_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
if.then.i:19 %y1_phase2_load = load i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="y1_phase2_load"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:21 %add_ln66 = add i16 %y1_phase1_load, i16 %y1_phase2_load

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:23 %add_ln66_2 = add i16 %add_ln66_1, i16 %add_ln66

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i:24 %write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %dec_out, i16 %add_ln66_2

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:25 %br_ln68 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
DECIMATOR.exit:0 %storemerge2_i = phi i2 1, void %if.then.i, i2 2, void %if.then15.i, i2 0, void %if.else24.i, i2 3, void %if.then21.i

]]></Node>
<StgValue><ssdm name="storemerge2_i"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
DECIMATOR.exit:1 %store_ln0 = store i2 %storemerge2_i, i2 %mod_value_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
DECIMATOR.exit:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else24.i:0 %input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
if.else24.i:1 %p_ZL19H_filter_FIR_dec_41_0_load = load i32 %p_ZL19H_filter_FIR_dec_41_0

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_41_0_load"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
if.else24.i:2 %p_ZL19H_filter_FIR_dec_41_1_load = load i32 %p_ZL19H_filter_FIR_dec_41_1

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_41_1_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
if.else24.i:3 %p_ZL19H_filter_FIR_dec_41_2_load = load i32 %p_ZL19H_filter_FIR_dec_41_2

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_41_2_load"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
if.else24.i:4 %p_ZL19H_filter_FIR_dec_41_3_load = load i32 %p_ZL19H_filter_FIR_dec_41_3

]]></Node>
<StgValue><ssdm name="p_ZL19H_filter_FIR_dec_41_3_load"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="144" op_0_bw="144" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="13" op_7_bw="14" op_8_bw="13" op_9_bw="10" op_10_bw="16">
<![CDATA[
if.else24.i:5 %call_ret4_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_dec_41_0_load, i32 %p_ZL19H_filter_FIR_dec_41_1_load, i32 %p_ZL19H_filter_FIR_dec_41_2_load, i32 %p_ZL19H_filter_FIR_dec_41_3_load, i10 247, i13 7105, i14 7338, i13 2100, i10 562, i16 %input_r_read

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="144" op_0_bw="144" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="13" op_7_bw="14" op_8_bw="13" op_9_bw="10" op_10_bw="16">
<![CDATA[
if.else24.i:5 %call_ret4_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_dec_41_0_load, i32 %p_ZL19H_filter_FIR_dec_41_1_load, i32 %p_ZL19H_filter_FIR_dec_41_2_load, i32 %p_ZL19H_filter_FIR_dec_41_3_load, i10 247, i13 7105, i14 7338, i13 2100, i10 562, i16 %input_r_read

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="144">
<![CDATA[
if.else24.i:6 %newret61_i = extractvalue i144 %call_ret4_i

]]></Node>
<StgValue><ssdm name="newret61_i"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="144">
<![CDATA[
if.else24.i:7 %newret63_i = extractvalue i144 %call_ret4_i

]]></Node>
<StgValue><ssdm name="newret63_i"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="144">
<![CDATA[
if.else24.i:8 %newret65_i = extractvalue i144 %call_ret4_i

]]></Node>
<StgValue><ssdm name="newret65_i"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="144">
<![CDATA[
if.else24.i:9 %newret67_i = extractvalue i144 %call_ret4_i

]]></Node>
<StgValue><ssdm name="newret67_i"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="144">
<![CDATA[
if.else24.i:10 %newret69_i = extractvalue i144 %call_ret4_i

]]></Node>
<StgValue><ssdm name="newret69_i"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else24.i:11 %store_ln79 = store i32 %newret63_i, i32 %p_ZL19H_filter_FIR_dec_41_0

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else24.i:12 %store_ln79 = store i32 %newret65_i, i32 %p_ZL19H_filter_FIR_dec_41_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else24.i:13 %store_ln79 = store i32 %newret67_i, i32 %p_ZL19H_filter_FIR_dec_41_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else24.i:14 %store_ln79 = store i32 %newret69_i, i32 %p_ZL19H_filter_FIR_dec_41_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else24.i:15 %store_ln79 = store i16 %newret61_i, i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
if.else24.i:16 %br_ln0 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
