<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/memsynth5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memsynth5.v</a>
defines: 
time_elapsed: 1.868s
ram usage: 40120 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpa6mt7g1q/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/memsynth5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memsynth5.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/memsynth5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/memsynth5.v:1</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/memsynth5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/memsynth5.v:1</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/memsynth5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/memsynth5.v:1</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_main of type 32 (module) @ 1
Object:  of type 8 (cont_assign) @ 26
Object: mem of type 106 (bit_select) @ 26
Object: radr of type 608 (ref_obj) @ 26
Object: Q of type 608 (ref_obj) @ 26
Object:  of type 1 (always) @ 10
Object:  of type 39 (operation) @ 10
Object: clk of type 608 (ref_obj) @ 10
Object:  of type 23 (if_else) @ 12
Object: rst of type 608 (ref_obj) @ 12
Object: work_main of type 4 (begin) @ 12
Object:  of type 3 (assignment) @ 13
Object:  of type 7 (constant) @ 13
Object: mem of type 106 (bit_select) @ 13
Object:  of type 7 (constant) @ 13
Object:  of type 3 (assignment) @ 14
Object:  of type 7 (constant) @ 14
Object: mem of type 106 (bit_select) @ 14
Object:  of type 7 (constant) @ 14
Object:  of type 3 (assignment) @ 15
Object:  of type 7 (constant) @ 15
Object: mem of type 106 (bit_select) @ 15
Object:  of type 7 (constant) @ 15
Object:  of type 3 (assignment) @ 16
Object:  of type 7 (constant) @ 16
Object: mem of type 106 (bit_select) @ 16
Object:  of type 7 (constant) @ 16
Object:  of type 3 (assignment) @ 17
Object:  of type 7 (constant) @ 17
Object: mem of type 106 (bit_select) @ 17
Object:  of type 7 (constant) @ 17
Object:  of type 3 (assignment) @ 18
Object:  of type 7 (constant) @ 18
Object: mem of type 106 (bit_select) @ 18
Object:  of type 7 (constant) @ 18
Object:  of type 3 (assignment) @ 19
Object:  of type 7 (constant) @ 19
Object: mem of type 106 (bit_select) @ 19
Object:  of type 7 (constant) @ 19
Object:  of type 22 (if_stmt) @ 21
Object: wr of type 608 (ref_obj) @ 21
Object: work_main of type 4 (begin) @ 21
Object:  of type 3 (assignment) @ 22
Object: D of type 608 (ref_obj) @ 22
Object: mem of type 106 (bit_select) @ 22
Object: wadr of type 608 (ref_obj) @ 22
Object:  of type 24 (initial) @ 0
Object: work_main of type 4 (begin) @ 28
Object:  of type 3 (assignment) @ 29
Object:  of type 7 (constant) @ 29
Object: wr of type 608 (ref_obj) @ 29
Object:  of type 3 (assignment) @ 30
Object:  of type 7 (constant) @ 30
Object: rst of type 608 (ref_obj) @ 30
Object:  of type 3 (assignment) @ 31
Object:  of type 7 (constant) @ 31
Object: clk of type 608 (ref_obj) @ 31
Object:  of type 11 (delay_control) @ 32
%Error: 	! Unhandled type: 11
Object:  of type 11 (delay_control) @ 33
Object:  of type 3 (assignment) @ 35
Object:  of type 7 (constant) @ 35
Object: radr of type 608 (ref_obj) @ 35
Object:  of type 11 (delay_control) @ 36
Object:  of type 3 (assignment) @ 41
Object:  of type 7 (constant) @ 41
Object: radr of type 608 (ref_obj) @ 41
Object:  of type 11 (delay_control) @ 42
Object:  of type 3 (assignment) @ 47
Object:  of type 7 (constant) @ 47
Object: wadr of type 608 (ref_obj) @ 47
Object:  of type 3 (assignment) @ 48
Object:  of type 7 (constant) @ 48
Object: wr of type 608 (ref_obj) @ 48
Object:  of type 3 (assignment) @ 49
Object:  of type 7 (constant) @ 49
Object: rst of type 608 (ref_obj) @ 49
Object:  of type 3 (assignment) @ 50
Object:  of type 7 (constant) @ 50
Object: D of type 608 (ref_obj) @ 50
Object:  of type 11 (delay_control) @ 51
Object:  of type 11 (delay_control) @ 52
Object:  of type 3 (assignment) @ 54
Object:  of type 7 (constant) @ 54
Object: radr of type 608 (ref_obj) @ 54
Object:  of type 11 (delay_control) @ 55
Object: $display of type 56 (sys_func_call) @ 60
Object:  of type 7 (constant) @ 60
Object: builtin of type 600 (package) @ 0
Object: work_main of type 32 (module) @ 1
Object: D of type 36 (logic_net) @ 3
Object:  of type 115 (range) @ 3
Object:  of type 7 (constant) @ 3
Object:  of type 7 (constant) @ 3
Object: radr of type 36 (logic_net) @ 4
Object:  of type 115 (range) @ 4
Object:  of type 7 (constant) @ 4
Object:  of type 7 (constant) @ 4
Object: wadr of type 36 (logic_net) @ 4
Object:  of type 115 (range) @ 4
Object:  of type 7 (constant) @ 4
Object:  of type 7 (constant) @ 4
Object: wr of type 36 (logic_net) @ 5
Object: rst of type 36 (logic_net) @ 5
Object: clk of type 36 (logic_net) @ 5
Object: Q of type 36 (logic_net) @ 26
Object:  of type 115 (range) @ 26
Object:  of type 7 (constant) @ 26
Object:  of type 7 (constant) @ 26
Object: mem of type 114 (array_net) @ 3
Object:  of type 115 (range) @ 3
Object:  of type 7 (constant) @ 3
Object:  of type 7 (constant) @ 3
Object:  of type 115 (range) @ 3
Object:  of type 7 (constant) @ 3
Object:  of type 7 (constant) @ 3
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>