# Makefile for building the 'school' executable

# Compiler to be used
CC = gcc

# Source files (.c files)
SRC = main.c school.c

# Object files (.o files)
OBJ = $(SRC:.c=.o)

# Name of the executable
NAME = school

# Rule for the 'all' target
all: $(NAME)

# Rule for building the 'school' executable
$(NAME): $(OBJ)
	$(CC) -o $(NAME) $(OBJ)

# Rule to compile .c files into .o files
%.o: %.c m.h
	$(CC) -c $<

# Clean rule to remove the executable and object files
clean:
	rm -f $(NAME) $(OBJ)
