[[1.34303,{"lines":{"0":[["junstrix@debian:~/altera/myproject$                                                                                                   ",{}]],"1":[["                                                                                                                                      ",{}]],"2":[["                                                                                                                                      ",{}]],"3":[["                                                                                                                                      ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["                                                                                                                                      ",{}]],"6":[["                                                                                                                                      ",{}]],"7":[["                                                                                                                                      ",{}]],"8":[["                                                                                                                                      ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["                                                                                                                                      ",{}]],"11":[["                                                                                                                                      ",{}]],"12":[["                                                                                                                                      ",{}]],"13":[["                                                                                                                                      ",{}]],"14":[["                                                                                                                                      ",{}]],"15":[["                                                                                                                                      ",{}]],"16":[["                                                                                                                                      ",{}]],"17":[["                                                                                                                                      ",{}]],"18":[["                                                                                                                                      ",{}]],"19":[["                                                                                                                                      ",{}]],"20":[["                                                                                                                                      ",{}]],"21":[["                                                                                                                                      ",{}]],"22":[["                                                                                                                                      ",{}]],"23":[["                                                                                                                                      ",{}]],"24":[["                                                                                                                                      ",{}]],"25":[["                                                                                                                                      ",{}]],"26":[["                                                                                                                                      ",{}]],"27":[["                                                                                                                                      ",{}]],"28":[["                                                                                                                                      ",{}]],"29":[["                                                                                                                                      ",{}]],"30":[["                                                                                                                                      ",{}]],"31":[["                                                                                                                                      ",{}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":36,"y":0,"visible":true}}],[1.127876,{"lines":{"0":[["junstrix@debian:~/altera/myproject$ l                                                                                                 ",{}]]},"cursor":{"x":37}}],[0.040063,{"lines":{"0":[["junstrix@debian:~/altera/myproject$ ls                                                                                                ",{}]]},"cursor":{"x":38}}],[0.27991,{"lines":{"1":[["mux2a                                                                                                                                 ",{}]],"2":[["junstrix@debian:~/altera/myproject$                                                                                                   ",{}]]},"cursor":{"x":36,"y":2}}],[0.551949,{"lines":{"2":[["junstrix@debian:~/altera/myproject$ c                                                                                                 ",{}]]},"cursor":{"x":37}}],[0.179997,{"lines":{"2":[["junstrix@debian:~/altera/myproject$ cd                                                                                                ",{}]]},"cursor":{"x":38}}],[0.084038,{"cursor":{"x":39}}],[0.160021,{"lines":{"2":[["junstrix@debian:~/altera/myproject$ cd m                                                                                              ",{}]]},"cursor":{"x":40}}],[0.165011,{"lines":{"2":[["junstrix@debian:~/altera/myproject$ cd mux2a/                                                                                         ",{}]]},"cursor":{"x":45}}],[0.575995,{"lines":{"3":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":3}}],[0.516008,{"lines":{"3":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.103963,{"lines":{"3":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.672055,{"lines":{"4":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd                                                                                        ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":5}}],[2.770952,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ e                                                                                           ",{}]]},"cursor":{"x":43}}],[0.144004,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ em                                                                                          ",{}]]},"cursor":{"x":44}}],[0.08802500000000001,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ ema                                                                                         ",{}]]},"cursor":{"x":45}}],[0.223996,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emac                                                                                        ",{}]]},"cursor":{"x":46}}],[0.095998,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs                                                                                       ",{}]]},"cursor":{"x":47}}],[0.180003,{"cursor":{"x":48}}],[0.307981,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -                                                                                     ",{}]]},"cursor":{"x":49}}],[0.476002,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q                                                                                    ",{}]]},"cursor":{"x":50}}],[0.456007,{"cursor":{"x":51}}],[0.224002,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -                                                                                  ",{}]]},"cursor":{"x":52}}],[0.228001,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -n                                                                                 ",{}]]},"cursor":{"x":53}}],[0.099982,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw                                                                                ",{}]]},"cursor":{"x":54}}],[0.104007,{"cursor":{"x":55}}],[0.812016,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw m                                                                              ",{}]]},"cursor":{"x":56}}],[0.175974,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mu                                                                             ",{}]]},"cursor":{"x":57}}],[0.101048,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.                                                                         ",{}]]},"cursor":{"x":61}}],[0.843595,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.v                                                                        ",{}]]},"cursor":{"x":62}}],[0.060315,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vh                                                                       ",{}]]},"cursor":{"x":63}}],[0.031132,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhv                                                                      ",{}]]},"cursor":{"x":64}}],[0.244946,{}],[0.580063,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vh                                                                       ",{}]]},"cursor":{"x":63}}],[0.186942,{"lines":{"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhd                                                                      ",{}]]},"cursor":{"x":65}}],[3.640003,{"cursor":{"x":0,"y":6}}],[0.012965,{"lines":{"0":[["                                                                                                                                      ",{}]],"1":[["                                                                                                                                      ",{}]],"2":[["                                                                                                                                      ",{}]],"3":[["                                                                                                                                      ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["                                                                                                                                      ",{}]]}}],[0.015987,{"cursor":{"y":0}}],[0.003948,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["*scratch*   ",{"bold":true,"inverse":true}],["   All L1     (Fundamental)----------------------------------------------------------------------------------",{"inverse":true}]]}}],[0.020059,{"lines":{"0":[["File Edit Options Buffers Tools Lisp-Interaction Help                                                                                 ",{"inverse":true}]],"31":[["-UUU:----F1  ",{"inverse":true}],["*scratch*   ",{"bold":true,"inverse":true}],["   All L1     (Lisp Interaction)-----------------------------------------------------------------------------",{"inverse":true}]],"32":[["(\"emacs\" \"mux2a.vhd\")                                                                                                                 ",{}]]},"cursor":{"y":1}}],[0.038997,{"lines":{"32":[["For information about GNU Emacs and the GNU system, type C-h C-a.                                                                     ",{}]]}}],[0.091962,{"lines":{"32":[["VHDL Mode 3.33.6.  See menu for documentation and release notes.                                                                      ",{}]]}}],[0.012143,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]}}],[3.655928,{"lines":{"0":[["junstrix@debian:~/altera/myproject$ ls                                                                                                ",{}]],"1":[["mux2a                                                                                                                                 ",{}]],"2":[["junstrix@debian:~/altera/myproject$ cd mux2a/                                                                                         ",{}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"4":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd                                                                                        ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhd                                                                      ",{}]],"7":[["[1]+  Stopped                 emacs -Q -nw mux2a.vhd                                                                                  ",{}]],"8":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]],"31":[["                                                                                                                                      ",{}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":42,"y":8}}],[0.760991,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.08002099999999999,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.07998,{"cursor":{"x":45}}],[0.163988,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -                                                                                        ",{}]]},"cursor":{"x":46}}],[0.416052,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l                                                                                       ",{}]]},"cursor":{"x":47}}],[0.743957,{"cursor":{"x":48}}],[0.268,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l |                                                                                     ",{}]]},"cursor":{"x":49}}],[0.068038,{"cursor":{"x":50}}],[0.619963,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | w                                                                                   ",{}]]},"cursor":{"x":51}}],[0.20349,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc                                                                                  ",{}]]},"cursor":{"x":52}}],[0.103998,{"cursor":{"x":53}}],[0.103924,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -                                                                                ",{}]]},"cursor":{"x":54}}],[0.280044,{"lines":{"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]]},"cursor":{"x":55}}],[0.243977,{"cursor":{"x":0,"y":9}}],[0.020496,{"lines":{"9":[["6                                                                                                                                     ",{}]],"10":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":10}}],[0.903535,{"lines":{"10":[["junstrix@debian:~/altera/myproject/mux2a$ f                                                                                           ",{}]]},"cursor":{"x":43}}],[0.299991,{"lines":{"10":[["junstrix@debian:~/altera/myproject/mux2a$ fg                                                                                          ",{}]]},"cursor":{"x":44}}],[0.7280180000000001,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"1":[["                                                                                                                                      ",{}]],"2":[["                                                                                                                                      ",{}]],"3":[["                                                                                                                                      ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["                                                                                                                                      ",{}]],"7":[["                                                                                                                                      ",{}]],"8":[["                                                                                                                                      ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["                                                                                                                                      ",{}]],"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":0,"y":1}}],[1.735545,{"lines":{"1":[["l                                                                                                                                     ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":1}}],[0.051996,{"lines":{"1":[["li                                                                                                                                    ",{}]]},"cursor":{"x":2}}],[0.087992,{"lines":{"1":[["lib                                                                                                                                   ",{}]]},"cursor":{"x":3}}],[0.283987,{"lines":{"1":[["library",{"fg":6,"bold":true}],["                                                                                                                               ",{}]]},"cursor":{"x":7}}],[1.597571,{"lines":{"0":[["File Edit Options Buffers Tools Minibuf Help                                                                                          ",{"inverse":true}]],"1":[["library",{"fg":6,"bold":true}],[" ",{}],["<names>",{"fg":1,"bold":true}],["                                                                                                                       ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["names: ",{"fg":4}],["                                                                                                                               ",{}]]},"cursor":{"y":32}}],[0.494446,{"lines":{"32":[["names: ",{"fg":4}],["i                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.132036,{"lines":{"32":[["names: ",{"fg":4}],["ie                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.155953,{"lines":{"32":[["names: ",{"fg":4}],["iee                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.155953,{"lines":{"32":[["names: ",{"fg":4}],["ieee                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.364046,{"lines":{"1":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"2":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["<package name>",{"fg":1,"bold":true}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L2     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["package name: ",{"fg":4}],["                                                                                                                        ",{}]]},"cursor":{"x":14}}],[0.572027,{"lines":{"32":[["package name: ",{"fg":4}],["s                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.103931,{"lines":{"32":[["package name: ",{"fg":4}],["st                                                                                                                      ",{}]]},"cursor":{"x":16}}],[0.172513,{"lines":{"32":[["package name: ",{"fg":4}],["std                                                                                                                     ",{}]]},"cursor":{"x":17}}],[0.159543,{"lines":{"32":[["package name: ",{"fg":4}],["std_logic                                                                                                               ",{}]]},"cursor":{"x":23}}],[1.327995,{"lines":{"32":[["package name: ",{"fg":4}],["std_logic_                                                                                                              ",{}]]},"cursor":{"x":24}}],[0.440001,{"lines":{"32":[["package name: ",{"fg":4}],["std_logic_1                                                                                                             ",{}]]},"cursor":{"x":25}}],[0.315999,{"lines":{"32":[["package name: ",{"fg":4}],["std_logic_1164                                                                                                          ",{}]]},"cursor":{"x":28}}],[0.7639899999999999,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"2":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L2     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"y":2}}],[1.880001,{"lines":{"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L3     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":0,"y":3}}],[0.652004,{"lines":{"3":[["e                                                                                                                                     ",{}]]},"cursor":{"x":1}}],[0.09200999999999999,{"lines":{"3":[["en                                                                                                                                    ",{}]]},"cursor":{"x":2}}],[0.175986,{"lines":{"3":[["end",{"fg":6,"bold":true}],["                                                                                                                                   ",{}]]},"cursor":{"x":3}}],[0.464014,{"lines":{"3":[["entity",{"fg":6,"bold":true}],["                                                                                                                                ",{}]]},"cursor":{"x":6}}],[0.371995,{"lines":{"0":[["File Edit Options Buffers Tools Minibuf Help                                                                                          ",{"inverse":true}]],"3":[["entity",{"fg":6,"bold":true}],[" ",{}],["<name>",{"fg":1,"bold":true}],["                                                                                                                         ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L3     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["name: ",{"fg":4}],["                                                                                                                                ",{}]]},"cursor":{"y":32}}],[1.859997,{"lines":{"32":[["name: ",{"fg":4}],["m                                                                                                                               ",{}]]},"cursor":{"x":7}}],[0.192007,{"lines":{"32":[["name: ",{"fg":4}],["mu                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.204422,{"lines":{"32":[["name: ",{"fg":4}],["mux                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.447577,{"lines":{"32":[["name: ",{"fg":4}],["muxw                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.444004,{"lines":{"32":[["name: ",{"fg":4}],["mux                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.06798899999999999,{"lines":{"32":[["name: ",{"fg":4}],["mux2                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.300013,{"lines":{"32":[["name: ",{"fg":4}],["mux2a                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.407999,{"lines":{"32":[["name: ",{"fg":4}],["mux2                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.18798,{"lines":{"32":[["name: ",{"fg":4}],["mux                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.184017,{"lines":{"32":[["name: ",{"fg":4}],["mu                                                                                                                              ",{}]]},"cursor":{"x":8}}],[1.416011,{"lines":{"32":[["No expansion found                                                                                                                    ",{}]]},"cursor":{"x":18}}],[1.427977,{"lines":{"32":[["name: ",{"fg":4}],["mux                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.85601,{"lines":{"32":[["name: ",{"fg":4}],["mux2                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.240007,{"lines":{"32":[["name: ",{"fg":4}],["mux2a                                                                                                                           ",{}]]},"cursor":{"x":11}}],[2.799985,{"lines":{"3":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"5":[["  ",{}],["generic",{"fg":6,"bold":true}],[" (                                                                                                                           ",{}]],"6":[["    ",{}],["<[name]>",{"fg":1,"bold":true}],["                                                                                                                          ",{}]],"7":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L6     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["[name]: ",{"fg":4}],["                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.8480490000000001,{"lines":{"5":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"6":[["    ",{}],["<[names]>",{"fg":1,"bold":true}],["                                                                                                                         ",{}]],"32":[["[names]: ",{"fg":4}],["                                                                                                                             ",{}]]},"cursor":{"x":9}}],[1.775965,{"lines":{"32":[["[names]: ",{"fg":4}],["a                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.159978,{"lines":{"32":[["[names]: ",{"fg":4}],["a,                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.115946,{"lines":{"32":[["[names]: ",{"fg":4}],["a,b                                                                                                                          ",{}]]},"cursor":{"x":12}}],[1.888064,{"lines":{"6":[["    ",{}],["a",{"fg":3}],[",",{}],["b",{"fg":3}],[" : ",{}],["<IN | OUT | INOUT>",{"fg":1,"bold":true}],["                                                                                                          ",{}]],"32":[["IN | OUT | INOUT: ",{"fg":4}],["                                                                                                                    ",{}]]},"cursor":{"x":18}}],[0.424007,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["i                                                                                                                   ",{}]]},"cursor":{"x":19}}],[0.071989,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["in                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.320041,{"lines":{"6":[["    ",{}],["a",{"fg":3}],[",",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],[" ",{}],["<type>",{"fg":1,"bold":true}],["                                                                                                                   ",{}]],"32":[["type: ",{"fg":4}],["                                                                                                                                ",{}]]},"cursor":{"x":6}}],[0.343966,{"lines":{"32":[["type: ",{"fg":4}],["s                                                                                                                               ",{}]]},"cursor":{"x":7}}],[0.031969,{"lines":{"32":[["type: ",{"fg":4}],["st                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.484077,{"lines":{"32":[["type: ",{"fg":4}],["std                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.19195,{"lines":{"32":[["type: ",{"fg":4}],["std_logic_1164                                                                                                                  ",{}]]},"cursor":{"x":20}}],[1.108012,{"lines":{"32":[["type: ",{"fg":4}],["std_logic_                                                                                                                      ",{}]]},"cursor":{"x":16}}],[0.283992,{"lines":{"32":[["type: ",{"fg":4}],["std_logic                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.331986,{"lines":{"6":[["    ",{}],["a",{"fg":3}],[",",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[";                 ",{}],["-- ",{"fg":1}],["<[comment]>",{"fg":1,"bold":true}],["                                                                                ",{"fg":1}]],"32":[["[comment]: ",{"fg":4}],["                                                                                                                           ",{}]]},"cursor":{"x":11}}],[2.012053,{"lines":{"32":[["[comment]: ",{"fg":4}],["i                                                                                                                          ",{}]]},"cursor":{"x":12}}],[0.09594,{"lines":{"32":[["[comment]: ",{"fg":4}],["in                                                                                                                         ",{}]]},"cursor":{"x":13}}],[0.196019,{"lines":{"32":[["[comment]: ",{"fg":4}],["inp                                                                                                                        ",{}]]},"cursor":{"x":14}}],[0.084004,{"lines":{"32":[["[comment]: ",{"fg":4}],["inpu                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.112044,{"lines":{"32":[["[comment]: ",{"fg":4}],["input                                                                                                                      ",{}]]},"cursor":{"x":16}}],[0.183987,{"cursor":{"x":17}}],[1.243977,{"lines":{"32":[["[comment]: ",{"fg":4}],["input p                                                                                                                    ",{}]]},"cursor":{"x":18}}],[0.135991,{"lines":{"32":[["[comment]: ",{"fg":4}],["input po                                                                                                                   ",{}]]},"cursor":{"x":19}}],[0.108031,{"lines":{"32":[["[comment]: ",{"fg":4}],["input por                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.182006,{"lines":{"32":[["[comment]: ",{"fg":4}],["input port                                                                                                                 ",{}]]},"cursor":{"x":21}}],[0.31001,{"lines":{"6":[["    ",{}],["a",{"fg":3}],[",",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[";                 ",{}],["-- input port                                                                                 ",{"fg":1}]],"7":[["    ",{}],["<[names]>",{"fg":1,"bold":true}],["                                                                                                                         ",{}]],"8":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L7     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["[names]: ",{"fg":4}],["                                                                                                                             ",{}]]},"cursor":{"x":9}}],[1.527963,{"lines":{"32":[["[names]: ",{"fg":4}],["s                                                                                                                            ",{}]]},"cursor":{"x":10}}],[3.624977,{"lines":{"7":[["    ",{}],["s",{"fg":3}],[" : ",{}],["<IN | OUT | INOUT>",{"fg":1,"bold":true}],["                                                                                                            ",{}]],"32":[["IN | OUT | INOUT: ",{"fg":4}],["                                                                                                                    ",{}]]},"cursor":{"x":18}}],[0.432017,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["i                                                                                                                   ",{}]]},"cursor":{"x":19}}],[0.07199,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["in                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.299992,{"lines":{"7":[["    ",{}],["s",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],[" ",{}],["<type>",{"fg":1,"bold":true}],["                                                                                                                     ",{}]],"32":[["type: ",{"fg":4}],["                                                                                                                                ",{}]]},"cursor":{"x":6}}],[0.488021,{"lines":{"32":[["type: ",{"fg":4}],["s                                                                                                                               ",{}]]},"cursor":{"x":7}}],[0.131937,{"lines":{"32":[["type: ",{"fg":4}],["st                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.164061,{"lines":{"32":[["type: ",{"fg":4}],["std                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.187973,{"lines":{"32":[["type: ",{"fg":4}],["std_logic_1164                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.556025,{"lines":{"32":[["type: ",{"fg":4}],["std_logic_                                                                                                                      ",{}]]},"cursor":{"x":16}}],[0.471998,{"lines":{"32":[["type: ",{"fg":4}],["std_logic                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.431983,{"lines":{"7":[["    ",{}],["s",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[";                   ",{}],["-- ",{"fg":1}],["<[comment]>",{"fg":1,"bold":true}],["                                                                                ",{"fg":1}]],"32":[["[comment]: ",{"fg":4}],["                                                                                                                           ",{}]]},"cursor":{"x":11}}],[2.184034,{"lines":{"32":[["[comment]: ",{"fg":4}],["全能                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.955987,{"lines":{"32":[["[comment]: ",{"fg":4}],["全                                                                                                                         ",{}]]},"cursor":{"x":13}}],[0.17996,{"lines":{"32":[["[comment]: ",{"fg":4}],["                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.14402,{"lines":{"32":[["Text is read-only                                                                                                                     ",{}]]},"cursor":{"x":17}}],[2.000067,{"lines":{"32":[["[comment]: ",{"fg":4}],["                                                                                                                           ",{}]]},"cursor":{"x":11}}],[2.375964,{"lines":{"32":[["[comment]: ",{"fg":4}],["使                                                                                                                         ",{}]]},"cursor":{"x":13}}],[0.694967,{"lines":{"32":[["[comment]: ",{"fg":4}],["使能                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.905007,{"lines":{"7":[["    ",{}],["s",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[";                   ",{}],["-- 使能                                                                                       ",{"fg":1}]],"8":[["    ",{}],["<[names]>",{"fg":1,"bold":true}],["                                                                                                                         ",{}]],"9":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L8     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["[names]: ",{"fg":4}],["                                                                                                                             ",{}]]},"cursor":{"x":9}}],[2.252005,{"lines":{"32":[["[names]: ",{"fg":4}],["y                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.423993,{"lines":{"8":[["    ",{}],["y",{"fg":3}],[" : ",{}],["<IN | OUT | INOUT>",{"fg":1,"bold":true}],["                                                                                                            ",{}]],"32":[["IN | OUT | INOUT: ",{"fg":4}],["                                                                                                                    ",{}]]},"cursor":{"x":18}}],[0.580023,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["o                                                                                                                   ",{}]]},"cursor":{"x":19}}],[0.047945,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["ou                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.14802,{"lines":{"32":[["IN | OUT | INOUT: ",{"fg":4}],["OUT                                                                                                                 ",{}]]},"cursor":{"x":21}}],[0.536015,{"lines":{"8":[["    ",{}],["y",{"fg":3}],[" : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["<type>",{"fg":1,"bold":true}],["                                                                                                                    ",{}]],"32":[["type: ",{"fg":4}],["                                                                                                                                ",{}]]},"cursor":{"x":6}}],[0.48401,{"lines":{"32":[["type: ",{"fg":4}],["s                                                                                                                               ",{}]]},"cursor":{"x":7}}],[0.08398899999999999,{"lines":{"32":[["type: ",{"fg":4}],["st                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.168009,{"lines":{"32":[["type: ",{"fg":4}],["std                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.163979,{"lines":{"32":[["type: ",{"fg":4}],["std_logic_1164                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.8840249999999999,{"lines":{"32":[["type: ",{"fg":4}],["std_logic_                                                                                                                      ",{}]]},"cursor":{"x":16}}],[0.28,{"lines":{"32":[["type: ",{"fg":4}],["std_logic                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.295979,{"lines":{"8":[["    ",{}],["y",{"fg":3}],[" : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[";                  ",{}],["-- ",{"fg":1}],["<[comment]>",{"fg":1,"bold":true}],["                                                                                ",{"fg":1}]],"32":[["[comment]: ",{"fg":4}],["                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.507945,{"lines":{"8":[["    ",{}],["y",{"fg":3}],[" : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[";                                                                                                                ",{}]],"9":[["    ",{}],["<[names]>",{"fg":1,"bold":true}],["                                                                                                                         ",{}]],"10":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L9     (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["[names]: ",{"fg":4}],["                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.62302,{"cursor":{"x":0}}],[0.019976,{"lines":{"32":[["Aligning...done                                                                                                                       ",{}]]},"cursor":{"x":13,"y":9}}],[0.003994,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"6":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"7":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"8":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"9":[["                                                                                                                                      ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L10    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":10,"y":10}}],[0.664033,{"lines":{"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L11    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":0,"y":11}}],[0.148978,{"lines":{"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L12    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":12}}],[0.296019,{"lines":{"12":[["a                                                                                                                                     ",{}]]},"cursor":{"x":1}}],[0.111988,{"lines":{"12":[["ar                                                                                                                                    ",{}]]},"cursor":{"x":2}}],[0.164002,{"lines":{"12":[["architecture",{"fg":6,"bold":true}],["                                                                                                                          ",{}]]},"cursor":{"x":12}}],[0.591992,{"lines":{"0":[["File Edit Options Buffers Tools Minibuf Help                                                                                          ",{"inverse":true}]],"12":[["architecture",{"fg":6,"bold":true}],[" ",{}],["<name>",{"fg":1,"bold":true}],["                                                                                                                   ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L12    (VHDL/es Abbrev)-------------------------------------------------------------------------------",{"inverse":true}]],"32":[["name: ",{"fg":4}],["                                                                                                                                ",{}]]},"cursor":{"x":6,"y":32}}],[0.976037,{"lines":{"32":[["name: ",{"fg":4}],["b                                                                                                                               ",{}]]},"cursor":{"x":7}}],[0.184011,{"lines":{"32":[["name: ",{"fg":4}],["be                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.252007,{"lines":{"32":[["name: ",{"fg":4}],["beh                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.415417,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"12":[["architecture",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[" ",{}],["of",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                          ",{}]],"14":[["begin",{"fg":6,"bold":true}],["  ",{}],["-- beh                                                                                                                         ",{"fg":1}]],"18":[["end",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[";                                                                                                                              ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L16    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":2,"y":16}}],[2.755544,{"lines":{"16":[["  y                                                                                                                                   ",{}]]},"cursor":{"x":3}}],[0.096026,{"cursor":{"x":4}}],[0.964,{"lines":{"16":[["  y =                                                                                                                                 ",{}]]},"cursor":{"x":5}}],[0.088001,{"cursor":{"x":6}}],[0.427992,{"cursor":{"x":5}}],[0.148009,{"lines":{"16":[["  y                                                                                                                                   ",{}]]},"cursor":{"x":4}}],[0.292,{"lines":{"16":[["  y <                                                                                                                                 ",{}]]},"cursor":{"x":5}}],[0.356003,{"lines":{"16":[["  y <=                                                                                                                                ",{}]]},"cursor":{"x":6}}],[0.804999,{"cursor":{"x":7}}],[0.143955,{"lines":{"16":[["  y <= a                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.132007,{"cursor":{"x":9}}],[0.679988,{"lines":{"16":[["  y <= a w                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.080003,{"lines":{"16":[["  y <= a wh                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.124,{"lines":{"16":[["  y <= a whe                                                                                                                          ",{}]]},"cursor":{"x":12}}],[0.131993,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],["                                                                                                                         ",{}]]},"cursor":{"x":13}}],[0.143057,{"cursor":{"x":14}}],[1.363999,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s                                                                                                                       ",{}]]},"cursor":{"x":15}}],[0.06399000000000001,{"cursor":{"x":16}}],[0.192011,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s =                                                                                                                     ",{}]]},"cursor":{"x":17}}],[0.111993,{"cursor":{"x":18}}],[0.552007,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = '                                                                                                                   ",{}]]},"cursor":{"x":19}}],[0.17599,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = '1                                                                                                                  ",{}]]},"cursor":{"x":20}}],[0.039971,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],["                                                                                                                 ",{}]]},"cursor":{"x":21}}],[0.240033,{"cursor":{"x":22}}],[0.415996,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" e                                                                                                               ",{}]]},"cursor":{"x":23}}],[0.112007,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" el                                                                                                              ",{}]]},"cursor":{"x":24}}],[0.143963,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" els                                                                                                             ",{}]]},"cursor":{"x":25}}],[0.120038,{"lines":{"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" ",{}],["else",{"fg":6,"bold":true}],["                                                                                                            ",{}]]},"cursor":{"x":26}}],[0.544953,{"lines":{"18":[["                                                                                                                                      ",{}]],"19":[["end",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[";                                                                                                                              ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L17    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":7,"y":17}}],[0.22,{"lines":{"17":[["       b                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.172007,{"lines":{"17":[["       b;                                                                                                                             ",{}]]},"cursor":{"x":9}}],[1.066993,{"lines":{"32":[["Saving file /home/junstrix/altera/myproject/mux2a/mux2a.vhd...                                                                        ",{}]]}}],[0.556034,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L17    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["Wrote /home/junstrix/altera/myproject/mux2a/mux2a.vhd                                                                                 ",{}]]}}],[4.929028,{"lines":{"32":[["                                                                                                                                      ",{}]]}}],[1.000003,{"lines":{"32":[["C-c-                                                                                                                                  ",{}]]}}],[0.266979,{"lines":{"32":[["C-c C-g is undefined                                                                                                                  ",{}]]}}],[0.187967,{"lines":{"32":[["Quit                                                                                                                                  ",{}]]}}],[2.528037,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["Mark set                                                                                                                              ",{}]]},"cursor":{"x":0,"y":1}}],[0.999966,{"lines":{"32":[["Quit                                                                                                                                  ",{}]]}}],[0.197836,{}],[0.890198,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L2     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"y":2}}],[0.5009940000000001,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L3     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":3}}],[0.030969,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L4     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":4}}],[0.032016,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L5     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":5}}],[0.037017,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L6     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":6}}],[0.032018,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L7     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":7}}],[0.031998,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L8     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":8}}],[0.035971,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L9     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":9}}],[0.032004,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L10    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":10}}],[0.032015,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L11    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":11}}],[0.035996,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L12    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":12}}],[0.03097,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L13    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":13}}],[0.032001,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L14    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":14}}],[0.035994,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L15    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":15}}],[0.027995,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L16    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":16}}],[0.044038,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L17    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":17}}],[0.031995,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L18    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":18}}],[0.032993,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L19    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":19}}],[0.02801,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L20    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":20}}],[0.031643,{}],[0.036314,{}],[0.036099,{}],[3.870932,{"lines":{"0":[["junstrix@debian:~/altera/myproject$ ls                                                                                                ",{}]],"1":[["mux2a                                                                                                                                 ",{}]],"2":[["junstrix@debian:~/altera/myproject$ cd mux2a/                                                                                         ",{}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"4":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd                                                                                        ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhd                                                                      ",{}]],"6":[["                                                                                                                                      ",{}]],"7":[["[1]+  Stopped                 emacs -Q -nw mux2a.vhd                                                                                  ",{}]],"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"9":[["6                                                                                                                                     ",{}]],"10":[["junstrix@debian:~/altera/myproject/mux2a$ fg                                                                                          ",{}]],"11":[["emacs -Q -nw mux2a.vhd                                                                                                                ",{}]],"12":[["                                                                                                                                      ",{}]],"13":[["[1]+  Stopped                 emacs -Q -nw mux2a.vhd                                                                                  ",{}]],"14":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]],"16":[["                                                                                                                                      ",{}]],"17":[["                                                                                                                                      ",{}]],"19":[["                                                                                                                                      ",{}]],"31":[["                                                                                                                                      ",{}]]},"cursor":{"x":42,"y":14}}],[1.98454,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ q                                                                                           ",{}]]},"cursor":{"x":43}}],[0.159987,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ qu                                                                                          ",{}]]},"cursor":{"x":44}}],[0.347986,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ qua                                                                                         ",{}]]},"cursor":{"x":45}}],[0.14401,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ quar                                                                                        ",{}]]},"cursor":{"x":46}}],[0.203997,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ quartus                                                                                     ",{}]]},"cursor":{"x":49}}],[1.376032,{"cursor":{"x":42}}],[0.071977,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]}}],[0.308006,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.063994,{"lines":{"14":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.211987,{"lines":{"15":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  mux2a.vhd~                                                                            ",{}]],"16":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":16}}],[0.796021,{"lines":{"16":[["junstrix@debian:~/altera/myproject/mux2a$ w                                                                                           ",{}]]},"cursor":{"x":43}}],[0.559996,{"lines":{"16":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[0.431997,{"lines":{"16":[["junstrix@debian:~/altera/myproject/mux2a$ f                                                                                           ",{}]]},"cursor":{"x":43}}],[0.183997,{"lines":{"16":[["junstrix@debian:~/altera/myproject/mux2a$ fg                                                                                          ",{}]]},"cursor":{"x":44}}],[0.180036,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"1":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"2":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"3":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"6":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"7":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"8":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["                                                                                                                                      ",{}]],"11":[["                                                                                                                                      ",{}]],"13":[["                                                                                                                                      ",{}]],"14":[["                                                                                                                                      ",{}]],"15":[["                                                                                                                                      ",{}]],"16":[["                                                                                                                                      ",{}]]},"cursor":{"x":0,"y":10,"visible":false}}],[8.1e-05,{"lines":{"10":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"12":[["architecture",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[" ",{}],["of",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                          ",{}]],"14":[["begin",{"fg":6,"bold":true}],["  ",{}],["-- beh                                                                                                                         ",{"fg":1}]],"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" ",{}],["else",{"fg":6,"bold":true}],["                                                                                                            ",{}]],"17":[["       b;                                                                                                                             ",{}]],"19":[["end",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[";                                                                                                                              ",{}]],"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L20    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":20,"visible":true}}],[1.559325,{"lines":{"0":[["junstrix@debian:~/altera/myproject$ ls                                                                                                ",{}]],"1":[["mux2a                                                                                                                                 ",{}]],"2":[["junstrix@debian:~/altera/myproject$ cd mux2a/                                                                                         ",{}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"4":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd                                                                                        ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhd                                                                      ",{}]],"6":[["                                                                                                                                      ",{}]],"7":[["[1]+  Stopped                 emacs -Q -nw mux2a.vhd                                                                                  ",{}]],"8":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"9":[["6                                                                                                                                     ",{}]],"10":[["junstrix@debian:~/altera/myproject/mux2a$ fg                                                                                          ",{}]],"11":[["emacs -Q -nw mux2a.vhd                                                                                                                ",{}]],"12":[["                                                                                                                                      ",{}]],"13":[["[1]+  Stopped                 emacs -Q -nw mux2a.vhd                                                                                  ",{}]],"14":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"15":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  mux2a.vhd~                                                                            ",{}]],"16":[["junstrix@debian:~/altera/myproject/mux2a$ fg                                                                                          ",{}]],"17":[["emacs -Q -nw mux2a.vhd                                                                                                                ",{}]],"18":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]],"19":[["                                                                                                                                      ",{}]],"31":[["                                                                                                                                      ",{}]]},"cursor":{"x":42,"y":18}}],[0.688568,{"lines":{"18":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.055987,{"lines":{"18":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.18006,{"lines":{"19":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  mux2a.vhd~                                                                            ",{}]],"20":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":20}}],[2.203962,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ r                                                                                           ",{}]]},"cursor":{"x":43}}],[0.119986,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm                                                                                          ",{}]]},"cursor":{"x":44}}],[0.052,{"cursor":{"x":45}}],[0.155999,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm m                                                                                        ",{}]]},"cursor":{"x":46}}],[0.235461,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm mu                                                                                       ",{}]]},"cursor":{"x":47}}],[0.075984,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm mux2a.                                                                                   ",{}]]},"cursor":{"x":51}}],[1.100021,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm mux2a.v                                                                                  ",{}]]},"cursor":{"x":52}}],[0.191987,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm mux2a.vhd                                                                                ",{}]]},"cursor":{"x":54}}],[1.267978,{"lines":{"20":[["junstrix@debian:~/altera/myproject/mux2a$ rm mux2a.vhd~                                                                               ",{}]]},"cursor":{"x":55}}],[0.593054,{"cursor":{"x":56}}],[0.439918,{"cursor":{"x":0,"y":21}}],[0.007076,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[0.5169820000000001,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ w                                                                                           ",{}]]},"cursor":{"x":43}}],[0.215998,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ wc                                                                                          ",{}]]},"cursor":{"x":44}}],[0.083998,{"cursor":{"x":45}}],[0.136001,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ wc -                                                                                        ",{}]]},"cursor":{"x":46}}],[0.308012,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ wc -l                                                                                       ",{}]]},"cursor":{"x":47}}],[1.15199,{"cursor":{"x":42}}],[0.399996,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ lwc -l                                                                                      ",{}]]},"cursor":{"x":43}}],[0.064003,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ lswc -l                                                                                     ",{}]]},"cursor":{"x":44}}],[0.120001,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ ls wc -l                                                                                    ",{}]]},"cursor":{"x":45}}],[0.999992,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ ls -wc -l                                                                                   ",{}]]},"cursor":{"x":46}}],[0.275012,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ ls -lwc -l                                                                                  ",{}]]},"cursor":{"x":47}}],[0.103999,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l wc -l                                                                                 ",{}]]},"cursor":{"x":48}}],[1.177,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l |wc -l                                                                                ",{}]]},"cursor":{"x":49}}],[0.10402,{"lines":{"21":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]]},"cursor":{"x":50}}],[0.291999,{"lines":{"22":[["6                                                                                                                                     ",{}]],"23":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":23}}],[1.326983,{"lines":{"23":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.043956,{"lines":{"23":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.212053,{"lines":{"24":[["db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd                                                                                        ",{}]],"25":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":25}}],[0.555993,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ q                                                                                           ",{}]]},"cursor":{"x":43}}],[0.151996,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ qu                                                                                          ",{}]]},"cursor":{"x":44}}],[0.203997,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ qua                                                                                         ",{}]]},"cursor":{"x":45}}],[0.279965,{}],[0.392007,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quar                                                                                        ",{}]]},"cursor":{"x":46}}],[0.196985,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus                                                                                     ",{}]]},"cursor":{"x":49}}],[0.735047,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_                                                                                    ",{}]]},"cursor":{"x":50}}],[0.272035,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_m                                                                                   ",{}]]},"cursor":{"x":51}}],[0.124924,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map                                                                                 ",{}]]},"cursor":{"x":54}}],[1.120042,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map m                                                                               ",{}]]},"cursor":{"x":55}}],[0.175004,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map mu                                                                              ",{}]]},"cursor":{"x":56}}],[0.187989,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map mux                                                                             ",{}]]},"cursor":{"x":57}}],[0.283971,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map mux2                                                                            ",{}]]},"cursor":{"x":58}}],[0.30003,{"lines":{"25":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map mux2a                                                                           ",{}]]},"cursor":{"x":59}}],[0.723966,{"lines":{"0":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_map mux2a                                                                           ",{}]],"1":[["                                                                                                                                      ",{}]],"2":[["                                                                                                                                      ",{}]],"3":[["                                                                                                                                      ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["                                                                                                                                      ",{}]],"7":[["                                                                                                                                      ",{}]],"8":[["                                                                                                                                      ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["                                                                                                                                      ",{}]],"11":[["                                                                                                                                      ",{}]],"13":[["                                                                                                                                      ",{}]],"14":[["                                                                                                                                      ",{}]],"15":[["                                                                                                                                      ",{}]],"16":[["                                                                                                                                      ",{}]],"17":[["                                                                                                                                      ",{}]],"18":[["                                                                                                                                      ",{}]],"19":[["                                                                                                                                      ",{}]],"20":[["                                                                                                                                      ",{}]],"21":[["                                                                                                                                      ",{}]],"22":[["                                                                                                                                      ",{}]],"23":[["                                                                                                                                      ",{}]],"24":[["                                                                                                                                      ",{}]],"25":[["                                                                                                                                      ",{}]]},"cursor":{"y":0}}],[1.817028,{"cursor":{"x":0,"y":1}}],[3.531527,{"lines":{"1":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]]},"cursor":{"y":2}}],[0.003997000000000001,{"lines":{"2":[["Info: Running Quartus II 32-bit Analysis & Synthesis",{"fg":2}],["                                                                                  ",{}]],"3":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition",{"fg":2}],["                                                             ",{}]],"4":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.",{"fg":2}],["                                                            ",{}]],"5":[["    Info: Your use of Altera Corporation's design tools, logic functions ",{"fg":2}],["                                                             ",{}]],"6":[["    Info: and other software and tools, and its AMPP partner logic ",{"fg":2}],["                                                                   ",{}]],"7":[["    Info: functions, and any output files from any of the foregoing ",{"fg":2}],["                                                                  ",{}]],"8":[["    Info: (including device programming or simulation files), and any ",{"fg":2}],["                                                                ",{}]],"9":[["    Info: associated documentation or information are expressly subject ",{"fg":2}],["                                                              ",{}]],"10":[["    Info: to the terms and conditions of the Altera Program License ",{"fg":2}],["                                                                  ",{}]],"11":[["    Info: Subscription Agreement, Altera MegaCore Function License ",{"fg":2}],["                                                                   ",{}]],"12":[["    Info: Agreement, or other applicable license agreement, including, ",{"fg":2}],["                                                               ",{}]],"13":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"14":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"15":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"16":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"17":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"18":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]]},"cursor":{"y":19}}],[0.489035,{"lines":{"19":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"20":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]]},"cursor":{"y":21}}],[0.8199109999999999,{"lines":{"21":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"22":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"23":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]]},"cursor":{"y":24}}],[0.104076,{"lines":{"24":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]]},"cursor":{"y":25}}],[0.918463,{"lines":{"25":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"26":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]]},"cursor":{"y":27}}],[0.027987,{"lines":{"27":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"28":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"29":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"30":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]]},"cursor":{"y":31}}],[0.040043,{"lines":{"0":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.",{"fg":2}],["                                                            ",{}]],"1":[["    Info: Your use of Altera Corporation's design tools, logic functions ",{"fg":2}],["                                                             ",{}]],"2":[["    Info: and other software and tools, and its AMPP partner logic ",{"fg":2}],["                                                                   ",{}]],"3":[["    Info: functions, and any output files from any of the foregoing ",{"fg":2}],["                                                                  ",{}]],"4":[["    Info: (including device programming or simulation files), and any ",{"fg":2}],["                                                                ",{}]],"5":[["    Info: associated documentation or information are expressly subject ",{"fg":2}],["                                                              ",{}]],"6":[["    Info: to the terms and conditions of the Altera Program License ",{"fg":2}],["                                                                  ",{}]],"7":[["    Info: Subscription Agreement, Altera MegaCore Function License ",{"fg":2}],["                                                                   ",{}]],"8":[["    Info: Agreement, or other applicable license agreement, including, ",{"fg":2}],["                                                               ",{}]],"9":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"10":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"11":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"12":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"13":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"14":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"15":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"16":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"17":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"18":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"19":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"20":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"21":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"22":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"23":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"24":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"25":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"26":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"27":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"28":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"29":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"30":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"31":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"32":[["                                                                                                                                      ",{"fg":2}]]},"cursor":{"y":32}}],[0.084436,{}],[0.008547000000000001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ",{}],["                                                                                            ",{"fg":2}]]},"cursor":{"x":42}}],[13.652037,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ #",{}],["                                                                                           ",{"fg":2}]]},"cursor":{"x":43}}],[0.671966,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]]},"cursor":{"x":79}}],[1.432012,{"lines":{"0":[["    Info: Your use of Altera Corporation's design tools, logic functions ",{"fg":2}],["                                                             ",{}]],"1":[["    Info: and other software and tools, and its AMPP partner logic ",{"fg":2}],["                                                                   ",{}]],"2":[["    Info: functions, and any output files from any of the foregoing ",{"fg":2}],["                                                                  ",{}]],"3":[["    Info: (including device programming or simulation files), and any ",{"fg":2}],["                                                                ",{}]],"4":[["    Info: associated documentation or information are expressly subject ",{"fg":2}],["                                                              ",{}]],"5":[["    Info: to the terms and conditions of the Altera Program License ",{"fg":2}],["                                                                  ",{}]],"6":[["    Info: Subscription Agreement, Altera MegaCore Function License ",{"fg":2}],["                                                                   ",{}]],"7":[["    Info: Agreement, or other applicable license agreement, including, ",{"fg":2}],["                                                               ",{}]],"8":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"9":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"10":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"11":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"12":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"13":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"14":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"15":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"16":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"17":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"18":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"19":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"20":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"21":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"22":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"23":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"24":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"25":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"26":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"27":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"28":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"29":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"30":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[5.17996,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.088058,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.207994,{"lines":{"0":[["    Info: functions, and any output files from any of the foregoing ",{"fg":2}],["                                                                  ",{}]],"1":[["    Info: (including device programming or simulation files), and any ",{"fg":2}],["                                                                ",{}]],"2":[["    Info: associated documentation or information are expressly subject ",{"fg":2}],["                                                              ",{}]],"3":[["    Info: to the terms and conditions of the Altera Program License ",{"fg":2}],["                                                                  ",{}]],"4":[["    Info: Subscription Agreement, Altera MegaCore Function License ",{"fg":2}],["                                                                   ",{}]],"5":[["    Info: Agreement, or other applicable license agreement, including, ",{"fg":2}],["                                                               ",{}]],"6":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"7":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"8":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"9":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"10":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"11":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"12":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"13":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"14":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"15":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"16":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"17":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"18":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"19":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"20":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"21":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"22":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"23":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"24":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"25":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"26":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"27":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"28":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"29":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"31":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[1.495012,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.059988,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.11601,{"cursor":{"x":45}}],[0.167989,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -                                                                                        ",{}]]},"cursor":{"x":46}}],[0.272027,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l                                                                                       ",{}]]},"cursor":{"x":47}}],[0.091943,{"cursor":{"x":48}}],[0.264058,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l |                                                                                     ",{}]]},"cursor":{"x":49}}],[0.091972,{"cursor":{"x":50}}],[0.304001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | w                                                                                   ",{}]]},"cursor":{"x":51}}],[0.240009,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc                                                                                  ",{}]]},"cursor":{"x":52}}],[0.127991,{"cursor":{"x":53}}],[0.155997,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -                                                                                ",{}]]},"cursor":{"x":54}}],[0.252003,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]]},"cursor":{"x":55}}],[0.944021,{"lines":{"0":[["    Info: associated documentation or information are expressly subject ",{"fg":2}],["                                                              ",{}]],"1":[["    Info: to the terms and conditions of the Altera Program License ",{"fg":2}],["                                                                  ",{}]],"2":[["    Info: Subscription Agreement, Altera MegaCore Function License ",{"fg":2}],["                                                                   ",{}]],"3":[["    Info: Agreement, or other applicable license agreement, including, ",{"fg":2}],["                                                               ",{}]],"4":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"5":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"6":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"7":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"8":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"9":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"10":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"11":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"12":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"13":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"14":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"15":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"16":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"17":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"18":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"19":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"20":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"21":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"22":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"23":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"24":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"25":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"26":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"27":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"28":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"29":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"31":[["8                                                                                                                                     ",{}]],"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[2.551992,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.039956,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.136018,{"cursor":{"x":45}}],[4.300023,{"cursor":{"x":42}}],[0.095995,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]}}],[7.520001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ q                                                                                           ",{}]]},"cursor":{"x":43}}],[0.091978,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ qu                                                                                          ",{}]]},"cursor":{"x":44}}],[0.276039,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ qua                                                                                         ",{}]]},"cursor":{"x":45}}],[0.188274,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quar                                                                                        ",{}]]},"cursor":{"x":46}}],[0.18769,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus                                                                                     ",{}]]},"cursor":{"x":49}}],[0.800024,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_                                                                                    ",{}]]},"cursor":{"x":50}}],[1.400007,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_f                                                                                   ",{}]]},"cursor":{"x":51}}],[0.099979,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]]},"cursor":{"x":52}}],[0.144034,{}],[0.456039,{"lines":{"0":[["    Info: Subscription Agreement, Altera MegaCore Function License ",{"fg":2}],["                                                                   ",{}]],"1":[["    Info: Agreement, or other applicable license agreement, including, ",{"fg":2}],["                                                               ",{}]],"2":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"3":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"4":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"5":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"6":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"7":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"8":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"9":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"10":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"11":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"12":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"13":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"14":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"15":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"16":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"17":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"18":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"19":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"20":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"21":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"22":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"23":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"24":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"25":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"26":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"27":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"28":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"29":[["8                                                                                                                                     ",{}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"31":[["quartus_fid  quartus_fit                                                                                                              ",{}]]}}],[0.211926,{"lines":{"0":[["    Info: without limitation, that your use is for the sole purpose of ",{"fg":2}],["                                                               ",{}]],"1":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"2":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"3":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"4":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"5":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"6":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"7":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"8":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"9":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"10":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"11":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"12":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"13":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"14":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"15":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"16":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"17":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"18":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"19":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"20":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"21":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"22":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"23":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"24":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"25":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"26":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"27":[["8                                                                                                                                     ",{}]],"28":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"29":[["quartus_fid  quartus_fit                                                                                                              ",{}]]}}],[0.500017,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit                                                                                 ",{}]]},"cursor":{"x":53}}],[0.227967,{"cursor":{"x":54}}],[1.108019,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit m                                                                               ",{}]]},"cursor":{"x":55}}],[0.679999,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mu                                                                              ",{}]]},"cursor":{"x":56}}],[0.223923,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux                                                                             ",{}]]},"cursor":{"x":57}}],[0.8680600000000001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2                                                                            ",{}]]},"cursor":{"x":58}}],[0.32006,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]]},"cursor":{"x":59}}],[1.747909,{"lines":{"0":[["    Info: programming logic devices manufactured by Altera and sold by ",{"fg":2}],["                                                               ",{}]],"1":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"2":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"3":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"4":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"5":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"6":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"7":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"8":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"9":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"10":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"11":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"12":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"13":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"14":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"15":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"16":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"17":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"18":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"19":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"20":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"21":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"22":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"23":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"24":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"25":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"26":[["8                                                                                                                                     ",{}]],"27":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"28":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"29":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"30":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":0}}],[2.425529,{"lines":{"0":[["    Info: Altera or its authorized distributors.  Please refer to the ",{"fg":2}],["                                                                ",{}]],"1":[["    Info: applicable agreement for further details.",{"fg":2}],["                                                                                   ",{}]],"2":[["    Info: Processing started: Sun Mar 31 16:58:11 2013",{"fg":2}],["                                                                                ",{}]],"3":[["Info: Command: quartus_map mux2a",{"fg":2}],["                                                                                                      ",{}]],"4":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"5":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.",{"fg":2}],["                                       ",{}]],"6":[["Info (12021): Found 2 design units, including 1 entities, in source file mux2a.vhd",{"fg":2}],["                                                    ",{}]],"7":[["    Info (12022): Found design unit 1: mux2a-beh",{"fg":2}],["                                                                                      ",{}]],"8":[["    Info (12023): Found entity 1: mux2a",{"fg":2}],["                                                                                               ",{}]],"9":[["Info (12127): Elaborating entity \"mux2a\" for the top level hierarchy",{"fg":2}],["                                                                  ",{}]],"10":[["Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"",{"fg":2}],["                                                        ",{}]],"11":[["    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL",{"fg":2}],["                                                ",{}]],"12":[["Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different",{"fg":2}],["                            ",{}]],"13":[["    Info (21058): Implemented 3 input pins",{"fg":2}],["                                                                                            ",{}]],"14":[["    Info (21059): Implemented 1 output pins",{"fg":2}],["                                                                                           ",{}]],"15":[["    Info (21061): Implemented 1 logic cells",{"fg":2}],["                                                                                           ",{}]],"16":[["Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings",{"fg":2}],["                                                     ",{}]],"17":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"18":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"19":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"20":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"21":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"22":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"23":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"24":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"25":[["8                                                                                                                                     ",{}]],"26":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"27":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"28":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"29":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"31":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"32":[["                                                                                                                                      ",{"fg":2}]]}}],[0.004018,{"lines":{"0":[["    Info: Peak virtual memory: 349 megabytes",{"fg":2}],["                                                                                          ",{}]],"1":[["    Info: Processing ended: Sun Mar 31 16:58:13 2013                                                                                  ",{"fg":2}]],"2":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"3":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"4":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"6":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"7":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"8":[["8                                                                                                                                     ",{}]],"9":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"10":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"11":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"12":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"13":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"14":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"15":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"16":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"17":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"18":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"19":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"20":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"21":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"22":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"23":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"24":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"25":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"26":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"27":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"28":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"29":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"30":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"31":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]]}}],[0.411989,{"lines":{"0":[["    Info: Elapsed time: 00:00:02                                                                                                      ",{"fg":2}]],"1":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"2":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"4":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"6":[["8                                                                                                                                     ",{}]],"7":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"8":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"11":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"12":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"13":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"14":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"15":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"16":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"17":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"18":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"19":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"20":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"21":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"22":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"23":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"24":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"25":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"26":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"27":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"28":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"29":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"30":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"31":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]]}}],[0.016019,{"lines":{"0":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"1":[["junstrix@debian:~/altera/myproject/mux2a$ # Analysis & Synthesis was successful",{}],["                                                       ",{"fg":2}]],"2":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"3":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"4":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"5":[["8                                                                                                                                     ",{}]],"6":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"7":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"8":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"9":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"10":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"11":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"12":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"13":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"14":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"15":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"16":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"17":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"18":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"19":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"20":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"21":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"22":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"23":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"24":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"25":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"26":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"27":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"28":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"29":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"30":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"31":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]]}}],[0.043989,{"lines":{"0":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]],"1":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"2":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"3":[["8                                                                                                                                     ",{}]],"4":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"5":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"8":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"9":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"10":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"11":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"12":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"13":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"14":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"15":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"16":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"17":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"18":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"19":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"20":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"21":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"22":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"23":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"24":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"25":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"26":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"27":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"28":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"29":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"30":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"31":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]]}}],[0.272023,{"lines":{"0":[["db  incremental_db  mux2a.qpf  mux2a.qsf  mux2a.qws  mux2a.vhd  output_files                                                          ",{}]],"1":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"2":[["8                                                                                                                                     ",{}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"4":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"6":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"7":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"8":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"9":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"10":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"11":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"12":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"13":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"14":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"15":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"16":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"17":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"18":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"19":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"20":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"21":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"22":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"23":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"24":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"25":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"26":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"27":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"28":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"29":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"30":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"31":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]]}}],[0.019922,{"lines":{"0":[["8                                                                                                                                     ",{}]],"1":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"2":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"6":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"7":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"8":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"9":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"10":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"11":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"12":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"13":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"14":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"15":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"16":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"17":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"18":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"19":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"20":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"21":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"22":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"23":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"24":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"25":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"26":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"27":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"28":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"29":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]],"30":[["Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to g",{"fg":6}]],"31":[["ain full access to this feature.                                                                                                      ",{"fg":6}]],"32":[["                                                                                                                                      ",{"fg":6}]]}}],[0.216001,{"lines":{"0":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fi                                                                                  ",{}]],"1":[["quartus_fid  quartus_fit                                                                                                              ",{}]],"2":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_fit mux2a                                                                           ",{}]],"3":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"4":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"5":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"6":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"7":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"8":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"9":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"10":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"11":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"12":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"13":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"14":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"15":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"16":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"17":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"18":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"19":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"20":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"21":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"22":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"23":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"24":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"25":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"26":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]],"27":[["Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to g",{"fg":6}]],"28":[["ain full access to this feature.                                                                                                      ",{"fg":6}]],"29":[["Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments ",{"fg":2}]],"30":[["as they may be incompatible with other devices                                                                                        ",{"fg":2}]],"31":[["    Info (176445): Device EP2C8F256C6 is compatible                                                                                   ",{"fg":2}]],"32":[["                                                                                                                                      ",{"fg":2}]]}}],[0.012,{"lines":{"0":[["Info: Running Quartus II 32-bit Fitter                                                                                                ",{"fg":2}]],"1":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"2":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"3":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"4":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"5":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"6":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"7":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"8":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"9":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"10":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"11":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"12":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"13":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"14":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"15":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"16":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"17":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"18":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"19":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"20":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"21":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"22":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]],"23":[["Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to g",{"fg":6}]],"24":[["ain full access to this feature.                                                                                                      ",{"fg":6}]],"25":[["Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments ",{"fg":2}]],"26":[["as they may be incompatible with other devices                                                                                        ",{"fg":2}]],"27":[["    Info (176445): Device EP2C8F256C6 is compatible                                                                                   ",{"fg":2}]],"28":[["Info (169124): Fitter converted 3 user pins into dedicated programming pins                                                           ",{"fg":2}]],"29":[["    Info (169125): Pin ~ASDO~ is reserved at location C3                                                                              ",{"fg":2}]],"30":[["    Info (169125): Pin ~nCSO~ is reserved at location F4                                                                              ",{"fg":2}]],"31":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]]}}],[0.048007,{"lines":{"0":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"1":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"2":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"3":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"4":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"5":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"6":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"7":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"8":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"9":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"10":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"11":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"12":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"13":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"14":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"15":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"16":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"17":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]],"18":[["Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to g",{"fg":6}]],"19":[["ain full access to this feature.                                                                                                      ",{"fg":6}]],"20":[["Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments ",{"fg":2}]],"21":[["as they may be incompatible with other devices                                                                                        ",{"fg":2}]],"22":[["    Info (176445): Device EP2C8F256C6 is compatible                                                                                   ",{"fg":2}]],"23":[["Info (169124): Fitter converted 3 user pins into dedicated programming pins                                                           ",{"fg":2}]],"24":[["    Info (169125): Pin ~ASDO~ is reserved at location C3                                                                              ",{"fg":2}]],"25":[["    Info (169125): Pin ~nCSO~ is reserved at location F4                                                                              ",{"fg":2}]],"26":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]],"27":[["Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins",{"fg":6}],["                                             ",{"fg":2}]],"28":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"29":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"30":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"31":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]]}}],[0.07598299999999999,{"lines":{"0":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"1":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"2":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"3":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"4":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"5":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"6":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"7":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"8":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"9":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"10":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"11":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"12":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"13":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"14":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]],"15":[["Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to g",{"fg":6}]],"16":[["ain full access to this feature.                                                                                                      ",{"fg":6}]],"17":[["Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments ",{"fg":2}]],"18":[["as they may be incompatible with other devices                                                                                        ",{"fg":2}]],"19":[["    Info (176445): Device EP2C8F256C6 is compatible                                                                                   ",{"fg":2}]],"20":[["Info (169124): Fitter converted 3 user pins into dedicated programming pins                                                           ",{"fg":2}]],"21":[["    Info (169125): Pin ~ASDO~ is reserved at location C3                                                                              ",{"fg":2}]],"22":[["    Info (169125): Pin ~nCSO~ is reserved at location F4                                                                              ",{"fg":2}]],"23":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]],"24":[["Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins",{"fg":6}],["                                             ",{"fg":2}]],"25":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"26":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"27":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"28":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"29":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"30":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"31":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]]}}],[0.015991,{"lines":{"0":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"1":[["    Info: Processing started: Sun Mar 31 16:59:06 2013                                                                                ",{"fg":2}]],"2":[["Info: Command: quartus_fit mux2a                                                                                                      ",{"fg":2}]],"3":[["Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be ",{"fg":2}]],"4":[["used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.                                       ",{"fg":2}]],"5":[["Info (119006): Selected device EP2C5F256C6 for design \"mux2a\"                                                                         ",{"fg":2}]],"6":[["Info (21077): Low junction temperature is 0 degrees C                                                                                 ",{"fg":2}]],"7":[["Info (21077): High junction temperature is 85 degrees C                                                                               ",{"fg":2}]],"8":[["Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time              ",{"fg":2}]],"9":[["Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to g",{"fg":6}]],"10":[["ain full access to this feature.                                                                                                      ",{"fg":6}]],"11":[["Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments ",{"fg":2}]],"12":[["as they may be incompatible with other devices                                                                                        ",{"fg":2}]],"13":[["    Info (176445): Device EP2C8F256C6 is compatible                                                                                   ",{"fg":2}]],"14":[["Info (169124): Fitter converted 3 user pins into dedicated programming pins                                                           ",{"fg":2}]],"15":[["    Info (169125): Pin ~ASDO~ is reserved at location C3                                                                              ",{"fg":2}]],"16":[["    Info (169125): Pin ~nCSO~ is reserved at location F4                                                                              ",{"fg":2}]],"17":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]],"18":[["Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins",{"fg":6}],["                                             ",{"fg":2}]],"19":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"20":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"21":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"22":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"23":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"24":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"25":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"26":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"27":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"28":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"29":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"30":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"31":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]]}}],[0.016055,{"lines":{"0":[["Info (169124): Fitter converted 3 user pins into dedicated programming pins                                                           ",{"fg":2}]],"1":[["    Info (169125): Pin ~ASDO~ is reserved at location C3                                                                              ",{"fg":2}]],"2":[["    Info (169125): Pin ~nCSO~ is reserved at location F4                                                                              ",{"fg":2}]],"3":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]],"4":[["Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins",{"fg":6}],["                                             ",{"fg":2}]],"5":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"6":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"7":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"8":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"9":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"10":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"11":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"12":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"13":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"14":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"15":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"16":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"17":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"18":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"19":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"20":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"21":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"22":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"23":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"24":[["able                                                                                                                                  ",{"fg":2}]],"25":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"26":[["able                                                                                                                                  ",{"fg":2}]],"27":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"28":[["able                                                                                                                                  ",{"fg":2}]],"29":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"30":[["able                                                                                                                                  ",{"fg":2}]],"31":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]]}}],[0.423946,{"lines":{"0":[["    Info (169125): Pin ~ASDO~ is reserved at location C3                                                                              ",{"fg":2}]],"1":[["    Info (169125): Pin ~nCSO~ is reserved at location F4                                                                              ",{"fg":2}]],"2":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]],"3":[["Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins",{"fg":6}],["                                             ",{"fg":2}]],"4":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"5":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"6":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"7":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"8":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"9":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"10":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"11":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"12":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"13":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"14":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"15":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"16":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"17":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"18":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"19":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"20":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"21":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"22":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"23":[["able                                                                                                                                  ",{"fg":2}]],"24":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"25":[["able                                                                                                                                  ",{"fg":2}]],"26":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"27":[["able                                                                                                                                  ",{"fg":2}]],"28":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"29":[["able                                                                                                                                  ",{"fg":2}]],"30":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"31":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]]}}],[0.04002,{}],[0.007963,{"lines":{"0":[["    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14                                                                     ",{"fg":2}]],"1":[["Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins",{"fg":6}],["                                             ",{"fg":2}]],"2":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"3":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"4":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"5":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"6":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"7":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"8":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"9":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"10":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"11":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"12":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"13":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"14":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"15":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"16":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"17":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"18":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"19":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"20":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"21":[["able                                                                                                                                  ",{"fg":2}]],"22":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"24":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"26":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"28":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"29":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"30":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"31":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]]}}],[0.036022,{}],[0.08799899999999999,{"lines":{"0":[["    Info (169086): Pin y not assigned to an exact location on the device",{"fg":2}],["                                                              ",{"fg":6}]],"1":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"2":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"3":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"4":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"5":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"6":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"7":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"8":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"9":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"10":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"11":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"12":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"13":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"14":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"15":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"16":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"17":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"18":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"19":[["able                                                                                                                                  ",{"fg":2}]],"20":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"22":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"24":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"26":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"27":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"28":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"29":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"30":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"31":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]]}}],[0.212005,{"lines":{"0":[["    Info (169086): Pin a not assigned to an exact location on the device                                                              ",{"fg":2}]],"1":[["    Info (169086): Pin b not assigned to an exact location on the device                                                              ",{"fg":2}]],"2":[["    Info (169086): Pin s not assigned to an exact location on the device                                                              ",{"fg":2}]],"3":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"4":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"5":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"6":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"7":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"8":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"9":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"10":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"11":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"12":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"13":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"14":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"15":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"16":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"17":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"18":[["able                                                                                                                                  ",{"fg":2}]],"19":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"20":[["able                                                                                                                                  ",{"fg":2}]],"21":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"22":[["able                                                                                                                                  ",{"fg":2}]],"23":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"24":[["able                                                                                                                                  ",{"fg":2}]],"25":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"26":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"27":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"28":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"29":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"30":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"31":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]]}}],[0.260016,{"lines":{"0":[["Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux2a.sdc'. A Synopsys Design Constraints File is require",{"fg":6}]],"1":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"2":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"3":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"4":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"5":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"6":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"7":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"8":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"9":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"10":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"11":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"12":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"13":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"14":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"15":[["able                                                                                                                                  ",{"fg":2}]],"16":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"17":[["able                                                                                                                                  ",{"fg":2}]],"18":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"19":[["able                                                                                                                                  ",{"fg":2}]],"20":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"21":[["able                                                                                                                                  ",{"fg":2}]],"22":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"23":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"24":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"25":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"26":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"27":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"28":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"29":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"30":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"31":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]]}}],[0.215988,{"lines":{"0":[["d by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.  ",{"fg":6}]],"1":[["Info (332144): No user constrained base clocks found in the design",{"fg":2}],["                                                                    ",{"fg":6}]],"2":[["Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.                       ",{"fg":2}]],"3":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"4":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"5":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"6":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"7":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"8":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"9":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"10":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"11":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"12":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"13":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"14":[["able                                                                                                                                  ",{"fg":2}]],"15":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"16":[["able                                                                                                                                  ",{"fg":2}]],"17":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"18":[["able                                                                                                                                  ",{"fg":2}]],"19":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"20":[["able                                                                                                                                  ",{"fg":2}]],"21":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"22":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"23":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"24":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"25":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"26":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"27":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"28":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"29":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"30":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"31":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]]}}],[0.008003,{"lines":{"0":[["Warning (332068): No clocks defined in design.",{"fg":6}],["                                                                                        ",{"fg":2}]],"1":[["Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.",{"fg":2}],[" ",{"fg":6}]],"2":[["Info (176233): Starting register packing                                                                                              ",{"fg":2}]],"3":[["Info (176235): Finished register packing                                                                                              ",{"fg":2}]],"4":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"5":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"6":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"7":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"8":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"9":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"10":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"11":[["able                                                                                                                                  ",{"fg":2}]],"12":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"13":[["able                                                                                                                                  ",{"fg":2}]],"14":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"15":[["able                                                                                                                                  ",{"fg":2}]],"16":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"17":[["able                                                                                                                                  ",{"fg":2}]],"18":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"19":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"20":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"21":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"22":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"23":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"24":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"25":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"26":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"27":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"28":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"29":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"30":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"31":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]]}}],[0.015971,{"lines":{"0":[["    Extra Info (176219): No registers were packed into other blocks                                                                   ",{"fg":2}]],"1":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"2":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"3":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"4":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"5":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"6":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"7":[["able                                                                                                                                  ",{"fg":2}]],"8":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"9":[["able                                                                                                                                  ",{"fg":2}]],"10":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"12":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"14":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"15":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"16":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"17":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"18":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"19":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"20":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"21":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"22":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"23":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"24":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"25":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"26":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"27":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"28":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"29":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"30":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"31":[["is                                                                                                                                    ",{"fg":2}]]}}],[0.036045,{"lines":{"0":[["Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement               ",{"fg":2}]],"1":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"2":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"3":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"4":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"5":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"6":[["able                                                                                                                                  ",{"fg":2}]],"7":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"8":[["able                                                                                                                                  ",{"fg":2}]],"9":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"10":[["able                                                                                                                                  ",{"fg":2}]],"11":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"12":[["able                                                                                                                                  ",{"fg":2}]],"13":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"14":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"15":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"16":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"17":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"18":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"19":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"20":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"21":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"22":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"23":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"24":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"25":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"26":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"27":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"28":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"29":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"30":[["is                                                                                                                                    ",{"fg":2}]],"31":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]]}}],[0.011991,{"lines":{"0":[["    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)                       ",{"fg":2}]],"1":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"2":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"3":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"4":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"5":[["able                                                                                                                                  ",{"fg":2}]],"6":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"7":[["able                                                                                                                                  ",{"fg":2}]],"8":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"9":[["able                                                                                                                                  ",{"fg":2}]],"10":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"11":[["able                                                                                                                                  ",{"fg":2}]],"12":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"13":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"14":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"15":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"16":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"17":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"18":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"19":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"20":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"21":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"22":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"23":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"24":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"25":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"26":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"27":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"28":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"29":[["is                                                                                                                                    ",{"fg":2}]],"30":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"31":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]]}}],[0.043984,{"lines":{"0":[["        Info (176212): I/O standards used: 3.3-V LVTTL.                                                                               ",{"fg":2}]],"1":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"2":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"3":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"4":[["able                                                                                                                                  ",{"fg":2}]],"5":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"6":[["able                                                                                                                                  ",{"fg":2}]],"7":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"8":[["able                                                                                                                                  ",{"fg":2}]],"9":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"10":[["able                                                                                                                                  ",{"fg":2}]],"11":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"12":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"13":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"14":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"15":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"16":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"17":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"18":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"19":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"20":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"21":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"22":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"23":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"24":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"25":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"26":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"27":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"28":[["is                                                                                                                                    ",{"fg":2}]],"29":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"30":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"31":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]]}}],[0.16001,{"lines":{"0":[["Info (176215): I/O bank details before I/O pin placement                                                                              ",{"fg":2}]],"1":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"2":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"3":[["able                                                                                                                                  ",{"fg":2}]],"4":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"5":[["able                                                                                                                                  ",{"fg":2}]],"6":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"7":[["able                                                                                                                                  ",{"fg":2}]],"8":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"9":[["able                                                                                                                                  ",{"fg":2}]],"10":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"11":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"12":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"13":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"14":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"15":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"16":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"17":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"18":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"19":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"20":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"21":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"22":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"23":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"24":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"25":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"26":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"27":[["is                                                                                                                                    ",{"fg":2}]],"28":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"29":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"30":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"31":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]]}}],[0.020018,{"lines":{"0":[["    Info (176214): Statistics of I/O banks                                                                                            ",{"fg":2}]],"1":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"2":[["able                                                                                                                                  ",{"fg":2}]],"3":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"4":[["able                                                                                                                                  ",{"fg":2}]],"5":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"6":[["able                                                                                                                                  ",{"fg":2}]],"7":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"8":[["able                                                                                                                                  ",{"fg":2}]],"9":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"10":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"11":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"12":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"13":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"14":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"15":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"16":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"17":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"18":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"19":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"20":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"21":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"22":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"23":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"24":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"25":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"26":[["is                                                                                                                                    ",{"fg":2}]],"27":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"28":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"29":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"30":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"31":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"32":[["                                                                                                                                      ",{"fg":6}]]}}],[0.10398,{"lines":{"0":[["        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins avail",{"fg":2}]],"1":[["able                                                                                                                                  ",{"fg":2}]],"2":[["        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins avail",{"fg":2}]],"3":[["able                                                                                                                                  ",{"fg":2}]],"4":[["        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins avail",{"fg":2}]],"5":[["able                                                                                                                                  ",{"fg":2}]],"6":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"7":[["able                                                                                                                                  ",{"fg":2}]],"8":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"9":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"10":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"11":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"12":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"13":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"14":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"15":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"16":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"17":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"18":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"19":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"20":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"21":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"22":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"23":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"24":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"25":[["is                                                                                                                                    ",{"fg":2}]],"26":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"27":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"28":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"29":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"30":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"31":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"32":[["                                                                                                                                      ",{"fg":2}]]}}],[0.130596,{"lines":{"0":[["able                                                                                                                                  ",{"fg":2}]],"1":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"2":[["able                                                                                                                                  ",{"fg":2}]],"3":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"4":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"5":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"6":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"7":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"8":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"9":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"10":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"11":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"12":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"13":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"14":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"15":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"16":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"17":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"18":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"19":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"20":[["is                                                                                                                                    ",{"fg":2}]],"21":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"23":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"24":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"25":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"26":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"27":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"28":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"29":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"30":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"31":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]]}}],[0.099914,{}],[0.003984,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ",{}],["                                                                                            ",{"fg":2}]]},"cursor":{"x":42}}],[5.020079,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ #",{}],["                                                                                           ",{"fg":2}]]},"cursor":{"x":43}}],[0.619995,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]]},"cursor":{"x":64}}],[1.124,{"lines":{"0":[["        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins avail",{"fg":2}]],"1":[["able                                                                                                                                  ",{"fg":2}]],"2":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"3":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"4":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"5":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"6":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"7":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"8":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"9":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"10":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"11":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"12":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"13":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"14":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"15":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"16":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"17":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"18":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"19":[["is                                                                                                                                    ",{"fg":2}]],"20":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"21":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"22":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"23":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"24":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"25":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"26":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"27":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"28":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"29":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"30":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[2.068014,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ q                                                                                           ",{}]]},"cursor":{"x":43}}],[0.147989,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ qu                                                                                          ",{}]]},"cursor":{"x":44}}],[0.315998,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ qua                                                                                         ",{}]]},"cursor":{"x":45}}],[0.139999,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quar                                                                                        ",{}]]},"cursor":{"x":46}}],[0.175994,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus                                                                                     ",{}]]},"cursor":{"x":49}}],[0.6959880000000001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_                                                                                    ",{}]]},"cursor":{"x":50}}],[0.216054,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_a                                                                                   ",{}]]},"cursor":{"x":51}}],[0.17999,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_as                                                                                  ",{}]]},"cursor":{"x":52}}],[0.223943,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm                                                                                 ",{}]]},"cursor":{"x":54}}],[0.536027,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm m                                                                               ",{}]]},"cursor":{"x":55}}],[0.203967,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mu                                                                              ",{}]]},"cursor":{"x":56}}],[0.724031,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux                                                                             ",{}]]},"cursor":{"x":57}}],[0.692011,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2                                                                            ",{}]]},"cursor":{"x":58}}],[0.263997,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a.                                                                          ",{}]]},"cursor":{"x":60}}],[0.995991,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]]},"cursor":{"x":59}}],[1.276004,{"lines":{"0":[["able                                                                                                                                  ",{"fg":2}]],"1":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"2":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"3":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"4":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"5":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"6":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"7":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"8":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"9":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"10":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"11":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"12":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"13":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"14":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"15":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"16":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"17":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"18":[["is                                                                                                                                    ",{"fg":2}]],"19":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"20":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"21":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"22":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"23":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"24":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"25":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"26":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"27":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"28":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"29":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":0}}],[2.664433,{"lines":{"0":[["Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00                                                         ",{"fg":2}]],"1":[["Info (170189): Fitter placement preparation operations beginning                                                                      ",{"fg":2}]],"2":[["Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00                                               ",{"fg":2}]],"3":[["Info (170191): Fitter placement operations beginning                                                                                  ",{"fg":2}]],"4":[["Info (170137): Fitter placement was successful                                                                                        ",{"fg":2}]],"5":[["Info (170192): Fitter placement operations ending: elapsed time is 00:00:00                                                           ",{"fg":2}]],"6":[["Info (170193): Fitter routing operations beginning                                                                                    ",{"fg":2}]],"7":[["Info (170195): Router estimated average interconnect usage is 0% of the available device resources                                    ",{"fg":2}]],"8":[["    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from lo",{"fg":2}]],"9":[["cation X0_Y0 to location X13_Y14                                                                                                      ",{"fg":2}]],"10":[["Info (170194): Fitter routing operations ending: elapsed time is 00:00:00                                                             ",{"fg":2}]],"11":[["Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.                  ",{"fg":2}]],"12":[["    Info (170201): Optimizations that may affect the design's routability were skipped                                                ",{"fg":2}]],"13":[["    Info (170200): Optimizations that may affect the design's timing were skipped                                                     ",{"fg":2}]],"14":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"15":[["Warning (306006): Found 1 output pins without output pin load capacitance assignment",{"fg":6}],["                                                  ",{"fg":2}]],"16":[["    Info (306007): Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analys",{"fg":2}]],"17":[["is                                                                                                                                    ",{"fg":2}]],"18":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"19":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"20":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"21":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"22":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"23":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"24":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"25":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"26":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"27":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"28":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"29":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"31":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"32":[["                                                                                                                                      ",{"fg":2}]]}}],[0.004023,{"lines":{"0":[["is                                                                                                                                    ",{"fg":2}]],"1":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"2":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"3":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"4":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"5":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"6":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"7":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"8":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"9":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"10":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"11":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"12":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"13":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"14":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"15":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"16":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"17":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"18":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"19":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"20":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"21":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"22":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"23":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"24":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"25":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"26":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"27":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"28":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"29":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"30":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"31":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]]}}],[0.904967,{"lines":{"0":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"1":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"2":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"3":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"4":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"5":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"6":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"7":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"8":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"9":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"10":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"11":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"12":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"13":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"14":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"15":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"16":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"17":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"18":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"19":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"20":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"21":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"22":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"23":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"24":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"25":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"26":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"27":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"28":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"29":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"30":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]],"31":[["Info (115031): Writing out detailed assembly data for power analysis                                                                  ",{"fg":2}]]}}],[0.016017,{"lines":{"0":[["Info (306004): Started post-fitting delay annotation                                                                                  ",{"fg":2}]],"1":[["Info (306005): Delay annotation completed successfully                                                                                ",{"fg":2}]],"2":[["Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01                                                             ",{"fg":2}]],"3":[["Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.",{"fg":6}],["         ",{"fg":2}]],"4":[["Info (144001): Generated suppressed messages file /home/junstrix/altera/myproject/mux2a/output_files/mux2a.fit.smsg",{"fg":2}],["                   ",{"fg":6}]],"5":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"6":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"7":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"8":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"9":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"10":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"11":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"12":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"13":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"14":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"15":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"16":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"17":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"18":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"19":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"20":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"21":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"22":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"23":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"24":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"25":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"26":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"27":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"28":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"29":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]],"30":[["Info (115031): Writing out detailed assembly data for power analysis                                                                  ",{"fg":2}]],"31":[["Info (115030): Assembler is generating device programming files                                                                       ",{"fg":2}]]}}],[0.242999,{"lines":{"0":[["Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings                                                                   ",{"fg":2}]],"1":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"2":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"3":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"4":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"6":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"7":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"8":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"9":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"10":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"11":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"12":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"13":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"14":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"15":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"16":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"17":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"18":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"19":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"20":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"21":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"22":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"23":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"24":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]],"25":[["Info (115031): Writing out detailed assembly data for power analysis                                                                  ",{"fg":2}]],"26":[["Info (115030): Assembler is generating device programming files                                                                       ",{"fg":2}]],"27":[["Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings                                                                ",{"fg":2}]],"28":[["    Info: Peak virtual memory: 314 megabytes                                                                                          ",{"fg":2}]],"29":[["    Info: Processing ended: Sun Mar 31 16:59:28 2013                                                                                  ",{"fg":2}]],"30":[["    Info: Elapsed time: 00:00:01                                                                                                      ",{"fg":2}]],"31":[["    Info: Total CPU time (on all processors): 00:00:01                                                                                ",{"fg":2}]]}}],[0.09554,{}],[0.003988,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ",{}],["                                                                                            ",{"fg":2}]]},"cursor":{"x":42}}],[4.120056,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ #",{}],["                                                                                           ",{"fg":2}]]},"cursor":{"x":43}}],[0.987972,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ # Assembler was successful",{}],["                                                                  ",{"fg":2}]]},"cursor":{"x":68}}],[1.732018,{"lines":{"0":[["    Info: Peak virtual memory: 390 megabytes                                                                                          ",{"fg":2}]],"1":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"2":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"3":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"4":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"5":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"6":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"7":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"8":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"9":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"10":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"11":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"12":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"13":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"14":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"15":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"16":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"17":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"18":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"19":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"20":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"21":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"22":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"23":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]],"24":[["Info (115031): Writing out detailed assembly data for power analysis                                                                  ",{"fg":2}]],"25":[["Info (115030): Assembler is generating device programming files                                                                       ",{"fg":2}]],"26":[["Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings                                                                ",{"fg":2}]],"27":[["    Info: Peak virtual memory: 314 megabytes                                                                                          ",{"fg":2}]],"28":[["    Info: Processing ended: Sun Mar 31 16:59:28 2013                                                                                  ",{"fg":2}]],"29":[["    Info: Elapsed time: 00:00:01                                                                                                      ",{"fg":2}]],"30":[["    Info: Total CPU time (on all processors): 00:00:01                                                                                ",{"fg":2}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ # Assembler was successful",{}],["                                                                  ",{"fg":2}]],"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[1.792001,{"lines":{"32":[["(reverse-i-search)`':                                                                                                                 ",{}]]},"cursor":{"x":22}}],[0.243992,{"lines":{"32":[["(reverse-i-search)`e': # Assembler was successful                                                                                     ",{}]]},"cursor":{"x":43}}],[0.223982,{"lines":{"32":[["(reverse-i-search)`em': # Assembler was successful                                                                                    ",{}]]},"cursor":{"x":29}}],[0.120013,{"lines":{"32":[["(reverse-i-search)`ema': emacs -Q -nw mux2a.vhd                                                                                       ",{}]]},"cursor":{"x":25}}],[1.480015,{"lines":{"0":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"1":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"2":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"4":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"5":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"6":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"7":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"8":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"9":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"10":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"11":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"12":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"13":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"14":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"15":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"16":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"17":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"18":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"19":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"20":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"21":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"22":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]],"23":[["Info (115031): Writing out detailed assembly data for power analysis                                                                  ",{"fg":2}]],"24":[["Info (115030): Assembler is generating device programming files                                                                       ",{"fg":2}]],"25":[["Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings                                                                ",{"fg":2}]],"26":[["    Info: Peak virtual memory: 314 megabytes                                                                                          ",{"fg":2}]],"27":[["    Info: Processing ended: Sun Mar 31 16:59:28 2013                                                                                  ",{"fg":2}]],"28":[["    Info: Elapsed time: 00:00:01                                                                                                      ",{"fg":2}]],"29":[["    Info: Total CPU time (on all processors): 00:00:01                                                                                ",{"fg":2}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ # Assembler was successful",{}],["                                                                  ",{"fg":2}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhd                                                                      ",{}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":0}}],[0.016917,{"lines":{"0":[["                                                                                                                                      ",{}]],"1":[["                                                                                                                                      ",{}]],"2":[["                                                                                                                                      ",{}]],"3":[["                                                                                                                                      ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["                                                                                                                                      ",{}]],"6":[["                                                                                                                                      ",{}]],"7":[["                                                                                                                                      ",{}]],"8":[["                                                                                                                                      ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["                                                                                                                                      ",{}]],"11":[["                                                                                                                                      ",{}]],"12":[["                                                                                                                                      ",{}]],"13":[["                                                                                                                                      ",{}]],"14":[["                                                                                                                                      ",{}]],"15":[["                                                                                                                                      ",{}]],"16":[["                                                                                                                                      ",{}]],"17":[["                                                                                                                                      ",{}]],"18":[["                                                                                                                                      ",{}]],"19":[["                                                                                                                                      ",{}]],"20":[["                                                                                                                                      ",{}]],"21":[["                                                                                                                                      ",{}]],"22":[["                                                                                                                                      ",{}]],"23":[["                                                                                                                                      ",{}]],"24":[["                                                                                                                                      ",{}]],"25":[["                                                                                                                                      ",{}]],"26":[["                                                                                                                                      ",{}]],"27":[["                                                                                                                                      ",{}]],"28":[["                                                                                                                                      ",{}]],"29":[["                                                                                                                                      ",{}]],"30":[["                                                                                                                                      ",{}]],"31":[["                                                                                                                                      ",{}]]}}],[0.016005,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["*scratch*   ",{"bold":true,"inverse":true}],["   All L1     (Fundamental)----------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":0}}],[0.015982,{"lines":{"0":[["File Edit Options Buffers Tools Lisp-Interaction Help                                                                                 ",{"inverse":true}]],"31":[["-UUU:----F1  ",{"inverse":true}],["*scratch*   ",{"bold":true,"inverse":true}],["   All L1     (Lisp Interaction)-----------------------------------------------------------------------------",{"inverse":true}]],"32":[["(\"emacs\" \"mux2a.vhd\")                                                                                                                 ",{}]]},"cursor":{"y":1}}],[0.028119,{"lines":{"32":[["For information about GNU Emacs and the GNU system, type C-h C-a.                                                                     ",{}]]}}],[0.095889,{"lines":{"32":[["VHDL Mode 3.33.6.  See menu for documentation and release notes.                                                                      ",{}]]}}],[0.012057,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"1":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"2":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"3":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"5":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"6":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"7":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"8":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"10":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"12":[["architecture",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[" ",{}],["of",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                          ",{}]],"14":[["begin",{"fg":6,"bold":true}],["  ",{}],["-- beh                                                                                                                         ",{"fg":1}]],"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" ",{}],["else",{"fg":6,"bold":true}],["                                                                                                            ",{}]],"17":[["       b;                                                                                                                             ",{}]],"19":[["end",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[";                                                                                                                              ",{}]],"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]}}],[2.875997,{"lines":{"32":[["                                                                                                                                      ",{}]]}}],[1.431989,{"lines":{"0":[["File Edit Options Buffers Tools Minibuf Help                                                                                          ",{"inverse":true}]],"1":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"2":[["-- Title      : ",{"fg":1}],["<title string>",{"fg":1,"bold":true}],["                                                                                                        ",{"fg":1}]],"3":[["-- Project    :                                                                                                                       ",{"fg":1}]],"4":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"5":[["-- File       : mux2a.vhd                                                                                                             ",{"fg":1}]],"6":[["-- Author     : junstrix  <junstrix@debian>                                                                                           ",{"fg":1}]],"7":[["-- Company    :                                                                                                                       ",{"fg":1}]],"8":[["-- Created    : 2013-03-31           ",{"fg":1}],["                                                                                                 ",{}]],"32":[["title: ",{"fg":4}],["                                                                                                                               ",{}]]},"cursor":{"x":37,"y":8,"visible":false}}],[0.000218,{"lines":{"8":[["-- Created    : 2013-03-31                                                                                                            ",{"fg":1}]],"9":[["-- Last update: 2013-03-31                                                                                                            ",{"fg":1}]],"10":[["-- Platform   :                                                                                                                       ",{"fg":1}]],"11":[["-- Standard   : VHDL'87                                                                                                               ",{"fg":1}]],"12":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"13":[["-- Description: ",{"fg":1}],["<cursor>",{"fg":1,"bold":true}],["                                                                                                              ",{"fg":1}]],"14":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"15":[["-- Copyright (c) 2013                                                                                                                 ",{"fg":1}]],"16":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"17":[["-- Revisions  :                                                                                                                       ",{"fg":1}]],"18":[["-- Date        Version  Author  Description                                                                                           ",{"fg":1}]],"19":[["-- 2013-03-31  1.0      junstrix        Created                                                                                       ",{"fg":1}]],"20":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"22":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"23":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"24":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"26":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"27":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"28":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"29":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   Top L2     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":7,"y":32,"visible":true}}],[1.707793,{"lines":{"32":[["title: ",{"fg":4}],["m                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.195992,{"lines":{"32":[["title: ",{"fg":4}],["mu                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.123993,{"lines":{"32":[["title: ",{"fg":4}],["mux                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.808023,{"lines":{"32":[["title: ",{"fg":4}],["mux2                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.262982,{"lines":{"32":[["title: ",{"fg":4}],["mux2a                                                                                                                          ",{}]]},"cursor":{"x":12}}],[0.395975,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   Top L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["Args out of range: 0, 1                                                                                                               ",{}]]},"cursor":{"x":0,"y":1}}],[4.240036,{"lines":{"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":1}}],[1.147971,{"lines":{"32":[["Undo!                                                                                                                                 ",{}]]}}],[0.004039,{"lines":{"1":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"2":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"3":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"6":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"7":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"8":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"11":[["                                                                                                                                      ",{}]],"12":[["architecture",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[" ",{}],["of",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                          ",{}]],"13":[["                                                                                                                                      ",{}]],"14":[["begin",{"fg":6,"bold":true}],["  ",{}],["-- beh                                                                                                                         ",{"fg":1}]],"15":[["                                                                                                                                      ",{}]],"16":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" ",{}],["else",{"fg":6,"bold":true}],["                                                                                                            ",{}]],"17":[["       b;                                                                                                                             ",{}]],"18":[["                                                                                                                                      ",{}]],"19":[["end",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[";                                                                                                                              ",{}]],"20":[["                                                                                                                                      ",{}]],"22":[["                                                                                                                                      ",{}]],"23":[["                                                                                                                                      ",{}]],"24":[["                                                                                                                                      ",{}]],"26":[["                                                                                                                                      ",{}]],"27":[["                                                                                                                                      ",{}]],"28":[["                                                                                                                                      ",{}]],"29":[["                                                                                                                                      ",{}]],"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":0}}],[1.240961,{"lines":{"1":[["                                                                                                                                      ",{}]],"2":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"3":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"4":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"5":[["                                                                                                                                      ",{}]],"6":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"7":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"8":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"9":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"10":[["                                                                                                                                      ",{}]],"11":[["end",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[";                                                                                                                            ",{}]],"12":[["                                                                                                                                      ",{}]],"13":[["architecture",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[" ",{}],["of",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                          ",{}]],"14":[["                                                                                                                                      ",{}]],"15":[["begin",{"fg":6,"bold":true}],["  ",{}],["-- beh                                                                                                                         ",{"fg":1}]],"16":[["                                                                                                                                      ",{}]],"17":[["  y <= a ",{}],["when",{"fg":6,"bold":true}],[" s = ",{}],["'1'",{"fg":2}],[" ",{}],["else",{"fg":6,"bold":true}],["                                                                                                            ",{}]],"18":[["       b;                                                                                                                             ",{}]],"19":[["                                                                                                                                      ",{}]],"20":[["end",{"fg":6,"bold":true}],[" ",{}],["beh",{"fg":4,"bold":true}],[";                                                                                                                              ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L2     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"y":2}}],[0.471981,{"lines":{"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   All L1     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"y":1}}],[1.504,{"lines":{"0":[["File Edit Options Buffers Tools Minibuf Help                                                                                          ",{"inverse":true}]],"1":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"2":[["-- Title      : ",{"fg":1}],["<title string>",{"fg":1,"bold":true}],["                                                                                                        ",{"fg":1}]],"3":[["-- Project    :                                                                                                                       ",{"fg":1}]],"4":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"5":[["-- File       : mux2a.vhd                                                                                                             ",{"fg":1}]],"6":[["-- Author     : junstrix  <junstrix@debian>                                                                                           ",{"fg":1}]],"7":[["-- Company    :   ",{"fg":1}],["_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"32":[["title: ",{"fg":4}],["                                                                                                                               ",{}]]},"cursor":{"x":18,"y":7,"visible":false}}],[0.000214,{"lines":{"7":[["-- Company    :                                                                                                                       ",{"fg":1}]],"8":[["-- Created    : 2013-03-31                                                                                                            ",{"fg":1}]],"9":[["-- Last update: 2013-03-31                                                                                                            ",{"fg":1}]],"10":[["-- Platform   :                                                                                                                       ",{"fg":1}]],"11":[["-- Standard   : VHDL'87                                                                                                               ",{"fg":1}]],"12":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"13":[["-- Description: ",{"fg":1}],["<cursor>",{"fg":1,"bold":true}],["                                                                                                              ",{"fg":1}]],"14":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"15":[["-- Copyright (c) 2013                                                                                                                 ",{"fg":1}]],"16":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"17":[["-- Revisions  :                                                                                                                       ",{"fg":1}]],"18":[["-- Date        Version  Author  Description                                                                                           ",{"fg":1}]],"19":[["-- 2013-03-31  1.0      junstrix        Created                                                                                       ",{"fg":1}]],"20":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"23":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"24":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"25":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"27":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"28":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"29":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"30":[["    ",{}],["y",{"fg":3}],["    : ",{}],["out",{"fg":6,"bold":true}],[" ",{}],["std_logic",{"fg":2}],[");                                                                                                            ",{}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   Top L2     (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":7,"y":32,"visible":true}}],[1.235834,{"lines":{"32":[["title: ",{"fg":4}],["m                                                                                                                              ",{}]]},"cursor":{"x":8}}],[0.207996,{"lines":{"32":[["title: ",{"fg":4}],["mu                                                                                                                             ",{}]]},"cursor":{"x":9}}],[0.171994,{"lines":{"32":[["title: ",{"fg":4}],["mux                                                                                                                            ",{}]]},"cursor":{"x":10}}],[0.4,{"lines":{"32":[["title: ",{"fg":4}],["mux2                                                                                                                           ",{}]]},"cursor":{"x":11}}],[0.399052,{"lines":{"32":[["title: ",{"fg":4}],["mux2a                                                                                                                          ",{}]]},"cursor":{"x":12}}],[0.435936,{"lines":{"32":[["You can specify a company name in user option `vhdl-company-name'                                                                     ",{}]]},"cursor":{"x":30,"y":2}}],[0.003965,{"lines":{"0":[["File Edit Options Buffers Tools VHDL Help                                                                                             ",{"inverse":true}]],"2":[["-- Title      : mux2a                                                                                                                 ",{"fg":1}]],"13":[["-- Description:                                                                                                                       ",{"fg":1}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   Top L13    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":16,"y":13}}],[2.800064,{"lines":{"13":[["-- Description: e                                                                                                                     ",{"fg":1}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":17}}],[0.160943,{"lines":{"13":[["-- Description: em                                                                                                                    ",{"fg":1}]]},"cursor":{"x":18}}],[0.052006,{"lines":{"13":[["-- Description: ema                                                                                                                   ",{"fg":1}]]},"cursor":{"x":19}}],[0.207997,{"lines":{"13":[["-- Description: emac                                                                                                                  ",{"fg":1}]]},"cursor":{"x":20}}],[0.09200999999999999,{"lines":{"13":[["-- Description: emacs                                                                                                                 ",{"fg":1}]]},"cursor":{"x":21}}],[0.119998,{"cursor":{"x":22}}],[1.08802,{"lines":{"13":[["-- Description: emacs 快速                                                                                                            ",{"fg":1}]]},"cursor":{"x":26}}],[1.799002,{"lines":{"13":[["-- Description: emacs 快速编辑                                                                                                        ",{"fg":1}]]},"cursor":{"x":30}}],[1.160026,{"lines":{"13":[["-- Description: emacs 快速编辑v                                                                                                       ",{"fg":1}]]},"cursor":{"x":31}}],[0.123984,{"lines":{"13":[["-- Description: emacs 快速编辑vh                                                                                                      ",{"fg":1}]]},"cursor":{"x":32}}],[0.152008,{"lines":{"13":[["-- Description: emacs 快速编辑vhd                                                                                                     ",{"fg":1}]]},"cursor":{"x":33}}],[0.412003,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl                                                                                                    ",{"fg":1}]]},"cursor":{"x":34}}],[1.412957,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码                                                                                                ",{"fg":1}]]},"cursor":{"x":38}}],[0.984,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,                                                                                               ",{"fg":1}]]},"cursor":{"x":39}}],[1.191994,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,q                                                                                              ",{"fg":1}]]},"cursor":{"x":40}}],[0.02801,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,qu                                                                                             ",{"fg":1}]]},"cursor":{"x":41}}],[0.231991,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,qua                                                                                            ",{"fg":1}]]},"cursor":{"x":42}}],[0.147996,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quar                                                                                           ",{"fg":1}]]},"cursor":{"x":43}}],[0.295998,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quart                                                                                          ",{"fg":1}]]},"cursor":{"x":44}}],[0.348004,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartu                                                                                         ",{"fg":1}]]},"cursor":{"x":45}}],[0.164005,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus                                                                                        ",{"fg":1}]]},"cursor":{"x":46}}],[2.100038,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令                                                                                    ",{"fg":1}]]},"cursor":{"x":50}}],[0.707937,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行                                                                                  ",{"fg":1}]]},"cursor":{"x":52}}],[0.304034,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可                                                                                ",{"fg":1}]]},"cursor":{"x":54}}],[0.215955,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以                                                                              ",{"fg":1}]]},"cursor":{"x":56}}],[1.068453,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成                                                                          ",{"fg":1}]]},"cursor":{"x":60}}],[5.595607,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析                                                                      ",{"fg":1}]]},"cursor":{"x":64}}],[2.263068,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析综合                                                                  ",{"fg":1}]]},"cursor":{"x":68}}],[1.507921,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析综                                                                    ",{"fg":1}]]},"cursor":{"x":66}}],[0.164983,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析                                                                      ",{"fg":1}]]},"cursor":{"x":64}}],[0.543046,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析、                                                                    ",{"fg":1}]]},"cursor":{"x":66}}],[1.310015,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析、综合                                                                ",{"fg":1}]]},"cursor":{"x":70}}],[0.762948,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析、综合、                                                              ",{"fg":1}]]},"cursor":{"x":72}}],[2.227045,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析、综合、布线                                                          ",{"fg":1}]]},"cursor":{"x":76}}],[4.731905,{"lines":{"13":[["-- Description: emacs 快速编辑vhdl源码,quartus命令行可以完成分析、综合、布线等                                                        ",{"fg":1}]]},"cursor":{"x":78}}],[2.533055,{"lines":{"14":[["                                                                                                                                      ",{}]],"15":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"16":[["-- Copyright (c) 2013                                                                                                                 ",{"fg":1}]],"17":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"18":[["-- Revisions  :                                                                                                                       ",{"fg":1}]],"19":[["-- Date        Version  Author  Description                                                                                           ",{"fg":1}]],"20":[["-- 2013-03-31  1.0      junstrix        Created                                                                                       ",{"fg":1}]],"21":[["-------------------------------------------------------------------------------                                                       ",{"fg":1}]],"23":[["                                                                                                                                      ",{}]],"24":[["library",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[";                                                                                                                         ",{}]],"25":[["use",{"fg":6,"bold":true}],[" ",{}],["ieee",{"fg":6}],[".",{}],["std_logic_1164",{"fg":6}],[".",{}],["all",{"fg":6,"bold":true}],[";                                                                                                          ",{}]],"26":[["entity",{"fg":6,"bold":true}],[" ",{}],["mux2a",{"fg":4,"bold":true}],[" ",{}],["is",{"fg":6,"bold":true}],["                                                                                                                       ",{}]],"27":[["                                                                                                                                      ",{}]],"28":[["  ",{}],["port",{"fg":6,"bold":true}],[" (                                                                                                                              ",{}]],"29":[["    ",{}],["a",{"fg":3}],[", ",{}],["b",{"fg":3}],[" : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- input port                                                                                 ",{"fg":1}]],"30":[["    ",{}],["s",{"fg":3}],["    : ",{}],["in",{"fg":6,"bold":true}],["  ",{}],["std_logic",{"fg":2}],[";               ",{}],["-- 使能                                                                                       ",{"fg":1}]],"31":[["-UUU:**--F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   Top L14    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]]},"cursor":{"x":0,"y":14}}],[0.735027,{"lines":{"14":[["-                                                                                                                                     ",{}]]},"cursor":{"x":1}}],[0.167968,{"lines":{"14":[["--                                                                                                                                    ",{"fg":1}]],"32":[["Enter '-' for horiz. line, 'CR' for commenting-out code, else enter comment                                                           ",{}]]},"cursor":{"x":2}}],[0.207999,{"lines":{"32":[["                                                                                                                                      ",{}]]},"cursor":{"x":3}}],[1.443989,{"lines":{"14":[["-- 其它                                                                                                                               ",{"fg":1}]]},"cursor":{"x":7}}],[0.613021,{"lines":{"14":[["-- 其它在                                                                                                                             ",{"fg":1}]]},"cursor":{"x":9}}],[1.104027,{"lines":{"14":[["-- 其它在图形                                                                                                                         ",{"fg":1}]]},"cursor":{"x":13}}],[2.147997,{"lines":{"14":[["-- 其它在图形界面                                                                                                                     ",{"fg":1}]]},"cursor":{"x":17}}],[3.086984,{"lines":{"14":[["-- 其它在图形界面无法                                                                                                                 ",{"fg":1}]]},"cursor":{"x":21}}],[1.62,{"lines":{"14":[["-- 其它在图形界面无法理解                                                                                                             ",{"fg":1}]]},"cursor":{"x":25}}],[2.856006,{"lines":{"14":[["-- 其它在图形界面无法理解的                                                                                                           ",{"fg":1}]]},"cursor":{"x":27}}],[0.728012,{"lines":{"14":[["-- 其它在图形界面无法理解                                                                                                             ",{"fg":1}]]},"cursor":{"x":25}}],[4.683999,{"lines":{"14":[["-- 其它在图形界面无法理解深                                                                                                           ",{"fg":1}]]},"cursor":{"x":27}}],[0.287989,{"lines":{"14":[["-- 其它在图形界面无法理解深一                                                                                                         ",{"fg":1}]]},"cursor":{"x":29}}],[1.029412,{"lines":{"14":[["-- 其它在图形界面无法理解深一层                                                                                                       ",{"fg":1}]]},"cursor":{"x":31}}],[0.242579,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的                                                                                                     ",{"fg":1}]]},"cursor":{"x":33}}],[0.668984,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的E                                                                                                    ",{"fg":1}]]},"cursor":{"x":34}}],[0.252001,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的ED                                                                                                   ",{"fg":1}]]},"cursor":{"x":35}}],[0.447996,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA                                                                                                  ",{"fg":1}]]},"cursor":{"x":36}}],[2.795076,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计                                                                                              ",{"fg":1}]]},"cursor":{"x":40}}],[2.279906,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计开                                                                                            ",{"fg":1}]]},"cursor":{"x":42}}],[0.297364,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计开发                                                                                          ",{"fg":1}]]},"cursor":{"x":44}}],[1.967673,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计开发思想                                                                                      ",{"fg":1}]]},"cursor":{"x":48}}],[0.983989,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计开发思想.                                                                                     ",{"fg":1}]]},"cursor":{"x":49}}],[0.17507,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计开发思想..                                                                                    ",{"fg":1}]]},"cursor":{"x":50}}],[0.143962,{"lines":{"14":[["-- 其它在图形界面无法理解深一层的EDA设计开发思想...                                                                                   ",{"fg":1}]]},"cursor":{"x":51}}],[1.120974,{"lines":{"32":[["Saving file /home/junstrix/altera/myproject/mux2a/mux2a.vhd...                                                                        ",{}]]}}],[0.23259,{"lines":{"31":[["-UUU:----F1  ",{"inverse":true}],["mux2a.vhd   ",{"bold":true,"inverse":true}],["   Top L14    (VHDL/es)--------------------------------------------------------------------------------------",{"inverse":true}]],"32":[["Wrote /home/junstrix/altera/myproject/mux2a/mux2a.vhd                                                                                 ",{}]]}}],[1.139432,{"lines":{"32":[["                                                                                                                                      ",{}]]}}],[0.175951,{"lines":{"0":[["    Info: Processing ended: Sun Mar 31 16:59:09 2013                                                                                  ",{"fg":2}]],"1":[["    Info: Elapsed time: 00:00:03                                                                                                      ",{"fg":2}]],"2":[["    Info: Total CPU time (on all processors): 00:00:03                                                                                ",{"fg":2}]],"3":[["junstrix@debian:~/altera/myproject/mux2a$ #Fitter was successful",{}],["                                                                      ",{"fg":2}]],"4":[["junstrix@debian:~/altera/myproject/mux2a$ quartus_asm mux2a                                                                           ",{}]],"5":[["Info: *******************************************************************",{"fg":2}],["                                                             ",{}]],"6":[["Info: Running Quartus II 32-bit Assembler                                                                                             ",{"fg":2}]],"7":[["    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition                                                             ",{"fg":2}]],"8":[["    Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.                                                            ",{"fg":2}]],"9":[["    Info: Your use of Altera Corporation's design tools, logic functions                                                              ",{"fg":2}]],"10":[["    Info: and other software and tools, and its AMPP partner logic                                                                    ",{"fg":2}]],"11":[["    Info: functions, and any output files from any of the foregoing                                                                   ",{"fg":2}]],"12":[["    Info: (including device programming or simulation files), and any                                                                 ",{"fg":2}]],"13":[["    Info: associated documentation or information are expressly subject                                                               ",{"fg":2}]],"14":[["    Info: to the terms and conditions of the Altera Program License                                                                   ",{"fg":2}]],"15":[["    Info: Subscription Agreement, Altera MegaCore Function License                                                                    ",{"fg":2}]],"16":[["    Info: Agreement, or other applicable license agreement, including,                                                                ",{"fg":2}]],"17":[["    Info: without limitation, that your use is for the sole purpose of                                                                ",{"fg":2}]],"18":[["    Info: programming logic devices manufactured by Altera and sold by                                                                ",{"fg":2}]],"19":[["    Info: Altera or its authorized distributors.  Please refer to the                                                                 ",{"fg":2}]],"20":[["    Info: applicable agreement for further details.                                                                                   ",{"fg":2}]],"21":[["    Info: Processing started: Sun Mar 31 16:59:27 2013                                                                                ",{"fg":2}]],"22":[["Info: Command: quartus_asm mux2a                                                                                                      ",{"fg":2}]],"23":[["Info (115031): Writing out detailed assembly data for power analysis                                                                  ",{"fg":2}]],"24":[["Info (115030): Assembler is generating device programming files                                                                       ",{"fg":2}]],"25":[["Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings                                                                ",{"fg":2}]],"26":[["    Info: Peak virtual memory: 314 megabytes                                                                                          ",{"fg":2}]],"27":[["    Info: Processing ended: Sun Mar 31 16:59:28 2013                                                                                  ",{"fg":2}]],"28":[["    Info: Elapsed time: 00:00:01                                                                                                      ",{"fg":2}]],"29":[["    Info: Total CPU time (on all processors): 00:00:01                                                                                ",{"fg":2}]],"30":[["junstrix@debian:~/altera/myproject/mux2a$ # Assembler was successful",{}],["                                                                  ",{"fg":2}]],"31":[["junstrix@debian:~/altera/myproject/mux2a$ emacs -Q -nw mux2a.vhd                                                                      ",{}]],"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":32}}],[1.043989,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ w                                                                                           ",{}]]},"cursor":{"x":43}}],[0.892037,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42}}],[0.287997,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ l                                                                                           ",{}]]},"cursor":{"x":43}}],[0.140003,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls                                                                                          ",{}]]},"cursor":{"x":44}}],[0.072007,{"cursor":{"x":45}}],[0.152001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -                                                                                        ",{}]]},"cursor":{"x":46}}],[0.275984,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l                                                                                       ",{}]]},"cursor":{"x":47}}],[0.108002,{"cursor":{"x":48}}],[0.6800079999999999,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l |                                                                                     ",{}]]},"cursor":{"x":49}}],[0.079996,{"cursor":{"x":50}}],[0.164001,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | w                                                                                   ",{}]]},"cursor":{"x":51}}],[0.232008,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc                                                                                  ",{}]]},"cursor":{"x":52}}],[0.11599,{"cursor":{"x":53}}],[0.09893,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -                                                                                ",{}]]},"cursor":{"x":54}}],[0.24403,{"lines":{"32":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]]},"cursor":{"x":55}}],[0.28504,{"lines":{"0":[["junstrix@debian:~/altera/myproject/mux2a$ ls -l | wc -l                                                                               ",{}]],"1":[["                                                                                                                                      ",{}]],"2":[["                                                                                                                                      ",{}]],"3":[["                                                                                                                                      ",{}]],"4":[["                                                                                                                                      ",{}]],"5":[["                                                                                                                                      ",{}]],"6":[["                                                                                                                                      ",{}]],"7":[["                                                                                                                                      ",{}]],"8":[["                                                                                                                                      ",{}]],"9":[["                                                                                                                                      ",{}]],"10":[["                                                                                                                                      ",{}]],"11":[["                                                                                                                                      ",{}]],"12":[["                                                                                                                                      ",{}]],"13":[["                                                                                                                                      ",{}]],"14":[["                                                                                                                                      ",{}]],"15":[["                                                                                                                                      ",{}]],"16":[["                                                                                                                                      ",{}]],"17":[["                                                                                                                                      ",{}]],"18":[["                                                                                                                                      ",{}]],"19":[["                                                                                                                                      ",{}]],"20":[["                                                                                                                                      ",{}]],"21":[["                                                                                                                                      ",{}]],"22":[["                                                                                                                                      ",{}]],"23":[["                                                                                                                                      ",{}]],"24":[["                                                                                                                                      ",{}]],"25":[["                                                                                                                                      ",{}]],"26":[["                                                                                                                                      ",{}]],"27":[["                                                                                                                                      ",{}]],"28":[["                                                                                                                                      ",{}]],"29":[["                                                                                                                                      ",{}]],"30":[["                                                                                                                                      ",{}]],"31":[["                                                                                                                                      ",{}]],"32":[["                                                                                                                                      ",{}]]},"cursor":{"y":0}}],[0.53504,{"cursor":{"x":0,"y":1}}],[0.007913999999999999,{"lines":{"1":[["10                                                                                                                                    ",{}]],"2":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":2}}],[4.021054,{"lines":{"2":[["junstrix@debian:~/altera/myproject/mux2a$ #                                                                                           ",{}]]},"cursor":{"x":43}}],[0.963995,{"lines":{"2":[["junstrix@debian:~/altera/myproject/mux2a$ #E                                                                                          ",{}]]},"cursor":{"x":44}}],[0.099994,{"lines":{"2":[["junstrix@debian:~/altera/myproject/mux2a$ #EN                                                                                         ",{}]]},"cursor":{"x":45}}],[0.163948,{"lines":{"2":[["junstrix@debian:~/altera/myproject/mux2a$ #END                                                                                        ",{}]]},"cursor":{"x":46}}],[1.579064,{"lines":{"3":[["junstrix@debian:~/altera/myproject/mux2a$                                                                                             ",{}]]},"cursor":{"x":42,"y":3}}],[0.9167380000000001,{"lines":{"3":[["junstrix@debian:~/altera/myproject/mux2a$ exit                                                                                        ",{}]]},"cursor":{"x":0,"y":4}}]]