$date
	Wed Jun 12 16:24:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$scope module al $end
$var wire 8 ! accumulator [7:0] $end
$var wire 1 " clk $end
$var wire 4 # op [3:0] $end
$var wire 8 $ operand_2 [7:0] $end
$var wire 1 % rst $end
$var wire 8 & status [7:0] $end
$var wire 8 ' status_out [7:0] $end
$var wire 8 ( result [7:0] $end
$var reg 8 ) alu_sel [7:0] $end
$var reg 1 * cin $end
$var reg 8 + operand [7:0] $end
$var reg 1 , sh_r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
bx +
x*
bx )
bx (
bxzzzzzxz '
b0 &
x%
b10000001 $
b0 #
0"
b100100 !
$end
#5
b10100101 (
b0zzzzz0z '
b10000001 +
0*
b1 )
1"
#10
0"
#15
1"
b1 #
#20
0"
#25
1"
#30
0"
b10 #
#35
b0zzzzz1z '
b10100100 (
b1111111 +
1*
1"
#40
0"
#45
bz (
bz '
b10000001 +
x*
b1000 )
1"
b11 #
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
