--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ram_sp_sr_sw.twx ram_sp_sr_sw.ncd -o ram_sp_sr_sw.twr
ram_sp_sr_sw.pcf

Design file:              ram_sp_sr_sw.ncd
Physical constraint file: ram_sp_sr_sw.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
address<0>  |    1.552(R)|    0.628(R)|clk_BUFGP         |   0.000|
address<1>  |    1.529(R)|    0.639(R)|clk_BUFGP         |   0.000|
address<2>  |    1.321(R)|    0.516(R)|clk_BUFGP         |   0.000|
address<3>  |    1.483(R)|    0.676(R)|clk_BUFGP         |   0.000|
cs          |    2.067(R)|   -0.054(R)|clk_BUFGP         |   0.000|
data<0>     |    0.551(R)|    0.650(R)|clk_BUFGP         |   0.000|
data<1>     |    0.493(R)|    0.696(R)|clk_BUFGP         |   0.000|
data<2>     |    0.551(R)|    0.650(R)|clk_BUFGP         |   0.000|
data<3>     |    0.493(R)|    0.696(R)|clk_BUFGP         |   0.000|
oe          |    2.112(R)|   -0.158(R)|clk_BUFGP         |   0.000|
we          |    2.294(R)|    0.101(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data<0>     |    8.378(R)|clk_BUFGP         |   0.000|
data<1>     |    9.069(R)|clk_BUFGP         |   0.000|
data<2>     |    8.350(R)|clk_BUFGP         |   0.000|
data<3>     |    8.378(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
cs             |data<0>        |    7.983|
cs             |data<1>        |    7.939|
cs             |data<2>        |    8.684|
cs             |data<3>        |    7.983|
oe             |data<0>        |    8.232|
oe             |data<1>        |    8.188|
oe             |data<2>        |    8.933|
oe             |data<3>        |    8.232|
we             |data<0>        |    7.867|
we             |data<1>        |    7.823|
we             |data<2>        |    8.568|
we             |data<3>        |    7.867|
---------------+---------------+---------+


Analysis completed Sun Sep 22 16:48:57 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 102 MB



