<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › ath › ath9k › eeprom_def.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>eeprom_def.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2008-2011 Atheros Communications Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span>
<span class="cm"> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span>
<span class="cm"> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/unaligned.h&gt;</span>
<span class="cp">#include &quot;hw.h&quot;</span>
<span class="cp">#include &quot;ar9002_phy.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_get_txgain_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">calDataPerFreqOpLoop</span> <span class="o">*</span><span class="n">rawDatasetOpLoop</span><span class="p">,</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">calChans</span><span class="p">,</span>  <span class="n">u16</span> <span class="n">availPiers</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">pwr</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">pcdacIdx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">pcdac</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">idxL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">idxR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">numPiers</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">match</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">chan_centers</span> <span class="n">centers</span><span class="p">;</span>

	<span class="n">ath9k_hw_get_channel_centers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">centers</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">numPiers</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">numPiers</span> <span class="o">&lt;</span> <span class="n">availPiers</span><span class="p">;</span> <span class="n">numPiers</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">calChans</span><span class="p">[</span><span class="n">numPiers</span><span class="p">]</span> <span class="o">==</span> <span class="n">AR5416_BCHAN_UNUSED</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="n">match</span> <span class="o">=</span> <span class="n">ath9k_hw_get_lower_upper_index</span><span class="p">(</span>
			<span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">FREQ2FBIN</span><span class="p">(</span><span class="n">centers</span><span class="p">.</span><span class="n">synth_center</span><span class="p">,</span> <span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">)),</span>
			<span class="n">calChans</span><span class="p">,</span> <span class="n">numPiers</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">idxL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">idxR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">match</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pcdac</span> <span class="o">=</span> <span class="n">rawDatasetOpLoop</span><span class="p">[</span><span class="n">idxL</span><span class="p">].</span><span class="n">pcdac</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
		<span class="o">*</span><span class="n">pwr</span> <span class="o">=</span> <span class="n">rawDatasetOpLoop</span><span class="p">[</span><span class="n">idxL</span><span class="p">].</span><span class="n">pwrPdg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pcdac</span> <span class="o">=</span> <span class="n">rawDatasetOpLoop</span><span class="p">[</span><span class="n">idxR</span><span class="p">].</span><span class="n">pcdac</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
		<span class="o">*</span><span class="n">pwr</span> <span class="o">=</span> <span class="p">(</span><span class="n">rawDatasetOpLoop</span><span class="p">[</span><span class="n">idxL</span><span class="p">].</span><span class="n">pwrPdg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span>
				<span class="n">rawDatasetOpLoop</span><span class="p">[</span><span class="n">idxR</span><span class="p">].</span><span class="n">pwrPdg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">])</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">pcdac</span> <span class="o">&gt;</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">originalGain</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;&amp;</span>
			<span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">AR9280_TX_GAIN_TABLE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>

	<span class="o">*</span><span class="n">pcdacIdx</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_olc_get_pdadcs</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">initTxGain</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">txPower</span><span class="p">,</span>
				<span class="n">u8</span> <span class="o">*</span><span class="n">pPDADCValues</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL6_0</span><span class="p">,</span>
			<span class="n">AR_PHY_TX_PWRCTRL_ERR_EST_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL6_1</span><span class="p">,</span>
			<span class="n">AR_PHY_TX_PWRCTRL_ERR_EST_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL7</span><span class="p">,</span>
			<span class="n">AR_PHY_TX_PWRCTRL_INIT_TX_GAIN</span><span class="p">,</span> <span class="n">initTxGain</span><span class="p">);</span>

	<span class="n">offset</span> <span class="o">=</span> <span class="n">txPower</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_NUM_PDADC_VALUES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">offset</span><span class="p">)</span>
			<span class="n">pPDADCValues</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">pPDADCValues</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ath9k_hw_def_get_eeprom_ver</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ath9k_hw_def_get_eeprom_rev</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define SIZE_EEPROM_DEF (sizeof(struct ar5416_eeprom_def) / sizeof(u16))</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">__ath9k_hw_def_fill_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eep_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">ar5416_eep_start_loc</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">SIZE_EEPROM_DEF</span><span class="p">;</span> <span class="n">addr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_nvram_read</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">ar5416_eep_start_loc</span><span class="p">,</span>
					 <span class="n">eep_data</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ath_err</span><span class="p">(</span><span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">),</span>
				<span class="s">&quot;Unable to read eeprom region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">eep_data</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">__ath9k_hw_usb_def_fill_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eep_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>

	<span class="n">ath9k_hw_usb_gen_fill_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">eep_data</span><span class="p">,</span>
				     <span class="mh">0x100</span><span class="p">,</span> <span class="n">SIZE_EEPROM_DEF</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ath9k_hw_def_fill_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_use_flash</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span> <span class="s">&quot;Reading from EEPROM, not flash</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">bus_ops</span><span class="o">-&gt;</span><span class="n">ath_bus_type</span> <span class="o">==</span> <span class="n">ATH_USB</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">__ath9k_hw_usb_def_fill_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">__ath9k_hw_def_fill_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#undef SIZE_EEPROM_DEF</span>

<span class="cp">#if defined(CONFIG_ATH9K_DEBUGFS) || defined(CONFIG_ATH9K_HTC_DEBUGFS)</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_def_dump_modal_eeprom</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">modal_hdr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 Ant. Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 Ant. Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 Ant. Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Ant. Common Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antCtrlCommon</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 Ant. Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 Ant. Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 Ant. Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Switch Settle&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">switchSettling</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 TxRxAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txRxAttenCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 TxRxAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txRxAttenCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 TxRxAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txRxAttenCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 RxTxMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 RxTxMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 RxTxMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;ADC Desired size&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">adcDesiredSize</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;PGA Desired size&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">pgaDesiredSize</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 xlna Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xlnaGainCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 xlna Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xlnaGainCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 xlna Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xlnaGainCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txEndToXpaOff&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txEndToXpaOff</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txEndToRxOn&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txEndToRxOn</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txFrameToXpaOn&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txFrameToXpaOn</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;CCA Threshold)&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 NF Threshold&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 NF Threshold&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 NF Threshold&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;xpdGain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpdGain</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;External PD&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpd</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 I Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalICh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 I Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalICh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 I Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalICh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 Q Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalQCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 Q Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalQCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 Q Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalQCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;pdGainOverlap&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">pdGainOverlap</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 DriverBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;xPA Bias Level&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpaBiasLvl</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;2chain pwr decrease&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">pwrDecreaseFor2Chain</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;3chain pwr decrease&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">pwrDecreaseFor3Chain</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txFrameToDataStart&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txFrameToDataStart</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txFrameToPaOn&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txFrameToPaOn</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;HT40 Power Inc.&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ht40PowerIncForPdadc</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 bswAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 bswAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 bswAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 bswMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 bswMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 bswMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;HT40 Switch Settle&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">swSettleHt40</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 xatten2Db&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 xatten2Db&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 xatten2Db&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 xatten2Margin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 xatten2Margin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain2 xatten2Margin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob_ch1</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain1 DriverBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db_ch1</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;LNA Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">lna_ctl</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;XPA Bias Freq0&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpaBiasLvlFreq</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;XPA Bias Freq1&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpaBiasLvlFreq</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;XPA Bias Freq2&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpaBiasLvlFreq</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_hw_def_dump_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">bool</span> <span class="n">dump_base_hdr</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">base_eep_header</span> <span class="o">*</span><span class="n">pBase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dump_base_hdr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="n">len</span><span class="p">,</span>
				<span class="s">&quot;%20s :</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="s">&quot;2GHz modal Header&quot;</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">ath9k_def_dump_modal_eeprom</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="n">len</span><span class="p">,</span>
				<span class="s">&quot;%20s :</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="s">&quot;5GHz modal Header&quot;</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">ath9k_def_dump_modal_eeprom</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Major Version&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Minor Version&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Checksum&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">checksum</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Length&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;RegDomain1&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;RegDomain2&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;TX Mask&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txMask</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;RX Mask&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rxMask</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Allow 5GHz&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span> <span class="n">AR5416_OPFLAGS_11A</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Allow 2GHz&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span> <span class="n">AR5416_OPFLAGS_11G</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 2GHz HT20&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_2G_HT20</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 2GHz HT40&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_2G_HT40</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 5Ghz HT20&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_5G_HT20</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 5Ghz HT40&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_5G_HT40</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Big Endian&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">eepMisc</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Cal Bin Major Ver&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">binBuildNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Cal Bin Minor Ver&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">binBuildNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Cal Bin Build&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">binBuildNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;OpenLoop Power Ctrl&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">openLoopPwrCntl</span><span class="p">);</span>

	<span class="n">len</span> <span class="o">+=</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="n">len</span><span class="p">,</span> <span class="s">&quot;%20s : %pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="s">&quot;MacAddress&quot;</span><span class="p">,</span>
			<span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">size</span><span class="p">)</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_hw_def_dump_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">bool</span> <span class="n">dump_base_hdr</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">ath9k_hw_def_check_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eepdata</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="n">magic</span><span class="p">,</span> <span class="n">magic2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">el</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">need_swap</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_nvram_read</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">AR5416_EEPROM_MAGIC_OFFSET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">magic</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ath_err</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="s">&quot;Reading Magic # failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_use_flash</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span> <span class="s">&quot;Read Magic = 0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">magic</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">magic</span> <span class="o">!=</span> <span class="n">AR5416_EEPROM_MAGIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">magic2</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">magic</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">magic2</span> <span class="o">==</span> <span class="n">AR5416_EEPROM_MAGIC</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_def</span><span class="p">);</span>
				<span class="n">need_swap</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">eepdata</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">);</span>

				<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">);</span> <span class="n">addr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">temp</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="o">*</span><span class="n">eepdata</span><span class="p">);</span>
					<span class="o">*</span><span class="n">eepdata</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
					<span class="n">eepdata</span><span class="o">++</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ath_err</span><span class="p">(</span><span class="n">common</span><span class="p">,</span>
					<span class="s">&quot;Invalid EEPROM Magic. Endianness mismatch.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span> <span class="s">&quot;need_swap = %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">need_swap</span> <span class="o">?</span> <span class="s">&quot;True&quot;</span> <span class="o">:</span> <span class="s">&quot;False&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">need_swap</span><span class="p">)</span>
		<span class="n">el</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">el</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">el</span> <span class="o">&gt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_def</span><span class="p">))</span>
		<span class="n">el</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_def</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">el</span> <span class="o">=</span> <span class="n">el</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">);</span>

	<span class="n">eepdata</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">el</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sum</span> <span class="o">^=</span> <span class="o">*</span><span class="n">eepdata</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">need_swap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">integer</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
			<span class="s">&quot;EEPROM Endianness is not native.. Changing.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">checksum</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">checksum</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">rfSilent</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">rfSilent</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">blueToothOptions</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">blueToothOptions</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">deviceCap</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">deviceCap</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">);</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">pModal</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
			<span class="n">integer</span> <span class="o">=</span> <span class="n">swab32</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlCommon</span><span class="p">);</span>
			<span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlCommon</span> <span class="o">=</span> <span class="n">integer</span><span class="p">;</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_MAX_CHAINS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">integer</span> <span class="o">=</span> <span class="n">swab32</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
				<span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">integer</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xpaBiasLvlFreq</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
				<span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xpaBiasLvlFreq</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR_EEPROM_MODAL_SPURS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">spurChans</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">spurChan</span><span class="p">);</span>
				<span class="n">pModal</span><span class="o">-&gt;</span><span class="n">spurChans</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">spurChan</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sum</span> <span class="o">!=</span> <span class="mh">0xffff</span> <span class="o">||</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_ver</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">!=</span> <span class="n">AR5416_EEP_VER</span> <span class="o">||</span>
	    <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_rev</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">AR5416_EEP_NO_BACK_VER</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ath_err</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="s">&quot;Bad EEPROM checksum 0x%x or revision 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">sum</span><span class="p">,</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_ver</span><span class="p">(</span><span class="n">ah</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable fixup for AR_AN_TOP2 if necessary */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">hw_version</span><span class="p">.</span><span class="n">devid</span> <span class="o">==</span> <span class="n">AR9280_DEVID_PCI</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">((</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mh">0x0a</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">pwdclkind</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">ah</span><span class="o">-&gt;</span><span class="n">need_an_top2_fixup</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">bus_ops</span><span class="o">-&gt;</span><span class="n">ath_bus_type</span> <span class="o">==</span> <span class="n">ATH_USB</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">AR_SREV_9280</span><span class="p">(</span><span class="n">ah</span><span class="p">)))</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">xpaBiasLvl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_hw_def_get_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">eeprom_param</span> <span class="n">param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">pModal</span> <span class="o">=</span> <span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">base_eep_header</span> <span class="o">*</span><span class="n">pBase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">band</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">param</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">EEP_NFTHRESH_5</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">case</span> <span class="n">EEP_NFTHRESH_2</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">case</span> <span class="n">EEP_MAC_LSW</span>:
		<span class="k">return</span> <span class="n">get_unaligned_be16</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">EEP_MAC_MID</span>:
		<span class="k">return</span> <span class="n">get_unaligned_be16</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">EEP_MAC_MSW</span>:
		<span class="k">return</span> <span class="n">get_unaligned_be16</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">EEP_REG_0</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">case</span> <span class="n">EEP_OP_CAP</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">deviceCap</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_OP_MODE</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_RF_SILENT</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rfSilent</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_OB_5</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">ob</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_DB_5</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">db</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_OB_2</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">ob</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_DB_2</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">db</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_MINOR_REV</span>:
		<span class="k">return</span> <span class="n">AR5416_VER_MASK</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_TX_MASK</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txMask</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_RX_MASK</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rxMask</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_FSTCLK_5G</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">fastClk5g</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_RXGAIN_TYPE</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rxGainType</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_TXGAIN_TYPE</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txGainType</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_OL_PWRCTRL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_19</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">openLoopPwrCntl</span> <span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_RC_CHAIN_MASK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_19</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rcChainMask</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_DAC_HPWR_5G</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_20</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">dacHiPwrMode_5G</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_FRAC_N_5G</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_22</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">frac_n_5g</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_PWR_TABLE_OFFSET</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_21</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">pwr_table_offset</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="n">AR5416_PWR_TABLE_OFFSET_DB</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_ANTENNA_GAIN_2G</span>:
		<span class="n">band</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">EEP_ANTENNA_GAIN_5G</span>:
		<span class="k">return</span> <span class="n">max_t</span><span class="p">(</span><span class="n">u8</span><span class="p">,</span> <span class="n">max_t</span><span class="p">(</span><span class="n">u8</span><span class="p">,</span>
			<span class="n">pModal</span><span class="p">[</span><span class="n">band</span><span class="p">].</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="n">pModal</span><span class="p">[</span><span class="n">band</span><span class="p">].</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
			<span class="n">pModal</span><span class="p">[</span><span class="n">band</span><span class="p">].</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_def_set_gain</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">pModal</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">eep</span><span class="p">,</span>
				  <span class="n">u8</span> <span class="n">txRxAttenLocal</span><span class="p">,</span> <span class="kt">int</span> <span class="n">regChainOffset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">txRxAttenLocal</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txRxAttenCh</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN1_DB</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN2_DB</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">)</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="n">AR_PHY_GAIN_2GHZ_BSW_MARGIN</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span> <span class="n">bswMargin</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			       <span class="n">AR_PHY_GAIN_2GHZ_BSW_MARGIN</span><span class="p">));</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">)</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="n">AR_PHY_GAIN_2GHZ_BSW_ATTEN</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			       <span class="n">AR_PHY_GAIN_2GHZ_BSW_ATTEN</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
		      <span class="n">AR_PHY_RXGAIN</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
		      <span class="n">AR9280_PHY_RXGAIN_TXRX_ATTEN</span><span class="p">,</span> <span class="n">txRxAttenLocal</span><span class="p">);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
		      <span class="n">AR_PHY_RXGAIN</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
		      <span class="n">AR9280_PHY_RXGAIN_TXRX_MARGIN</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
			  <span class="n">AR_PHY_RXGAIN</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RXGAIN</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">)</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="n">AR_PHY_RXGAIN_TXRX_ATTEN</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">txRxAttenLocal</span><span class="p">,</span> <span class="n">AR_PHY_RXGAIN_TXRX_ATTEN</span><span class="p">));</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
			  <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">)</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="n">AR_PHY_GAIN_2GHZ_RXTX_MARGIN</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">AR_PHY_GAIN_2GHZ_RXTX_MARGIN</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_def_set_board_values</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">pModal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">regChainOffset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txRxAttenLocal</span><span class="p">;</span>

	<span class="n">pModal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">)]);</span>
	<span class="n">txRxAttenLocal</span> <span class="o">=</span> <span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span> <span class="o">?</span> <span class="mi">23</span> <span class="o">:</span> <span class="mi">44</span><span class="p">;</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SWITCH_COM</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlCommon</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_MAX_CHAINS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">rxchainmask</span> <span class="o">==</span> <span class="mi">5</span> <span class="o">||</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">txchainmask</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">regChainOffset</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x2000</span> <span class="o">:</span> <span class="mh">0x1000</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">regChainOffset</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mh">0x1000</span><span class="p">;</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SWITCH_CHAIN_0</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TIMING_CTRL4</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TIMING_CTRL4</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">)</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF</span> <span class="o">|</span>
			     <span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF</span><span class="p">))</span> <span class="o">|</span>
			  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">iqCalICh</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			     <span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">iqCalQCh</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			     <span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF</span><span class="p">));</span>

		<span class="n">ath9k_hw_def_set_gain</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">pModal</span><span class="p">,</span> <span class="n">eep</span><span class="p">,</span> <span class="n">txRxAttenLocal</span><span class="p">,</span>
				      <span class="n">regChainOffset</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF2G1_CH0</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH0_OB</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH0_OB_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob</span><span class="p">);</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF2G1_CH0</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH0_DB</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH0_DB_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db</span><span class="p">);</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF2G1_CH1</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH1_OB</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH1_OB_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_ch1</span><span class="p">);</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF2G1_CH1</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH1_DB</span><span class="p">,</span>
						  <span class="n">AR_AN_RF2G1_CH1_DB_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db_ch1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF5G1_CH0</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH0_OB5</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH0_OB5_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob</span><span class="p">);</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF5G1_CH0</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH0_DB5</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH0_DB5_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db</span><span class="p">);</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF5G1_CH1</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH1_OB5</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH1_OB5_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_ch1</span><span class="p">);</span>
			<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_RF5G1_CH1</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH1_DB5</span><span class="p">,</span>
						  <span class="n">AR_AN_RF5G1_CH1_DB5_S</span><span class="p">,</span>
						  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db_ch1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_TOP2</span><span class="p">,</span>
					  <span class="n">AR_AN_TOP2_XPABIAS_LVL</span><span class="p">,</span>
					  <span class="n">AR_AN_TOP2_XPABIAS_LVL_S</span><span class="p">,</span>
					  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xpaBiasLvl</span><span class="p">);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_TOP2</span><span class="p">,</span>
					  <span class="n">AR_AN_TOP2_LOCALBIAS</span><span class="p">,</span>
					  <span class="n">AR_AN_TOP2_LOCALBIAS_S</span><span class="p">,</span>
					  <span class="o">!!</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">lna_ctl</span> <span class="o">&amp;</span>
					     <span class="n">LNA_CTL_LOCAL_BIAS</span><span class="p">));</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_XPA_CFG</span><span class="p">,</span> <span class="n">AR_PHY_FORCE_XPA_CFG</span><span class="p">,</span>
			      <span class="o">!!</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">lna_ctl</span> <span class="o">&amp;</span> <span class="n">LNA_CTL_FORCE_XPA</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SETTLING</span><span class="p">,</span> <span class="n">AR_PHY_SETTLING_SWITCH</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">switchSettling</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_DESIRED_SZ</span><span class="p">,</span> <span class="n">AR_PHY_DESIRED_SZ_ADC</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">adcDesiredSize</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_DESIRED_SZ</span><span class="p">,</span>
			      <span class="n">AR_PHY_DESIRED_SZ_PGA</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">pgaDesiredSize</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4</span><span class="p">,</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToXpaOff</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4_TX_END_XPAA_OFF</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToXpaOff</span><span class="p">,</span>
		       <span class="n">AR_PHY_RF_CTL4_TX_END_XPAB_OFF</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToXpaOn</span><span class="p">,</span>
		       <span class="n">AR_PHY_RF_CTL4_FRAME_XPAA_ON</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToXpaOn</span><span class="p">,</span>
		       <span class="n">AR_PHY_RF_CTL4_FRAME_XPAB_ON</span><span class="p">));</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL3</span><span class="p">,</span> <span class="n">AR_PHY_TX_END_TO_A2_RX_ON</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToRxOn</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCA</span><span class="p">,</span> <span class="n">AR9280_PHY_CCA_THRESH62</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_EXT_CCA0</span><span class="p">,</span>
			      <span class="n">AR_PHY_EXT_CCA0_THRESH62</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCA</span><span class="p">,</span> <span class="n">AR_PHY_CCA_THRESH62</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_EXT_CCA</span><span class="p">,</span>
			      <span class="n">AR_PHY_EXT_CCA_THRESH62</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL2</span><span class="p">,</span>
			      <span class="n">AR_PHY_TX_END_DATA_START</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToDataStart</span><span class="p">);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL2</span><span class="p">,</span> <span class="n">AR_PHY_TX_END_PA_ON</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToPaOn</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SETTLING</span><span class="p">,</span>
				      <span class="n">AR_PHY_SETTLING_SWITCH</span><span class="p">,</span>
				      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">swSettleHt40</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_19</span><span class="p">)</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCK_TX_CTRL</span><span class="p">,</span>
			      <span class="n">AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">miscBits</span><span class="p">);</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">AR5416_VER_MASK</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP_MINOR_VER_20</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_TOP1</span><span class="p">,</span> <span class="n">AR_AN_TOP1_DACIPMODE</span><span class="p">,</span>
					<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">dacLpMode</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">dacHiPwrMode_5G</span><span class="p">)</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_TOP1</span><span class="p">,</span> <span class="n">AR_AN_TOP1_DACIPMODE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_AN_TOP1</span><span class="p">,</span> <span class="n">AR_AN_TOP1_DACIPMODE</span><span class="p">,</span>
				      <span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">dacLpMode</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_FRAME_CTL</span><span class="p">,</span> <span class="n">AR_PHY_FRAME_CTL_TX_CLIP</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">miscBits</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>

		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL9</span><span class="p">,</span>
			      <span class="n">AR_PHY_TX_DESIRED_SCALE_CCK</span><span class="p">,</span>
			      <span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">desiredScaleCCK</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_def_set_addac</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define XPA_LVL_FREQ(cnt) (pModal-&gt;xpaBiasLvlFreq[cnt])</span>
	<span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">pModal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">biaslevel</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">hw_version</span><span class="p">.</span><span class="n">macVersion</span> <span class="o">!=</span> <span class="n">AR_SREV_VERSION_9160</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_rev</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">AR5416_EEP_MINOR_VER_7</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pModal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">)]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xpaBiasLvl</span> <span class="o">!=</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">biaslevel</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xpaBiasLvl</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">resetFreqBin</span><span class="p">,</span> <span class="n">freqBin</span><span class="p">,</span> <span class="n">freqCount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">chan_centers</span> <span class="n">centers</span><span class="p">;</span>

		<span class="n">ath9k_hw_get_channel_centers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">centers</span><span class="p">);</span>

		<span class="n">resetFreqBin</span> <span class="o">=</span> <span class="n">FREQ2FBIN</span><span class="p">(</span><span class="n">centers</span><span class="p">.</span><span class="n">synth_center</span><span class="p">,</span>
					 <span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
		<span class="n">freqBin</span> <span class="o">=</span> <span class="n">XPA_LVL_FREQ</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">biaslevel</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">XPA_LVL_FREQ</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">);</span>

		<span class="n">freqCount</span><span class="o">++</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">freqCount</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">XPA_LVL_FREQ</span><span class="p">(</span><span class="n">freqCount</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="n">freqBin</span> <span class="o">=</span> <span class="n">XPA_LVL_FREQ</span><span class="p">(</span><span class="n">freqCount</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">resetFreqBin</span> <span class="o">&gt;=</span> <span class="n">freqBin</span><span class="p">)</span>
				<span class="n">biaslevel</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">XPA_LVL_FREQ</span><span class="p">(</span><span class="n">freqCount</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">freqCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">INI_RA</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">iniAddac</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">INI_RA</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">iniAddac</span><span class="p">,</span>
					<span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="mh">0x18</span><span class="p">))</span> <span class="o">|</span> <span class="n">biaslevel</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">INI_RA</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">iniAddac</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">INI_RA</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">iniAddac</span><span class="p">,</span>
					<span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="mh">0xc0</span><span class="p">))</span> <span class="o">|</span> <span class="n">biaslevel</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#undef XPA_LVL_FREQ</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int16_t</span> <span class="nf">ath9k_change_gain_boundary_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				<span class="n">u16</span> <span class="o">*</span><span class="n">gb</span><span class="p">,</span>
				<span class="n">u16</span> <span class="n">numXpdGain</span><span class="p">,</span>
				<span class="n">u16</span> <span class="n">pdGainOverlap_t2</span><span class="p">,</span>
				<span class="kt">int8_t</span> <span class="n">pwr_table_offset</span><span class="p">,</span>
				<span class="kt">int16_t</span> <span class="o">*</span><span class="n">diff</span><span class="p">)</span>

<span class="p">{</span>
	<span class="n">u16</span> <span class="n">k</span><span class="p">;</span>

	<span class="cm">/* Prior to writing the boundaries or the pdadc vs. power table</span>
<span class="cm">	 * into the chip registers the default starting point on the pdadc</span>
<span class="cm">	 * vs. power table needs to be checked and the curve boundaries</span>
<span class="cm">	 * adjusted accordingly</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">gb_limit</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_PWR_TABLE_OFFSET_DB</span> <span class="o">!=</span> <span class="n">pwr_table_offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* get the difference in dB */</span>
			<span class="o">*</span><span class="n">diff</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">pwr_table_offset</span> <span class="o">-</span> <span class="n">AR5416_PWR_TABLE_OFFSET_DB</span><span class="p">);</span>
			<span class="cm">/* get the number of half dB steps */</span>
			<span class="o">*</span><span class="n">diff</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="cm">/* change the original gain boundary settings</span>
<span class="cm">			 * by the number of half dB steps</span>
<span class="cm">			 */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">numXpdGain</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
				<span class="n">gb</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">gb</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">-</span> <span class="o">*</span><span class="n">diff</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* Because of a hardware limitation, ensure the gain boundary</span>
<span class="cm">		 * is not larger than (63 - overlap)</span>
<span class="cm">		 */</span>
		<span class="n">gb_limit</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">MAX_RATE_POWER</span> <span class="o">-</span> <span class="n">pdGainOverlap_t2</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">numXpdGain</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
			<span class="n">gb</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">min</span><span class="p">(</span><span class="n">gb_limit</span><span class="p">,</span> <span class="n">gb</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">*</span><span class="n">diff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_adjust_pdadc_values</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				      <span class="kt">int8_t</span> <span class="n">pwr_table_offset</span><span class="p">,</span>
				      <span class="kt">int16_t</span> <span class="n">diff</span><span class="p">,</span>
				      <span class="n">u8</span> <span class="o">*</span><span class="n">pdadcValues</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define NUM_PDADC(diff) (AR5416_NUM_PDADC_VALUES - diff)</span>
	<span class="n">u16</span> <span class="n">k</span><span class="p">;</span>

	<span class="cm">/* If this is a board that has a pwrTableOffset that differs from</span>
<span class="cm">	 * the default AR5416_PWR_TABLE_OFFSET_DB then the start of the</span>
<span class="cm">	 * pdadc vs pwr table needs to be adjusted prior to writing to the</span>
<span class="cm">	 * chip.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">AR5416_PWR_TABLE_OFFSET_DB</span> <span class="o">!=</span> <span class="n">pwr_table_offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* shift the table to start at the new offset */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">NUM_PDADC</span><span class="p">(</span><span class="n">diff</span><span class="p">);</span> <span class="n">k</span><span class="o">++</span> <span class="p">)</span> <span class="p">{</span>
				<span class="n">pdadcValues</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="n">k</span> <span class="o">+</span> <span class="n">diff</span><span class="p">];</span>
			<span class="p">}</span>

			<span class="cm">/* fill the back of the table */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">NUM_PDADC</span><span class="p">(</span><span class="n">diff</span><span class="p">);</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">NUM_PDADC</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pdadcValues</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="n">NUM_PDADC</span><span class="p">(</span><span class="n">diff</span><span class="p">)];</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#undef NUM_PDADC</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_set_def_power_cal_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define SM_PD_GAIN(x) SM(0x38, AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_##x)</span>
<span class="cp">#define SM_PDGAIN_B(x, y) \</span>
<span class="cp">		SM((gainBoundaries[x]), AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_##y)</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">pEepData</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cal_data_per_freq</span> <span class="o">*</span><span class="n">pRawDataset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">pCalBChans</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pdGainOverlap_t2</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="n">AR5416_NUM_PDADC_VALUES</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">gainBoundaries</span><span class="p">[</span><span class="n">AR5416_PD_GAINS_IN_MASK</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">numPiers</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">int16_t</span> <span class="n">diff</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">numXpdGain</span><span class="p">,</span> <span class="n">xpdMask</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">xpdGainValues</span><span class="p">[</span><span class="n">AR5416_NUM_PD_GAINS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">reg32</span><span class="p">,</span> <span class="n">regOffset</span><span class="p">,</span> <span class="n">regChainOffset</span><span class="p">;</span>
	<span class="kt">int16_t</span> <span class="n">modalIdx</span><span class="p">;</span>
	<span class="kt">int8_t</span> <span class="n">pwr_table_offset</span><span class="p">;</span>

	<span class="n">modalIdx</span> <span class="o">=</span> <span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">xpdMask</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="n">modalIdx</span><span class="p">].</span><span class="n">xpdGain</span><span class="p">;</span>

	<span class="n">pwr_table_offset</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">EEP_PWR_TABLE_OFFSET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
	    <span class="n">AR5416_EEP_MINOR_VER_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pdGainOverlap_t2</span> <span class="o">=</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="n">modalIdx</span><span class="p">].</span><span class="n">pdGainOverlap</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pdGainOverlap_t2</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">MS</span><span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG5</span><span class="p">),</span>
					    <span class="n">AR_PHY_TPCRG5_PD_GAIN_OVERLAP</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pCalBChans</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calFreqPier2G</span><span class="p">;</span>
		<span class="n">numPiers</span> <span class="o">=</span> <span class="n">AR5416_NUM_2G_CAL_PIERS</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pCalBChans</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calFreqPier5G</span><span class="p">;</span>
		<span class="n">numPiers</span> <span class="o">=</span> <span class="n">AR5416_NUM_5G_CAL_PIERS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OLC_FOR_AR9280_20_LATER</span> <span class="o">&amp;&amp;</span> <span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pRawDataset</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calPierData2G</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ah</span><span class="o">-&gt;</span><span class="n">initPDADC</span> <span class="o">=</span> <span class="p">((</span><span class="k">struct</span> <span class="n">calDataPerFreqOpLoop</span> <span class="o">*</span><span class="p">)</span>
				 <span class="n">pRawDataset</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">vpdPdg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="n">numXpdGain</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">AR5416_PD_GAINS_IN_MASK</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">xpdMask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">AR5416_PD_GAINS_IN_MASK</span> <span class="o">-</span> <span class="n">i</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">numXpdGain</span> <span class="o">&gt;=</span> <span class="n">AR5416_NUM_PD_GAINS</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">xpdGainValues</span><span class="p">[</span><span class="n">numXpdGain</span><span class="p">]</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">AR5416_PD_GAINS_IN_MASK</span> <span class="o">-</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">numXpdGain</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_NUM_PD_GAIN</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">numXpdGain</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_PD_GAIN_1</span><span class="p">,</span>
		      <span class="n">xpdGainValues</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_PD_GAIN_2</span><span class="p">,</span>
		      <span class="n">xpdGainValues</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_PD_GAIN_3</span><span class="p">,</span>
		      <span class="n">xpdGainValues</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_MAX_CHAINS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">rxchainmask</span> <span class="o">==</span> <span class="mi">5</span> <span class="o">||</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">txchainmask</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">regChainOffset</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x2000</span> <span class="o">:</span> <span class="mh">0x1000</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">regChainOffset</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mh">0x1000</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">txMask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
				<span class="n">pRawDataset</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calPierData2G</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="k">else</span>
				<span class="n">pRawDataset</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calPierData5G</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>


			<span class="k">if</span> <span class="p">(</span><span class="n">OLC_FOR_AR9280_20_LATER</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u8</span> <span class="n">pcdacIdx</span><span class="p">;</span>
				<span class="n">u8</span> <span class="n">txPower</span><span class="p">;</span>

				<span class="n">ath9k_get_txgain_index</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="p">(</span><span class="k">struct</span> <span class="n">calDataPerFreqOpLoop</span> <span class="o">*</span><span class="p">)</span><span class="n">pRawDataset</span><span class="p">,</span>
				<span class="n">pCalBChans</span><span class="p">,</span> <span class="n">numPiers</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txPower</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pcdacIdx</span><span class="p">);</span>
				<span class="n">ath9k_olc_get_pdadcs</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">pcdacIdx</span><span class="p">,</span>
						     <span class="n">txPower</span><span class="o">/</span><span class="mi">2</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ath9k_hw_get_gain_boundaries_pdadcs</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
							<span class="n">chan</span><span class="p">,</span> <span class="n">pRawDataset</span><span class="p">,</span>
							<span class="n">pCalBChans</span><span class="p">,</span> <span class="n">numPiers</span><span class="p">,</span>
							<span class="n">pdGainOverlap_t2</span><span class="p">,</span>
							<span class="n">gainBoundaries</span><span class="p">,</span>
							<span class="n">pdadcValues</span><span class="p">,</span>
							<span class="n">numXpdGain</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">diff</span> <span class="o">=</span> <span class="n">ath9k_change_gain_boundary_setting</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
							   <span class="n">gainBoundaries</span><span class="p">,</span>
							   <span class="n">numXpdGain</span><span class="p">,</span>
							   <span class="n">pdGainOverlap_t2</span><span class="p">,</span>
							   <span class="n">pwr_table_offset</span><span class="p">,</span>
							   <span class="o">&amp;</span><span class="n">diff</span><span class="p">);</span>

			<span class="n">ENABLE_REGWRITE_BUFFER</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">OLC_FOR_AR9280_20_LATER</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					<span class="n">AR_PHY_TPCRG5</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
					<span class="n">SM</span><span class="p">(</span><span class="mh">0x6</span><span class="p">,</span>
					<span class="n">AR_PHY_TPCRG5_PD_GAIN_OVERLAP</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SM_PD_GAIN</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">SM_PD_GAIN</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SM_PD_GAIN</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">SM_PD_GAIN</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					<span class="n">AR_PHY_TPCRG5</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
					<span class="n">SM</span><span class="p">(</span><span class="n">pdGainOverlap_t2</span><span class="p">,</span>
					<span class="n">AR_PHY_TPCRG5_PD_GAIN_OVERLAP</span><span class="p">)</span><span class="o">|</span>
					<span class="n">SM_PDGAIN_B</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SM_PDGAIN_B</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SM_PDGAIN_B</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SM_PDGAIN_B</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
			<span class="p">}</span>

			<span class="n">ath9k_adjust_pdadc_values</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">pwr_table_offset</span><span class="p">,</span>
						  <span class="n">diff</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">);</span>

			<span class="n">regOffset</span> <span class="o">=</span> <span class="n">AR_PHY_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="mi">672</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">reg32</span> <span class="o">=</span> <span class="n">get_unaligned_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span><span class="p">]);</span>
				<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">regOffset</span><span class="p">,</span> <span class="n">reg32</span><span class="p">);</span>

				<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
					<span class="s">&quot;PDADC (%d,%4x): %4.4x %8.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">i</span><span class="p">,</span> <span class="n">regChainOffset</span><span class="p">,</span> <span class="n">regOffset</span><span class="p">,</span>
					<span class="n">reg32</span><span class="p">);</span>
				<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
					<span class="s">&quot;PDADC: Chain %d | PDADC %3d Value %3d | PDADC %3d Value %3d | PDADC %3d Value %3d | PDADC %3d Value %3d |</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">i</span><span class="p">,</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">j</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span><span class="p">],</span>
					<span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">],</span>
					<span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">],</span>
					<span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]);</span>

				<span class="n">regOffset</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">REGWRITE_BUFFER_FLUSH</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="cp">#undef SM_PD_GAIN</span>
<span class="cp">#undef SM_PDGAIN_B</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_set_def_power_per_rate_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
						  <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
						  <span class="kt">int16_t</span> <span class="o">*</span><span class="n">ratesArray</span><span class="p">,</span>
						  <span class="n">u16</span> <span class="n">cfgCtl</span><span class="p">,</span>
						  <span class="n">u16</span> <span class="n">antenna_reduction</span><span class="p">,</span>
						  <span class="n">u16</span> <span class="n">powerLimit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">pEepData</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">twiceMaxEdgePower</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cal_ctl_data</span> <span class="o">*</span><span class="n">rep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cal_target_power_leg</span> <span class="n">targetPowerOfdm</span><span class="p">,</span> <span class="n">targetPowerCck</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">cal_target_power_leg</span> <span class="n">targetPowerOfdmExt</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span> <span class="p">},</span> <span class="n">targetPowerCckExt</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">cal_target_power_ht</span> <span class="n">targetPowerHt20</span><span class="p">,</span> <span class="n">targetPowerHt40</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="n">u16</span> <span class="n">scaledPower</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">minCtlPower</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">ctlModesFor11a</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CTL_11A</span><span class="p">,</span> <span class="n">CTL_5GHT20</span><span class="p">,</span> <span class="n">CTL_11A_EXT</span><span class="p">,</span> <span class="n">CTL_5GHT40</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">ctlModesFor11g</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CTL_11B</span><span class="p">,</span> <span class="n">CTL_11G</span><span class="p">,</span> <span class="n">CTL_2GHT20</span><span class="p">,</span>
		<span class="n">CTL_11B_EXT</span><span class="p">,</span> <span class="n">CTL_11G_EXT</span><span class="p">,</span> <span class="n">CTL_2GHT40</span>
	<span class="p">};</span>
	<span class="n">u16</span> <span class="n">numCtlModes</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="n">pCtlMode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ctlMode</span><span class="p">,</span> <span class="n">freq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">chan_centers</span> <span class="n">centers</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_chainmask</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">twiceMinEdgePower</span><span class="p">;</span>

	<span class="n">tx_chainmask</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">txchainmask</span><span class="p">;</span>

	<span class="n">ath9k_hw_get_channel_centers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">centers</span><span class="p">);</span>

	<span class="n">scaledPower</span> <span class="o">=</span> <span class="n">ath9k_hw_get_scaled_power</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">powerLimit</span><span class="p">,</span>
						<span class="n">antenna_reduction</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">numCtlModes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ctlModesFor11g</span><span class="p">)</span> <span class="o">-</span>
			<span class="n">SUB_NUM_CTL_MODES_AT_2G_40</span><span class="p">;</span>
		<span class="n">pCtlMode</span> <span class="o">=</span> <span class="n">ctlModesFor11g</span><span class="p">;</span>

		<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPowerCck</span><span class="p">,</span>
			<span class="n">AR5416_NUM_2G_CCK_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerCck</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2G</span><span class="p">,</span>
			<span class="n">AR5416_NUM_2G_20_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerOfdm</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="n">ath9k_hw_get_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2GHT20</span><span class="p">,</span>
			<span class="n">AR5416_NUM_2G_20_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerHt20</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">numCtlModes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ctlModesFor11g</span><span class="p">);</span>
			<span class="n">ath9k_hw_get_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2GHT40</span><span class="p">,</span>
				<span class="n">AR5416_NUM_2G_40_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerHt40</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
			<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPowerCck</span><span class="p">,</span>
				<span class="n">AR5416_NUM_2G_CCK_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerCckExt</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
			<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2G</span><span class="p">,</span>
				<span class="n">AR5416_NUM_2G_20_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerOfdmExt</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">numCtlModes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ctlModesFor11a</span><span class="p">)</span> <span class="o">-</span>
			<span class="n">SUB_NUM_CTL_MODES_AT_5G_40</span><span class="p">;</span>
		<span class="n">pCtlMode</span> <span class="o">=</span> <span class="n">ctlModesFor11a</span><span class="p">;</span>

		<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower5G</span><span class="p">,</span>
			<span class="n">AR5416_NUM_5G_20_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerOfdm</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="n">ath9k_hw_get_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower5GHT20</span><span class="p">,</span>
			<span class="n">AR5416_NUM_5G_20_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerHt20</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">numCtlModes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ctlModesFor11a</span><span class="p">);</span>
			<span class="n">ath9k_hw_get_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower5GHT40</span><span class="p">,</span>
				<span class="n">AR5416_NUM_5G_40_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerHt40</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
			<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower5G</span><span class="p">,</span>
				<span class="n">AR5416_NUM_5G_20_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerOfdmExt</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ctlMode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ctlMode</span> <span class="o">&lt;</span> <span class="n">numCtlModes</span><span class="p">;</span> <span class="n">ctlMode</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">isHt40CtlMode</span> <span class="o">=</span> <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">==</span> <span class="n">CTL_5GHT40</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">==</span> <span class="n">CTL_2GHT40</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">isHt40CtlMode</span><span class="p">)</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">centers</span><span class="p">.</span><span class="n">synth_center</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">EXT_ADDITIVE</span><span class="p">)</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">centers</span><span class="p">.</span><span class="n">ext_center</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">centers</span><span class="p">.</span><span class="n">ctl_center</span><span class="p">;</span>

		<span class="n">twiceMaxEdgePower</span> <span class="o">=</span> <span class="n">MAX_RATE_POWER</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_NUM_CTLS</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">ctlIndex</span><span class="p">[</span><span class="n">i</span><span class="p">];</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((((</span><span class="n">cfgCtl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CTL_MODE_M</span><span class="p">)</span> <span class="o">|</span>
			      <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">CTL_MODE_M</span><span class="p">))</span> <span class="o">==</span>
			     <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">ctlIndex</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">||</span>
			    <span class="p">(((</span><span class="n">cfgCtl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CTL_MODE_M</span><span class="p">)</span> <span class="o">|</span>
			      <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">CTL_MODE_M</span><span class="p">))</span> <span class="o">==</span>
			     <span class="p">((</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">ctlIndex</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">CTL_MODE_M</span><span class="p">)</span> <span class="o">|</span> <span class="n">SD_NO_CTL</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">rep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">ctlData</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

				<span class="n">twiceMinEdgePower</span> <span class="o">=</span> <span class="n">ath9k_hw_get_max_edge_power</span><span class="p">(</span><span class="n">freq</span><span class="p">,</span>
				<span class="n">rep</span><span class="o">-&gt;</span><span class="n">ctlEdges</span><span class="p">[</span><span class="n">ar5416_get_ntxchains</span><span class="p">(</span><span class="n">tx_chainmask</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">],</span>
				<span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="n">AR5416_NUM_BAND_EDGES</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">((</span><span class="n">cfgCtl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CTL_MODE_M</span><span class="p">)</span> <span class="o">==</span> <span class="n">SD_NO_CTL</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">twiceMaxEdgePower</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">twiceMaxEdgePower</span><span class="p">,</span>
								<span class="n">twiceMinEdgePower</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">twiceMaxEdgePower</span> <span class="o">=</span> <span class="n">twiceMinEdgePower</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">minCtlPower</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">twiceMaxEdgePower</span><span class="p">,</span> <span class="n">scaledPower</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">])</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CTL_11B</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_11A</span>:
		<span class="k">case</span> <span class="n">CTL_11G</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_5GHT20</span>:
		<span class="k">case</span> <span class="n">CTL_2GHT20</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_11B_EXT</span>:
			<span class="n">targetPowerCckExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span>
					<span class="n">targetPowerCckExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
					<span class="n">minCtlPower</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_11A_EXT</span>:
		<span class="k">case</span> <span class="n">CTL_11G_EXT</span>:
			<span class="n">targetPowerOfdmExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span>
					<span class="n">targetPowerOfdmExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
					<span class="n">minCtlPower</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_5GHT40</span>:
		<span class="k">case</span> <span class="n">CTL_2GHT40</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate6mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate9mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate12mb</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate18mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate24mb</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate36mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate48mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate54mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateXr</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_0</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate1l</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2s</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2l</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5s</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5l</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11s</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11l</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_0</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="p">}</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupOfdm</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupCck</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtOfdm</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdmExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtCck</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">targetPowerCckExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_def_set_txpower</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				    <span class="n">u16</span> <span class="n">cfgCtl</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="n">twiceAntennaReduction</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="n">powerLimit</span><span class="p">,</span> <span class="n">bool</span> <span class="n">test</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define RT_AR_DELTA(x) (ratesArray[x] - cck_ofdm_delta)</span>
	<span class="k">struct</span> <span class="n">ath_regulatory</span> <span class="o">*</span><span class="n">regulatory</span> <span class="o">=</span> <span class="n">ath9k_hw_regulatory</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_def</span> <span class="o">*</span><span class="n">pEepData</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">def</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">modal_eep_header</span> <span class="o">*</span><span class="n">pModal</span> <span class="o">=</span>
		<span class="o">&amp;</span><span class="p">(</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">[</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">)]);</span>
	<span class="kt">int16_t</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">Ar5416RateSize</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ht40PowerIncForPdadc</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">cck_ofdm_delta</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
	    <span class="n">AR5416_EEP_MINOR_VER_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ht40PowerIncForPdadc</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ht40PowerIncForPdadc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ath9k_hw_set_def_power_per_rate_table</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
					       <span class="o">&amp;</span><span class="n">ratesArray</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">cfgCtl</span><span class="p">,</span>
					       <span class="n">twiceAntennaReduction</span><span class="p">,</span>
					       <span class="n">powerLimit</span><span class="p">);</span>

	<span class="n">ath9k_hw_set_def_power_cal_table</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>

	<span class="n">regulatory</span><span class="o">-&gt;</span><span class="n">max_power_level</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">MAX_RATE_POWER</span><span class="p">)</span>
			<span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">MAX_RATE_POWER</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">regulatory</span><span class="o">-&gt;</span><span class="n">max_power_level</span><span class="p">)</span>
			<span class="n">regulatory</span><span class="o">-&gt;</span><span class="n">max_power_level</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="n">ath9k_hw_update_regulatory_maxpower</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9280_20_OR_LATER</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">Ar5416RateSize</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int8_t</span> <span class="n">pwr_table_offset</span><span class="p">;</span>

			<span class="n">pwr_table_offset</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
							<span class="n">EEP_PWR_TABLE_OFFSET</span><span class="p">);</span>
			<span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">-=</span> <span class="n">pwr_table_offset</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ENABLE_REGWRITE_BUFFER</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE1</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate18mb</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate12mb</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate9mb</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate6mb</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE2</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate54mb</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate48mb</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate36mb</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate24mb</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">OLC_FOR_AR9280_20_LATER</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cck_ofdm_delta</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE3</span><span class="p">,</span>
				<span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate2s</span><span class="p">),</span> <span class="mi">24</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate2l</span><span class="p">),</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateXr</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate1l</span><span class="p">),</span> <span class="mi">0</span><span class="p">));</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE4</span><span class="p">,</span>
				<span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate11s</span><span class="p">),</span> <span class="mi">24</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate11l</span><span class="p">),</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate5_5s</span><span class="p">),</span> <span class="mi">8</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rate5_5l</span><span class="p">),</span> <span class="mi">0</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE3</span><span class="p">,</span>
				<span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2s</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2l</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateXr</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate1l</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE4</span><span class="p">,</span>
				<span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11s</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11l</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5s</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5l</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE5</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_3</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_2</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_1</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_0</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE6</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_7</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_6</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_5</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_4</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE7</span><span class="p">,</span>
			  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_3</span><span class="p">]</span> <span class="o">+</span>
				       <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">24</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_2</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_1</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_0</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE8</span><span class="p">,</span>
			  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_7</span><span class="p">]</span> <span class="o">+</span>
				       <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">24</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_6</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_5</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_4</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">OLC_FOR_AR9280_20_LATER</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE9</span><span class="p">,</span>
				<span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtOfdm</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rateExtCck</span><span class="p">),</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupOfdm</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">RT_AR_DELTA</span><span class="p">(</span><span class="n">rateDupCck</span><span class="p">),</span> <span class="mi">0</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE9</span><span class="p">,</span>
				<span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtOfdm</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtCck</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupOfdm</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupCck</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_SUB</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">pwrDecreaseFor3Chain</span><span class="p">,</span> <span class="mi">6</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">pwrDecreaseFor2Chain</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">REGWRITE_BUFFER_FLUSH</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">ath9k_hw_def_get_spur_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">u16</span> <span class="n">i</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is2GHz</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define EEP_DEF_SPURCHAN \</span>
<span class="cp">	(ah-&gt;eeprom.def.modalHeader[is2GHz].spurChans[i].spurChan)</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="n">u16</span> <span class="n">spur_val</span> <span class="o">=</span> <span class="n">AR_NO_SPUR</span><span class="p">;</span>

	<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">ANI</span><span class="p">,</span> <span class="s">&quot;Getting spur idx:%d is2Ghz:%d val:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">i</span><span class="p">,</span> <span class="n">is2GHz</span><span class="p">,</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">spurchans</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">is2GHz</span><span class="p">]);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">spurmode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPUR_DISABLE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPUR_ENABLE_IOCTL</span>:
		<span class="n">spur_val</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">spurchans</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">is2GHz</span><span class="p">];</span>
		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">ANI</span><span class="p">,</span> <span class="s">&quot;Getting spur val from new loc. %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">spur_val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPUR_ENABLE_EEPROM</span>:
		<span class="n">spur_val</span> <span class="o">=</span> <span class="n">EEP_DEF_SPURCHAN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">spur_val</span><span class="p">;</span>

<span class="cp">#undef EEP_DEF_SPURCHAN</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">eeprom_ops</span> <span class="n">eep_def_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">check_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_check_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_get_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_fill_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_dump_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom_ver</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_get_eeprom_ver</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom_rev</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_get_eeprom_rev</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_board_values</span>	<span class="o">=</span> <span class="n">ath9k_hw_def_set_board_values</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_addac</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_set_addac</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_txpower</span>		<span class="o">=</span> <span class="n">ath9k_hw_def_set_txpower</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_spur_channel</span>	<span class="o">=</span> <span class="n">ath9k_hw_def_get_spur_channel</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
