<dec f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='15' type='llvm::InstructionSelector::MatcherState'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='429' u='m' c='_ZNK12_GLOBAL__N_124RISCVInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='430' u='m' c='_ZNK12_GLOBAL__N_124RISCVInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='432' u='a' c='_ZNK12_GLOBAL__N_124RISCVInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='29' u='w' c='_ZN12_GLOBAL__N_124RISCVInstructionSelectorC1ERKN4llvm18RISCVTargetMachineERKNS1_14RISCVSubtargetERKNS1_21RISCVRegisterBankInfoE'/>
<offset>704</offset>
