module Test_Line (
    address,  
    clock,    
    q);       
    input   [0:0] address;
    input         clock;
    output  [7:0] q;
endmodule