#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Mar 11 21:57:26 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1423)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2032)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2163)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2215)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2477)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2854)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3182)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3329)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3697)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3880)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3967)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4106)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4695)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4714)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5196)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5196)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5196)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5198)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5198)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5198)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9561)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9911)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10330)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10801)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10893)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11119)] Analyzing module Axi4SharedOnChipRam_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11594)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11958)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11978)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12054)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12203)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12238)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12332)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12389)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12478)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12537)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12568)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12609)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13463)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13515)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13515)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13515)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13530)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13530)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13530)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13762)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13815)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13941)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13960)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14444)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14598)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14727)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14754)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14800)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14846)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14869)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14897)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14920)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15014)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15024)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15040)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15064)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15088)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15107)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15154)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15154)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15154)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15339)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15633)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15873)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15897)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15921)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15945)] Analyzing module BufferCC_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 9)] Analyzing module DDR3_briey (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 10)] Analyzing module DDR3_briey_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.359s wall, 0.297s user + 0.047s system = 0.344s CPU (14.6%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 7)] Elaborating module Briey
I: Module instance {Briey} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 728)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11958)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 733)] Elaborating instance resetCtrl_axiReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11958)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 738)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11594)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 765)] Elaborating instance axi_DDRram
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11119)] Elaborating module Axi4SharedOnChipRam_1
I: Module instance {Briey.axi_DDRram} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11177)] Elaborating instance myddr
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 9)] Elaborating module DDR3_briey
I: Module instance {Briey.axi_DDRram.myddr} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 267)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {Briey.axi_DDRram.myddr.u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 274)] Elaborating instance u_clkbufg
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 290)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 308)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 318)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 326)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 334)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 343)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 352)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 387)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_wdatapath.mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1056)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1075)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1164)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1182)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1183)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1184)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1334)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1335)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1336)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top.mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 462)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 10)] Elaborating module DDR3_briey_ddrphy_top
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 249)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 260)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_reset_ctrl.u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_reset_ctrl.u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 284)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 298)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 313)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 334)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top.ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top.ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top.rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top.calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_calib_top.upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 400)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 417)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 464)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 629)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 645)] Elaborating instance u_control_path_adj
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_slice_top.u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 730)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 741)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 753)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 764)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 775)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 786)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 796)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 807)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 817)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 828)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 838)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 849)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 859)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 870)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 880)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 891)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 903)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 914)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 925)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 936)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 947)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 958)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 970)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 981)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 991)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1002)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1012)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1023)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1033)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1044)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1055)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1066)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1078)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1089)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1100)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1111)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1121)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1132)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1142)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1153)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1163)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1174)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1184)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1195)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1205)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1216)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1226)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1237)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1249)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1260)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 515)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 584)] Elaborating instance ddrphy_info
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {Briey.axi_DDRram.myddr.u_ddrphy_top.ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 313)] Net ddrphy_dll_rst_n connected to input port of module instance Briey.axi_DDRram.myddr.u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 387)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance Briey.axi_DDRram.myddr.u_ipsxb_ddrc_top
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 9)] Give an initial value for the no drive output pin apb_int in graph of sdm module DDR3_briey
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11190)] Width mismatch between port axi_wstrb and signal bound to it for instantiated module DDR3_briey
W: Verilog-2019: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11200)] Width mismatch between port axi_rdata and signal bound to it for instantiated module DDR3_briey
W: Verilog-2023: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11177)] Give initial value 0 for the no drive pin axi_wdata in module instance Briey.axi_DDRram.myddr
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11119)] Give an initial value for the no drive output pin io_axi_b_valid in graph of sdm module Axi4SharedOnChipRam_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11119)] Give an initial value for the no drive output pin io_axi_b_payload_resp in graph of sdm module Axi4SharedOnChipRam_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11119)] Give an initial value for the no drive output pin io_axi_r_payload_resp in graph of sdm module Axi4SharedOnChipRam_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 807)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10893)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 842)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10801)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10828)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14897)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 858)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10801)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 874)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10330)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10404)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14869)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10412)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14846)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10419)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14800)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10428)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14754)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10437)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14754)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10446)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14754)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10455)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14727)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 889)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9911)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10012)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14598)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14642)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15633)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14656)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15339)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15418)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15945)] Elaborating module BufferCC_14
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10031)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14444)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10044)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14444)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 903)] Elaborating instance axi_vgaCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9561)] Elaborating module Axi4VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9658)] Elaborating instance dma
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13960)] Elaborating module VideoDma
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14084)] Elaborating instance rspArea_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15107)] Elaborating module StreamFifoCC
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15209)] Elaborating instance popToPushGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15921)] Elaborating module BufferCC_11
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15215)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15897)] Elaborating module BufferCC_12
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15221)] Elaborating instance pushToPopGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15873)] Elaborating module BufferCC_13
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14099)] Elaborating instance rspArea_frameClockArea_popCmdGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15088)] Elaborating module BufferCC_10
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9680)] Elaborating instance run_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13941)] Elaborating module BufferCC_3
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9686)] Elaborating instance vga_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13815)] Elaborating module VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9714)] Elaborating instance pulseCCByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13762)] Elaborating module PulseCCByToggle
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13778)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15064)] Elaborating module BufferCC_8
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13784)] Elaborating instance inArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15040)] Elaborating module BufferCC_9
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 933)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4714)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6152)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13463)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12609)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12609)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12609)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6152)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6152)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6196)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 968)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4695)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 974)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3967)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4095)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12537)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12562)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15014)] Elaborating module BufferCC_7
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 990)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3880)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1010)] Elaborating instance axi4ReadOnlyDecoder_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3697)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3766)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12478)] Elaborating module Axi4ReadOnlyErrorSlave_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12478)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1050)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3329)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3473)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12389)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12389)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1138)] Elaborating instance axi_vgaCtrl_io_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3182)] Elaborating module Axi4ReadOnlyDecoder_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3233)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12332)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12332)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1164)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2854)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3003)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12238)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3033)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12203)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12220)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14920)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1227)] Elaborating instance axi_DDRram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2477)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2649)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12054)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2687)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12203)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1303)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2215)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2331)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11978)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2352)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12203)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1353)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2163)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1371)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2032)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1424)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 842)] Net io_gpioA_read connected to input port of module instance Briey.axi_gpioACtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 858)] Net io_gpioB_read connected to input port of module instance Briey.axi_gpioBCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 903)] Net io_vgaClk connected to input port of module instance Briey.axi_vgaCtrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.450s wall, 0.281s user + 0.141s system = 0.422s CPU (93.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.401s wall, 0.391s user + 0.016s system = 0.406s CPU (101.4%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst init_ras_n that is redundant to init_cas_n.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11733)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11733)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11733)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11733)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6146)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 6146)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14494)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13574)] Found Ram banks_0, depth=256, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13586)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12862)] Found Ram ways_0_data_symbol2, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12862)] Found Ram ways_0_data_symbol3, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12844)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12862)] Found Ram ways_0_data_symbol1, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12862)] Found Ram ways_0_data_symbol0, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15197)] Found Ram ram, depth=512, width=33.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 4.798s wall, 3.109s user + 1.656s system = 4.766s CPU (99.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.085s wall, 0.062s user + 0.000s system = 0.062s CPU (73.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.531s wall, 0.531s user + 0.000s system = 0.531s CPU (100.1%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[3:2] inferred.
I: FSM mode_state_fsm[1:0] inferred.
I: FSM cstate_fsm[5:0] inferred.
I: FSM state_fsm[9:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM upcal_state_fsm[3:0] inferred.
I: FSM main_state_fsm[2:0] inferred.
I: FSM init_state_fsm[4:0] inferred.
I: FSM wrlvl_state_fsm[4:0] inferred.
I: FSM rdcal_state_fsm[4:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM wl_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM gdet_state_fsm[2:0] inferred.
I: FSM gate_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.642s wall, 0.578s user + 0.062s system = 0.641s CPU (99.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.801s wall, 0.781s user + 0.000s system = 0.781s CPU (97.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:14s
Action compile: CPU time elapsed is 0h:0m:8s
Action compile: Process CPU time elapsed is 0h:0m:9s
Current time: Tue Mar 11 21:57:38 2025
Action compile: Peak memory pool usage is 225 MB
