Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 26 15:30:25 2024
| Host         : ZNKZBHF-GY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   113 |
|    Minimum number of control sets                        |   113 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   113 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           33 |
| No           | No                    | Yes                    |             231 |           84 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |             120 |           38 |
| Yes          | No                    | Yes                    |            1506 |          543 |
| Yes          | Yes                   | No                     |             140 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|                Clock Signal                |                                        Enable Signal                                        |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_mmcm_0/inst/clk_out1                  | u_fifo_wr/dly_cnt                                                                           | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                2 |              4 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_genwave_ad5676/i[5]_i_1__2_n_0                                  | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                2 |              6 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                             | u_ifc_top/delay2[6]_i_1_n_0                 |                3 |              7 |
|  clk_mmcm_0/inst/clk_out1_clk_wiz_0_en_clk |                                                                                             |                                             |                1 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_oe_ne_1/E[0]                                                           | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_oe_ne_1/E[1]                                                           | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/cnt[7]_i_1_n_0                                                                    | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | u_fifo_rd/cnt[7]_i_1__0_n_0                                                                 | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                2 |              8 |
|  clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk |                                                                                             |                                             |                1 |              8 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_initial_ad5676/i[7]_i_1_n_0                                     | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |              8 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_adc_ads8688/u_initial_ads8688/i                                              | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |              8 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_adc_ads8688/u_sample_ads8688/i                                               | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |              8 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in[31]_i_1_n_0                            | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                2 |              9 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_adc_ads8688/u_spi_master_cus/DCLK_reg_i_1__0_n_0                             | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |              9 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_spi_master_cus/DCLK_reg_i_1_n_0                                 | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |              9 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/ifc_addr_r_reg[6][0]                                               | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |             14 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[15][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[1][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[21][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[24][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[22][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               10 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[12][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[25][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[26][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[11][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[0][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[10][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[13][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[14][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[17][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[16][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[20][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               11 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[18][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[23][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               10 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[19][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               11 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[39][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[9][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               10 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[31][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[32][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[35][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[43][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[44][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[49][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[53][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[54][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[59][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[37][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[36][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[5][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[33][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[3][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[41][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[51][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[50][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[56][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[34][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[40][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[46][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[55][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[30][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[38][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               10 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[4][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[58][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[48][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[7][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[42][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[45][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[52][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[27][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[47][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[6][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[57][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[2][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[28][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[29][15]_i_1_n_0                                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/data_period[8][15]_i_1_n_0                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/E[0]                                                               | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/ifc_addr_r_reg[3][0]                                               | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/signal_out_reg_0[0]                                                | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_checksum_r_2cy/E[0]                                                    | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clk_sencond/ifc_addr_r_reg[2][0]                                | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clk_sencond/E[0]                                                | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_fifo_wr/fifo_wr_data[15]_i_1_n_0                                                          | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                2 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clko5/FPGA_HANDSHAKE_CHANNEL1_reg[0]                            | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_cs/ifc_addr_r_reg[3][0]                                         |                                             |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_cs/E[0]                                                         |                                             |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_avd/E[0]                                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[1]_2                                        | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/E[0]                                                    | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                2 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_cs/sm_rstn_reg[0]                                               |                                             |                5 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/i5                                                                |                                             |                6 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/ms_cnt[15]_i_1_n_0                                                | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/us_cnt[15]_i_1_n_0                                                | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0                                             | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/ifc_addr_r_reg[1][0]                                    | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_delay_cy_32us/cnt_f                                                          | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                4 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_delay_cy_32us/cnt_r                                                          | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                5 |             16 |
|  clk_mmcm_0/inst/clk_out2                  |                                                                                             |                                             |               11 |             19 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_get_signal_edge/sync_pe                                         | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                3 |             19 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_initial_ad5676/ns__0[1]                                         | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             20 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_genwave_ad5676/j[1]_i_1_n_0                                     | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               10 |             20 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_cs/read_fifo_flag_reg                                           | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             21 |
|  clk_mmcm_0/inst/clk_out1                  | period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] |                                             |                6 |             24 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_spi_master_cus/MOSI_shift[23]_i_1_n_0                           | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             25 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_dac_ad5676/u_initial_ad5676/isInitialized_reg_0                              | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                7 |             25 |
|  clk_mmcm_0/inst/clk_out1                  | period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] |                                             |                7 |             32 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clk_sencond/clk_second_ne                                       | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                8 |             32 |
|  clk_mmcm_0/inst/clk_out2                  | u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift[31]_i_1_n_0                          | u_ifc_top/u_sample_timer1/sm_rstn_reg       |                6 |             33 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                             | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               20 |             47 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/i5                                                                | u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0    |               13 |             48 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer2/i5                                                                | u_ifc_top/u_sample_timer2/i5[63]_i_1__0_n_0 |               17 |             64 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                             |                                             |               20 |             88 |
|  clk_mmcm_0/inst/clk_out2                  |                                                                                             | u_ifc_top/u_sample_timer1/sm_rstn_reg       |               66 |            190 |
+--------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+


