Release 11.1 - xst L.33 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: nexys2_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nexys2_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nexys2_toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : nexys2_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : nexys2_toplevel.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/price/projects/cdp/xilinx/sandbox/usb_fifos.vhd" in Library work.
Architecture rtl of Entity usb_fifos is up to date.
Compiling vhdl file "/home/price/projects/cdp/xilinx/sandbox/DA2RefComp.vhd" in Library work.
Architecture da2 of Entity da2refcomp is up to date.
Compiling vhdl file "/home/price/projects/cdp/xilinx/sandbox/usb_top.vhd" in Library work.
Architecture rtl of Entity usb_top is up to date.
Compiling verilog file "toplevel.v" in library work
Module <nexys2_toplevel> compiled
No errors in compilation
Analysis of file <"nexys2_toplevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nexys2_toplevel> in library <work>.

Analyzing hierarchy for entity <usb_top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <da2refcomp> in library <work> (architecture <da2>).

Analyzing hierarchy for entity <usb_fifos> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nexys2_toplevel>.
Module <nexys2_toplevel> is correct for synthesis.
 
Analyzing Entity <usb_top> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "/home/price/projects/cdp/xilinx/sandbox/usb_top.vhd" line 106: Unconnected output port 'fdata_oe' of component 'usb_fifos'.
WARNING:Xst:819 - "/home/price/projects/cdp/xilinx/sandbox/usb_top.vhd" line 128: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fdata_oe>, <fdata_out>
WARNING:Xst:819 - "/home/price/projects/cdp/xilinx/sandbox/usb_top.vhd" line 197: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <U_SLCS_i>
Entity <usb_top> analyzed. Unit <usb_top> generated.

Analyzing Entity <usb_fifos> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "/home/price/projects/cdp/xilinx/sandbox/usb_fifos.vhd" line 117: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ifclk_div<2>>
Entity <usb_fifos> analyzed. Unit <usb_fifos> generated.

Analyzing Entity <da2refcomp> in library <work> (Architecture <da2>).
Entity <da2refcomp> analyzed. Unit <da2refcomp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <da2refcomp>.
    Related source file is "/home/price/projects/cdp/xilinx/sandbox/DA2RefComp.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_div (rising_edge)                          |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit up counter for signal <clk_counter>.
    Found 4-bit up counter for signal <shiftCounter>.
    Found 16-bit register for signal <temp1>.
    Found 16-bit register for signal <temp2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  32 D-type flip-flop(s).
Unit <da2refcomp> synthesized.


Synthesizing Unit <usb_fifos>.
    Related source file is "/home/price/projects/cdp/xilinx/sandbox/usb_fifos.vhd".
WARNING:Xst:647 - Input <flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_50M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <fifo0_outbyte>.
    Found 8-bit register for signal <debugvec>.
    Found 1-bit register for signal <fifo0_outflag>.
    Found 8-bit register for signal <fdata_out>.
    Found 2-bit register for signal <faddr_i>.
    Found 1-bit register for signal <fdata_oe_i>.
    Found 32-bit up counter for signal <fifo0_outcount_i>.
    Found 8-bit up counter for signal <fifo2_inbyte>.
    Found 32-bit up counter for signal <fifo2_incount_i>.
    Found 8-bit up counter for signal <ifclk_div>.
    Found 6-bit up counter for signal <sequencer>.
    Found 1-bit register for signal <sloe_i>.
    Found 1-bit register for signal <slrd_i>.
    Found 1-bit register for signal <slwr_i>.
    Summary:
	inferred   5 Counter(s).
	inferred  31 D-type flip-flop(s).
Unit <usb_fifos> synthesized.


Synthesizing Unit <usb_top>.
    Related source file is "/home/price/projects/cdp/xilinx/sandbox/usb_top.vhd".
WARNING:Xst:653 - Signal <slcs_enable> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <fifo2_incount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo0_outcount<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fdata_oe> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <data_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <U_FDATA>.
    Found 1-bit tristate buffer for signal <U_SLCS>.
    Found 8-bit register for signal <LED>.
    Found 28-bit up counter for signal <ifcounter>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <usb_top> synthesized.


Synthesizing Unit <nexys2_toplevel>.
    Related source file is "toplevel.v".
WARNING:Xst:2565 - Inout <pmod_d<3>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<34>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<29>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<35>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<36>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_a<4>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<37>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_a<5>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<0>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<38>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_a<6>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<1>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<39>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_a<7>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ps2_data> is never assigned.
WARNING:Xst:2565 - Inout <fx2<3>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<4>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<5>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<6>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<0>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<7>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<1>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<8>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<2>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<9>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<3>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<4>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<5>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<6>> is never assigned.
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <mem_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_c<7>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<9>> is never assigned.
WARNING:Xst:647 - Input <serial_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <pmod_b<0>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<1>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<10>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<2>> is never assigned.
WARNING:Xst:647 - Input <mem_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <fx2<11>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<3>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<12>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<4>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<13>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<5>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<14>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<6>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<15>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<20>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_b<7>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<21>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<16>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<22>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<17>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<23>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<18>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<24>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<19>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<30>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<25>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_d<0>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<31>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<26>> is never assigned.
WARNING:Xst:2565 - Inout <pmod_d<1>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<32>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<27>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <pmod_d<2>> is never assigned.
WARNING:Xst:2565 - Inout <mem_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<28>> is never assigned.
WARNING:Xst:2565 - Inout <fx2<33>> is never assigned.
WARNING:Xst:646 - Signal <data<2><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data<0><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <dac_data1>.
    Found 12-bit register for signal <dac_data2>.
    Found 1-bit register for signal <dac_start>.
    Found 32-bit register for signal <data>.
    Found 2-bit up counter for signal <data_index>.
    Summary:
	inferred   1 Counter(s).
	inferred  57 D-type flip-flop(s).
Unit <nexys2_toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 2-bit up counter                                      : 1
 28-bit up counter                                     : 2
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 19
 1-bit register                                        : 6
 12-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 8
# Tristates                                            : 2
 1-bit tristate buffer                                 : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Choose code 1 with characteristics nb_luts=2,nb_literals=6,nb_ffs=3,depth=1 ...
Optimizing FSM <dac_interface/current_state/FSM> on signal <current_state[1:3]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 001
 shiftout | 010
 syncdata | 100
----------------------
WARNING:Xst:1710 - FF/Latch <faddr_i_0> (without init value) has a constant value of 0 in block <usb_fifos0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debugvec_6> (without init value) has a constant value of 0 in block <usb_fifos0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_2_4> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_5> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_6> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_7> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_4> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_5> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_6> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_7> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_4> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_5> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_6> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_2_7> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_4> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_5> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_6> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <data_0_7> of sequential type is unconnected in block <nexys2_toplevel>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 9
 2-bit up counter                                      : 1
 28-bit up counter                                     : 2
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <faddr_i_0> (without init value) has a constant value of 0 in block <usb_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debugvec_6> (without init value) has a constant value of 0 in block <usb_fifos>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <usb_fifos>, Counter <fifo2_incount_i> <fifo2_inbyte> are equivalent, XST will keep only <fifo2_incount_i>.
WARNING:Xst:2677 - Node <clk_counter_1> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_2> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_3> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_4> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_5> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_6> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_7> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_8> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_9> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_10> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_11> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_12> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_13> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_14> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_15> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_16> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_17> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_18> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_19> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_20> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_21> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_22> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_23> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_24> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_25> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_26> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <clk_counter_27> of sequential type is unconnected in block <da2refcomp>.
WARNING:Xst:2677 - Node <ifclk_div_3> of sequential type is unconnected in block <usb_fifos>.
WARNING:Xst:2677 - Node <ifclk_div_4> of sequential type is unconnected in block <usb_fifos>.
WARNING:Xst:2677 - Node <ifclk_div_5> of sequential type is unconnected in block <usb_fifos>.
WARNING:Xst:2677 - Node <ifclk_div_6> of sequential type is unconnected in block <usb_fifos>.
WARNING:Xst:2677 - Node <ifclk_div_7> of sequential type is unconnected in block <usb_fifos>.
WARNING:Xst:2677 - Node <sequencer_5> of sequential type is unconnected in block <usb_fifos>.

Optimizing unit <nexys2_toplevel> ...

Optimizing unit <da2refcomp> ...

Optimizing unit <usb_fifos> ...
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_31> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_30> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_29> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_28> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_27> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_26> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_25> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_24> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_23> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_22> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_21> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_20> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_19> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_18> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_17> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_16> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_15> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_14> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_13> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_12> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_11> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_10> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_9> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo2_incount_i_8> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_31> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_30> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_29> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_28> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_27> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_26> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_25> of sequential type is unconnected in block <nexys2_toplevel>.
WARNING:Xst:2677 - Node <usb/usb_fifos0/fifo0_outcount_i_24> of sequential type is unconnected in block <nexys2_toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nexys2_toplevel, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 195
 Flip-Flops                                            : 195

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : nexys2_toplevel.ngr
Top Level Output File Name         : nexys2_toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 187

Cell Usage :
# BELS                             : 337
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 59
#      LUT2                        : 14
#      LUT3                        : 45
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 64
#      LUT4_L                      : 2
#      MUXCY                       : 59
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 195
#      FD                          : 42
#      FDC                         : 1
#      FDE                         : 135
#      FDR                         : 6
#      FDRE                        : 6
#      FDS                         : 5
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 100
#      IBUF                        : 15
#      IOBUF                       : 8
#      OBUF                        : 77
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      124  out of   4656     2%  
 Number of Slice Flip Flops:            179  out of   9312     1%  
 Number of 4 input LUTs:                198  out of   9312     2%  
 Number of IOs:                         187
 Number of bonded IOBs:                 102  out of    232    43%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk0                               | BUFGP                  | 60    |
usb_ifclk                          | BUFGP                  | 31    |
dac_interface/clk_counter_01       | BUFG                   | 38    |
usb/usb_fifos0/ifclk_div_21        | BUFG                   | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
buttons<0>                         | IBUF                   | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.395ns (Maximum Frequency: 227.534MHz)
   Minimum input arrival time before clock: 6.298ns
   Maximum output required time after clock: 5.295ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0'
  Clock period: 3.469ns (frequency: 288.297MHz)
  Total number of paths / destination ports: 126 / 76
-------------------------------------------------------------------------
Delay:               3.469ns (Levels of Logic = 1)
  Source:            data_index_0 (FF)
  Destination:       dac_data1_0 (FF)
  Source Clock:      clk0 rising
  Destination Clock: clk0 rising

  Data Path: data_index_0 to dac_data1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.514   0.795  data_index_0 (data_index_0)
     LUT3:I0->O           24   0.612   1.064  dac_data1_and00001 (dac_data1_and0000)
     FDE:CE                    0.483          dac_data1_0
    ----------------------------------------
    Total                      3.469ns (1.609ns logic, 1.860ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usb_ifclk'
  Clock period: 4.294ns (frequency: 232.910MHz)
  Total number of paths / destination ports: 412 / 31
-------------------------------------------------------------------------
Delay:               4.294ns (Levels of Logic = 28)
  Source:            usb/ifcounter_1 (FF)
  Destination:       usb/ifcounter_27 (FF)
  Source Clock:      usb_ifclk rising
  Destination Clock: usb_ifclk rising

  Data Path: usb/ifcounter_1 to usb/ifcounter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  usb/ifcounter_1 (usb/ifcounter_1)
     LUT1:I0->O            1   0.612   0.000  usb/Mcount_ifcounter_cy<1>_rt (usb/Mcount_ifcounter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  usb/Mcount_ifcounter_cy<1> (usb/Mcount_ifcounter_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  usb/Mcount_ifcounter_cy<2> (usb/Mcount_ifcounter_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  usb/Mcount_ifcounter_cy<3> (usb/Mcount_ifcounter_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  usb/Mcount_ifcounter_cy<4> (usb/Mcount_ifcounter_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  usb/Mcount_ifcounter_cy<5> (usb/Mcount_ifcounter_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  usb/Mcount_ifcounter_cy<6> (usb/Mcount_ifcounter_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<7> (usb/Mcount_ifcounter_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<8> (usb/Mcount_ifcounter_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<9> (usb/Mcount_ifcounter_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<10> (usb/Mcount_ifcounter_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<11> (usb/Mcount_ifcounter_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<12> (usb/Mcount_ifcounter_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<13> (usb/Mcount_ifcounter_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<14> (usb/Mcount_ifcounter_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<15> (usb/Mcount_ifcounter_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<16> (usb/Mcount_ifcounter_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<17> (usb/Mcount_ifcounter_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<18> (usb/Mcount_ifcounter_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<19> (usb/Mcount_ifcounter_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<20> (usb/Mcount_ifcounter_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<21> (usb/Mcount_ifcounter_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<22> (usb/Mcount_ifcounter_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<23> (usb/Mcount_ifcounter_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<24> (usb/Mcount_ifcounter_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  usb/Mcount_ifcounter_cy<25> (usb/Mcount_ifcounter_cy<25>)
     MUXCY:CI->O           0   0.051   0.000  usb/Mcount_ifcounter_cy<26> (usb/Mcount_ifcounter_cy<26>)
     XORCY:CI->O           1   0.699   0.000  usb/Mcount_ifcounter_xor<27> (usb/Result<27>)
     FD:D                      0.268          usb/ifcounter_27
    ----------------------------------------
    Total                      4.294ns (3.785ns logic, 0.509ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dac_interface/clk_counter_01'
  Clock period: 3.826ns (frequency: 261.376MHz)
  Total number of paths / destination ports: 153 / 78
-------------------------------------------------------------------------
Delay:               3.826ns (Levels of Logic = 1)
  Source:            dac_interface/current_state_FSM_FFd3 (FF)
  Destination:       dac_interface/temp1_15 (FF)
  Source Clock:      dac_interface/clk_counter_01 rising
  Destination Clock: dac_interface/clk_counter_01 rising

  Data Path: dac_interface/current_state_FSM_FFd3 to dac_interface/temp1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             40   0.514   1.144  dac_interface/current_state_FSM_FFd3 (dac_interface/current_state_FSM_FFd3)
     LUT2:I1->O           32   0.612   1.073  dac_interface/temp1_not00011 (dac_interface/temp1_not0001)
     FDE:CE                    0.483          dac_interface/temp2_0
    ----------------------------------------
    Total                      3.826ns (1.609ns logic, 2.217ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usb/usb_fifos0/ifclk_div_21'
  Clock period: 4.395ns (frequency: 227.534MHz)
  Total number of paths / destination ports: 709 / 111
-------------------------------------------------------------------------
Delay:               4.395ns (Levels of Logic = 2)
  Source:            usb/usb_fifos0/sequencer_0 (FF)
  Destination:       usb/usb_fifos0/fifo2_incount_i_7 (FF)
  Source Clock:      usb/usb_fifos0/ifclk_div_21 rising
  Destination Clock: usb/usb_fifos0/ifclk_div_21 rising

  Data Path: usb/usb_fifos0/sequencer_0 to usb/usb_fifos0/fifo2_incount_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.514   0.727  usb/usb_fifos0/sequencer_0 (usb/usb_fifos0/sequencer_0)
     LUT3_D:I2->O          5   0.612   0.568  usb/usb_fifos0/fifo0_outflag_mux000011 (usb/usb_fifos0/N0)
     LUT3:I2->O           16   0.612   0.879  usb/usb_fifos0/fdata_out_not00011 (usb/usb_fifos0/fdata_out_not0001)
     FDE:CE                    0.483          usb/usb_fifos0/fdata_out_0
    ----------------------------------------
    Total                      4.395ns (2.221ns logic, 2.174ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0'
  Total number of paths / destination ports: 225 / 38
-------------------------------------------------------------------------
Offset:              6.298ns (Levels of Logic = 5)
  Source:            switches<2> (PAD)
  Destination:       usb/LED_2 (FF)
  Destination Clock: clk0 rising

  Data Path: switches<2> to usb/LED_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.106   1.224  switches_2_IBUF (switches_2_IBUF)
     LUT2:I0->O            2   0.612   0.532  usb/LED_or000011 (N0)
     LUT4:I0->O            1   0.612   0.360  usb/LED_mux0012<2>83 (usb/LED_mux0012<2>83)
     LUT4:I3->O            1   0.612   0.360  usb/LED_mux0012<2>123 (usb/LED_mux0012<2>123)
     LUT4:I3->O            1   0.612   0.000  usb/LED_mux0012<2>149 (usb/LED_mux0012<2>)
     FD:D                      0.268          usb/LED_2
    ----------------------------------------
    Total                      6.298ns (3.822ns logic, 2.476ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dac_interface/clk_counter_01'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.718ns (Levels of Logic = 1)
  Source:            buttons<0> (PAD)
  Destination:       dac_interface/current_state_FSM_FFd3 (FF)
  Destination Clock: dac_interface/clk_counter_01 rising

  Data Path: buttons<0> to dac_interface/current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.817  buttons_0_IBUF (buttons_0_IBUF)
     FDR:R                     0.795          dac_interface/current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.718ns (1.901ns logic, 0.817ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usb/usb_fifos0/ifclk_div_21'
  Total number of paths / destination ports: 46 / 29
-------------------------------------------------------------------------
Offset:              4.830ns (Levels of Logic = 3)
  Source:            buttons<0> (PAD)
  Destination:       usb/usb_fifos0/fifo2_incount_i_7 (FF)
  Destination Clock: usb/usb_fifos0/ifclk_div_21 rising

  Data Path: buttons<0> to usb/usb_fifos0/fifo2_incount_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  buttons_0_IBUF (buttons_0_IBUF)
     LUT3_D:I0->LO         1   0.612   0.169  usb/usb_fifos0/fdata_oe_i_mux000011 (N90)
     LUT3:I1->O           16   0.612   0.879  usb/usb_fifos0/fdata_out_not00011 (usb/usb_fifos0/fdata_out_not0001)
     FDE:CE                    0.483          usb/usb_fifos0/fdata_out_0
    ----------------------------------------
    Total                      4.830ns (2.813ns logic, 2.017ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dac_interface/clk_counter_01'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.295ns (Levels of Logic = 2)
  Source:            dac_interface/current_state_FSM_FFd2 (FF)
  Destination:       pmod_a<0> (PAD)
  Source Clock:      dac_interface/clk_counter_01 rising

  Data Path: dac_interface/current_state_FSM_FFd2 to pmod_a<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.643  dac_interface/current_state_FSM_FFd2 (dac_interface/current_state_FSM_FFd2)
     INV:I->O              1   0.612   0.357  dac_interface/current_state_FSM_Out21_INV_0 (pmod_a_0_OBUF)
     OBUF:I->O                 3.169          pmod_a_0_OBUF (pmod_a<0>)
    ----------------------------------------
    Total                      5.295ns (4.295ns logic, 1.000ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            dac_interface/clk_counter_0 (FF)
  Destination:       pmod_a<3> (PAD)
  Source Clock:      clk0 rising

  Data Path: dac_interface/clk_counter_0 to pmod_a<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  dac_interface/clk_counter_0 (dac_interface/clk_counter_01)
     OBUF:I->O                 3.169          pmod_a_3_OBUF (pmod_a<3>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usb/usb_fifos0/ifclk_div_21'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            usb/usb_fifos0/slrd_i (FF)
  Destination:       usb_slrd (PAD)
  Source Clock:      usb/usb_fifos0/ifclk_div_21 rising

  Data Path: usb/usb_fifos0/slrd_i to usb_slrd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.514   0.569  usb/usb_fifos0/slrd_i (usb/usb_fifos0/slrd_i)
     OBUF:I->O                 3.169          usb_slrd_OBUF (usb_slrd)
    ----------------------------------------
    Total                      4.252ns (3.683ns logic, 0.569ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.92 secs
 
--> 


Total memory usage is 142912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  183 (   0 filtered)
Number of infos    :    1 (   0 filtered)

