// Seed: 79813866
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_7;
  tri0 id_8 = 1;
  assign id_2[1'b0] = "" ? 1'b0 & $display({id_8, 1, id_8, 1} - id_5) : id_7[1];
  module_0 modCall_1 (
      id_8,
      id_5
  );
  wire id_9 = id_4;
  id_10 :
  assert property (@(posedge 1'b0) id_5)
  else $display;
endmodule
