#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Nov 11 17:42:42 2024
# Process ID: 10464
# Current directory: C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11680 C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.xpr
# Log file: C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/vivado.log
# Journal file: C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS\vivado.jou
# Running On: DESKTOP-A2LG1N2, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 8449 MB
#-----------------------------------------------------------
start_gui
open_project C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_sobel_edge_detector_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1525.547 ; gain = 338.457
update_compile_order -fileset sources_1
open_bd_design {C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:hls:sobel_edge_detector:1.0 - sobel_edge_detector_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_CNTRL'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_CNTRL'. Parameter ignored.
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from block design file <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1687.934 ; gain = 120.059
startgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells axi_dma_0] [get_bd_cells sobel_edge_detector_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells axi_timer_0]
delete_bd_objs [get_bd_cells axi_interconnect_0] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
endgroup
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells axi_interconnect_0] [get_bd_cells axi_interconnect_1]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells axi_dma_0] [get_bd_cells sobel_edge_detector_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells axi_timer_0]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_intf_nets processing_system7_0_DDR]'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_cells sobel_edge_detector_0]
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/sobel_edge_detector_0/m_axi_gmem0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/m_axi_gmem0]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/sobel_edge_detector_0/Data_m_axi_gmem0' at <0x41E0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_dma_0/S_AXI_LITE/Reg' with 'register' usage does not match address space '/sobel_edge_detector_0/Data_m_axi_gmem0' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /sobel_edge_detector_0/Data_m_axi_gmem0.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/sobel_edge_detector_0/Data_m_axi_gmem0' at <0x41C0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_timer_0/S_AXI/Reg' with 'register' usage does not match address space '/sobel_edge_detector_0/Data_m_axi_gmem0' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /sobel_edge_detector_0/Data_m_axi_gmem0.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem0'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem0'.
endgroup
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1/impl/ip/component.xml. It will be created.
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_intf_nets sobel_edge_detector_0_m_axi_gmem0] [get_bd_cells sobel_edge_detector_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
set_property location {1 228 215} [get_bd_cells sobel_edge_detector_0]
set_property location {3 1130 203} [get_bd_cells sobel_edge_detector_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins sobel_edge_detector_0/ap_clk]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins sobel_edge_detector_0/ap_clk]'
undo
INFO: [Common 17-17] undo 'set_property location {3 1130 203} [get_bd_cells sobel_edge_detector_0]'
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1/impl/ip/component.xml. It will be created.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_cells sobel_edge_detector_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/processing_system7_0/M_AXI_GP0' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/sobel_edge_detector_0/m_axi_gmem} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/m_axi_gmem]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/sobel_edge_detector_0/Data_m_axi_gmem' at <0x41E0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_dma_0/S_AXI_LITE/Reg' with 'register' usage does not match address space '/sobel_edge_detector_0/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /sobel_edge_detector_0/Data_m_axi_gmem.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/sobel_edge_detector_0/Data_m_axi_gmem' at <0x41C0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_timer_0/S_AXI/Reg' with 'register' usage does not match address space '/sobel_edge_detector_0/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /sobel_edge_detector_0/Data_m_axi_gmem.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem'.
endgroup
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/sobel_edge_detector_0/m_axi_gmem} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/m_axi_gmem]'
Including slave segment </axi_timer_0/S_AXI/Reg> into address space </sobel_edge_detector_0/Data_m_axi_gmem>.
Including slave segment </axi_dma_0/S_AXI_LITE/Reg> into address space </sobel_edge_detector_0/Data_m_axi_gmem>.
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/s_axi_lite_aclk]'
INFO: [Common 17-17] undo 'startgroup'
regenerate_bd_layout
set_property location {0.5 -128 288} [get_bd_cells axi_interconnect_0]
set_property location {1 -161 678} [get_bd_cells axi_timer_0]
set_property location {2 245 421} [get_bd_cells sobel_edge_detector_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
set_property location {3.5 904 417} [get_bd_cells sobel_edge_detector_0]
set_property location {0.5 -553 490} [get_bd_cells axi_dma_0]
set_property location {3 316 393} [get_bd_cells processing_system7_0]
set_property location {4 1043 758} [get_bd_cells sobel_edge_detector_0]
set_property location {2.5 17 323} [get_bd_cells axi_interconnect_0]
set_property location {3 -7 710} [get_bd_cells axi_timer_0]
set_property location {4 889 654} [get_bd_cells sobel_edge_detector_0]
set_property location {4 975 189} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.C_M_AXI_GMEM_DATA_WIDTH {1024} \
  CONFIG.C_M_AXI_GMEM_ENABLE_ID_PORTS {true} \
] [get_bd_cells sobel_edge_detector_0]
set_property CONFIG.C_M_AXI_GMEM_DATA_WIDTH {256} [get_bd_cells sobel_edge_detector_0]
set_property CONFIG.C_M_AXI_GMEM_ENABLE_USER_PORTS {true} [get_bd_cells sobel_edge_detector_0]
set_property CONFIG.C_M_AXI_GMEM_DATA_WIDTH {32} [get_bd_cells sobel_edge_detector_0]
undo
INFO: [Common 17-17] undo 'set_property CONFIG.C_M_AXI_GMEM_DATA_WIDTH {32} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property CONFIG.C_M_AXI_GMEM_ENABLE_USER_PORTS {true} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property CONFIG.C_M_AXI_GMEM_DATA_WIDTH {256} [get_bd_cells sobel_edge_detector_0]'
set_property CONFIG.C_M_AXI_GMEM_DATA_WIDTH {32} [get_bd_cells sobel_edge_detector_0]
undo
INFO: [Common 17-17] undo 'set_property CONFIG.C_M_AXI_GMEM_DATA_WIDTH {32} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.C_M_AXI_GMEM_DATA_WIDTH {1024} \
  CONFIG.C_M_AXI_GMEM_ENABLE_ID_PORTS {true} \
] [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property location {4 975 189} [get_bd_cells axi_dma_0]'
undo
INFO: [Common 17-17] undo 'set_property location {4 889 654} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property location {3 -7 710} [get_bd_cells axi_timer_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2.5 17 323} [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'set_property location {4 1043 758} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property location {3 316 393} [get_bd_cells processing_system7_0]'
undo
INFO: [Common 17-17] undo 'set_property location {0.5 -553 490} [get_bd_cells axi_dma_0]'
undo
INFO: [Common 17-17] undo 'set_property location {3.5 904 417} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]'
undo
INFO: [Common 17-17] undo 'set_property location {2 245 421} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 -161 678} [get_bd_cells axi_timer_0]'
undo
INFO: [Common 17-17] undo 'set_property location {0.5 -128 288} [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/processing_system7_0/M_AXI_GP0' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/sobel_edge_detector_0/m_axi_gmem} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/m_axi_gmem]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/sobel_edge_detector_0/Data_m_axi_gmem' at <0x41E0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_dma_0/S_AXI_LITE/Reg' with 'register' usage does not match address space '/sobel_edge_detector_0/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /sobel_edge_detector_0/Data_m_axi_gmem.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/sobel_edge_detector_0/Data_m_axi_gmem' at <0x41C0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_timer_0/S_AXI/Reg' with 'register' usage does not match address space '/sobel_edge_detector_0/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /sobel_edge_detector_0/Data_m_axi_gmem.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem'.
endgroup
set_property offset 0x41E00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_dma_0_Reg}]
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_dma_0_Reg}]
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_timer_0_Reg}]
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
regenerate_bd_layout
set_property location {1 219 1048} [get_bd_cells axi_interconnect_0]
set_property location {1.5 667 692} [get_bd_cells processing_system7_0]
set_property location {2 749 353} [get_bd_cells sobel_edge_detector_0]
set_property location {2 664 918} [get_bd_cells axi_interconnect_1]
set_property location {1 338 858} [get_bd_cells axi_interconnect_0]
regenerate_bd_layout
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_SG' to master interface '/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sobel_edge_detector_0/Data_m_axi_gmem' to master interface '/axi_interconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </sobel_edge_detector_0/Data_m_axi_gmem> are excluded.
CRITICAL WARNING: [BD 41-1356] Slave segment </sobel_edge_detector_0/s_axi_control/Reg> is not assigned into address space </sobel_edge_detector_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </sobel_edge_detector_0/s_axi_control/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_1/S00_ACLK
/axi_interconnect_1/M00_ACLK
/axi_interconnect_1/M01_ACLK
/axi_interconnect_0/M03_ACLK
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_sobel_edge_detector_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sobel_edge_detector_0_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control_r} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control_r]
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control_r/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control_r/Reg' into address space '/processing_system7_0/Data'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control_r/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem'.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/sobel_edge_detector_0/s_axi_control_r/Reg' into address space '/sobel_edge_detector_0/Data_m_axi_gmem'.
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_SG' to master interface '/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </sobel_edge_detector_0/Data_m_axi_gmem> are excluded.
CRITICAL WARNING: [BD 41-1356] Slave segment </sobel_edge_detector_0/s_axi_control_r/Reg> is not assigned into address space </sobel_edge_detector_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </sobel_edge_detector_0/s_axi_control/Reg> is not assigned into address space </sobel_edge_detector_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </sobel_edge_detector_0/s_axi_control_r/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </sobel_edge_detector_0/s_axi_control/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_1/S00_ACLK
/axi_interconnect_1/M00_ACLK
/axi_interconnect_1/M01_ACLK
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_sobel_edge_detector_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sobel_edge_detector_0_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control_r} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control_r]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'set_property location {1 338 858} [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2 664 918} [get_bd_cells axi_interconnect_1]'
undo
INFO: [Common 17-17] undo 'set_property location {2 749 353} [get_bd_cells sobel_edge_detector_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1.5 667 692} [get_bd_cells processing_system7_0]'
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'set_property location {1 219 1048} [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_timer_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_dma_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property offset 0x41E00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_dma_0_Reg}]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/sobel_edge_detector_0/m_axi_gmem} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/m_axi_gmem]'
Including slave segment </axi_timer_0/S_AXI/Reg> into address space </sobel_edge_detector_0/Data_m_axi_gmem>.
Including slave segment </axi_dma_0/S_AXI_LITE/Reg> into address space </sobel_edge_detector_0/Data_m_axi_gmem>.
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/s_axi_lite_aclk]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]
Slave segment '/sobel_edge_detector_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control_r} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control_r]
Slave segment '/sobel_edge_detector_0/s_axi_control_r/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_SG' to master interface '/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sobel_edge_detector_0/Data_m_axi_gmem' to master interface '/sobel_edge_detector_0/m_axi_gmem'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_1/S00_ACLK
/axi_interconnect_1/M00_ACLK
/axi_interconnect_1/M01_ACLK
/axi_interconnect_0/S01_ACLK
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_sobel_edge_detector_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sobel_edge_detector_0_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control_r} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control_r]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_0/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_0/s_axi_control]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO]
delete_bd_objs [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
delete_bd_objs [get_bd_cells sobel_edge_detector_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
startgroup
delete_bd_objs [get_bd_cells axi_dma_0] [get_bd_cells axi_timer_0] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_cells axi_interconnect_0] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_ports FIXED_IO_0] [get_bd_intf_ports DDR_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_cells axis_interconnect_1]
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_1
endgroup
delete_bd_objs [get_bd_cells sobel_edge_detector_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
INFO: [BD 5-455] Automation on '/axi_interconnect_0/ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41C0_0000 [ 64K ]>.
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_1/s_axi_control} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_1/s_axi_control]
Slave segment '/sobel_edge_detector_1/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_1/s_axi_control_r} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_1/s_axi_control_r]
Slave segment '/sobel_edge_detector_1/s_axi_control_r/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/sobel_edge_detector_1/m_axi_gmem} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_1/m_axi_gmem]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0x41E0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_dma_0/S_AXI_LITE/Reg' with 'register' usage does not match address space '/sobel_edge_detector_1/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /sobel_edge_detector_1/Data_m_axi_gmem.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0x41C0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_timer_0/S_AXI/Reg' with 'register' usage does not match address space '/sobel_edge_detector_1/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /sobel_edge_detector_1/Data_m_axi_gmem.
Slave segment '/sobel_edge_detector_1/s_axi_control/Reg' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0x4000_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/sobel_edge_detector_1/s_axi_control/Reg' with 'register' usage does not match address space '/sobel_edge_detector_1/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /sobel_edge_detector_1/s_axi_control/Reg from address space /sobel_edge_detector_1/Data_m_axi_gmem.
Slave segment '/sobel_edge_detector_1/s_axi_control_r/Reg' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0x4001_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/sobel_edge_detector_1/s_axi_control_r/Reg' with 'register' usage does not match address space '/sobel_edge_detector_1/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /sobel_edge_detector_1/s_axi_control_r/Reg from address space /sobel_edge_detector_1/Data_m_axi_gmem.
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_SG' to master interface '/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </sobel_edge_detector_1/Data_m_axi_gmem> are excluded.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk
/axi_interconnect_1/S00_ACLK
/axi_interconnect_1/M00_ACLK
/axi_interconnect_1/M01_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_timer_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_sobel_edge_detector_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_5
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sobel_edge_detector_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_5
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
write_bd_layout -format pdf -orientation portrait C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/design_1.pdf
C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/design_1.pdf
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets sobel_edge_detector_1_m_axi_gmem]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
startgroup
delete_bd_objs [get_bd_cells axi_dma_0] [get_bd_cells axi_timer_0] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_cells axi_interconnect_0] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 702 428} [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {8} \
] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins sobel_edge_detector_1/edge_out_d0] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <sobel_edge_detector_1_edge_out_d0>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property CONFIG.PCW_USE_M_AXI_GP1 {1} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets sobel_edge_detector_1_edge_out_d0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.262 ; gain = 27.129
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_2bits ( LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_2bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_2bits
INFO: [BoardRule 102-9] connect_bd_intf_net /leds_2bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_1/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_1/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_edge_detector_1/s_axi_control_r} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins sobel_edge_detector_1/s_axi_control_r]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_M_AXI_GP1 {0} \
  CONFIG.PCW_USE_S_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/sobel_edge_detector_1/m_axi_gmem} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' into address space '/sobel_edge_detector_1/Data_m_axi_gmem'.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0x0000_0000 [ 256M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_NAND' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0xE100_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/sobel_edge_detector_1/Data_m_axi_gmem' at <0xE000_0000 [ 4M ]>.
WARNING: [BD 41-1051] Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' with 'register' usage does not match address space '/sobel_edge_detector_1/Data_m_axi_gmem' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /sobel_edge_detector_1/Data_m_axi_gmem.
INFO: [BD 5-455] Automation on '/sobel_edge_detector_1/m_axi_gmem' will not be run, since it is obsolete due to previously run automations
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets sobel_edge_detector_1_m_axi_gmem] [get_bd_cells sobel_edge_detector_1]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detector:1.0 sobel_edge_detector_0
endgroup
set_property location {1.5 625 118} [get_bd_cells sobel_edge_detector_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1/impl/ip/component.xml. It will be created.
delete_bd_objs [get_bd_cells sobel_edge_detector_0]
save_bd_design
Wrote  : <C:\AUT\RCS\HW2\HW\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS\Sobel_Edge_Detector_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS/Sobel_Edge_Detector_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 22:13:53 2024...
