// Seed: 1754871618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_7 = 0;
  input wire id_2;
  input wire id_1;
  wire ["" : -1] id_5;
  parameter id_6 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd53,
    parameter id_6 = 32'd12
) (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wand id_3,
    input  tri0 _id_4
);
  parameter [id_4 : 1] id_6 = 1;
  assign id_2 = id_1;
  bit id_7;
  initial begin : LABEL_0
    id_7 <= -1;
  end
  defparam id_6.id_6 = id_6;
  assign id_2 = id_6;
  wire id_8;
  ;
  timeunit 1ps;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
