v 20130925 2
T 8000 100 9 10 1 0 0 0 1
1
T 9600 100 9 10 1 0 0 0 1
1
N 1100 3300 1100 7800 4
N 1500 8700 14300 8700 4
{
T 1600 8800 5 10 1 1 0 0 1
netname=VDD
}
N 2400 8700 2400 8300 4
N 2600 7800 2500 7800 4
N 1200 2400 14300 2400 4
{
T 1400 2500 5 10 1 1 0 0 1
netname=GND
}
C 1800 7300 1 0 0 asic-pmos-1.sym
{
T 3200 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2600 8100 5 10 1 1 0 0 1
refdes=M1
T 2600 7900 5 8 1 1 0 0 1
model-name=pmos4
T 2600 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 2600 7400 5 8 1 0 0 0 1
l=1u
}
T 700 1100 9 10 1 0 0 0 1
see LATP
B 600 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 7400 0 1 0 0 cvstitleblock-1.sym
{
T 8000 400 5 10 1 1 0 0 1
date=2019-09-02
T 11900 400 5 10 1 1 0 0 1
rev=$Revision$
T 11900 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 8000 700 5 10 1 1 0 0 1
fname=LATEP.sch
T 10800 1100 5 14 1 1 0 4 1
title=LATEP - High-active D-Latch w/ high-active Enable
}
C 700 9100 1 0 0 spice-model-1.sym
{
T 800 9700 5 10 1 1 0 0 1
refdes=A1
T 2000 9400 5 10 1 1 0 0 1
model-name=nmos4
T 1200 9200 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 4000 9100 1 0 0 spice-model-1.sym
{
T 4100 9700 5 10 1 1 0 0 1
refdes=A2
T 5300 9400 5 10 1 1 0 0 1
model-name=pmos4
T 4500 9200 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 12600 4900 1 270 0 spice-subcircuit-IO-1.sym
{
T 12600 4700 5 10 1 1 90 0 1
refdes=P1
}
C 8200 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 8000 5900 5 10 1 1 0 0 1
refdes=P2
}
C 3900 5000 1 270 0 spice-subcircuit-IO-1.sym
{
T 4100 4900 5 10 1 1 90 0 1
refdes=P3
}
C 1000 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 800 5900 5 10 1 1 0 0 1
refdes=P4
}
C 1700 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 1700 9000 5 10 1 1 0 0 1
refdes=P5
}
C 1400 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1400 2700 5 10 1 1 0 0 1
refdes=P6
}
C 7100 9300 1 0 0 spice-subcircuit-LL-1.sym
{
T 7200 9700 5 10 1 1 0 0 1
refdes=A3
T 7200 9400 5 10 1 1 0 0 1
model-name=LATEP
}
C 9800 9300 1 0 0 spice-directive-1.sym
{
T 9900 9600 5 10 0 1 0 0 1
device=directive
T 9900 9700 5 10 1 1 0 0 1
refdes=A4
T 9900 9400 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 12300 9300 1 0 0 spice-directive-1.sym
{
T 12400 9600 5 10 0 1 0 0 1
device=directive
T 12400 9700 5 10 1 1 0 0 1
refdes=A5
T 12400 9400 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 5100 7300 1 0 0 asic-pmos-1.sym
{
T 6500 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 5900 8100 5 10 1 1 0 0 1
refdes=M5
T 5900 7900 5 8 1 1 0 0 1
model-name=pmos4
T 5900 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 5900 7400 5 8 1 0 0 0 1
l=1u
}
C 5100 2800 1 0 0 asic-nmos-1.sym
{
T 6500 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 5900 3600 5 10 1 1 0 0 1
refdes=M6
T 5900 3400 5 8 1 1 0 0 1
model-name=nmos4
T 5900 3100 5 8 1 0 0 0 1
w='Wmin'
T 5900 2900 5 8 1 0 0 0 1
l=1u
}
C 1800 2800 1 0 0 asic-nmos-1.sym
{
T 3200 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2600 3600 5 10 1 1 0 0 1
refdes=M4
T 2600 3400 5 8 1 1 0 0 1
model-name=nmos4
T 2600 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 2600 2900 5 8 1 0 0 0 1
l=1u
}
N 800 5600 1100 5600 4
{
T 800 5700 5 10 1 1 0 0 1
netname=X
}
N 1100 7800 1800 7800 4
N 1100 3300 1800 3300 4
N 2400 2800 2400 2400 4
N 2500 3300 2600 3300 4
N 2600 3300 2600 2400 4
N 4800 7800 5100 7800 4
N 4800 3300 5100 3300 4
N 4800 7800 4800 3300 4
N 2400 5600 4800 5600 4
{
T 3500 5700 5 10 1 1 0 0 1
netname=clk180
}
N 5700 7300 5700 3800 4
N 5700 8300 5700 8700 4
N 5700 2800 5700 2400 4
N 5800 7800 5900 7800 4
N 5900 7800 5900 8700 4
N 5800 3300 5900 3300 4
N 5900 3300 5900 2400 4
N 5700 5600 6500 5600 4
{
T 6000 5700 5 10 1 1 0 0 1
netname=clk360
}
C 8700 5800 1 0 0 asic-pmos-1.sym
{
T 10100 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9500 6600 5 10 1 1 0 0 1
refdes=M8
T 9500 6400 5 8 1 1 0 0 1
model-name=pmos4
T 9500 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 9500 5900 5 8 1 0 0 0 1
l=1u
}
C 8700 4300 1 0 0 asic-nmos-1.sym
{
T 10100 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 9500 5100 5 10 1 1 0 0 1
refdes=M9
T 9500 4900 5 8 1 1 0 0 1
model-name=nmos4
T 9500 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 9500 4400 5 8 1 0 0 0 1
l=1u
}
C 8700 2800 1 0 0 asic-nmos-1.sym
{
T 10100 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 9500 3600 5 10 1 1 0 0 1
refdes=M10
T 9500 3400 5 8 1 1 0 0 1
model-name=nmos4
T 9500 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 9500 2900 5 8 1 0 0 0 1
l=1u
}
C 8700 7300 1 0 0 asic-pmos-1.sym
{
T 10100 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9500 8100 5 10 1 1 0 0 1
refdes=M7
T 9500 7900 5 8 1 1 0 0 1
model-name=pmos4
T 9500 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 9500 7400 5 8 1 0 0 0 1
l=1u
}
N 8700 7800 7800 7800 4
{
T 8100 7900 5 10 1 1 0 0 1
netname=clk180
}
N 8700 3300 7800 3300 4
{
T 8100 3400 5 10 1 1 0 0 1
netname=clk360
}
N 8400 6300 8700 6300 4
N 8700 4800 8400 4800 4
N 8400 4800 8400 6300 4
N 8000 5600 8400 5600 4
{
T 8000 5700 5 10 1 1 0 0 1
netname=D
}
N 9300 8300 9300 8700 4
N 9300 7300 9300 6800 4
N 9300 5800 9300 5300 4
N 9300 4300 9300 3800 4
N 9300 2800 9300 2400 4
T 3000 1500 9 10 1 0 0 0 4
Double Clock Buffering:
- clock enable (via NAND)
- de-coupling high load
- 2-phase clock generation
C 11100 5800 1 0 0 asic-pmos-1.sym
{
T 12500 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 11900 6600 5 10 1 1 0 0 1
refdes=M11
T 11900 6400 5 8 1 1 0 0 1
model-name=pmos4
T 11900 6100 5 8 1 0 0 0 1
w='g*Wmin'
T 11900 5900 5 8 1 0 0 0 1
l=1u
}
C 11100 4300 1 0 0 asic-nmos-1.sym
{
T 12500 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 11900 5100 5 10 1 1 0 0 1
refdes=M12
T 11900 4900 5 8 1 1 0 0 1
model-name=nmos4
T 11900 4600 5 8 1 0 0 0 1
w='Wmin'
T 11900 4400 5 8 1 0 0 0 1
l=1u
}
N 10800 6300 11100 6300 4
N 11100 4800 10800 4800 4
N 10800 4800 10800 6300 4
N 11700 5800 11700 5300 4
C 13500 5800 1 0 0 asic-pmos-1.sym
{
T 14900 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14300 6600 5 10 1 1 0 0 1
refdes=M14
T 14300 6400 5 8 1 1 0 0 1
model-name=pmos4
T 14300 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14300 5900 5 8 1 0 0 0 1
l=1u
}
C 13500 4300 1 0 0 asic-nmos-1.sym
{
T 14900 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14300 5100 5 10 1 1 0 0 1
refdes=M15
T 14300 4900 5 8 1 1 0 0 1
model-name=nmos4
T 14300 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 14300 4400 5 8 1 0 0 0 1
l=1u
}
C 13500 2800 1 0 0 asic-nmos-1.sym
{
T 14900 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14300 3600 5 10 1 1 0 0 1
refdes=M16
T 14300 3400 5 8 1 1 0 0 1
model-name=nmos4
T 14300 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 14300 2900 5 8 1 0 0 0 1
l=1u
}
C 13500 7300 1 0 0 asic-pmos-1.sym
{
T 14900 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14300 8100 5 10 1 1 0 0 1
refdes=M13
T 14300 7900 5 8 1 1 0 0 1
model-name=pmos4
T 14300 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14300 7400 5 8 1 0 0 0 1
l=1u
}
N 13500 7800 12600 7800 4
{
T 12900 7900 5 10 1 1 0 0 1
netname=clk360
}
N 13500 3300 12600 3300 4
{
T 12900 3400 5 10 1 1 0 0 1
netname=clk180
}
N 13200 6300 13500 6300 4
N 13500 4800 13200 4800 4
N 13200 4800 13200 6300 4
N 11700 5600 13200 5600 4
{
T 12700 5700 5 10 1 1 0 0 1
netname=Q
}
N 14100 8300 14100 8700 4
N 14100 7300 14100 6800 4
N 14100 5800 14100 5300 4
N 14100 4300 14100 3800 4
N 14100 2800 14100 2400 4
N 12900 4700 12900 5600 4
N 9300 5600 10800 5600 4
N 10200 5600 10200 7100 4
N 10200 7100 15100 7100 4
{
T 12700 7200 5 10 1 1 0 0 1
netname=qn
}
N 14100 5600 15100 5600 4
N 15100 5600 15100 7100 4
T 8000 1700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- high-active transparent
T 11400 1900 9 10 1 0 0 0 2
Q Stage:
- inverter
T 12800 1700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- low-active transparent
N 9400 7800 9500 7800 4
N 9500 6300 9500 8700 4
N 9400 6300 9500 6300 4
N 14200 7800 14300 7800 4
N 14300 6300 14300 8700 4
N 14200 6300 14300 6300 4
N 14200 3300 14300 3300 4
N 14300 2400 14300 4800 4
N 14200 4800 14300 4800 4
N 11700 6800 11700 8700 4
N 11800 6300 11900 6300 4
N 11900 6300 11900 8700 4
N 11700 4300 11700 2400 4
N 11800 4800 11900 4800 4
N 11900 4800 11900 2400 4
N 9400 3300 9500 3300 4
N 9500 2400 9500 4800 4
N 9400 4800 9500 4800 4
C 3000 4300 1 0 1 asic-nmos-1.sym
{
T 1600 5100 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 2200 5100 5 10 1 1 0 6 1
refdes=M3
T 2200 4900 5 8 1 1 0 6 1
model-name=nmos4
T 2200 4600 5 8 1 0 0 6 1
w='2*Wmin'
T 2200 4400 5 8 1 0 0 6 1
l=1u
}
C 3900 5800 1 0 1 asic-pmos-1.sym
{
T 2500 6600 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3100 6600 5 10 1 1 0 6 1
refdes=M2
T 3100 6400 5 8 1 1 0 6 1
model-name=pmos4
T 3100 6100 5 8 1 0 0 6 1
w='g*Wmin'
T 3100 5900 5 8 1 0 0 6 1
l=1u
}
N 3900 6300 4200 6300 4
N 4200 6300 4200 4800 4
{
T 4300 4700 5 10 1 1 0 0 1
netname=E
}
N 4200 4800 3000 4800 4
N 2400 4300 2400 3800 4
N 1500 4800 2300 4800 4
N 1500 4800 1500 2400 4
N 2400 5300 2400 7300 4
N 3300 5800 3300 5600 4
N 3300 6800 3300 8700 4
N 2600 7800 2600 8700 4
N 3200 6300 3100 6300 4
N 3100 6300 3100 8700 4
