Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr  8 17:01:42 2025
| Host         : nbellas-VirtualBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file lab2_simple_arm_wrapper_timing_summary_routed.rpt -pb lab2_simple_arm_wrapper_timing_summary_routed.pb -rpx lab2_simple_arm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_simple_arm_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.487        0.000                      0                 2869        0.047        0.000                      0                 2869        4.070        0.000                       0                  1349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.051}      10.101          99.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.487        0.000                      0                 2767        0.047        0.000                      0                 2767        4.070        0.000                       0                  1349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.508        0.000                      0                  102        0.632        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 4.354ns (46.183%)  route 5.074ns (53.817%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.752 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.064    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.178 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.178    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.401 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    12.401    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry
    SLICE_X33Y83         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.472    12.752    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y83         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg/C
                         clock pessimism              0.229    12.981    
                         clock uncertainty           -0.156    12.825    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.062    12.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 4.351ns (46.166%)  route 5.074ns (53.834%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.751 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.064    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.398 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.398    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4_n_6
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.471    12.751    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]/C
                         clock pessimism              0.229    12.980    
                         clock uncertainty           -0.156    12.824    
    SLICE_X33Y82         FDCE (Setup_fdce_C_D)        0.062    12.886    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 4.330ns (46.046%)  route 5.074ns (53.954%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.751 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.064    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.377 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    12.377    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4_n_4
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.471    12.751    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]/C
                         clock pessimism              0.229    12.980    
                         clock uncertainty           -0.156    12.824    
    SLICE_X33Y82         FDCE (Setup_fdce_C_D)        0.062    12.886    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 4.256ns (45.618%)  route 5.074ns (54.382%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.751 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.064    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.303 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4/O[2]
                         net (fo=1, routed)           0.000    12.303    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4_n_5
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.471    12.751    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]/C
                         clock pessimism              0.229    12.980    
                         clock uncertainty           -0.156    12.824    
    SLICE_X33Y82         FDCE (Setup_fdce_C_D)        0.062    12.886    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 4.240ns (45.525%)  route 5.074ns (54.475%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.751 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.064    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.287 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    12.287    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__4_n_7
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.471    12.751    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]/C
                         clock pessimism              0.229    12.980    
                         clock uncertainty           -0.156    12.824    
    SLICE_X33Y82         FDCE (Setup_fdce_C_D)        0.062    12.886    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 4.237ns (45.507%)  route 5.074ns (54.493%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.749 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.284 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    12.284    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_6
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.469    12.749    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]/C
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.156    12.822    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    12.884    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 4.216ns (45.384%)  route 5.074ns (54.616%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.749 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.263 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    12.263    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_4
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.469    12.749    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]/C
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.156    12.822    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    12.884    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 4.142ns (44.945%)  route 5.074ns (55.055%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.749 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.189 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    12.189    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_5
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.469    12.749    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]/C
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.156    12.822    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    12.884    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 4.126ns (44.850%)  route 5.074ns (55.150%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.749 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.950 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.950    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.173 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    12.173    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__3_n_7
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.469    12.749    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]/C
                         clock pessimism              0.229    12.978    
                         clock uncertainty           -0.156    12.822    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    12.884    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 4.123ns (44.832%)  route 5.074ns (55.168%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.748 - 10.101 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.679     2.973    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[16]/Q
                         net (fo=12, routed)          0.819     4.248    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A[16]
    SLICE_X30Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.372 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.372    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.885 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.002 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.119 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__1_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.236 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/bigger1_carry__2/CO[3]
                         net (fo=71, routed)          1.085     6.321    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/p_0_in_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.118     6.439 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.439    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry_i_4__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.922 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.144 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          1.330     8.474    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/shifted_mantissa3_inferred__0/i__carry__0_n_7
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.325     8.799 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20/O
                         net (fo=1, routed)           0.317     9.116    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_20_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.444 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17/O
                         net (fo=2, routed)           0.614    10.058    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_17_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.182 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9/O
                         net (fo=4, routed)           0.380    10.562    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_9_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.529    11.215    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/i__carry__0_i_2__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.722 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.722    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.836    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.170 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    12.170    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/_inferred__2/i__carry__2_n_6
    SLICE_X33Y80         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.468    12.748    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y80         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[13]/C
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.156    12.821    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)        0.062    12.883    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  0.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.165%)  route 0.311ns (59.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.573     0.909    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.311     1.384    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.429 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.429    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X30Y101        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.931     1.297    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120     1.382    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/btns_5bit/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.828%)  route 0.174ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.639     0.975    lab2_simple_arm_i/btns_5bit/U0/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  lab2_simple_arm_i/btns_5bit/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lab2_simple_arm_i/btns_5bit/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.174     1.290    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X38Y97         FDRE                                         r  lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.825     1.191    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.075     1.231    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.569     0.905    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y85         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.101    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y85         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.838     1.204    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.035    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.575     0.911    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y92         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.107    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y92         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.843     1.209    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.576     0.912    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.056     1.108    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y93         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.844     1.210    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.557     0.893    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y91         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.173    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y93         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.825     1.191    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.639     0.975    lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X43Y102        FDSE                                         r  lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.181     1.297    lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_dly1
    SLICE_X42Y99         FDSE                                         r  lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.825     1.191    lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X42Y99         FDSE                                         r  lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDSE (Hold_fdse_C_D)         0.059     1.215    lab2_simple_arm_i/btns_5bit/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/btns_5bit/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.425%)  route 0.176ns (55.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.639     0.975    lab2_simple_arm_i/btns_5bit/U0/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  lab2_simple_arm_i/btns_5bit/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lab2_simple_arm_i/btns_5bit/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.176     1.292    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X38Y97         FDRE                                         r  lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.825     1.191    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.053     1.209    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.616%)  route 0.180ns (58.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.659     0.995    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.180     1.303    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X27Y98         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.844     1.210    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.023     1.198    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.555     0.891    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y87         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.054     1.086    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[3]
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.131 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.131    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[3]
    SLICE_X32Y87         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.821     1.187    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y87         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.283     0.904    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.121     1.025    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.050 }
Period(ns):         10.101
Sources:            { lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.101      7.946      BUFGCTRL_X0Y16  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.101      9.101      SLICE_X35Y96    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X37Y95    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X37Y95    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X37Y95    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.101      9.101      SLICE_X33Y79    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X39Y94    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/DB/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X39Y94    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/DB/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X39Y95    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/DB/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.101      9.101      SLICE_X39Y95    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/DB/counter_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X38Y106   lab2_simple_arm_i/rst_ps7_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.050       4.070      SLICE_X34Y90    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X26Y100   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.050       4.070      SLICE_X34Y96    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.050       4.070      SLICE_X34Y93    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.050       4.070      SLICE_X34Y99    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.050       4.070      SLICE_X34Y96    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.050       4.070      SLICE_X30Y90    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.642ns (12.805%)  route 4.372ns (87.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.791 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.842     7.952    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X31Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.511    12.791    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X31Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[2]/C
                         clock pessimism              0.229    13.020    
                         clock uncertainty           -0.156    12.864    
    SLICE_X31Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.459    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[2]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.642ns (12.805%)  route 4.372ns (87.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.791 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.842     7.952    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X31Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.511    12.791    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X31Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[31]/C
                         clock pessimism              0.229    13.020    
                         clock uncertainty           -0.156    12.864    
    SLICE_X31Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.459    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[31]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.642ns (12.805%)  route 4.372ns (87.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.791 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.842     7.952    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X31Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.511    12.791    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X31Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[2]/C
                         clock pessimism              0.229    13.020    
                         clock uncertainty           -0.156    12.864    
    SLICE_X31Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.459    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.642ns (13.056%)  route 4.275ns (86.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.745 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.745     7.855    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.465    12.745    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[0]/C
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.156    12.818    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.642ns (13.056%)  route 4.275ns (86.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.745 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.745     7.855    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.465    12.745    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[1]/C
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.156    12.818    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.642ns (13.056%)  route 4.275ns (86.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.745 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.745     7.855    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.465    12.745    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[2]/C
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.156    12.818    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.642ns (13.056%)  route 4.275ns (86.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.745 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.745     7.855    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y77         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.465    12.745    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y77         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[3]/C
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.156    12.818    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.642ns (13.155%)  route 4.238ns (86.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.793 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.708     7.818    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X28Y78         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.513    12.793    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X28Y78         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[15]/C
                         clock pessimism              0.229    13.022    
                         clock uncertainty           -0.156    12.866    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.461    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/A_reg[15]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.642ns (13.155%)  route 4.238ns (86.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.793 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.708     7.818    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X28Y78         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.513    12.793    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X28Y78         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[15]/C
                         clock pessimism              0.229    13.022    
                         clock uncertainty           -0.156    12.866    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.461    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[15]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_fpga_0 rise@10.101ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.642ns (13.155%)  route 4.238ns (86.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.793 - 10.101 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.303ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.644     2.938    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.530     3.986    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[0]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.110 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         3.708     7.818    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X28Y78         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.101    10.101 r  
    PS7_X0Y0             PS7                          0.000    10.101 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.189    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.280 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        1.513    12.793    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X28Y78         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[24]/C
                         clock pessimism              0.229    13.022    
                         clock uncertainty           -0.156    12.866    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.461    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/B_reg[24]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  4.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.246ns (42.951%)  route 0.327ns (57.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.255     1.459    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y83         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.818     1.184    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y83         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg/C
                         clock pessimism             -0.264     0.920    
    SLICE_X33Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/carry_2_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.246ns (38.614%)  route 0.391ns (61.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.320     1.524    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y82         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.817     1.183    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.246ns (38.614%)  route 0.391ns (61.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.320     1.524    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y82         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.817     1.183    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.246ns (38.614%)  route 0.391ns (61.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.320     1.524    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y82         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.817     1.183    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.246ns (38.614%)  route 0.391ns (61.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.320     1.524    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y82         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.817     1.183    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.246ns (32.089%)  route 0.521ns (67.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.449     1.653    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X30Y83         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.837     1.203    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[22]/C
                         clock pessimism             -0.264     0.939    
    SLICE_X30Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.585%)  route 0.533ns (68.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.462     1.665    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y81         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.816     1.182    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X33Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.585%)  route 0.533ns (68.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.462     1.665    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y81         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.816     1.182    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X33Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.585%)  route 0.533ns (68.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.462     1.665    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y81         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.816     1.182    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X33Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Destination:            lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.050ns period=10.101ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.585%)  route 0.533ns (68.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.551     0.887    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.106    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/current_state[1]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.098     1.204 f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/out[7]_i_2/O
                         net (fo=102, routed)         0.462     1.665    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/AR[0]
    SLICE_X33Y81         FDCE                                         f  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1349, routed)        0.816     1.182    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X33Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/ADDER/mantissa_sum_2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.840    





