#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d7787cfe990 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x5d7787d2b160_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  1 drivers
v0x5d7787d2b200_0 .net "q", 7 0, L_0x5d7787d2bc00;  1 drivers
v0x5d7787d2b2f0_0 .var "q1", 7 0;
v0x5d7787d2b3c0_0 .var/i "t_count", 31 0;
S_0x5d7787cf9dd0 .scope module, "c1" "clock" 2 13, 3 2 0, S_0x5d7787cfe990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x5d7787cfa4b0_0 .var "clk", 0 0;
v0x5d7787cf9920_0 .var/real "duty", 0 0;
v0x5d7787cf8d90_0 .var/real "freq", 0 0;
v0x5d7787cf8200_0 .var/real "time_period", 0 0;
v0x5d7787cf7670_0 .var/real "ton", 0 0;
S_0x5d7787d28160 .scope module, "dut" "lfsr" 2 12, 4 2 0, S_0x5d7787cfe990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "q";
L_0x5d7787cfa390 .functor XOR 1, L_0x5d7787d2be70, L_0x5d7787d2bf40, C4<0>, C4<0>;
L_0x5d7787cf9800 .functor XOR 1, L_0x5d7787d2c0f0, L_0x5d7787d2c190, C4<0>, C4<0>;
L_0x5d7787cf8c70 .functor XOR 1, L_0x5d7787cfa390, L_0x5d7787cf9800, C4<0>, C4<0>;
v0x5d7787d2a9a0_0 .net *"_ivl_32", 0 0, L_0x5d7787d2be70;  1 drivers
v0x5d7787d2aa80_0 .net *"_ivl_34", 0 0, L_0x5d7787d2bf40;  1 drivers
v0x5d7787d2ab60_0 .net *"_ivl_38", 0 0, L_0x5d7787d2c0f0;  1 drivers
v0x5d7787d2ac50_0 .net *"_ivl_40", 0 0, L_0x5d7787d2c190;  1 drivers
v0x5d7787d2ad30_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d2ae20_0 .net "q", 7 0, L_0x5d7787d2bc00;  alias, 1 drivers
v0x5d7787d2af00_0 .net "y", 0 0, L_0x5d7787cf8c70;  1 drivers
v0x5d7787d2afa0_0 .net "y1", 0 0, L_0x5d7787cfa390;  1 drivers
v0x5d7787d2b040_0 .net "y2", 0 0, L_0x5d7787cf9800;  1 drivers
L_0x5d7787d2b4a0 .part L_0x5d7787d2bc00, 0, 1;
L_0x5d7787d2b570 .part L_0x5d7787d2bc00, 1, 1;
L_0x5d7787d2b610 .part L_0x5d7787d2bc00, 2, 1;
L_0x5d7787d2b770 .part L_0x5d7787d2bc00, 3, 1;
L_0x5d7787d2b870 .part L_0x5d7787d2bc00, 4, 1;
L_0x5d7787d2b940 .part L_0x5d7787d2bc00, 5, 1;
L_0x5d7787d2ba50 .part L_0x5d7787d2bc00, 6, 1;
LS_0x5d7787d2bc00_0_0 .concat8 [ 1 1 1 1], v0x5d7787d28610_0, v0x5d7787d28b30_0, v0x5d7787d28fe0_0, v0x5d7787d294b0_0;
LS_0x5d7787d2bc00_0_4 .concat8 [ 1 1 1 1], v0x5d7787d29980_0, v0x5d7787d29e50_0, v0x5d7787d2a350_0, v0x5d7787d2a850_0;
L_0x5d7787d2bc00 .concat8 [ 4 4 0 0], LS_0x5d7787d2bc00_0_0, LS_0x5d7787d2bc00_0_4;
L_0x5d7787d2be70 .part L_0x5d7787d2bc00, 6, 1;
L_0x5d7787d2bf40 .part L_0x5d7787d2bc00, 7, 1;
L_0x5d7787d2c0f0 .part L_0x5d7787d2bc00, 4, 1;
L_0x5d7787d2c190 .part L_0x5d7787d2bc00, 5, 1;
S_0x5d7787d28340 .scope module, "f1" "dff" 4 6, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787cf6ae0_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787cf5f50_0 .net "d", 0 0, L_0x5d7787cf8c70;  alias, 1 drivers
v0x5d7787d28610_0 .var "q", 0 0;
E_0x5d7787ccb020 .event posedge, v0x5d7787cfa4b0_0;
S_0x5d7787d28730 .scope module, "f2" "dff" 4 7, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d28960_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d28a70_0 .net "d", 0 0, L_0x5d7787d2b4a0;  1 drivers
v0x5d7787d28b30_0 .var "q", 0 0;
S_0x5d7787d28c50 .scope module, "f3" "dff" 4 8, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d28e80_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d28f20_0 .net "d", 0 0, L_0x5d7787d2b570;  1 drivers
v0x5d7787d28fe0_0 .var "q", 0 0;
S_0x5d7787d29100 .scope module, "f4" "dff" 4 9, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d29330_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d293f0_0 .net "d", 0 0, L_0x5d7787d2b610;  1 drivers
v0x5d7787d294b0_0 .var "q", 0 0;
S_0x5d7787d295d0 .scope module, "f5" "dff" 4 10, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d29800_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d298c0_0 .net "d", 0 0, L_0x5d7787d2b770;  1 drivers
v0x5d7787d29980_0 .var "q", 0 0;
S_0x5d7787d29aa0 .scope module, "f6" "dff" 4 11, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d29cd0_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d29d90_0 .net "d", 0 0, L_0x5d7787d2b870;  1 drivers
v0x5d7787d29e50_0 .var "q", 0 0;
S_0x5d7787d29fa0 .scope module, "f7" "dff" 4 12, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d2a1d0_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d2a290_0 .net "d", 0 0, L_0x5d7787d2b940;  1 drivers
v0x5d7787d2a350_0 .var "q", 0 0;
S_0x5d7787d2a4a0 .scope module, "f8" "dff" 4 13, 5 2 0, S_0x5d7787d28160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x5d7787d2a6d0_0 .net "clk", 0 0, v0x5d7787cfa4b0_0;  alias, 1 drivers
v0x5d7787d2a790_0 .net "d", 0 0, L_0x5d7787d2ba50;  1 drivers
v0x5d7787d2a850_0 .var "q", 0 0;
    .scope S_0x5d7787d28340;
T_0 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787cf5f50_0;
    %assign/vec4 v0x5d7787d28610_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d7787d28730;
T_1 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d28a70_0;
    %assign/vec4 v0x5d7787d28b30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d7787d28c50;
T_2 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d28f20_0;
    %assign/vec4 v0x5d7787d28fe0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d7787d29100;
T_3 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d293f0_0;
    %assign/vec4 v0x5d7787d294b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d7787d295d0;
T_4 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d298c0_0;
    %assign/vec4 v0x5d7787d29980_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d7787d29aa0;
T_5 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d29d90_0;
    %assign/vec4 v0x5d7787d29e50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d7787d29fa0;
T_6 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d2a290_0;
    %assign/vec4 v0x5d7787d2a350_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d7787d2a4a0;
T_7 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d2a790_0;
    %assign/vec4 v0x5d7787d2a850_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d7787cf9dd0;
T_8 ;
    %pushi/real 2097152000, 4074; load=500.000
    %store/real v0x5d7787cf8d90_0;
    %pushi/real 1677721600, 4071; load=50.0000
    %store/real v0x5d7787cf9920_0;
    %end;
    .thread T_8;
    .scope S_0x5d7787cf9dd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7787cfa4b0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
    %cvt/rv/s;
    %load/real v0x5d7787cf8d90_0;
    %div/wr;
    %store/real v0x5d7787cf8200_0;
    %load/real v0x5d7787cf8200_0;
    %load/real v0x5d7787cf9920_0;
    %mul/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5d7787cf7670_0;
    %delay 512000, 0;
    %vpi_call 3 11 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5d7787cf9dd0;
T_10 ;
    %load/real v0x5d7787cf8200_0;
    %load/real v0x5d7787cf7670_0;
    %sub/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7787cfa4b0_0, 0, 1;
    %load/real v0x5d7787cf7670_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7787cfa4b0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5d7787cfe990;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d7787d2b3c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d7787d2b2f0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x5d7787cfe990;
T_12 ;
    %pushi/vec4 1, 0, 8;
    %force/vec4 v0x5d7787d2ae20_0;
    %delay 5000, 0;
    %release/net v0x5d7787d2ae20_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x5d7787cfe990;
T_13 ;
    %wait E_0x5d7787ccb020;
    %load/vec4 v0x5d7787d2b200_0;
    %load/vec4 v0x5d7787d2b2f0_0;
    %cmp/ne;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5d7787d2b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d7787d2b3c0_0, 0, 32;
    %load/vec4 v0x5d7787d2b200_0;
    %store/vec4 v0x5d7787d2b2f0_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5d7787cfe990;
T_14 ;
    %vpi_call 2 22 "$monitor", "%d :: q = %b", v0x5d7787d2b3c0_0, v0x5d7787d2b200_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5d7787cfe990;
T_15 ;
    %vpi_call 2 25 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d7787cfe990 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lfsr_tb.v";
    "./clock.v";
    "./lfsr.v";
    "./dff.v";
