// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        thresh_48_dout,
        thresh_48_empty_n,
        thresh_48_read,
        img_out_420_din,
        img_out_420_full_n,
        img_out_420_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_state5 = 14'd4;
parameter    ap_ST_fsm_state6 = 14'd8;
parameter    ap_ST_fsm_state7 = 14'd16;
parameter    ap_ST_fsm_state8 = 14'd32;
parameter    ap_ST_fsm_state9 = 14'd64;
parameter    ap_ST_fsm_state10 = 14'd128;
parameter    ap_ST_fsm_state11 = 14'd256;
parameter    ap_ST_fsm_pp1_stage0 = 14'd512;
parameter    ap_ST_fsm_state14 = 14'd1024;
parameter    ap_ST_fsm_state15 = 14'd2048;
parameter    ap_ST_fsm_state16 = 14'd4096;
parameter    ap_ST_fsm_state17 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] thresh_48_dout;
input   thresh_48_empty_n;
output   thresh_48_read;
output  [7:0] img_out_420_din;
input   img_out_420_full_n;
output   img_out_420_write;
input  [10:0] img_height;
input  [10:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg thresh_48_read;
reg[7:0] img_out_420_din;
reg img_out_420_write;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    thresh_48_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln167_reg_882;
reg    img_out_420_blk_n;
wire    ap_CS_fsm_state10;
reg   [0:0] icmp_ln205_reg_965;
wire    ap_CS_fsm_state17;
reg   [10:0] col_V_reg_212;
reg   [10:0] col_V_7_reg_352;
reg   [15:0] reg_468;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state14;
reg   [31:0] reg_473;
reg   [7:0] reg_478;
wire   [31:0] conv3_i_i_fu_483_p1;
reg   [31:0] conv3_i_i_reg_872;
wire   [10:0] col_V_6_fu_487_p2;
reg   [10:0] col_V_6_reg_877;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln167_fu_493_p2;
reg   [0:0] icmp_ln167_reg_882_pp0_iter1_reg;
wire   [63:0] zext_ln534_fu_498_p1;
reg   [63:0] zext_ln534_reg_886;
reg   [31:0] tmp_V_reg_891;
wire   [12:0] zext_ln178_fu_503_p1;
reg   [12:0] zext_ln178_reg_918;
wire    ap_CS_fsm_state5;
wire   [1:0] trunc_ln878_fu_511_p1;
reg   [1:0] trunc_ln878_reg_923;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln878_fu_515_p2;
wire   [1:0] bottom_V_4_fu_552_p3;
reg   [1:0] bottom_V_4_reg_932;
wire   [1:0] mid_4_fu_568_p3;
reg   [1:0] mid_4_reg_938;
wire   [1:0] tp_4_fu_584_p3;
reg   [1:0] tp_4_reg_944;
wire   [1:0] bottom_V_3_fu_608_p3;
reg   [1:0] bottom_V_3_reg_950;
wire   [1:0] mid_3_fu_632_p3;
reg   [1:0] mid_3_reg_955;
wire   [1:0] tp_3_fu_658_p3;
reg   [1:0] tp_3_reg_960;
wire   [0:0] icmp_ln205_fu_666_p2;
reg   [7:0] P0_V_reg_969;
wire    ap_CS_fsm_state8;
reg   [15:0] shift_reg_975;
reg   [31:0] read_index_reg_980;
reg   [31:0] l00_buf_V_2_reg_985;
reg   [31:0] l10_buf_V_2_reg_990;
reg   [31:0] l20_buf_V_2_reg_995;
wire   [0:0] grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return;
reg   [0:0] Max_2_reg_1000;
wire   [7:0] ret_5_fu_765_p2;
reg   [7:0] ret_5_reg_1006;
wire    ap_CS_fsm_state9;
wire   [12:0] row_V_5_fu_775_p2;
reg   [12:0] row_V_5_reg_1011;
wire   [12:0] row_ind_V_4_fu_793_p3;
reg   [12:0] row_ind_V_4_reg_1016;
wire   [10:0] col_V_8_fu_801_p2;
reg   [10:0] col_V_8_reg_1021;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state12_pp1_stage0_iter0;
wire    ap_block_state13_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln256_fu_807_p2;
reg   [0:0] icmp_ln256_reg_1026;
wire   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0;
wire   [15:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_2;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_3;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_8;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_9;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_10;
wire   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_11;
reg   [7:0] call_ret_reg_1030_0;
reg   [15:0] call_ret_reg_1030_1;
wire    ap_CS_fsm_state15;
reg   [0:0] Max_reg_1036;
wire   [7:0] ret_7_fu_854_p2;
reg   [7:0] ret_7_reg_1041;
wire    ap_CS_fsm_state16;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state12;
reg    ap_enable_reg_pp1_iter1;
reg    buf_V_0_ce0;
wire   [31:0] buf_V_0_q0;
reg   [10:0] buf_V_0_address1;
reg    buf_V_0_ce1;
reg    buf_V_0_we1;
reg   [31:0] buf_V_0_d1;
reg    buf_V_1_ce0;
wire   [31:0] buf_V_1_q0;
reg   [10:0] buf_V_1_address1;
reg    buf_V_1_ce1;
reg    buf_V_1_we1;
reg   [31:0] buf_V_1_d1;
reg    buf_V_2_ce0;
wire   [31:0] buf_V_2_q0;
reg   [10:0] buf_V_2_address1;
reg    buf_V_2_ce1;
reg    buf_V_2_we1;
reg   [31:0] buf_V_2_d1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_idle;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_ready;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_thresh_48_read;
wire   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_write;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_address0;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_ce0;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_address1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_ce1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_we1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_d1;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_address0;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_ce0;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_address1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_ce1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_we1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_d1;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_ce0;
wire   [10:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_ce1;
wire    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_we1;
wire   [31:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1;
reg   [7:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10;
reg   [1:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_tp;
reg   [1:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_mid;
reg   [1:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_bottom;
reg   [0:0] grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_flag_offset;
wire    grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_ready;
reg   [10:0] ap_phi_mux_col_V_phi_fu_216_p4;
reg   [31:0] l20_buf_V_2_0_reg_224;
wire    ap_CS_fsm_state11;
reg   [31:0] l10_buf_V_2_0_reg_236;
reg   [31:0] l00_buf_V_2_0_reg_248;
reg   [7:0] P0_V_0_reg_260;
reg   [31:0] read_index_0_reg_272;
reg   [1:0] tp_reg_282;
reg   [1:0] mid_reg_293;
reg   [1:0] bottom_V_reg_304;
reg   [12:0] row_V_reg_315;
reg   [12:0] row_ind_V_reg_327;
reg   [7:0] P0_V_1_reg_339;
reg    ap_block_state10;
reg   [10:0] ap_phi_mux_col_V_7_phi_fu_356_p4;
wire    ap_block_pp1_stage0;
reg    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg;
wire   [63:0] zext_ln534_3_fu_812_p1;
reg   [15:0] lhs_V_fu_110;
reg   [31:0] write_index_2_fu_114;
wire   [31:0] write_index_3_fu_704_p2;
reg   [7:0] Array_V_0_1_fu_118;
wire   [7:0] select_ln301_fu_730_p3;
wire   [0:0] grp_fu_424_p2;
wire   [0:0] grp_fu_418_p2;
wire   [0:0] grp_fu_412_p2;
wire   [0:0] grp_fu_430_p2;
wire   [1:0] select_ln183_fu_544_p3;
wire   [1:0] bottom_V_1_fu_520_p3;
wire   [1:0] select_ln183_2_fu_560_p3;
wire   [1:0] mid_2_fu_528_p3;
wire   [1:0] select_ln183_4_fu_576_p3;
wire   [1:0] tp_2_fu_536_p3;
wire   [1:0] select_ln237_fu_600_p3;
wire   [1:0] bottom_V_2_fu_592_p3;
wire   [1:0] select_ln237_2_fu_616_p3;
wire   [1:0] select_ln237_3_fu_624_p3;
wire   [0:0] xor_ln237_fu_640_p2;
wire   [1:0] zext_ln237_fu_646_p1;
wire   [1:0] select_ln237_5_fu_650_p3;
wire   [18:0] ret_fu_737_p3;
wire   [31:0] select_ln546_fu_744_p3;
wire   [31:0] zext_ln546_fu_751_p1;
wire   [31:0] shl_ln781_fu_755_p2;
wire   [7:0] r_fu_761_p1;
wire   [12:0] row_ind_V_3_fu_781_p2;
wire   [0:0] icmp_ln870_4_fu_787_p2;
wire   [18:0] ret_6_fu_825_p3;
wire   [31:0] select_ln546_1_fu_833_p3;
wire   [31:0] zext_ln546_1_fu_840_p1;
wire   [31:0] shl_ln781_1_fu_844_p2;
wire   [7:0] r_1_fu_850_p1;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg = 1'b0;
end

cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_address0),
    .ce0(buf_V_0_ce0),
    .q0(buf_V_0_q0),
    .address1(buf_V_0_address1),
    .ce1(buf_V_0_ce1),
    .we1(buf_V_0_we1),
    .d1(buf_V_0_d1)
);

cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_address0),
    .ce0(buf_V_1_ce0),
    .q0(buf_V_1_q0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .we1(buf_V_1_we1),
    .d1(buf_V_1_d1)
);

cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0),
    .ce0(buf_V_2_ce0),
    .q0(buf_V_2_q0),
    .address1(buf_V_2_address1),
    .ce1(buf_V_2_ce1),
    .we1(buf_V_2_we1),
    .d1(buf_V_2_d1)
);

cornerHarris_accel_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start),
    .ap_done(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done),
    .ap_idle(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_idle),
    .ap_ready(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_ready),
    .thresh_48_dout(thresh_48_dout),
    .thresh_48_empty_n(thresh_48_empty_n),
    .thresh_48_read(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_thresh_48_read),
    .img_out_420_din(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din),
    .img_out_420_full_n(img_out_420_full_n),
    .img_out_420_write(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_write),
    .buf_r_address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_address0),
    .buf_r_ce0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_ce0),
    .buf_r_q0(buf_V_0_q0),
    .buf_r_address1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_address1),
    .buf_r_ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_ce1),
    .buf_r_we1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_we1),
    .buf_r_d1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_d1),
    .buf1_address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_address0),
    .buf1_ce0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_ce0),
    .buf1_q0(buf_V_1_q0),
    .buf1_address1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_address1),
    .buf1_ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_ce1),
    .buf1_we1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_we1),
    .buf1_d1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_d1),
    .buf2_address0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0),
    .buf2_ce0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_ce0),
    .buf2_q0(buf_V_2_q0),
    .buf2_address1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1),
    .buf2_ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_ce1),
    .buf2_we1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_we1),
    .buf2_d1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1),
    .p_read2(l00_buf_V_2_0_reg_248),
    .p_read5(l10_buf_V_2_0_reg_236),
    .p_read8(l20_buf_V_2_0_reg_224),
    .p_read9(reg_478),
    .p_read10(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10),
    .img_width(img_width),
    .row_ind(trunc_ln878_reg_923),
    .p_read111(reg_468),
    .tp(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_tp),
    .mid(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_mid),
    .bottom(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_bottom),
    .flag_offset(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_flag_offset),
    .p_read210(read_index_0_reg_272),
    .p_read312(reg_473),
    .ap_return_0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0),
    .ap_return_1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_1),
    .ap_return_2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_2),
    .ap_return_3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_3),
    .ap_return_4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4),
    .ap_return_5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5),
    .ap_return_6(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6),
    .ap_return_7(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7),
    .ap_return_8(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_8),
    .ap_return_9(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_9),
    .ap_return_10(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_10),
    .ap_return_11(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_11)
);

cornerHarris_accel_xFFindMaxRad1_ap_int_32_s grp_xFFindMaxRad1_ap_int_32_s_fu_397(
    .ap_ready(grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_ready),
    .t1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4),
    .m0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5),
    .m1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6),
    .m2(32'd0),
    .b1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7),
    .ap_return(grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln878_fu_515_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state12))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state12);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln878_fu_515_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7))) begin
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_ready == 1'b1)) begin
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_reg_965 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        Array_V_0_1_fu_118 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Array_V_0_1_fu_118 <= select_ln301_fu_730_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln205_reg_965 == 1'd0) & (img_out_420_full_n == 1'b0)) & (icmp_ln205_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        P0_V_1_reg_339 <= 8'd0;
    end else if (((icmp_ln205_reg_965 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        P0_V_1_reg_339 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln256_reg_1026 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        col_V_7_reg_352 <= col_V_8_reg_1021;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln878_fu_515_p2 == 1'd0))) begin
        col_V_7_reg_352 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_reg_882 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_V_reg_212 <= col_V_6_reg_877;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_V_reg_212 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_reg_965 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_fu_110 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln205_reg_965 == 1'd0) & (img_out_420_full_n == 1'b0)) & (icmp_ln205_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        lhs_V_fu_110 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        read_index_0_reg_272 <= read_index_reg_980;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        read_index_0_reg_272 <= conv3_i_i_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        row_V_reg_315 <= row_V_5_reg_1011;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        row_V_reg_315 <= 13'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        row_ind_V_reg_327 <= row_ind_V_4_reg_1016;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        row_ind_V_reg_327 <= 13'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        write_index_2_fu_114 <= 32'd0;
    end else if (((icmp_ln205_reg_965 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        write_index_2_fu_114 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_3;
    end else if (((icmp_ln205_reg_965 == 1'd0) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        write_index_2_fu_114 <= write_index_3_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        Max_2_reg_1000 <= grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Max_reg_1036 <= grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return;
        call_ret_reg_1030_0 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0;
        call_ret_reg_1030_1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        P0_V_0_reg_260 <= P0_V_1_reg_339;
        bottom_V_reg_304 <= bottom_V_4_reg_932;
        l00_buf_V_2_0_reg_248 <= l00_buf_V_2_reg_985;
        l10_buf_V_2_0_reg_236 <= l10_buf_V_2_reg_990;
        l20_buf_V_2_0_reg_224 <= l20_buf_V_2_reg_995;
        mid_reg_293 <= mid_4_reg_938;
        tp_reg_282 <= tp_4_reg_944;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        P0_V_reg_969 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0;
        l00_buf_V_2_reg_985 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_8;
        l10_buf_V_2_reg_990 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_9;
        l20_buf_V_2_reg_995 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_10;
        read_index_reg_980 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_2;
        shift_reg_975 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln878_fu_515_p2 == 1'd0))) begin
        bottom_V_3_reg_950 <= bottom_V_3_fu_608_p3;
        mid_3_reg_955 <= mid_3_fu_632_p3;
        tp_3_reg_960 <= tp_3_fu_658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln878_fu_515_p2 == 1'd1))) begin
        bottom_V_4_reg_932 <= bottom_V_4_fu_552_p3;
        mid_4_reg_938 <= mid_4_fu_568_p3;
        tp_4_reg_944 <= tp_4_fu_584_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        col_V_6_reg_877 <= col_V_6_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        col_V_8_reg_1021 <= col_V_8_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv3_i_i_reg_872[10 : 0] <= conv3_i_i_fu_483_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln167_reg_882 <= icmp_ln167_fu_493_p2;
        icmp_ln167_reg_882_pp0_iter1_reg <= icmp_ln167_reg_882;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln205_reg_965 <= icmp_ln205_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln256_reg_1026 <= icmp_ln256_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_468 <= lhs_V_fu_110;
        reg_473 <= write_index_2_fu_114;
        reg_478 <= Array_V_0_1_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ret_5_reg_1006 <= ret_5_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ret_7_reg_1041 <= ret_7_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        row_V_5_reg_1011 <= row_V_5_fu_775_p2;
        row_ind_V_4_reg_1016 <= row_ind_V_4_fu_793_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_reg_882 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_reg_891 <= thresh_48_dout;
        zext_ln534_reg_886[10 : 0] <= zext_ln534_fu_498_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln878_reg_923 <= trunc_ln878_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln178_reg_918[10 : 0] <= zext_ln178_fu_503_p1[10 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln167_fu_493_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln256_fu_807_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((((img_out_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln256_reg_1026 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_col_V_7_phi_fu_356_p4 = col_V_8_reg_1021;
    end else begin
        ap_phi_mux_col_V_7_phi_fu_356_p4 = col_V_7_reg_352;
    end
end

always @ (*) begin
    if (((icmp_ln167_reg_882 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_col_V_phi_fu_216_p4 = col_V_6_reg_877;
    end else begin
        ap_phi_mux_col_V_phi_fu_216_p4 = col_V_reg_212;
    end
end

always @ (*) begin
    if (((img_out_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_0_address1 = zext_ln534_3_fu_812_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_0_address1 = zext_ln534_fu_498_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_0_address1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_address1;
    end else begin
        buf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_0_ce0 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_ce0;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_V_0_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_0_ce1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_ce1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_0_d1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_0_d1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_d1;
    end else begin
        buf_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln167_reg_882 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (bottom_V_3_reg_950 == 2'd0)))) begin
        buf_V_0_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_0_we1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf_r_we1;
    end else begin
        buf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_1_address1 = zext_ln534_3_fu_812_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_1_address1 = zext_ln534_reg_886;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_1_address1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_address1;
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_1_ce0 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_ce0;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buf_V_1_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_1_ce1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_ce1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_1_d1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_1_d1 = tmp_V_reg_891;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_1_d1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_d1;
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (bottom_V_3_reg_950 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln167_reg_882_pp0_iter1_reg == 1'd0)))) begin
        buf_V_1_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_1_we1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf1_we1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_2_address1 = zext_ln534_3_fu_812_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_2_address1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1;
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_2_ce0 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_ce0;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_2_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_2_ce1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_ce1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_2_d1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_2_d1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1;
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((~(bottom_V_3_reg_950 == 2'd1) & ~(bottom_V_3_reg_950 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_2_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        buf_V_2_we1 = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_we1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_bottom = bottom_V_3_reg_950;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_bottom = bottom_V_4_reg_932;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_bottom = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_flag_offset = 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_flag_offset = 1'd1;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_flag_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_mid = mid_3_reg_955;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_mid = mid_4_reg_938;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_mid = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10 = P0_V_0_reg_260;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10 = 8'd0;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_tp = tp_3_reg_960;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_tp = tp_4_reg_944;
    end else begin
        grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_tp = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((icmp_ln205_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        img_out_420_blk_n = img_out_420_full_n;
    end else begin
        img_out_420_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((img_out_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        img_out_420_din = ret_7_reg_1041;
    end else if ((~((icmp_ln205_reg_965 == 1'd0) & (img_out_420_full_n == 1'b0)) & (icmp_ln205_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        img_out_420_din = ret_5_reg_1006;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        img_out_420_din = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din;
    end else begin
        img_out_420_din = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din;
    end
end

always @ (*) begin
    if ((((img_out_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | (~((icmp_ln205_reg_965 == 1'd0) & (img_out_420_full_n == 1'b0)) & (icmp_ln205_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        img_out_420_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        img_out_420_write = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_write;
    end else begin
        img_out_420_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln167_reg_882 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        thresh_48_blk_n = thresh_48_empty_n;
    end else begin
        thresh_48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln167_reg_882 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        thresh_48_read = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        thresh_48_read = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_thresh_48_read;
    end else begin
        thresh_48_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln167_fu_493_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln167_fu_493_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln878_fu_515_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln205_reg_965 == 1'd1) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((icmp_ln205_reg_965 == 1'd0) & (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if ((~((icmp_ln205_reg_965 == 1'd0) & (img_out_420_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln256_fu_807_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln256_fu_807_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((img_out_420_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln167_reg_882 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (thresh_48_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln167_reg_882 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (thresh_48_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10 = ((icmp_ln205_reg_965 == 1'd0) & (img_out_420_full_n == 1'b0));
end

assign ap_block_state12_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln167_reg_882 == 1'd0) & (thresh_48_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign bottom_V_1_fu_520_p3 = ((grp_fu_412_p2[0:0] == 1'b1) ? 2'd1 : bottom_V_reg_304);

assign bottom_V_2_fu_592_p3 = ((grp_fu_412_p2[0:0] == 1'b1) ? 2'd1 : bottom_V_reg_304);

assign bottom_V_3_fu_608_p3 = ((grp_fu_430_p2[0:0] == 1'b1) ? select_ln237_fu_600_p3 : bottom_V_2_fu_592_p3);

assign bottom_V_4_fu_552_p3 = ((grp_fu_430_p2[0:0] == 1'b1) ? select_ln183_fu_544_p3 : bottom_V_1_fu_520_p3);

assign col_V_6_fu_487_p2 = (ap_phi_mux_col_V_phi_fu_216_p4 + 11'd1);

assign col_V_8_fu_801_p2 = (ap_phi_mux_col_V_7_phi_fu_356_p4 + 11'd1);

assign conv3_i_i_fu_483_p1 = img_width;

assign grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start = grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg;

assign grp_fu_412_p2 = ((row_ind_V_reg_327 == 13'd1) ? 1'b1 : 1'b0);

assign grp_fu_418_p2 = ((row_ind_V_reg_327 == 13'd0) ? 1'b1 : 1'b0);

assign grp_fu_424_p2 = ((row_ind_V_reg_327 == 13'd2) ? 1'b1 : 1'b0);

assign grp_fu_430_p2 = (grp_fu_424_p2 | grp_fu_418_p2);

assign icmp_ln167_fu_493_p2 = ((ap_phi_mux_col_V_phi_fu_216_p4 == img_width) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_666_p2 = ((row_V_reg_315 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_807_p2 = ((ap_phi_mux_col_V_7_phi_fu_356_p4 == img_width) ? 1'b1 : 1'b0);

assign icmp_ln870_4_fu_787_p2 = ((row_ind_V_3_fu_781_p2 == 13'd3) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_515_p2 = ((row_V_reg_315 < zext_ln178_reg_918) ? 1'b1 : 1'b0);

assign mid_2_fu_528_p3 = ((grp_fu_412_p2[0:0] == 1'b1) ? 2'd0 : mid_reg_293);

assign mid_3_fu_632_p3 = ((grp_fu_430_p2[0:0] == 1'b1) ? select_ln237_2_fu_616_p3 : select_ln237_3_fu_624_p3);

assign mid_4_fu_568_p3 = ((grp_fu_430_p2[0:0] == 1'b1) ? select_ln183_2_fu_560_p3 : mid_2_fu_528_p3);

assign r_1_fu_850_p1 = shl_ln781_1_fu_844_p2[7:0];

assign r_fu_761_p1 = shl_ln781_fu_755_p2[7:0];

assign ret_5_fu_765_p2 = (r_fu_761_p1 | P0_V_reg_969);

assign ret_6_fu_825_p3 = {{call_ret_reg_1030_1}, {3'd0}};

assign ret_7_fu_854_p2 = (r_1_fu_850_p1 | call_ret_reg_1030_0);

assign ret_fu_737_p3 = {{shift_reg_975}, {3'd0}};

assign row_V_5_fu_775_p2 = (row_V_reg_315 + 13'd1);

assign row_ind_V_3_fu_781_p2 = (row_ind_V_reg_327 + 13'd1);

assign row_ind_V_4_fu_793_p3 = ((icmp_ln870_4_fu_787_p2[0:0] == 1'b1) ? 13'd0 : row_ind_V_3_fu_781_p2);

assign select_ln183_2_fu_560_p3 = ((grp_fu_424_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln183_4_fu_576_p3 = ((grp_fu_424_p2[0:0] == 1'b1) ? 2'd0 : 2'd1);

assign select_ln183_fu_544_p3 = ((grp_fu_424_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign select_ln237_2_fu_616_p3 = ((grp_fu_424_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln237_3_fu_624_p3 = ((grp_fu_412_p2[0:0] == 1'b1) ? 2'd0 : mid_reg_293);

assign select_ln237_5_fu_650_p3 = ((grp_fu_412_p2[0:0] == 1'b1) ? 2'd2 : tp_reg_282);

assign select_ln237_fu_600_p3 = ((grp_fu_424_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign select_ln301_fu_730_p3 = ((Max_2_reg_1000[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln546_1_fu_833_p3 = ((Max_reg_1036[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln546_fu_744_p3 = ((Max_2_reg_1000[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign shl_ln781_1_fu_844_p2 = select_ln546_1_fu_833_p3 << zext_ln546_1_fu_840_p1;

assign shl_ln781_fu_755_p2 = select_ln546_fu_744_p3 << zext_ln546_fu_751_p1;

assign tp_2_fu_536_p3 = ((grp_fu_412_p2[0:0] == 1'b1) ? 2'd2 : tp_reg_282);

assign tp_3_fu_658_p3 = ((grp_fu_430_p2[0:0] == 1'b1) ? zext_ln237_fu_646_p1 : select_ln237_5_fu_650_p3);

assign tp_4_fu_584_p3 = ((grp_fu_430_p2[0:0] == 1'b1) ? select_ln183_4_fu_576_p3 : tp_2_fu_536_p3);

assign trunc_ln878_fu_511_p1 = row_ind_V_reg_327[1:0];

assign write_index_3_fu_704_p2 = (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_3 + 32'd1);

assign xor_ln237_fu_640_p2 = (grp_fu_424_p2 ^ 1'd1);

assign zext_ln178_fu_503_p1 = img_height;

assign zext_ln237_fu_646_p1 = xor_ln237_fu_640_p2;

assign zext_ln534_3_fu_812_p1 = col_V_7_reg_352;

assign zext_ln534_fu_498_p1 = col_V_reg_212;

assign zext_ln546_1_fu_840_p1 = ret_6_fu_825_p3;

assign zext_ln546_fu_751_p1 = ret_fu_737_p3;

always @ (posedge ap_clk) begin
    conv3_i_i_reg_872[31:11] <= 21'b000000000000000000000;
    zext_ln534_reg_886[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln178_reg_918[12:11] <= 2'b00;
end

endmodule //cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s
