{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648742818091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648742818167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 00:06:57 2022 " "Processing started: Fri Apr 01 00:06:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648742818167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742818167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transform -c transform " "Command: quartus_map --read_settings_files=on --write_settings_files=off transform -c transform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742818167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648742819683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648742819683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/transform/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/transform/pc_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/transform/openmips_min_sopc_tb.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/transform/openmips_min_sopc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/transform/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/transform/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/transform/inst_rom.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/transform/if_id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/transform/id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "hilo_reg.v" "" { Text "D:/Github/OpenRSIC-V/transform/hilo_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(60) " "Verilog HDL information at div.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/transform/div.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1648742828810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/transform/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/transform/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648742828817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742828817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648742828888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/transform/openmips_min_sopc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742828895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742828923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742828932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742828943 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(86) " "Verilog HDL or VHDL warning at id.v(86): object \"instvalid\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/transform/id.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648742828943 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742828984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742828995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829009 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp_o ex.v(267) " "Verilog HDL Always Construct warning at ex.v(267): inferring latch(es) for variable \"hilo_temp_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648742829025 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_o ex.v(267) " "Verilog HDL Always Construct warning at ex.v(267): inferring latch(es) for variable \"cnt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648742829025 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_madd_msub ex.v(267) " "Verilog HDL Always Construct warning at ex.v(267): inferring latch(es) for variable \"stallreq_for_madd_msub\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648742829025 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp1 ex.v(267) " "Verilog HDL Always Construct warning at ex.v(267): inferring latch(es) for variable \"hilo_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648742829025 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[0\] ex.v(267) " "Inferred latch for \"hilo_temp1\[0\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829043 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[1\] ex.v(267) " "Inferred latch for \"hilo_temp1\[1\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829043 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[2\] ex.v(267) " "Inferred latch for \"hilo_temp1\[2\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829043 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[3\] ex.v(267) " "Inferred latch for \"hilo_temp1\[3\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829043 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[4\] ex.v(267) " "Inferred latch for \"hilo_temp1\[4\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[5\] ex.v(267) " "Inferred latch for \"hilo_temp1\[5\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[6\] ex.v(267) " "Inferred latch for \"hilo_temp1\[6\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[7\] ex.v(267) " "Inferred latch for \"hilo_temp1\[7\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[8\] ex.v(267) " "Inferred latch for \"hilo_temp1\[8\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[9\] ex.v(267) " "Inferred latch for \"hilo_temp1\[9\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[10\] ex.v(267) " "Inferred latch for \"hilo_temp1\[10\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[11\] ex.v(267) " "Inferred latch for \"hilo_temp1\[11\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[12\] ex.v(267) " "Inferred latch for \"hilo_temp1\[12\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[13\] ex.v(267) " "Inferred latch for \"hilo_temp1\[13\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[14\] ex.v(267) " "Inferred latch for \"hilo_temp1\[14\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[15\] ex.v(267) " "Inferred latch for \"hilo_temp1\[15\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829044 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[16\] ex.v(267) " "Inferred latch for \"hilo_temp1\[16\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[17\] ex.v(267) " "Inferred latch for \"hilo_temp1\[17\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[18\] ex.v(267) " "Inferred latch for \"hilo_temp1\[18\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[19\] ex.v(267) " "Inferred latch for \"hilo_temp1\[19\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[20\] ex.v(267) " "Inferred latch for \"hilo_temp1\[20\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[21\] ex.v(267) " "Inferred latch for \"hilo_temp1\[21\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[22\] ex.v(267) " "Inferred latch for \"hilo_temp1\[22\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[23\] ex.v(267) " "Inferred latch for \"hilo_temp1\[23\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[24\] ex.v(267) " "Inferred latch for \"hilo_temp1\[24\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[25\] ex.v(267) " "Inferred latch for \"hilo_temp1\[25\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[26\] ex.v(267) " "Inferred latch for \"hilo_temp1\[26\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[27\] ex.v(267) " "Inferred latch for \"hilo_temp1\[27\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[28\] ex.v(267) " "Inferred latch for \"hilo_temp1\[28\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[29\] ex.v(267) " "Inferred latch for \"hilo_temp1\[29\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829045 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[30\] ex.v(267) " "Inferred latch for \"hilo_temp1\[30\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[31\] ex.v(267) " "Inferred latch for \"hilo_temp1\[31\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[32\] ex.v(267) " "Inferred latch for \"hilo_temp1\[32\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[33\] ex.v(267) " "Inferred latch for \"hilo_temp1\[33\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[34\] ex.v(267) " "Inferred latch for \"hilo_temp1\[34\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[35\] ex.v(267) " "Inferred latch for \"hilo_temp1\[35\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[36\] ex.v(267) " "Inferred latch for \"hilo_temp1\[36\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[37\] ex.v(267) " "Inferred latch for \"hilo_temp1\[37\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[38\] ex.v(267) " "Inferred latch for \"hilo_temp1\[38\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[39\] ex.v(267) " "Inferred latch for \"hilo_temp1\[39\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[40\] ex.v(267) " "Inferred latch for \"hilo_temp1\[40\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[41\] ex.v(267) " "Inferred latch for \"hilo_temp1\[41\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829046 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[42\] ex.v(267) " "Inferred latch for \"hilo_temp1\[42\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[43\] ex.v(267) " "Inferred latch for \"hilo_temp1\[43\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[44\] ex.v(267) " "Inferred latch for \"hilo_temp1\[44\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[45\] ex.v(267) " "Inferred latch for \"hilo_temp1\[45\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[46\] ex.v(267) " "Inferred latch for \"hilo_temp1\[46\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[47\] ex.v(267) " "Inferred latch for \"hilo_temp1\[47\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[48\] ex.v(267) " "Inferred latch for \"hilo_temp1\[48\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[49\] ex.v(267) " "Inferred latch for \"hilo_temp1\[49\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[50\] ex.v(267) " "Inferred latch for \"hilo_temp1\[50\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[51\] ex.v(267) " "Inferred latch for \"hilo_temp1\[51\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829047 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[52\] ex.v(267) " "Inferred latch for \"hilo_temp1\[52\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[53\] ex.v(267) " "Inferred latch for \"hilo_temp1\[53\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[54\] ex.v(267) " "Inferred latch for \"hilo_temp1\[54\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[55\] ex.v(267) " "Inferred latch for \"hilo_temp1\[55\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[56\] ex.v(267) " "Inferred latch for \"hilo_temp1\[56\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[57\] ex.v(267) " "Inferred latch for \"hilo_temp1\[57\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[58\] ex.v(267) " "Inferred latch for \"hilo_temp1\[58\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[59\] ex.v(267) " "Inferred latch for \"hilo_temp1\[59\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[60\] ex.v(267) " "Inferred latch for \"hilo_temp1\[60\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[61\] ex.v(267) " "Inferred latch for \"hilo_temp1\[61\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[62\] ex.v(267) " "Inferred latch for \"hilo_temp1\[62\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[63\] ex.v(267) " "Inferred latch for \"hilo_temp1\[63\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_madd_msub ex.v(267) " "Inferred latch for \"stallreq_for_madd_msub\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[0\] ex.v(267) " "Inferred latch for \"cnt_o\[0\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[1\] ex.v(267) " "Inferred latch for \"cnt_o\[1\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[0\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[0\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[1\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[1\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[2\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[2\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[3\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[3\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[4\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[4\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[5\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[5\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[6\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[6\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[7\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[7\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[8\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[8\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[9\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[9\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[10\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[10\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[11\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[11\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829049 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[12\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[12\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[13\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[13\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[14\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[14\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[15\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[15\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[16\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[16\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[17\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[17\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[18\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[18\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[19\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[19\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[20\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[20\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[21\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[21\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[22\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[22\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[23\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[23\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[24\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[24\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[25\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[25\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[26\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[26\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829050 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[27\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[27\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[28\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[28\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[29\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[29\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[30\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[30\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[31\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[31\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[32\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[32\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[33\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[33\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[34\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[34\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[35\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[35\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[36\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[36\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[37\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[37\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[38\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[38\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[39\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[39\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[40\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[40\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[41\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[41\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[42\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[42\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[43\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[43\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[44\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[44\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[45\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[45\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[46\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[46\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[47\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[47\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[48\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[48\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[49\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[49\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[50\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[50\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[51\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[51\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[52\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[52\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[53\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[53\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[54\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[54\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[55\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[55\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[56\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[56\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[57\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[57\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[58\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[58\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[59\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[59\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[60\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[60\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[61\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[61\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[62\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[62\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[63\] ex.v(267) " "Inferred latch for \"hilo_temp_o\[63\]\" at ex.v(267)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/transform/ex.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648742829053 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg openmips:openmips0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"openmips:openmips0\|hilo_reg:hilo_reg0\"" {  } { { "openmips.v" "hilo_reg0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/transform/openmips.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(105) " "Verilog HDL assignment warning at div.v(105): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/transform/div.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648742829174 "|openmips_min_sopc|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom0\"" {  } { { "openmips_min_sopc.v" "inst_rom0" { Text "D:/Github/OpenRSIC-V/transform/openmips_min_sopc.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648742829214 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "35 0 131070 inst_rom.v(46) " "Verilog HDL warning at inst_rom.v(46): number of words (35) in memory file does not match the number of elements in the address range \[0:131070\]" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/transform/inst_rom.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1648742830430 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom.v(44) " "Net \"inst_mem.data_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/transform/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648743661967 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom.v(44) " "Net \"inst_mem.waddr_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/transform/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648743661967 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom.v(44) " "Net \"inst_mem.we_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/transform/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648743661979 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openmips:openmips0\|regfile:regfile1\|regs " "RAM logic \"openmips:openmips0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "D:/Github/OpenRSIC-V/transform/regfile.v" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1648743664209 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1648743664209 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 131071 D:/Github/OpenRSIC-V/transform/db/transform.ram0_inst_rom_ca4a952.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (131071) in the Memory Initialization File \"D:/Github/OpenRSIC-V/transform/db/transform.ram0_inst_rom_ca4a952.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1648743665203 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Github/OpenRSIC-V/transform/db/transform.ram0_inst_rom_ca4a952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Github/OpenRSIC-V/transform/db/transform.ram0_inst_rom_ca4a952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1648743667191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "706 " "706 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648743679123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/transform/output_files/transform.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/transform/output_files/transform.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648743679164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648743679252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648743679252 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/transform/openmips_min_sopc.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648743679287 "|openmips_min_sopc|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/transform/openmips_min_sopc.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648743679287 "|openmips_min_sopc|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648743679287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648743679287 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648743679287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648743679287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5373 " "Peak virtual memory: 5373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648743679310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 00:21:19 2022 " "Processing ended: Fri Apr 01 00:21:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648743679310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:22 " "Elapsed time: 00:14:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648743679310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:32 " "Total CPU time (on all processors): 00:14:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648743679310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648743679310 ""}
