Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jul 30 12:54:08 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file hex_wrapper_control_sets_placed.rpt
| Design       : hex_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    64 |
| Unused register locations in slices containing registers |   187 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             172 |           55 |
| Yes          | No                    | No                     |             296 |           77 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             252 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                       Enable Signal                                                                       |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              1 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                             |                                                                                                                                     |                1 |              2 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                4 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                       | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                      | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                         | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                1 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                      | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                |                2 |              4 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                    | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              5 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | hex_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                4 |              6 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                              |                1 |              6 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              7 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                        | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                       |                4 |              7 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                    | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                      | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                        | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                1 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                               | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                3 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                   |                                                                                                                                     |                1 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                4 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                  |                                                                                                                                     |                1 |              8 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                            | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                     | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__1_n_0                                                                                      | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                3 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                3 |             10 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                     |                5 |             12 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                3 |             12 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                6 |             12 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                4 |             12 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                     |                2 |             12 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                3 |             12 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                2 |             14 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                     |                2 |             14 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                3 |             16 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                     |                9 |             21 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                8 |             21 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                     |                7 |             24 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                5 |             25 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                     |                6 |             25 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                     |                9 |             32 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                     |                9 |             32 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                     |                6 |             32 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                     |                5 |             32 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |               12 |             40 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |               12 |             42 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | hex_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               11 |             54 |
|  hex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           |                                                                                                                                     |               47 |            142 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                    12 |
| 5      |                     1 |
| 6      |                     3 |
| 7      |                     2 |
| 8      |                     9 |
| 10     |                    11 |
| 12     |                     6 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    14 |
+--------+-----------------------+


