;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB <800, @2
	SUB <800, @2
	SUB @121, 106
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB #0, -10
	JMP -1, @-20
	SUB @121, 106
	SUB -207, <-120
	CMP @-127, 100
	ADD #270, <1
	SUB @161, 106
	SUB <800, @2
	CMP @-127, 100
	CMP @121, 106
	MOV -1, <-20
	SUB #0, -10
	SLT @0, @2
	MOV -1, <-20
	SUB @121, 106
	SUB @126, 136
	SUB @121, 106
	SUB @121, 106
	SUB -207, <-120
	SUB @121, 106
	JMP -1, @-20
	SUB @-127, 100
	CMP @131, 106
	CMP -207, <-120
	SPL 0, <-2
	SUB <800, @2
	SLT 130, 9
	CMP @-127, 100
	ADD 130, 9
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	DJN <-63, @4
	JMP -1, @-20
	SUB -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-120
