VERILOG_SOURCES += $(SPINALROOT)/RiscvTester.v
TOPLEVEL=RiscvTester
MODULE=RiscvTester

include ../common/Makefile.sim