digraph "CFG for '_Z10MarkSplitsibiiPiS_' function" {
	label="CFG for '_Z10MarkSplitsibiiPiS_' function";

	Node0x4bdd190 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %0\l  br i1 %16, label %17, label %29\l|{<s0>T|<s1>F}}"];
	Node0x4bdd190:s0 -> Node0x4bdd5a0;
	Node0x4bdd190:s1 -> Node0x4bdf170;
	Node0x4bdd5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %21 = icmp sle i32 %20, %3\l  %22 = select i1 %21, i1 true, i1 %1\l  %23 = xor i1 %21, true\l  %24 = shl nsw i32 %2, 1\l  %25 = icmp sgt i32 %20, %24\l  %26 = select i1 %22, i1 %23, i1 %25\l  %27 = zext i1 %26 to i32\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %18\l  store i32 %27, i32 addrspace(1)* %28, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x4bdd5a0 -> Node0x4bdf170;
	Node0x4bdf170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
