Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 25 16:33:48 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_project3_control_sets_placed.rpt
| Design       : top_project3
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              34 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              39 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                      | u_us/trig_i_1_n_0 | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_us/done_i_1_n_0 | rst_IBUF         |                1 |              1 |         1.00 |
|  u_fnd_controller/U_Clk_Divider/CLK |                   | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                      | u_us/cnt_0        | rst_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                      | u_us/E[0]         | rst_IBUF         |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG                      | u_us/start_count  | rst_IBUF         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                      |                   | rst_IBUF         |                8 |             32 |         4.00 |
+-------------------------------------+-------------------+------------------+------------------+----------------+--------------+


