

================================================================
== Vitis HLS Report for 'Softmax_layer_1'
================================================================
* Date:           Thu Sep 14 03:56:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.470 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2625|     2625|  8.741 us|  8.741 us|  2625|  2625|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Softmax_layer_1_Pipeline_1_fu_463             |Softmax_layer_1_Pipeline_1             |       18|       18|  59.940 ns|  59.940 ns|    18|    18|       no|
        |grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_483  |Softmax_layer_1_Pipeline_l_exp_sum_j6  |     2069|     2069|   6.890 us|   6.890 us|  2069|  2069|       no|
        |grp_Softmax_layer_1_Pipeline_l_j7_fu_537          |Softmax_layer_1_Pipeline_l_j7          |      532|      532|   1.772 us|   1.772 us|   532|   532|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      242|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    76|     8114|    13072|    -|
|Memory               |       31|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      671|    -|
|Register             |        -|     -|      532|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       31|    76|     8646|    13985|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_Softmax_layer_1_Pipeline_1_fu_463             |Softmax_layer_1_Pipeline_1             |        0|   0|     7|    49|    0|
    |grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_483  |Softmax_layer_1_Pipeline_l_exp_sum_j6  |        0|  28|  3946|  5122|    0|
    |grp_Softmax_layer_1_Pipeline_l_j7_fu_537          |Softmax_layer_1_Pipeline_l_j7          |        0|  48|  4161|  7901|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|  76|  8114| 13072|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf22_U        |Softmax_layer_1_buf22_ROM_AUTO_1R       |       15|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_U     |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_1_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_2_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_3_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_4_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_5_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_6_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_7_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_8_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_9_U   |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_10_U  |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_11_U  |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_12_U  |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_13_U  |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_14_U  |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_data_15_U  |Softmax_layer_1_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                        |       31|  0|   0|    0|  8704|  544|    17|       278528|
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add30_10_fu_765_p2  |         +|   0|  0|  16|           9|           4|
    |add30_11_fu_775_p2  |         +|   0|  0|  16|           9|           4|
    |add30_12_fu_785_p2  |         +|   0|  0|  16|           9|           4|
    |add30_13_fu_795_p2  |         +|   0|  0|  16|           9|           4|
    |add30_14_fu_805_p2  |         +|   0|  0|  16|           9|           4|
    |add30_15_fu_815_p2  |         +|   0|  0|  16|           9|           4|
    |add30_1_fu_675_p2   |         +|   0|  0|  16|           9|           1|
    |add30_2_fu_685_p2   |         +|   0|  0|  16|           9|           2|
    |add30_3_fu_695_p2   |         +|   0|  0|  16|           9|           2|
    |add30_4_fu_705_p2   |         +|   0|  0|  16|           9|           3|
    |add30_5_fu_715_p2   |         +|   0|  0|  16|           9|           3|
    |add30_6_fu_725_p2   |         +|   0|  0|  16|           9|           3|
    |add30_7_fu_735_p2   |         +|   0|  0|  16|           9|           3|
    |add30_8_fu_745_p2   |         +|   0|  0|  16|           9|           4|
    |add30_9_fu_755_p2   |         +|   0|  0|  16|           9|           4|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 242|         136|          50|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  43|          8|    1|          8|
    |ap_done                |   9|          2|    1|          2|
    |attn_outp_read         |   9|          2|    1|          2|
    |buf_data_10_address0   |  14|          3|    9|         27|
    |buf_data_10_ce0        |  14|          3|    1|          3|
    |buf_data_10_we0        |   9|          2|    1|          2|
    |buf_data_11_address0   |  14|          3|    9|         27|
    |buf_data_11_ce0        |  14|          3|    1|          3|
    |buf_data_11_we0        |   9|          2|    1|          2|
    |buf_data_12_address0   |  14|          3|    9|         27|
    |buf_data_12_ce0        |  14|          3|    1|          3|
    |buf_data_12_we0        |   9|          2|    1|          2|
    |buf_data_13_address0   |  14|          3|    9|         27|
    |buf_data_13_ce0        |  14|          3|    1|          3|
    |buf_data_13_we0        |   9|          2|    1|          2|
    |buf_data_14_address0   |  14|          3|    9|         27|
    |buf_data_14_ce0        |  14|          3|    1|          3|
    |buf_data_14_we0        |   9|          2|    1|          2|
    |buf_data_15_address0   |  14|          3|    9|         27|
    |buf_data_15_ce0        |  14|          3|    1|          3|
    |buf_data_15_we0        |   9|          2|    1|          2|
    |buf_data_1_address0    |  14|          3|    9|         27|
    |buf_data_1_ce0         |  14|          3|    1|          3|
    |buf_data_1_we0         |   9|          2|    1|          2|
    |buf_data_2_address0    |  14|          3|    9|         27|
    |buf_data_2_ce0         |  14|          3|    1|          3|
    |buf_data_2_we0         |   9|          2|    1|          2|
    |buf_data_3_address0    |  14|          3|    9|         27|
    |buf_data_3_ce0         |  14|          3|    1|          3|
    |buf_data_3_we0         |   9|          2|    1|          2|
    |buf_data_4_address0    |  14|          3|    9|         27|
    |buf_data_4_ce0         |  14|          3|    1|          3|
    |buf_data_4_we0         |   9|          2|    1|          2|
    |buf_data_5_address0    |  14|          3|    9|         27|
    |buf_data_5_ce0         |  14|          3|    1|          3|
    |buf_data_5_we0         |   9|          2|    1|          2|
    |buf_data_6_address0    |  14|          3|    9|         27|
    |buf_data_6_ce0         |  14|          3|    1|          3|
    |buf_data_6_we0         |   9|          2|    1|          2|
    |buf_data_7_address0    |  14|          3|    9|         27|
    |buf_data_7_ce0         |  14|          3|    1|          3|
    |buf_data_7_we0         |   9|          2|    1|          2|
    |buf_data_8_address0    |  14|          3|    9|         27|
    |buf_data_8_ce0         |  14|          3|    1|          3|
    |buf_data_8_we0         |   9|          2|    1|          2|
    |buf_data_9_address0    |  14|          3|    9|         27|
    |buf_data_9_ce0         |  14|          3|    1|          3|
    |buf_data_9_we0         |   9|          2|    1|          2|
    |buf_data_address0      |  14|          3|    9|         27|
    |buf_data_ce0           |  14|          3|    1|          3|
    |buf_data_we0           |   9|          2|    1|          2|
    |pack_seq_offset_blk_n  |   9|          2|    1|          2|
    |sfm_outp_write         |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 671|        144|  181|        528|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   7|   0|    7|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |buf22_load_10_reg_1327                                         |  32|   0|   32|          0|
    |buf22_load_11_reg_1332                                         |  32|   0|   32|          0|
    |buf22_load_12_reg_1337                                         |  32|   0|   32|          0|
    |buf22_load_13_reg_1342                                         |  32|   0|   32|          0|
    |buf22_load_14_reg_1347                                         |  32|   0|   32|          0|
    |buf22_load_15_reg_1352                                         |  32|   0|   32|          0|
    |buf22_load_1_reg_1282                                          |  32|   0|   32|          0|
    |buf22_load_2_reg_1287                                          |  32|   0|   32|          0|
    |buf22_load_3_reg_1292                                          |  32|   0|   32|          0|
    |buf22_load_4_reg_1297                                          |  32|   0|   32|          0|
    |buf22_load_5_reg_1302                                          |  32|   0|   32|          0|
    |buf22_load_6_reg_1307                                          |  32|   0|   32|          0|
    |buf22_load_7_reg_1312                                          |  32|   0|   32|          0|
    |buf22_load_8_reg_1317                                          |  32|   0|   32|          0|
    |buf22_load_9_reg_1322                                          |  32|   0|   32|          0|
    |buf22_load_reg_1277                                            |  32|   0|   32|          0|
    |grp_Softmax_layer_1_Pipeline_1_fu_463_ap_start_reg             |   1|   0|    1|          0|
    |grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_483_ap_start_reg  |   1|   0|    1|          0|
    |grp_Softmax_layer_1_Pipeline_l_j7_fu_537_ap_start_reg          |   1|   0|    1|          0|
    |pack_seq_offset_read_reg_1081                                  |   9|   0|    9|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 532|   0|  532|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  Softmax_layer.1|  return value|
|attn_outp_dout                  |   in|  512|     ap_fifo|        attn_outp|       pointer|
|attn_outp_num_data_valid        |   in|    3|     ap_fifo|        attn_outp|       pointer|
|attn_outp_fifo_cap              |   in|    3|     ap_fifo|        attn_outp|       pointer|
|attn_outp_empty_n               |   in|    1|     ap_fifo|        attn_outp|       pointer|
|attn_outp_read                  |  out|    1|     ap_fifo|        attn_outp|       pointer|
|sfm_outp_din                    |  out|  128|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_num_data_valid         |   in|    3|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_fifo_cap               |   in|    3|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_full_n                 |   in|    1|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_write                  |  out|    1|     ap_fifo|         sfm_outp|       pointer|
|pack_seq_offset_dout            |   in|    9|     ap_fifo|  pack_seq_offset|       pointer|
|pack_seq_offset_num_data_valid  |   in|    2|     ap_fifo|  pack_seq_offset|       pointer|
|pack_seq_offset_fifo_cap        |   in|    2|     ap_fifo|  pack_seq_offset|       pointer|
|pack_seq_offset_empty_n         |   in|    1|     ap_fifo|  pack_seq_offset|       pointer|
|pack_seq_offset_read            |  out|    1|     ap_fifo|  pack_seq_offset|       pointer|
+--------------------------------+-----+-----+------------+-----------------+--------------+

