Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 24 15:42:45 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kacsa_bounce_top_control_sets_placed.rpt
| Design       : kacsa_bounce_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |              59 |           23 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              68 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------+---------------------------+------------------+----------------+--------------+
|        Clock Signal        |    Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------+---------------------------+------------------+----------------+--------------+
|  U1/out[1]                 |                     |                           |                1 |              1 |         1.00 |
|  U1/out[0]                 |                     |                           |                1 |              1 |         1.00 |
|  U6/drv_reg[1]_LDC_i_1_n_0 |                     | U6/drv_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  U6/drv_reg[1]_LDC_i_2_n_0 |                     | U6/drv_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  U7/inst/clk_out1          |                     |                           |                1 |              1 |         1.00 |
|  clk_BUFG                  |                     | U6/drv_reg[1]_LDC_i_1_n_0 |                2 |              2 |         1.00 |
|  clk_BUFG                  |                     | U6/drv_reg[1]_LDC_i_2_n_0 |                2 |              2 |         1.00 |
|  clk_BUFG                  |                     | BTNC_IBUF                 |                2 |              4 |         2.00 |
|  clk_BUFG                  | U5/E[0]             | BTNC_IBUF                 |                3 |              8 |         2.67 |
|  clk_BUFG                  | U5/delay1_reg_0[0]  | BTNC_IBUF                 |                3 |              8 |         2.67 |
|  U1/clka_BUFG              |                     |                           |                5 |             10 |         2.00 |
|  U1/out[1]                 |                     | BTNC_IBUF                 |                3 |             10 |         3.33 |
|  U1/out[1]                 | U2/vsenable_reg_n_0 | BTNC_IBUF                 |                2 |             10 |         5.00 |
|  U1/out[0]                 |                     | BTNC_IBUF                 |                5 |             11 |         2.20 |
|  U1/out[0]                 | U9/vsenable_reg_n_0 | BTNC_IBUF                 |                5 |             11 |         2.20 |
|  U7/inst/clk_out1          |                     | BTNC_IBUF                 |                4 |             11 |         2.75 |
|  U7/inst/clk_out1          | U8/vsenable         | BTNC_IBUF                 |                5 |             11 |         2.20 |
|  CLK100MHZ_IBUF            |                     | BTNC_IBUF                 |                5 |             19 |         3.80 |
|  clk_BUFG                  | U5/clv              | BTNC_IBUF                 |                8 |             20 |         2.50 |
+----------------------------+---------------------+---------------------------+------------------+----------------+--------------+


