ports
=====

.. currentmodule:: ansys.aedt.core.circuit

.. autoproperty:: Circuit.ports