{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 13:11:05 2023 " "Info: Processing started: Thu Nov 09 13:11:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cu -c cu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cu -c cu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "OP_In\[4\] Sig_MemRead 16.767 ns Longest " "Info: Longest tpd from source pin \"OP_In\[4\]\" to destination pin \"Sig_MemRead\" is 16.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns OP_In\[4\] 1 PIN PIN_H7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_H7; Fanout = 3; PIN Node = 'OP_In\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_In[4] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.206 ns) + CELL(0.371 ns) 7.399 ns Mux4~0 2 COMB LCCOMB_X48_Y50_N24 2 " "Info: 2: + IC(6.206 ns) + CELL(0.371 ns) = 7.399 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 2; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { OP_In[4] Mux4~0 } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 7.931 ns Mux4~1 3 COMB LCCOMB_X48_Y50_N10 3 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 7.931 ns; Loc. = LCCOMB_X48_Y50_N10; Fanout = 3; COMB Node = 'Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.048 ns) + CELL(2.788 ns) 16.767 ns Sig_MemRead 4 PIN PIN_AH20 0 " "Info: 4: + IC(6.048 ns) + CELL(2.788 ns) = 16.767 ns; Loc. = PIN_AH20; Fanout = 0; PIN Node = 'Sig_MemRead'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.836 ns" { Mux4~1 Sig_MemRead } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.256 ns ( 25.38 % ) " "Info: Total cell delay = 4.256 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.511 ns ( 74.62 % ) " "Info: Total interconnect delay = 12.511 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.767 ns" { OP_In[4] Mux4~0 Mux4~1 Sig_MemRead } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.767 ns" { OP_In[4] {} OP_In[4]~combout {} Mux4~0 {} Mux4~1 {} Sig_MemRead {} } { 0.000ns 0.000ns 6.206ns 0.257ns 6.048ns } { 0.000ns 0.822ns 0.371ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 13:11:05 2023 " "Info: Processing ended: Thu Nov 09 13:11:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
