// Seed: 4252064694
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2, id_3;
  reg id_4;
  initial begin
    if (1 || 1'b0) id_2 <= 1 + 1'b0;
    else begin
      fork
        id_2 <= id_3 * id_2 - 1;
        if (1)
          if (1 + 1'b0) id_4 <= #0 1 & 1'b0;
          else id_4 = 1;
      join_any
    end
  end
  always id_3 <= 1'h0;
  id_5(
      1, 1
  );
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2
    , id_6,
    input  wand  id_3,
    input  tri   id_4
);
  assign id_6 = 1;
  module_0(
      id_6
  );
  always $display;
endmodule
