[{"commit":{"message":"8280511: AArch64: Combine shift and negate to a single instruction\n\nIn AArch64,\n\nasr     x10, x1, #31\nneg     x0, x10\n\ncan be optimized to:\n\nneg    x0, x1, asr #31\n\nTo implement the instruction combining, we add matching rules in\nthe backend.\n\nChange-Id: Iaee06f7a03e97a7e092e13da75812f3722549c3b"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_ad.m4"},{"filename":"test\/hotspot\/jtreg\/compiler\/codegen\/ShiftTest.java"}],"sha":"e84797479f3eb9410a7efc503396267eeb3280e9"}]