

================================================================
== Vivado HLS Report for 'Load_In_ALL'
================================================================
* Date:           Sun Feb 28 10:35:19 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.587 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      161|   139421| 1.610 us | 1.394 ms |  161|  139421|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                              |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |           Loop Name          |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +------------------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Load_In_Out                 |      160|   139420| 160 ~ 13942 |          -|          -| 1 ~ 10 |    no    |
        | + Load_In_Out.1              |      158|    13940|  158 ~ 1394 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Load_In_Out.1.1          |      156|     1392|  156 ~ 464  |          -|          -|  1 ~ 3 |    no    |
        |   +++ Load_In_Out.1.1.1      |      154|      462|          154|          -|          -|  1 ~ 3 |    no    |
        |    ++++ Load_In_Out.1.1.1.1  |      152|      152|           38|          -|          -|       4|    no    |
        +------------------------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_next_3_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_next_2_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_next_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_next_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_c_load = load i32* @p_c_s, align 4"   --->   Operation 48 'load' 'p_c_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_c_out, i32 %p_c_load)" [conv_v1.cpp:179]   --->   Operation 50 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_c_out1, i32 %p_c_load)" [conv_v1.cpp:179]   --->   Operation 52 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_chin_load = load i32* @p_chin_s, align 4"   --->   Operation 53 'load' 'p_chin_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chin_out, i32 %p_chin_load)" [conv_v1.cpp:179]   --->   Operation 55 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chin_out2, i32 %p_chin_load)" [conv_v1.cpp:179]   --->   Operation 57 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_k_load = load i32* @p_k_s, align 4"   --->   Operation 58 'load' 'p_k_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_k_out, i32 %p_k_load)" [conv_v1.cpp:179]   --->   Operation 60 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_k_out3, i32 %p_k_load)" [conv_v1.cpp:179]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%col_0_i_i = phi i31 [ 0, %entry ], [ %col, %Load_In_Out_end ]"   --->   Operation 64 'phi' 'col_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %col_0_i_i to i32" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 65 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.99ns)   --->   "%icmp_ln32 = icmp slt i32 %zext_ln32, %p_c_load" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 66 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.00ns)   --->   "%col = add i31 %col_0_i_i, 1" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 67 'add' 'col' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %Load_In_Out_begin, label %.exit" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 69 'specloopname' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_111_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 70 'specregionbegin' 'tmp_111_i_i' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:33->conv_v1.cpp:179]   --->   Operation 71 'speclooptripcount' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 72 'br' <Predicate = (icmp_ln32)> <Delay = 0.65>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:179]   --->   Operation 73 'ret' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%chi_0_i_i = phi i31 [ 0, %Load_In_Out_begin ], [ %chi, %hls_label_0_end ]"   --->   Operation 74 'phi' 'chi_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %chi_0_i_i to i32" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 75 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.99ns)   --->   "%icmp_ln34 = icmp slt i32 %zext_ln34, %p_chin_load" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 76 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.00ns)   --->   "%chi = add i31 %chi_0_i_i, 1" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 77 'add' 'chi' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %hls_label_0_begin, label %Load_In_Out_end" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_112_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 79 'specregionbegin' 'tmp_112_i_i' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:35->conv_v1.cpp:179]   --->   Operation 80 'speclooptripcount' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 81 'br' <Predicate = (icmp_ln34)> <Delay = 0.65>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty_275 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_111_i_i)" [conv_v1.cpp:50->conv_v1.cpp:179]   --->   Operation 82 'specregionend' 'empty_275' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:32->conv_v1.cpp:179]   --->   Operation 83 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%kr_0_i_i = phi i31 [ 0, %hls_label_0_begin ], [ %kr, %hls_label_1_end ]"   --->   Operation 84 'phi' 'kr_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i31 %kr_0_i_i to i32" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 85 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln36 = icmp slt i32 %zext_ln36, %p_k_load" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 86 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.00ns)   --->   "%kr = add i31 %kr_0_i_i, 1" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 87 'add' 'kr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %hls_label_1_begin, label %hls_label_0_end" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_113_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 89 'specregionbegin' 'tmp_113_i_i' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:37->conv_v1.cpp:179]   --->   Operation 90 'speclooptripcount' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.65ns)   --->   "br label %3" [conv_v1.cpp:38->conv_v1.cpp:179]   --->   Operation 91 'br' <Predicate = (icmp_ln36)> <Delay = 0.65>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_112_i_i)" [conv_v1.cpp:49->conv_v1.cpp:179]   --->   Operation 92 'specregionend' 'empty_274' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:34->conv_v1.cpp:179]   --->   Operation 93 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.01>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%kc_0_i_i = phi i32 [ 0, %hls_label_1_begin ], [ %kc, %hls_label_2_end ]"   --->   Operation 94 'phi' 'kc_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.99ns)   --->   "%icmp_ln38 = icmp eq i32 %kc_0_i_i, %p_k_load" [conv_v1.cpp:38->conv_v1.cpp:179]   --->   Operation 95 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.01ns)   --->   "%kc = add nsw i32 %kc_0_i_i, 1" [conv_v1.cpp:38->conv_v1.cpp:179]   --->   Operation 96 'add' 'kc' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %hls_label_1_end, label %hls_label_2_begin" [conv_v1.cpp:38->conv_v1.cpp:179]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_114_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [conv_v1.cpp:38->conv_v1.cpp:179]   --->   Operation 98 'specregionbegin' 'tmp_114_i_i' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:39->conv_v1.cpp:179]   --->   Operation 99 'speclooptripcount' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.65ns)   --->   "br label %4" [conv_v1.cpp:40->conv_v1.cpp:179]   --->   Operation 100 'br' <Predicate = (!icmp_ln38)> <Delay = 0.65>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_113_i_i)" [conv_v1.cpp:48->conv_v1.cpp:179]   --->   Operation 101 'specregionend' 'empty_273' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:36->conv_v1.cpp:179]   --->   Operation 102 'br' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.58>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%r_0_i_i = phi i3 [ 0, %hls_label_2_begin ], [ %r, %6 ]"   --->   Operation 103 'phi' 'r_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i3 %r_0_i_i to i32" [conv_v1.cpp:40->conv_v1.cpp:179]   --->   Operation 104 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp eq i3 %r_0_i_i, -4" [conv_v1.cpp:40->conv_v1.cpp:179]   --->   Operation 105 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 106 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.67ns)   --->   "%r = add i3 %r_0_i_i, 1" [conv_v1.cpp:40->conv_v1.cpp:179]   --->   Operation 107 'add' 'r' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %hls_label_2_end, label %5" [conv_v1.cpp:40->conv_v1.cpp:179]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_s_load = load i32* @p_s_s, align 4" [conv_v1.cpp:41->conv_v1.cpp:179]   --->   Operation 109 'load' 'p_s_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln41 = mul nsw i32 %p_s_load, %zext_ln40" [conv_v1.cpp:41->conv_v1.cpp:179]   --->   Operation 110 'mul' 'mul_ln41' <Predicate = (!icmp_ln40)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.01ns)   --->   "%r_in = add nsw i32 %mul_ln41, %zext_ln36" [conv_v1.cpp:41->conv_v1.cpp:179]   --->   Operation 111 'add' 'r_in' <Predicate = (!icmp_ln40)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (3.42ns)   --->   "%mul_ln42 = mul nsw i32 %p_s_load, %zext_ln32" [conv_v1.cpp:42->conv_v1.cpp:179]   --->   Operation 112 'mul' 'mul_ln42' <Predicate = (!icmp_ln40)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_cin_load = load i32* @p_cin_s, align 4" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 113 'load' 'p_cin_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (3.42ns)   --->   "%mul_ln43 = mul i32 %p_cin_load, %r_in" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 114 'mul' 'mul_ln43' <Predicate = (!icmp_ln40)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %mul_ln42, %mul_ln43" [conv_v1.cpp:42->conv_v1.cpp:179]   --->   Operation 115 'add' 'tmp1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_i_i = add i32 %tmp1, %kc_0_i_i" [conv_v1.cpp:42->conv_v1.cpp:179]   --->   Operation 116 'add' 'tmp_i_i' <Predicate = (!icmp_ln40)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i3 %r_0_i_i to i2" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 117 'trunc' 'trunc_ln182' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_114_i_i)" [conv_v1.cpp:47->conv_v1.cpp:179]   --->   Operation 118 'specregionend' 'empty' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [conv_v1.cpp:38->conv_v1.cpp:179]   --->   Operation 119 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.62>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%In_buffer_start_load = load i32* @In_buffer_start, align 4" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 120 'load' 'In_buffer_start_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (3.42ns)   --->   "%tmp1_i_i = mul i32 %p_chin_load, %tmp_i_i" [conv_v1.cpp:42->conv_v1.cpp:179]   --->   Operation 121 'mul' 'tmp1_i_i' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43 = add i32 %tmp1_i_i, %zext_ln34" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 122 'add' 'add_ln43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln43_1 = add i32 %add_ln43, %In_buffer_start_load" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 123 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%In_buffer_length_loa = load i32* @In_buffer_length, align 4" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 124 'load' 'In_buffer_length_loa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [36/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 125 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 126 [35/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 126 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 127 [34/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 127 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 128 [33/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 128 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 129 [32/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 129 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 130 [31/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 130 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 131 [30/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 131 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 132 [29/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 132 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 133 [28/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 133 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 134 [27/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 134 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 135 [26/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 135 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 136 [25/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 136 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 137 [24/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 137 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 138 [23/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 138 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 139 [22/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 139 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 140 [21/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 140 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 141 [20/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 141 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 142 [19/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 142 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 143 [18/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 143 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 144 [17/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 144 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 145 [16/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 145 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 146 [15/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 146 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 147 [14/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 147 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 148 [13/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 148 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 149 [12/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 149 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 150 [11/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 150 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 151 [10/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 151 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 152 [9/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 152 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 153 [8/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 153 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.47>
ST_36 : Operation 154 [7/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 154 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.47>
ST_37 : Operation 155 [6/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 155 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.47>
ST_38 : Operation 156 [5/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 156 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.47>
ST_39 : Operation 157 [4/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 157 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.47>
ST_40 : Operation 158 [3/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 158 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.47>
ST_41 : Operation 159 [2/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 159 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.71>
ST_42 : Operation 160 [1/36] (1.47ns)   --->   "%srem_ln43 = srem i32 %add_ln43_1, %In_buffer_length_loa" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 160 'srem' 'srem_ln43' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %srem_ln43 to i64" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 161 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 162 [1/1] (0.00ns)   --->   "%In_buf_addr = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln43" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 162 'getelementptr' 'In_buf_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 163 [2/2] (1.23ns)   --->   "%tmp = load float* %In_buf_addr, align 4" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 163 'load' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 43 <SV = 42> <Delay = 3.07>
ST_43 : Operation 164 [1/2] (1.23ns)   --->   "%tmp = load float* %In_buf_addr, align 4" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 164 'load' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_43 : Operation 165 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln182, label %branch3.i.i [
    i2 0, label %branch0.i.i
    i2 1, label %branch1.i.i
    i2 -2, label %branch2.i.i
  ]" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 165 'switch' <Predicate = true> <Delay = 0.72>
ST_43 : Operation 166 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_next_2_0_V, float %tmp)" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 166 'write' <Predicate = (trunc_ln182 == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_43 : Operation 167 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 167 'br' <Predicate = (trunc_ln182 == 2)> <Delay = 0.00>
ST_43 : Operation 168 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_next_1_0_V, float %tmp)" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 168 'write' <Predicate = (trunc_ln182 == 1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_43 : Operation 169 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 169 'br' <Predicate = (trunc_ln182 == 1)> <Delay = 0.00>
ST_43 : Operation 170 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_next_0_0_V, float %tmp)" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 170 'write' <Predicate = (trunc_ln182 == 0)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_43 : Operation 171 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 171 'br' <Predicate = (trunc_ln182 == 0)> <Delay = 0.00>
ST_43 : Operation 172 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_next_3_0_V, float %tmp)" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 172 'write' <Predicate = (trunc_ln182 == 3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_43 : Operation 173 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:43->conv_v1.cpp:179]   --->   Operation 173 'br' <Predicate = (trunc_ln182 == 3)> <Delay = 0.00>
ST_43 : Operation 174 [1/1] (0.00ns)   --->   "br label %4" [conv_v1.cpp:40->conv_v1.cpp:179]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	'load' operation ('p_c_load') on static variable 'p_c_s' [24]  (0 ns)
	fifo write on port 'p_c_out' (conv_v1.cpp:179) [26]  (1.84 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', conv_v1.cpp:32->conv_v1.cpp:179) [41]  (0 ns)
	'add' operation ('col', conv_v1.cpp:32->conv_v1.cpp:179) [44]  (1.01 ns)

 <State 3>: 1.01ns
The critical path consists of the following:
	'phi' operation ('chi') with incoming values : ('chi', conv_v1.cpp:34->conv_v1.cpp:179) [52]  (0 ns)
	'add' operation ('chi', conv_v1.cpp:34->conv_v1.cpp:179) [55]  (1.01 ns)

 <State 4>: 1.01ns
The critical path consists of the following:
	'phi' operation ('kr') with incoming values : ('kr', conv_v1.cpp:36->conv_v1.cpp:179) [62]  (0 ns)
	'add' operation ('kr', conv_v1.cpp:36->conv_v1.cpp:179) [65]  (1.01 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'phi' operation ('kc') with incoming values : ('kc', conv_v1.cpp:38->conv_v1.cpp:179) [72]  (0 ns)
	'add' operation ('kc', conv_v1.cpp:38->conv_v1.cpp:179) [74]  (1.02 ns)

 <State 6>: 8.59ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', conv_v1.cpp:40->conv_v1.cpp:179) [81]  (0 ns)
	'mul' operation ('mul_ln41', conv_v1.cpp:41->conv_v1.cpp:179) [89]  (3.42 ns)
	'add' operation ('r_in', conv_v1.cpp:41->conv_v1.cpp:179) [90]  (1.02 ns)
	'mul' operation ('mul_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [94]  (3.42 ns)
	'add' operation ('tmp1', conv_v1.cpp:42->conv_v1.cpp:179) [95]  (0 ns)
	'add' operation ('tmp_i_i', conv_v1.cpp:42->conv_v1.cpp:179) [96]  (0.731 ns)

 <State 7>: 5.63ns
The critical path consists of the following:
	'mul' operation ('tmp1_i_i', conv_v1.cpp:42->conv_v1.cpp:179) [97]  (3.42 ns)
	'add' operation ('add_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [98]  (0 ns)
	'add' operation ('add_ln43_1', conv_v1.cpp:43->conv_v1.cpp:179) [99]  (0.731 ns)
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 38>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 39>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)

 <State 42>: 2.71ns
The critical path consists of the following:
	'srem' operation ('srem_ln43', conv_v1.cpp:43->conv_v1.cpp:179) [101]  (1.48 ns)
	'getelementptr' operation ('wdata', conv_v1.cpp:43->conv_v1.cpp:179) [103]  (0 ns)
	'load' operation ('tmp', conv_v1.cpp:43->conv_v1.cpp:179) on array 'In_buf' [104]  (1.24 ns)

 <State 43>: 3.08ns
The critical path consists of the following:
	'load' operation ('tmp', conv_v1.cpp:43->conv_v1.cpp:179) on array 'In_buf' [104]  (1.24 ns)
	fifo write on port 'In_next_2_0_V' (conv_v1.cpp:43->conv_v1.cpp:179) [108]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
