
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/ext_ch_gt_drpclk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 17 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bresp[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rresp[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 3 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 2 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bresp[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 15 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 3 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 15 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rresp[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 17 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 16 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 3 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 9 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 16 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 15 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 2 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bresp[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 16 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_di[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rresp[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 15 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 16 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 3 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 16 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 15 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 3 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 16 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_di[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 15 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rd]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_rdy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_rdy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_rst_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_wr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_wr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_wr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_wr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_wr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_wr]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/ext_ch_gt_drpclk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 17 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 16 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 17 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 17 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 9 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[8]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 16 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 17 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 17 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 16 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rd]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_en]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_en]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_rdy]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_rdy]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_rst_n]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/ext_ch_gt_drpclk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 17 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awaddr[16]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property port_width 16 [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_do[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property port_width 17 [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_araddr[16]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property port_width 17 [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_addr[16]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
set_property port_width 16 [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rdata[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
set_property port_width 9 [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_raddr[8]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
set_property port_width 16 [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rdata[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
set_property port_width 16 [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_do[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
set_property port_width 17 [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_araddr[16]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
set_property port_width 17 [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr[16]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_arvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe12]
set_property port_width 1 [get_debug_ports u_ila_2/probe12]
connect_debug_port u_ila_2/probe12 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe13]
set_property port_width 1 [get_debug_ports u_ila_2/probe13]
connect_debug_port u_ila_2/probe13 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_awvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe14]
set_property port_width 1 [get_debug_ports u_ila_2/probe14]
connect_debug_port u_ila_2/probe14 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe15]
set_property port_width 1 [get_debug_ports u_ila_2/probe15]
connect_debug_port u_ila_2/probe15 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_bvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe16]
set_property port_width 1 [get_debug_ports u_ila_2/probe16]
connect_debug_port u_ila_2/probe16 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe17]
set_property port_width 1 [get_debug_ports u_ila_2/probe17]
connect_debug_port u_ila_2/probe17 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_rvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe18]
set_property port_width 1 [get_debug_ports u_ila_2/probe18]
connect_debug_port u_ila_2/probe18 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe19]
set_property port_width 1 [get_debug_ports u_ila_2/probe19]
connect_debug_port u_ila_2/probe19 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/AXI_wvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe20]
set_property port_width 1 [get_debug_ports u_ila_2/probe20]
connect_debug_port u_ila_2/probe20 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_rd]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe21]
set_property port_width 1 [get_debug_ports u_ila_2/probe21]
connect_debug_port u_ila_2/probe21 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe22]
set_property port_width 1 [get_debug_ports u_ila_2/probe22]
connect_debug_port u_ila_2/probe22 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/S_AXI_arvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe23]
set_property port_width 1 [get_debug_ports u_ila_2/probe23]
connect_debug_port u_ila_2/probe23 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_en]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe24]
set_property port_width 1 [get_debug_ports u_ila_2/probe24]
connect_debug_port u_ila_2/probe24 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_en]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe25]
set_property port_width 1 [get_debug_ports u_ila_2/probe25]
connect_debug_port u_ila_2/probe25 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_rdy]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe26]
set_property port_width 1 [get_debug_ports u_ila_2/probe26]
connect_debug_port u_ila_2/probe26 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_rdy]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe27]
set_property port_width 1 [get_debug_ports u_ila_2/probe27]
connect_debug_port u_ila_2/probe27 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/trc_rst_n]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property port_width 3 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
set_property port_width 2 [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
set_property port_width 3 [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
set_property port_width 2 [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
set_property port_width 32 [get_debug_ports u_ila_3/probe4]
connect_debug_port u_ila_3/probe4 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
set_property port_width 3 [get_debug_ports u_ila_3/probe5]
connect_debug_port u_ila_3/probe5 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
set_property port_width 2 [get_debug_ports u_ila_3/probe6]
connect_debug_port u_ila_3/probe6 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
set_property port_width 32 [get_debug_ports u_ila_3/probe7]
connect_debug_port u_ila_3/probe7 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe8]
set_property port_width 3 [get_debug_ports u_ila_3/probe8]
connect_debug_port u_ila_3/probe8 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe9]
set_property port_width 32 [get_debug_ports u_ila_3/probe9]
connect_debug_port u_ila_3/probe9 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe10]
set_property port_width 32 [get_debug_ports u_ila_3/probe10]
connect_debug_port u_ila_3/probe10 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe11]
set_property port_width 2 [get_debug_ports u_ila_3/probe11]
connect_debug_port u_ila_3/probe11 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe12]
set_property port_width 3 [get_debug_ports u_ila_3/probe12]
connect_debug_port u_ila_3/probe12 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe13]
set_property port_width 32 [get_debug_ports u_ila_3/probe13]
connect_debug_port u_ila_3/probe13 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe14]
set_property port_width 2 [get_debug_ports u_ila_3/probe14]
connect_debug_port u_ila_3/probe14 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe15]
set_property port_width 2 [get_debug_ports u_ila_3/probe15]
connect_debug_port u_ila_3/probe15 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe16]
set_property port_width 3 [get_debug_ports u_ila_3/probe16]
connect_debug_port u_ila_3/probe16 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe17]
set_property port_width 2 [get_debug_ports u_ila_3/probe17]
connect_debug_port u_ila_3/probe17 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe18]
set_property port_width 32 [get_debug_ports u_ila_3/probe18]
connect_debug_port u_ila_3/probe18 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe19]
set_property port_width 3 [get_debug_ports u_ila_3/probe19]
connect_debug_port u_ila_3/probe19 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe20]
set_property port_width 32 [get_debug_ports u_ila_3/probe20]
connect_debug_port u_ila_3/probe20 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe21]
set_property port_width 2 [get_debug_ports u_ila_3/probe21]
connect_debug_port u_ila_3/probe21 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_sync_header[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_sync_header[1]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe22]
set_property port_width 3 [get_debug_ports u_ila_3/probe22]
connect_debug_port u_ila_3/probe22 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[2]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe23]
set_property port_width 32 [get_debug_ports u_ila_3/probe23]
connect_debug_port u_ila_3/probe23 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[15]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[16]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[17]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[18]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[19]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[20]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[21]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[22]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[23]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[24]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[25]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[26]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[27]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[28]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[29]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[30]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[31]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe24]
set_property port_width 1 [get_debug_ports u_ila_3/probe24]
connect_debug_port u_ila_3/probe24 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe25]
set_property port_width 1 [get_debug_ports u_ila_3/probe25]
connect_debug_port u_ila_3/probe25 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe26]
set_property port_width 1 [get_debug_ports u_ila_3/probe26]
connect_debug_port u_ila_3/probe26 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe27]
set_property port_width 1 [get_debug_ports u_ila_3/probe27]
connect_debug_port u_ila_3/probe27 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe28]
set_property port_width 1 [get_debug_ports u_ila_3/probe28]
connect_debug_port u_ila_3/probe28 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe29]
set_property port_width 1 [get_debug_ports u_ila_3/probe29]
connect_debug_port u_ila_3/probe29 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe30]
set_property port_width 1 [get_debug_ports u_ila_3/probe30]
connect_debug_port u_ila_3/probe30 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe31]
set_property port_width 1 [get_debug_ports u_ila_3/probe31]
connect_debug_port u_ila_3/probe31 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe32]
set_property port_width 1 [get_debug_ports u_ila_3/probe32]
connect_debug_port u_ila_3/probe32 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe33]
set_property port_width 1 [get_debug_ports u_ila_3/probe33]
connect_debug_port u_ila_3/probe33 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe34]
set_property port_width 1 [get_debug_ports u_ila_3/probe34]
connect_debug_port u_ila_3/probe34 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe35]
set_property port_width 1 [get_debug_ports u_ila_3/probe35]
connect_debug_port u_ila_3/probe35 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe36]
set_property port_width 1 [get_debug_ports u_ila_3/probe36]
connect_debug_port u_ila_3/probe36 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe37]
set_property port_width 1 [get_debug_ports u_ila_3/probe37]
connect_debug_port u_ila_3/probe37 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_start_block]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe38]
set_property port_width 1 [get_debug_ports u_ila_3/probe38]
connect_debug_port u_ila_3/probe38 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data_valid]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe39]
set_property port_width 1 [get_debug_ports u_ila_3/probe39]
connect_debug_port u_ila_3/probe39 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_start_block]]
create_debug_core u_ila_4 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property port_width 1 [get_debug_ports u_ila_4/clk]
connect_debug_port u_ila_4/clk [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
set_property port_width 2 [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
set_property port_width 3 [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
set_property port_width 3 [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
set_property port_width 2 [get_debug_ports u_ila_4/probe3]
connect_debug_port u_ila_4/probe3 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe4]
set_property port_width 3 [get_debug_ports u_ila_4/probe4]
connect_debug_port u_ila_4/probe4 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe5]
set_property port_width 3 [get_debug_ports u_ila_4/probe5]
connect_debug_port u_ila_4/probe5 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe6]
set_property port_width 32 [get_debug_ports u_ila_4/probe6]
connect_debug_port u_ila_4/probe6 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe7]
set_property port_width 2 [get_debug_ports u_ila_4/probe7]
connect_debug_port u_ila_4/probe7 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe8]
set_property port_width 2 [get_debug_ports u_ila_4/probe8]
connect_debug_port u_ila_4/probe8 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe9]
set_property port_width 32 [get_debug_ports u_ila_4/probe9]
connect_debug_port u_ila_4/probe9 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe10]
set_property port_width 32 [get_debug_ports u_ila_4/probe10]
connect_debug_port u_ila_4/probe10 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe11]
set_property port_width 32 [get_debug_ports u_ila_4/probe11]
connect_debug_port u_ila_4/probe11 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe12]
set_property port_width 2 [get_debug_ports u_ila_4/probe12]
connect_debug_port u_ila_4/probe12 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe13]
set_property port_width 3 [get_debug_ports u_ila_4/probe13]
connect_debug_port u_ila_4/probe13 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe14]
set_property port_width 32 [get_debug_ports u_ila_4/probe14]
connect_debug_port u_ila_4/probe14 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe15]
set_property port_width 2 [get_debug_ports u_ila_4/probe15]
connect_debug_port u_ila_4/probe15 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe16]
set_property port_width 32 [get_debug_ports u_ila_4/probe16]
connect_debug_port u_ila_4/probe16 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe17]
set_property port_width 2 [get_debug_ports u_ila_4/probe17]
connect_debug_port u_ila_4/probe17 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe18]
set_property port_width 32 [get_debug_ports u_ila_4/probe18]
connect_debug_port u_ila_4/probe18 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe19]
set_property port_width 3 [get_debug_ports u_ila_4/probe19]
connect_debug_port u_ila_4/probe19 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe20]
set_property port_width 2 [get_debug_ports u_ila_4/probe20]
connect_debug_port u_ila_4/probe20 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_sync_header[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_sync_header[1]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe21]
set_property port_width 3 [get_debug_ports u_ila_4/probe21]
connect_debug_port u_ila_4/probe21 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe22]
set_property port_width 32 [get_debug_ports u_ila_4/probe22]
connect_debug_port u_ila_4/probe22 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[15]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[16]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[17]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[18]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[19]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[20]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[21]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[22]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[23]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[24]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[25]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[26]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[27]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[28]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[29]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[30]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[31]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe23]
set_property port_width 3 [get_debug_ports u_ila_4/probe23]
connect_debug_port u_ila_4/probe23 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[2]}]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe24]
set_property port_width 1 [get_debug_ports u_ila_4/probe24]
connect_debug_port u_ila_4/probe24 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe25]
set_property port_width 1 [get_debug_ports u_ila_4/probe25]
connect_debug_port u_ila_4/probe25 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe26]
set_property port_width 1 [get_debug_ports u_ila_4/probe26]
connect_debug_port u_ila_4/probe26 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe27]
set_property port_width 1 [get_debug_ports u_ila_4/probe27]
connect_debug_port u_ila_4/probe27 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe28]
set_property port_width 1 [get_debug_ports u_ila_4/probe28]
connect_debug_port u_ila_4/probe28 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe29]
set_property port_width 1 [get_debug_ports u_ila_4/probe29]
connect_debug_port u_ila_4/probe29 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe30]
set_property port_width 1 [get_debug_ports u_ila_4/probe30]
connect_debug_port u_ila_4/probe30 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe31]
set_property port_width 1 [get_debug_ports u_ila_4/probe31]
connect_debug_port u_ila_4/probe31 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe32]
set_property port_width 1 [get_debug_ports u_ila_4/probe32]
connect_debug_port u_ila_4/probe32 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe33]
set_property port_width 1 [get_debug_ports u_ila_4/probe33]
connect_debug_port u_ila_4/probe33 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe34]
set_property port_width 1 [get_debug_ports u_ila_4/probe34]
connect_debug_port u_ila_4/probe34 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe35]
set_property port_width 1 [get_debug_ports u_ila_4/probe35]
connect_debug_port u_ila_4/probe35 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe36]
set_property port_width 1 [get_debug_ports u_ila_4/probe36]
connect_debug_port u_ila_4/probe36 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe37]
set_property port_width 1 [get_debug_ports u_ila_4/probe37]
connect_debug_port u_ila_4/probe37 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_start_block]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe38]
set_property port_width 1 [get_debug_ports u_ila_4/probe38]
connect_debug_port u_ila_4/probe38 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data_valid]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe39]
set_property port_width 1 [get_debug_ports u_ila_4/probe39]
connect_debug_port u_ila_4/probe39 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_start_block]]
create_debug_core u_ila_5 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_5]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_5]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_5]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_5]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_5]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_5]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_5]
set_property port_width 1 [get_debug_ports u_ila_5/clk]
connect_debug_port u_ila_5/clk [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe0]
set_property port_width 3 [get_debug_ports u_ila_5/probe0]
connect_debug_port u_ila_5/probe0 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe1]
set_property port_width 2 [get_debug_ports u_ila_5/probe1]
connect_debug_port u_ila_5/probe1 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe2]
set_property port_width 32 [get_debug_ports u_ila_5/probe2]
connect_debug_port u_ila_5/probe2 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe3]
set_property port_width 3 [get_debug_ports u_ila_5/probe3]
connect_debug_port u_ila_5/probe3 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe4]
set_property port_width 2 [get_debug_ports u_ila_5/probe4]
connect_debug_port u_ila_5/probe4 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe5]
set_property port_width 3 [get_debug_ports u_ila_5/probe5]
connect_debug_port u_ila_5/probe5 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe6]
set_property port_width 3 [get_debug_ports u_ila_5/probe6]
connect_debug_port u_ila_5/probe6 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe7]
set_property port_width 2 [get_debug_ports u_ila_5/probe7]
connect_debug_port u_ila_5/probe7 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe8]
set_property port_width 32 [get_debug_ports u_ila_5/probe8]
connect_debug_port u_ila_5/probe8 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe9]
set_property port_width 32 [get_debug_ports u_ila_5/probe9]
connect_debug_port u_ila_5/probe9 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe10]
set_property port_width 2 [get_debug_ports u_ila_5/probe10]
connect_debug_port u_ila_5/probe10 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe11]
set_property port_width 32 [get_debug_ports u_ila_5/probe11]
connect_debug_port u_ila_5/probe11 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe12]
set_property port_width 2 [get_debug_ports u_ila_5/probe12]
connect_debug_port u_ila_5/probe12 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe13]
set_property port_width 32 [get_debug_ports u_ila_5/probe13]
connect_debug_port u_ila_5/probe13 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe14]
set_property port_width 2 [get_debug_ports u_ila_5/probe14]
connect_debug_port u_ila_5/probe14 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe15]
set_property port_width 2 [get_debug_ports u_ila_5/probe15]
connect_debug_port u_ila_5/probe15 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe16]
set_property port_width 3 [get_debug_ports u_ila_5/probe16]
connect_debug_port u_ila_5/probe16 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe17]
set_property port_width 3 [get_debug_ports u_ila_5/probe17]
connect_debug_port u_ila_5/probe17 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe18]
set_property port_width 32 [get_debug_ports u_ila_5/probe18]
connect_debug_port u_ila_5/probe18 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe19]
set_property port_width 2 [get_debug_ports u_ila_5/probe19]
connect_debug_port u_ila_5/probe19 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe20]
set_property port_width 3 [get_debug_ports u_ila_5/probe20]
connect_debug_port u_ila_5/probe20 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe21]
set_property port_width 3 [get_debug_ports u_ila_5/probe21]
connect_debug_port u_ila_5/probe21 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe22]
set_property port_width 2 [get_debug_ports u_ila_5/probe22]
connect_debug_port u_ila_5/probe22 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe23]
set_property port_width 3 [get_debug_ports u_ila_5/probe23]
connect_debug_port u_ila_5/probe23 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe24]
set_property port_width 32 [get_debug_ports u_ila_5/probe24]
connect_debug_port u_ila_5/probe24 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe25]
set_property port_width 3 [get_debug_ports u_ila_5/probe25]
connect_debug_port u_ila_5/probe25 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe26]
set_property port_width 2 [get_debug_ports u_ila_5/probe26]
connect_debug_port u_ila_5/probe26 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe27]
set_property port_width 32 [get_debug_ports u_ila_5/probe27]
connect_debug_port u_ila_5/probe27 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe28]
set_property port_width 3 [get_debug_ports u_ila_5/probe28]
connect_debug_port u_ila_5/probe28 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe29]
set_property port_width 3 [get_debug_ports u_ila_5/probe29]
connect_debug_port u_ila_5/probe29 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe30]
set_property port_width 2 [get_debug_ports u_ila_5/probe30]
connect_debug_port u_ila_5/probe30 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe31]
set_property port_width 2 [get_debug_ports u_ila_5/probe31]
connect_debug_port u_ila_5/probe31 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe32]
set_property port_width 2 [get_debug_ports u_ila_5/probe32]
connect_debug_port u_ila_5/probe32 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe33]
set_property port_width 2 [get_debug_ports u_ila_5/probe33]
connect_debug_port u_ila_5/probe33 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe34]
set_property port_width 2 [get_debug_ports u_ila_5/probe34]
connect_debug_port u_ila_5/probe34 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe35]
set_property port_width 32 [get_debug_ports u_ila_5/probe35]
connect_debug_port u_ila_5/probe35 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe36]
set_property port_width 32 [get_debug_ports u_ila_5/probe36]
connect_debug_port u_ila_5/probe36 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe37]
set_property port_width 2 [get_debug_ports u_ila_5/probe37]
connect_debug_port u_ila_5/probe37 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe38]
set_property port_width 32 [get_debug_ports u_ila_5/probe38]
connect_debug_port u_ila_5/probe38 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe39]
set_property port_width 3 [get_debug_ports u_ila_5/probe39]
connect_debug_port u_ila_5/probe39 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe40]
set_property port_width 32 [get_debug_ports u_ila_5/probe40]
connect_debug_port u_ila_5/probe40 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe41]
set_property port_width 32 [get_debug_ports u_ila_5/probe41]
connect_debug_port u_ila_5/probe41 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe42]
set_property port_width 32 [get_debug_ports u_ila_5/probe42]
connect_debug_port u_ila_5/probe42 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe43]
set_property port_width 3 [get_debug_ports u_ila_5/probe43]
connect_debug_port u_ila_5/probe43 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe44]
set_property port_width 3 [get_debug_ports u_ila_5/probe44]
connect_debug_port u_ila_5/probe44 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe45]
set_property port_width 32 [get_debug_ports u_ila_5/probe45]
connect_debug_port u_ila_5/probe45 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe46]
set_property port_width 32 [get_debug_ports u_ila_5/probe46]
connect_debug_port u_ila_5/probe46 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe47]
set_property port_width 3 [get_debug_ports u_ila_5/probe47]
connect_debug_port u_ila_5/probe47 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe48]
set_property port_width 2 [get_debug_ports u_ila_5/probe48]
connect_debug_port u_ila_5/probe48 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe49]
set_property port_width 32 [get_debug_ports u_ila_5/probe49]
connect_debug_port u_ila_5/probe49 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe50]
set_property port_width 2 [get_debug_ports u_ila_5/probe50]
connect_debug_port u_ila_5/probe50 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe51]
set_property port_width 3 [get_debug_ports u_ila_5/probe51]
connect_debug_port u_ila_5/probe51 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe52]
set_property port_width 3 [get_debug_ports u_ila_5/probe52]
connect_debug_port u_ila_5/probe52 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe53]
set_property port_width 32 [get_debug_ports u_ila_5/probe53]
connect_debug_port u_ila_5/probe53 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe54]
set_property port_width 2 [get_debug_ports u_ila_5/probe54]
connect_debug_port u_ila_5/probe54 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe55]
set_property port_width 3 [get_debug_ports u_ila_5/probe55]
connect_debug_port u_ila_5/probe55 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe56]
set_property port_width 3 [get_debug_ports u_ila_5/probe56]
connect_debug_port u_ila_5/probe56 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe57]
set_property port_width 32 [get_debug_ports u_ila_5/probe57]
connect_debug_port u_ila_5/probe57 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe58]
set_property port_width 32 [get_debug_ports u_ila_5/probe58]
connect_debug_port u_ila_5/probe58 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe59]
set_property port_width 32 [get_debug_ports u_ila_5/probe59]
connect_debug_port u_ila_5/probe59 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe60]
set_property port_width 2 [get_debug_ports u_ila_5/probe60]
connect_debug_port u_ila_5/probe60 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe61]
set_property port_width 3 [get_debug_ports u_ila_5/probe61]
connect_debug_port u_ila_5/probe61 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe62]
set_property port_width 2 [get_debug_ports u_ila_5/probe62]
connect_debug_port u_ila_5/probe62 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe63]
set_property port_width 32 [get_debug_ports u_ila_5/probe63]
connect_debug_port u_ila_5/probe63 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe64]
set_property port_width 2 [get_debug_ports u_ila_5/probe64]
connect_debug_port u_ila_5/probe64 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe65]
set_property port_width 2 [get_debug_ports u_ila_5/probe65]
connect_debug_port u_ila_5/probe65 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe66]
set_property port_width 32 [get_debug_ports u_ila_5/probe66]
connect_debug_port u_ila_5/probe66 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe67]
set_property port_width 2 [get_debug_ports u_ila_5/probe67]
connect_debug_port u_ila_5/probe67 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe68]
set_property port_width 32 [get_debug_ports u_ila_5/probe68]
connect_debug_port u_ila_5/probe68 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe69]
set_property port_width 3 [get_debug_ports u_ila_5/probe69]
connect_debug_port u_ila_5/probe69 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe70]
set_property port_width 32 [get_debug_ports u_ila_5/probe70]
connect_debug_port u_ila_5/probe70 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe71]
set_property port_width 2 [get_debug_ports u_ila_5/probe71]
connect_debug_port u_ila_5/probe71 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe72]
set_property port_width 2 [get_debug_ports u_ila_5/probe72]
connect_debug_port u_ila_5/probe72 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe73]
set_property port_width 32 [get_debug_ports u_ila_5/probe73]
connect_debug_port u_ila_5/probe73 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe74]
set_property port_width 32 [get_debug_ports u_ila_5/probe74]
connect_debug_port u_ila_5/probe74 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe75]
set_property port_width 32 [get_debug_ports u_ila_5/probe75]
connect_debug_port u_ila_5/probe75 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe76]
set_property port_width 3 [get_debug_ports u_ila_5/probe76]
connect_debug_port u_ila_5/probe76 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe77]
set_property port_width 2 [get_debug_ports u_ila_5/probe77]
connect_debug_port u_ila_5/probe77 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe78]
set_property port_width 2 [get_debug_ports u_ila_5/probe78]
connect_debug_port u_ila_5/probe78 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe79]
set_property port_width 3 [get_debug_ports u_ila_5/probe79]
connect_debug_port u_ila_5/probe79 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe80]
set_property port_width 3 [get_debug_ports u_ila_5/probe80]
connect_debug_port u_ila_5/probe80 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe81]
set_property port_width 3 [get_debug_ports u_ila_5/probe81]
connect_debug_port u_ila_5/probe81 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe82]
set_property port_width 2 [get_debug_ports u_ila_5/probe82]
connect_debug_port u_ila_5/probe82 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe83]
set_property port_width 32 [get_debug_ports u_ila_5/probe83]
connect_debug_port u_ila_5/probe83 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe84]
set_property port_width 2 [get_debug_ports u_ila_5/probe84]
connect_debug_port u_ila_5/probe84 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe85]
set_property port_width 32 [get_debug_ports u_ila_5/probe85]
connect_debug_port u_ila_5/probe85 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe86]
set_property port_width 3 [get_debug_ports u_ila_5/probe86]
connect_debug_port u_ila_5/probe86 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe87]
set_property port_width 32 [get_debug_ports u_ila_5/probe87]
connect_debug_port u_ila_5/probe87 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe88]
set_property port_width 3 [get_debug_ports u_ila_5/probe88]
connect_debug_port u_ila_5/probe88 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe89]
set_property port_width 32 [get_debug_ports u_ila_5/probe89]
connect_debug_port u_ila_5/probe89 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[15]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[16]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[17]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[18]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[19]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[20]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[21]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[22]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[23]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[24]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[25]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[26]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[27]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[28]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[29]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[30]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data[31]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe90]
set_property port_width 3 [get_debug_ports u_ila_5/probe90]
connect_debug_port u_ila_5/probe90 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe91]
set_property port_width 2 [get_debug_ports u_ila_5/probe91]
connect_debug_port u_ila_5/probe91 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe92]
set_property port_width 3 [get_debug_ports u_ila_5/probe92]
connect_debug_port u_ila_5/probe92 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe93]
set_property port_width 2 [get_debug_ports u_ila_5/probe93]
connect_debug_port u_ila_5/probe93 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_sync_header[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_sync_header[1]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe94]
set_property port_width 3 [get_debug_ports u_ila_5/probe94]
connect_debug_port u_ila_5/probe94 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe95]
set_property port_width 3 [get_debug_ports u_ila_5/probe95]
connect_debug_port u_ila_5/probe95 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status[2]}]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe96]
set_property port_width 1 [get_debug_ports u_ila_5/probe96]
connect_debug_port u_ila_5/probe96 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe97]
set_property port_width 1 [get_debug_ports u_ila_5/probe97]
connect_debug_port u_ila_5/probe97 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe98]
set_property port_width 1 [get_debug_ports u_ila_5/probe98]
connect_debug_port u_ila_5/probe98 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe99]
set_property port_width 1 [get_debug_ports u_ila_5/probe99]
connect_debug_port u_ila_5/probe99 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe100]
set_property port_width 1 [get_debug_ports u_ila_5/probe100]
connect_debug_port u_ila_5/probe100 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe101]
set_property port_width 1 [get_debug_ports u_ila_5/probe101]
connect_debug_port u_ila_5/probe101 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe102]
set_property port_width 1 [get_debug_ports u_ila_5/probe102]
connect_debug_port u_ila_5/probe102 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe103]
set_property port_width 1 [get_debug_ports u_ila_5/probe103]
connect_debug_port u_ila_5/probe103 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe104]
set_property port_width 1 [get_debug_ports u_ila_5/probe104]
connect_debug_port u_ila_5/probe104 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe105]
set_property port_width 1 [get_debug_ports u_ila_5/probe105]
connect_debug_port u_ila_5/probe105 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx04_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe106]
set_property port_width 1 [get_debug_ports u_ila_5/probe106]
connect_debug_port u_ila_5/probe106 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe107]
set_property port_width 1 [get_debug_ports u_ila_5/probe107]
connect_debug_port u_ila_5/probe107 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx05_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe108]
set_property port_width 1 [get_debug_ports u_ila_5/probe108]
connect_debug_port u_ila_5/probe108 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe109]
set_property port_width 1 [get_debug_ports u_ila_5/probe109]
connect_debug_port u_ila_5/probe109 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx06_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe110]
set_property port_width 1 [get_debug_ports u_ila_5/probe110]
connect_debug_port u_ila_5/probe110 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe111]
set_property port_width 1 [get_debug_ports u_ila_5/probe111]
connect_debug_port u_ila_5/probe111 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx07_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe112]
set_property port_width 1 [get_debug_ports u_ila_5/probe112]
connect_debug_port u_ila_5/probe112 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe113]
set_property port_width 1 [get_debug_ports u_ila_5/probe113]
connect_debug_port u_ila_5/probe113 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx08_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe114]
set_property port_width 1 [get_debug_ports u_ila_5/probe114]
connect_debug_port u_ila_5/probe114 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe115]
set_property port_width 1 [get_debug_ports u_ila_5/probe115]
connect_debug_port u_ila_5/probe115 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx09_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe116]
set_property port_width 1 [get_debug_ports u_ila_5/probe116]
connect_debug_port u_ila_5/probe116 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe117]
set_property port_width 1 [get_debug_ports u_ila_5/probe117]
connect_debug_port u_ila_5/probe117 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx10_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe118]
set_property port_width 1 [get_debug_ports u_ila_5/probe118]
connect_debug_port u_ila_5/probe118 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe119]
set_property port_width 1 [get_debug_ports u_ila_5/probe119]
connect_debug_port u_ila_5/probe119 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx11_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe120]
set_property port_width 1 [get_debug_ports u_ila_5/probe120]
connect_debug_port u_ila_5/probe120 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe121]
set_property port_width 1 [get_debug_ports u_ila_5/probe121]
connect_debug_port u_ila_5/probe121 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx12_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe122]
set_property port_width 1 [get_debug_ports u_ila_5/probe122]
connect_debug_port u_ila_5/probe122 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe123]
set_property port_width 1 [get_debug_ports u_ila_5/probe123]
connect_debug_port u_ila_5/probe123 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx13_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe124]
set_property port_width 1 [get_debug_ports u_ila_5/probe124]
connect_debug_port u_ila_5/probe124 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe125]
set_property port_width 1 [get_debug_ports u_ila_5/probe125]
connect_debug_port u_ila_5/probe125 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx14_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe126]
set_property port_width 1 [get_debug_ports u_ila_5/probe126]
connect_debug_port u_ila_5/probe126 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe127]
set_property port_width 1 [get_debug_ports u_ila_5/probe127]
connect_debug_port u_ila_5/probe127 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx15_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe128]
set_property port_width 1 [get_debug_ports u_ila_5/probe128]
connect_debug_port u_ila_5/probe128 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe129]
set_property port_width 1 [get_debug_ports u_ila_5/probe129]
connect_debug_port u_ila_5/probe129 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx00_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe130]
set_property port_width 1 [get_debug_ports u_ila_5/probe130]
connect_debug_port u_ila_5/probe130 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe131]
set_property port_width 1 [get_debug_ports u_ila_5/probe131]
connect_debug_port u_ila_5/probe131 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx01_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe132]
set_property port_width 1 [get_debug_ports u_ila_5/probe132]
connect_debug_port u_ila_5/probe132 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe133]
set_property port_width 1 [get_debug_ports u_ila_5/probe133]
connect_debug_port u_ila_5/probe133 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx02_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe134]
set_property port_width 1 [get_debug_ports u_ila_5/probe134]
connect_debug_port u_ila_5/probe134 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe135]
set_property port_width 1 [get_debug_ports u_ila_5/probe135]
connect_debug_port u_ila_5/probe135 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx03_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe136]
set_property port_width 1 [get_debug_ports u_ila_5/probe136]
connect_debug_port u_ila_5/probe136 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe137]
set_property port_width 1 [get_debug_ports u_ila_5/probe137]
connect_debug_port u_ila_5/probe137 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx04_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe138]
set_property port_width 1 [get_debug_ports u_ila_5/probe138]
connect_debug_port u_ila_5/probe138 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe139]
set_property port_width 1 [get_debug_ports u_ila_5/probe139]
connect_debug_port u_ila_5/probe139 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx05_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe140]
set_property port_width 1 [get_debug_ports u_ila_5/probe140]
connect_debug_port u_ila_5/probe140 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe141]
set_property port_width 1 [get_debug_ports u_ila_5/probe141]
connect_debug_port u_ila_5/probe141 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe142]
set_property port_width 1 [get_debug_ports u_ila_5/probe142]
connect_debug_port u_ila_5/probe142 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe143]
set_property port_width 1 [get_debug_ports u_ila_5/probe143]
connect_debug_port u_ila_5/probe143 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe144]
set_property port_width 1 [get_debug_ports u_ila_5/probe144]
connect_debug_port u_ila_5/probe144 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe145]
set_property port_width 1 [get_debug_ports u_ila_5/probe145]
connect_debug_port u_ila_5/probe145 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx08_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe146]
set_property port_width 1 [get_debug_ports u_ila_5/probe146]
connect_debug_port u_ila_5/probe146 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe147]
set_property port_width 1 [get_debug_ports u_ila_5/probe147]
connect_debug_port u_ila_5/probe147 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx09_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe148]
set_property port_width 1 [get_debug_ports u_ila_5/probe148]
connect_debug_port u_ila_5/probe148 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe149]
set_property port_width 1 [get_debug_ports u_ila_5/probe149]
connect_debug_port u_ila_5/probe149 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx10_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe150]
set_property port_width 1 [get_debug_ports u_ila_5/probe150]
connect_debug_port u_ila_5/probe150 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe151]
set_property port_width 1 [get_debug_ports u_ila_5/probe151]
connect_debug_port u_ila_5/probe151 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx11_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe152]
set_property port_width 1 [get_debug_ports u_ila_5/probe152]
connect_debug_port u_ila_5/probe152 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe153]
set_property port_width 1 [get_debug_ports u_ila_5/probe153]
connect_debug_port u_ila_5/probe153 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx12_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe154]
set_property port_width 1 [get_debug_ports u_ila_5/probe154]
connect_debug_port u_ila_5/probe154 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe155]
set_property port_width 1 [get_debug_ports u_ila_5/probe155]
connect_debug_port u_ila_5/probe155 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx13_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe156]
set_property port_width 1 [get_debug_ports u_ila_5/probe156]
connect_debug_port u_ila_5/probe156 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe157]
set_property port_width 1 [get_debug_ports u_ila_5/probe157]
connect_debug_port u_ila_5/probe157 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx14_start_block]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe158]
set_property port_width 1 [get_debug_ports u_ila_5/probe158]
connect_debug_port u_ila_5/probe158 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_data_valid]]
create_debug_port u_ila_5 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe159]
set_property port_width 1 [get_debug_ports u_ila_5/probe159]
connect_debug_port u_ila_5/probe159 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx15_start_block]]
create_debug_core u_ila_6 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_6]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_6]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_6]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_6]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_6]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_6]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_6]
set_property port_width 1 [get_debug_ports u_ila_6/clk]
connect_debug_port u_ila_6/clk [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe0]
set_property port_width 16 [get_debug_ports u_ila_6/probe0]
connect_debug_port u_ila_6/probe0 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[8]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[9]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[10]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[11]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[12]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[13]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[14]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[15]}]]
create_debug_port u_ila_6 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe1]
set_property port_width 9 [get_debug_ports u_ila_6/probe1]
connect_debug_port u_ila_6/probe1 [get_nets [list {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[0]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[1]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[2]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[3]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[4]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[5]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[6]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[7]} {design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[8]}]]
create_debug_port u_ila_6 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe2]
set_property port_width 1 [get_debug_ports u_ila_6/probe2]
connect_debug_port u_ila_6/probe2 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wr]]
create_debug_port u_ila_6 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe3]
set_property port_width 1 [get_debug_ports u_ila_6/probe3]
connect_debug_port u_ila_6/probe3 [get_nets [list design_1_i/xdma_0/inst/pcie4_ip_i/inst/store_ltssm]]
create_debug_core u_ila_7 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_7]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_7]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_7]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_7]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_7]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_7]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_7]
set_property port_width 1 [get_debug_ports u_ila_7/clk]
connect_debug_port u_ila_7/clk [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe0]
set_property port_width 16 [get_debug_ports u_ila_7/probe0]
connect_debug_port u_ila_7/probe0 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[8]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[9]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[10]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[11]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[12]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[13]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[14]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[15]}]]
create_debug_port u_ila_7 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe1]
set_property port_width 9 [get_debug_ports u_ila_7/probe1]
connect_debug_port u_ila_7/probe1 [get_nets [list {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[0]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[1]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[2]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[3]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[4]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[5]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[6]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[7]} {design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[8]}]]
create_debug_port u_ila_7 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe2]
set_property port_width 1 [get_debug_ports u_ila_7/probe2]
connect_debug_port u_ila_7/probe2 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wr]]
create_debug_port u_ila_7 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe3]
set_property port_width 1 [get_debug_ports u_ila_7/probe3]
connect_debug_port u_ila_7/probe3 [get_nets [list design_1_i/xdma_1/inst/pcie4_ip_i/inst/store_ltssm]]
create_debug_core u_ila_8 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_8]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_8]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_8]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_8]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_8]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_8]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_8]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_8]
set_property port_width 1 [get_debug_ports u_ila_8/clk]
connect_debug_port u_ila_8/clk [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_8/probe0]
set_property port_width 9 [get_debug_ports u_ila_8/probe0]
connect_debug_port u_ila_8/probe0 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_waddr[8]}]]
create_debug_port u_ila_8 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_8/probe1]
set_property port_width 16 [get_debug_ports u_ila_8/probe1]
connect_debug_port u_ila_8/probe1 [get_nets [list {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[0]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[1]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[2]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[3]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[4]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[5]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[6]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[7]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[8]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[9]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[10]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[11]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[12]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[13]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[14]} {design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wdata[15]}]]
create_debug_port u_ila_8 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_8/probe2]
set_property port_width 1 [get_debug_ports u_ila_8/probe2]
connect_debug_port u_ila_8/probe2 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/debug_wrapper_U/debug_probes_inst/ltssm_mem_wr]]
create_debug_port u_ila_8 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_8/probe3]
set_property port_width 1 [get_debug_ports u_ila_8/probe3]
connect_debug_port u_ila_8/probe3 [get_nets [list design_1_i/xdma_2/inst/pcie4_ip_i/inst/store_ltssm]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
