Report file after 20000000 simulations:

1.) Summary of most leaking (and already active) probing sets per clock cycle: 

Cycle 1: @[\first_module/a0b0d0_stage1_share1(1), \secon_module/a_share2(1)] ==> [\sbox_input_share3[4](1), \rand_bit_cycle1[32](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 4.61555 --> OKAY
Cycle 2: @[\first_module/a0b0_stage1_share1(1), \first_module/wire_output_bcd_stage1_share1(2)] ==> [\first_module/b0c0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/c0d0_stage1_share1_reg(2), \first_module/b0c0d0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[14](2), \rand_bit_cycle1[17](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1)] -log10(p) = 4.79835 --> OKAY
Cycle 3: @[\first_module/a0b0d0_stage1_share1(1), \first_module/c0_stage1_share1(3)] ==> [\rand_bit_cycle1[15](3), \sbox_input_share1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 4.81805 --> OKAY
Cycle 4: @[\secon_module/wire_output_ac_stage1_share3(2), \secon_module/wire_output_ac_stage1_share2(4)] ==> [\secon_module/a0c0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_c_stage1_share2(4), \rand_bit_cycle2[51](4), \rand_bit_cycle2[36](2), \rand_bit_cycle2[51](2)] -log10(p) = 4.94637 --> OKAY
Cycle 5: @[\first_module/wire_output_a_stage1_share1(5), \first_module/a0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[19](5), \sbox_input_share1[0](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[12](5), \first_module/output_a_stage1_share1(5), \rand_bit_cycle2[1](5)] -log10(p) = 5.19769 --> LEAKAGE

2.) Summary of the most leakging (and already active) probing sets: 

@[\first_module/wire_output_a_stage1_share1(5), \first_module/a0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[19](5), \sbox_input_share1[0](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[12](5), \first_module/output_a_stage1_share1(5), \rand_bit_cycle2[1](5)] -log10(p) = 5.19769 --> LEAKAGE
@[\secon_module/wire_output_ac_stage1_share3(2), \secon_module/wire_output_ac_stage1_share2(4)] ==> [\secon_module/a0c0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_c_stage1_share2(4), \rand_bit_cycle2[51](4), \rand_bit_cycle2[36](2), \rand_bit_cycle2[51](2)] -log10(p) = 4.94637 --> OKAY
@[\secon_module/b0d0_stage1_share1(3), \first_module/a_pipelined_share2_reg(4)] ==> [\first_module/a_pipelined_share2_reg(4), \rand_bit_cycle1[48](3), \sbox_input_share1[5](3), \sbox_input_share1[7](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[39](3)] -log10(p) = 4.92111 --> OKAY
@[\first_module/b0c0_stage1_share1(2), \output_sbox_share3[3](5)] ==> [sbox_out_num3_domain_9_reg(5), sbox_out_num3_domain_8_reg(5), sbox_out_num3_domain_7_reg(5), \rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2)] -log10(p) = 4.89945 --> OKAY
@[\first_module/a0b0d0_stage1_share1(1), \first_module/c0_stage1_share1(3)] ==> [\rand_bit_cycle1[15](3), \sbox_input_share1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 4.81805 --> OKAY
@[\first_module/a0b0_stage1_share1(1), \first_module/wire_output_bcd_stage1_share1(2)] ==> [\first_module/b0c0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/c0d0_stage1_share1_reg(2), \first_module/b0c0d0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[14](2), \rand_bit_cycle1[17](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1)] -log10(p) = 4.79835 --> OKAY
@[N33(4), \first_module/wire_output_abcd_stage1_share3(4)] ==> [\rand_bit_cycle2[15](4), \rand_bit_cycle2[30](4), \rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.62576 --> OKAY
@[\first_module/a0b0d0_stage1_share1(1), \secon_module/a_share2(1)] ==> [\sbox_input_share3[4](1), \rand_bit_cycle1[32](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 4.61555 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(1), \output_sbox_share1[5](4)] ==> [sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[38](1)] -log10(p) = 4.57252 --> OKAY
@[N21(4), \output_sbox_share2[4](5)] ==> [sbox_out_num4_domain_6_reg(5), sbox_out_num4_domain_5_reg(5), sbox_out_num4_domain_4_reg(5), \rand_bit_cycle3[11](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 4.56836 --> OKAY
@[\first_module/wire_output_abc_stage1_share2(3), inner_plus_cross_module_equation_num6_domain_9(5)] ==> [\secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[26](3)] -log10(p) = 4.54395 --> OKAY
@[N45(1), \secon_module/wire_output_ad_stage1_share1(5)] ==> [\secon_module/a0d0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[37](5), \rand_bit_cycle3[21](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 4.52991 --> OKAY
@[N43(1), \secon_module/wire_output_ad_stage1_share1(5)] ==> [\secon_module/a0d0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[37](5), \rand_bit_cycle3[21](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 4.52991 --> OKAY
@[\first_module/a_share1(3), \secon_module/a0b0_stage1_share1(5)] ==> [\rand_bit_cycle1[44](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \sbox_input_share2[0](3), \rand_bit_cycle1[5](3), \rand_bit_cycle1[9](3)] -log10(p) = 4.38906 --> OKAY
@[\first_module/wire_output_ad_stage1_share2(2), \first_module/wire_output_a_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[16](2), \rand_bit_cycle2[22](2)] -log10(p) = 4.38104 --> OKAY
@[\secon_module/wire_output_c_stage1_share2(3), \secon_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[35](5), \rand_bit_cycle2[50](5), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[48](3)] -log10(p) = 4.33384 --> OKAY
@[\first_module/wire_output_abd_stage1_share3(1), \secon_module/c0_stage1_share1(2)] ==> [\rand_bit_cycle1[42](2), \sbox_input_share1[6](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[38](2), \rand_bit_cycle2[12](1), \rand_bit_cycle2[27](1)] -log10(p) = 4.3121 --> OKAY
@[\first_module/wire_output_a_stage1_share2(2), \output_sbox_share2[1](4)] ==> [sbox_out_num1_domain_6_reg(4), sbox_out_num1_domain_5_reg(4), sbox_out_num1_domain_4_reg(4), \first_module/a_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \rand_bit_cycle2[16](2)] -log10(p) = 4.30603 --> OKAY
@[\output_sbox_share3[2](3), N8(4)] ==> [\rand_bit_cycle3[4](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), sbox_out_num2_domain_9_reg(3), sbox_out_num2_domain_8_reg(3), sbox_out_num2_domain_7_reg(3)] -log10(p) = 4.23838 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(3), \secon_module/a_share1(4)] ==> [\sbox_input_share2[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[36](4), \sbox_input_share1[0](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3), \rand_bit_cycle1[27](3)] -log10(p) = 4.21366 --> OKAY
@[\output_sbox_share2[0](3), N31(5)] ==> [\rand_bit_cycle3[15](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), sbox_out_num0_domain_6_reg(3), sbox_out_num0_domain_5_reg(3), sbox_out_num0_domain_4_reg(3)] -log10(p) = 4.19884 --> OKAY
@[N31(2), N35(3)] ==> [\rand_bit_cycle3[16](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.1929 --> OKAY
@[\first_module/wire_output_b_stage1_share2(1), inner_plus_cross_module_equation_num4_domain_9(4)] ==> [\secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \first_module/b_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \rand_bit_cycle2[17](1)] -log10(p) = 4.1787 --> OKAY
@[N33(4), \secon_module/wire_output_abcd_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a0c0_stage1_share2_reg(5), \secon_module/a0d0_stage1_share2_reg(5), \secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/a0b0c0_stage1_share2_reg(5), \secon_module/a0b0d0_stage1_share2_reg(5), \secon_module/a0c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/a0b0c0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[60](5), \rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.17128 --> OKAY
@[N21(1), \first_module/wire_output_bcd_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[29](5), \rand_bit_cycle3[11](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.16983 --> OKAY
@[N24(1), \first_module/wire_output_bcd_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[29](5), \rand_bit_cycle3[11](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.16983 --> OKAY
@[\secon_module/d_share2(1), N14(4)] ==> [\rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \sbox_input_share3[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[31](1)] -log10(p) = 4.14567 --> OKAY
@[inner_plus_cross_module_equation_num2_domain_1(3), \first_module/wire_output_ad_stage1_share1(3)] ==> [\first_module/a0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[7](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 4.11917 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(3), \secon_module/wire_output_ad_stage1_share2(3)] ==> [\secon_module/a0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[52](3), \rand_bit_cycle2[14](3), \rand_bit_cycle2[29](3)] -log10(p) = 4.11243 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(3), N49(4)] ==> [\rand_bit_cycle3[24](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \secon_module/output_c_stage1_share1(3), \rand_bit_cycle2[33](3)] -log10(p) = 4.10342 --> OKAY
@[\secon_module/wire_output_bc_stage1_share3(2), \first_module/b_pipelined_share2_reg(3)] ==> [\first_module/b_pipelined_share2_reg(3), \rand_bit_cycle2[38](2), \rand_bit_cycle2[53](2)] -log10(p) = 4.10071 --> OKAY
@[N14(4), \first_module/wire_output_abcd_stage1_share3(4)] ==> [\rand_bit_cycle2[15](4), \rand_bit_cycle2[30](4), \rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.09319 --> OKAY
@[\first_module/b_share1(1), N49(4)] ==> [\rand_bit_cycle3[24](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \sbox_input_share2[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[10](1)] -log10(p) = 4.09304 --> OKAY
@[N1(1), \secon_module/wire_output_bc_stage1_share3(2)] ==> [\rand_bit_cycle2[38](2), \rand_bit_cycle2[53](2), \rand_bit_cycle3[1](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 4.09033 --> OKAY
@[N3(1), \secon_module/wire_output_bc_stage1_share3(2)] ==> [\rand_bit_cycle2[38](2), \rand_bit_cycle2[53](2), \rand_bit_cycle3[1](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 4.09033 --> OKAY
@[\secon_module/wire_output_a_stage1_share2(1), \secon_module/wire_output_b_stage1_share3(2)] ==> [\rand_bit_cycle2[32](2), \rand_bit_cycle2[47](2), \secon_module/a_pipelined_share1_reg(1), \secon_module/output_a_stage1_share2(1), \rand_bit_cycle2[46](1)] -log10(p) = 4.08702 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(1), \secon_module/wire_output_ad_stage1_share3(4)] ==> [\rand_bit_cycle2[37](4), \rand_bit_cycle2[52](4), \first_module/a0b0_stage1_share2_reg(1), \first_module/a0c0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0c0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/a0b0c0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a0c0d0_stage1_share2_reg(1), \first_module/b0c0d0_stage1_share2_reg(1), \first_module/a0b0c0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[30](1)] -log10(p) = 4.07685 --> OKAY
@[\secon_module/d_share2(1), N8(4)] ==> [\rand_bit_cycle3[4](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \sbox_input_share3[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[31](1)] -log10(p) = 4.07534 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(4), \first_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \first_module/a0b0_stage1_share2_reg(4), \first_module/a0d0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/a0b0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[27](4)] -log10(p) = 4.05766 --> OKAY
@[\secon_module/wire_output_ab_stage1_share1(2), \output_sbox_share1[5](4)] ==> [sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \rand_bit_cycle2[35](2)] -log10(p) = 4.04312 --> OKAY
@[\secon_module/d_share2(1), N40(4)] ==> [\rand_bit_cycle3[19](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \sbox_input_share3[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[31](1)] -log10(p) = 4.03838 --> OKAY
@[\output_sbox_share2[1](2), N10(5)] ==> [\rand_bit_cycle3[4](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), sbox_out_num1_domain_6_reg(2), sbox_out_num1_domain_5_reg(2), sbox_out_num1_domain_4_reg(2)] -log10(p) = 4.03631 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \output_sbox_share2[4](4)] ==> [sbox_out_num4_domain_6_reg(4), sbox_out_num4_domain_5_reg(4), sbox_out_num4_domain_4_reg(4), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 4.01086 --> OKAY
@[\output_sbox_share1[3](3), \secon_module/wire_output_acd_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/a0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/a0c0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[43](4), sbox_out_num3_domain_3_reg(3), sbox_out_num3_domain_2_reg(3), sbox_out_num3_domain_1_reg(3)] -log10(p) = 4.00928 --> OKAY
@[\first_module/c_share1(2), \first_module/wire_output_c_stage1_share3(4)] ==> [\rand_bit_cycle2[3](4), \rand_bit_cycle2[18](4), \sbox_input_share2[2](2), \rand_bit_cycle1[7](2), \rand_bit_cycle1[11](2)] -log10(p) = 4.00466 --> OKAY
@[\secon_module/wire_output_bd_stage1_share3(3), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle2[39](3), \rand_bit_cycle2[54](3)] -log10(p) = 4.00366 --> OKAY
@[\secon_module/wire_output_a_stage1_share3(2), \output_sbox_share1[0](4)] ==> [sbox_out_num0_domain_3_reg(4), sbox_out_num0_domain_2_reg(4), sbox_out_num0_domain_1_reg(4), \rand_bit_cycle2[31](2), \rand_bit_cycle2[46](2)] -log10(p) = 3.99938 --> OKAY
@[\secon_module/wire_output_b_stage1_share3(1), \output_sbox_share3[0](3)] ==> [sbox_out_num0_domain_9_reg(3), sbox_out_num0_domain_8_reg(3), sbox_out_num0_domain_7_reg(3), \rand_bit_cycle2[32](1), \rand_bit_cycle2[47](1)] -log10(p) = 3.9956 --> OKAY
@[N22(3), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle3[10](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.97032 --> OKAY
@[\first_module/wire_output_abc_stage1_share2(2), \secon_module/wire_output_ac_stage1_share1(5)] ==> [\secon_module/a0c0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[36](5), \first_module/a0b0_stage1_share2_reg(2), \first_module/a0c0_stage1_share2_reg(2), \first_module/b0c0_stage1_share2_reg(2), \first_module/a0b0c0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \first_module/output_c_stage1_share2(2), \rand_bit_cycle2[26](2)] -log10(p) = 3.96565 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(3), \first_module/wire_output_abd_stage1_share1(5)] ==> [\first_module/a0b0_stage1_share1_reg(5), \first_module/a0d0_stage1_share1_reg(5), \first_module/b0d0_stage1_share1_reg(5), \first_module/a0b0d0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[12](5), \rand_bit_cycle2[42](3), \rand_bit_cycle2[57](3)] -log10(p) = 3.96563 --> OKAY
@[N35(3), \first_module/wire_output_cd_stage1_share3(5)] ==> [\rand_bit_cycle2[10](5), \rand_bit_cycle2[25](5), \rand_bit_cycle3[16](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.9644 --> OKAY
@[\secon_module/d0_stage1_share1(1), \first_module/wire_output_bd_stage1_share2(4)] ==> [\first_module/b0d0_stage1_share2_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[24](4), \rand_bit_cycle1[43](1), \sbox_input_share1[7](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.96134 --> OKAY
@[\first_module/b0c0_stage1_share1(2), \secon_module/b_pipelined_share2_reg(2)] ==> [\secon_module/b_pipelined_share2_reg(2), \rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.96126 --> OKAY
@[\output_sbox_share1[5](2), \secon_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[36](5), \rand_bit_cycle2[51](5), sbox_out_num5_domain_3_reg(2), sbox_out_num5_domain_2_reg(2), sbox_out_num5_domain_1_reg(2)] -log10(p) = 3.96039 --> OKAY
@[N12(4), \first_module/wire_output_acd_stage1_share3(5)] ==> [\rand_bit_cycle2[13](5), \rand_bit_cycle2[28](5), \rand_bit_cycle3[5](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.95026 --> OKAY
@[\first_module/wire_output_bc_stage1_share2(1), \output_sbox_share1[6](2)] ==> [sbox_out_num6_domain_3_reg(2), sbox_out_num6_domain_2_reg(2), sbox_out_num6_domain_1_reg(2), \first_module/b0c0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[23](1)] -log10(p) = 3.91339 --> OKAY
@[\secon_module/wire_output_bc_stage1_share3(2), \first_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[5](5), \rand_bit_cycle2[20](5), \rand_bit_cycle2[38](2), \rand_bit_cycle2[53](2)] -log10(p) = 3.91329 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(2), \secon_module/a0b0c0d0_stage1_share1(4)] ==> [\sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \rand_bit_cycle1[54](4), \first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2)] -log10(p) = 3.91255 --> OKAY
@[\first_module/b0c0_stage1_share1(1), \output_sbox_share1[6](4)] ==> [sbox_out_num6_domain_3_reg(4), sbox_out_num6_domain_2_reg(4), sbox_out_num6_domain_1_reg(4), \rand_bit_cycle1[20](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.91041 --> OKAY
@[\secon_module/wire_output_bd_stage1_share1(1), \first_module/d0_stage1_share1(5)] ==> [\rand_bit_cycle1[16](5), \sbox_input_share1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[12](5), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[39](1)] -log10(p) = 3.90596 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(2), \first_module/b0c0_stage1_share1(3)] ==> [\rand_bit_cycle1[20](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3), \secon_module/output_c_stage1_share1(2), \rand_bit_cycle2[33](2)] -log10(p) = 3.89759 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(1), \first_module/b_share2(4)] ==> [\sbox_input_share3[1](4), \rand_bit_cycle1[6](4), \rand_bit_cycle1[2](4), \secon_module/output_c_stage1_share1(1), \rand_bit_cycle2[33](1)] -log10(p) = 3.88555 --> OKAY
@[\first_module/a0b0_stage1_share1(4), N35(5)] ==> [\rand_bit_cycle3[16](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \rand_bit_cycle1[17](4), \sbox_input_share1[0](4), \sbox_input_share1[1](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[10](4)] -log10(p) = 3.86265 --> OKAY
@[N3(3), \secon_module/b_pipelined_share2_reg(4)] ==> [\secon_module/b_pipelined_share2_reg(4), \rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.84748 --> OKAY
@[\secon_module/a0b0c0_stage1_share1(4), \first_module/c_pipelined_share2_reg(5)] ==> [\first_module/c_pipelined_share2_reg(5), \rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4)] -log10(p) = 3.83338 --> OKAY
@[\first_module/b0c0_stage1_share1(3), \secon_module/wire_output_ad_stage1_share2(3)] ==> [\secon_module/a0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[52](3), \rand_bit_cycle1[20](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3)] -log10(p) = 3.82479 --> OKAY
@[\output_sbox_share3[4](3), \first_module/wire_output_a_stage1_share2(4)] ==> [\first_module/a_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \rand_bit_cycle2[16](4), sbox_out_num4_domain_9_reg(3), sbox_out_num4_domain_8_reg(3), sbox_out_num4_domain_7_reg(3)] -log10(p) = 3.82273 --> OKAY
@[\secon_module/c_share1(1), \secon_module/wire_output_ab_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \rand_bit_cycle2[50](4), \sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.8057 --> OKAY
@[\output_sbox_share1[5](4), \first_module/wire_output_bc_stage1_share3(4)] ==> [\rand_bit_cycle2[8](4), \rand_bit_cycle2[23](4), sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4)] -log10(p) = 3.80511 --> OKAY
@[N42(3), \output_sbox_share1[6](4)] ==> [sbox_out_num6_domain_3_reg(4), sbox_out_num6_domain_2_reg(4), sbox_out_num6_domain_1_reg(4), \rand_bit_cycle3[19](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.80489 --> OKAY
@[\first_module/wire_output_abcd_stage1_share3(2), \first_module/wire_output_bd_stage1_share2(5)] ==> [\first_module/b0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[24](5), \rand_bit_cycle2[15](2), \rand_bit_cycle2[30](2)] -log10(p) = 3.80112 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(3), \first_module/wire_output_d_stage1_share2(5)] ==> [\first_module/d_pipelined_share1_reg(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[19](5), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/a0b0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[42](3)] -log10(p) = 3.79635 --> OKAY
@[N48(3), \first_module/d0_stage1_share1(5)] ==> [\rand_bit_cycle1[16](5), \sbox_input_share1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[12](5), \rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.7935 --> OKAY
@[\first_module/wire_output_abc_stage1_share2(1), inner_plus_cross_module_equation_num4_domain_5(4)] ==> [\secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \first_module/a0b0_stage1_share2_reg(1), \first_module/a0c0_stage1_share2_reg(1), \first_module/b0c0_stage1_share2_reg(1), \first_module/a0b0c0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[26](1)] -log10(p) = 3.79238 --> OKAY
@[N43(4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle3[21](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.79033 --> OKAY
@[\secon_module/c0_stage1_share1(2), \first_module/wire_output_b_stage1_share2(3)] ==> [\first_module/b_pipelined_share1_reg(3), \first_module/output_b_stage1_share2(3), \rand_bit_cycle2[17](3), \rand_bit_cycle1[42](2), \sbox_input_share1[6](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[38](2)] -log10(p) = 3.78304 --> OKAY
@[N33(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \rand_bit_cycle3[16](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.78009 --> OKAY
@[N35(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \rand_bit_cycle3[16](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.78009 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(2), \first_module/wire_output_d_stage1_share2(3)] ==> [\first_module/d_pipelined_share1_reg(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[19](3), \rand_bit_cycle2[37](2), \rand_bit_cycle2[52](2)] -log10(p) = 3.77373 --> OKAY
@[N11(2), \secon_module/wire_output_bd_stage1_share3(2)] ==> [\rand_bit_cycle2[39](2), \rand_bit_cycle2[54](2), \rand_bit_cycle3[6](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.76837 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(2), N35(3)] ==> [\rand_bit_cycle3[16](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \rand_bit_cycle2[45](2), \rand_bit_cycle2[60](2)] -log10(p) = 3.76478 --> OKAY
@[N8(3), \secon_module/wire_output_abc_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a0c0_stage1_share2_reg(5), \secon_module/b0c0_stage1_share2_reg(5), \secon_module/a0b0c0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \rand_bit_cycle2[56](5), \rand_bit_cycle3[4](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.7638 --> OKAY
@[\secon_module/wire_output_ab_stage1_share1(2), \first_module/wire_output_abd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[27](3), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \rand_bit_cycle2[35](2)] -log10(p) = 3.75705 --> OKAY
@[\first_module/a0c0d0_stage1_share1(1), \first_module/wire_output_abcd_stage1_share2(5)] ==> [\first_module/a0b0_stage1_share2_reg(5), \first_module/a0c0_stage1_share2_reg(5), \first_module/a0d0_stage1_share2_reg(5), \first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/a0b0c0_stage1_share2_reg(5), \first_module/a0b0d0_stage1_share2_reg(5), \first_module/a0c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/a0b0c0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[30](5), \rand_bit_cycle1[25](1), \sbox_input_share1[0](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.74865 --> OKAY
@[\secon_module/b0c0_stage1_share1(2), N12(5)] ==> [\rand_bit_cycle3[5](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[47](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2)] -log10(p) = 3.74749 --> OKAY
@[N5(4), \secon_module/wire_output_ad_stage1_share1(4)] ==> [\secon_module/a0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[37](4), \rand_bit_cycle3[2](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.73324 --> OKAY
@[\first_module/a0b0c0_stage1_share1(1), \first_module/wire_output_cd_stage1_share1(3)] ==> [\first_module/c0d0_stage1_share1_reg(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[10](3), \rand_bit_cycle1[23](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.72907 --> OKAY
@[N33(1), \secon_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[36](5), \rand_bit_cycle2[51](5), \rand_bit_cycle3[16](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.72869 --> OKAY
@[N35(1), \secon_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[36](5), \rand_bit_cycle2[51](5), \rand_bit_cycle3[16](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.72869 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(2), \first_module/b0_stage1_share1(3)] ==> [\rand_bit_cycle1[14](3), \sbox_input_share1[1](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[10](3), \rand_bit_cycle2[13](2), \rand_bit_cycle2[28](2)] -log10(p) = 3.72828 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(1), \first_module/c_share2(4)] ==> [\sbox_input_share3[2](4), \rand_bit_cycle1[7](4), \rand_bit_cycle1[3](4), \rand_bit_cycle2[36](1), \rand_bit_cycle2[51](1)] -log10(p) = 3.72595 --> OKAY
@[\first_module/wire_output_bc_stage1_share2(1), \secon_module/b0_stage1_share1(4)] ==> [\rand_bit_cycle1[41](4), \sbox_input_share1[5](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[37](4), \first_module/b0c0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[23](1)] -log10(p) = 3.72327 --> OKAY
@[\secon_module/wire_output_bd_stage1_share3(1), \first_module/d0_stage1_share1(5)] ==> [\rand_bit_cycle1[16](5), \sbox_input_share1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[12](5), \rand_bit_cycle2[39](1), \rand_bit_cycle2[54](1)] -log10(p) = 3.72115 --> OKAY
@[\first_module/a_share1(2), \output_sbox_share1[3](5)] ==> [sbox_out_num3_domain_3_reg(5), sbox_out_num3_domain_2_reg(5), sbox_out_num3_domain_1_reg(5), \sbox_input_share2[0](2), \rand_bit_cycle1[5](2), \rand_bit_cycle1[9](2)] -log10(p) = 3.71946 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(4), \first_module/wire_output_d_stage1_share1(5)] ==> [\first_module/output_d_stage1_share1(5), \rand_bit_cycle2[4](5), \rand_bit_cycle2[13](4), \rand_bit_cycle2[28](4)] -log10(p) = 3.71442 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \first_module/b0d0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[9](1)] -log10(p) = 3.71351 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(1), N38(5)] ==> [\rand_bit_cycle3[18](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \rand_bit_cycle2[42](1), \rand_bit_cycle2[57](1)] -log10(p) = 3.71278 --> OKAY
@[\first_module/b0c0_stage1_share1(2), \first_module/c0_stage1_share1(4)] ==> [\rand_bit_cycle1[15](4), \sbox_input_share1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[11](4), \rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.69942 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \secon_module/wire_output_ab_stage1_share1(2)] ==> [\secon_module/a0b0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \rand_bit_cycle2[35](2), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 3.69879 --> OKAY
@[N21(2), \output_sbox_share2[5](3)] ==> [sbox_out_num5_domain_6_reg(3), sbox_out_num5_domain_5_reg(3), sbox_out_num5_domain_4_reg(3), \rand_bit_cycle3[11](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.69577 --> OKAY
@[\output_sbox_share1[2](2), \first_module/wire_output_b_stage1_share2(5)] ==> [\first_module/b_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[17](5), sbox_out_num2_domain_3_reg(2), sbox_out_num2_domain_2_reg(2), sbox_out_num2_domain_1_reg(2)] -log10(p) = 3.69559 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(2), \secon_module/wire_output_bcd_stage1_share3(3)] ==> [\rand_bit_cycle2[44](3), \rand_bit_cycle2[59](3), \secon_module/a0b0_stage1_share2_reg(2), \secon_module/a0d0_stage1_share2_reg(2), \secon_module/b0d0_stage1_share2_reg(2), \secon_module/a0b0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[57](2)] -log10(p) = 3.69501 --> OKAY
@[\first_module/wire_output_c_stage1_share2(3), \secon_module/wire_output_b_stage1_share2(3)] ==> [\secon_module/b_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[47](3), \first_module/c_pipelined_share1_reg(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[18](3)] -log10(p) = 3.69486 --> OKAY
@[\secon_module/wire_output_a_stage1_share2(1), \secon_module/wire_output_bcd_stage1_share3(2)] ==> [\rand_bit_cycle2[44](2), \rand_bit_cycle2[59](2), \secon_module/a_pipelined_share1_reg(1), \secon_module/output_a_stage1_share2(1), \rand_bit_cycle2[46](1)] -log10(p) = 3.69224 --> OKAY
@[\first_module/a0c0_stage1_share1(1), \first_module/wire_output_ab_stage1_share2(2)] ==> [\first_module/a0b0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \rand_bit_cycle2[20](2), \rand_bit_cycle1[18](1), \sbox_input_share1[0](1), \sbox_input_share1[2](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.6922 --> OKAY
@[\secon_module/wire_output_a_stage1_share3(1), \secon_module/a0b0_stage1_share1(4)] ==> [\rand_bit_cycle1[44](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle2[31](1), \rand_bit_cycle2[46](1)] -log10(p) = 3.68529 --> OKAY
@[N9(3), \secon_module/a0b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[51](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[39](5), \rand_bit_cycle3[5](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.67259 --> OKAY
@[\first_module/a0_stage1_share1(3), \secon_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[36](5), \rand_bit_cycle2[51](5), \rand_bit_cycle1[13](3), \sbox_input_share1[0](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[9](3)] -log10(p) = 3.66861 --> OKAY
@[\first_module/c0_stage1_share1(2), \first_module/wire_output_d_stage1_share1(3)] ==> [\first_module/output_d_stage1_share1(3), \rand_bit_cycle2[4](3), \rand_bit_cycle1[15](2), \sbox_input_share1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.66719 --> OKAY
@[\output_sbox_share2[0](2), \output_sbox_share1[0](4)] ==> [sbox_out_num0_domain_3_reg(4), sbox_out_num0_domain_2_reg(4), sbox_out_num0_domain_1_reg(4), sbox_out_num0_domain_6_reg(2), sbox_out_num0_domain_5_reg(2), sbox_out_num0_domain_4_reg(2)] -log10(p) = 3.66088 --> OKAY
@[\output_sbox_share1[4](2), \first_module/b_share1(2)] ==> [\sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 3.65793 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(2), \secon_module/wire_output_c_stage1_share2(5)] ==> [\secon_module/c_pipelined_share1_reg(5), \secon_module/output_c_stage1_share2(5), \rand_bit_cycle2[48](5), \rand_bit_cycle2[45](2), \rand_bit_cycle2[60](2)] -log10(p) = 3.6437 --> OKAY
@[\first_module/wire_output_cd_stage1_share1(2), \first_module/wire_output_acd_stage1_share1(3)] ==> [\first_module/a0c0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/a0c0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[13](3), \first_module/c0d0_stage1_share1_reg(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[10](2)] -log10(p) = 3.64084 --> OKAY
@[\secon_module/a0b0_stage1_share1(3), \secon_module/wire_output_acd_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/a0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/a0c0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[43](4), \rand_bit_cycle1[44](3), \sbox_input_share1[4](3), \sbox_input_share1[5](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[37](3)] -log10(p) = 3.64049 --> OKAY
@[\output_sbox_share1[5](4), \first_module/wire_output_d_stage1_share1(5)] ==> [\first_module/output_d_stage1_share1(5), \rand_bit_cycle2[4](5), sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4)] -log10(p) = 3.63839 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \first_module/b0c0_stage1_share1(3)] ==> [\rand_bit_cycle1[20](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 3.63316 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(2), \first_module/wire_output_abcd_stage1_share1(3)] ==> [\first_module/a0b0_stage1_share1_reg(3), \first_module/a0c0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/b0c0_stage1_share1_reg(3), \first_module/b0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/a0b0c0_stage1_share1_reg(3), \first_module/a0b0d0_stage1_share1_reg(3), \first_module/a0c0d0_stage1_share1_reg(3), \first_module/b0c0d0_stage1_share1_reg(3), \first_module/a0b0c0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[15](3), \first_module/b0c0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/c0d0_stage1_share2_reg(2), \first_module/b0c0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[29](2)] -log10(p) = 3.63079 --> OKAY
@[\first_module/wire_output_a_stage1_share1(3), \secon_module/wire_output_abc_stage1_share3(5)] ==> [\rand_bit_cycle2[41](5), \rand_bit_cycle2[56](5), \first_module/output_a_stage1_share1(3), \rand_bit_cycle2[1](3)] -log10(p) = 3.6217 --> OKAY
@[\secon_module/b_pipelined_share2_reg(2), \first_module/wire_output_acd_stage1_share2(3)] ==> [\first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[28](3), \secon_module/b_pipelined_share2_reg(2)] -log10(p) = 3.61868 --> OKAY
@[\output_sbox_share1[5](4), \secon_module/wire_output_abd_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/b0d0_stage1_share2_reg(4), \secon_module/a0b0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[57](4), sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4)] -log10(p) = 3.61403 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), N44(4)] ==> [\rand_bit_cycle3[20](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.61362 --> OKAY
@[\first_module/b0c0_stage1_share1(1), \secon_module/wire_output_bcd_stage1_share1(1)] ==> [\secon_module/b0c0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/c0d0_stage1_share1_reg(1), \secon_module/b0c0d0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[44](1), \rand_bit_cycle1[20](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.61298 --> OKAY
@[\output_sbox_share1[1](2), \secon_module/wire_output_acd_stage1_share1(2)] ==> [\secon_module/a0c0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/a0c0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[43](2), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.60695 --> OKAY
@[N35(3), N48(3)] ==> [\rand_bit_cycle3[22](3), \rand_bit_cycle3[16](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.60404 --> OKAY
@[N3(3), \output_sbox_share3[5](5)] ==> [sbox_out_num5_domain_9_reg(5), sbox_out_num5_domain_8_reg(5), sbox_out_num5_domain_7_reg(5), \rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.59852 --> OKAY
@[\first_module/wire_output_a_stage1_share3(4), N6(5)] ==> [\rand_bit_cycle3[3](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \rand_bit_cycle2[1](4), \rand_bit_cycle2[16](4)] -log10(p) = 3.59791 --> OKAY
@[\secon_module/wire_output_ac_stage1_share1(2), \secon_module/a_share2(4)] ==> [\sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[36](2)] -log10(p) = 3.59672 --> OKAY
@[\first_module/wire_output_c_stage1_share1(2), \first_module/a0b0d0_stage1_share1(2)] ==> [\rand_bit_cycle1[24](2), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[12](2), \first_module/output_c_stage1_share1(2), \rand_bit_cycle2[3](2)] -log10(p) = 3.59664 --> OKAY
@[\output_sbox_share1[7](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num7_domain_3_reg(1), sbox_out_num7_domain_2_reg(1), sbox_out_num7_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[6](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num6_domain_3_reg(1), sbox_out_num6_domain_2_reg(1), sbox_out_num6_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[5](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num5_domain_3_reg(1), sbox_out_num5_domain_2_reg(1), sbox_out_num5_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[4](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num4_domain_3_reg(1), sbox_out_num4_domain_2_reg(1), sbox_out_num4_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[3](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num3_domain_3_reg(1), sbox_out_num3_domain_2_reg(1), sbox_out_num3_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[2](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num2_domain_3_reg(1), sbox_out_num2_domain_2_reg(1), sbox_out_num2_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[1](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num1_domain_3_reg(1), sbox_out_num1_domain_2_reg(1), sbox_out_num1_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share1[0](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num0_domain_3_reg(1), sbox_out_num0_domain_2_reg(1), sbox_out_num0_domain_1_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[7](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num7_domain_6_reg(1), sbox_out_num7_domain_5_reg(1), sbox_out_num7_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[6](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num6_domain_6_reg(1), sbox_out_num6_domain_5_reg(1), sbox_out_num6_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[5](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num5_domain_6_reg(1), sbox_out_num5_domain_5_reg(1), sbox_out_num5_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[4](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num4_domain_6_reg(1), sbox_out_num4_domain_5_reg(1), sbox_out_num4_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[3](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num3_domain_6_reg(1), sbox_out_num3_domain_5_reg(1), sbox_out_num3_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[2](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num2_domain_6_reg(1), sbox_out_num2_domain_5_reg(1), sbox_out_num2_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[1](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num1_domain_6_reg(1), sbox_out_num1_domain_5_reg(1), sbox_out_num1_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share2[0](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num0_domain_6_reg(1), sbox_out_num0_domain_5_reg(1), sbox_out_num0_domain_4_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[7](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num7_domain_9_reg(1), sbox_out_num7_domain_8_reg(1), sbox_out_num7_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[6](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num6_domain_9_reg(1), sbox_out_num6_domain_8_reg(1), sbox_out_num6_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[5](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num5_domain_9_reg(1), sbox_out_num5_domain_8_reg(1), sbox_out_num5_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[4](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num4_domain_9_reg(1), sbox_out_num4_domain_8_reg(1), sbox_out_num4_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[3](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num3_domain_9_reg(1), sbox_out_num3_domain_8_reg(1), sbox_out_num3_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[2](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num2_domain_9_reg(1), sbox_out_num2_domain_8_reg(1), sbox_out_num2_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[1](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num1_domain_9_reg(1), sbox_out_num1_domain_8_reg(1), sbox_out_num1_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\output_sbox_share3[0](1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), sbox_out_num0_domain_9_reg(1), sbox_out_num0_domain_8_reg(1), sbox_out_num0_domain_7_reg(1)] -log10(p) = 3.59092 --> OKAY
@[inner_plus_cross_module_equation_num7_domain_5(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.59092 --> OKAY
@[inner_plus_cross_module_equation_num7_domain_9(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[N39(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\first_module/d_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \first_module/d_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\first_module/c_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \first_module/c_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\first_module/b_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \first_module/b_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\first_module/a_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \first_module/a_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\secon_module/d_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/d_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\secon_module/c_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/c_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\secon_module/b_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/b_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\secon_module/a_pipelined_share2_reg(1), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2), \secon_module/a_pipelined_share2_reg(1)] -log10(p) = 3.59092 --> OKAY
@[\first_module/wire_output_acd_stage1_share2(1), \first_module/wire_output_d_stage1_share1(5)] ==> [\first_module/output_d_stage1_share1(5), \rand_bit_cycle2[4](5), \first_module/a0c0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/a0c0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[28](1)] -log10(p) = 3.58815 --> OKAY
@[\first_module/wire_output_ad_stage1_share2(2), \first_module/wire_output_bcd_stage1_share2(3)] ==> [\first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[29](3), \first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2)] -log10(p) = 3.58772 --> OKAY
@[\output_sbox_share3[6](2), \first_module/wire_output_bd_stage1_share2(5)] ==> [\first_module/b0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[24](5), sbox_out_num6_domain_9_reg(2), sbox_out_num6_domain_8_reg(2), sbox_out_num6_domain_7_reg(2)] -log10(p) = 3.58701 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(1), \secon_module/c_pipelined_share2_reg(2)] ==> [\secon_module/c_pipelined_share2_reg(2), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0c0_stage1_share1_reg(1), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/a0b0c0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[41](1)] -log10(p) = 3.58452 --> OKAY
@[\output_sbox_share3[3](5), \first_module/wire_output_d_stage1_share1(5)] ==> [\first_module/output_d_stage1_share1(5), \rand_bit_cycle2[4](5), sbox_out_num3_domain_9_reg(5), sbox_out_num3_domain_8_reg(5), sbox_out_num3_domain_7_reg(5)] -log10(p) = 3.5835 --> OKAY
@[inner_plus_cross_module_equation_num4_domain_1(2), \first_module/b_share2(3)] ==> [\sbox_input_share3[1](3), \rand_bit_cycle1[6](3), \rand_bit_cycle1[2](3), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.58165 --> OKAY
@[\output_sbox_share1[3](3), N3(3)] ==> [\rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), sbox_out_num3_domain_3_reg(3), sbox_out_num3_domain_2_reg(3), sbox_out_num3_domain_1_reg(3)] -log10(p) = 3.57446 --> OKAY
@[N2(2), N19(3)] ==> [\rand_bit_cycle3[9](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), \rand_bit_cycle3[2](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.57199 --> OKAY
@[\output_sbox_share2[7](2), \first_module/a_pipelined_share2_reg(5)] ==> [\first_module/a_pipelined_share2_reg(5), sbox_out_num7_domain_6_reg(2), sbox_out_num7_domain_5_reg(2), sbox_out_num7_domain_4_reg(2)] -log10(p) = 3.55451 --> OKAY
@[\first_module/wire_output_b_stage1_share2(4), \secon_module/b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[47](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \first_module/b_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[17](4)] -log10(p) = 3.55139 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(4), \secon_module/wire_output_bcd_stage1_share2(5)] ==> [\secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5), \first_module/a0b0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[12](4)] -log10(p) = 3.5503 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(1), \secon_module/a0b0_stage1_share1(3)] ==> [\rand_bit_cycle1[44](3), \sbox_input_share1[4](3), \sbox_input_share1[5](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[37](3), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[38](1)] -log10(p) = 3.54875 --> OKAY
@[\first_module/a0_stage1_share1(2), \secon_module/wire_output_b_stage1_share2(3)] ==> [\secon_module/b_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[47](3), \rand_bit_cycle1[13](2), \sbox_input_share1[0](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[9](2)] -log10(p) = 3.5483 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(4), \first_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[5](5), \rand_bit_cycle2[20](5), \rand_bit_cycle2[37](4), \rand_bit_cycle2[52](4)] -log10(p) = 3.54544 --> OKAY
@[\first_module/wire_output_ac_stage1_share1(3), \secon_module/b0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[48](3), \sbox_input_share1[5](3), \sbox_input_share1[7](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[39](3), \first_module/a0c0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[6](3)] -log10(p) = 3.53294 --> OKAY
@[\first_module/c_share2(1), \secon_module/b0c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[53](3), \sbox_input_share1[5](3), \sbox_input_share1[6](3), \sbox_input_share1[7](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[38](3), \rand_bit_cycle1[39](3), \sbox_input_share3[2](1), \rand_bit_cycle1[7](1), \rand_bit_cycle1[3](1)] -log10(p) = 3.53021 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(4), \secon_module/a_share2(4)] ==> [\sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4), \rand_bit_cycle2[45](4), \rand_bit_cycle2[60](4)] -log10(p) = 3.52732 --> OKAY
@[\secon_module/wire_output_b_stage1_share2(1), N3(3)] ==> [\rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/b_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \rand_bit_cycle2[47](1)] -log10(p) = 3.52703 --> OKAY
@[\secon_module/d_pipelined_share2_reg(3), \secon_module/wire_output_ad_stage1_share1(4)] ==> [\secon_module/a0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[37](4), \secon_module/d_pipelined_share2_reg(3)] -log10(p) = 3.52697 --> OKAY
@[\first_module/a0b0_stage1_share1(3), \first_module/wire_output_abc_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[11](4), \rand_bit_cycle1[17](3), \sbox_input_share1[0](3), \sbox_input_share1[1](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[10](3)] -log10(p) = 3.52609 --> OKAY
@[\first_module/c_share1(2), \first_module/a_share2(5)] ==> [\sbox_input_share3[0](5), \rand_bit_cycle1[5](5), \rand_bit_cycle1[1](5), \sbox_input_share2[2](2), \rand_bit_cycle1[7](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.52372 --> OKAY
@[N35(3), \secon_module/b_pipelined_share2_reg(4)] ==> [\secon_module/b_pipelined_share2_reg(4), \rand_bit_cycle3[16](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.52204 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1)] -log10(p) = 3.51769 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(1), N3(3)] ==> [\rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \first_module/b0c0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[8](1)] -log10(p) = 3.51546 --> OKAY
@[\first_module/wire_output_ac_stage1_share2(5), \secon_module/wire_output_b_stage1_share1(5)] ==> [\secon_module/output_b_stage1_share1(5), \rand_bit_cycle2[32](5), \first_module/a0c0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[21](5)] -log10(p) = 3.51122 --> OKAY
@[\first_module/wire_output_a_stage1_share3(2), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[1](2), \rand_bit_cycle2[16](2), \rand_bit_cycle2[22](2)] -log10(p) = 3.51088 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(4), \first_module/wire_output_ad_stage1_share1(4)] ==> [\first_module/a0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/b0c0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/c0d0_stage1_share2_reg(4), \first_module/b0c0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[7](4), \rand_bit_cycle2[29](4)] -log10(p) = 3.51015 --> OKAY
@[N0(5), \secon_module/wire_output_bd_stage1_share2(5)] ==> [\secon_module/b0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[54](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5)] -log10(p) = 3.49529 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(4), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \rand_bit_cycle2[36](4), \rand_bit_cycle2[51](4)] -log10(p) = 3.49468 --> OKAY
@[\secon_module/wire_output_ab_stage1_share2(3), N24(5)] ==> [\rand_bit_cycle3[11](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3)] -log10(p) = 3.49373 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(1), \first_module/wire_output_abcd_stage1_share3(2)] ==> [\rand_bit_cycle2[15](2), \rand_bit_cycle2[30](2), \first_module/a0b0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/b0d0_stage1_share1_reg(1), \first_module/a0b0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_b_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[12](1)] -log10(p) = 3.4936 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(4), N22(5)] ==> [\rand_bit_cycle3[10](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \rand_bit_cycle2[36](4), \rand_bit_cycle2[51](4)] -log10(p) = 3.48875 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \secon_module/wire_output_d_stage1_share2(3)] ==> [\secon_module/d_pipelined_share1_reg(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[49](3), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 3.48644 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(1), \secon_module/wire_output_bcd_stage1_share1(2)] ==> [\secon_module/b0c0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/b0c0d0_stage1_share1_reg(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[44](2), \first_module/b0c0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[8](1)] -log10(p) = 3.48297 --> OKAY
@[\first_module/b0c0_stage1_share1(2), \output_sbox_share1[2](5)] ==> [sbox_out_num2_domain_3_reg(5), sbox_out_num2_domain_2_reg(5), sbox_out_num2_domain_1_reg(5), \rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.48166 --> OKAY
@[N47(4), N29(5)] ==> [\rand_bit_cycle3[15](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \rand_bit_cycle3[23](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.47576 --> OKAY
