.. _table_spi_nandflash_registers:
.. table:: SPI NANDFLASH Registers Overview
	:widths: 2 1 2

	+----------------------+---------+------------------------------------+
	| Name                 | Address | Description                        |
	|                      | Offset  |                                    |
	+======================+=========+====================================+
	| reg_ctrl             | 0x000   | transmission control               |
	+----------------------+---------+------------------------------------+
	| reg_timing_ctrl      | 0x004   | timing control                     |
	+----------------------+---------+------------------------------------+
	| reg_trx_size         | 0x008   | number of content size             |
	+----------------------+---------+------------------------------------+
	| reg_int_en           | 0x010   | interrupt enable                   |
	+----------------------+---------+------------------------------------+
	| reg_int_clr          | 0x014   | interrupt clear                    |
	+----------------------+---------+------------------------------------+
	| reg_int_sts          | 0x01c   | interrupt status                   |
	+----------------------+---------+------------------------------------+
	| reg_cont0            | 0x030   | content 0                          |
	+----------------------+---------+------------------------------------+
	| reg_cont1            | 0x034   | content 1                          |
	+----------------------+---------+------------------------------------+
	| reg_cmplt_cnt        | 0x058   | number of transferred bytes        |
	+----------------------+---------+------------------------------------+
	| reg_tx_data          | 0x060   | tx data                            |
	+----------------------+---------+------------------------------------+
	| reg_rx_data          | 0x064   | rx data                            |
	+----------------------+---------+------------------------------------+
