/* This file is autogenerated */
#ifndef __NV_HEADER_535_113_01__
#define __NV_HEADER_535_113_01__ 1
#define __NV_VERSION__ 535.113.01

#define NvU32_535_113_01 NvU32
#define NvU64_535_113_01 NvU64
#define NvU16_535_113_01 NvU16
#define NvU8_535_113_01 NvU8
#define NvBool_535_113_01 NvBool
#define char_535_113_01 char
#define NvHandle_535_113_01 NvHandle

typedef struct NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS_535_113_01 {
    NvU32_535_113_01    BoardID;
    char_535_113_01    chipSKU[4];
    char_535_113_01    chipSKUMod[2];
    char_535_113_01    project[5];
    char_535_113_01    projectSKU[5];
    char_535_113_01    CDP[6];
    char_535_113_01    projectSKUMod[2];
    NvU32_535_113_01    businessCycle;
} NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS_535_113_01;

typedef struct NV2080_CTRL_CE_GET_FAULT_METHOD_BUFFER_SIZE_PARAMS_535_113_01 {
    NvU32_535_113_01    size;
} NV2080_CTRL_CE_GET_FAULT_METHOD_BUFFER_SIZE_PARAMS_535_113_01;

#define NV2080_CTRL_CMD_CE_GET_FAULT_METHOD_BUFFER_SIZE_535_113_01 0x20802a08

#define NV2080_CTRL_CMD_EVENT_SET_NOTIFICATION_535_113_01 0x20800301

typedef struct NV2080_CTRL_EVENT_SET_NOTIFICATION_PARAMS_535_113_01 {
    NvU32_535_113_01    event;
    NvU32_535_113_01    action;
    NvBool_535_113_01    bNotifyState;
    NvU32_535_113_01    info32;
    NvU16_535_113_01    info16;
} NV2080_CTRL_EVENT_SET_NOTIFICATION_PARAMS_535_113_01;

#define NV2080_CTRL_EVENT_SET_NOTIFICATION_ACTION_REPEAT_535_113_01 0x00000002

typedef struct NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO_535_113_01 {
    NvU64_535_113_01    base;
    NvU64_535_113_01    limit;
    NvU64_535_113_01    reserved;
    NvU32_535_113_01    performance;
    NvBool_535_113_01    supportCompressed;
    NvBool_535_113_01    supportISO;
    NvBool_535_113_01    bProtected;
    NV2080_CTRL_CMD_FB_GET_FB_REGION_SURFACE_MEM_TYPE_FLAG_535_113_01    blackList;
} NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO_535_113_01;

typedef struct NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS_535_113_01 {
    NvU32_535_113_01    numFBRegions;
    NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO_535_113_01    fbRegion[16];
} NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS_535_113_01;

#define NV2080_CTRL_CMD_FIFO_GET_DEVICE_INFO_TABLE_535_113_01 0x20801112

typedef struct NV2080_CTRL_FIFO_DEVICE_ENTRY_535_113_01 {
    NvU32_535_113_01    engineData[16];
    NvU32_535_113_01    pbdmaIds[2];
    NvU32_535_113_01    pbdmaFaultIds[2];
    NvU32_535_113_01    numPbdmas;
    char_535_113_01    engineName[16];
} NV2080_CTRL_FIFO_DEVICE_ENTRY_535_113_01;

typedef struct NV2080_CTRL_FIFO_GET_DEVICE_INFO_TABLE_PARAMS_535_113_01 {
    NvU32_535_113_01    baseIndex;
    NvU32_535_113_01    numEntries;
    NvBool_535_113_01    bMore;
    NV2080_CTRL_FIFO_DEVICE_ENTRY_535_113_01    entries[32];
} NV2080_CTRL_FIFO_GET_DEVICE_INFO_TABLE_PARAMS_535_113_01;

typedef struct NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_535_113_01 {
    NvU32_535_113_01    engineType;
    NvHandle_535_113_01    hClient;
    NvU32_535_113_01    ChID;
    NvHandle_535_113_01    hChanClient;
    NvHandle_535_113_01    hObject;
    NvHandle_535_113_01    hVirtMemory;
    NvU64_535_113_01    virtAddress;
    NvU64_535_113_01    size;
    NvU32_535_113_01    entryCount;
    NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_535_113_01    promoteEntry[16];
} NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_535_113_01;

typedef struct NV2080_CTRL_GPU_GET_FERMI_GPC_INFO_PARAMS_535_113_01 {
    NvU32_535_113_01    gpcMask;
} NV2080_CTRL_GPU_GET_FERMI_GPC_INFO_PARAMS_535_113_01;

typedef struct NV2080_CTRL_GPU_GET_FERMI_TPC_INFO_PARAMS_535_113_01 {
    NvU32_535_113_01    gpcId;
    NvU32_535_113_01    tpcMask;
} NV2080_CTRL_GPU_GET_FERMI_TPC_INFO_PARAMS_535_113_01;

#endif
