{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701809973016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701809973020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:59:32 2023 " "Processing started: Tue Dec 05 15:59:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701809973020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809973020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7part1 -c lab7part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7part1 -c lab7part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809973020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701809973421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701809973421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file background_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background_ram " "Found entity 1: Background_ram" {  } { { "Background_ram.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Background_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kbDecoder.v(11) " "Verilog HDL information at kbDecoder.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701809979095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdecoder.v 2 2 " "Found 2 design units, including 2 entities, in source file kbdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 kbDecoder " "Found entity 1: kbDecoder" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979098 ""} { "Info" "ISGN_ENTITY_NAME" "2 PS2_Demo " "Found entity 2: PS2_Demo" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block_with_adder " "Found entity 1: memory_block_with_adder" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file imagebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagebuffer " "Found entity 1: imagebuffer" {  } { { "imagebuffer.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/imagebuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "home.v " "Can't analyze file -- file home.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701809979106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "done.v 1 1 " "Found 1 design units, including 1 entities, in source file done.v" { { "Info" "ISGN_ENTITY_NAME" "1 done " "Found entity 1: done" {  } { { "done.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979108 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "db.v(249) " "Verilog HDL syntax warning at db.v(249): extra block comment delimiter characters /* within block comment" {  } { { "db.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db.v" 249 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1701809979112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db.v 1 1 " "Found 1 design units, including 1 entities, in source file db.v" { { "Info" "ISGN_ENTITY_NAME" "1 db " "Found entity 1: db" {  } { { "db.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979120 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "fill2 fill2.v(44) " "Verilog Module Declaration warning at fill2.v(44): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"fill2\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 44 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill2.v 2 2 " "Found 2 design units, including 2 entities, in source file fill2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill2 " "Found entity 1: fill2" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979124 ""} { "Info" "ISGN_ENTITY_NAME" "2 load_background " "Found entity 2: load_background" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979137 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 part2.v(724) " "Verilog HDL Expression warning at part2.v(724): truncated literal to match 3 bits" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 724 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701809979139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 6 6 " "Found 6 design units, including 6 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979144 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979144 ""} { "Info" "ISGN_ENTITY_NAME" "3 data " "Found entity 3: data" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979144 ""} { "Info" "ISGN_ENTITY_NAME" "4 hexlength " "Found entity 4: hexlength" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979144 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979144 ""} { "Info" "ISGN_ENTITY_NAME" "6 memory " "Found entity 6: memory" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KD.v(51) " "Verilog HDL information at KD.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "KD.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701809979148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd.v 1 1 " "Found 1 design units, including 1 entities, in source file kd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDecoder " "Found entity 1: KeyDecoder" {  } { { "KD.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "db2.v(83) " "Verilog HDL information at db2.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "db2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db2.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701809979154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db2.v 1 1 " "Found 1 design units, including 1 entities, in source file db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 db2 " "Found entity 1: db2" {  } { { "db2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading.v 1 1 " "Found 1 design units, including 1 entities, in source file loading.v" { { "Info" "ISGN_ENTITY_NAME" "1 loading " "Found entity 1: loading" {  } { { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979158 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/kbDecoder.v " "Can't analyze file -- file output_files/kbDecoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701809979160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadingbackground.v 1 1 " "Found 1 design units, including 1 entities, in source file loadingbackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadingbackground " "Found entity 1: loadingbackground" {  } { { "loadingbackground.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loadingbackground.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio_Example " "Found entity 1: DE1_SoC_Audio_Example" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "image_write_address db.v(75) " "Verilog HDL Implicit Net warning at db.v(75): created implicit net for \"image_write_address\"" {  } { { "db.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done fill2.v(187) " "Verilog HDL Implicit Net warning at fill2.v(187): created implicit net for \"done\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn part2.v(171) " "Verilog HDL Implicit Net warning at part2.v(171): created implicit net for \"resetn\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 part2.v(172) " "Verilog HDL Implicit Net warning at part2.v(172): created implicit net for \"CLOCK_50\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x part2.v(173) " "Verilog HDL Implicit Net warning at part2.v(173): created implicit net for \"x\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y part2.v(174) " "Verilog HDL Implicit Net warning at part2.v(174): created implicit net for \"y\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour part2.v(175) " "Verilog HDL Implicit Net warning at part2.v(175): created implicit net for \"colour\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done part2.v(177) " "Verilog HDL Implicit Net warning at part2.v(177): created implicit net for \"done\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 KD.v(135) " "Verilog HDL Implicit Net warning at KD.v(135): created implicit net for \"CLOCK_50\"" {  } { { "KD.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enable test.v(26) " "Verilog HDL Implicit Net warning at test.v(26): created implicit net for \"write_enable\"" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill2 " "Elaborating entity \"fill2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701809979318 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR fill2.v(116) " "Output port \"LEDR\" at fill2.v(116) has no driver" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701809979319 "|fill2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "received_data fill2.v(117) " "Output port \"received_data\" at fill2.v(117) has no driver" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701809979319 "|fill2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write fill2.v(118) " "Output port \"write\" at fill2.v(118) has no driver" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701809979319 "|fill2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "fill2.v" "VGA" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE loading.mif " "Parameter \"INIT_FILE\" = \"loading.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979357 ""}  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809979357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndm1 " "Found entity 1: altsyncram_ndm1" {  } { { "db/altsyncram_ndm1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated " "Elaborating entity \"altsyncram_ndm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_ndm1.tdf" "decode2" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_ndm1.tdf" "rden_decode_b" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ndm1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_ndm1.tdf" "mux3" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979515 ""}  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809979515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:inputsfromKB " "Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:inputsfromKB\"" {  } { { "fill2.v" "inputsfromKB" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pressingSig kbDecoder.v(96) " "Verilog HDL or VHDL warning at kbDecoder.v(96): object \"pressingSig\" assigned a value but never read" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701809979556 "|fill2|PS2_Demo:inputsfromKB"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kbDecoder.v(121) " "Verilog HDL Case Statement warning at kbDecoder.v(121): incomplete case statement has no default case item" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701809979556 "|fill2|PS2_Demo:inputsfromKB"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "kbDecoder.v(121) " "Verilog HDL Case Statement information at kbDecoder.v(121): all case item expressions in this case statement are onehot" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701809979556 "|fill2|PS2_Demo:inputsfromKB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "last_data_en kbDecoder.v(71) " "Output port \"last_data_en\" at kbDecoder.v(71) has no driver" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701809979556 "|fill2|PS2_Demo:inputsfromKB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Demo:inputsfromKB\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Demo:inputsfromKB\|PS2_Controller:PS2\"" {  } { { "kbDecoder.v" "PS2" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Demo:inputsfromKB\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Demo:inputsfromKB\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Demo:inputsfromKB\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Demo:inputsfromKB\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbDecoder kbDecoder:kd " "Elaborating entity \"kbDecoder\" for hierarchy \"kbDecoder:kd\"" {  } { { "fill2.v" "kd" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979561 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kbDecoder.v(18) " "Verilog HDL Case Statement warning at kbDecoder.v(18): incomplete case statement has no default case item" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iADirection kbDecoder.v(11) " "Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable \"iADirection\", which holds its previous value in one or more paths through the always construct" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d kbDecoder.v(11) " "Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iBDirection kbDecoder.v(11) " "Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable \"iBDirection\", which holds its previous value in one or more paths through the always construct" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w kbDecoder.v(11) " "Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a kbDecoder.v(11) " "Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s kbDecoder.v(11) " "Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start kbDecoder.v(7) " "Output port \"start\" at kbDecoder.v(7) has no driver" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s kbDecoder.v(11) " "Inferred latch for \"s\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a kbDecoder.v(11) " "Inferred latch for \"a\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w kbDecoder.v(11) " "Inferred latch for \"w\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBDirection\[0\] kbDecoder.v(11) " "Inferred latch for \"iBDirection\[0\]\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iBDirection\[1\] kbDecoder.v(11) " "Inferred latch for \"iBDirection\[1\]\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d kbDecoder.v(11) " "Inferred latch for \"d\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iADirection\[0\] kbDecoder.v(11) " "Inferred latch for \"iADirection\[0\]\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iADirection\[1\] kbDecoder.v(11) " "Inferred latch for \"iADirection\[1\]\" at kbDecoder.v(11)" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979562 "|fill2|kbDecoder:kd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project project:p2 " "Elaborating entity \"project\" for hierarchy \"project:p2\"" {  } { { "fill2.v" "p2" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory project:p2\|memory:m0 " "Elaborating entity \"memory\" for hierarchy \"project:p2\|memory:m0\"" {  } { { "part2.v" "m0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram project:p2\|memory:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"project:p2\|memory:m0\|altsyncram:altsyncram_component\"" {  } { { "part2.v" "altsyncram_component" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project:p2\|memory:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"project:p2\|memory:m0\|altsyncram:altsyncram_component\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 948 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project:p2\|memory:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"project:p2\|memory:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979580 ""}  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 948 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809979580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aem1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aem1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aem1 " "Found entity 1: altsyncram_aem1" {  } { { "db/altsyncram_aem1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_aem1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aem1 project:p2\|memory:m0\|altsyncram:altsyncram_component\|altsyncram_aem1:auto_generated " "Elaborating entity \"altsyncram_aem1\" for hierarchy \"project:p2\|memory:m0\|altsyncram:altsyncram_component\|altsyncram_aem1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control project:p2\|control:c0 " "Elaborating entity \"control\" for hierarchy \"project:p2\|control:c0\"" {  } { { "part2.v" "c0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_enable part2.v(153) " "Verilog HDL or VHDL warning at part2.v(153): object \"write_enable\" assigned a value but never read" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701809979629 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part2.v(305) " "Verilog HDL Case Statement warning at part2.v(305): case item expression covers a value already covered by a previous case item" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 305 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701809979630 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(383) " "Verilog HDL assignment warning at part2.v(383): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(384) " "Verilog HDL assignment warning at part2.v(384): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(390) " "Verilog HDL assignment warning at part2.v(390): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(391) " "Verilog HDL assignment warning at part2.v(391): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(392) " "Verilog HDL assignment warning at part2.v(392): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(395) " "Verilog HDL assignment warning at part2.v(395): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(396) " "Verilog HDL assignment warning at part2.v(396): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979631 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(397) " "Verilog HDL assignment warning at part2.v(397): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(398) " "Verilog HDL assignment warning at part2.v(398): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(401) " "Verilog HDL assignment warning at part2.v(401): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(402) " "Verilog HDL assignment warning at part2.v(402): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(403) " "Verilog HDL assignment warning at part2.v(403): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(404) " "Verilog HDL assignment warning at part2.v(404): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(412) " "Verilog HDL assignment warning at part2.v(412): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(413) " "Verilog HDL assignment warning at part2.v(413): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979632 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(419) " "Verilog HDL assignment warning at part2.v(419): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(420) " "Verilog HDL assignment warning at part2.v(420): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(426) " "Verilog HDL assignment warning at part2.v(426): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(427) " "Verilog HDL assignment warning at part2.v(427): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(434) " "Verilog HDL assignment warning at part2.v(434): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(435) " "Verilog HDL assignment warning at part2.v(435): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(439) " "Verilog HDL assignment warning at part2.v(439): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(443) " "Verilog HDL assignment warning at part2.v(443): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(461) " "Verilog HDL assignment warning at part2.v(461): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(467) " "Verilog HDL assignment warning at part2.v(467): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(499) " "Verilog HDL assignment warning at part2.v(499): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(501) " "Verilog HDL assignment warning at part2.v(501): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(504) " "Verilog HDL assignment warning at part2.v(504): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(508) " "Verilog HDL assignment warning at part2.v(508): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979633 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part2.v(552) " "Verilog HDL assignment warning at part2.v(552): truncated value with size 32 to match size of target (26)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979634 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part2.v(573) " "Verilog HDL Case Statement warning at part2.v(573): case item expression covers a value already covered by a previous case item" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 573 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701809979634 "|fill2|project:p2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 project:p2\|control:c0\|part2:p " "Elaborating entity \"part2\" for hierarchy \"project:p2\|control:c0\|part2:p\"" {  } { { "part2.v" "p" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_enable test.v(26) " "Verilog HDL or VHDL warning at test.v(26): object \"write_enable\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701809979666 "|fill2|project:p2|control:c0|part2:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(60) " "Verilog HDL assignment warning at test.v(60): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979666 "|fill2|project:p2|control:c0|part2:p"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oPlot test.v(17) " "Output port \"oPlot\" at test.v(17) has no driver" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701809979666 "|fill2|project:p2|control:c0|part2:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loading project:p2\|control:c0\|part2:p\|loading:on " "Elaborating entity \"loading\" for hierarchy \"project:p2\|control:c0\|part2:p\|loading:on\"" {  } { { "test.v" "on" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\"" {  } { { "loading.v" "altsyncram_component" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\"" {  } { { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component " "Instantiated megafunction \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file loading.mif " "Parameter \"init_file\" = \"loading.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979677 ""}  } { { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809979677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlf1 " "Found entity 1: altsyncram_mlf1" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlf1 project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated " "Elaborating entity \"altsyncram_mlf1\" for hierarchy \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data project:p2\|data:d0 " "Elaborating entity \"data\" for hierarchy \"project:p2\|data:d0\"" {  } { { "part2.v" "d0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(640) " "Verilog HDL assignment warning at part2.v(640): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979728 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(649) " "Verilog HDL assignment warning at part2.v(649): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979728 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(668) " "Verilog HDL assignment warning at part2.v(668): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979728 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(669) " "Verilog HDL assignment warning at part2.v(669): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(673) " "Verilog HDL assignment warning at part2.v(673): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(676) " "Verilog HDL assignment warning at part2.v(676): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(680) " "Verilog HDL assignment warning at part2.v(680): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(700) " "Verilog HDL assignment warning at part2.v(700): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(704) " "Verilog HDL assignment warning at part2.v(704): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(718) " "Verilog HDL assignment warning at part2.v(718): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(719) " "Verilog HDL assignment warning at part2.v(719): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(726) " "Verilog HDL assignment warning at part2.v(726): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(729) " "Verilog HDL assignment warning at part2.v(729): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(733) " "Verilog HDL assignment warning at part2.v(733): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(784) " "Verilog HDL assignment warning at part2.v(784): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 part2.v(787) " "Verilog HDL assignment warning at part2.v(787): truncated value with size 32 to match size of target (15)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(790) " "Verilog HDL assignment warning at part2.v(790): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(794) " "Verilog HDL assignment warning at part2.v(794): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979729 "|fill2|project:p2|data:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexlength project:p2\|hexlength:hexy0 " "Elaborating entity \"hexlength\" for hierarchy \"project:p2\|hexlength:hexy0\"" {  } { { "part2.v" "hexy0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(827) " "Verilog HDL assignment warning at part2.v(827): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979761 "|fill2|project:p2|hexlength:hexy0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(828) " "Verilog HDL assignment warning at part2.v(828): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979761 "|fill2|project:p2|hexlength:hexy0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(829) " "Verilog HDL assignment warning at part2.v(829): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979762 "|fill2|project:p2|hexlength:hexy0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(830) " "Verilog HDL assignment warning at part2.v(830): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979762 "|fill2|project:p2|hexlength:hexy0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder project:p2\|hexlength:hexy0\|hex_decoder:h1 " "Elaborating entity \"hex_decoder\" for hierarchy \"project:p2\|hexlength:hexy0\|hex_decoder:h1\"" {  } { { "part2.v" "h1" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_Audio_Example DE1_SoC_Audio_Example:aud " "Elaborating entity \"DE1_SoC_Audio_Example\" for hierarchy \"DE1_SoC_Audio_Example:aud\"" {  } { { "fill2.v" "aud" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE1_SoC_Audio_Example.v(128) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(128): truncated value with size 32 to match size of target (26)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979774 "|fill2|DE1_SoC_Audio_Example:aud"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE1_SoC_Audio_Example.v(133) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(133): truncated value with size 32 to match size of target (26)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979774 "|fill2|DE1_SoC_Audio_Example:aud"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE1_SoC_Audio_Example.v(138) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(138): truncated value with size 32 to match size of target (26)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979774 "|fill2|DE1_SoC_Audio_Example:aud"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 DE1_SoC_Audio_Example.v(168) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(168): truncated value with size 32 to match size of target (19)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809979774 "|fill2|DE1_SoC_Audio_Example:aud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\"" {  } { { "DE1_SoC_Audio_Example.v" "Audio_Controller" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809979899 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809979899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809979979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809979979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809979982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809980009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809980009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809980044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809980044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809980075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809980075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809980106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809980106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809980514 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809980514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/audio_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809980548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809980548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf DE1_SoC_Audio_Example:aud\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"DE1_SoC_Audio_Example:aud\|avconf:avc\"" {  } { { "DE1_SoC_Audio_Example.v" "avc" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809980556 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809980556 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809980556 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701809980556 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809980557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809980557 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809980557 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701809980557 "|fill2|project:p2|control:c0|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a0 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a1 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a2 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a3 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a4 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a5 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a6 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a7 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a8 " "Synthesized away node \"project:p2\|data:d0\|loading:L0\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 813 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 117 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a0 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a1 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a2 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a3 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a4 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a5 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a6 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a7 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a8 " "Synthesized away node \"project:p2\|control:c0\|part2:p\|loading:on\|altsyncram:altsyncram_component\|altsyncram_mlf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mlf1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 81 0 0 } } { "test.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/test.v" 39 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 179 0 0 } } { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 100 0 0 } } { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809980700 "|fill2|project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701809980700 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701809980700 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE1_SoC_Audio_Example:aud\|avconf:avc\|Ram0 " "RAM logic \"DE1_SoC_Audio_Example:aud\|avconf:avc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "avconf/avconf.v" "Ram0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701809980905 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701809980905 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "project:p2\|hexlength:hexy0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"project:p2\|hexlength:hexy0\|Div0\"" {  } { { "part2.v" "Div0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 827 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809981430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "project:p2\|hexlength:hexy0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"project:p2\|hexlength:hexy0\|Mod0\"" {  } { { "part2.v" "Mod0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 828 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809981430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "project:p2\|hexlength:hexy0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"project:p2\|hexlength:hexy0\|Div1\"" {  } { { "part2.v" "Div1" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 829 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809981430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "project:p2\|hexlength:hexy0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"project:p2\|hexlength:hexy0\|Mod1\"" {  } { { "part2.v" "Mod1" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 830 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809981430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701809981430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project:p2\|hexlength:hexy0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"project:p2\|hexlength:hexy0\|lpm_divide:Div0\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 827 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809981464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project:p2\|hexlength:hexy0\|lpm_divide:Div0 " "Instantiated megafunction \"project:p2\|hexlength:hexy0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981464 ""}  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 827 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809981464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809981495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809981495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809981507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809981507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809981521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809981521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project:p2\|hexlength:hexy0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"project:p2\|hexlength:hexy0\|lpm_divide:Mod0\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 828 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809981533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project:p2\|hexlength:hexy0\|lpm_divide:Mod0 " "Instantiated megafunction \"project:p2\|hexlength:hexy0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701809981533 ""}  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 828 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701809981533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809981560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809981560 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701809981730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbDecoder:kd\|iBDirection\[1\] " "Latch kbDecoder:kd\|iBDirection\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:inputsfromKB\|last_data_received\[7\] " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB\|last_data_received\[7\]" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701809981752 ""}  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701809981752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbDecoder:kd\|iADirection\[1\] " "Latch kbDecoder:kd\|iADirection\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:inputsfromKB\|last_data_received\[7\] " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB\|last_data_received\[7\]" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701809981752 ""}  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701809981752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbDecoder:kd\|iBDirection\[0\] " "Latch kbDecoder:kd\|iBDirection\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:inputsfromKB\|last_data_received\[7\] " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB\|last_data_received\[7\]" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701809981752 ""}  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701809981752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbDecoder:kd\|iADirection\[0\] " "Latch kbDecoder:kd\|iADirection\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:inputsfromKB\|last_data_received\[7\] " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB\|last_data_received\[7\]" {  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701809981752 ""}  } { { "kbDecoder.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701809981752 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "write GND " "Pin \"write\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|write"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[0\] GND " "Pin \"received_data\[0\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[1\] GND " "Pin \"received_data\[1\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[2\] GND " "Pin \"received_data\[2\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[3\] GND " "Pin \"received_data\[3\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[4\] GND " "Pin \"received_data\[4\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[5\] GND " "Pin \"received_data\[5\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[6\] GND " "Pin \"received_data\[6\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[7\] GND " "Pin \"received_data\[7\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701809982187 "|fill2|received_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701809982187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701809982273 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701809982721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809982811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701809983190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809983190 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701809983244 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701809983244 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701809983250 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701809983250 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701809983327 "|fill2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701809983327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1721 " "Implemented 1721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701809983330 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701809983330 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701809983330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1453 " "Implemented 1453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701809983330 ""} { "Info" "ICUT_CUT_TM_RAMS" "153 " "Implemented 153 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701809983330 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701809983330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701809983330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701809983361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 15:59:43 2023 " "Processing ended: Tue Dec 05 15:59:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701809983361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701809983361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701809983361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809983361 ""}
