#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f9c77967890 .scope module, "sum4b_tb" "sum4b_tb" 2 4;
 .timescale -12 -12;
v0x5f9c779984e0_0 .var "A_tb", 3 0;
v0x5f9c779985c0_0 .var "B_tb", 3 0;
v0x5f9c77998660_0 .var "Ci_tb", 0 0;
S_0x5f9c779796d0 .scope begin, "TEST_CASE" "TEST_CASE" 2 34, 2 34 0, S_0x5f9c77967890;
 .timescale -12 -12;
S_0x5f9c779798b0 .scope module, "uut" "sum4b" 2 10, 3 3 0, S_0x5f9c77967890;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x5f9c77997d80_0 .net "A", 3 0, v0x5f9c779984e0_0;  1 drivers
v0x5f9c77997e80_0 .net "B", 3 0, v0x5f9c779985c0_0;  1 drivers
v0x5f9c77997f60_0 .net "C0", 0 0, L_0x5f9c77998af0;  1 drivers
v0x5f9c77998050_0 .net "C1", 0 0, L_0x5f9c77999020;  1 drivers
v0x5f9c77998140_0 .net "C2", 0 0, L_0x5f9c779995c0;  1 drivers
v0x5f9c77998280_0 .net "Ci", 0 0, v0x5f9c77998660_0;  1 drivers
v0x5f9c77998320_0 .net "Co", 0 0, L_0x5f9c77999bf0;  1 drivers
v0x5f9c779983c0_0 .net "S", 3 0, L_0x5f9c77999ee0;  1 drivers
L_0x5f9c77998bb0 .part v0x5f9c779984e0_0, 0, 1;
L_0x5f9c77998ca0 .part v0x5f9c779985c0_0, 0, 1;
L_0x5f9c77999130 .part v0x5f9c779984e0_0, 1, 1;
L_0x5f9c779991d0 .part v0x5f9c779985c0_0, 1, 1;
L_0x5f9c779996d0 .part v0x5f9c779984e0_0, 2, 1;
L_0x5f9c77999800 .part v0x5f9c779985c0_0, 2, 1;
L_0x5f9c77999d50 .part v0x5f9c779984e0_0, 3, 1;
L_0x5f9c77999df0 .part v0x5f9c779985c0_0, 3, 1;
L_0x5f9c77999ee0 .concat8 [ 1 1 1 1], L_0x5f9c77998a50, L_0x5f9c77998f80, L_0x5f9c77999520, L_0x5f9c77999b50;
S_0x5f9c77975960 .scope module, "bit0" "sum1b" 3 15, 4 1 0, S_0x5f9c779798b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5f9c77998780 .functor XOR 1, L_0x5f9c77998bb0, L_0x5f9c77998ca0, C4<0>, C4<0>;
L_0x5f9c77998850 .functor AND 1, L_0x5f9c77998bb0, L_0x5f9c77998ca0, C4<1>, C4<1>;
L_0x5f9c77998990 .functor AND 1, v0x5f9c77998660_0, L_0x5f9c77998780, C4<1>, C4<1>;
L_0x5f9c77998a50 .functor XOR 1, v0x5f9c77998660_0, L_0x5f9c77998780, C4<0>, C4<0>;
L_0x5f9c77998af0 .functor OR 1, L_0x5f9c77998850, L_0x5f9c77998990, C4<0>, C4<0>;
v0x5f9c7796e4a0_0 .net "A", 0 0, L_0x5f9c77998bb0;  1 drivers
v0x5f9c7796c360_0 .net "B", 0 0, L_0x5f9c77998ca0;  1 drivers
v0x5f9c7796a220_0 .net "Ci", 0 0, v0x5f9c77998660_0;  alias, 1 drivers
v0x5f9c779680b0_0 .net "Co", 0 0, L_0x5f9c77998af0;  alias, 1 drivers
v0x5f9c77995f10_0 .net "S", 0 0, L_0x5f9c77998a50;  1 drivers
v0x5f9c77996020_0 .net "and1", 0 0, L_0x5f9c77998850;  1 drivers
v0x5f9c779960e0_0 .net "and2", 0 0, L_0x5f9c77998990;  1 drivers
v0x5f9c779961a0_0 .net "xor1", 0 0, L_0x5f9c77998780;  1 drivers
S_0x5f9c77996300 .scope module, "bit1" "sum1b" 3 16, 4 1 0, S_0x5f9c779798b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5f9c77998d90 .functor XOR 1, L_0x5f9c77999130, L_0x5f9c779991d0, C4<0>, C4<0>;
L_0x5f9c77998e00 .functor AND 1, L_0x5f9c77999130, L_0x5f9c779991d0, C4<1>, C4<1>;
L_0x5f9c77998f10 .functor AND 1, L_0x5f9c77998af0, L_0x5f9c77998d90, C4<1>, C4<1>;
L_0x5f9c77998f80 .functor XOR 1, L_0x5f9c77998af0, L_0x5f9c77998d90, C4<0>, C4<0>;
L_0x5f9c77999020 .functor OR 1, L_0x5f9c77998e00, L_0x5f9c77998f10, C4<0>, C4<0>;
v0x5f9c77996500_0 .net "A", 0 0, L_0x5f9c77999130;  1 drivers
v0x5f9c779965c0_0 .net "B", 0 0, L_0x5f9c779991d0;  1 drivers
v0x5f9c77996680_0 .net "Ci", 0 0, L_0x5f9c77998af0;  alias, 1 drivers
v0x5f9c77996720_0 .net "Co", 0 0, L_0x5f9c77999020;  alias, 1 drivers
v0x5f9c779967c0_0 .net "S", 0 0, L_0x5f9c77998f80;  1 drivers
v0x5f9c779968b0_0 .net "and1", 0 0, L_0x5f9c77998e00;  1 drivers
v0x5f9c77996970_0 .net "and2", 0 0, L_0x5f9c77998f10;  1 drivers
v0x5f9c77996a30_0 .net "xor1", 0 0, L_0x5f9c77998d90;  1 drivers
S_0x5f9c77996b90 .scope module, "bit2" "sum1b" 3 17, 4 1 0, S_0x5f9c779798b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5f9c779992a0 .functor XOR 1, L_0x5f9c779996d0, L_0x5f9c77999800, C4<0>, C4<0>;
L_0x5f9c77999310 .functor AND 1, L_0x5f9c779996d0, L_0x5f9c77999800, C4<1>, C4<1>;
L_0x5f9c77999420 .functor AND 1, L_0x5f9c77999020, L_0x5f9c779992a0, C4<1>, C4<1>;
L_0x5f9c77999520 .functor XOR 1, L_0x5f9c77999020, L_0x5f9c779992a0, C4<0>, C4<0>;
L_0x5f9c779995c0 .functor OR 1, L_0x5f9c77999310, L_0x5f9c77999420, C4<0>, C4<0>;
v0x5f9c77996da0_0 .net "A", 0 0, L_0x5f9c779996d0;  1 drivers
v0x5f9c77996e60_0 .net "B", 0 0, L_0x5f9c77999800;  1 drivers
v0x5f9c77996f20_0 .net "Ci", 0 0, L_0x5f9c77999020;  alias, 1 drivers
v0x5f9c77997020_0 .net "Co", 0 0, L_0x5f9c779995c0;  alias, 1 drivers
v0x5f9c779970c0_0 .net "S", 0 0, L_0x5f9c77999520;  1 drivers
v0x5f9c779971b0_0 .net "and1", 0 0, L_0x5f9c77999310;  1 drivers
v0x5f9c77997270_0 .net "and2", 0 0, L_0x5f9c77999420;  1 drivers
v0x5f9c77997330_0 .net "xor1", 0 0, L_0x5f9c779992a0;  1 drivers
S_0x5f9c77997490 .scope module, "bit3" "sum1b" 3 18, 4 1 0, S_0x5f9c779798b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5f9c77999970 .functor XOR 1, L_0x5f9c77999d50, L_0x5f9c77999df0, C4<0>, C4<0>;
L_0x5f9c779999e0 .functor AND 1, L_0x5f9c77999d50, L_0x5f9c77999df0, C4<1>, C4<1>;
L_0x5f9c77999a50 .functor AND 1, L_0x5f9c779995c0, L_0x5f9c77999970, C4<1>, C4<1>;
L_0x5f9c77999b50 .functor XOR 1, L_0x5f9c779995c0, L_0x5f9c77999970, C4<0>, C4<0>;
L_0x5f9c77999bf0 .functor OR 1, L_0x5f9c779999e0, L_0x5f9c77999a50, C4<0>, C4<0>;
v0x5f9c77997670_0 .net "A", 0 0, L_0x5f9c77999d50;  1 drivers
v0x5f9c77997750_0 .net "B", 0 0, L_0x5f9c77999df0;  1 drivers
v0x5f9c77997810_0 .net "Ci", 0 0, L_0x5f9c779995c0;  alias, 1 drivers
v0x5f9c77997910_0 .net "Co", 0 0, L_0x5f9c77999bf0;  alias, 1 drivers
v0x5f9c779979b0_0 .net "S", 0 0, L_0x5f9c77999b50;  1 drivers
v0x5f9c77997aa0_0 .net "and1", 0 0, L_0x5f9c779999e0;  1 drivers
v0x5f9c77997b60_0 .net "and2", 0 0, L_0x5f9c77999a50;  1 drivers
v0x5f9c77997c20_0 .net "xor1", 0 0, L_0x5f9c77999970;  1 drivers
    .scope S_0x5f9c77967890;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f9c779984e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f9c779985c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f9c77998660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5f9c779984e0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5f9c779985c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f9c77998660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5f9c779984e0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5f9c779985c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f9c77998660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f9c779984e0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f9c779985c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f9c77998660_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5f9c77967890;
T_1 ;
    %fork t_1, S_0x5f9c779796d0;
    %jmp t_0;
    .scope S_0x5f9c779796d0;
t_1 ;
    %vpi_call 2 35 "$dumpfile", "sum4bits_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x5f9c779798b0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .scope S_0x5f9c77967890;
t_0 %join;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sum4b_tb.v";
    "./sum4b.v";
    "./sum1b.v";
