{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 04:46:14 2021 " "Info: Processing started: Sat Jun 12 04:46:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shuzishizhong -c shuzishizhong " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shuzishizhong -c shuzishizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuzishizhong.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shuzishizhong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shuzishizhong " "Info: Found entity 1: shuzishizhong" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shuzishizhong " "Info: Elaborating entity \"shuzishizhong\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK2 " "Warning: Pin \"CLK2\" not connected" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -512 184 352 -496 "CLK2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst8 " "Info: Elaborating entity \"7447\" for hierarchy \"7447:inst8\"" {  } { { "shuzishizhong.bdf" "inst8" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -976 1176 1296 -816 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst8 " "Info: Elaborated megafunction instantiation \"7447:inst8\"" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -976 1176 1296 -816 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst3 " "Info: Elaborating entity \"74151\" for hierarchy \"74151:inst3\"" {  } { { "shuzishizhong.bdf" "inst3" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1176 976 1096 -952 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst3 " "Info: Elaborated megafunction instantiation \"74151:inst3\"" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1176 976 1096 -952 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst3\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"74151:inst3\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst3\|f74151:sub 74151:inst3 " "Info: Elaborated megafunction instantiation \"74151:inst3\|f74151:sub\", which is child of megafunction instantiation \"74151:inst3\"" {  } { { "74151.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1176 976 1096 -952 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst1 " "Info: Elaborating entity \"74160\" for hierarchy \"74160:inst1\"" {  } { { "shuzishizhong.bdf" "inst1" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -664 464 584 -480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst1 " "Info: Elaborated megafunction instantiation \"74160:inst1\"" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -664 464 584 -480 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CLOCK.bdf 1 1 " "Warning: Using design file CLOCK.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Info: Found entity 1: CLOCK" {  } { { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst " "Info: Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst\"" {  } { { "shuzishizhong.bdf" "inst" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1008 368 520 -816 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux CLOCK:inst\|21mux:inst8 " "Info: Elaborating entity \"21mux\" for hierarchy \"CLOCK:inst\|21mux:inst8\"" {  } { { "CLOCK.bdf" "inst8" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { 848 1080 1200 928 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK:inst\|21mux:inst8 " "Info: Elaborated megafunction instantiation \"CLOCK:inst\|21mux:inst8\"" {  } { { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { 848 1080 1200 928 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst10 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst10\"" {  } { { "shuzishizhong.bdf" "inst10" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -648 1112 1232 -488 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst10 " "Info: Elaborated megafunction instantiation \"74138:inst10\"" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -648 1112 1232 -488 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "4 " "Info: Ignored 4 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CASCADE" "4 " "Info: Ignored 4 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst17\|5~synth " "Warning: Found clock multiplexer 21mux:inst17\|5~synth" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DP VCC " "Warning (13410): Pin \"DP\" is stuck at VCC" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -752 1328 1504 -736 "DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2 " "Warning (15610): No output dependent on input pin \"CLK2\"" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -512 184 352 -496 "CLK2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Info: Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 04:46:19 2021 " "Info: Processing ended: Sat Jun 12 04:46:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 04:46:20 2021 " "Info: Processing started: Sat Jun 12 04:46:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "shuzishizhong EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"shuzishizhong\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 19 " "Warning: No exact pin location assignment(s) for 2 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHIFT " "Info: Pin SHIFT not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SHIFT } } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW " "Info: Pin SW not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW } } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Info: Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 17 7 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CLOCK:inst\|74160:sec1\|6 register CLOCK:inst\|74160:sec0\|9 -5.115 ns " "Info: Slack time is -5.115 ns between source register \"CLOCK:inst\|74160:sec1\|6\" and destination register \"CLOCK:inst\|74160:sec0\|9\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.698 ns + Largest register register " "Info: + Largest register to register requirement is 0.698 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW destination 7.386 ns   Shortest register " "Info:   Shortest clock path from clock \"SW\" to destination register is 7.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns SW 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'SW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(0.206 ns) 3.398 ns inst19 2 COMB Unassigned 1 " "Info: 2: + IC(2.338 ns) + CELL(0.206 ns) = 3.398 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { SW inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.000 ns) 5.888 ns inst19~clkctrl 3 COMB Unassigned 22 " "Info: 3: + IC(2.490 ns) + CELL(0.000 ns) = 5.888 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.386 ns CLOCK:inst\|74160:sec0\|9 4 REG Unassigned 6 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.386 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 23.37 % ) " "Info: Total cell delay = 1.726 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.660 ns ( 76.63 % ) " "Info: Total interconnect delay = 5.660 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.554 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 10.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.970 ns) 4.063 ns 74160:inst9\|9 2 REG Unassigned 6 " "Info: 2: + IC(2.239 ns) + CELL(0.970 ns) = 4.063 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74160:inst9\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { CLK 74160:inst9|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 4.944 ns 74160:inst9\|49~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 4.944 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74160:inst9|9 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.755 ns 21mux:inst17\|5~0 4 COMB Unassigned 1 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 5.755 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74160:inst9|49~0 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.566 ns inst19 5 COMB Unassigned 1 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 6.566 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.000 ns) 9.056 ns inst19~clkctrl 6 COMB Unassigned 22 " "Info: 6: + IC(2.490 ns) + CELL(0.000 ns) = 9.056 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 10.554 ns CLOCK:inst\|74160:sec0\|9 7 REG Unassigned 6 " "Info: 7: + IC(0.832 ns) + CELL(0.666 ns) = 10.554 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.389 ns ( 41.59 % ) " "Info: Total cell delay = 4.389 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.165 ns ( 58.41 % ) " "Info: Total interconnect delay = 6.165 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW source 7.386 ns   Shortest register " "Info:   Shortest clock path from clock \"SW\" to source register is 7.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns SW 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'SW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(0.206 ns) 3.398 ns inst19 2 COMB Unassigned 1 " "Info: 2: + IC(2.338 ns) + CELL(0.206 ns) = 3.398 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { SW inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.000 ns) 5.888 ns inst19~clkctrl 3 COMB Unassigned 22 " "Info: 3: + IC(2.490 ns) + CELL(0.000 ns) = 5.888 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.386 ns CLOCK:inst\|74160:sec1\|6 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.386 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 23.37 % ) " "Info: Total cell delay = 1.726 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.660 ns ( 76.63 % ) " "Info: Total interconnect delay = 5.660 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.554 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 10.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.970 ns) 4.063 ns 74160:inst9\|9 2 REG Unassigned 6 " "Info: 2: + IC(2.239 ns) + CELL(0.970 ns) = 4.063 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74160:inst9\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { CLK 74160:inst9|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 4.944 ns 74160:inst9\|49~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 4.944 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74160:inst9|9 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.755 ns 21mux:inst17\|5~0 4 COMB Unassigned 1 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 5.755 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74160:inst9|49~0 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.566 ns inst19 5 COMB Unassigned 1 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 6.566 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.000 ns) 9.056 ns inst19~clkctrl 6 COMB Unassigned 22 " "Info: 6: + IC(2.490 ns) + CELL(0.000 ns) = 9.056 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 10.554 ns CLOCK:inst\|74160:sec1\|6 7 REG Unassigned 4 " "Info: 7: + IC(0.832 ns) + CELL(0.666 ns) = 10.554 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.389 ns ( 41.59 % ) " "Info: Total cell delay = 4.389 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.165 ns ( 58.41 % ) " "Info: Total interconnect delay = 6.165 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.813 ns - Longest register register " "Info: - Longest register to register delay is 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:sec1\|6 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.589 ns) 1.926 ns CLOCK:inst\|inst7 2 COMB Unassigned 13 " "Info: 2: + IC(1.337 ns) + CELL(0.589 ns) = 1.926 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'CLOCK:inst\|inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.202 ns) 3.814 ns CLOCK:inst\|74160:sec0\|30~0 3 COMB Unassigned 1 " "Info: 3: + IC(1.686 ns) + CELL(0.202 ns) = 3.814 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.624 ns) 5.705 ns CLOCK:inst\|74160:sec0\|13 4 COMB Unassigned 1 " "Info: 4: + IC(1.267 ns) + CELL(0.624 ns) = 5.705 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.813 ns CLOCK:inst\|74160:sec0\|9 5 REG Unassigned 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.813 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 26.20 % ) " "Info: Total cell delay = 1.523 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.290 ns ( 73.80 % ) " "Info: Total interconnect delay = 4.290 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.813 ns register register " "Info: Estimated most critical path is register to register delay of 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:sec1\|6 1 REG LAB_X27_Y8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y8; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.589 ns) 1.926 ns CLOCK:inst\|inst7 2 COMB LAB_X25_Y7 13 " "Info: 2: + IC(1.337 ns) + CELL(0.589 ns) = 1.926 ns; Loc. = LAB_X25_Y7; Fanout = 13; COMB Node = 'CLOCK:inst\|inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.202 ns) 3.814 ns CLOCK:inst\|74160:sec0\|30~0 3 COMB LAB_X27_Y8 1 " "Info: 3: + IC(1.686 ns) + CELL(0.202 ns) = 3.814 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.624 ns) 5.705 ns CLOCK:inst\|74160:sec0\|13 4 COMB LAB_X25_Y7 1 " "Info: 4: + IC(1.267 ns) + CELL(0.624 ns) = 5.705 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.813 ns CLOCK:inst\|74160:sec0\|9 5 REG LAB_X25_Y7 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.813 ns; Loc. = LAB_X25_Y7; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 26.20 % ) " "Info: Total cell delay = 1.523 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.290 ns ( 73.80 % ) " "Info: Total interconnect delay = 4.290 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OA 0 " "Info: Pin \"OA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB 0 " "Info: Pin \"OB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OC 0 " "Info: Pin \"OC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OD 0 " "Info: Pin \"OD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Info: Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF 0 " "Info: Pin \"OF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OG 0 " "Info: Pin \"OG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DP 0 " "Info: Pin \"DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DP VCC " "Info: Pin DP has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DP } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DP" } } } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -752 1328 1504 -736 "DP" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/数电实验/shuzishizhong/shuzishizhong.fit.smsg " "Info: Generated suppressed messages file F:/数电实验/shuzishizhong/shuzishizhong.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 04:46:24 2021 " "Info: Processing ended: Sat Jun 12 04:46:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 04:46:25 2021 " "Info: Processing started: Sat Jun 12 04:46:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 04:46:28 2021 " "Info: Processing ended: Sat Jun 12 04:46:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 04:46:29 2021 " "Info: Processing started: Sat Jun 12 04:46:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW " "Info: Assuming node \"SW\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SHIFT " "Info: Assuming node \"SHIFT\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SHIFT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74160:inst12\|6 " "Info: Detected ripple clock \"74160:inst12\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst9\|9 " "Info: Detected ripple clock \"74160:inst9\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst12\|9 " "Info: Detected ripple clock \"74160:inst12\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst9\|6 " "Info: Detected ripple clock \"74160:inst9\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74160:inst9\|49~0 " "Info: Detected gated clock \"74160:inst9\|49~0\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74160:inst12\|45 " "Info: Detected gated clock \"74160:inst12\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst17\|5~0 " "Info: Detected gated clock \"21mux:inst17\|5~0\" as buffer" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "21mux:inst17\|5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW register CLOCK:inst\|74160:sec1\|6 register CLOCK:inst\|74160:sec0\|9 186.05 MHz 5.375 ns Internal " "Info: Clock \"SW\" has Internal fmax of 186.05 MHz between source register \"CLOCK:inst\|74160:sec1\|6\" and destination register \"CLOCK:inst\|74160:sec0\|9\" (period= 5.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.096 ns + Longest register register " "Info: + Longest register to register delay is 5.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:sec1\|6 1 REG LCFF_X27_Y8_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.206 ns) 1.702 ns CLOCK:inst\|inst7 2 COMB LCCOMB_X25_Y7_N14 13 " "Info: 2: + IC(1.496 ns) + CELL(0.206 ns) = 1.702 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 13; COMB Node = 'CLOCK:inst\|inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.202 ns) 3.373 ns CLOCK:inst\|74160:sec0\|30~0 3 COMB LCCOMB_X27_Y8_N10 1 " "Info: 3: + IC(1.469 ns) + CELL(0.202 ns) = 3.373 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.206 ns) 4.988 ns CLOCK:inst\|74160:sec0\|13 4 COMB LCCOMB_X25_Y7_N22 1 " "Info: 4: + IC(1.409 ns) + CELL(0.206 ns) = 4.988 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.096 ns CLOCK:inst\|74160:sec0\|9 5 REG LCFF_X25_Y7_N23 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.096 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.722 ns ( 14.17 % ) " "Info: Total cell delay = 0.722 ns ( 14.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 85.83 % ) " "Info: Total interconnect delay = 4.374 ns ( 85.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.496ns 1.469ns 1.409ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW destination 6.903 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\" to destination register is 6.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SW 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'SW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.206 ns) 3.124 ns inst19 2 COMB LCCOMB_X13_Y3_N22 1 " "Info: 2: + IC(1.973 ns) + CELL(0.206 ns) = 3.124 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { SW inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 5.409 ns inst19~clkctrl 3 COMB CLKCTRL_G3 22 " "Info: 3: + IC(2.285 ns) + CELL(0.000 ns) = 5.409 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 6.903 ns CLOCK:inst\|74160:sec0\|9 4 REG LCFF_X25_Y7_N23 6 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 6.903 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 26.32 % ) " "Info: Total cell delay = 1.817 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.086 ns ( 73.68 % ) " "Info: Total interconnect delay = 5.086 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.973ns 2.285ns 0.828ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW source 6.918 ns - Longest register " "Info: - Longest clock path from clock \"SW\" to source register is 6.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SW 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'SW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.206 ns) 3.124 ns inst19 2 COMB LCCOMB_X13_Y3_N22 1 " "Info: 2: + IC(1.973 ns) + CELL(0.206 ns) = 3.124 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { SW inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 5.409 ns inst19~clkctrl 3 COMB CLKCTRL_G3 22 " "Info: 3: + IC(2.285 ns) + CELL(0.000 ns) = 5.409 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 6.918 ns CLOCK:inst\|74160:sec1\|6 4 REG LCFF_X27_Y8_N3 4 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 6.918 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 26.26 % ) " "Info: Total cell delay = 1.817 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.101 ns ( 73.74 % ) " "Info: Total interconnect delay = 5.101 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 1.973ns 2.285ns 0.843ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.973ns 2.285ns 0.828ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 1.973ns 2.285ns 0.843ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.496ns 1.469ns 1.409ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.973ns 2.285ns 0.828ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 1.973ns 2.285ns 0.843ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLOCK:inst\|74160:sec1\|6 register CLOCK:inst\|74160:sec0\|9 171.56 MHz 5.829 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 171.56 MHz between source register \"CLOCK:inst\|74160:sec1\|6\" and destination register \"CLOCK:inst\|74160:sec0\|9\" (period= 5.829 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.096 ns + Longest register register " "Info: + Longest register to register delay is 5.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:sec1\|6 1 REG LCFF_X27_Y8_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.206 ns) 1.702 ns CLOCK:inst\|inst7 2 COMB LCCOMB_X25_Y7_N14 13 " "Info: 2: + IC(1.496 ns) + CELL(0.206 ns) = 1.702 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 13; COMB Node = 'CLOCK:inst\|inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.202 ns) 3.373 ns CLOCK:inst\|74160:sec0\|30~0 3 COMB LCCOMB_X27_Y8_N10 1 " "Info: 3: + IC(1.469 ns) + CELL(0.202 ns) = 3.373 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.206 ns) 4.988 ns CLOCK:inst\|74160:sec0\|13 4 COMB LCCOMB_X25_Y7_N22 1 " "Info: 4: + IC(1.409 ns) + CELL(0.206 ns) = 4.988 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.096 ns CLOCK:inst\|74160:sec0\|9 5 REG LCFF_X25_Y7_N23 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.096 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.722 ns ( 14.17 % ) " "Info: Total cell delay = 0.722 ns ( 14.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 85.83 % ) " "Info: Total interconnect delay = 4.374 ns ( 85.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.496ns 1.469ns 1.409ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.469 ns - Smallest " "Info: - Smallest clock skew is -0.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.889 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.970 ns) 4.012 ns 74160:inst12\|6 2 REG LCFF_X13_Y3_N11 3 " "Info: 2: + IC(2.098 ns) + CELL(0.970 ns) = 4.012 ns; Loc. = LCFF_X13_Y3_N11; Fanout = 3; REG Node = '74160:inst12\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { CLK 74160:inst12|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 4.654 ns 74160:inst12\|45 3 COMB LCCOMB_X13_Y3_N24 1 " "Info: 3: + IC(0.436 ns) + CELL(0.206 ns) = 4.654 ns; Loc. = LCCOMB_X13_Y3_N24; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { 74160:inst12|6 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.366 ns) 5.400 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X13_Y3_N14 1 " "Info: 4: + IC(0.380 ns) + CELL(0.366 ns) = 5.400 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { 74160:inst12|45 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.319 ns) 6.110 ns inst19 5 COMB LCCOMB_X13_Y3_N22 1 " "Info: 5: + IC(0.391 ns) + CELL(0.319 ns) = 6.110 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 8.395 ns inst19~clkctrl 6 COMB CLKCTRL_G3 22 " "Info: 6: + IC(2.285 ns) + CELL(0.000 ns) = 8.395 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 9.889 ns CLOCK:inst\|74160:sec0\|9 7 REG LCFF_X25_Y7_N23 6 " "Info: 7: + IC(0.828 ns) + CELL(0.666 ns) = 9.889 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.471 ns ( 35.10 % ) " "Info: Total cell delay = 3.471 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 64.90 % ) " "Info: Total interconnect delay = 6.418 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { CLK 74160:inst12|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { CLK {} CLK~combout {} 74160:inst12|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 2.098ns 0.436ns 0.380ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.358 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.970 ns) 4.012 ns 74160:inst9\|6 2 REG LCFF_X13_Y3_N17 8 " "Info: 2: + IC(2.098 ns) + CELL(0.970 ns) = 4.012 ns; Loc. = LCFF_X13_Y3_N17; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.614 ns) 5.108 ns 74160:inst12\|45 3 COMB LCCOMB_X13_Y3_N24 1 " "Info: 3: + IC(0.482 ns) + CELL(0.614 ns) = 5.108 ns; Loc. = LCCOMB_X13_Y3_N24; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { 74160:inst9|6 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.366 ns) 5.854 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X13_Y3_N14 1 " "Info: 4: + IC(0.380 ns) + CELL(0.366 ns) = 5.854 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { 74160:inst12|45 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.319 ns) 6.564 ns inst19 5 COMB LCCOMB_X13_Y3_N22 1 " "Info: 5: + IC(0.391 ns) + CELL(0.319 ns) = 6.564 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 8.849 ns inst19~clkctrl 6 COMB CLKCTRL_G3 22 " "Info: 6: + IC(2.285 ns) + CELL(0.000 ns) = 8.849 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 10.358 ns CLOCK:inst\|74160:sec1\|6 7 REG LCFF_X27_Y8_N3 4 " "Info: 7: + IC(0.843 ns) + CELL(0.666 ns) = 10.358 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.879 ns ( 37.45 % ) " "Info: Total cell delay = 3.879 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.479 ns ( 62.55 % ) " "Info: Total interconnect delay = 6.479 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.358 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.358 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 2.098ns 0.482ns 0.380ns 0.391ns 2.285ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { CLK 74160:inst12|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { CLK {} CLK~combout {} 74160:inst12|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 2.098ns 0.436ns 0.380ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.358 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.358 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 2.098ns 0.482ns 0.380ns 0.391ns 2.285ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.496ns 1.469ns 1.409ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { CLK 74160:inst12|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { CLK {} CLK~combout {} 74160:inst12|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 2.098ns 0.436ns 0.380ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.358 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.358 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 2.098ns 0.482ns 0.380ns 0.391ns 2.285ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SHIFT register CLOCK:inst\|74160:sec1\|6 register CLOCK:inst\|74160:sec0\|9 186.05 MHz 5.375 ns Internal " "Info: Clock \"SHIFT\" has Internal fmax of 186.05 MHz between source register \"CLOCK:inst\|74160:sec1\|6\" and destination register \"CLOCK:inst\|74160:sec0\|9\" (period= 5.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.096 ns + Longest register register " "Info: + Longest register to register delay is 5.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:sec1\|6 1 REG LCFF_X27_Y8_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.206 ns) 1.702 ns CLOCK:inst\|inst7 2 COMB LCCOMB_X25_Y7_N14 13 " "Info: 2: + IC(1.496 ns) + CELL(0.206 ns) = 1.702 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 13; COMB Node = 'CLOCK:inst\|inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.202 ns) 3.373 ns CLOCK:inst\|74160:sec0\|30~0 3 COMB LCCOMB_X27_Y8_N10 1 " "Info: 3: + IC(1.469 ns) + CELL(0.202 ns) = 3.373 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.206 ns) 4.988 ns CLOCK:inst\|74160:sec0\|13 4 COMB LCCOMB_X25_Y7_N22 1 " "Info: 4: + IC(1.409 ns) + CELL(0.206 ns) = 4.988 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.096 ns CLOCK:inst\|74160:sec0\|9 5 REG LCFF_X25_Y7_N23 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.096 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.722 ns ( 14.17 % ) " "Info: Total cell delay = 0.722 ns ( 14.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 85.83 % ) " "Info: Total interconnect delay = 4.374 ns ( 85.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.496ns 1.469ns 1.409ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHIFT destination 7.934 ns + Shortest register " "Info: + Shortest clock path from clock \"SHIFT\" to destination register is 7.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns SHIFT 1 CLK PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_129; Fanout = 1; CLK Node = 'SHIFT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.589 ns) 3.445 ns 21mux:inst17\|5~0 2 COMB LCCOMB_X13_Y3_N14 1 " "Info: 2: + IC(1.922 ns) + CELL(0.589 ns) = 3.445 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { SHIFT 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.319 ns) 4.155 ns inst19 3 COMB LCCOMB_X13_Y3_N22 1 " "Info: 3: + IC(0.391 ns) + CELL(0.319 ns) = 4.155 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 6.440 ns inst19~clkctrl 4 COMB CLKCTRL_G3 22 " "Info: 4: + IC(2.285 ns) + CELL(0.000 ns) = 6.440 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 7.934 ns CLOCK:inst\|74160:sec0\|9 5 REG LCFF_X25_Y7_N23 6 " "Info: 5: + IC(0.828 ns) + CELL(0.666 ns) = 7.934 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 6; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.508 ns ( 31.61 % ) " "Info: Total cell delay = 2.508 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.426 ns ( 68.39 % ) " "Info: Total interconnect delay = 5.426 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.934 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.934 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.922ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.934ns 0.589ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHIFT source 7.949 ns - Longest register " "Info: - Longest clock path from clock \"SHIFT\" to source register is 7.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns SHIFT 1 CLK PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_129; Fanout = 1; CLK Node = 'SHIFT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.589 ns) 3.445 ns 21mux:inst17\|5~0 2 COMB LCCOMB_X13_Y3_N14 1 " "Info: 2: + IC(1.922 ns) + CELL(0.589 ns) = 3.445 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { SHIFT 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.319 ns) 4.155 ns inst19 3 COMB LCCOMB_X13_Y3_N22 1 " "Info: 3: + IC(0.391 ns) + CELL(0.319 ns) = 4.155 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 6.440 ns inst19~clkctrl 4 COMB CLKCTRL_G3 22 " "Info: 4: + IC(2.285 ns) + CELL(0.000 ns) = 6.440 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.949 ns CLOCK:inst\|74160:sec1\|6 5 REG LCFF_X27_Y8_N3 4 " "Info: 5: + IC(0.843 ns) + CELL(0.666 ns) = 7.949 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 4; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.508 ns ( 31.55 % ) " "Info: Total cell delay = 2.508 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.441 ns ( 68.45 % ) " "Info: Total interconnect delay = 5.441 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 1.922ns 0.391ns 2.285ns 0.843ns } { 0.000ns 0.934ns 0.589ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.934 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.934 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.922ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.934ns 0.589ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 1.922ns 0.391ns 2.285ns 0.843ns } { 0.000ns 0.934ns 0.589ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.496ns 1.469ns 1.409ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.934 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.934 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.922ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.934ns 0.589ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 1.922ns 0.391ns 2.285ns 0.843ns } { 0.000ns 0.934ns 0.589ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OF CLOCK:inst\|74160:hour1\|8 21.156 ns register " "Info: tco from clock \"CLK\" to destination pin \"OF\" through register \"CLOCK:inst\|74160:hour1\|8\" is 21.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.343 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.970 ns) 4.012 ns 74160:inst9\|6 2 REG LCFF_X13_Y3_N17 8 " "Info: 2: + IC(2.098 ns) + CELL(0.970 ns) = 4.012 ns; Loc. = LCFF_X13_Y3_N17; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.614 ns) 5.108 ns 74160:inst12\|45 3 COMB LCCOMB_X13_Y3_N24 1 " "Info: 3: + IC(0.482 ns) + CELL(0.614 ns) = 5.108 ns; Loc. = LCCOMB_X13_Y3_N24; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { 74160:inst9|6 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.366 ns) 5.854 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X13_Y3_N14 1 " "Info: 4: + IC(0.380 ns) + CELL(0.366 ns) = 5.854 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { 74160:inst12|45 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.319 ns) 6.564 ns inst19 5 COMB LCCOMB_X13_Y3_N22 1 " "Info: 5: + IC(0.391 ns) + CELL(0.319 ns) = 6.564 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.000 ns) 8.849 ns inst19~clkctrl 6 COMB CLKCTRL_G3 22 " "Info: 6: + IC(2.285 ns) + CELL(0.000 ns) = 8.849 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 10.343 ns CLOCK:inst\|74160:hour1\|8 7 REG LCFF_X25_Y7_N11 3 " "Info: 7: + IC(0.828 ns) + CELL(0.666 ns) = 10.343 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 3; REG Node = 'CLOCK:inst\|74160:hour1\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.879 ns ( 37.50 % ) " "Info: Total cell delay = 3.879 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.464 ns ( 62.50 % ) " "Info: Total interconnect delay = 6.464 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.343 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.343 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|8 {} } { 0.000ns 0.000ns 2.098ns 0.482ns 0.380ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.509 ns + Longest register pin " "Info: + Longest register to pin delay is 10.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:hour1\|8 1 REG LCFF_X25_Y7_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 3; REG Node = 'CLOCK:inst\|74160:hour1\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:hour1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.206 ns) 1.340 ns 74151:inst4\|f74151:sub\|81~0 2 COMB LCCOMB_X22_Y7_N18 1 " "Info: 2: + IC(1.134 ns) + CELL(0.206 ns) = 1.340 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = '74151:inst4\|f74151:sub\|81~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { CLOCK:inst|74160:hour1|8 74151:inst4|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.651 ns) 3.073 ns 74151:inst4\|f74151:sub\|81~1 3 COMB LCCOMB_X26_Y7_N24 1 " "Info: 3: + IC(1.082 ns) + CELL(0.651 ns) = 3.073 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 1; COMB Node = '74151:inst4\|f74151:sub\|81~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { 74151:inst4|f74151:sub|81~0 74151:inst4|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.651 ns) 4.118 ns 74151:inst4\|f74151:sub\|81~3 4 COMB LCCOMB_X26_Y7_N18 7 " "Info: 4: + IC(0.394 ns) + CELL(0.651 ns) = 4.118 ns; Loc. = LCCOMB_X26_Y7_N18; Fanout = 7; COMB Node = '74151:inst4\|f74151:sub\|81~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { 74151:inst4|f74151:sub|81~1 74151:inst4|f74151:sub|81~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.370 ns) 6.051 ns 7447:inst8\|86~0 5 COMB LCCOMB_X26_Y1_N10 1 " "Info: 5: + IC(1.563 ns) + CELL(0.370 ns) = 6.051 ns; Loc. = LCCOMB_X26_Y1_N10; Fanout = 1; COMB Node = '7447:inst8\|86~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { 74151:inst4|f74151:sub|81~3 7447:inst8|86~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(3.236 ns) 10.509 ns OF 6 PIN PIN_65 0 " "Info: 6: + IC(1.222 ns) + CELL(3.236 ns) = 10.509 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'OF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { 7447:inst8|86~0 OF } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -880 1312 1488 -864 "OF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.114 ns ( 48.66 % ) " "Info: Total cell delay = 5.114 ns ( 48.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.395 ns ( 51.34 % ) " "Info: Total interconnect delay = 5.395 ns ( 51.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.509 ns" { CLOCK:inst|74160:hour1|8 74151:inst4|f74151:sub|81~0 74151:inst4|f74151:sub|81~1 74151:inst4|f74151:sub|81~3 7447:inst8|86~0 OF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.509 ns" { CLOCK:inst|74160:hour1|8 {} 74151:inst4|f74151:sub|81~0 {} 74151:inst4|f74151:sub|81~1 {} 74151:inst4|f74151:sub|81~3 {} 7447:inst8|86~0 {} OF {} } { 0.000ns 1.134ns 1.082ns 0.394ns 1.563ns 1.222ns } { 0.000ns 0.206ns 0.651ns 0.651ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.343 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.343 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|8 {} } { 0.000ns 0.000ns 2.098ns 0.482ns 0.380ns 0.391ns 2.285ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.366ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.509 ns" { CLOCK:inst|74160:hour1|8 74151:inst4|f74151:sub|81~0 74151:inst4|f74151:sub|81~1 74151:inst4|f74151:sub|81~3 7447:inst8|86~0 OF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.509 ns" { CLOCK:inst|74160:hour1|8 {} 74151:inst4|f74151:sub|81~0 {} 74151:inst4|f74151:sub|81~1 {} 74151:inst4|f74151:sub|81~3 {} 7447:inst8|86~0 {} OF {} } { 0.000ns 1.134ns 1.082ns 0.394ns 1.563ns 1.222ns } { 0.000ns 0.206ns 0.651ns 0.651ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 04:46:30 2021 " "Info: Processing ended: Sat Jun 12 04:46:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
