// Seed: 2441083378
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  assign id_3 = id_3;
  assign module_2.type_4 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply0 id_3
);
  wire id_5;
  id_6(
      -1, id_2, id_3, -1, id_1
  );
  nmos (id_3, 1, 1'h0 & -1);
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
program module_2 (
    input wand id_0,
    input uwire id_1,
    output wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wire id_5,
    output uwire id_6,
    output wire id_7,
    input supply0 id_8,
    input supply1 id_9 id_12,
    input tri id_10
);
  id_13(
      id_9, id_10
  );
  wire id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_12
  );
  wire id_16;
endmodule
