<stg><name>ereg_v1</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="12" to="13">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="14">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="14" to="15">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="15" to="16">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="16" to="17">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="17" to="18">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="18" to="19">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="19" to="20">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="20" to="21">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="21" to="22">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="22" to="23">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="23" to="24">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ap_fixed_base.exit:1  %data_V_offset1_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_V_offset1)

]]></Node>
<StgValue><ssdm name="data_V_offset1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ap_fixed_base.exit:2  %data_V_offset_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %data_V_offset)

]]></Node>
<StgValue><ssdm name="data_V_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="10">
<![CDATA[
ap_fixed_base.exit:3  %tmp = trunc i10 %data_V_offset_read to i9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="37" st_id="10" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="38" st_id="11" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="39" st_id="12" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="9" op_32_bw="5">
<![CDATA[
ap_fixed_base.exit:4  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @compute_layer.0.0.0..1([5632 x i32]* %data_V, [5632 x i32]* %data_V1, [5632 x i32]* %data_V2, [5632 x i32]* %data_V3, [5632 x i32]* %data_V4, [5632 x i32]* %data_V5, [5632 x i32]* %data_V6, [5632 x i32]* %data_V7, [5632 x i32]* %data_V8, [5632 x i32]* %data_V9, [5632 x i32]* %data_V10, [5632 x i32]* %data_V11, [5632 x i32]* %data_V12, [5632 x i32]* %data_V13, [5632 x i32]* %data_V14, [5632 x i32]* %data_V15, [5632 x i32]* %data_V16, [5632 x i32]* %data_V17, [5632 x i32]* %data_V18, [5632 x i32]* %data_V19, [5632 x i32]* %data_V20, [5632 x i32]* %data_V21, [5632 x i32]* %data_V22, [5632 x i32]* %data_V23, [5632 x i32]* %data_V24, [5632 x i32]* %data_V25, [5632 x i32]* %data_V26, [5632 x i32]* %data_V27, [5632 x i32]* %data_V28, [5632 x i32]* %data_V29, i9 %tmp, i5 %data_V_offset1_read)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="40" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:5  %logits1_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="logits1_0_V"/></StgValue>
</operation>

<operation id="41" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:6  %logits1_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="logits1_1_V"/></StgValue>
</operation>

<operation id="42" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:7  %logits1_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="logits1_2_V"/></StgValue>
</operation>

<operation id="43" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:8  %logits1_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="logits1_3_V"/></StgValue>
</operation>

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:9  %logits1_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="logits1_4_V"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:10  %logits1_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="logits1_5_V"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:11  %logits1_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="logits1_6_V"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:12  %logits1_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="logits1_7_V"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:13  %logits1_8_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="logits1_8_V"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:14  %logits1_9_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 9

]]></Node>
<StgValue><ssdm name="logits1_9_V"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:15  %logits1_10_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 10

]]></Node>
<StgValue><ssdm name="logits1_10_V"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:16  %logits1_11_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 11

]]></Node>
<StgValue><ssdm name="logits1_11_V"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:17  %logits1_12_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 12

]]></Node>
<StgValue><ssdm name="logits1_12_V"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:18  %logits1_13_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 13

]]></Node>
<StgValue><ssdm name="logits1_13_V"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:19  %logits1_14_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 14

]]></Node>
<StgValue><ssdm name="logits1_14_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:20  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @linear.2(i32 %logits1_0_V, i32 %logits1_1_V, i32 %logits1_2_V, i32 %logits1_3_V, i32 %logits1_4_V, i32 %logits1_5_V, i32 %logits1_6_V, i32 %logits1_7_V, i32 %logits1_8_V, i32 %logits1_9_V, i32 %logits1_10_V, i32 %logits1_11_V, i32 %logits1_12_V, i32 %logits1_13_V, i32 %logits1_14_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:21  %layer1_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="layer1_out_0_V"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:22  %layer1_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="layer1_out_1_V"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:23  %layer1_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="layer1_out_2_V"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:24  %layer1_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="layer1_out_3_V"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:25  %layer1_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="layer1_out_4_V"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:26  %layer1_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="layer1_out_5_V"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:27  %layer1_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="layer1_out_6_V"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:28  %layer1_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="layer1_out_7_V"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:29  %layer1_out_8_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="layer1_out_8_V"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:30  %layer1_out_9_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="layer1_out_9_V"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:31  %layer1_out_10_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="layer1_out_10_V"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:32  %layer1_out_11_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="layer1_out_11_V"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:33  %layer1_out_12_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="layer1_out_12_V"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:34  %layer1_out_13_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="layer1_out_13_V"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="480">
<![CDATA[
ap_fixed_base.exit:35  %layer1_out_14_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="layer1_out_14_V"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:36  %call_ret2 = call fastcc { i32, i32, i32, i32, i32 } @compute_layer.0.0.0.(i32 %layer1_out_0_V, i32 %layer1_out_1_V, i32 %layer1_out_2_V, i32 %layer1_out_3_V, i32 %layer1_out_4_V, i32 %layer1_out_5_V, i32 %layer1_out_6_V, i32 %layer1_out_7_V, i32 %layer1_out_8_V, i32 %layer1_out_9_V, i32 %layer1_out_10_V, i32 %layer1_out_11_V, i32 %layer1_out_12_V, i32 %layer1_out_13_V, i32 %layer1_out_14_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:36  %call_ret2 = call fastcc { i32, i32, i32, i32, i32 } @compute_layer.0.0.0.(i32 %layer1_out_0_V, i32 %layer1_out_1_V, i32 %layer1_out_2_V, i32 %layer1_out_3_V, i32 %layer1_out_4_V, i32 %layer1_out_5_V, i32 %layer1_out_6_V, i32 %layer1_out_7_V, i32 %layer1_out_8_V, i32 %layer1_out_9_V, i32 %layer1_out_10_V, i32 %layer1_out_11_V, i32 %layer1_out_12_V, i32 %layer1_out_13_V, i32 %layer1_out_14_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="73" st_id="15" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:36  %call_ret2 = call fastcc { i32, i32, i32, i32, i32 } @compute_layer.0.0.0.(i32 %layer1_out_0_V, i32 %layer1_out_1_V, i32 %layer1_out_2_V, i32 %layer1_out_3_V, i32 %layer1_out_4_V, i32 %layer1_out_5_V, i32 %layer1_out_6_V, i32 %layer1_out_7_V, i32 %layer1_out_8_V, i32 %layer1_out_9_V, i32 %layer1_out_10_V, i32 %layer1_out_11_V, i32 %layer1_out_12_V, i32 %layer1_out_13_V, i32 %layer1_out_14_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="74" st_id="16" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:36  %call_ret2 = call fastcc { i32, i32, i32, i32, i32 } @compute_layer.0.0.0.(i32 %layer1_out_0_V, i32 %layer1_out_1_V, i32 %layer1_out_2_V, i32 %layer1_out_3_V, i32 %layer1_out_4_V, i32 %layer1_out_5_V, i32 %layer1_out_6_V, i32 %layer1_out_7_V, i32 %layer1_out_8_V, i32 %layer1_out_9_V, i32 %layer1_out_10_V, i32 %layer1_out_11_V, i32 %layer1_out_12_V, i32 %layer1_out_13_V, i32 %layer1_out_14_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="75" st_id="17" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:36  %call_ret2 = call fastcc { i32, i32, i32, i32, i32 } @compute_layer.0.0.0.(i32 %layer1_out_0_V, i32 %layer1_out_1_V, i32 %layer1_out_2_V, i32 %layer1_out_3_V, i32 %layer1_out_4_V, i32 %layer1_out_5_V, i32 %layer1_out_6_V, i32 %layer1_out_7_V, i32 %layer1_out_8_V, i32 %layer1_out_9_V, i32 %layer1_out_10_V, i32 %layer1_out_11_V, i32 %layer1_out_12_V, i32 %layer1_out_13_V, i32 %layer1_out_14_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
ap_fixed_base.exit:36  %call_ret2 = call fastcc { i32, i32, i32, i32, i32 } @compute_layer.0.0.0.(i32 %layer1_out_0_V, i32 %layer1_out_1_V, i32 %layer1_out_2_V, i32 %layer1_out_3_V, i32 %layer1_out_4_V, i32 %layer1_out_5_V, i32 %layer1_out_6_V, i32 %layer1_out_7_V, i32 %layer1_out_8_V, i32 %layer1_out_9_V, i32 %layer1_out_10_V, i32 %layer1_out_11_V, i32 %layer1_out_12_V, i32 %layer1_out_13_V, i32 %layer1_out_14_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:37  %logits2_0_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="logits2_0_V"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:38  %logits2_1_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="logits2_1_V"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:39  %logits2_2_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="logits2_2_V"/></StgValue>
</operation>

<operation id="80" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:40  %logits2_3_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="logits2_3_V"/></StgValue>
</operation>

<operation id="81" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:41  %logits2_4_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="logits2_4_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="82" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:42  %call_ret3 = call fastcc { i32, i32, i32, i32, i32 } @linear.1(i32 %logits2_0_V, i32 %logits2_1_V, i32 %logits2_2_V, i32 %logits2_3_V, i32 %logits2_4_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:43  %layer2_out_0_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="layer2_out_0_V"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:44  %layer2_out_1_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="layer2_out_1_V"/></StgValue>
</operation>

<operation id="85" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:45  %layer2_out_2_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="layer2_out_2_V"/></StgValue>
</operation>

<operation id="86" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:46  %layer2_out_3_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="layer2_out_3_V"/></StgValue>
</operation>

<operation id="87" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="160">
<![CDATA[
ap_fixed_base.exit:47  %layer2_out_4_V = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="layer2_out_4_V"/></StgValue>
</operation>

<operation id="88" st_id="19" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:48  %logits3_0_V = call fastcc i29 @compute_layer.0.0(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V)

]]></Node>
<StgValue><ssdm name="logits3_0_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="89" st_id="20" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:48  %logits3_0_V = call fastcc i29 @compute_layer.0.0(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V)

]]></Node>
<StgValue><ssdm name="logits3_0_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="90" st_id="21" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:48  %logits3_0_V = call fastcc i29 @compute_layer.0.0(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V)

]]></Node>
<StgValue><ssdm name="logits3_0_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="91" st_id="22" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:48  %logits3_0_V = call fastcc i29 @compute_layer.0.0(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V)

]]></Node>
<StgValue><ssdm name="logits3_0_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="92" st_id="23" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:48  %logits3_0_V = call fastcc i29 @compute_layer.0.0(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V)

]]></Node>
<StgValue><ssdm name="logits3_0_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="93" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
ap_fixed_base.exit:48  %logits3_0_V = call fastcc i29 @compute_layer.0.0(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V)

]]></Node>
<StgValue><ssdm name="logits3_0_V"/></StgValue>
</operation>

<operation id="95" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="29">
<![CDATA[
ap_fixed_base.exit:49  %res_V_write_assign_t = sext i29 %logits3_0_V to i32

]]></Node>
<StgValue><ssdm name="res_V_write_assign_t"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:50  %res_V_write_assign = call fastcc i32 @linear(i32 %res_V_write_assign_t)

]]></Node>
<StgValue><ssdm name="res_V_write_assign"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:51  ret i32 %res_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
