{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427994259130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427994259130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:04:18 2015 " "Processing started: Fri Apr 03 01:04:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427994259130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427994259130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427994259131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427994259761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_tx.vhd 4 2 " "Found 4 design units, including 2 entities, in source file uart_rx_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RXD-Behavioral " "Found design unit 1: UART_RXD-Behavioral" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UART_TXD-Behavioral " "Found design unit 2: UART_TXD-Behavioral" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260696 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RXD " "Found entity 1: UART_RXD" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260696 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_TXD " "Found entity 2: UART_TXD" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_base.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK " "Found entity 1: UART_CLK" {  } { { "UART_BASE.v" "" { Text "F:/UART/UART_BASE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BLOCK " "Found entity 1: UART_BLOCK" {  } { { "UART_BLOCK.bdf" "" { Schematic "F:/UART/UART_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_MAIN " "Found entity 1: UART_MAIN" {  } { { "UART_MAIN.bdf" "" { Schematic "F:/UART/UART_MAIN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift.v" "" { Text "F:/UART/shift.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiftv2.v(73) " "Verilog HDL warning at shiftv2.v(73): extended using \"x\" or \"z\"" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427994260715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiftv2.v(92) " "Verilog HDL warning at shiftv2.v(92): extended using \"x\" or \"z\"" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427994260715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiftv2.v(104) " "Verilog HDL warning at shiftv2.v(104): extended using \"x\" or \"z\"" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427994260715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftv2.v 2 2 " "Found 2 design units, including 2 entities, in source file shiftv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_registerv2 " "Found entity 1: shift_registerv2" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260716 ""} { "Info" "ISGN_ENTITY_NAME" "2 select_addr " "Found entity 2: select_addr" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_txd_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_txd_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TXD_CACHE " "Found entity 1: UART_TXD_CACHE" {  } { { "UART_TXD_CACHE.v" "" { Text "F:/UART/UART_TXD_CACHE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994260720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994260720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_MAIN " "Elaborating entity \"UART_MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427994260771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BLOCK UART_BLOCK:inst " "Elaborating entity \"UART_BLOCK\" for hierarchy \"UART_BLOCK:inst\"" {  } { { "UART_MAIN.bdf" "inst" { Schematic "F:/UART/UART_MAIN.bdf" { { 104 224 440 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260775 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "UART_CLK inst " "Block or symbol \"UART_CLK\" of instance \"inst\" overlaps another block or symbol" {  } { { "UART_BLOCK.bdf" "" { Schematic "F:/UART/UART_BLOCK.bdf" { { 128 264 392 208 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1427994260776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD UART_BLOCK:inst\|UART_TXD:inst4 " "Elaborating entity \"UART_TXD\" for hierarchy \"UART_BLOCK:inst\|UART_TXD:inst4\"" {  } { { "UART_BLOCK.bdf" "inst4" { Schematic "F:/UART/UART_BLOCK.bdf" { { 128 456 632 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK UART_BLOCK:inst\|UART_CLK:inst " "Elaborating entity \"UART_CLK\" for hierarchy \"UART_BLOCK:inst\|UART_CLK:inst\"" {  } { { "UART_BLOCK.bdf" "inst" { Schematic "F:/UART/UART_BLOCK.bdf" { { 128 264 392 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD_CACHE UART_BLOCK:inst\|UART_TXD_CACHE:inst1 " "Elaborating entity \"UART_TXD_CACHE\" for hierarchy \"UART_BLOCK:inst\|UART_TXD_CACHE:inst1\"" {  } { { "UART_BLOCK.bdf" "inst1" { Schematic "F:/UART/UART_BLOCK.bdf" { { 24 176 392 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD UART_BLOCK:inst\|UART_RXD:inst5 " "Elaborating entity \"UART_RXD\" for hierarchy \"UART_BLOCK:inst\|UART_RXD:inst5\"" {  } { { "UART_BLOCK.bdf" "inst5" { Schematic "F:/UART/UART_BLOCK.bdf" { { 256 456 624 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_registerv2 shift_registerv2:inst5 " "Elaborating entity \"shift_registerv2\" for hierarchy \"shift_registerv2:inst5\"" {  } { { "UART_MAIN.bdf" "inst5" { Schematic "F:/UART/UART_MAIN.bdf" { { 280 400 608 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260800 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count shiftv2.v(59) " "Verilog HDL Always Construct warning at shiftv2.v(59): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1427994260804 "|UART_MAIN|shift_registerv2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst2 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst2\"" {  } { { "UART_MAIN.bdf" "inst2" { Schematic "F:/UART/UART_MAIN.bdf" { { 136 680 888 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_addr select_addr:inst6 " "Elaborating entity \"select_addr\" for hierarchy \"select_addr:inst6\"" {  } { { "UART_MAIN.bdf" "inst6" { Schematic "F:/UART/UART_MAIN.bdf" { { 264 712 920 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994260845 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[0\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[1\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[2\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[3\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[4\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[5\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[6\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[7\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994261076 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1427994261076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1427994262260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UART/output_files/UART.map.smsg " "Generated suppressed messages file F:/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427994262355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427994263217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427994263217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427994263377 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427994263377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427994263377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427994263377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427994263439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:04:23 2015 " "Processing ended: Fri Apr 03 01:04:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427994263439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427994263439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427994263439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427994263439 ""}
