#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a80070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a80200 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a712d0 .functor NOT 1, L_0x1add370, C4<0>, C4<0>, C4<0>;
L_0x1add150 .functor XOR 2, L_0x1add010, L_0x1add0b0, C4<00>, C4<00>;
L_0x1add260 .functor XOR 2, L_0x1add150, L_0x1add1c0, C4<00>, C4<00>;
v0x1ad4c30_0 .net *"_ivl_10", 1 0, L_0x1add1c0;  1 drivers
v0x1ad4d30_0 .net *"_ivl_12", 1 0, L_0x1add260;  1 drivers
v0x1ad4e10_0 .net *"_ivl_2", 1 0, L_0x1ad7fa0;  1 drivers
v0x1ad4ed0_0 .net *"_ivl_4", 1 0, L_0x1add010;  1 drivers
v0x1ad4fb0_0 .net *"_ivl_6", 1 0, L_0x1add0b0;  1 drivers
v0x1ad50e0_0 .net *"_ivl_8", 1 0, L_0x1add150;  1 drivers
v0x1ad51c0_0 .net "a", 0 0, v0x1acf810_0;  1 drivers
v0x1ad5260_0 .net "b", 0 0, v0x1acf8b0_0;  1 drivers
v0x1ad5300_0 .net "c", 0 0, v0x1acf950_0;  1 drivers
v0x1ad53a0_0 .var "clk", 0 0;
v0x1ad5440_0 .net "d", 0 0, v0x1acfa90_0;  1 drivers
v0x1ad54e0_0 .net "out_pos_dut", 0 0, L_0x1adceb0;  1 drivers
v0x1ad5580_0 .net "out_pos_ref", 0 0, L_0x1ad6ab0;  1 drivers
v0x1ad5620_0 .net "out_sop_dut", 0 0, L_0x1ad7cd0;  1 drivers
v0x1ad56c0_0 .net "out_sop_ref", 0 0, L_0x1aa9fc0;  1 drivers
v0x1ad5760_0 .var/2u "stats1", 223 0;
v0x1ad5800_0 .var/2u "strobe", 0 0;
v0x1ad58a0_0 .net "tb_match", 0 0, L_0x1add370;  1 drivers
v0x1ad5970_0 .net "tb_mismatch", 0 0, L_0x1a712d0;  1 drivers
v0x1ad5a10_0 .net "wavedrom_enable", 0 0, v0x1acfd60_0;  1 drivers
v0x1ad5ae0_0 .net "wavedrom_title", 511 0, v0x1acfe00_0;  1 drivers
L_0x1ad7fa0 .concat [ 1 1 0 0], L_0x1ad6ab0, L_0x1aa9fc0;
L_0x1add010 .concat [ 1 1 0 0], L_0x1ad6ab0, L_0x1aa9fc0;
L_0x1add0b0 .concat [ 1 1 0 0], L_0x1adceb0, L_0x1ad7cd0;
L_0x1add1c0 .concat [ 1 1 0 0], L_0x1ad6ab0, L_0x1aa9fc0;
L_0x1add370 .cmp/eeq 2, L_0x1ad7fa0, L_0x1add260;
S_0x1a80390 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a80200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a716b0 .functor AND 1, v0x1acf950_0, v0x1acfa90_0, C4<1>, C4<1>;
L_0x1a71a90 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1a71e70 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a720f0 .functor AND 1, L_0x1a71a90, L_0x1a71e70, C4<1>, C4<1>;
L_0x1a8ac00 .functor AND 1, L_0x1a720f0, v0x1acf950_0, C4<1>, C4<1>;
L_0x1aa9fc0 .functor OR 1, L_0x1a716b0, L_0x1a8ac00, C4<0>, C4<0>;
L_0x1ad5f30 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad5fa0 .functor OR 1, L_0x1ad5f30, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1ad60b0 .functor AND 1, v0x1acf950_0, L_0x1ad5fa0, C4<1>, C4<1>;
L_0x1ad6170 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6240 .functor OR 1, L_0x1ad6170, v0x1acf8b0_0, C4<0>, C4<0>;
L_0x1ad62b0 .functor AND 1, L_0x1ad60b0, L_0x1ad6240, C4<1>, C4<1>;
L_0x1ad6430 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad64a0 .functor OR 1, L_0x1ad6430, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1ad63c0 .functor AND 1, v0x1acf950_0, L_0x1ad64a0, C4<1>, C4<1>;
L_0x1ad6630 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6730 .functor OR 1, L_0x1ad6630, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1ad67f0 .functor AND 1, L_0x1ad63c0, L_0x1ad6730, C4<1>, C4<1>;
L_0x1ad69a0 .functor XNOR 1, L_0x1ad62b0, L_0x1ad67f0, C4<0>, C4<0>;
v0x1a70c00_0 .net *"_ivl_0", 0 0, L_0x1a716b0;  1 drivers
v0x1a71000_0 .net *"_ivl_12", 0 0, L_0x1ad5f30;  1 drivers
v0x1a713e0_0 .net *"_ivl_14", 0 0, L_0x1ad5fa0;  1 drivers
v0x1a717c0_0 .net *"_ivl_16", 0 0, L_0x1ad60b0;  1 drivers
v0x1a71ba0_0 .net *"_ivl_18", 0 0, L_0x1ad6170;  1 drivers
v0x1a71f80_0 .net *"_ivl_2", 0 0, L_0x1a71a90;  1 drivers
v0x1a72200_0 .net *"_ivl_20", 0 0, L_0x1ad6240;  1 drivers
v0x1acdd80_0 .net *"_ivl_24", 0 0, L_0x1ad6430;  1 drivers
v0x1acde60_0 .net *"_ivl_26", 0 0, L_0x1ad64a0;  1 drivers
v0x1acdf40_0 .net *"_ivl_28", 0 0, L_0x1ad63c0;  1 drivers
v0x1ace020_0 .net *"_ivl_30", 0 0, L_0x1ad6630;  1 drivers
v0x1ace100_0 .net *"_ivl_32", 0 0, L_0x1ad6730;  1 drivers
v0x1ace1e0_0 .net *"_ivl_36", 0 0, L_0x1ad69a0;  1 drivers
L_0x7ff115852018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ace2a0_0 .net *"_ivl_38", 0 0, L_0x7ff115852018;  1 drivers
v0x1ace380_0 .net *"_ivl_4", 0 0, L_0x1a71e70;  1 drivers
v0x1ace460_0 .net *"_ivl_6", 0 0, L_0x1a720f0;  1 drivers
v0x1ace540_0 .net *"_ivl_8", 0 0, L_0x1a8ac00;  1 drivers
v0x1ace620_0 .net "a", 0 0, v0x1acf810_0;  alias, 1 drivers
v0x1ace6e0_0 .net "b", 0 0, v0x1acf8b0_0;  alias, 1 drivers
v0x1ace7a0_0 .net "c", 0 0, v0x1acf950_0;  alias, 1 drivers
v0x1ace860_0 .net "d", 0 0, v0x1acfa90_0;  alias, 1 drivers
v0x1ace920_0 .net "out_pos", 0 0, L_0x1ad6ab0;  alias, 1 drivers
v0x1ace9e0_0 .net "out_sop", 0 0, L_0x1aa9fc0;  alias, 1 drivers
v0x1aceaa0_0 .net "pos0", 0 0, L_0x1ad62b0;  1 drivers
v0x1aceb60_0 .net "pos1", 0 0, L_0x1ad67f0;  1 drivers
L_0x1ad6ab0 .functor MUXZ 1, L_0x7ff115852018, L_0x1ad62b0, L_0x1ad69a0, C4<>;
S_0x1acece0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a80200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1acf810_0 .var "a", 0 0;
v0x1acf8b0_0 .var "b", 0 0;
v0x1acf950_0 .var "c", 0 0;
v0x1acf9f0_0 .net "clk", 0 0, v0x1ad53a0_0;  1 drivers
v0x1acfa90_0 .var "d", 0 0;
v0x1acfb80_0 .var/2u "fail", 0 0;
v0x1acfc20_0 .var/2u "fail1", 0 0;
v0x1acfcc0_0 .net "tb_match", 0 0, L_0x1add370;  alias, 1 drivers
v0x1acfd60_0 .var "wavedrom_enable", 0 0;
v0x1acfe00_0 .var "wavedrom_title", 511 0;
E_0x1a7e9e0/0 .event negedge, v0x1acf9f0_0;
E_0x1a7e9e0/1 .event posedge, v0x1acf9f0_0;
E_0x1a7e9e0 .event/or E_0x1a7e9e0/0, E_0x1a7e9e0/1;
S_0x1acf010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1acece0;
 .timescale -12 -12;
v0x1acf250_0 .var/2s "i", 31 0;
E_0x1a7e880 .event posedge, v0x1acf9f0_0;
S_0x1acf350 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1acece0;
 .timescale -12 -12;
v0x1acf550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1acf630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1acece0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1acffe0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a80200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ad6c60 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6cf0 .functor AND 1, L_0x1ad6c60, v0x1acf8b0_0, C4<1>, C4<1>;
L_0x1ad6ee0 .functor NOT 1, v0x1acf950_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7060 .functor AND 1, L_0x1ad6cf0, L_0x1ad6ee0, C4<1>, C4<1>;
L_0x1ad71a0 .functor NOT 1, v0x1acfa90_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7320 .functor AND 1, L_0x1ad7060, L_0x1ad71a0, C4<1>, C4<1>;
L_0x1ad7470 .functor AND 1, v0x1acf810_0, v0x1acf8b0_0, C4<1>, C4<1>;
L_0x1ad75f0 .functor AND 1, L_0x1ad7470, v0x1acf950_0, C4<1>, C4<1>;
L_0x1ad7700 .functor AND 1, L_0x1ad75f0, v0x1acfa90_0, C4<1>, C4<1>;
L_0x1ad77c0 .functor OR 1, L_0x1ad7320, L_0x1ad7700, C4<0>, C4<0>;
L_0x1ad7930 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad79a0 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7a80 .functor AND 1, L_0x1ad7930, L_0x1ad79a0, C4<1>, C4<1>;
L_0x1ad7b40 .functor AND 1, L_0x1ad7a80, v0x1acf950_0, C4<1>, C4<1>;
L_0x1ad7a10 .functor AND 1, L_0x1ad7b40, v0x1acfa90_0, C4<1>, C4<1>;
L_0x1ad7cd0 .functor OR 1, L_0x1ad77c0, L_0x1ad7a10, C4<0>, C4<0>;
L_0x1ad7ec0 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7f30 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8040 .functor OR 1, L_0x1ad7ec0, L_0x1ad7f30, C4<0>, C4<0>;
L_0x1ad8150 .functor NOT 1, v0x1acf950_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8270 .functor OR 1, L_0x1ad8040, L_0x1ad8150, C4<0>, C4<0>;
L_0x1ad8380 .functor OR 1, L_0x1ad8270, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1ad8500 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8570 .functor OR 1, L_0x1ad8500, v0x1acf8b0_0, C4<0>, C4<0>;
L_0x1ad8700 .functor NOT 1, v0x1acf950_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8770 .functor OR 1, L_0x1ad8570, L_0x1ad8700, C4<0>, C4<0>;
L_0x1ad8960 .functor NOT 1, v0x1acfa90_0, C4<0>, C4<0>, C4<0>;
L_0x1ad89d0 .functor OR 1, L_0x1ad8770, L_0x1ad8960, C4<0>, C4<0>;
L_0x1ad8bd0 .functor AND 1, L_0x1ad8380, L_0x1ad89d0, C4<1>, C4<1>;
L_0x1ad8ce0 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8e50 .functor OR 1, v0x1acf810_0, L_0x1ad8ce0, C4<0>, C4<0>;
L_0x1ad8f10 .functor OR 1, L_0x1ad8e50, v0x1acf950_0, C4<0>, C4<0>;
L_0x1ad90e0 .functor OR 1, L_0x1ad8f10, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1ad91a0 .functor AND 1, L_0x1ad8bd0, L_0x1ad90e0, C4<1>, C4<1>;
L_0x1ad93d0 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9440 .functor OR 1, v0x1acf810_0, L_0x1ad93d0, C4<0>, C4<0>;
L_0x1ad9630 .functor NOT 1, v0x1acf950_0, C4<0>, C4<0>, C4<0>;
L_0x1ad96a0 .functor OR 1, L_0x1ad9440, L_0x1ad9630, C4<0>, C4<0>;
L_0x1ad9500 .functor NOT 1, v0x1acfa90_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9570 .functor OR 1, L_0x1ad96a0, L_0x1ad9500, C4<0>, C4<0>;
L_0x1ad9a90 .functor AND 1, L_0x1ad91a0, L_0x1ad9570, C4<1>, C4<1>;
L_0x1ad9ba0 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9d70 .functor OR 1, L_0x1ad9ba0, v0x1acf8b0_0, C4<0>, C4<0>;
L_0x1ad9e30 .functor OR 1, L_0x1ad9d70, v0x1acf950_0, C4<0>, C4<0>;
L_0x1ada060 .functor OR 1, L_0x1ad9e30, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1ada120 .functor AND 1, L_0x1ad9a90, L_0x1ada060, C4<1>, C4<1>;
L_0x1ada3b0 .functor NOT 1, v0x1acf810_0, C4<0>, C4<0>, C4<0>;
L_0x1ada420 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ada620 .functor OR 1, L_0x1ada3b0, L_0x1ada420, C4<0>, C4<0>;
L_0x1ada730 .functor OR 1, L_0x1ada620, v0x1acf950_0, C4<0>, C4<0>;
L_0x1adaba0 .functor NOT 1, v0x1acfa90_0, C4<0>, C4<0>, C4<0>;
L_0x1adae20 .functor OR 1, L_0x1ada730, L_0x1adaba0, C4<0>, C4<0>;
L_0x1adb0e0 .functor AND 1, L_0x1ada120, L_0x1adae20, C4<1>, C4<1>;
L_0x1adb1f0 .functor OR 1, v0x1acf810_0, v0x1acf8b0_0, C4<0>, C4<0>;
L_0x1adb630 .functor NOT 1, v0x1acf950_0, C4<0>, C4<0>, C4<0>;
L_0x1adb6a0 .functor OR 1, L_0x1adb1f0, L_0x1adb630, C4<0>, C4<0>;
L_0x1adb980 .functor OR 1, L_0x1adb6a0, v0x1acfa90_0, C4<0>, C4<0>;
L_0x1adba40 .functor AND 1, L_0x1adb0e0, L_0x1adb980, C4<1>, C4<1>;
L_0x1adbd30 .functor OR 1, v0x1acf810_0, v0x1acf8b0_0, C4<0>, C4<0>;
L_0x1adbda0 .functor OR 1, L_0x1adbd30, v0x1acf950_0, C4<0>, C4<0>;
L_0x1adc050 .functor NOT 1, v0x1acfa90_0, C4<0>, C4<0>, C4<0>;
L_0x1adc0c0 .functor OR 1, L_0x1adbda0, L_0x1adc050, C4<0>, C4<0>;
L_0x1adc3d0 .functor AND 1, L_0x1adba40, L_0x1adc0c0, C4<1>, C4<1>;
L_0x1adc4e0 .functor NOT 1, v0x1acf8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1adc760 .functor OR 1, v0x1acf810_0, L_0x1adc4e0, C4<0>, C4<0>;
L_0x1adc820 .functor OR 1, L_0x1adc760, v0x1acf950_0, C4<0>, C4<0>;
L_0x1adcb00 .functor NOT 1, v0x1acfa90_0, C4<0>, C4<0>, C4<0>;
L_0x1adcb70 .functor OR 1, L_0x1adc820, L_0x1adcb00, C4<0>, C4<0>;
L_0x1adceb0 .functor AND 1, L_0x1adc3d0, L_0x1adcb70, C4<1>, C4<1>;
v0x1ad01a0_0 .net *"_ivl_0", 0 0, L_0x1ad6c60;  1 drivers
v0x1ad0280_0 .net *"_ivl_10", 0 0, L_0x1ad7320;  1 drivers
v0x1ad0360_0 .net *"_ivl_100", 0 0, L_0x1adaba0;  1 drivers
v0x1ad0450_0 .net *"_ivl_102", 0 0, L_0x1adae20;  1 drivers
v0x1ad0530_0 .net *"_ivl_104", 0 0, L_0x1adb0e0;  1 drivers
v0x1ad0660_0 .net *"_ivl_106", 0 0, L_0x1adb1f0;  1 drivers
v0x1ad0740_0 .net *"_ivl_108", 0 0, L_0x1adb630;  1 drivers
v0x1ad0820_0 .net *"_ivl_110", 0 0, L_0x1adb6a0;  1 drivers
v0x1ad0900_0 .net *"_ivl_112", 0 0, L_0x1adb980;  1 drivers
v0x1ad0a70_0 .net *"_ivl_114", 0 0, L_0x1adba40;  1 drivers
v0x1ad0b50_0 .net *"_ivl_116", 0 0, L_0x1adbd30;  1 drivers
v0x1ad0c30_0 .net *"_ivl_118", 0 0, L_0x1adbda0;  1 drivers
v0x1ad0d10_0 .net *"_ivl_12", 0 0, L_0x1ad7470;  1 drivers
v0x1ad0df0_0 .net *"_ivl_120", 0 0, L_0x1adc050;  1 drivers
v0x1ad0ed0_0 .net *"_ivl_122", 0 0, L_0x1adc0c0;  1 drivers
v0x1ad0fb0_0 .net *"_ivl_124", 0 0, L_0x1adc3d0;  1 drivers
v0x1ad1090_0 .net *"_ivl_126", 0 0, L_0x1adc4e0;  1 drivers
v0x1ad1280_0 .net *"_ivl_128", 0 0, L_0x1adc760;  1 drivers
v0x1ad1360_0 .net *"_ivl_130", 0 0, L_0x1adc820;  1 drivers
v0x1ad1440_0 .net *"_ivl_132", 0 0, L_0x1adcb00;  1 drivers
v0x1ad1520_0 .net *"_ivl_134", 0 0, L_0x1adcb70;  1 drivers
v0x1ad1600_0 .net *"_ivl_14", 0 0, L_0x1ad75f0;  1 drivers
v0x1ad16e0_0 .net *"_ivl_16", 0 0, L_0x1ad7700;  1 drivers
v0x1ad17c0_0 .net *"_ivl_18", 0 0, L_0x1ad77c0;  1 drivers
v0x1ad18a0_0 .net *"_ivl_2", 0 0, L_0x1ad6cf0;  1 drivers
v0x1ad1980_0 .net *"_ivl_20", 0 0, L_0x1ad7930;  1 drivers
v0x1ad1a60_0 .net *"_ivl_22", 0 0, L_0x1ad79a0;  1 drivers
v0x1ad1b40_0 .net *"_ivl_24", 0 0, L_0x1ad7a80;  1 drivers
v0x1ad1c20_0 .net *"_ivl_26", 0 0, L_0x1ad7b40;  1 drivers
v0x1ad1d00_0 .net *"_ivl_28", 0 0, L_0x1ad7a10;  1 drivers
v0x1ad1de0_0 .net *"_ivl_32", 0 0, L_0x1ad7ec0;  1 drivers
v0x1ad1ec0_0 .net *"_ivl_34", 0 0, L_0x1ad7f30;  1 drivers
v0x1ad1fa0_0 .net *"_ivl_36", 0 0, L_0x1ad8040;  1 drivers
v0x1ad2290_0 .net *"_ivl_38", 0 0, L_0x1ad8150;  1 drivers
v0x1ad2370_0 .net *"_ivl_4", 0 0, L_0x1ad6ee0;  1 drivers
v0x1ad2450_0 .net *"_ivl_40", 0 0, L_0x1ad8270;  1 drivers
v0x1ad2530_0 .net *"_ivl_42", 0 0, L_0x1ad8380;  1 drivers
v0x1ad2610_0 .net *"_ivl_44", 0 0, L_0x1ad8500;  1 drivers
v0x1ad26f0_0 .net *"_ivl_46", 0 0, L_0x1ad8570;  1 drivers
v0x1ad27d0_0 .net *"_ivl_48", 0 0, L_0x1ad8700;  1 drivers
v0x1ad28b0_0 .net *"_ivl_50", 0 0, L_0x1ad8770;  1 drivers
v0x1ad2990_0 .net *"_ivl_52", 0 0, L_0x1ad8960;  1 drivers
v0x1ad2a70_0 .net *"_ivl_54", 0 0, L_0x1ad89d0;  1 drivers
v0x1ad2b50_0 .net *"_ivl_56", 0 0, L_0x1ad8bd0;  1 drivers
v0x1ad2c30_0 .net *"_ivl_58", 0 0, L_0x1ad8ce0;  1 drivers
v0x1ad2d10_0 .net *"_ivl_6", 0 0, L_0x1ad7060;  1 drivers
v0x1ad2df0_0 .net *"_ivl_60", 0 0, L_0x1ad8e50;  1 drivers
v0x1ad2ed0_0 .net *"_ivl_62", 0 0, L_0x1ad8f10;  1 drivers
v0x1ad2fb0_0 .net *"_ivl_64", 0 0, L_0x1ad90e0;  1 drivers
v0x1ad3090_0 .net *"_ivl_66", 0 0, L_0x1ad91a0;  1 drivers
v0x1ad3170_0 .net *"_ivl_68", 0 0, L_0x1ad93d0;  1 drivers
v0x1ad3250_0 .net *"_ivl_70", 0 0, L_0x1ad9440;  1 drivers
v0x1ad3330_0 .net *"_ivl_72", 0 0, L_0x1ad9630;  1 drivers
v0x1ad3410_0 .net *"_ivl_74", 0 0, L_0x1ad96a0;  1 drivers
v0x1ad34f0_0 .net *"_ivl_76", 0 0, L_0x1ad9500;  1 drivers
v0x1ad35d0_0 .net *"_ivl_78", 0 0, L_0x1ad9570;  1 drivers
v0x1ad36b0_0 .net *"_ivl_8", 0 0, L_0x1ad71a0;  1 drivers
v0x1ad3790_0 .net *"_ivl_80", 0 0, L_0x1ad9a90;  1 drivers
v0x1ad3870_0 .net *"_ivl_82", 0 0, L_0x1ad9ba0;  1 drivers
v0x1ad3950_0 .net *"_ivl_84", 0 0, L_0x1ad9d70;  1 drivers
v0x1ad3a30_0 .net *"_ivl_86", 0 0, L_0x1ad9e30;  1 drivers
v0x1ad3b10_0 .net *"_ivl_88", 0 0, L_0x1ada060;  1 drivers
v0x1ad3bf0_0 .net *"_ivl_90", 0 0, L_0x1ada120;  1 drivers
v0x1ad3cd0_0 .net *"_ivl_92", 0 0, L_0x1ada3b0;  1 drivers
v0x1ad3db0_0 .net *"_ivl_94", 0 0, L_0x1ada420;  1 drivers
v0x1ad42a0_0 .net *"_ivl_96", 0 0, L_0x1ada620;  1 drivers
v0x1ad4380_0 .net *"_ivl_98", 0 0, L_0x1ada730;  1 drivers
v0x1ad4460_0 .net "a", 0 0, v0x1acf810_0;  alias, 1 drivers
v0x1ad4500_0 .net "b", 0 0, v0x1acf8b0_0;  alias, 1 drivers
v0x1ad45f0_0 .net "c", 0 0, v0x1acf950_0;  alias, 1 drivers
v0x1ad46e0_0 .net "d", 0 0, v0x1acfa90_0;  alias, 1 drivers
v0x1ad47d0_0 .net "out_pos", 0 0, L_0x1adceb0;  alias, 1 drivers
v0x1ad4890_0 .net "out_sop", 0 0, L_0x1ad7cd0;  alias, 1 drivers
S_0x1ad4a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a80200;
 .timescale -12 -12;
E_0x1a669f0 .event anyedge, v0x1ad5800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ad5800_0;
    %nor/r;
    %assign/vec4 v0x1ad5800_0, 0;
    %wait E_0x1a669f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1acece0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1acfb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1acfc20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1acece0;
T_4 ;
    %wait E_0x1a7e9e0;
    %load/vec4 v0x1acfcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1acfb80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1acece0;
T_5 ;
    %wait E_0x1a7e880;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %wait E_0x1a7e880;
    %load/vec4 v0x1acfb80_0;
    %store/vec4 v0x1acfc20_0, 0, 1;
    %fork t_1, S_0x1acf010;
    %jmp t_0;
    .scope S_0x1acf010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1acf250_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1acf250_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a7e880;
    %load/vec4 v0x1acf250_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1acf250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1acf250_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1acece0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a7e9e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1acfa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acf8b0_0, 0;
    %assign/vec4 v0x1acf810_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1acfb80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1acfc20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a80200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad5800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a80200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ad53a0_0;
    %inv;
    %store/vec4 v0x1ad53a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a80200;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1acf9f0_0, v0x1ad5970_0, v0x1ad51c0_0, v0x1ad5260_0, v0x1ad5300_0, v0x1ad5440_0, v0x1ad56c0_0, v0x1ad5620_0, v0x1ad5580_0, v0x1ad54e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a80200;
T_9 ;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a80200;
T_10 ;
    %wait E_0x1a7e9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad5760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
    %load/vec4 v0x1ad58a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad5760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ad56c0_0;
    %load/vec4 v0x1ad56c0_0;
    %load/vec4 v0x1ad5620_0;
    %xor;
    %load/vec4 v0x1ad56c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ad5580_0;
    %load/vec4 v0x1ad5580_0;
    %load/vec4 v0x1ad54e0_0;
    %xor;
    %load/vec4 v0x1ad5580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ad5760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad5760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter5/response3/top_module.sv";
