

================================================================
== Vitis HLS Report for 'calculate_matrix'
================================================================
* Date:           Mon Aug 26 02:30:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        HLS
* Solution:       Loop_Unroll (Vivado IP Flow Target)
* Product family: artix7l
* Target device:  xc7a75tl-ftg256-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  8.271 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  75.000 ns|  75.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    4|      -|      -|    -|
|Expression       |        -|    -|      0|    220|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    0|      0|    164|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    159|    -|
|Register         |        -|    -|     38|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    4|     38|    543|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      210|  180|  94400|  47200|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    2|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U2  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U3  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U4  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 164|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U5  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U6  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U7  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U8  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |intermediate_1_fu_272_p2  |         +|   0|  0|  23|          16|          16|
    |intermediate_3_fu_296_p2  |         +|   0|  0|  23|          16|          16|
    |intermediate_5_fu_320_p2  |         +|   0|  0|  23|          16|          16|
    |intermediate_7_fu_344_p2  |         +|   0|  0|  23|          16|          16|
    |icmp_ln22_1_fu_301_p2     |      icmp|   0|  0|  23|          16|           8|
    |icmp_ln22_2_fu_325_p2     |      icmp|   0|  0|  23|          16|           8|
    |icmp_ln22_3_fu_349_p2     |      icmp|   0|  0|  23|          16|           8|
    |icmp_ln22_fu_277_p2       |      icmp|   0|  0|  23|          16|           8|
    |select_ln25_1_fu_311_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln25_2_fu_335_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln25_3_fu_359_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln25_fu_287_p3     |    select|   0|  0|   9|           1|           9|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 220|         132|         132|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |a_address0       |  13|          3|    2|          6|
    |a_address1       |  13|          3|    2|          6|
    |ap_NS_fsm        |  29|          7|    1|          7|
    |b_address0       |  13|          3|    2|          6|
    |b_address1       |  13|          3|    2|          6|
    |c_address0       |  13|          3|    2|          6|
    |c_address1       |  13|          3|    2|          6|
    |result_address0  |  13|          3|    2|          6|
    |result_address1  |  13|          3|    2|          6|
    |result_d0        |  13|          3|    8|         24|
    |result_d1        |  13|          3|    8|         24|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 159|         37|   33|        103|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln20_4_reg_506  |  16|   0|   16|          0|
    |add_ln20_6_reg_511  |  16|   0|   16|          0|
    |ap_CS_fsm           |   6|   0|    6|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  38|   0|   38|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|a_address0       |  out|    2|   ap_memory|                 a|         array|
|a_ce0            |  out|    1|   ap_memory|                 a|         array|
|a_q0             |   in|    8|   ap_memory|                 a|         array|
|a_address1       |  out|    2|   ap_memory|                 a|         array|
|a_ce1            |  out|    1|   ap_memory|                 a|         array|
|a_q1             |   in|    8|   ap_memory|                 a|         array|
|b_address0       |  out|    2|   ap_memory|                 b|         array|
|b_ce0            |  out|    1|   ap_memory|                 b|         array|
|b_q0             |   in|    8|   ap_memory|                 b|         array|
|b_address1       |  out|    2|   ap_memory|                 b|         array|
|b_ce1            |  out|    1|   ap_memory|                 b|         array|
|b_q1             |   in|    8|   ap_memory|                 b|         array|
|c_address0       |  out|    2|   ap_memory|                 c|         array|
|c_ce0            |  out|    1|   ap_memory|                 c|         array|
|c_q0             |   in|   16|   ap_memory|                 c|         array|
|c_address1       |  out|    2|   ap_memory|                 c|         array|
|c_ce1            |  out|    1|   ap_memory|                 c|         array|
|c_q1             |   in|   16|   ap_memory|                 c|         array|
|result_address0  |  out|    2|   ap_memory|            result|         array|
|result_ce0       |  out|    1|   ap_memory|            result|         array|
|result_we0       |  out|    1|   ap_memory|            result|         array|
|result_d0        |  out|    8|   ap_memory|            result|         array|
|result_address1  |  out|    2|   ap_memory|            result|         array|
|result_ce1       |  out|    1|   ap_memory|            result|         array|
|result_we1       |  out|    1|   ap_memory|            result|         array|
|result_d1        |  out|    8|   ap_memory|            result|         array|
+-----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 7 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 8 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 9 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 10 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 11 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 12 [2/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 12 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 13 [2/2] (1.75ns)   --->   "%b_load_2 = load i2 %b_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 13 'load' 'b_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 14 [2/2] (1.75ns)   --->   "%a_load_2 = load i2 %a_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 14 'load' 'a_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 15 [1/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 15 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 16 [1/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 16 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %a_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 17 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %b_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 18 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [3/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 19 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/2] (1.75ns)   --->   "%b_load_2 = load i2 %b_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 20 'load' 'b_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i8 %b_load_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 21 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_2 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 22 'mul' 'intermediate_2' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/2] (1.75ns)   --->   "%a_load_2 = load i2 %a_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 23 'load' 'a_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i8 %a_load_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 24 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_4 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 25 'mul' 'intermediate_4' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 26 'mul' 'intermediate_6' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 27 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i8 %a, i64 0, i64 3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 28 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 29 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i8 %b, i64 0, i64 3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 30 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 31 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 32 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 33 [2/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 33 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 34 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_2 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 34 'mul' 'intermediate_2' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/2] (1.75ns)   --->   "%b_load_3 = load i2 %b_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 35 'load' 'b_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 36 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_4 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 36 'mul' 'intermediate_4' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [2/2] (1.75ns)   --->   "%a_load_3 = load i2 %a_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 37 'load' 'a_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 38 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 38 'mul' 'intermediate_6' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 0" [HLS_src/matrix_operations.cpp:20]   --->   Operation 39 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i16 %c, i64 0, i64 1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 40 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 41 'mul' 'intermediate' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 42 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 43 [1/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 43 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i8 %a_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %b_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 45 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.63ns)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 46 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [2/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 47 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 48 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 48 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_2 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 49 'mul' 'intermediate_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/2] (1.75ns)   --->   "%b_load_3 = load i2 %b_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 50 'load' 'b_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i8 %b_load_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 51 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.63ns)   --->   "%mul_ln18_2 = mul i16 %zext_ln18_5, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 52 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [2/2] (1.75ns)   --->   "%c_load_1 = load i2 %c_addr_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 53 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 54 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_2 = add i16 %mul_ln18_2, i16 %intermediate_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 54 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_4 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 55 'mul' 'intermediate_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/2] (1.75ns)   --->   "%a_load_3 = load i2 %a_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 56 'load' 'a_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i8 %a_load_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 57 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.63ns)   --->   "%mul_ln18_4 = mul i16 %zext_ln18_7, i16 %zext_ln18_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 58 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_4 = add i16 %mul_ln18_4, i16 %intermediate_4" [HLS_src/matrix_operations.cpp:20]   --->   Operation 59 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 60 'mul' 'intermediate_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.63ns)   --->   "%mul_ln18_6 = mul i16 %zext_ln18_7, i16 %zext_ln18_5" [HLS_src/matrix_operations.cpp:18]   --->   Operation 61 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_6 = add i16 %mul_ln18_6, i16 %intermediate_6" [HLS_src/matrix_operations.cpp:20]   --->   Operation 62 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.27>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr i16 %c, i64 0, i64 2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 63 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr i16 %c, i64 0, i64 3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 64 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i8 %result, i64 0, i64 0" [HLS_src/matrix_operations.cpp:25]   --->   Operation 65 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i8 %result, i64 0, i64 1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 66 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 67 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 68 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 68 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (1.84ns)   --->   "%intermediate_1 = add i16 %add_ln20, i16 %c_load" [HLS_src/matrix_operations.cpp:20]   --->   Operation 69 'add' 'intermediate_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.84ns)   --->   "%icmp_ln22 = icmp_ugt  i16 %intermediate_1, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 70 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i16 %intermediate_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 71 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.07ns)   --->   "%select_ln25 = select i1 %icmp_ln22, i8 128, i8 %trunc_ln25" [HLS_src/matrix_operations.cpp:25]   --->   Operation 72 'select' 'select_ln25' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25, i2 %result_addr" [HLS_src/matrix_operations.cpp:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 74 [1/2] (1.75ns)   --->   "%c_load_1 = load i2 %c_addr_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 74 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 75 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_2 = add i16 %mul_ln18_2, i16 %intermediate_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 75 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (1.84ns)   --->   "%intermediate_3 = add i16 %add_ln20_2, i16 %c_load_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 76 'add' 'intermediate_3' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.84ns)   --->   "%icmp_ln22_1 = icmp_ugt  i16 %intermediate_3, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 77 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i16 %intermediate_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 78 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.07ns)   --->   "%select_ln25_1 = select i1 %icmp_ln22_1, i8 128, i8 %trunc_ln25_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 79 'select' 'select_ln25_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25_1, i2 %result_addr_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 80 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 81 [2/2] (1.75ns)   --->   "%c_load_2 = load i2 %c_addr_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 81 'load' 'c_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 82 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_4 = add i16 %mul_ln18_4, i16 %intermediate_4" [HLS_src/matrix_operations.cpp:20]   --->   Operation 82 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [2/2] (1.75ns)   --->   "%c_load_3 = load i2 %c_addr_3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 83 'load' 'c_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 84 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_6 = add i16 %mul_ln18_6, i16 %intermediate_6" [HLS_src/matrix_operations.cpp:20]   --->   Operation 84 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.26>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr i8 %result, i64 0, i64 2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 85 'getelementptr' 'result_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%result_addr_3 = getelementptr i8 %result, i64 0, i64 3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 86 'getelementptr' 'result_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_src/matrix_operations.cpp:3]   --->   Operation 87 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (1.75ns)   --->   "%c_load_2 = load i2 %c_addr_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 96 'load' 'c_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 97 [1/1] (1.84ns)   --->   "%intermediate_5 = add i16 %add_ln20_4, i16 %c_load_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 97 'add' 'intermediate_5' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.84ns)   --->   "%icmp_ln22_2 = icmp_ugt  i16 %intermediate_5, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 98 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i16 %intermediate_5" [HLS_src/matrix_operations.cpp:25]   --->   Operation 99 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.07ns)   --->   "%select_ln25_2 = select i1 %icmp_ln22_2, i8 128, i8 %trunc_ln25_2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 100 'select' 'select_ln25_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25_2, i2 %result_addr_2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 101 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 102 [1/2] (1.75ns)   --->   "%c_load_3 = load i2 %c_addr_3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 102 'load' 'c_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 103 [1/1] (1.84ns)   --->   "%intermediate_7 = add i16 %add_ln20_6, i16 %c_load_3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 103 'add' 'intermediate_7' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.84ns)   --->   "%icmp_ln22_3 = icmp_ugt  i16 %intermediate_7, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 104 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = trunc i16 %intermediate_7" [HLS_src/matrix_operations.cpp:25]   --->   Operation 105 'trunc' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.07ns)   --->   "%select_ln25_3 = select i1 %icmp_ln22_3, i8 128, i8 %trunc_ln25_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 106 'select' 'select_ln25_3' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25_3, i2 %result_addr_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 107 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HLS_src/matrix_operations.cpp:28]   --->   Operation 108 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr            (getelementptr) [ 0010000]
a_addr_2          (getelementptr) [ 0010000]
b_addr            (getelementptr) [ 0010000]
b_addr_2          (getelementptr) [ 0010000]
a_load            (load         ) [ 0000000]
b_load            (load         ) [ 0000000]
zext_ln18         (zext         ) [ 0001100]
zext_ln18_1       (zext         ) [ 0001100]
b_load_2          (load         ) [ 0000000]
zext_ln18_4       (zext         ) [ 0001100]
a_load_2          (load         ) [ 0000000]
zext_ln18_6       (zext         ) [ 0001100]
a_addr_1          (getelementptr) [ 0000100]
a_addr_3          (getelementptr) [ 0000100]
b_addr_1          (getelementptr) [ 0000100]
b_addr_3          (getelementptr) [ 0000100]
c_addr            (getelementptr) [ 0000010]
c_addr_1          (getelementptr) [ 0000010]
intermediate      (mul          ) [ 0000010]
a_load_1          (load         ) [ 0000000]
b_load_1          (load         ) [ 0000000]
zext_ln18_2       (zext         ) [ 0000000]
zext_ln18_3       (zext         ) [ 0000000]
mul_ln18          (mul          ) [ 0000010]
intermediate_2    (mul          ) [ 0000010]
b_load_3          (load         ) [ 0000000]
zext_ln18_5       (zext         ) [ 0000000]
mul_ln18_2        (mul          ) [ 0000010]
intermediate_4    (mul          ) [ 0000010]
a_load_3          (load         ) [ 0000000]
zext_ln18_7       (zext         ) [ 0000000]
mul_ln18_4        (mul          ) [ 0000010]
intermediate_6    (mul          ) [ 0000010]
mul_ln18_6        (mul          ) [ 0000010]
c_addr_2          (getelementptr) [ 0000001]
c_addr_3          (getelementptr) [ 0000001]
result_addr       (getelementptr) [ 0000000]
result_addr_1     (getelementptr) [ 0000000]
c_load            (load         ) [ 0000000]
add_ln20          (add          ) [ 0000000]
intermediate_1    (add          ) [ 0000000]
icmp_ln22         (icmp         ) [ 0000000]
trunc_ln25        (trunc        ) [ 0000000]
select_ln25       (select       ) [ 0000000]
store_ln25        (store        ) [ 0000000]
c_load_1          (load         ) [ 0000000]
add_ln20_2        (add          ) [ 0000000]
intermediate_3    (add          ) [ 0000000]
icmp_ln22_1       (icmp         ) [ 0000000]
trunc_ln25_1      (trunc        ) [ 0000000]
select_ln25_1     (select       ) [ 0000000]
store_ln25        (store        ) [ 0000000]
add_ln20_4        (add          ) [ 0000001]
add_ln20_6        (add          ) [ 0000001]
result_addr_2     (getelementptr) [ 0000000]
result_addr_3     (getelementptr) [ 0000000]
spectopmodule_ln3 (spectopmodule) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
c_load_2          (load         ) [ 0000000]
intermediate_5    (add          ) [ 0000000]
icmp_ln22_2       (icmp         ) [ 0000000]
trunc_ln25_2      (trunc        ) [ 0000000]
select_ln25_2     (select       ) [ 0000000]
store_ln25        (store        ) [ 0000000]
c_load_3          (load         ) [ 0000000]
intermediate_7    (add          ) [ 0000000]
icmp_ln22_3       (icmp         ) [ 0000000]
trunc_ln25_3      (trunc        ) [ 0000000]
select_ln25_3     (select       ) [ 0000000]
store_ln25        (store        ) [ 0000000]
ret_ln28          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="a_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_addr_2_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="3" slack="0"/>
<pin id="48" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_addr_2_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
<pin id="76" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_2/1 a_load_1/3 a_load_3/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
<pin id="86" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_2/1 b_load_1/3 b_load_3/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_addr_3_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
<pin id="150" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 c_load_1/4 c_load_2/5 c_load_3/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="c_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="result_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="result_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="2" slack="0"/>
<pin id="191" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/5 store_ln25/5 store_ln25/6 store_ln25/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="result_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_2/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="result_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_3/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln18_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln18_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln18_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln18_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln18_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln18_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mul_ln18_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln18_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mul_ln18_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_2/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln18_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln18_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_4/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_ln18_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_6/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="intermediate_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_1/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln22_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln25_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln25_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="intermediate_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_3/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln22_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln25_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln25_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="intermediate_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_5/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln22_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln25_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_2/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln25_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="intermediate_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_7/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln22_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_3/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln25_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_3/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln25_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/6 "/>
</bind>
</comp>

<comp id="368" class="1007" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate/2 add_ln20/4 "/>
</bind>
</comp>

<comp id="377" class="1007" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="0"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate_2/2 add_ln20_2/4 "/>
</bind>
</comp>

<comp id="386" class="1007" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate_4/2 add_ln20_4/4 "/>
</bind>
</comp>

<comp id="394" class="1007" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="16" slack="0"/>
<pin id="398" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate_6/2 add_ln20_6/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="a_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="1"/>
<pin id="404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="a_addr_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="1"/>
<pin id="409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="b_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="1"/>
<pin id="414" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="b_addr_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="zext_ln18_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="428" class="1005" name="zext_ln18_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="zext_ln18_4_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="zext_ln18_6_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_6 "/>
</bind>
</comp>

<comp id="446" class="1005" name="a_addr_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="a_addr_3_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="b_addr_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="b_addr_3_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="1"/>
<pin id="463" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="c_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="1"/>
<pin id="468" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="c_addr_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="1"/>
<pin id="473" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="mul_ln18_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="481" class="1005" name="mul_ln18_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="mul_ln18_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="mul_ln18_6_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_6 "/>
</bind>
</comp>

<comp id="496" class="1005" name="c_addr_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="c_addr_3_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="1"/>
<pin id="503" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln20_4_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_4 "/>
</bind>
</comp>

<comp id="511" class="1005" name="add_ln20_6_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="77"><net_src comp="36" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="87"><net_src comp="52" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="60" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="44" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="90" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="123"><net_src comp="106" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="124"><net_src comp="114" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="125"><net_src comp="98" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="151"><net_src comp="126" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="194"><net_src comp="169" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="153" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="197"><net_src comp="161" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="198" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="215"><net_src comp="206" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="219"><net_src comp="68" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="78" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="78" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="68" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="68" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="78" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="232" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="78" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="232" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="68" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="236" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="256" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="246" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="142" pin="7"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="272" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="277" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="283" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="185" pin=4"/></net>

<net id="300"><net_src comp="142" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="296" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="301" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="324"><net_src comp="142" pin="7"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="320" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="325" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="185" pin=4"/></net>

<net id="348"><net_src comp="142" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="16" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="344" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="349" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="373"><net_src comp="220" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="216" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="240" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="382"><net_src comp="224" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="216" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="250" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="391"><net_src comp="228" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="220" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="260" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="228" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="224" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="266" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="36" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="410"><net_src comp="44" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="415"><net_src comp="52" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="420"><net_src comp="60" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="425"><net_src comp="216" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="431"><net_src comp="220" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="437"><net_src comp="224" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="443"><net_src comp="228" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="449"><net_src comp="90" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="454"><net_src comp="98" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="459"><net_src comp="106" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="464"><net_src comp="114" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="469"><net_src comp="126" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="474"><net_src comp="134" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="479"><net_src comp="240" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="484"><net_src comp="250" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="489"><net_src comp="260" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="494"><net_src comp="266" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="499"><net_src comp="153" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="504"><net_src comp="161" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="509"><net_src comp="386" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="514"><net_src comp="394" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="344" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {5 6 }
 - Input state : 
	Port: calculate_matrix : a | {1 2 3 4 }
	Port: calculate_matrix : b | {1 2 3 4 }
	Port: calculate_matrix : c | {4 5 6 }
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
		b_load_2 : 1
		a_load_2 : 1
	State 2
		zext_ln18 : 1
		zext_ln18_1 : 1
		intermediate : 2
		zext_ln18_4 : 1
		intermediate_2 : 2
		zext_ln18_6 : 1
		intermediate_4 : 2
		intermediate_6 : 2
	State 3
		a_load_1 : 1
		b_load_1 : 1
		b_load_3 : 1
		a_load_3 : 1
	State 4
		zext_ln18_2 : 1
		zext_ln18_3 : 1
		mul_ln18 : 2
		c_load : 1
		add_ln20 : 3
		zext_ln18_5 : 1
		mul_ln18_2 : 2
		c_load_1 : 1
		add_ln20_2 : 3
		zext_ln18_7 : 1
		mul_ln18_4 : 2
		add_ln20_4 : 3
		mul_ln18_6 : 2
		add_ln20_6 : 3
	State 5
		intermediate_1 : 1
		icmp_ln22 : 2
		trunc_ln25 : 2
		select_ln25 : 3
		store_ln25 : 4
		intermediate_3 : 1
		icmp_ln22_1 : 2
		trunc_ln25_1 : 2
		select_ln25_1 : 3
		store_ln25 : 4
		c_load_2 : 1
		c_load_3 : 1
	State 6
		intermediate_5 : 1
		icmp_ln22_2 : 2
		trunc_ln25_2 : 2
		select_ln25_2 : 3
		store_ln25 : 4
		intermediate_7 : 1
		icmp_ln22_3 : 2
		trunc_ln25_3 : 2
		select_ln25_3 : 3
		store_ln25 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    mul_ln18_fu_240    |    0    |    0    |    41   |
|    mul   |   mul_ln18_2_fu_250   |    0    |    0    |    41   |
|          |   mul_ln18_4_fu_260   |    0    |    0    |    41   |
|          |   mul_ln18_6_fu_266   |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|          | intermediate_1_fu_272 |    0    |    0    |    23   |
|    add   | intermediate_3_fu_296 |    0    |    0    |    23   |
|          | intermediate_5_fu_320 |    0    |    0    |    23   |
|          | intermediate_7_fu_344 |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln22_fu_277   |    0    |    0    |    23   |
|   icmp   |   icmp_ln22_1_fu_301  |    0    |    0    |    23   |
|          |   icmp_ln22_2_fu_325  |    0    |    0    |    23   |
|          |   icmp_ln22_3_fu_349  |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln25_fu_287  |    0    |    0    |    8    |
|  select  |  select_ln25_1_fu_311 |    0    |    0    |    8    |
|          |  select_ln25_2_fu_335 |    0    |    0    |    8    |
|          |  select_ln25_3_fu_359 |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_368      |    1    |    0    |    0    |
|  muladd  |       grp_fu_377      |    1    |    0    |    0    |
|          |       grp_fu_386      |    1    |    0    |    0    |
|          |       grp_fu_394      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln18_fu_216   |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_220  |    0    |    0    |    0    |
|          |   zext_ln18_4_fu_224  |    0    |    0    |    0    |
|   zext   |   zext_ln18_6_fu_228  |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_232  |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_236  |    0    |    0    |    0    |
|          |   zext_ln18_5_fu_246  |    0    |    0    |    0    |
|          |   zext_ln18_7_fu_256  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln25_fu_283   |    0    |    0    |    0    |
|   trunc  |  trunc_ln25_1_fu_307  |    0    |    0    |    0    |
|          |  trunc_ln25_2_fu_331  |    0    |    0    |    0    |
|          |  trunc_ln25_3_fu_355  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   380   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_446 |    2   |
|  a_addr_2_reg_407 |    2   |
|  a_addr_3_reg_451 |    2   |
|   a_addr_reg_402  |    2   |
| add_ln20_4_reg_506|   16   |
| add_ln20_6_reg_511|   16   |
|  b_addr_1_reg_456 |    2   |
|  b_addr_2_reg_417 |    2   |
|  b_addr_3_reg_461 |    2   |
|   b_addr_reg_412  |    2   |
|  c_addr_1_reg_471 |    2   |
|  c_addr_2_reg_496 |    2   |
|  c_addr_3_reg_501 |    2   |
|   c_addr_reg_466  |    2   |
| mul_ln18_2_reg_481|   16   |
| mul_ln18_4_reg_486|   16   |
| mul_ln18_6_reg_491|   16   |
|  mul_ln18_reg_476 |   16   |
|zext_ln18_1_reg_428|   16   |
|zext_ln18_4_reg_434|   16   |
|zext_ln18_6_reg_440|   16   |
| zext_ln18_reg_422 |   16   |
+-------------------+--------+
|       Total       |   184  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_68 |  p0  |   4  |   2  |    8   ||    17   |
|  grp_access_fu_68 |  p2  |   4  |   0  |    0   ||    17   |
|  grp_access_fu_78 |  p0  |   4  |   2  |    8   ||    17   |
|  grp_access_fu_78 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_142 |  p0  |   4  |   2  |    8   ||    17   |
| grp_access_fu_142 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_185 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_185 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_185 |  p4  |   2  |   2  |    4   ||    9    |
|     grp_fu_368    |  p0  |   3  |   8  |   24   ||    13   |
|     grp_fu_368    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_377    |  p0  |   3  |   8  |   24   ||    13   |
|     grp_fu_377    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_386    |  p0  |   3  |   8  |   24   ||    13   |
|     grp_fu_386    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_394    |  p0  |   3  |   8  |   24   ||    13   |
|     grp_fu_394    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   208  || 24.2354 ||   226   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   380  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   226  |
|  Register |    -   |    -   |   184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   24   |   184  |   606  |
+-----------+--------+--------+--------+--------+
