INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/Execute32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/Idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/clkx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkx32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/dmemory32.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/imports/CPU/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lm709/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sim_1/imports/new/minisys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim
