<profile>

<section name = "Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s'" level="0">
<item name = "Date">Tue Nov 28 14:13:50 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.059 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1224, 1908, 12.240 us, 19.080 us, 1224, 1908, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">1223, 1907, 34 ~ 53, -, -, 36, no</column>
<column name=" + LineBufferDataIn">12, 12, 3, -, -, 4, no</column>
<column name=" + KernelShiftWidth">2, 2, 1, 1, 1, 2, yes</column>
<column name=" + KernelPushChannel">4, 4, 1, -, -, 4, no</column>
<column name=" + KernelPushChannel">4, 4, 1, -, -, 4, no</column>
<column name=" + KernelPushChannel">4, 4, 1, -, -, 4, no</column>
<column name=" + ReuseLoop">18, 18, 2, 1, 1, 18, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 62, 0, 1775, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 612, -</column>
<column name="Memory">14, -, 512, 256, -</column>
<column name="Multiplexer">-, -, -, 1907, -</column>
<column name="Register">-, -, 3325, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 2, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_mux_42_32_1_1_U57">myproject_mux_42_32_1_1, 0, 0, 0, 153, 0</column>
<column name="myproject_mux_42_32_1_1_U58">myproject_mux_42_32_1_1, 0, 0, 0, 153, 0</column>
<column name="myproject_mux_42_32_1_1_U59">myproject_mux_42_32_1_1, 0, 0, 0, 153, 0</column>
<column name="myproject_mux_42_32_1_1_U60">myproject_mux_42_32_1_1, 0, 0, 0, 153, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_Array_V_1_0_0_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_0_1_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_0_2_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_0_3_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_1_0_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_1_1_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_1_2_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="line_buffer_Array_V_1_1_3_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA, 0, 64, 32, 0, 6, 32, 1, 192</column>
<column name="w5_V_U">conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V, 14, 0, 0, 0, 18, 497, 1, 8946</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1118_20_fu_3391_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_21_fu_3437_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_22_fu_3471_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_23_fu_3517_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_24_fu_3551_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_25_fu_3597_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_26_fu_3631_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_27_fu_3677_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_28_fu_3711_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_29_fu_3757_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_30_fu_3791_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_31_fu_3837_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_32_fu_3871_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_33_fu_3917_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln1118_34_fu_3951_p2">*, 2, 0, 20, 32, 17</column>
<column name="mul_ln1118_fu_3357_p2">*, 4, 0, 20, 32, 32</column>
<column name="acc_0_V_fu_3413_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_1_V_fu_3493_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_2_V_fu_3573_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_3_V_fu_3653_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_4_V_fu_3733_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_5_V_fu_3813_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_6_V_fu_3893_p2">+, 0, 0, 32, 32, 32</column>
<column name="acc_7_V_fu_3973_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln213_1_fu_2076_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln213_2_fu_2142_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln213_fu_2010_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln321_fu_4030_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_4041_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln326_fu_3984_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_3995_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln703_21_fu_3487_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_23_fu_3567_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_25_fu_3647_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_27_fu_3727_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_29_fu_3807_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_31_fu_3887_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_33_fu_3967_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln703_fu_3407_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln79_fu_1558_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_ic_fu_1570_p2">+, 0, 0, 11, 3, 1</column>
<column name="i_iw_fu_1716_p2">+, 0, 0, 9, 2, 1</column>
<column name="w_index_fu_2272_p2">+, 0, 0, 15, 5, 1</column>
<column name="and_ln289_1_fu_2260_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_2_fu_2266_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_2254_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1173">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1650">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_445">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op1023">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op40">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln194_fu_1710_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln203_1_fu_1772_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="icmp_ln203_2_fu_1803_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="icmp_ln203_3_fu_1834_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="icmp_ln203_fu_1734_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="icmp_ln213_1_fu_2070_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln213_2_fu_2136_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln213_fu_2004_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln241_fu_1564_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln289_1_fu_2208_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln289_2_fu_2228_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_3_fu_2248_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_fu_2198_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln313_fu_3979_p2">icmp, 0, 0, 20, 32, 3</column>
<column name="icmp_ln317_fu_4025_p2">icmp, 0, 0, 20, 32, 3</column>
<column name="icmp_ln43_fu_3339_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln79_fu_4066_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_574">or, 0, 0, 2, 1, 1</column>
<column name="or_ln203_1_fu_1797_p2">or, 0, 0, 3, 3, 2</column>
<column name="or_ln203_3_fu_1828_p2">or, 0, 0, 3, 3, 2</column>
<column name="or_ln203_fu_1766_p2">or, 0, 0, 3, 3, 1</column>
<column name="select_ln203_10_fu_1966_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_11_fu_1985_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_1_fu_1759_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_2_fu_1790_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_3_fu_1821_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_4_fu_1852_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_5_fu_1871_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_6_fu_1890_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_7_fu_1909_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_8_fu_1928_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_9_fu_1947_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln203_fu_1740_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln323_fu_4046_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_4000_p3">select, 0, 0, 32, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_1439_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_w_index132_phi_fu_684_p4">9, 2, 5, 10</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1190">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1231">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1272">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1313">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1354">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1395">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_1_reg_821">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_2_reg_862">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_3_reg_903">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_4_reg_944">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_5_reg_985">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_6_reg_1026">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_7_reg_1067">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_8_reg_1108">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_9_reg_1149">93, 19, 32, 608</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_reg_780">93, 19, 32, 608</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="i_ic2_0_i_i_i_i_0_reg_647">9, 2, 3, 6</column>
<column name="i_ic2_0_i_i_i_i_1_reg_658">9, 2, 3, 6</column>
<column name="i_ic2_0_i_i_i_i_2_reg_669">9, 2, 3, 6</column>
<column name="i_ic4_0_i_i_i_reg_599">9, 2, 3, 6</column>
<column name="i_iw_0_i_i_i_i_reg_636">9, 2, 2, 4</column>
<column name="indvar_flatten133_reg_587">9, 2, 6, 12</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
<column name="shift_buffer_0_0_V_reg_623">21, 4, 32, 128</column>
<column name="shift_buffer_1_0_V_reg_610">21, 4, 32, 128</column>
<column name="tmp_data_0_V_7130_reg_692">9, 2, 32, 64</column>
<column name="tmp_data_1_V_7128_reg_703">9, 2, 32, 64</column>
<column name="tmp_data_2_V_7126_reg_714">9, 2, 32, 64</column>
<column name="tmp_data_3_V_7124_reg_725">9, 2, 32, 64</column>
<column name="tmp_data_4_V_5122_reg_736">9, 2, 32, 64</column>
<column name="tmp_data_5_V_5120_reg_747">9, 2, 32, 64</column>
<column name="tmp_data_6_V_5118_reg_758">9, 2, 32, 64</column>
<column name="tmp_data_7_V_5116_reg_769">9, 2, 32, 64</column>
<column name="w_index132_reg_680">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0_V_reg_5800">32, 0, 32, 0</column>
<column name="acc_1_V_reg_5806">32, 0, 32, 0</column>
<column name="acc_2_V_reg_5812">32, 0, 32, 0</column>
<column name="acc_3_V_reg_5818">32, 0, 32, 0</column>
<column name="acc_4_V_reg_5824">32, 0, 32, 0</column>
<column name="acc_5_V_reg_5830">32, 0, 32, 0</column>
<column name="acc_6_V_reg_5836">32, 0, 32, 0</column>
<column name="acc_7_V_reg_5842">32, 0, 32, 0</column>
<column name="add_ln79_reg_4144">6, 0, 6, 0</column>
<column name="and_ln289_2_reg_4342">1, 0, 1, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1190">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1231">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1272">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1313">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1354">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1395">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_1_reg_821">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_2_reg_862">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_3_reg_903">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_4_reg_944">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_5_reg_985">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_6_reg_1026">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_7_reg_1067">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_8_reg_1108">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_9_reg_1149">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp1_iter1_phi_ln56_reg_780">32, 0, 32, 0</column>
<column name="i_ic2_0_i_i_i_i_0_reg_647">3, 0, 3, 0</column>
<column name="i_ic2_0_i_i_i_i_1_reg_658">3, 0, 3, 0</column>
<column name="i_ic2_0_i_i_i_i_2_reg_669">3, 0, 3, 0</column>
<column name="i_ic4_0_i_i_i_reg_599">3, 0, 3, 0</column>
<column name="i_ic_reg_4153">3, 0, 3, 0</column>
<column name="i_iw_0_i_i_i_i_reg_636">2, 0, 2, 0</column>
<column name="icmp_ln289_1_reg_4325">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_4315">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_5796">1, 0, 1, 0</column>
<column name="indvar_flatten133_reg_587">6, 0, 6, 0</column>
<column name="kernel_data_V_1_0">32, 0, 32, 0</column>
<column name="kernel_data_V_1_1">32, 0, 32, 0</column>
<column name="kernel_data_V_1_10">32, 0, 32, 0</column>
<column name="kernel_data_V_1_10_load_reg_4192">32, 0, 32, 0</column>
<column name="kernel_data_V_1_11">32, 0, 32, 0</column>
<column name="kernel_data_V_1_11_load_reg_4197">32, 0, 32, 0</column>
<column name="kernel_data_V_1_12">32, 0, 32, 0</column>
<column name="kernel_data_V_1_13">32, 0, 32, 0</column>
<column name="kernel_data_V_1_14">32, 0, 32, 0</column>
<column name="kernel_data_V_1_15">32, 0, 32, 0</column>
<column name="kernel_data_V_1_16">32, 0, 32, 0</column>
<column name="kernel_data_V_1_17">32, 0, 32, 0</column>
<column name="kernel_data_V_1_18">32, 0, 32, 0</column>
<column name="kernel_data_V_1_19">32, 0, 32, 0</column>
<column name="kernel_data_V_1_2">32, 0, 32, 0</column>
<column name="kernel_data_V_1_20">32, 0, 32, 0</column>
<column name="kernel_data_V_1_20_load_reg_4202">32, 0, 32, 0</column>
<column name="kernel_data_V_1_21">32, 0, 32, 0</column>
<column name="kernel_data_V_1_21_load_reg_4207">32, 0, 32, 0</column>
<column name="kernel_data_V_1_22">32, 0, 32, 0</column>
<column name="kernel_data_V_1_22_load_1_reg_4212">32, 0, 32, 0</column>
<column name="kernel_data_V_1_23">32, 0, 32, 0</column>
<column name="kernel_data_V_1_23_load_1_reg_4217">32, 0, 32, 0</column>
<column name="kernel_data_V_1_24">32, 0, 32, 0</column>
<column name="kernel_data_V_1_25">32, 0, 32, 0</column>
<column name="kernel_data_V_1_26">32, 0, 32, 0</column>
<column name="kernel_data_V_1_27">32, 0, 32, 0</column>
<column name="kernel_data_V_1_28">32, 0, 32, 0</column>
<column name="kernel_data_V_1_29">32, 0, 32, 0</column>
<column name="kernel_data_V_1_3">32, 0, 32, 0</column>
<column name="kernel_data_V_1_30">32, 0, 32, 0</column>
<column name="kernel_data_V_1_31">32, 0, 32, 0</column>
<column name="kernel_data_V_1_32">32, 0, 32, 0</column>
<column name="kernel_data_V_1_32_load_2_reg_4222">32, 0, 32, 0</column>
<column name="kernel_data_V_1_33">32, 0, 32, 0</column>
<column name="kernel_data_V_1_33_load_2_reg_4227">32, 0, 32, 0</column>
<column name="kernel_data_V_1_34">32, 0, 32, 0</column>
<column name="kernel_data_V_1_34_load_3_reg_4232">32, 0, 32, 0</column>
<column name="kernel_data_V_1_35">32, 0, 32, 0</column>
<column name="kernel_data_V_1_35_load_3_reg_4237">32, 0, 32, 0</column>
<column name="kernel_data_V_1_4">32, 0, 32, 0</column>
<column name="kernel_data_V_1_5">32, 0, 32, 0</column>
<column name="kernel_data_V_1_6">32, 0, 32, 0</column>
<column name="kernel_data_V_1_7">32, 0, 32, 0</column>
<column name="kernel_data_V_1_8">32, 0, 32, 0</column>
<column name="kernel_data_V_1_8_load_reg_4182">32, 0, 32, 0</column>
<column name="kernel_data_V_1_9">32, 0, 32, 0</column>
<column name="kernel_data_V_1_9_load_reg_4187">32, 0, 32, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pX_2_load_reg_4336">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="pY_2_load_reg_4330">32, 0, 32, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sX_2_load_reg_4310">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="sY_2_load_reg_4320">32, 0, 32, 0</column>
<column name="shift_buffer_0_0_V_reg_623">32, 0, 32, 0</column>
<column name="shift_buffer_0_3_V_1_fu_522">32, 0, 32, 0</column>
<column name="shift_buffer_0_3_V_2_fu_526">32, 0, 32, 0</column>
<column name="shift_buffer_0_3_V_3_fu_530">32, 0, 32, 0</column>
<column name="shift_buffer_0_3_V_fu_518">32, 0, 32, 0</column>
<column name="shift_buffer_1_0_V_reg_610">32, 0, 32, 0</column>
<column name="shift_buffer_1_3_V_1_fu_506">32, 0, 32, 0</column>
<column name="shift_buffer_1_3_V_2_fu_510">32, 0, 32, 0</column>
<column name="shift_buffer_1_3_V_3_fu_514">32, 0, 32, 0</column>
<column name="shift_buffer_1_3_V_fu_502">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_7130_reg_692">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_4120">32, 0, 32, 0</column>
<column name="tmp_data_1_V_7128_reg_703">32, 0, 32, 0</column>
<column name="tmp_data_1_V_reg_4126">32, 0, 32, 0</column>
<column name="tmp_data_2_V_7126_reg_714">32, 0, 32, 0</column>
<column name="tmp_data_2_V_reg_4132">32, 0, 32, 0</column>
<column name="tmp_data_3_V_7124_reg_725">32, 0, 32, 0</column>
<column name="tmp_data_3_V_reg_4138">32, 0, 32, 0</column>
<column name="tmp_data_4_V_5122_reg_736">32, 0, 32, 0</column>
<column name="tmp_data_5_V_5120_reg_747">32, 0, 32, 0</column>
<column name="tmp_data_6_V_5118_reg_758">32, 0, 32, 0</column>
<column name="tmp_data_7_V_5116_reg_769">32, 0, 32, 0</column>
<column name="trunc_ln246_reg_4158">2, 0, 2, 0</column>
<column name="w_index132_reg_680">5, 0, 5, 0</column>
<column name="w_index_reg_4346">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 32, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 32, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 32, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 32, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 32, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 32, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 32, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 32, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 32, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 32, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 32, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 32, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
