<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: stm32f4xx_ll_sdmmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_sdmmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__sdmmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_SDMMC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_SDMMC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;   </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  uint32_t ClockEdge;            </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  uint32_t ClockBypass;          </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  uint32_t ClockPowerSave;       </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  uint32_t BusWide;              </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  uint32_t HardwareFlowControl;  </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  uint32_t ClockDiv;             </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}SDIO_InitTypeDef;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___cmd_init_type_def.html">   97</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                                                                            </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___cmd_init_type_def.html#a8ddc742b34bae150f605bc5d082df382">   99</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___cmd_init_type_def.html#a8ddc742b34bae150f605bc5d082df382">Argument</a>;            </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___cmd_init_type_def.html#a095702a7e7e0dc5376cfccc6578364fe">  104</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___cmd_init_type_def.html#a095702a7e7e0dc5376cfccc6578364fe">CmdIndex</a>;            </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___cmd_init_type_def.html#a79643639430692f8099283392b0698d4">  107</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___cmd_init_type_def.html#a79643639430692f8099283392b0698d4">Response</a>;            </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___cmd_init_type_def.html#a1db71820b232b3db309c5ec054b975b9">  110</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___cmd_init_type_def.html#a1db71820b232b3db309c5ec054b975b9">WaitForInterrupt</a>;    </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___cmd_init_type_def.html#a9845d4645f964bf43e5974feb04b56bf">  114</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___cmd_init_type_def.html#a9845d4645f964bf43e5974feb04b56bf">CPSM</a>;                </div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}<a class="code" href="struct_s_d_i_o___cmd_init_type_def.html">SDIO_CmdInitTypeDef</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html">  123</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html#a4b2d6dc3c3e8602de9fc84e4a051cfe4">  125</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___data_init_type_def.html#a4b2d6dc3c3e8602de9fc84e4a051cfe4">DataTimeOut</a>;         </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html#a178e926ead3b76289cfc8fc59693a34b">  127</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___data_init_type_def.html#a178e926ead3b76289cfc8fc59693a34b">DataLength</a>;          </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html#abd9576c087a91e2c13b2dc5dac0dece5">  129</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___data_init_type_def.html#abd9576c087a91e2c13b2dc5dac0dece5">DataBlockSize</a>;       </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html#a5066914e8c67115c7a7c5d9a18213b23">  132</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___data_init_type_def.html#a5066914e8c67115c7a7c5d9a18213b23">TransferDir</a>;         </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html#ad55c68fdb10127be790987ccbb050f0b">  136</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___data_init_type_def.html#ad55c68fdb10127be790987ccbb050f0b">TransferMode</a>;        </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___data_init_type_def.html#a70e119984fac61dba037e842aeffba4f">  139</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_i_o___data_init_type_def.html#a70e119984fac61dba037e842aeffba4f">DPSM</a>;                </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}<a class="code" href="struct_s_d_i_o___data_init_type_def.html">SDIO_DataInitTypeDef</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_NONE                     0x00000000U   </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_CMD_CRC_FAIL             0x00000001U   </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_DATA_CRC_FAIL            0x00000002U   </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_CMD_RSP_TIMEOUT          0x00000004U   </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_DATA_TIMEOUT             0x00000008U   </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_TX_UNDERRUN              0x00000010U   </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_RX_OVERRUN               0x00000020U   </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_ADDR_MISALIGNED          0x00000040U   </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_BLOCK_LEN_ERR            0x00000080U   </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_ERASE_SEQ_ERR            0x00000100U   </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_BAD_ERASE_PARAM          0x00000200U   </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_WRITE_PROT_VIOLATION     0x00000400U   </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_LOCK_UNLOCK_FAILED       0x00000800U   </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_COM_CRC_FAILED           0x00001000U   </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_ILLEGAL_CMD              0x00002000U   </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_CARD_ECC_FAILED          0x00004000U   </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_CC_ERR                   0x00008000U   </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_GENERAL_UNKNOWN_ERR      0x00010000U   </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_STREAM_READ_UNDERRUN     0x00020000U   </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_STREAM_WRITE_OVERRUN     0x00040000U   </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_CID_CSD_OVERWRITE        0x00080000U   </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_WP_ERASE_SKIP            0x00100000U   </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_CARD_ECC_DISABLED        0x00200000U   </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_ERASE_RESET              0x00400000U   </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_AKE_SEQ_ERR              0x00800000U   </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_INVALID_VOLTRANGE        0x01000000U   </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_ADDR_OUT_OF_RANGE        0x02000000U   </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_REQUEST_NOT_APPLICABLE   0x04000000U   </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_INVALID_PARAMETER        0x08000000U   </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_UNSUPPORTED_FEATURE      0x10000000U   </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_BUSY                     0x20000000U   </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_DMA                      0x40000000U   </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SDMMC_ERROR_TIMEOUT                  0x80000000U   </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SDMMC_CMD_GO_IDLE_STATE                       ((uint8_t)0)   </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SEND_OP_COND                        ((uint8_t)1)   </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SDMMC_CMD_ALL_SEND_CID                        ((uint8_t)2)   </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SET_REL_ADDR                        ((uint8_t)3)   </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SET_DSR                             ((uint8_t)4)   </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SDMMC_SEN_OP_COND                   ((uint8_t)5)   </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SDMMC_CMD_HS_SWITCH                           ((uint8_t)6)   </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SEL_DESEL_CARD                      ((uint8_t)7)   </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SDMMC_CMD_HS_SEND_EXT_CSD                     ((uint8_t)8)   </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SEND_CSD                            ((uint8_t)9)   </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SEND_CID                            ((uint8_t)10)  </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDMMC_CMD_READ_DAT_UNTIL_STOP                 ((uint8_t)11)  </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SDMMC_CMD_STOP_TRANSMISSION                   ((uint8_t)12)  </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SEND_STATUS                         ((uint8_t)13)  </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SDMMC_CMD_HS_BUSTEST_READ                     ((uint8_t)14)  </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SDMMC_CMD_GO_INACTIVE_STATE                   ((uint8_t)15)  </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SET_BLOCKLEN                        ((uint8_t)16)  </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SDMMC_CMD_READ_SINGLE_BLOCK                   ((uint8_t)17)  </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SDMMC_CMD_READ_MULT_BLOCK                     ((uint8_t)18)  </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SDMMC_CMD_HS_BUSTEST_WRITE                    ((uint8_t)19)  </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SDMMC_CMD_WRITE_DAT_UNTIL_STOP                ((uint8_t)20)  </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SET_BLOCK_COUNT                     ((uint8_t)23)  </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SDMMC_CMD_WRITE_SINGLE_BLOCK                  ((uint8_t)24)  </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SDMMC_CMD_WRITE_MULT_BLOCK                    ((uint8_t)25)  </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SDMMC_CMD_PROG_CID                            ((uint8_t)26)  </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SDMMC_CMD_PROG_CSD                            ((uint8_t)27)  </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SET_WRITE_PROT                      ((uint8_t)28)  </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SDMMC_CMD_CLR_WRITE_PROT                      ((uint8_t)29)  </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SEND_WRITE_PROT                     ((uint8_t)30)  </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_ERASE_GRP_START                  ((uint8_t)32)  </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_ERASE_GRP_END                    ((uint8_t)33)  </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SDMMC_CMD_ERASE_GRP_START                     ((uint8_t)35)  </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SDMMC_CMD_ERASE_GRP_END                       ((uint8_t)36)  </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SDMMC_CMD_ERASE                               ((uint8_t)38)  </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SDMMC_CMD_FAST_IO                             ((uint8_t)39)  </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SDMMC_CMD_GO_IRQ_STATE                        ((uint8_t)40)  </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SDMMC_CMD_LOCK_UNLOCK                         ((uint8_t)42)  </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SDMMC_CMD_APP_CMD                             ((uint8_t)55)  </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SDMMC_CMD_GEN_CMD                             ((uint8_t)56)  </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SDMMC_CMD_NO_CMD                              ((uint8_t)64)  </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SDMMC_CMD_APP_SD_SET_BUSWIDTH                 ((uint8_t)6)   </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_STATUS                       ((uint8_t)13)  </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS        ((uint8_t)22)  </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_OP_COND                      ((uint8_t)41)  </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SET_CLR_CARD_DETECT          ((uint8_t)42)  </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SEND_SCR                     ((uint8_t)51)  </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SDMMC_RW_DIRECT                     ((uint8_t)52)  </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SDMMC_RW_EXTENDED                   ((uint8_t)53)  </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_GET_MKB                      ((uint8_t)43)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_GET_MID                      ((uint8_t)44)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SET_CER_RN1                  ((uint8_t)45)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_GET_CER_RN2                  ((uint8_t)46)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SET_CER_RES2                 ((uint8_t)47)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_GET_CER_RES1                 ((uint8_t)48)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK   ((uint8_t)18)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK  ((uint8_t)25)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SECURE_ERASE                 ((uint8_t)38)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_CHANGE_SECURE_AREA           ((uint8_t)49)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define SDMMC_CMD_SD_APP_SECURE_WRITE_MKB             ((uint8_t)48)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SDMMC_OCR_ADDR_OUT_OF_RANGE        0x80000000U</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SDMMC_OCR_ADDR_MISALIGNED          0x40000000U</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SDMMC_OCR_BLOCK_LEN_ERR            0x20000000U</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SDMMC_OCR_ERASE_SEQ_ERR            0x10000000U</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SDMMC_OCR_BAD_ERASE_PARAM          0x08000000U</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SDMMC_OCR_WRITE_PROT_VIOLATION     0x04000000U</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SDMMC_OCR_LOCK_UNLOCK_FAILED       0x01000000U</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SDMMC_OCR_COM_CRC_FAILED           0x00800000U</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SDMMC_OCR_ILLEGAL_CMD              0x00400000U</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SDMMC_OCR_CARD_ECC_FAILED          0x00200000U</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SDMMC_OCR_CC_ERROR                 0x00100000U</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SDMMC_OCR_GENERAL_UNKNOWN_ERROR    0x00080000U</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SDMMC_OCR_STREAM_READ_UNDERRUN     0x00040000U</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SDMMC_OCR_STREAM_WRITE_OVERRUN     0x00020000U</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SDMMC_OCR_CID_CSD_OVERWRITE        0x00010000U</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SDMMC_OCR_WP_ERASE_SKIP            0x00008000U</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SDMMC_OCR_CARD_ECC_DISABLED        0x00004000U</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SDMMC_OCR_ERASE_RESET              0x00002000U</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SDMMC_OCR_AKE_SEQ_ERROR            0x00000008U</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SDMMC_OCR_ERRORBITS                0xFDFFE008U</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SDMMC_R6_GENERAL_UNKNOWN_ERROR     0x00002000U</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SDMMC_R6_ILLEGAL_CMD               0x00004000U</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SDMMC_R6_COM_CRC_FAILED            0x00008000U</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SDMMC_VOLTAGE_WINDOW_SD            0x80100000U</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SDMMC_HIGH_CAPACITY                0x40000000U</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SDMMC_STD_CAPACITY                 0x00000000U</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SDMMC_CHECK_PATTERN                0x000001AAU</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SDMMC_MAX_VOLT_TRIAL               0x0000FFFFU</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SDMMC_MAX_TRIAL               0x0000FFFFU</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define SDMMC_ALLZERO                      0x00000000U</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SDMMC_WIDE_BUS_SUPPORT             0x00040000U</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SDMMC_SINGLE_BUS_SUPPORT           0x00010000U</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SDMMC_CARD_LOCKED                  0x02000000U</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SDMMC_DATATIMEOUT                  0xFFFFFFFFU</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define SDMMC_0TO7BITS                     0x000000FFU</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SDMMC_8TO15BITS                    0x0000FF00U</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SDMMC_16TO23BITS                   0x00FF0000U</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define SDMMC_24TO31BITS                   0xFF000000U</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SDMMC_MAX_DATA_LENGTH              0x01FFFFFFU</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define SDMMC_HALFFIFO                     0x00000008U</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SDMMC_HALFFIFOBYTES                0x00000020U</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define SDIO_CCCC_ERASE                   0x00000020U</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SDIO_CMDTIMEOUT                   5000U        </span><span class="comment">/* Command send and response timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define SDIO_MAXERASETIMEOUT              63000U       </span><span class="comment">/* Max erase Timeout 63 s            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SDIO_CLOCK_EDGE_RISING               0x00000000U</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define SDIO_CLOCK_EDGE_FALLING              SDIO_CLKCR_NEGEDGE</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_CLOCK_EDGE_RISING) || \</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">                                   ((EDGE) == SDIO_CLOCK_EDGE_FALLING))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SDIO_CLOCK_BYPASS_DISABLE             0x00000000U</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SDIO_CLOCK_BYPASS_ENABLE              SDIO_CLKCR_BYPASS   </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_CLOCK_BYPASS_DISABLE) || \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">                                       ((BYPASS) == SDIO_CLOCK_BYPASS_ENABLE))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SDIO_CLOCK_POWER_SAVE_DISABLE         0x00000000U</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define SDIO_CLOCK_POWER_SAVE_ENABLE          SDIO_CLKCR_PWRSAV</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_CLOCK_POWER_SAVE_DISABLE) || \</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">                                         ((SAVE) == SDIO_CLOCK_POWER_SAVE_ENABLE))</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define SDIO_BUS_WIDE_1B                      0x00000000U</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SDIO_BUS_WIDE_4B                      SDIO_CLKCR_WIDBUS_0</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define SDIO_BUS_WIDE_8B                      SDIO_CLKCR_WIDBUS_1</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BUS_WIDE_1B) || \</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">                                 ((WIDE) == SDIO_BUS_WIDE_4B) || \</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">                                 ((WIDE) == SDIO_BUS_WIDE_8B))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SDIO_HARDWARE_FLOW_CONTROL_DISABLE    0x00000000U</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define SDIO_HARDWARE_FLOW_CONTROL_ENABLE     SDIO_CLKCR_HWFC_EN</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_DISABLE) || \</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">                                                 ((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_ENABLE))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define IS_SDIO_CLKDIV(DIV)   ((DIV) &lt;= 0xFFU)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define IS_SDIO_CMD_INDEX(INDEX)            ((INDEX) &lt; 0x40U)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define SDIO_RESPONSE_NO                    0x00000000U</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define SDIO_RESPONSE_SHORT                 SDIO_CMD_WAITRESP_0</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define SDIO_RESPONSE_LONG                  SDIO_CMD_WAITRESP</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_RESPONSE_NO)    || \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">                                     ((RESPONSE) == SDIO_RESPONSE_SHORT) || \</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">                                     ((RESPONSE) == SDIO_RESPONSE_LONG))</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define SDIO_WAIT_NO                        0x00000000U</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SDIO_WAIT_IT                        SDIO_CMD_WAITINT </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define SDIO_WAIT_PEND                      SDIO_CMD_WAITPEND</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_WAIT_NO) || \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">                             ((WAIT) == SDIO_WAIT_IT) || \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">                             ((WAIT) == SDIO_WAIT_PEND))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SDIO_CPSM_DISABLE                   0x00000000U</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SDIO_CPSM_ENABLE                    SDIO_CMD_CPSMEN</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_DISABLE) || \</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">                             ((CPSM) == SDIO_CPSM_ENABLE))</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SDIO_RESP1                          0x00000000U</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SDIO_RESP2                          0x00000004U</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SDIO_RESP3                          0x00000008U</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SDIO_RESP4                          0x0000000CU</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || \</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">                             ((RESP) == SDIO_RESP2) || \</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">                             ((RESP) == SDIO_RESP3) || \</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">                             ((RESP) == SDIO_RESP4))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) &lt;= 0x01FFFFFFU)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_1B               0x00000000U</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_2B               SDIO_DCTRL_DBLOCKSIZE_0</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_4B               SDIO_DCTRL_DBLOCKSIZE_1</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_8B               (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_1)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_16B              SDIO_DCTRL_DBLOCKSIZE_2</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_32B              (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_2)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_64B              (SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_2)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_128B             (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_2)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_256B             SDIO_DCTRL_DBLOCKSIZE_3</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_512B             (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_3)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_1024B            (SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_3)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_2048B            (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_3) </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_4096B            (SDIO_DCTRL_DBLOCKSIZE_2|SDIO_DCTRL_DBLOCKSIZE_3)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_8192B            (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_2|SDIO_DCTRL_DBLOCKSIZE_3)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SDIO_DATABLOCK_SIZE_16384B           (SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_2|SDIO_DCTRL_DBLOCKSIZE_3)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DATABLOCK_SIZE_1B)    || \</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_2B)    || \</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_4B)    || \</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_8B)    || \</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_16B)   || \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_32B)   || \</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_64B)   || \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_128B)  || \</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_256B)  || \</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_512B)  || \</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_1024B) || \</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_2048B) || \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_4096B) || \</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_8192B) || \</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">                                   ((SIZE) == SDIO_DATABLOCK_SIZE_16384B)) </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define SDIO_TRANSFER_DIR_TO_CARD            0x00000000U</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define SDIO_TRANSFER_DIR_TO_SDIO            SDIO_DCTRL_DTDIR</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TRANSFER_DIR_TO_CARD) || \</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">                                    ((DIR) == SDIO_TRANSFER_DIR_TO_SDIO))</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define SDIO_TRANSFER_MODE_BLOCK             0x00000000U</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define SDIO_TRANSFER_MODE_STREAM            SDIO_DCTRL_DTMODE</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TRANSFER_MODE_BLOCK) || \</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">                                      ((MODE) == SDIO_TRANSFER_MODE_STREAM))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define SDIO_DPSM_DISABLE                    0x00000000U</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define SDIO_DPSM_ENABLE                     SDIO_DCTRL_DTEN</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_DISABLE) ||\</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">                             ((DPSM) == SDIO_DPSM_ENABLE))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define SDIO_READ_WAIT_MODE_DATA2                0x00000000U</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SDIO_READ_WAIT_MODE_CLK                  (SDIO_DCTRL_RWMOD)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_READ_WAIT_MODE_CLK) || \</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">                                     ((MODE) == SDIO_READ_WAIT_MODE_DATA2))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SDIO_IT_CCRCFAIL                    SDIO_STA_CCRCFAIL</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define SDIO_IT_DCRCFAIL                    SDIO_STA_DCRCFAIL</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define SDIO_IT_CTIMEOUT                    SDIO_STA_CTIMEOUT</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define SDIO_IT_DTIMEOUT                    SDIO_STA_DTIMEOUT</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SDIO_IT_TXUNDERR                    SDIO_STA_TXUNDERR</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define SDIO_IT_RXOVERR                     SDIO_STA_RXOVERR</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SDIO_IT_CMDREND                     SDIO_STA_CMDREND</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define SDIO_IT_CMDSENT                     SDIO_STA_CMDSENT</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SDIO_IT_DATAEND                     SDIO_STA_DATAEND</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define SDIO_IT_STBITERR                    SDIO_STA_STBITERR</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SDIO_IT_DBCKEND                     SDIO_STA_DBCKEND</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define SDIO_IT_CMDACT                      SDIO_STA_CMDACT</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define SDIO_IT_TXACT                       SDIO_STA_TXACT</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define SDIO_IT_RXACT                       SDIO_STA_RXACT</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SDIO_IT_TXFIFOHE                    SDIO_STA_TXFIFOHE</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define SDIO_IT_RXFIFOHF                    SDIO_STA_RXFIFOHF</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define SDIO_IT_TXFIFOF                     SDIO_STA_TXFIFOF</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define SDIO_IT_RXFIFOF                     SDIO_STA_RXFIFOF</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define SDIO_IT_TXFIFOE                     SDIO_STA_TXFIFOE</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define SDIO_IT_RXFIFOE                     SDIO_STA_RXFIFOE</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SDIO_IT_TXDAVL                      SDIO_STA_TXDAVL</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define SDIO_IT_RXDAVL                      SDIO_STA_RXDAVL</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define SDIO_IT_SDIOIT                      SDIO_STA_SDIOIT</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define SDIO_IT_CEATAEND                    SDIO_STA_CEATAEND</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define SDIO_FLAG_CCRCFAIL                  SDIO_STA_CCRCFAIL</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define SDIO_FLAG_DCRCFAIL                  SDIO_STA_DCRCFAIL</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define SDIO_FLAG_CTIMEOUT                  SDIO_STA_CTIMEOUT</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define SDIO_FLAG_DTIMEOUT                  SDIO_STA_DTIMEOUT</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define SDIO_FLAG_TXUNDERR                  SDIO_STA_TXUNDERR</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define SDIO_FLAG_RXOVERR                   SDIO_STA_RXOVERR</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SDIO_FLAG_CMDREND                   SDIO_STA_CMDREND</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define SDIO_FLAG_CMDSENT                   SDIO_STA_CMDSENT</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define SDIO_FLAG_DATAEND                   SDIO_STA_DATAEND</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SDIO_FLAG_STBITERR                  SDIO_STA_STBITERR</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define SDIO_FLAG_DBCKEND                   SDIO_STA_DBCKEND</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SDIO_FLAG_CMDACT                    SDIO_STA_CMDACT</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SDIO_FLAG_TXACT                     SDIO_STA_TXACT</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define SDIO_FLAG_RXACT                     SDIO_STA_RXACT</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define SDIO_FLAG_TXFIFOHE                  SDIO_STA_TXFIFOHE</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SDIO_FLAG_RXFIFOHF                  SDIO_STA_RXFIFOHF</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define SDIO_FLAG_TXFIFOF                   SDIO_STA_TXFIFOF</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define SDIO_FLAG_RXFIFOF                   SDIO_STA_RXFIFOF</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define SDIO_FLAG_TXFIFOE                   SDIO_STA_TXFIFOE</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define SDIO_FLAG_RXFIFOE                   SDIO_STA_RXFIFOE</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define SDIO_FLAG_TXDAVL                    SDIO_STA_TXDAVL</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define SDIO_FLAG_RXDAVL                    SDIO_STA_RXDAVL</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define SDIO_FLAG_SDIOIT                    SDIO_STA_SDIOIT</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define SDIO_FLAG_CEATAEND                  SDIO_STA_CEATAEND</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define SDIO_STATIC_FLAGS                   ((uint32_t)(SDIO_FLAG_CCRCFAIL | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_CTIMEOUT |\</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">                                                         SDIO_FLAG_DTIMEOUT | SDIO_FLAG_TXUNDERR | SDIO_FLAG_RXOVERR  |\</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">                                                         SDIO_FLAG_CMDREND  | SDIO_FLAG_CMDSENT  | SDIO_FLAG_DATAEND  |\</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">                                                         SDIO_FLAG_DBCKEND))  </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* ------------ SDIO registers bit address in the alias region -------------- */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define SDIO_OFFSET               (SDIO_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* --- CLKCR Register ---*/</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* Alias word address of CLKEN bit */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define CLKCR_OFFSET              (SDIO_OFFSET + 0x04U)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define CLKEN_BITNUMBER           0x08U</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define CLKCR_CLKEN_BB            (PERIPH_BB_BASE + (CLKCR_OFFSET * 32U) + (CLKEN_BITNUMBER * 4U))</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* --- CMD Register ---*/</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/* Alias word address of SDIOSUSPEND bit */</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define CMD_OFFSET                (SDIO_OFFSET + 0x0CU)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define SDIOSUSPEND_BITNUMBER     0x0BU</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define CMD_SDIOSUSPEND_BB        (PERIPH_BB_BASE + (CMD_OFFSET * 32U) + (SDIOSUSPEND_BITNUMBER * 4U))</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/* Alias word address of ENCMDCOMPL bit */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define ENCMDCOMPL_BITNUMBER      0x0CU</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define CMD_ENCMDCOMPL_BB         (PERIPH_BB_BASE + (CMD_OFFSET * 32U) + (ENCMDCOMPL_BITNUMBER * 4U))</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* Alias word address of NIEN bit */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define NIEN_BITNUMBER            0x0DU</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define CMD_NIEN_BB               (PERIPH_BB_BASE + (CMD_OFFSET * 32U) + (NIEN_BITNUMBER * 4U))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">/* Alias word address of ATACMD bit */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define ATACMD_BITNUMBER          0x0EU</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define CMD_ATACMD_BB             (PERIPH_BB_BASE + (CMD_OFFSET * 32U) + (ATACMD_BITNUMBER * 4U))</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* --- DCTRL Register ---*/</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* Alias word address of DMAEN bit */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define DCTRL_OFFSET              (SDIO_OFFSET + 0x2CU)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define DMAEN_BITNUMBER           0x03U</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define DCTRL_DMAEN_BB            (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (DMAEN_BITNUMBER * 4U))</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/* Alias word address of RWSTART bit */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define RWSTART_BITNUMBER         0x08U</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define DCTRL_RWSTART_BB          (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (RWSTART_BITNUMBER * 4U))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* Alias word address of RWSTOP bit */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define RWSTOP_BITNUMBER          0x09U</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define DCTRL_RWSTOP_BB           (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (RWSTOP_BITNUMBER * 4U))</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/* Alias word address of RWMOD bit */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define RWMOD_BITNUMBER           0x0AU</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define DCTRL_RWMOD_BB            (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (RWMOD_BITNUMBER * 4U))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* Alias word address of SDIOEN bit */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SDIOEN_BITNUMBER          0x0BU</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define DCTRL_SDIOEN_BB           (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (SDIOEN_BITNUMBER * 4U))</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/* ---------------------- SDIO registers bit mask --------------------------- */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* --- CLKCR Register ---*/</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* CLKCR register clear mask */</span> </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define CLKCR_CLEAR_MASK         ((uint32_t)(SDIO_CLKCR_CLKDIV  | SDIO_CLKCR_PWRSAV |\</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                             SDIO_CLKCR_BYPASS  | SDIO_CLKCR_WIDBUS |\</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                             SDIO_CLKCR_NEGEDGE | SDIO_CLKCR_HWFC_EN))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/* --- DCTRL Register ---*/</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* SDIO DCTRL Clear Mask */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define DCTRL_CLEAR_MASK         ((uint32_t)(SDIO_DCTRL_DTEN    | SDIO_DCTRL_DTDIR |\</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                             SDIO_DCTRL_DTMODE  | SDIO_DCTRL_DBLOCKSIZE))</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/* --- CMD Register ---*/</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* CMD Register clear mask */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define CMD_CLEAR_MASK           ((uint32_t)(SDIO_CMD_CMDINDEX | SDIO_CMD_WAITRESP |\</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">                                             SDIO_CMD_WAITINT  | SDIO_CMD_WAITPEND |\</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">                                             SDIO_CMD_CPSMEN   | SDIO_CMD_SDIOSUSPEND))</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/* SDIO Initialization Frequency (400KHz max) */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define SDIO_INIT_CLK_DIV     ((uint8_t)0x76)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/* SDIO Data Transfer Frequency (25MHz max) */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define SDIO_TRANSFER_CLK_DIV ((uint8_t)0x0)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define __SDIO_ENABLE(__INSTANCE__)  (*(__IO uint32_t *)CLKCR_CLKEN_BB = ENABLE)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define __SDIO_DISABLE(__INSTANCE__)  (*(__IO uint32_t *)CLKCR_CLKEN_BB = DISABLE)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define __SDIO_DMA_ENABLE(__INSTANCE__)  (*(__IO uint32_t *)DCTRL_DMAEN_BB = ENABLE)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define __SDIO_DMA_DISABLE(__INSTANCE__)  (*(__IO uint32_t *)DCTRL_DMAEN_BB = DISABLE)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define __SDIO_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;MASK |= (__INTERRUPT__))</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define __SDIO_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;MASK &amp;= ~(__INTERRUPT__))</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define __SDIO_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;STA &amp;(__FLAG__)) != RESET)</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define __SDIO_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;ICR = (__FLAG__))</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define __SDIO_GET_IT  (__INSTANCE__, __INTERRUPT__)  (((__INSTANCE__)-&gt;STA &amp;(__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define __SDIO_CLEAR_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;ICR = (__INTERRUPT__))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define __SDIO_START_READWAIT_ENABLE(__INSTANCE__)  (*(__IO uint32_t *) DCTRL_RWSTART_BB = ENABLE)</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define __SDIO_START_READWAIT_DISABLE(__INSTANCE__)  (*(__IO uint32_t *) DCTRL_RWSTART_BB = DISABLE)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define __SDIO_STOP_READWAIT_ENABLE(__INSTANCE__)  (*(__IO uint32_t *) DCTRL_RWSTOP_BB = ENABLE)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define __SDIO_STOP_READWAIT_DISABLE(__INSTANCE__)  (*(__IO uint32_t *) DCTRL_RWSTOP_BB = DISABLE)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define __SDIO_OPERATION_ENABLE(__INSTANCE__)  (*(__IO uint32_t *) DCTRL_SDIOEN_BB = ENABLE)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define __SDIO_OPERATION_DISABLE(__INSTANCE__)  (*(__IO uint32_t *) DCTRL_SDIOEN_BB = DISABLE)</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define __SDIO_SUSPEND_CMD_ENABLE(__INSTANCE__)  (*(__IO uint32_t *) CMD_SDIOSUSPEND_BB = ENABLE)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define __SDIO_SUSPEND_CMD_DISABLE(__INSTANCE__)  (*(__IO uint32_t *) CMD_SDIOSUSPEND_BB = DISABLE)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define __SDIO_CEATA_CMD_COMPLETION_ENABLE()   (*(__IO uint32_t *) CMD_ENCMDCOMPL_BB = ENABLE)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define __SDIO_CEATA_CMD_COMPLETION_DISABLE()   (*(__IO uint32_t *) CMD_ENCMDCOMPL_BB = DISABLE)</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define __SDIO_CEATA_ENABLE_IT()   (*(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)0U)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define __SDIO_CEATA_DISABLE_IT()   (*(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)1U)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define __SDIO_CEATA_SENDCMD_ENABLE()   (*(__IO uint32_t *) CMD_ATACMD_BB = ENABLE)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define __SDIO_CEATA_SENDCMD_DISABLE()   (*(__IO uint32_t *) CMD_ATACMD_BB = DISABLE)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE ||\</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">          STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/* Initialization/de-initialization functions  **********************************/</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">/* I/O operation functions  *****************************************************/</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;uint32_t          SDIO_ReadFIFO(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData);</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;HAL_StatusTypeDef SDIO_PowerState_OFF(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;uint32_t          SDIO_GetPowerState(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* Command path state machine (CPSM) management functions */</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, <a class="code" href="struct_s_d_i_o___cmd_init_type_def.html">SDIO_CmdInitTypeDef</a> *Command);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;uint8_t           SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;uint32_t          SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/* Data path state machine (DPSM) management functions */</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, <a class="code" href="struct_s_d_i_o___data_init_type_def.html">SDIO_DataInitTypeDef</a>* Data);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;uint32_t          SDIO_GetDataCounter(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;uint32_t          SDIO_GetFIFOCount(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/* SDMMC Cards mode management functions */</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;HAL_StatusTypeDef SDIO_SetSDMMCReadWaitMode(SDIO_TypeDef *SDIOx, uint32_t SDIO_ReadWaitMode);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* SDMMC Commands management functions */</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;uint32_t SDMMC_CmdSDEraseStartAdd(SDIO_TypeDef *SDIOx, uint32_t StartAdd);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;uint32_t SDMMC_CmdSDEraseEndAdd(SDIO_TypeDef *SDIOx, uint32_t EndAdd);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;uint32_t SDMMC_CmdErase(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;uint32_t SDMMC_CmdStatusRegister(SDIO_TypeDef *SDIOx);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;uint32_t SDMMC_CmdOpCondition(SDIO_TypeDef *SDIOx, uint32_t Argument);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;uint32_t SDMMC_CmdSwitch(SDIO_TypeDef *SDIOx, uint32_t Argument);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;uint32_t SDMMC_CmdEraseStartAdd(SDIO_TypeDef *SDIOx, uint32_t StartAdd);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;uint32_t SDMMC_CmdEraseEndAdd(SDIO_TypeDef *SDIOx, uint32_t EndAdd);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;}</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_SDMMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_s_d_i_o___cmd_init_type_def_html_a1db71820b232b3db309c5ec054b975b9"><div class="ttname"><a href="struct_s_d_i_o___cmd_init_type_def.html#a1db71820b232b3db309c5ec054b975b9">SDIO_CmdInitTypeDef::WaitForInterrupt</a></div><div class="ttdeci">uint32_t WaitForInterrupt</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:110</div></div>
<div class="ttc" id="struct_s_d_i_o___cmd_init_type_def_html"><div class="ttname"><a href="struct_s_d_i_o___cmd_init_type_def.html">SDIO_CmdInitTypeDef</a></div><div class="ttdoc">SDMMC Command Control structure.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:97</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html_abd9576c087a91e2c13b2dc5dac0dece5"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html#abd9576c087a91e2c13b2dc5dac0dece5">SDIO_DataInitTypeDef::DataBlockSize</a></div><div class="ttdeci">uint32_t DataBlockSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:129</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html_a178e926ead3b76289cfc8fc59693a34b"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html#a178e926ead3b76289cfc8fc59693a34b">SDIO_DataInitTypeDef::DataLength</a></div><div class="ttdeci">uint32_t DataLength</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:127</div></div>
<div class="ttc" id="struct_s_d_i_o___cmd_init_type_def_html_a095702a7e7e0dc5376cfccc6578364fe"><div class="ttname"><a href="struct_s_d_i_o___cmd_init_type_def.html#a095702a7e7e0dc5376cfccc6578364fe">SDIO_CmdInitTypeDef::CmdIndex</a></div><div class="ttdeci">uint32_t CmdIndex</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:104</div></div>
<div class="ttc" id="struct_s_d_i_o___cmd_init_type_def_html_a8ddc742b34bae150f605bc5d082df382"><div class="ttname"><a href="struct_s_d_i_o___cmd_init_type_def.html#a8ddc742b34bae150f605bc5d082df382">SDIO_CmdInitTypeDef::Argument</a></div><div class="ttdeci">uint32_t Argument</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:99</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html_ad55c68fdb10127be790987ccbb050f0b"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html#ad55c68fdb10127be790987ccbb050f0b">SDIO_DataInitTypeDef::TransferMode</a></div><div class="ttdeci">uint32_t TransferMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:136</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html_a5066914e8c67115c7a7c5d9a18213b23"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html#a5066914e8c67115c7a7c5d9a18213b23">SDIO_DataInitTypeDef::TransferDir</a></div><div class="ttdeci">uint32_t TransferDir</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:132</div></div>
<div class="ttc" id="struct_s_d_i_o___cmd_init_type_def_html_a9845d4645f964bf43e5974feb04b56bf"><div class="ttname"><a href="struct_s_d_i_o___cmd_init_type_def.html#a9845d4645f964bf43e5974feb04b56bf">SDIO_CmdInitTypeDef::CPSM</a></div><div class="ttdeci">uint32_t CPSM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:114</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html_a70e119984fac61dba037e842aeffba4f"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html#a70e119984fac61dba037e842aeffba4f">SDIO_DataInitTypeDef::DPSM</a></div><div class="ttdeci">uint32_t DPSM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:139</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html_a4b2d6dc3c3e8602de9fc84e4a051cfe4"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html#a4b2d6dc3c3e8602de9fc84e4a051cfe4">SDIO_DataInitTypeDef::DataTimeOut</a></div><div class="ttdeci">uint32_t DataTimeOut</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:125</div></div>
<div class="ttc" id="struct_s_d_i_o___cmd_init_type_def_html_a79643639430692f8099283392b0698d4"><div class="ttname"><a href="struct_s_d_i_o___cmd_init_type_def.html#a79643639430692f8099283392b0698d4">SDIO_CmdInitTypeDef::Response</a></div><div class="ttdeci">uint32_t Response</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:107</div></div>
<div class="ttc" id="struct_s_d_i_o___data_init_type_def_html"><div class="ttname"><a href="struct_s_d_i_o___data_init_type_def.html">SDIO_DataInitTypeDef</a></div><div class="ttdoc">SDMMC Data Control structure.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_sdmmc.h:123</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
