#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 19 14:19:15 2017
# Process ID: 4556
# Current directory: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1
# Command line: vivado -log dma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dma_wrapper.tcl -notrace
# Log file: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper.vdi
# Journal file: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dma_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_dma_0_0/dma_axi_dma_0_0.dcp' for cell 'dma_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_0_0/dma_axi_gpio_0_0.dcp' for cell 'dma_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0.dcp' for cell 'dma_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.dcp' for cell 'dma_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_rst_ps7_0_100M_0/dma_rst_ps7_0_100M_0.dcp' for cell 'dma_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/dma_system_ila_0.dcp' for cell 'dma_i/system_ila'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_xlconcat_0_0/dma_xlconcat_0_0.dcp' for cell 'dma_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_xbar_0/dma_xbar_0.dcp' for cell 'dma_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0.dcp' for cell 'dma_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0.dcp' for cell 'dma_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_1/dma_auto_us_1.dcp' for cell 'dma_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_2/dma_auto_us_2.dcp' for cell 'dma_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_xbar_1/dma_xbar_1.dcp' for cell 'dma_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1.dcp' for cell 'dma_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5159]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5166]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5173]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5180]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5187]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5194]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5201]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dma_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp_9/dma_axi_gpio_1_0.edf:5208]
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.xdc] for cell 'dma_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 1.259970 which will be rounded to 1.260 to ensure it is an integer multiple of 1 picosecond [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.xdc] for cell 'dma_i/processing_system7_0/inst'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_dma_0_0/dma_axi_dma_0_0.xdc] for cell 'dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_dma_0_0/dma_axi_dma_0_0.xdc] for cell 'dma_i/axi_dma_0/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_rst_ps7_0_100M_0/dma_rst_ps7_0_100M_0_board.xdc] for cell 'dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_rst_ps7_0_100M_0/dma_rst_ps7_0_100M_0_board.xdc] for cell 'dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_rst_ps7_0_100M_0/dma_rst_ps7_0_100M_0.xdc] for cell 'dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_rst_ps7_0_100M_0/dma_rst_ps7_0_100M_0.xdc] for cell 'dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_0_0/dma_axi_gpio_0_0_board.xdc] for cell 'dma_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_0_0/dma_axi_gpio_0_0_board.xdc] for cell 'dma_i/axi_gpio_0/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_0_0/dma_axi_gpio_0_0.xdc] for cell 'dma_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_0_0/dma_axi_gpio_0_0.xdc] for cell 'dma_i/axi_gpio_0/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc] for cell 'dma_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc] for cell 'dma_i/axi_gpio_1/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0.xdc] for cell 'dma_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0.xdc] for cell 'dma_i/axi_gpio_1/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dma_i/system_ila/inst/ila_lib/inst'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dma_i/system_ila/inst/ila_lib/inst'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp/dma_wrapper_early.xdc]
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp/dma_wrapper_early.xdc]
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc]
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_dma_0_0/dma_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_rst_ps7_0_100M_0/dma_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_xbar_0/dma_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_0_0/dma_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_xbar_1/dma_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/dma_system_ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_1/dma_auto_us_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_2/dma_auto_us_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1.dcp'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp/dma_wrapper_late.xdc]
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/.Xil/Vivado-4556-gsc-250/dcp/dma_wrapper_late.xdc]
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_dma_0_0/dma_axi_dma_0_0_clocks.xdc] for cell 'dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_dma_0_0/dma_axi_dma_0_0_clocks.xdc] for cell 'dma_i/axi_dma_0/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.238 ; gain = 480.512 ; free physical = 2469 ; free virtual = 12815
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_1/dma_auto_us_1_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_1/dma_auto_us_1_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_2/dma_auto_us_2_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_auto_us_2/dma_auto_us_2_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 345 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 340 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1863.238 ; gain = 858.168 ; free physical = 2517 ; free virtual = 12816
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file dma_system_ila_0.hwdef does not exist for instance dma_i/system_ila/inst
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file dma_processing_system7_0_0.hwdef does not exist for instance dma_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1895.254 ; gain = 32.012 ; free physical = 2517 ; free virtual = 12816
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gsc/zynq7000/projects/hardware_design/ip/project/par/project_iis_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gsc/zynq7000/projects/hardware_design/ip/project/par/iis_gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "d5c4b0f2f25656df".
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2091 ; free virtual = 12779
Phase 1 Generate And Synthesize Debug Cores | Checksum: f321a830

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2091 ; free virtual = 12779
Implement Debug Cores | Checksum: 1989ff9d8

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19744c993

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2090 ; free virtual = 12779

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 19 load pin(s).
INFO: [Opt 31-10] Eliminated 905 cells.
Phase 3 Constant propagation | Checksum: 1d718479a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2087 ; free virtual = 12777

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1113 unconnected nets.
INFO: [Opt 31-11] Eliminated 581 unconnected cells.
Phase 4 Sweep | Checksum: 153aaa566

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2087 ; free virtual = 12777

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 2315cd35e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12777

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12777
Ending Logic Optimization Task | Checksum: 2315cd35e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1895.254 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: a809fcb9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1839 ; free virtual = 12534
Ending Power Optimization Task | Checksum: a809fcb9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.578 ; gain = 284.324 ; free physical = 1839 ; free virtual = 12534
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 2179.578 ; gain = 316.336 ; free physical = 1839 ; free virtual = 12534
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1836 ; free virtual = 12535
INFO: [Common 17-1381] The checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][6]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][7]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][8]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][9]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][10]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][0]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][1]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][2]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][3]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][4]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[10][5]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (dma_i/I2S_AXI4_TOP_0/inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1671 ; free virtual = 12388
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1613 ; free virtual = 12332

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c07c89a9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1434 ; free virtual = 12160

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 194ca855f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1425 ; free virtual = 12151

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 194ca855f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1425 ; free virtual = 12151
Phase 1 Placer Initialization | Checksum: 194ca855f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1425 ; free virtual = 12151

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13b819b30

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1391 ; free virtual = 12124

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b819b30

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12123

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176c706c9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1379 ; free virtual = 12112

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1319ded5e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1379 ; free virtual = 12112

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b827da0c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1379 ; free virtual = 12112

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 100adb23a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1381 ; free virtual = 12114

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1247c0da8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1381 ; free virtual = 12115

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10f0d6554

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1329 ; free virtual = 12106

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 153bb4442

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1329 ; free virtual = 12105

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17929f5b3

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1329 ; free virtual = 12105

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 177ea4af5

Time (s): cpu = 00:01:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1332 ; free virtual = 12108
Phase 3 Detail Placement | Checksum: 177ea4af5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1332 ; free virtual = 12108

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.982. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a8f72e5c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:40 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1230 ; free virtual = 12017
Phase 4.1 Post Commit Optimization | Checksum: 1a8f72e5c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:40 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1228 ; free virtual = 12016

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a8f72e5c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1226 ; free virtual = 12014

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a8f72e5c

Time (s): cpu = 00:02:22 ; elapsed = 00:01:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1226 ; free virtual = 12014

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19efecda9

Time (s): cpu = 00:02:22 ; elapsed = 00:01:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12013
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19efecda9

Time (s): cpu = 00:02:22 ; elapsed = 00:01:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12013
Ending Placer Task | Checksum: db393d70

Time (s): cpu = 00:02:22 ; elapsed = 00:01:41 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12013
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12013
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1205 ; free virtual = 12017
INFO: [Common 17-1381] The checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12020
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12020
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12021
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7974da5b ConstDB: 0 ShapeSum: 61c46315 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4412486a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1276 ; free virtual = 12035

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4412486a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1275 ; free virtual = 12034

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4412486a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1274 ; free virtual = 12034

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4412486a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1274 ; free virtual = 12034
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e728766e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1275 ; free virtual = 12035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.019 | TNS=-212.457| WHS=-0.780 | THS=-421.112|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1cf53740e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1273 ; free virtual = 12034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.019 | TNS=-212.110| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e8a68586

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1272 ; free virtual = 12034
Phase 2 Router Initialization | Checksum: 1b871a6c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2179.578 ; gain = 0.000 ; free physical = 1272 ; free virtual = 12034

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb1515b7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 2207.562 ; gain = 27.984 ; free physical = 1179 ; free virtual = 11941

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1297
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10c51f661

Time (s): cpu = 00:01:46 ; elapsed = 00:00:57 . Memory (MB): peak = 2217.562 ; gain = 37.984 ; free physical = 1211 ; free virtual = 11972
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.878 | TNS=-501.504| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: f0fad68d

Time (s): cpu = 00:01:47 ; elapsed = 00:00:58 . Memory (MB): peak = 2217.562 ; gain = 37.984 ; free physical = 1211 ; free virtual = 11972

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 16bd2d40f

Time (s): cpu = 00:01:48 ; elapsed = 00:00:58 . Memory (MB): peak = 2217.562 ; gain = 37.984 ; free physical = 1210 ; free virtual = 11972
Phase 4.1.2 GlobIterForTiming | Checksum: 197b24463

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.562 ; gain = 37.984 ; free physical = 1210 ; free virtual = 11972
Phase 4.1 Global Iteration 0 | Checksum: 197b24463

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.562 ; gain = 37.984 ; free physical = 1210 ; free virtual = 11972

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1efefade9

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.892 | TNS=-501.518| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1654d4203

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
Phase 4 Rip-up And Reroute | Checksum: 1654d4203

Time (s): cpu = 00:02:14 ; elapsed = 00:01:12 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19faa3fed

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.878 | TNS=-501.504| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16165356c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16165356c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
Phase 5 Delay and Skew Optimization | Checksum: 16165356c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1736665c4

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.878 | TNS=-501.504| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 112f628b3

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
Phase 6 Post Hold Fix | Checksum: 112f628b3

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.00792 %
  Global Horizontal Routing Utilization  = 3.82978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 18e923ee8

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18e923ee8

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 179325328

Time (s): cpu = 00:02:19 ; elapsed = 00:01:15 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.878 | TNS=-501.504| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 179325328

Time (s): cpu = 00:02:19 ; elapsed = 00:01:15 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:20 ; elapsed = 00:01:15 . Memory (MB): peak = 2230.562 ; gain = 50.984 ; free physical = 1204 ; free virtual = 11966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:19 . Memory (MB): peak = 2230.730 ; gain = 51.152 ; free physical = 1204 ; free virtual = 11966
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2238.566 ; gain = 0.000 ; free physical = 1172 ; free virtual = 11965
INFO: [Common 17-1381] The checkpoint '/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.runs/impl_1/dma_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2246.574 ; gain = 0.000 ; free physical = 1192 ; free virtual = 11964
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file dma_wrapper_power_routed.rpt -pb dma_wrapper_power_summary_routed.pb -rpx dma_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 33 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 14:24:08 2017...
