--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

G:\Xilinx-ISE\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ram2data<0> |    1.007(R)|    0.445(R)|clk_IBUF          |   0.000|
ram2data<1> |    1.273(R)|    0.310(R)|clk_IBUF          |   0.000|
ram2data<2> |    1.483(R)|    0.265(R)|clk_IBUF          |   0.000|
ram2data<3> |    1.606(R)|    0.459(R)|clk_IBUF          |   0.000|
ram2data<4> |    1.545(R)|    0.373(R)|clk_IBUF          |   0.000|
ram2data<5> |    1.407(R)|    0.382(R)|clk_IBUF          |   0.000|
ram2data<6> |    1.709(R)|    0.101(R)|clk_IBUF          |   0.000|
ram2data<7> |    1.087(R)|    0.406(R)|clk_IBUF          |   0.000|
ram2data<8> |    0.547(R)|    0.945(R)|clk_IBUF          |   0.000|
ram2data<9> |    0.751(R)|    0.775(R)|clk_IBUF          |   0.000|
ram2data<10>|    1.174(R)|    0.783(R)|clk_IBUF          |   0.000|
ram2data<11>|    1.407(R)|    0.383(R)|clk_IBUF          |   0.000|
ram2data<12>|    1.174(R)|    1.012(R)|clk_IBUF          |   0.000|
ram2data<13>|    1.624(R)|    0.439(R)|clk_IBUF          |   0.000|
ram2data<14>|    1.066(R)|    0.773(R)|clk_IBUF          |   0.000|
ram2data<15>|    0.783(R)|    0.797(R)|clk_IBUF          |   0.000|
rst         |    5.501(R)|   -1.914(R)|clk_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outL<0>     |    9.703(R)|clk_IBUF          |   0.000|
outL<1>     |   11.630(R)|clk_IBUF          |   0.000|
outL<2>     |   11.404(R)|clk_IBUF          |   0.000|
outL<3>     |   11.487(R)|clk_IBUF          |   0.000|
outL<4>     |   10.327(R)|clk_IBUF          |   0.000|
outL<5>     |    9.379(R)|clk_IBUF          |   0.000|
outL<6>     |    9.394(R)|clk_IBUF          |   0.000|
outL<7>     |   10.541(R)|clk_IBUF          |   0.000|
outL<8>     |   10.859(R)|clk_IBUF          |   0.000|
outL<9>     |   11.235(R)|clk_IBUF          |   0.000|
outL<10>    |   10.986(R)|clk_IBUF          |   0.000|
outL<11>    |   11.384(R)|clk_IBUF          |   0.000|
outL<12>    |   11.009(R)|clk_IBUF          |   0.000|
outL<13>    |   11.188(R)|clk_IBUF          |   0.000|
outL<14>    |   13.667(R)|clk_IBUF          |   0.000|
outL<15>    |   10.528(R)|clk_IBUF          |   0.000|
ram2addr<0> |    8.392(R)|clk_IBUF          |   0.000|
ram2addr<1> |    8.403(R)|clk_IBUF          |   0.000|
ram2addr<2> |    7.931(R)|clk_IBUF          |   0.000|
ram2addr<3> |    9.167(R)|clk_IBUF          |   0.000|
ram2addr<4> |    8.153(R)|clk_IBUF          |   0.000|
ram2addr<5> |    8.138(R)|clk_IBUF          |   0.000|
ram2addr<6> |    8.792(R)|clk_IBUF          |   0.000|
ram2addr<7> |    9.009(R)|clk_IBUF          |   0.000|
ram2addr<8> |    9.028(R)|clk_IBUF          |   0.000|
ram2addr<9> |    8.711(R)|clk_IBUF          |   0.000|
ram2addr<10>|    8.779(R)|clk_IBUF          |   0.000|
ram2addr<11>|    9.012(R)|clk_IBUF          |   0.000|
ram2addr<12>|    9.498(R)|clk_IBUF          |   0.000|
ram2addr<13>|    8.451(R)|clk_IBUF          |   0.000|
ram2addr<14>|    8.503(R)|clk_IBUF          |   0.000|
ram2addr<15>|    8.864(R)|clk_IBUF          |   0.000|
ram2data<0> |    8.191(R)|clk_IBUF          |   0.000|
ram2data<1> |    9.946(R)|clk_IBUF          |   0.000|
ram2data<2> |    9.919(R)|clk_IBUF          |   0.000|
ram2data<3> |    9.644(R)|clk_IBUF          |   0.000|
ram2data<4> |    8.175(R)|clk_IBUF          |   0.000|
ram2data<5> |    8.855(R)|clk_IBUF          |   0.000|
ram2data<6> |    9.900(R)|clk_IBUF          |   0.000|
ram2data<7> |    8.296(R)|clk_IBUF          |   0.000|
ram2data<8> |    8.512(R)|clk_IBUF          |   0.000|
ram2data<9> |    9.179(R)|clk_IBUF          |   0.000|
ram2data<10>|    9.026(R)|clk_IBUF          |   0.000|
ram2data<11>|    8.572(R)|clk_IBUF          |   0.000|
ram2data<12>|    8.519(R)|clk_IBUF          |   0.000|
ram2data<13>|    9.602(R)|clk_IBUF          |   0.000|
ram2data<14>|    8.744(R)|clk_IBUF          |   0.000|
ram2data<15>|    8.761(R)|clk_IBUF          |   0.000|
ram2oe      |    8.444(R)|clk_IBUF          |   0.000|
ram2we      |    9.278(R)|clk_IBUF          |   0.000|
rdn         |   10.368(R)|clk_IBUF          |   0.000|
wrn         |    9.377(R)|clk_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.012|    1.554|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    2.224|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 01 01:51:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



