`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    21:34:44 03/12/2012
// Design Name:
// Module Name:    REGS IF/ID Latch
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////

module    REG_IF_ID(input clk,                                      //IF/ID Latch
                    input rst,
                    input EN,                                       //æµæ°´å¯„å­˜å™¨ä½¿èƒ?
                    input Data_stall,                               //æ•°æ®ç«äº‰ç­‰å¾…
                    input flush,                                    //æ§åˆ¶ç«äº‰æ¸…é™¤å¹¶ç­‰å¾?
                    input [31:0] PCOUT,                             //æŒ‡ä»¤å­˜å‚¨å™¨æŒ‡é’?
                    input [31:0] IR,                                //æŒ‡ä»¤å­˜å‚¨å™¨è¾“å‡?

                    output reg[31:0] IR_ID,                         //å–æŒ‡é”å­˜
                    output reg[31:0] PCurrent_ID,                   //å½“å‰å­˜åœ¨æŒ‡ä»¤åœ°å€
                    output reg isFlushed
                );

//reg[31:0]PCurrent_ID,IR_ID;
    always @(posedge clk or posedge rst) begin
        if(rst) begin
            IR_ID <= 32'h00000013;                            //å¤ä½æ¸…é›¶
            PCurrent_ID <= 32'h00000000;                     //å¤ä½æ¸…é›¶
            isFlushed <= 0;
        end
        else if(EN)begin
            if(Data_stall)begin
                IR_ID <= IR_ID;                          //IR waiting for Data Hazards å¹¶æš‚åœå–æŒ?
                PCurrent_ID <= PCurrent_ID;           //ä¿å­˜å¯¹åº”PCæŒ‡é’ˆ
                isFlushed <= 0;
            end
            else if(flush)begin
                IR_ID <= 32'h00000013;              //IR waiting for Control Hazards iæ¸…sé™¤æŒ‡ä»¤å¹¶æš‚åœ
                PCurrent_ID <= PCurrent_ID;      //æ¸…é™¤æŒ‡ä»¤çš„æŒ‡é’?(æµ‹è¯•)
                isFlushed <= 1;
            end
            else begin
                IR_ID <= IR;                       //æ­£å¸¸å–æŒ‡,ä¼ é?ä¸‹ä¸?æµæ°´çº§è¯‘ç ?
                PCurrent_ID <= PCOUT;           //å½“å‰å–æŒ‡PCåœ°å€ï¼ŒBranch/JunpæŒ‡ä»¤è®¡ç®—ç›®æ ‡åœ°å€ç”?(éPC+4)
                isFlushed <= 0;
            end
        end
    end

endmodule