{"vcs1":{"timestamp_begin":1726847968.086316952, "rt":1.48, "ut":0.40, "st":0.25}}
{"vcselab":{"timestamp_begin":1726847969.647108446, "rt":0.84, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1726847970.568149319, "rt":0.43, "ut":0.20, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726847967.557364067}
{"VCS_COMP_START_TIME": 1726847967.557364067}
{"VCS_COMP_END_TIME": 1726847972.450622419}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 350380}}
{"stitch_vcselab": {"peak_mem": 225720}}
