// Seed: 1435967948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  always @(posedge 1) force id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output wor id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output tri id_6
);
  integer id_8;
  wire id_9;
  always id_0 <= #1 1;
  module_0(
      id_8, id_9, id_8, id_9, id_9
  );
endmodule
