[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SGM58600XTRL20G production of SGMICRO from the text: \nSGM 58600/SGM58601/SGM58602  \nUltra-Low Noise,  \n24-Bit Analog -to-Digital Converter s \n \n \n \nSG Micro Corp \nwww.sg -micro.com  \nFEBRUARY  2022 –REV. A \n GENERAL DESCRIPTION  \nThe SGM58600, SGM58601 and SGM58602 are low noise , \n24-bit, 60kSPS, delta-sigma (ΔΣ) analog-to -digital  converter s \n(ADC s). \nThe SGM58600, SGM58601 and SGM58602 have a \nfourth-order  delta-sigma modulator plus a fifth-order Sinc filter \n(Sinc5) optimized for low noise  performance.  \nThe flex ible inputs multiplexer support s single -ended input or \ndifferential input configuration.  \nThe SGM58600, SGM58601 and SGM58602 feature a \nselectable input buffer that increases the input  impedance,  \nand the low no ise programmable gain  amplifier  (PGA)  \nprovides gains from 1 to 128 in binary steps.  \nThe devices have an SPI-compatible interface.  \nThe SGM58600  is available in  Green SSOP -20 and \nTQFN -3.5×3.5- 20L packages , the SGM5860 1 is available in \nGreen SSOP -28 and TQFN -5×5-28L packages , and the \nSGM5860 2 is available in a Green TQFN -5×5-2 0L package.  \nThey are all  specified from -40℃  to +125℃. \n FEATURES  \n● Supply Voltage Ranges:  \n\uf077 Analog Supply: 5V  \n\uf077 Digital Supply: 2.7V to 5 V \n● Noise-Free Resolution : Up to 22 Bits \n● Data Output Rate : Up to 60kSPS \n● Integral Nonlinearity  (INL): \n0.001 2%FSR (TYP) at PGA  = 1 \n● 24-Bit No Missing Codes  \n● Fast Channel Cycling  \n\uf077 18.3 Bits N oise-Free (2 1.2 Effective Bits) at 1.4kHz  \n● Flexibl e Input Multiplexer  \n\uf077 2 Single -Ended Inputs or 1 Differential Inputs \n(SGM58600)  \n\uf077 8 Single -Ended Inputs or 4 Differential Inputs \n(SGM58601)  \n\uf077 3 Single -Ended Inputs or 2 Differential Inputs \n(SGM58602)  \n● Low Noise Programmable Gain Amplifier:  \n30nV Input -Referred Noise \n● One-Shot Conversions with Single -Cycle  Settling  \n● Chopper -Stabilized Input Buf fer \n● Supports Self and  System Calibration for All PGA  \nSettings  \n● Supports SPI-Compatible Serial Interface  \n \nAPPLICATIONS  \nLab Instrumentation  \nMeasurement  and Test  \nIndustrial Process Control  \nMedical Instruments  \n \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 2 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  PACKAGE/ORDERING INFORMATION  \nMODEL  PACKAGE  \nDESCRIPTION  SPECIFIED  \nTEMPERATURE \nRANGE  ORDERING  \nNUMBER  PACKAGE  \nMARKING  PACKING  \nOPTION  \nSGM58600  SSOP-2 0 -40℃  to +125℃ SGM58600XSS20G/TR  SGM58600  \nXSS20  \nXXXXX  Tape and Reel, 2 000 \nTQFN -3.5×3.5-20L -40℃  to +125℃ SGM58600XTRL20G/TR  SGMOV1  \nXTRL20  \nXXXXX Tape and Reel, 5 000 \nSGM58601  SSOP-28  -40℃  to +125℃ SGM58601XSS28G/TR  SGM58601  \nXSS28  \nXXXXX  Tape and Reel, 2000  \nTQFN -5×5-28L  -40℃  to +125℃ SGM58601XTQK28G/TR  SGM58601  \nXTQK28  \nXXXXX Tape and Reel, 5 000 \nSGM58602  TQFN -5×5-2 0L -40℃  to +125℃ SGM5860 2XTRM20G/TR  SGM58602  \nXTRM20  \nXXXXX  Tape and Reel, 5 000 \n \nMARKING INFORMATION  \nNOTE: XXXXX = Date Code , Trace Code  and Vendor Co de. \nTrace Code Vendor Code \nDate Code - YearX XXXX\n  \nGreen (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If \nyou have additional comments or questions, please contact your SGMICRO representative directly.  \n \nABSOLUTE MAXIMUM RATINGS \nAVDD to AGND .................................................... -0.3V to 6V  \nDVDD to DGND .............................................. -0.3V to AVDD  \nAGND to DGND ................................................ -0.3V to 0.3V  \nInput Current (Continuous)  ........................................... 10mA  \nAnalog Inputs to AGND  ........................ -0.3V to AVDD + 0.3V  \nDigital Inputs  \nDIN, SCLK, nCS, n RESET , nSYNC /nPDWN to DGND  \n ........................................................................... -0.3V to 6V  \nD0/CLKOU T, D1, D2, D3 , XTAL1/CLKIN , XTAL 2 to DGND  \n .......................................................... -0.3V to DVDD + 0.3V  \nJunction Temperature  ................................................. +150℃  \nStorage Temperature Range  ........................ -65℃  to +150℃ \nLead Temperature (Soldering,  10s)............................. +260℃  \nESD Susceptibility \nHBM  ............................................................................. 4000V  \nCDM  ............................................................................ 1000V  \n \nRECOMMENDED OPERATING CONDITIONS \nOperating Temperature Range .................... -40℃  to +125℃ OVERSTRESS CAUTION \nStresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure\n to \nabsolute maximum rating conditions for extended periods may affect reliability.  Functional oper ation of the device at any \nconditions beyond those indicated in the Recommended \nOperating Conditions section\n is not implied.  \n \nESD SENSITIVITY CAUTION \nThis integrated circuit can be damaged if ESD protections are \nnot considered carefully. SGMICRO recommends  that all \nintegrated circuits be handled with appropriate precautions. \nFailure  to observe proper handling  and installation procedures \ncan cause damage. ESD damage can range from subtle performance\n degradation to  complete device failure. Precision \nintegrated circuits may be more susceptible to damage \nbecause even small parametric changes could cause the \ndevice not to meet the published specifications.  \n \nDISCLAIMER  \nSG Micro Corp reserves the right to make any change in \ncircuit  design, or specification s without  prior notice.  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 3 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  PIN CONFIGURATION S \n SGM58600 (TOP VIEW)     SGM58600 (TOP VIEW)  \nAVDD\nAGND\nVREFN\nVREFP\nAINCOM\nAIN0\nAIN1\nnSYNC/nPDWN\nnRESET\nDVDD DGNDXTAL2XTAL1/CLKINnCSnDRDYDOUTDINSCLKD0/CLKOUTD1 1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11SGM58600\n 1\n2\n3\n4\n5\n6 7 8 9 10111213141516 17 18 19 20\nAVDDAGNDVREFN\nVREFP\nnSYNC/nPDWNAINCOM\nAIN1\nDGND\nXTAL1/CLKINXTAL2nRESET\nDVDDAIN0\nnCSnDRDYDOUTDINSCLKD0/CLKOUTD1\nSGM58600\n \nSSOP-2 0      TQFN -3.5×3.5-20L \n \nSGM58601 (TOP VIEW)  SGM58601 (TOP VIEW)  \nAGND\nVREFN\nVREFPAVDD D3 1\nD2\nD0/CLKOUTD1\nAINCOM SCLK\nAIN1\nAIN2\nAIN3AIN0 DIN\nDOUT\nnCSnDRDY\nAIN4 XTAL1/CLKIN\nAIN6\nAIN7\nnSYNC/nPDWNAIN5 XTAL2\nDGND\nnRESETDVDD2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15SGM58601\n 1\n2\n3\n4\n5\n6\n722 23 24 25 26 27 28\nAVDDAGNDVREFN\nVREFP\nAINCOM\nAIN0\nAIN2\nAIN3\nAIN4\nAIN5\nAIN6\nAIN7\nnSYNC/nDPWN\nnRESETAIN1\nDVDD\nDGNDXTAL2XTAL1/CLKINnCSnDRDYDOUTDINSCLKD0/CLKOUTD1D2D3\n15\n14 13 12 11 109 8161718192021\nSGM58601\n \nSSOP -28 TQFN -5×5-28L \n \nSGM5860 2 (TOP VIEW)  \n1\n2\n3\n4\n5\n6 7 8 9 10111213141516 17 18 19 20\nAVDDAGNDVREFN\nVREFP\nAIN3AIN0\nAIN2\nDVDD\nCLKINDGNDnSYNC/nDPWN\nnRESETAIN1\nnCSnDRDYDOUTDINSCLKD0/CLKOUTD1\nSGM58602\n \nTQFN -5×5-20L \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 4 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  PIN DESCRIPTION  \nPIN \nNAME  TYPE (1) FUNCTION  SGM58600  SGM58601  SGM58602  \nSSOP- 20 TQFN - \n3.5×3.5-20L SSOP- 28 TQFN - \n5×5-28L TQFN - \n5×5-20L \n1 18 1 26 18 AVDD  A Analog Power Supply.  \n2 19 2 27 19 AGND  A Analog Ground.  \n3 20 3 28 20 VREFN  AI Negative Reference Input.  \n4 1 4 1 1 VREFP  AI Positive Reference Input. \n5 2 5 2 ‒ AINCOM  AI Analog Input Common. \n6 3 6 3 2 AIN0 AI Analog Input 0.  \n7 4 7 4 3 AIN1 AI Analog Input 1.  \n‒ ‒ 8 5 4 AIN2 AI Analog Input 2.  \n‒ ‒ 9 6 5 AIN3 AI Analog Input 3.  \n‒ ‒ 10 7 ‒ AIN4 AI Analog Input 4.  \n‒ ‒ 11 8 ‒ AIN5 AI Analog Input 5.  \n‒ ‒ 12 9 ‒ AIN6 AI Analog Input 6.  \n‒ ‒ 13 10 ‒ AIN7 AI Analog Input 7.  \n8 5 14 11 6 nSYNC /nPDWN  DI (2) Synchronization Input/Power -Down Input. \nActive l ow. \n9 6 15 12 7 nRESET  DI (2) Reset Input. Active l ow. \n10 7 16 13 8 DVDD  D Digital Power Supply . \n11 8 17 14 9 DGND  D Digital Ground.  \n12 9 18 15 ‒ XTAL2  D (3) Crystal Oscillator Connection.  \n13 10 19 16 10 XTAL1/CLKIN  D/DI Crystal Oscillator Connection/Clock Input. \n14 11 20 17 11 nCS DI (2) Chip Select. Active l ow. \n15 12 21 18 12 nDRDY  DO Data Ready Output. Active l ow. \n16 13 22 19 13 DOUT  DO Serial Data Output. \n17 14 23 20 14 DIN DI (2) Serial Data Input . \n18 15 24 21 15 SCLK  DI (2) Serial Clock Input. \n19 16 25 22 16 D0/CLKOUT  DIO (4) Digital Input/O utput 0/Clock Output. \n20 17 26 23 17 D1 DIO (4) Digital  Input/O utput 1.  \n‒ ‒ 27 24 ‒ D2 DIO (4) Digital Input/O utput 2.  \n‒ ‒ 28 25 ‒ D3 DIO (4) Digital Input/O utput 3.  \n‒ Exposed \nPad ‒ Exposed \nPad Exposed \nPad AGND  ‒ Exposed pad should be soldered to PCB \nboard and connected to AGND.  \n \nNOTES:  \n1. A = Analog,  AI = Analog Input, D =  Digital,  DI = Digital Input, DO = Digital Output, DIO = Digital Input and Output. \n2. Schmitt -trigger logic input.  \n3. If the external clock input is applied to XTAL1/CLKIN , stay  disconnected.  \n4. Schmitt -trigger logic input when the pin is used as an input.  \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 5 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  ELECTRICAL CHARACTERISTICS  \n(VAVDD = 5V, VDVDD = 3.3V, VREF = 2.5V, fCLKIN = 7.68MHz, PGA [2:0] = 1, Full =  -40℃  to +125℃. Typical values are at T A = +25℃, \nunless otherwise noted. ) \nPARAMETER  SYMBOL  CONDITIONS  MIN TYP MAX  UNITS  \nAnalog Inputs  \nFull-Scale Input Voltage  \n(AIN P - AIN N)    ±2V REF/PGA   V \nAbsolute Input Voltage \n(AIN0 -  AIN7, AINCOM to AGND)   Buffer off AGND - 0.1  AVDD + 0.1  \nV \nBuffer on  AGND   AVDD  \nProgrammable Gain Amplifier    1  128  \nDifferential Input Impedance   Buffer off, PGA[2:0] = 1   67  kΩ \nBuffer off, PGA[2:0] = 2  or 4  35  kΩ \nBuffer off, PGA[2:0] = 8  255  kΩ \nBuffer off, PGA[2:0] = 16, 32, 64 or 128   190  kΩ \nBuffer on   3.2  MΩ \nSensor Detection  Current Sources  ISDC SDCS[1:0] = 01   0.5  \nμA SDCS[1:0] = 10   2.2  \nSDCS[1:0] = 11   9  \nSystem Performance  \nResolution   24   Bit \nNo Missing Codes   All data rates and PGA settings  24   Bit \nData Rate  fDATA fCLKIN = 7.68MHz  2.5  60000  SPS (1) \nIntegral Nonlinearity   Differential input, PGA[2:0] = 1   0.0012  0.002  %FSR (2) \nOffset Error   After calibration On the level of the noise  \nOffset Drift   PGA[2:0] = 1   ±200   \nnV/℃ \nPGA[2:0] = 64   ±25  \nGain Error   After calibration, PGA[2:0] = 1, buffer on   ±0.003   \n% \nAfter calibration, PGA[2:0] = 64, b uffer on   ±0.035   \nGain Drift   PGA[2:0] = 1   ±0.45   \nppm/℃  \nPGA[2:0] = 64   ±1.5  \nCommon- Mode Rejection Ratio CMRR  fCM (3) = 60Hz, f DATA = 30kSPS (4) 92 110  dB \nNoise   See Noise Performance Tables  \nAVDD Power Supply Rejection  ±5% Δ in AVDD 65 80  dB \nDVDD Power Supply Rejection  ±10% Δ in DVDD   100  dB \nNOTES:  \n1. SPS = Samples Per Second.  \n2. FSR = Full-Scale Range = 4V REF/PGA.  \n3. fCM = Commo n-Mode Input Signal  Frequency . \n4. Setting a digital filter notch at 60Hz  (fDATA = 60SPS, 30SPS, 15SPS, 10SPS, 5SPS, or 2.5SPS),  this can improve the \ncommon -mode rejection of this  frequency.  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 6 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  ELECTRICAL CHARACTERISTICS  (continued)  \n(VAVDD = 5V, VDVDD = 3.3V, V REF = 2.5V, f CLKIN = 7.68MHz, PGA [2:0] = 1, Full =  -40℃  to +125℃. Typical values are at T A = +25℃, \nunless otherwise noted. ) \nPARAMETER  SYMBOL  CONDITIONS  MIN TYP MAX  UNITS  \nVoltage Reference Inputs  \nReference Input Voltage VREF VREF ≡ V REFP - VREFN 0.5 2.5 2.6 V \nNegative Reference Input  VREFN Buffer off AGND - 0.1  VREFP - 0.5 \nV \nBuffer on  AGND   VREFP - 0.5 \nPositive Reference Input VREFP Buffer off VREFN + 0.5  VAVDD + 0.1  \nV \nBuffer on  VREFN + 0.5  VAVDD \nVoltage Reference Impedance  Zeff fCLKIN = 7.68MHz  buffer off  33  kΩ \nbuffer on   6  MΩ \nDigital I nput/Output  \nInput High Voltage VIH  0.8 ×  VDVDD  VDVDD V \nInput Low  Voltage VIL  DGND   0.2 ×  VDVDD V \nOutput High Voltage VOH IOH = 5mA  0.8 ×  VDVDD   V \nOutput Low  Voltage VOL IOL = 5mA    0.2 ×  VDVDD V \nInput Hysteresis     0.5  V \nInput Leakage   0 < V DIGITAL INPUT  < DVDD    1 μA \nMaster Clock Rate  External crystal between XTAL1 and XTAL2   7.68  \nMHz \nExternal oscillator driving CLKIN   7.68  \nPower Requirements  \nAVDD  Supply Voltage VAVDD  4.75  5.25 V \nDVDD Supply Voltage VDVDD  2.7  AVDD  V \nAVDD Current   Power -down mode   0.46 2 μA \nStandby mode   0.21 0.27 mA \nNormal mode  PGA = 1, buffer off  2.7 3.8 \nmA PGA = 64, buffer off  4.7 7 \nPGA = 1, buffer on  3.2 4.4 \nPGA = 64, buffer on  5 7.5 \nDVDD Current   Power -down mode   0.13 3.5 μA \nStandby mode, CLKOUT off, DVDD = 3.3V   120 160 μA \nNormal mode, CLKOUT off, DVDD = 3.3V   0.55 1 mA \nPower Dissipation  Normal mode, PGA = 1, buffer off,  \nDVDD = 3.3V   15 22 \nmW \nStandby mode, DVDD = 3.3V   1.5 1.9 \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 7 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  TIMING CHARACTERISTICS  \nPARAMETER  SYMBOL  CONDITIONS  MIN MAX  UNIT S \nSCLK Cycle Time  t1  50  ns \nSCLK High Time  t2H  25  ns \nSCLK Low Time  t2L  25  ns \nnCS Falling Edge to First SCLK  Rising Edge Setup Time (1) t3  0  ns \nValid DIN to SCLK Falling Edge Setup Time t4  20  ns \nValid DIN to SCLK  Falling Edge Hold Time t5  0  ns \nDelay from Last SCLK Edge for DIN to First SCLK Rising Edge \nfor DOUT: RDATA, RDATAC, RREG Commands  t6  20  ns \nSCLK Rising Edge to Valid New  DOUT , Propagation Delay  (2) t7   20 ns \nSCLK Rising Edge to DOUT Invalid, Hold Time t8  0  ns \nLast SCLK Falling Edge to DOUT High- Impedance (3) t9  10  ns \nnCS Low after F inal SCLK Falling Edge t10  0  ns \nFinal SCLK Falling Edge of Command to F irst SCLK  Rising \nEdge of Next Command  t11 RREG , WREG , RDATA  100  ns \nRDATAC, nSYNC  100  ns \nRDATAC, nRESET , STANDBY , \nSELFOCAL, SYSOCAL , \nSELFGCAL, SYSGCAL , SELFCAL  Wait for nDRDY to go low \nnRESET , nSYNC /nPDWN, Pulse Width t12 See Figure 2  0.5  μs \nConversion Data Invalid while Being Updated  \n(nDRDY Shown with No Data Retrieval ) t13 See Figure 3  30  τCLKIN (4) \n \nNOTES:  \n1. nCS can be tied low.  \n2. DOUT load = 20pF and 100kΩ to DGND. \n3. DOUT goes high-impedanc e immediately when nCS goes high.  \n4. Master clock period (τCLKIN = 1/f CLKIN). \n \nSCLK\nDIN\nDOUTt3\nt4 t5\nMSB LSBt1\nt6\nMSB LSBt7 t8t9t2H\nt2L t11t10nCS\n \n \nFigure 1. Serial Interface Timing  Diagram  \n \nt12\nnRESET , nSYNC /nPDWN \n \n \nFigure 2. nRESET  and nSYNC /nPDWN Timing  Diagram  \n \nnDRDYt13\n \n \nFigure 3. nDRDY Update Timing  Diagram  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 8 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  TYPICAL PERFORMANCE CHARACTERISTICS  \n \n \n  Noise Histogram    Noise Histogram  \n  \n  Noise Histogram    Noise Histogram  \n  \n  Noise Histogram    Noise Histogram  \n  \n  01020304050607080\n-5\n-4\n-3\n-2-1\n0\n1\n2\n3\n45Number of Occurrences  \nOutput Code (LSB)  PGA = 1, Data Rate = 2.5SPS, Buffer Off,  \n256 Readings  \n051015202530\n-35\n-30\n-25-20\n-15\n-10\n-5\n05\n1015\n20\n2530\n35Number of Occurrences  \nOutput Code (LSB)  PGA = 1, Data Rate = 1kSPS, Buffer Off,  \n4096 Readings  \n05101520253035\n-105\n-90\n-75\n-60-45-30\n-15\n0\n1530\n456075\n90\n105Number of Occurrences  \nOutput Code (LSB)  PGA = 1, Data Rate = 30kSPS, Buffer Off,  \n4096 Readings  \n01020304050\n-600\n-500\n-400\n-300\n-200\n-100\n0\n100\n200\n300\n400\n500600Number of Occurrences  \nOutput Code (LSB)  PGA = 1, Data Rate = 60kSPS, Buffer Off, \n4096 Readings  \n01020304050\n-15\n-12\n-9\n-6\n-3\n0\n3\n69\n12\n15Number of Occurrences  \nOutput Code (LSB)  PGA = 64, Data Rate = 2.5SPS, Buffer Off, \n256 Readings  \n05101520253035\n-280\n-240\n-200-160\n-120\n-80-40\n0\n40\n80\n120160\n200240\n280Number of Occurrences  \nOutput Code (LSB)  PGA = 64, Data Rate = 1kSPS, Buffer Off, \n4096 Readings  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 9 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  TYPICAL PERFORMANCE CHARACTERISTICS  (continued)  \n \n \n  Noise Histogram     Noise Histogram  \n  \n  Noise Histogram    Noise Histogram  \n  \n  Noise Histogram    Noise Histogram  \n  \n  051015202530\n-1050\n-900\n-750\n-600\n-450\n-300\n-150\n0\n150\n300\n450\n600\n750\n900\n1050Number of Occurrences  \nOutput Code (LSB)  PGA = 64, Data Rate = 30kSPS, Buffer Off, \n4096 Readings  \n01020304050\n-2000\n-1600\n-1200\n-800-400\n0\n400\n800\n1200\n1600\n2000Number of Occurrences  \nOutput Code (LSB)  PGA = 64, Data Rate = 60kSPS, Buffer Off, \n4096 Readings  \n0510152025303540\n-25\n-20\n-15\n-10\n-5\n0\n5\n10\n152025Number of Occurrences  \nOutput Code (LSB)  PGA = 128, Data Rate = 2.5SPS, Buffer Off, \n256 Readings  \n0510152025303540\n-500\n-400\n-300\n-200\n-100\n0\n100\n200\n300400\n500Number of Occurrences  \nOutput Code (LSB)  PGA = 128, Data Rate = 1kSPS, Buffer Off, \n4096 Readings  \n0510152025303540\n-2400\n-2000-1600\n-1200\n-800\n-400\n0\n400\n800\n12001600\n2000\n2400Number of Occurrences  \nOutput Code (LSB)  PGA = 128, Data Rate = 30kSPS, Buffer Off, \n4096 Readings  \n0510152025303540\n-3000\n-2500\n-2000\n-1500-1000\n-500\n0\n500\n100015002000\n2500\n3000Number of Occurrences  \nOutput Code (LSB)  PGA = 128, Data Rate = 60kSPS, Buffer Off, \n4096 Readings  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 10 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  TYPICAL PERFORMANCE CHARACTERISTICS  (continued)  \n \n \n   Offset Drift Histogram     Offset Drift Histogram  \n  \n   Gain Drift Histogram     Gain Drift Histogram  \n  \n   Gain Error Histogram     Gain Error Histogram  \n  \n  0510152025303540\n0\n40\n80\n120\n160\n200\n240\n280320\n360\n400\n440480520560600Number of Occurrences  \nOffset Drift (nV/ ℃) PGA = 1, 90 Units from 3 Production Lots  \n051015202530\n0\n5\n101520253035404550\n5560Number of Occurrences  \nOffset Drift (nV/ ℃) PGA = 64, 90 Units from 3 Production Lots  \n01020304050607080\n0\n0.2\n0.40.60.8\n1\n1.21.4\n1.6\n1.8\n2\n2.22.42.6Number of Occurrences  \nGain Drift (ppm/℃)  PGA = 1, 90 Units from 3 Production Lots  \n05101520253035\n0\n0.2\n0.40.6\n0.8\n1\n1.21.4\n1.6\n1.8\n2\n2.2\n2.4Number of Occurrences  \nGain Drift (ppm/℃)  PGA = 64, 90 Units from 3 Production Lots  \n0102030405060\n-0.009\n-0.008\n-0.007\n-0.006\n-0.005\n-0.004-0.003\n-0.002\n-0.001\n0.0000.001Number of Occurrences  \nGain Error (%) PGA = 1, 3 Production Lots  \n01020304050\n-0.200\n-0.170-0.140\n-0.110\n-0.080-0.050\n-0.020\n0.010\n0.040\n0.0700.100\n0.130Number of Occurrences  \nGain Error (%) PGA = 64, 3 Production Lots  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 11 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  TYPICAL PERFORMANCE CHARACTERISTICS  (continued)  \n \n \n     Effective Number of Bi ts vs. Temperature        Effective Number of Bits vs. Input Voltage  \n  \n    Analog Supply Current vs. Temperature       Analog Supply Current vs. PGA  \n  \n    Integral Nonlinearity vs. Input Voltage     Integral Nonlinearity vs. PGA  \n  \n  181920212223\n-50 -25 0 25 50 75 100 125ENOB (bits) \nTemperature ( ℃) Data Rate = 1kSPS  \nData Rate = 30kSPS  PGA = 1  \n181920212223\n0 1 2 3 4 5ENOB (bits)  \nInput Voltage ( V) Data Rate = 1kSPS  \nData Rate = 30kSPS  PGA = 1  \n01234567\n-50 -25 0 25 50 75 100 125Analog Supply Current (mA) \nTemperature ( ℃) PGA = 64, Buffer On \nPGA = 64, Buffer Off \nPGA = 1, Buffer On \nPGA = 1, Buffer Off \n0123456\n1 2 4 8 16 32 64 128Analog Supply Current (mA) \nPGA Setting Buffer On \nBuffer Off \n-0.0015-0.001-0.000500.00050.0010.0015\n-5 -4 -3 -2 -1 0 1 2 3 4 5INL ( % of FSR)  \nInput Voltage ( V) PGA = 1  +25℃   \n-40℃  \n+85℃   +125℃   \n00.0010.0020.0030.0040.0050.0060.0070.008\n1 2 4 8 16 32 64 128INL (% of FRS ) \nPGA Setting Buffer On \nBuffer Off \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 12 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  FUNCTIONAL BLO CK DIAGRAM  \n4th-Order\nModulator\nGeneral\nPurpose\nDigital I/OSGM58600\nSGM58601\nSGM58602\nSPI\nSerial\nInterfaceAIN0\nAIN1\nAIN2\nAIN3VREFP\nD3nRESETClock\nGenerator\nPGA\n1:128A/D Converter\nAIN4\nAIN5\nAIN6\nAIN7\nAINCOMInput\nMultiplexer\nand\nSensor\nDetectionBuffer ΣVIN • PGAProgrammable\nDigital FilterControl2\n2 × V REFVREFΣVREFN\nnSYNC/nPDWNXTAL1/ CLKIN\nXTAL2\nnDRDY\nSCLK\nDIN\nDOUT\nnCS\nD2D1 D0/CLKOUTAVDD DVDD\nAGND DGNDBuffer\nSGM58601 \nOnlySGM58601 \nOnlySGM58602 \nOnly\nSGM58600/1 \nOnlyBuffer\n \nFigure 4. Block Diagram  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 13 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  \nOverview  \nThe SGM58600, SGM58601  and SGM58602  are ultra-l ow \nnoise analog-to -digital converter s (ADC s). The block diagram \nof the SGM5860x ADCs  is shown in Figure 4. \nThe SGM58600 supports 1  differential  input  or 2 single- ended \ninputs and has 2 general -purpose digital  I/Os. The \nSGM58601 supports 4 differential  inputs  or 8 single-ended \ninputs and has 4 general -purpose digital  I/Os. The \nSGM5860 2 supports 2 differential inputs or 3 single-ended \ninputs and has  2 general -purpose digital  I/Os. \nThese chips provide a configurable data rate from 2.5SPS to \n60kSPS, the selection is a tradeoff between accuracy and \nspeed.  \n \nNoise Performance  \nThe typical noise performance with the inputs  shorted \nexternally  is summarize d from Table 1 to Table 6. For the six \ntables, the following conditions apply: T A = +25℃, VAVDD = 5V, \nVDVDD = 3.3V, V REF = 2.5V, and fCLKIN = 7.68MHz. ENOB is \ngiven by : \n ( )\n()ln FSR / RMS NoiseENOB = ln 2 (1) \nWhere:  \nFSR = Full-scale range.  \nThe noise-free bits of resolution are shown in Table 3. Table 1 \nto Table 3 show that the chip performance when the input \nbuffer is enabled.  Table 4 to Table 6 show that the chip \nperformance when the input buffer is disabled.  \n \nInput Multiplexer  \nThe SGM58601 provides 9 analog inputs, which can be \nconfigured as 4 independent differential inputs, 8 \nsingle-ended inputs, or a combination of differential and \nsingle-ended inputs.  The SGM58600 provides 3 analog \ninputs, which can be configured as 1 differential input or 2 single-ended inputs. The SGM58602 provides 4 analog \ninputs, which can be configured as 2 independent differential \ninputs, 3 single -ended inputs.  When using the SGM58600 or \nSGM58602 programming the input s, make sure to select only \nthe available inputs when programming the input multiplexer control  register  (MUX).  \nTo minimize  the power consumption of the chip, it ’s better to \nkeep any unused inputs floating.  \n \nOpen/Short Sensor Detection \nFigure 5 shows a demo connection of external sensor equal \ncircuits, in which R SENS is the sensor equal output impedance.  \nPlease note that wh en the SDCS  (Sensor Detection Current \nSource)  is enabled, the input buffer is forced on regardless of \nBUFEN bit setting.  \n \nAVDD\nInput\nBufferSDCS\nAIN P\nAIN NRSENS \nSDCS\n \n \nFigure 5. Sensor Detect ion Circuitry  \n \n \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 14 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (contin ued)  \nTable 1. Input -Referred Noise (μV , RMS) with Buffer On  \nData \nRate  \n(SPS)  PGA  \n1 2 4 8 16 32 64 128 \n2.5 0.331  0.198  0.150  0.071  0.048  0.036  0.030  0.030  \n5 0.360  0.193  0.158  0.089  0.066  0.049  0.039  0.041  \n10 0.415  0.237  0.183  0.119  0.097  0.069  0.057  0.055  \n15 0.475  0.254  0.209  0.140  0.115  0.083  0.068  0.068  \n25 0.536  0.281  0.243  0.189  0.146  0.107  0.090  0.088  \n30 0.580  0.310  0.262  0.196  0.159  0.118  0.098  0.095  \n50 0.714  0.370  0.318  0.256  0.203  0.149  0.125  0.123  \n60 0.783  0.416  0.335  0.279  0.220  0.165  0.135  0.137  \n100 1.047  0.531  0.410  0.360  0.286  0.210  0.176  0.175  \n500 2.367  1.198  0.903  0.810  0.634  0.466  0.392  0.389  \n1000  3.216  1.690  1.321  1.131  0.901  0.662  0.547  0.541  \n2000  4.298  2.296  1.795  1.575  1.287  0.932  0.770  0.768  \n3750  5.519  3.012  2.342  2.129  1.692  1.252  1.041  1.036  \n7500  7.249  3.986  3.122  2.927  2.317  1.732  1.443  1.437  \n15000  9.227  5.082  4.013  3.759  2.938  2.217  1.866  1.849  \n30000  10.762  5.958  4.602  4.274  3.344  2.536  2.154  2.114  \n60000  52.543  26.520  14.262  8.798  5.671  3.900  3.123  3.100  \n \n \nTable 2. Effective Number of Bits (ENOB, Bits ) with Buffer On  \nData \nRate  \n(SPS)  PGA  \n1 2 4 8 16 32 64 128 \n2.5 24.8 24.6 24.0 24.1 23.6 23.0 22.3 21.3 \n5 24.7 24.6 23.9 23.7 23.2 22.6 21.9 20.9 \n10 24.5 24.3 23.7 23.3 22.6 22.1 21.4 20.4 \n15 24.3 24.2 23.5 23.1 22.4 21.9 21.1 20.1 \n25 24.2 24.1 23.3 22.7 22.0 21.5 20.7 19.8 \n30 24.0 23.9 23.2 22.6 21.9 21.3 20.6 19.6 \n50 23.7 23.7 22.9 22.2 21.6 21.0 20.3 19.3 \n60 23.6 23.5 22.8 22.1 21.4 20.9 20.1 19.1 \n100 23.2 23.2 22.5 21.7 21.1 20.5 19.8 18.8 \n500 22.0 22.0 21.4 20.6 19.9 19.4 18.6 17.6 \n1000  21.6 21.5 20.9 20.1 19.4 18.8 18.1 17.1 \n2000  21.1 21.1 20.4 19.6 18.9 18.4 17.6 16.6 \n3750  20.8 20.7 20.0 19.2 18.5 17.9 17.2 16.2 \n7500  20.4 20.3 19.6 18.7 18.0 17.5 16.7 15.7 \n15000  20.0 19.9 19.2 18.3 17.7 17.1 16.4 15.4 \n30000  19.8 19.7 19.1 18.2 17.5 16.9 16.1 15.2 \n60000  17.5 17.5 17.4 17.1 16.7 16.3 15.6 14.6 Table 3. Noise -Free Resolution ( Bits) with Buffer On  \nData \nRate  \n(SPS)  PGA  \n1 2 4 8 16 32 64 128 \n2.5 22.2 22.1 21.2 21.5 21.0 20.5 19.8 18.9 \n5 21.8 21.7 21.1 21.2 20.6 19.9 19.3 18.2 \n10 21.7 21.4 20.9 20.5 20.0 19.4 18.7 17.7 \n15 21.5 21.2 20.7 20.2 19.8 19.1 18.4 17.5 \n25 21.1 21.2 20.5 19.9 19.2 18.8 18.1 17.1 \n30 21.0 21.1 20.4 19.8 19.2 18.6 17.9 17.0 \n50 20.8 20.8 20.1 19.3 18.8 18.2 17.5 16.5 \n60 20.7 20.6 20.0 19.3 18.7 18.1 17.3 16.4 \n100 20.3 20.3 19.6 18.8 18.3 17.6 16.9 15.9 \n500 19.2 19.1 18.5 17.7 17.0 16.5 15.7 14.8 \n1000  18.7 18.7 18.0 17.2 16.6 16.1 15.3 14.3 \n2000  18.3 18.2 17.6 16.8 15.8 15.5 14.8 13.8 \n3750  17.9 17.8 17.2 16.3 15.6 15.1 14.3 13.3 \n7500  17.5 17.3 16.7 15.9 15.2 14.6 13.8 12.8 \n15000  17.0 17.0 16.4 15.5 14.8 14.3 13.5 12.6 \n30000  16.8 16.7 16.1 15.3 14.7 14.0 13.3 12.3 \n60000  14.6 14.6 14.5 14.2 13.9 13.4 12.7 11.8 \n  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 15 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nTable 4. Input -Referred Noise (μV , RMS) with Buffer Off  \nData \nRate  \n(SPS)  PGA  \n1 2 4 8 16 32 64 128 \n2.5 0.335  0.191  0.152  0.065  0.051  0.039  0.030  0.032  \n5 0.384  0.196  0.169  0.095  0.069  0.050  0.042  0.041  \n10 0.439  0.218  0.187  0.123  0.091  0.068  0.059  0.056  \n15 0.481  0.252  0.213  0.147  0.112  0.088  0.069  0.069  \n25 0.570  0.287  0.238  0.184  0.143  0.107  0.087  0.088  \n30 0.603  0.305  0.265  0.205  0.158  0.120  0.096  0.095  \n50 0.725  0.377  0.315  0.259  0.202  0.152  0.125  0.124  \n60 0.763  0.409  0.338  0.278  0.222  0.164  0.139  0.135  \n100 1.042  0.552  0.425  0.362  0.284  0.214  0.176  0.174  \n500 2.319  1.199  0.888  0.818  0.633  0.472  0.394  0.388  \n1000  3.138  1.678  1.314  1.137  0.888  0.666  0.555  0.544  \n2000  4.254  2.288  1.786  1.583  1.261  0.924  0.779  0.763  \n3750  5.493  2.998  2.346  2.136  1.694  1.257  1.047  1.041  \n7500  7.236  4.008  3.131  2.949  2.309  1.733  1.440  1.424  \n15000  9.215  5.025  3.959  3.768  2.940  2.241  1.867  1.858  \n30000  10.592  5.835  4.550  4.289  3.333  2.560  2.143  2.136  \n60000  52.462  26.249  14.158  8.795  5.653  3.947  3.119  3.089  \n \n \nTable 5. Effective Number of Bits (ENOB, Bits ) with Buffer Off  \nData \nRate  \n(SPS)  PGA  \n1 2 4 8 16 32 64 128 \n2.5 24.8 24.6 24.0 24.2 23.6 23.0 22.3 21.2 \n5 24.6 24.6 23.8 23.7 23.1 22.6 21.8 20.9 \n10 24.4 24.5 23.7 23.3 22.7 22.1 21.3 20.4 \n15 24.3 24.2 23.5 23.0 22.4 21.8 21.1 20.1 \n25 24.1 24.1 23.3 22.7 22.1 21.5 20.8 19.8 \n30 24.0 24.0 23.2 22.5 21.9 21.3 20.6 19.6 \n50 23.7 23.7 22.9 22.2 21.6 21.0 20.3 19.3 \n60 23.6 23.5 22.8 22.1 21.4 20.9 20.1 19.1 \n100 23.2 23.1 22.5 21.7 21.1 20.5 19.8 18.8 \n500 22.0 22.0 21.4 20.5 19.9 19.3 18.6 17.6 \n1000  21.6 21.5 20.9 20.1 19.4 18.8 18.1 17.1 \n2000  21.2 21.1 20.4 19.6 18.9 18.4 17.6 16.6 \n3750  20.8 20.7 20.0 19.2 18.5 17.9 17.2 16.2 \n7500  20.4 20.3 19.6 18.7 18.0 17.5 16.7 15.7 \n15000  20.0 19.9 19.3 18.3 17.7 17.1 16.4 15.4 \n30000  19.8 19.7 19.1 18.2 17.5 16.9 16.2 15.2 \n60000  17.5 17.5 17.4 17.1 16.8 16.3 15.6 14.6 Table 6. Noise -Free Resolution ( Bits) with  Buffer Off \nData \nRate  \n(SPS)  PGA  \n1 2 4 8 16 32 64 128 \n2.5 22.2 22.2 21.4 21.5 20.9 20.4 19.7 18.7 \n5 22.0 21.9 21.0 20.9 20.5 19.8 19.2 18.2 \n10 21.7 21.7 20.9 20.5 19.9 19.4 18.7 17.8 \n15 21.5 21.5 20.8 20.1 19.6 19.2 18.4 17.5 \n25 21.3 21.2 20.6 20.0 19.3 18.8 18.1 17.1 \n30 21.2 21.2 20.3 19.7 19.2 18.6 17.9 17.0 \n50 20.9 20.7 20.1 19.4 18.7 18.3 17.5 16.4 \n60 20.8 20.6 19.9 19.3 18.6 18.1 17.3 16.4 \n100 20.4 20.3 19.6 18.8 18.2 17.5 16.9 16.0 \n500 19.3 19.1 18.6 17.7 16.9 16.5 15.7 14.9 \n1000  18.8 18.7 18.0 17.2 16.5 16.0 15.3 14.3 \n2000  18.3 18.1 17.6 16.8 16.1 15.5 14.7 13.8 \n3750  17.9 17.8 17.2 16.3 15.7 15.1 14.4 13.4 \n7500  17.5 17.4 16.7 15.8 15.2 14.6 13.8 12.9 \n15000  17.1 16.9 16.4 15.5 14.9 14.3 13.5 12.5 \n30000  16.8 16.7 16.2 15.2 14.6 14.1 13.4 12.3 \n60000  14.6 14.6 14.5 14.3 13.9 13.5 12.8 11.9 \n \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 16 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nProgrammable Gain Amplifier (PGA)  \nThe PGA [2:0] is controlled by the ADCON register.  We \nsuggest  recalibrating the analog-to -digital  converter after \nchanging the P GA setting.  \nTable 7. Full-Scale Input Voltage (V IN) vs. PGA Setting  \nPGA Setting  Full-Scale Input Voltage (1) \n(VREF = 2.5V ) \n1 ±5V \n2 ±2.5V  \n4 ±1.25V  \n8 ±0.625V  \n16 ±312.5mV  \n32 ±156.25mV  \n64 ±78.125mV  \n128 ±39.0625mV  \nNOTE:  \n1. Positive inputs minus negative inputs is the voltage range and at \nthe same time to make sure that both positive inputs and negative \ninputs are absolutely positive respect to ground ( listed in the \nElectrical  Characteristics  section). \n \nModulator Input Circuitry  \nThe SGM5860x  modulator measures the input signal  by \nusing internal  capacitors that are continuously sampled and \nreverse sampled between the differential inputs.  \nWhen the chip is conver ting, it draws current from input. The \nequal input impedance Zeff = V IN/IAVERAGE . Figure 6 shows the \ninput equal  circuitry by their effective  impedances.  \n \nAIN P\nAIN NInput \nMultiplexerAIN0\nAIN1\nAIN2\nAIN3\nAIN4\nAIN5\nAIN6\nAIN7\nAINCOMSGM58601 \nOnlySGM58602 \nOnly\nSGM58600/1 OnlyZeff\n \n \nFigure 6. Analog Input Effective Impedances with Buffer \nOn/Off  \n The effective impedances with buffer off for f CLKIN = 7.68MHz  \nis shown in Table 8. \nTable 8. Effective Impedances with Buffer Off  \nPGA Setting  Zeff (kΩ) \n1 67 \n2 35 \n4 35 \n8 255 \n16 190 \n32 190 \n64 190 \n128 190 \nNOTE:  \n1. f CLKIN = 7.68MHz. \n \nAnalog Input Buffer  \nTo increase the input impedance of  SGM5860 x, the input \nbuffer  can be enabled by the BUFEN bit in the STATUS  \nregister.  The input impedance equal circuits are  show n in \nFigure 6. Table 9 lists the values of Z eff for the different PGA  \nsettings. The equal input impedance changes inversely  with \nthe CLKIN frequency  (fCLKIN). For example, when  the fCLKIN is \nreduced by half to 3.84MHz, Z eff for PGA = 1 will double from  \n3.2MΩ to 6.4MΩ.  \nTable 9. Effective Impedances with Buffer On  \nPGA Setting  Zeff (MΩ) \n1 3.2 \n2 1.7 \n4 1 \n8 21 \n16 10 \n32 5 \n64 2.4 \n128 1 \nNOTE:  \n1. f CLKIN = 7.68MHz. \n \nVoltage Reference Inputs (VREFP, VREFN)  \nThe voltage reference of  the SGM5860 x ADC is the \ndifferential voltage between V REFP and V REFN: VREF = V REFP - \nVREFN.  \n \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 17 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nDigital Filter  \nInside the chip, there is a Sinc5 filter and an average filter \nafter the modulator.  Its equal architecture is show n in Figure \n7. \nTable 10 shows the data rate setting and real data rate under \nfCLKIN = 7.68MHz. Note that if the f CLKIN  increases, the read \ndata rate increases accordingly. For example, the fCLKIN from \n7.68MHz to 10MHz increases  the data rate for  DR[7:0] = \n11110001  from 60000SPS to 78125SPS.  \n \nTable 10. Number of Averages and Data Rate Setting  \n \nDRATE DR[7:0]  Number o f Averages for \nProgrammable Filter  \n(Num_A ve) Data Rate (1) (SPS)  \n11110001  1 60000  \n11110000  1 30000  \n11100000  2 15000  \n11010000  4 7500  \n11000000  8 3750  \n10110000  15 2000  \n10100001  30 1000  \n10010010  60 500 \n10000010  300 100 \n01110010  500 60 \n01100011  600 50 \n01010011  1000  30 \n01000011  1200  25 \n00110011  2000  15 \n00100011  3000  10 \n00010011  6000  5 \n00000011  12,000  2.5 \nNOTE:  \n1. f CLKIN = 7.68MHz. Frequency Response  \nThe chip low-pass digital filter can be calculated based on the \nfollowing equation:  \n () () ×\n\uf8eb\uf8f6 \uf8eb \uf8f6π× π×\n\uf8ec\uf8f7 \uf8ec \uf8f7\n\uf8ed\uf8f8 \uf8ed \uf8f8×\uf8eb\uf8f6 \uf8eb \uf8f6 π× π×××\uf8ec\uf8f7 \uf8ec \uf8f7\n\uf8ed\uf8f8 \uf8ed \uf8f85 Averager Sinc\n5\nCLKIN CLKIN\nCLKIN CLKINH f  = H (f)   H f  \n256   f 256   Num_Ave fsin sinff         =   \n4   f 256   f64  sin Num_Ave  sinff (2) \nTo eliminate 5 0Hz ( or 60Hz ) noise from power supply , set the \ndata rate equal to 2.5SPS, 5SPS, 10SPS, 15SPS, 30SPS, or \n50SPS (or 60Hz).  \n \nTable 11. First -Notch Frequency and  -3dB Bandwidth Filter  \nData Rate (1) (SPS)  First -Notch (Hz)  -3dB Bandwidth (Hz)  \n60000  60000  12000  \n30000  30000  6106  \n15000  15000  4807  \n7500  7500  3003  \n3750  3750  1615  \n2000  2000  878 \n1000  1000  441 \n500 500 221 \n100 100 44.2 \n60 (2) 60 26.5 \n50 (3) 50 22.1 \n30 (2) 30 13.3 \n25 (3) 25 11.1 \n15 (2) 15 6.63 \n10 (4) 10 4.42 \n5 (4) 5 2.21 \n2.5 (4) 2.5 1.1 \nNOTE S:  \n1. f CLKIN = 7.68MHz. \n2. Notch at 60Hz.  \n3. Notch at 50Hz. \n4. Notch at 50Hz and 60Hz.  \n \nModulator Rate = fCLKIN/4\nAnalog \nModulatorData Rate = f CLKIN/256 Data Rate = (f CLKIN/256)(1/Num_Ave)\nSinc5 FilterProgrammable \nAverager\nNum_Ave (Set by DRATE Register) Digital Filter\n \n \nFigure 7. Architecture of the Analog  Modulator and Digital Filter   \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 18 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \n  \nFigure 8. Frequency Response (Data Rate = 60kSPS ) Figure 9. Frequency Response (Data Rate = 2.5SP S) \n \n \n  \nFigure 10. Frequency Response Out to 7.68MHz  \n(Data Rate = 60kSPS ) Figure 11. Frequency Response Out to 7.68MHz  \n(Data Rate = 2.5SPS ) \n \n  \n\nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 19 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nSettling Time  \nTable 12 shows t he settling time for the different data rates . \nTable 12. Settling Time for Different Data Rates  \nData Rate (1) (SPS)  Settling Time (t 14) (ms)  \n60000  0.12 \n30000  0.20 \n15000  0.27 \n7500  0.33 \n3750  0.47 \n2000  0.67 \n1000  1.20 \n500 2.20 \n100 10.2 \n60 16.9 \n50 20.3 \n30 33.5 \n25 40.2 \n15 67.0 \n10 100.2  \n5 200.2  \n2.5 400.2  \nNOTE S:  \n1. f CLKIN = 7.68MHz. \n2. In one -shot mode, a small additional delay is needed to start the \ndevice from standby.  \n \nSettling Time Using the Input Multiplexer  \nThe fastest  way to switch the input multiplexer is to issue a \nWREG command immediately when nDRDY goes low , then \nthe next channel conversion starts and we can read \nconversion data of previous channel at the same time. Figure \n12 shows a timing demo of channel switching and data read. \nNote that wh en cycling through channel, nDRDY goes low to indicate data is ready, and there is no data setting time ( all \nprocessing data are di scarded internally).  \n1. When nDRDY goes low , indicating that data is ready  to \nread.  \n2. It will take 14  × τCLKIN for nDRDY to go from low to high, \nafter WREG command is received by ADC.  \nTable 13 shows the throughput speed when cycling the input \nmultiplexer.  \nTable 13. Multiplexer Cycling Throughput  \nData Rate (1) (SPS)  Cycling Throughput (1/t 15) (Hz)  \n60000  8210  \n30000  4874  \n15000  3678  \n7500  2954  \n3750  2119  \n2000  1418  \n1000  829 \n500 453 \n100 98 \n60 59.3 \n50 49.5 \n30 29.8 \n25 24.8 \n15 15 \n10 10 \n5 5 \n2.5 2.5 \nNOTE:  \n1. f CLKIN = 7.68MHz. \n \n \n \nnDRDY\nDIN\nDOUT\nMUX\nRegistert14 t15\nRDATAWREG 23h \nto MUX regRDATAWREG 45h \nto MUX reg\nData from \nMUX = 23h\n01h\nAIN P = AIN0, AIN N = AIN123h\nAIN P = AIN2, AIN N = AIN345h\nAIN P = AIN4, AIN N = AIN5Data from \nMUX = 01h14 × τ CLKIN 14 × τ CLKIN\n \n \nFigure 12. Cycling the SGM5860x  Input  Multiplexer  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 20 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nSettling Time Using One -Shot Mode  \nIssue a STANDBY command can let chip go into low power \nstandby mode. A WAKEUP command can wake up the chip \nand perform one time one-shot conversion. It will  take t18 plus \n3 nRDRY conver sion cycles to wake up and fully settle the \nconversion data. A fter the conversion, if we want  to go to \nstandby again, another STANDBY command is needed. \nFigure 13 shows the sequence.  \n \nSettling Time while Continuousl y Converting \nIn the continuous mode, when there is a step change of the \ninput, it usually needs several nDRDY periods to fully set up \nthe data, which is shown in Table 14.  \nTable 14. Data Set tling Delay vs . Data Rate \nData Rate (SPS)  Settling Time  (nDRDY Periods)  \n60000  5 \n30000  5 \n15000  3 \n7500  2 \n3750  1 \n2000  1 \n1000  1 \n500 1 \n100 1 \n60 1 \n50 1 \n30 1 \n25 1 \n15 1 \n10 1 \n5 1 \n2.5 1 \n Data Format  \nThe SGM5860 x output 24- bit data in binary two\' s complement  \nformat. The ideal output codes for different  input signals  are \nsummarize d as shown in Table 15. \nTable 15. Ideal Output Code for Different Input Signal s \nInput Signal  VIN (AIN P - AIN N) Ideal Output Code  (1) \n≥REF+ 2V PGA 7FFFFFh  \n()REF\n23+ 2V\nPGA 2  - 1 \n000001h  \n0 000000h  \n()REF\n23- 2V\nPGA 2  - 1 \nFFFFFFh  \n\uf8eb\uf8f6≤ \uf8ec\uf8f7\n\uf8ed\uf8f823\nREF\n23- 2V 2 PGA 2  - 1 \n800000h  \nNOTE :  \n1. Ex cept for  effects of INL, noise, offset, and gain errors.  \n \nGener al-Purpose Digital I/O (D0 to D3) \nThe SGM5860 1 has 4 digital I/O pins and the SGM5860 0/2 \nhave  2 digital I/O pins. All I/O pins are separately  controllable \nby IO registers. During standby and power -down modes, the \nGPIOs are still active . If GPIOs work as ou tput, they keep \ndriving  output . If the digital I/O pins are not used, either \nconfigure them as input and connect them to ground  or \nconfigure them as outputs. This  will reduce power dissipation.  \n \nClock Output (D0/CLKOUT)  \nThe clock output can be a clock sour ce for other processor.  \n \nClock Generation \nThe chip clock source can be  an external oscillator ( need an \nexternal crystal  7.68MHz ), or an external clock source.  When \nthe source is an oscillator, two capacitors (typically 5pF to \n20pF) are needed to connect both of oscillator\'s  output pins to \nground.  \n \n \n \nnDRDY\nDIN\nDOUTSGM5860x\nStatusStandby Mode Wake Up and First Valid Data Standby Mode\nWAKEUP RDATA STANDBY\nADC Datat18 \nSTANDBY① ② ③ 3 × nDRDY Duty Cycles\n \nFigure 13. One-Shot Conversions Using the STANDBY Comma nd \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 21 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nCalibration  \nThe chip has offset calibration (OFCx) and gain calibration \n(FSCx) registers, which is used to compensate and minimize \noffset error and gain error of ADC results.  \nOffset errors are corrected  with the offset calibratio n register s \n(OFC x) and gain errors are corrected with the f ull-scale \ncalibration regis ters (FSC x). \nThe output of the SGM5860 x after calibration is given by : \n \uf8eb\uf8f6×× \uf8ec\uf8f7\n\uf8ed\uf8f8IN\nREFPGA  V 3Output =  - OFC FSC2V 4 (3)\n \nOFC is a binary two\' s complement  number, the ideal val ue is \n0. FSC is unipolar, and the ideal number is 0x555555. OFC \nand FSC keep the same with different data rate settlings. For \nnoise consideration, offset and full -scale errors can be \ncalibrated at a lower data rate.  \nThe SGM5860 x provides chip self calibrat ion and system \ncalibration function (these are a series of command \nSELFOCAL, SELFGCAL, SELFCAL,  SYSOCAL, and \nSYSGCAL ). Once calibration is initiated, nDRDY goes high \nuntil the process is completed.  \nAfter a reset, the chip issue a chip self calibration \nautomatically. Calibration should be performed after the \nbuffer configuration or PGA changes.  \n \nSelf-Calibration  \nThe time required for self offset cal ibration for the different \ndata rate settin gs is shown in Table 16.  The calibration time is \ndecreased with f CLKIN increasing. After a self -offset  calibration , \nOFC register s is updated automatically . \nThe time required for self gain calibration under  the different \ndata rate and PGA settings  is shown in Table 17.  Self gain  \ncalibration can update the FSC register s. \n Table 16. Self Offset and System Offset Calibration Timing \nData Rate (1) (SPS)  Self Offset Calibration and  \nSystem Offset Calibration Time  \n60000  226µs  \n30000  392µs  \n15000  525µs  \n7500  685µs  \n3750  925µs  \n2000  1.4ms  \n1000  2.4ms  \n500 4.4ms  \n100 20.4ms  \n60 33.7ms  \n50 40.4ms  \n30 67.1ms  \n25 80.4ms  \n15 134.0ms  \n10 200.3ms  \n5 400.4ms  \n2.5 800.3ms  \nNOTE: 1. f CLKIN = 7.68MHz.  \n \nTable 17. Self Gain Calibration Timing  \nData Rate (1) (SPS)  PGA Setting  \n1, 2 4, 8, 16, 32, 64, 128 \n60000  337µs  780µs  \n30000  592µs  1.37ms  \n15000  792µs  1.83ms  \n7500  992ms  2.3ms  \n3750  1.4ms  3.2ms  \n2000  2.1ms  4.9ms  \n1000  3.6ms  8.4ms  \n500 6.6ms  15.4ms  \n100 30.6ms  71.4ms  \n60 50.6ms  118.0ms  \n50 60.6ms  141.4ms  \n30 100.6ms  234.8ms  \n25 120.4ms  281.0ms  \n15 200.5ms  468.0ms  \n10 300.0ms  701.0ms  \n5 600.2ms  1400ms  \n2.5 1200ms  2800ms  \nNOTE: 1. f CLKIN = 7.68MHz.  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 22 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nThe time required for  self-calibrat ion under  the different data \nrate settings  is shown in Table 18. Self-calibration can update  \nboth the OFC and FSC registers.  \n \nTable 18. Self-Calibration Timing  \nData Rate (1) (SPS)  PGA Setting  \n1, 2 4, 8, 16, 32, 64, 128 \n60000  447µs  890µs  \n30000  780µs  1.55ms  \n15000  1ms 2.09ms  \n7500  1.3ms  2.63ms  \n3750  1.8ms  3.7ms  \n2000  2.8ms  5.5ms  \n1000  4.8ms  9.5ms  \n500 8.8ms  17.5ms  \n100 40.8ms  81ms  \n60 67.4ms  134ms  \n50 80.8ms  161ms  \n30 134.1ms  268ms  \n25 160.8ms  322ms  \n15 267.2ms  534ms  \n10 400.6ms  800ms  \n5 800ms  1600ms  \n2.5 1600ms  3200ms  \nNOTE :  \n1. f CLKIN = 7.68MHz. \n \nSystem Calibration  \nTo perform  a syst em offset calibration, the user  must supply a \nzero input differential signal. The time required for  system \noffset calibration under  the different data rate settings  is \nshown in Table 19. System offset calibration can update the \nOFC register s. \nTo perform  a system gain calibration,  the user  must supply a \nfull-scale input signal to the SGM5860 x. The time required for \nsystem gain calibration under  the different  data rate settings  \nis shown in Table 19. Syst em gain calibration can update the \nFSC register s. Table 19. System Gain  (Offset) Calibration Timing  \nData Rate (1) (SPS)  System Gain Calibration Time  \n60000  229µs \n30000  400µs \n15000  528µs \n7500  667µs \n3750  930µs \n2000  1.4ms \n1000  2.4ms \n500 4.4ms \n100 20.4ms \n60 33.7ms \n50 40.4ms \n30 67.0ms \n25 80.4m s \n15 133.7ms  \n10 200.4ms  \n5 400.4ms  \n2.5 800.4ms  \nNOTE :  \n1. f CLKIN = 7.68MHz. \n \nAuto -Calibration  \nAuto-calibration is allowed to enable (ACAL bit in STATUS  \nregister) when  completi ng the write command  (WREG ). \n \nSerial Interface \nThe SGM5860 x has an  SPI-compati ble interface,  includ ing \nnCS, SCLK, DIN and DOUT.  \n \nReset  \nThere are t wo methods to reset the SGM5860x : the nRESET \ninput pin and RESET command.  \n \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 23 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  DETAILED DESCRIPTION  (continued)  \nSynchronization \nThere are two kinds of ways to synchronize input sampling, \nSYNC command and nSYNC/nPDWN pin control. The first \nmethod is to shift in 8-bit SYNC command, this make s the \nchip ready to synchronize , and then issue WAKEUP \ncommand to synchronize the sampling of the input signal on \nthe first rising edge of SCLK shifted i n by WAKEUP.  The \nsecond method is to pull  nSYNC/nPDWN pin low and then \nset it high, synchronization happens on the rising edge of \nnSYNC/nPDWN.  \n \nStandby Mode  \nIn standby mode, the chip turns of f all analog circuits and \nsome of the digital circuits. The oscil lator circuits still keep \nworking. A WAKEUP command let s the chip exit standby \nmode. Details see Figure 13.  \n Power -Down Mode \nIn power -down mode, all circuits are turn ed off, including  \noscillator  and clock output. T o enter power -down, set \nnSYNC/nPDWN pin low and keep it for 20 nDRDY cycles.  \nTo get out of power -down mode, set the nSYNC/nPDWN pin \nhigh, it will take the chip about 30ms to wake up if an external \ncrystal oscillator is used. It will take about 8192 CLKIN c ycles \nto wake up if an external clock source is used.  \n \nPower -Up \nAfter a power -up, all registers is reset to their default values. \nAnd then a self-calibration is performed automatically. We still \nsuggest that one more self -calibration by user \'s own control \nsoftware before the system starts running.  \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 24 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  REGISTER MAP S \nTable 20. Register Map s \nRegister \nAddress  Register  \nName  Reset   \nValue Bit 7  Bit 6  Bit 5  Bit 4  Bit 3  Bit 2  Bit 1  Bit 0  \n00h STATUS  x1h ID[3:0]  ORDER  ACAL  BUFEN  nDRDY  \n01h MUX  01h PSEL [3:0] NSEL [3:0] \n02h ADCON  20h 0 CLK[1:0] SDCS [1:0] PGA [2:0] \n03h DRATE  F0h DR[7:0]  \n04h IO E0h DIR[3:0]  DIO[3:0] \n05h OFC0  xxh OFC[7:0]  \n06h OFC1  xxh OFC[15:8]  \n07h OFC2  xxh OFC [23:16]  \n08h FSC0  xxh FSC[7:0]  \n09h FSC1  xxh FSC[15:8]  \n0Ah FSC2  xxh FSC[23:16]  \n0Bh STATUS2  00h Reserved  REF_  \nBUFP  REF_  \nBUFM  AIN_  \nBUFP  AIN_  \nBUFM  \n \n \nSTATUS: Status Register  \nRegister address: 00h  \nReset value = x1h  \nBITS  BIT NAME  DESCRIPTION  COMMENT  DEFAULT  \nVALUE  \nD[7:4]  ID[3:0]  Factory Programm able Identification Bits  Read only . 0000  \nD[3] ORDER  Data Output Bit Order  \n0 = Most significant bit first (default)  \n1 = Least significant bit first  ORDER setting has no effect on input data.  \nOutput data is always  out by most significant byte firstly. \nORDER setting only has effect on the shifting out \nsequence within byte.  0 \nD[2] ACAL  Auto- Calibration  \n0 = Auto- calibration disabled (default)  \n1 = Auto- calibration enabled  When auto- calibration is enabled, self- calibration starts \nat the completion of the WREG  command that changes \nthe values  of the PGA[2:0] bits in the ADCON register , \nDR[7:0] in the DRATE register  or BUFEN  bit in the \nSTATUS  register . 0 \nD[1] BUFEN  Analog Input Buffer Enable  \n0 = Buffer disabled. P ositive and negative \nbuffer s are controlled by AIN_BUFP  and \nAIN_BUFM further  (defaul t) \n1 = Buffer enabled. P ositive and negative \nbuffer s are enabled no matter how AIN_BUFP, \nAIN_BUFM are   0 \nD[0] nDRDY  Data Ready  Read only . This bit copies  the status of nDRDY  pin.  \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 25 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  REGISTER MAP S (continued)  \nMUX: Input Multiplexer Control Register  \nRegis ter address: 01h  \nReset value = 01h  \nBITS  BIT NAME  DESCRIPTION  COMMENT  DEFAULT  \nVALUE  \nD[7:4]  PSEL[3:0] Positive Input Channel (AIN P) Select \n0000 = AIN0 (SGM5860x ) (default)  \n0001 = AIN1 ( SGM5860x ) \n0010 = AIN2 (SGM58601/2 only)  \n0011 = AIN3 (SGM58601/2 only)  \n0100 = AIN4 (SGM58601 only)  \n0101 = AIN5 (SGM58601 only)  \n0110 = AIN6 (SGM58601 only)  \n0111 = AIN7 (SGM58601 only)  \n1xxx = AINCOM (SGM58600/1 only)  Ensure only available inputs are selected when \nusing the SGM58600.  \nWhen PSEL[3] = 1, PSEL [2], PSEL [1], PSEL [0] \nare don′t care.  0000  \nD[3:0]  NSEL[3:0]  Negative Input Channel (AIN N) Select  \n0000 = AIN0 ( SGM5860x)  \n0001 = AIN1 (SGM5860x)  (default)  \n0010 = AIN2 (SGM58601/2 only)  \n0011 = AIN3 (SGM58601/2 only)  \n0100 = AIN4 (SGM58601 only)  \n0101 = AIN5 (SGM58601 only)  \n0110 = AIN6 (SGM58601 only)  \n0111 = AIN7 (SGM58601 only)  \n1xxx = AINCOM (SGM58600/1 only)  Ensure to only select the available inputs when \nusing the SGM58600.  \nWhen NSEL[3] = 1, NSEL[2], NSEL[1], NSEL[0] \nare don′t care.  0001  \n \n \nADCON: A/D Control Register  \nRegister addres s: 02h  \nReset value = 20h  \nBITS  BIT NAME  DESCRIPTION  COMMENT  DEFAULT  \nVALUE  \nD[7] Reserved  Reserved. Always 0 . Read only . 0 \nD[6:5]  CLK[1:0]  D0/CLKOUT Clock Out Rate  \n00 = Clock out off \n01 = Clock  out frequency  = f CLKIN (default)  \n10 = Clock out frequency  = f CLKIN/2 \n11 = Clock out frequency  = f CLKIN/4 When CLKOUT  is not used , it is recommended \nto turn it  off. 01 \nD[4:3]  SDCS[1:0]  Sensor Detection  Current Sources  \n00 = Sensor detection off  (default)  \n01 = Sensor detection current = 0.5μA  \n10 = Sensor detection current = 2μA  \n11 = Sensor detection current = 9 μA  00 \nD[2:0]  PGA[2:0]  Programmable Gain Amplifier  \n000 = 1 (default)  \n001 = 2  \n010 = 4  \n011 = 8  \n100 = 16  \n101 = 32  \n110 = 64  \n111 = 128   000 \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 26 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  REGISTER MAP S (continued)  \nDRATE: A/D Data Rate Register  \nRegister address: 03h  \nReset value = F0h \nBITS  BIT NAME  DESCRIPTION  COMMENT  DEFAULT  \nVALUE  \nD[7:0]  DR[7:0]  Data Rate \n11110001 = 60000SPS  \n11110000 = 30000SPS (default)  \n11100000 = 15000SPS  \n11010000 = 7500SPS  \n11000000 = 3750SPS  \n10110000 = 2000S PS \n10100001 = 1000SPS  \n10010010 = 500SPS  \n10000010 = 100SPS  \n01110010 = 60SPS  \n01100011 = 50SPS  \n01010011 = 30SPS  \n01000011 = 25SPS  \n00110011 = 15SPS  \n00100011 = 10SPS  \n00010011 = 5SPS  \n00000011 = 2.5SPS  The 17 valid data rate settings are shown in the \ntable. 111100 00 \n \nIO: GPIO Control Register  \nRegister address: 04h  \nReset value = E0h  \nBITS  BIT NAME  DESCRIPTION  COMMENT  DEFAULT  \nVALUE  \nD[7:4]  DIR[3:0]  DIR[3]  Digital I/O Direction for Pin D3  \n0 = It\' s an output  \n1 = It\' s an input (default)  For SGM58601 only . 1 \nDIR[2]  Digital I/O Direction for Pin D2  \n0 = It\' s an output  \n1 = It\' s an input (default)  For SGM58601 only . 1 \nDIR[1]  Digital I/O Direction for Pin D1  \n0 = It\' s an output  \n1 = It\' s an input (default)   1 \nDIR[0]  Digital I/O Direction for Pin D0/CLKOUT  \n0 = It\' s an output (default)  \n1 = It\' s an input   0 \nD[3:0]  DIO[3:0] Status of Digital I/O Pins D3, D2, D1, D0/CLKOUT  It’s used for GPIO pins data read and write.  \nWhen the GPIO pin is an input configuration, a \nwrite operation has no effect on it. \nA read operation is effec tive on both input pins \nand output pins.  \nWhen D0/CLKOUT is used for clock output, \nDIO[0] setting has no effect. 0000  \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 27 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  REGISTER MAP S (continued)  \nOFC0: Offset Calibration Byte 0 - Least Significant Byte  \nRegister address: 05h  \nReset value is determined by th e calibration results.  \nBITS  7 6 5 4 3 2 1 0 \nBIT NAME  OFC[7:0]  \n \nOFC1: Offset Calibration Byte 1 \nRegister address: 06h  \nReset value is determined by the calibration results.  \nBITS  7 6 5 4 3 2 1 0 \nBIT NAME  OFC[15:8]  \n \nOFC2: Offset Calibration Byte 2 - Most S ignificant Byte  \nRegister address: 07h  \nReset value is determined by the calibration results.  \nBITS  7 6 5 4 3 2 1 0 \nBIT NAME  OFC[23:16]  \n \nFSC0: Full -Scale Calibration Byte 0 - Least Significant Byte  \nRegister address: 08h  \nReset value is determined by the calibration results.  \nBITS  7 6 5 4 3 2 1 0 \nBIT NAME  FSC[7:0]  \n \nFSC1: Full -Scale Calibration Byte 1 \nRegister address: 09h  \nReset value is determined by the calibration results.  \nBITS  7 6 5 4 3 2 1 0 \nBIT NAME  FSC[15:8]  \n \nFSC2: Full -Scale Calibration Byte 2 - Most  Significant Byte  \nRegister address: 0Ah  \nReset value is determined by the calibration results.  \nBITS  7 6 5 4 3 2 1 0 \nBIT NAME  FSC[23:16]  \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 28 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  REGISTER MAP S (continued)  \nSTATUS 2: Status2 Register  \nRegister address: 0Bh  \nReset Value = 00h  \nBITS  BIT NAME  DESCRIPTIO N COMMENT  DEFAULT  \nVALUE  \nD[7:4]  Reserved  Reserved, should be always set 0000.   0000  \nD[3] REF_BUFP  Positive Reference Input Buffer Enable \n0 = Buffer disabled (default)  \n1 = Buffer enabled  0 \nD[2] REF_BUFM  Negative Reference Input Buffer Enable 0 = Buffer disabled (default)  \n1 = Buffer enabled  0 \nD[1] AIN_BUFP  Positive Analog Input Buffer Enable 0 = Buffer disabled (default)  \n1 = Buffer enabled Functions when BUFEN =  0. 0 \nD[0] AIN_BUFM  Negative Analog Input Buffer Enable 0 = Buffer disabled (default)  \n1 = Buf fer enabled Functions when BUFEN =  0. 0 \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 29 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  COMMAND DEFINITIONS  \nTable 21 summarize s the commands that control the operation of the SGM5860 x. All commands are single byte excluding RREG \nand WREG.  \nTable 21. Command Definitions  \nCommand  Description  First Command Byte  Second  Command Byte  \nWAKEUP Complete SYNC  and Exit Standby Mode  0000 0000 (00h)   \nRDATA  (2) Read Data  0000 0001 (01h)   \nRDATAC (2) Read Data Continuous  0000 0011 (03h)   \nSDATAC  (2) Stop Read Data Continuous  0000 1111 (0Fh)   \nRREG  Read from Register  ssss  0001 ssss (1xh)  0000 qqqq  \nWREG  Write to Register  ssss  0101 ssss (5xh)  0000 qqqq  \nSELFCAL  Offset and Gain Self- Calibration 1111 0000 (F0h)   \nSELFOCAL  Offset Self- Calibration 1111 0001 (F 1h)  \nSELFGCAL  Gain Self- Calibration 1111 0010 (F2h)   \nSYSOCAL  System Offset Calibration 1111 0011 (F3h)   \nSYSGCAL  System Gain Calibration 1111 0100 (F4h)   \nSYNC  Synchronize the A/D Conversion  1111 1100 (FCh)   \nSTANDBY  Begin Standby Mode 1111 1101 (FDh)   \nRESET  (2) Reset to Power -Up Values  1111 1110 (FEh)   \nWAKEUP Complete SYNC  and Exit Standby Mode  1111 1111 (FFh)   \nNOTE:  \n1. qqqq  = number of registers to be read/written - 1. For example, to read/write three registers, set qqqq = 0b0010 . ssss = starting register \naddress for read/write commands.  \n2. Issue this command after nDRDY goes low.  \n \nSELFCAL : Offset and Gain Self -Calibration \nIssue  an offset and gain self -calibration command. When the \ncalibration starts , nDRDY goes high. When the calibration \ncompletes,  nDRDY goes low, and settled data is ready.  Do \nnot perform any more operation during this calibration.  \n \nSELFOCAL : Offset Self -Calibration  \nIssue  an offset self-calibration command . When beginning the \ncalibration, nDRDY goes high. When the calibration \ncompletes, nDRDY goes low, and settled data is ready. Do \nnot do any more operation during this calibration.  \n \nSELFGCAL : Gain Self -Calibration \nIssue  a gain self-calibration command . When beginning the \ncalibration, nDRDY goes high. When the calibration \ncompletes, nDRDY goes low, and settled data is ready. Do \nnot do any more operation during this calibration.  \n SYSOCAL: System Offset Calibration  \nIssue  a system offset calibration command. When beginning \nthe calibration, nDRDY goes high. When the calibration \ncompletes, nDRDY goes low, and settled data is ready. Do \nnot do any more operation during this calibration.  \n \nSYSGCAL: System Gain Calibration  \nIssue  a system gain calibration command. When beginning \nthe calibration, nDRDY goes high. When the calibration \ncompletes, nDR DY goes low, and settled data is ready.  Do \nnot do any more operation during this calibration.  \n \nRESET: Reset Registers to Default Values \nReset all registers to default values except CLK[1:0] setting \n(which is in ADCON register).  \n \n \n \n \n \n  \nSGM 58600 Ultra-Low Noise,  \nSGM 58601/ SGM 58602 24-Bit Analog- to-Digital Converter s \n \n \n 30 \n \nFEBRUARY  2022 \n SG Micro Corp \nwww.sg -micro.com  COMMAND DEFINITIONS  (continued)  \nWAKEUP: Complete SYNC or Exit Standby \nMode \nThe WAKEUP command  is used in conjunction with the \nSYNC  and STANDBY commands. It provides two values : all \nzeros or all ones . RDATAC: Read Data Continuous \nWhen nDRDY is low, issue the RDATAC command, t he chip \nwill give out ADC conversion  results continuously , see details \nin Figure 14.  \n \n \nnDRDY\nDIN\nDOUTRDATAC\nADC Datat6\nADC Data ADC Data\n \n \nFigure 14. RDATAC Command Sequence  \n \n \n \n \n \n \n \nREVISION HISTORY  \nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.  \n \nChanges from Original ( FEBRUARY  2022 ) to REV.A  Page  \nChanged from product preview to production data  .................................................................................................................................................All  \n \n \n \nPACKAGE INFORMATION  \n \n \n \nTX00027.000  \n SG Micro Corp  \nwww.sg -micro.com  PACKAGE OUTLINE DIMENSIONS \nSSOP- 20 \n \n \n \n \n \n  \nSymbol  Dimensions  \nIn Millimeters  Dimensions  \nIn Inches  \nMIN MAX  MIN MAX  \nA  1.730   0.068  \nA1 0.050  0.230  0.002  0.009  \nA2 1.400  1.600  0.055  0.063  \nb 0.220  0.380  0.009  0.015  \nc 0.090  0.250  0.004  0.010  \nD 7.000  7.400  0.276  0.291  \nE 5.100  5.500  0.201  0.217  \nE1 7.600  8.000  0.299  0.315  \ne 0.65 BSC 0.026 BSC \nL 0.550  0.950  0.022  0.037  \nθ 0° 8° 0° 8° \n \nNOTES:  \n1. Body dimensions do not include mode flash or protrusion.  \n2. This drawing is subject to change without notice.  \n  E E1D\nb e\nA\nA1\nA2L\nθ c2.25\n0.65 0.43\nRECOMMENDED LAND PATTERN (Unit: mm)6.55\n \nPACKAGE INFORMATION  \n \n \n \nTX00029.000  \n SG Micro Corp  \nwww.sg -micro.com  PACKAGE OUTLINE DIMENSIONS \nSSOP- 28 \n \n \n \n \n \n  \nSymbol  Dimensions  \nIn Millimeters  Dimensions  \nIn Inches  \nMIN MAX  MIN MAX  \nA  2.000   0.079  \nA1 0.050   0.002   \nA2 1.650  1.850  0.065  0.073  \nb 0.220  0.380  0.009  0.015  \nc 0.090  0.250  0.004  0.010  \nD 9.900  10.500  0.390  0.413  \nE 5.000  5.600  0.197  0.220  \nE1 7.400  8.200  0.291  0.323  \ne 0.65 BSC 0.026 BSC \nL 0.550  0.950  0.022  0.037  \nθ 0° 8° 0° 8° \n \nNOTES:  \n1. Body dimensions do not include mode flash or protrusion.  \n2. This drawing is subject to change without notice.  \n \n  RECOMMENDED LAND PATTERN (Unit: mm)6.55\n0.43 0.652.25\ncL\nθA\nA1\nA2D\ne bE1 E\n \nPACKAGE INFORMATION  \n \n \n \nTX00190.000  \n SG Micro Corp  \nwww.sg -micro.com  PACKAGE OUTLINE DIMENSIONS \nTQFN-3.5×3.5-20L \n \n \n \n \n \n \n  \nSymbol  Dimensions In Millimeters  \nMIN MOD  MAX  \nA 0.700  0.750  0.800  \nA1 - - 0.050 \nA2 0.203 REF  \nD 3.450  3.500  3.550  \nD1 2.000  2.050  2.100  \nE 3.450  3.500  3.550  \nE1 2.000  2.050  2.100  \nb 0.200  0.250  0.300  \ne 0.500 BSC \nL 0.350 0.400 0.450 \n \nNOTE: This drawing is subject to change without notice.  \n  A1\nA2AED\nL\nb\nTOP VIEW BOTTOM VIEW\nSIDE VIEWE1D1N1N20\n0.504.30\n0.282.05 2.602.05\nRECOMMENDED LAND PATTERN (Unit: mm)0.85e\nDETAIL A\nALTERNATE A-2 ALTERNATE A-1\nDETAIL A\nALTERNATE TERMINAL\nCONSTRUCTIONPIN 1#\n \nPACKAGE INFORMATION  \n \n \n \nTX00191.000  \n SG Micro Corp  \nwww.sg -micro.com  PACKAGE OUTLINE DIMENSIONS \nTQFN-5×5-20L \n \n \n \n \n \n \n  \nSymbol  Dimensions In Millimeters  \nMIN MOD  MAX  \nA 0.700  0.750  0.800  \nA1 0.000  - 0.050 \nA2 0.203 REF  \nD 4.950  5.000  5.050  \nD1 3.100  3.150  3.200  \nE 4.950  5.000  5.050  \nE1 3.100  3.150  3.200  \nb 0.250  0.300  0.350  \ne 0.650 BSC \nL 0.500 0.550 0.600 \n \nNOTE: This drawing is subject to change without notice.  \n  A1\nA2AED\nL\nb\nTOP VIEW BOTTOM VIEW\nSIDE VIEWE1D1N1N20\n0.655.60\n0.303.15 3.903.15\nRECOMMENDED LAND PATTERN (Unit: mm)0.85ePIN 1#\nDETAIL A\nDETAIL A\nALTERNATE TERMINAL\nCONSTRUCTIONALTERNATE A-1 ALTERNATE A-2\n \nPACKAGE INFORMATION  \n \n \n \nTX00088.001  \n SG Micro Corp  \nwww.sg -micro.com  PACKAGE OUTLINE DIMENSIONS \nTQFN-5×5-28L \n \n \n \n \n \n \n  \n \nSymbol  Dimensions  In Millimeters  \nMIN MOD  MAX  \nA 0.700  0.750  0.800  \nA1 0.000  - 0.050  \nA2 0.203  REF \nD 4.950  5.000  5.050  \nD1 3.100  3.150  3.200  \nE 4.950  5.000  5.050  \nE1 3.100  3.150  3.200  \nb 0.200  0.250  0.300  \ne 0.500 BSC  \nL 0.400  0.450  0.500  \n \nNOTE: This drawing is subject to change without notice.  \n  RECOMMENDED LAND PATTERN (Unit: mm)3.15 4.10\n0.50 0.250.75A\nA2A1ED\nSIDE VIEWBOTTOM VIEW TOP VIEW\n5.603.15N1N28\nD1\nE1e\nb LPIN 1#\nDETAIL A\nALTERNATE A-2 ALTERNATE A-1\nDETAIL A\nALTERNATE TERMINAL\nCONSTRUCTION\n \nPACKAGE INFORMATION  \n \n \n \nTX10000.000  \n SG Micro Corp  \nwww.sg -micro.com  TAPE AND REEL INFORMATION  \n \n  \n \n \n  \n \n \n  \n \n \n  \n \n \n \n \n \n \n  \n \n \n \n \n NOTE: The picture is only for reference. Please make the object as the standard.  \n \nKEY PARAMETER LIST OF TAPE AND REEL  \nPackage Type  Reel  \nDiameter  Reel Width  \nW1 \n(mm)  A0 \n(mm)  B0 \n(mm)  K0 \n(mm)  P0 \n(mm)  P1 \n(mm)  P2 \n(mm)  W \n(mm)  Pin1  \nQuadrant  DD0001 \n \n SSOP-20 13″ 12.4 8.15 7.60 1.88 4.0 12.0 2.0 16.0 Q1 \nSSOP-28 13″ 16.4 8.20 10.50  0.30 4.0 12.0 2.0 16.0 Q1 \nTQFN -3.5×3.5-20L  13″ 12.4 3.80 3.80 0.95 4.0 8.0 2.0 12.0 Q2 \nTQFN -5×5-20L 13″ 12.4 5.30 5.30 1.10 4.0 8.0 2.0 12.0 Q2 \nTQFN -5×5-28L 13″ 12.4 5.30 5.30 1.10 4.0 8.0 2.0 12.0 Q2 \n \n \n \n \n \n  Reel Width (W1)Reel Diameter\nREEL DIMENSIONS  \nTAPE DIMENSIONS  \nDIRECTION OF FEED  P2 P0\nW\nP1 A0 K0B0Q1 Q2\nQ4 Q3 Q3 Q4Q2 Q1\nQ3 Q4Q2 Q1\n \nPACKAGE INFORMATION  \n \n \n \nTX20000.000  \n SG Micro Corp  \nwww.sg -micro.com  CARTON BOX DIMENSIONS  \n \n \n \n \n  \n \n  \n \n  \n \n \n \n \n \nNOTE: The picture is only for reference. Please make the object as the standard.  \n \n \nKEY PARAMETER LIST OF CARTON BOX  \nReel Type  Length  \n(mm)  Width  \n(mm)  Height  \n(mm)  Pizza/Carton  DD0002 13″ 386 280 370 5 \n \n'}]
!==============================================================================!
### Component Summary: SGM58600XTRL20G

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 4.75V to 5.25V
  - Digital Supply Voltage (DVDD): 2.7V to 5V

- **Current Ratings:**
  - AVDD Current (Normal Mode, PGA = 1, Buffer Off): 2.7 mA to 3.8 mA
  - DVDD Current (Normal Mode, DVDD = 3.3V): 0.55 mA to 1 mA

- **Power Consumption:**
  - Power Dissipation (Normal Mode, PGA = 1, Buffer Off, DVDD = 3.3V): 15 mW to 22 mW
  - Standby Mode (DVDD = 3.3V): 1.5 mA to 1.9 mA

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - TQFN-3.5×3.5-20L

- **Special Features:**
  - 24-bit resolution with no missing codes
  - Programmable Gain Amplifier (PGA) with gains from 1 to 128
  - SPI-compatible interface
  - Supports self and system calibration
  - Low noise performance with input-referred noise of 30 nV

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The SGM58600 is an ultra-low noise, 24-bit delta-sigma (ΔΣ) analog-to-digital converter (ADC) designed for high precision applications. It features a fourth-order delta-sigma modulator and a fifth-order Sinc filter optimized for low noise performance. The device supports both single-ended and differential input configurations, making it versatile for various signal types. The SGM58600 includes a programmable gain amplifier (PGA) that allows for adjustable gain settings, enhancing its adaptability in different measurement scenarios.

#### Typical Applications:
The SGM58600 is suitable for a wide range of applications, including:
- **Lab Instrumentation:** Used in scientific and research environments for precise measurements.
- **Measurement and Test Equipment:** Ideal for devices requiring high accuracy in data acquisition.
- **Industrial Process Control:** Employed in monitoring and controlling industrial processes where precision is critical.
- **Medical Instruments:** Utilized in medical devices for accurate data collection and monitoring.

This ADC is particularly beneficial in applications where low noise and high resolution are paramount, such as in sensor interfacing and data acquisition systems.