--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TwentyFortyEight.twx TwentyFortyEight.ncd -o
TwentyFortyEight.twr TwentyFortyEight.pcf -ucf Nexys3_Master.ucf

Design file:              TwentyFortyEight.ncd
Physical constraint file: TwentyFortyEight.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 413761728126 paths analyzed, 1738 endpoints analyzed, 61 failing endpoints
 61 timing errors detected. (61 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.543ns.
--------------------------------------------------------------------------------

Paths for end point board_to_string_/colloc_2 (SLICE_X25Y42.A3), 23508537446 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_14 (FF)
  Destination:          board_to_string_/colloc_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.473ns (Levels of Logic = 22)
  Clock Path Skew:      -0.035ns (0.252 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_14 to board_to_string_/colloc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   board_to_string_/cntr<15>
                                                       board_to_string_/cntr_14
    SLICE_X29Y51.D5      net (fanout=19)       0.651   board_to_string_/cntr<14>
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.B5      net (fanout=18)       0.666   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcyb                0.375   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut<9>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X25Y43.A3      net (fanout=11)       0.721   N578
    SLICE_X25Y43.A       Tilo                  0.259   N1128
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11
    SLICE_X25Y45.D3      net (fanout=25)       0.601   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[7]_a[15]_MUX_7544_o
    SLICE_X25Y45.D       Tilo                  0.259   N719
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0015_INV_889_o23_SW1_SW01
    SLICE_X26Y43.D6      net (fanout=1)        0.532   N719
    SLICE_X26Y43.COUT    Topcyd                0.261   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[0]_a[15]_MUX_7567_o1411
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
    SLICE_X26Y44.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
    SLICE_X26Y44.COUT    Tbyp                  0.076   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
    SLICE_X26Y45.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
    SLICE_X26Y45.AMUX    Tcina                 0.202   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<12>
    SLICE_X27Y45.B2      net (fanout=3)        0.705   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<9>
    SLICE_X27Y45.B       Tilo                  0.259   N1131
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o22
    SLICE_X23Y43.D4      net (fanout=3)        0.671   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X23Y43.D       Tilo                  0.259   N185
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31_SW0
    SLICE_X25Y42.A3      net (fanout=1)        0.501   N185
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31
                                                       board_to_string_/colloc_2
    -------------------------------------------------  ---------------------------
    Total                                     17.473ns (5.732ns logic, 11.741ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_12_1 (FF)
  Destination:          board_to_string_/colloc_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.428ns (Levels of Logic = 22)
  Clock Path Skew:      -0.038ns (0.342 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_12_1 to board_to_string_/colloc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.DQ      Tcko                  0.391   board_to_string_/cntr_12_1
                                                       board_to_string_/cntr_12_1
    SLICE_X29Y51.D1      net (fanout=1)        0.623   board_to_string_/cntr_12_1
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.B5      net (fanout=18)       0.666   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcyb                0.375   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut<9>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X25Y43.A3      net (fanout=11)       0.721   N578
    SLICE_X25Y43.A       Tilo                  0.259   N1128
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11
    SLICE_X25Y45.D3      net (fanout=25)       0.601   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[7]_a[15]_MUX_7544_o
    SLICE_X25Y45.D       Tilo                  0.259   N719
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0015_INV_889_o23_SW1_SW01
    SLICE_X26Y43.D6      net (fanout=1)        0.532   N719
    SLICE_X26Y43.COUT    Topcyd                0.261   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[0]_a[15]_MUX_7567_o1411
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
    SLICE_X26Y44.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
    SLICE_X26Y44.COUT    Tbyp                  0.076   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
    SLICE_X26Y45.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
    SLICE_X26Y45.AMUX    Tcina                 0.202   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<12>
    SLICE_X27Y45.B2      net (fanout=3)        0.705   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<9>
    SLICE_X27Y45.B       Tilo                  0.259   N1131
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o22
    SLICE_X23Y43.D4      net (fanout=3)        0.671   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X23Y43.D       Tilo                  0.259   N185
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31_SW0
    SLICE_X25Y42.A3      net (fanout=1)        0.501   N185
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31
                                                       board_to_string_/colloc_2
    -------------------------------------------------  ---------------------------
    Total                                     17.428ns (5.715ns logic, 11.713ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_14 (FF)
  Destination:          board_to_string_/colloc_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.420ns (Levels of Logic = 22)
  Clock Path Skew:      -0.035ns (0.252 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_14 to board_to_string_/colloc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   board_to_string_/cntr<15>
                                                       board_to_string_/cntr_14
    SLICE_X29Y51.D5      net (fanout=19)       0.651   board_to_string_/cntr<14>
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.A6      net (fanout=18)       0.593   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcya                0.395   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7511_o111
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X25Y43.A3      net (fanout=11)       0.721   N578
    SLICE_X25Y43.A       Tilo                  0.259   N1128
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11
    SLICE_X25Y45.D3      net (fanout=25)       0.601   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[7]_a[15]_MUX_7544_o
    SLICE_X25Y45.D       Tilo                  0.259   N719
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0015_INV_889_o23_SW1_SW01
    SLICE_X26Y43.D6      net (fanout=1)        0.532   N719
    SLICE_X26Y43.COUT    Topcyd                0.261   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[0]_a[15]_MUX_7567_o1411
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
    SLICE_X26Y44.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<4>
    SLICE_X26Y44.COUT    Tbyp                  0.076   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
    SLICE_X26Y45.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<8>
    SLICE_X26Y45.AMUX    Tcina                 0.202   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy<12>
    SLICE_X27Y45.B2      net (fanout=3)        0.705   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<9>
    SLICE_X27Y45.B       Tilo                  0.259   N1131
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o22
    SLICE_X23Y43.D4      net (fanout=3)        0.671   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X23Y43.D       Tilo                  0.259   N185
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31_SW0
    SLICE_X25Y42.A3      net (fanout=1)        0.501   N185
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31
                                                       board_to_string_/colloc_2
    -------------------------------------------------  ---------------------------
    Total                                     17.420ns (5.752ns logic, 11.668ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point board_to_string_/colloc_2 (SLICE_X25Y42.A1), 20461536407 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_14 (FF)
  Destination:          board_to_string_/colloc_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.254ns (Levels of Logic = 19)
  Clock Path Skew:      -0.035ns (0.252 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_14 to board_to_string_/colloc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   board_to_string_/cntr<15>
                                                       board_to_string_/cntr_14
    SLICE_X29Y51.D5      net (fanout=19)       0.651   board_to_string_/cntr<14>
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.B5      net (fanout=18)       0.666   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcyb                0.375   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut<9>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X27Y43.B6      net (fanout=11)       0.362   N578
    SLICE_X27Y43.B       Tilo                  0.259   N1033
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11
    SLICE_X21Y44.A1      net (fanout=25)       1.218   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o
    SLICE_X21Y44.A       Tilo                  0.259   N228
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>_SW1
    SLICE_X26Y46.A4      net (fanout=1)        0.698   N1143
    SLICE_X26Y46.AMUX    Topaa                 0.370   N450
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor<15>
    SLICE_X25Y44.D1      net (fanout=1)        0.860   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<13>
    SLICE_X25Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X25Y42.A1      net (fanout=5)        0.808   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31
                                                       board_to_string_/colloc_2
    -------------------------------------------------  ---------------------------
    Total                                     17.254ns (5.304ns logic, 11.950ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_12_1 (FF)
  Destination:          board_to_string_/colloc_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.209ns (Levels of Logic = 19)
  Clock Path Skew:      -0.038ns (0.342 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_12_1 to board_to_string_/colloc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.DQ      Tcko                  0.391   board_to_string_/cntr_12_1
                                                       board_to_string_/cntr_12_1
    SLICE_X29Y51.D1      net (fanout=1)        0.623   board_to_string_/cntr_12_1
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.B5      net (fanout=18)       0.666   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcyb                0.375   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut<9>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X27Y43.B6      net (fanout=11)       0.362   N578
    SLICE_X27Y43.B       Tilo                  0.259   N1033
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11
    SLICE_X21Y44.A1      net (fanout=25)       1.218   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o
    SLICE_X21Y44.A       Tilo                  0.259   N228
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>_SW1
    SLICE_X26Y46.A4      net (fanout=1)        0.698   N1143
    SLICE_X26Y46.AMUX    Topaa                 0.370   N450
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor<15>
    SLICE_X25Y44.D1      net (fanout=1)        0.860   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<13>
    SLICE_X25Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X25Y42.A1      net (fanout=5)        0.808   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31
                                                       board_to_string_/colloc_2
    -------------------------------------------------  ---------------------------
    Total                                     17.209ns (5.287ns logic, 11.922ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_14 (FF)
  Destination:          board_to_string_/colloc_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.201ns (Levels of Logic = 19)
  Clock Path Skew:      -0.035ns (0.252 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_14 to board_to_string_/colloc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   board_to_string_/cntr<15>
                                                       board_to_string_/cntr_14
    SLICE_X29Y51.D5      net (fanout=19)       0.651   board_to_string_/cntr<14>
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.A6      net (fanout=18)       0.593   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcya                0.395   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7511_o111
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X27Y43.B6      net (fanout=11)       0.362   N578
    SLICE_X27Y43.B       Tilo                  0.259   N1033
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11
    SLICE_X21Y44.A1      net (fanout=25)       1.218   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o
    SLICE_X21Y44.A       Tilo                  0.259   N228
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>_SW1
    SLICE_X26Y46.A4      net (fanout=1)        0.698   N1143
    SLICE_X26Y46.AMUX    Topaa                 0.370   N450
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor<15>
    SLICE_X25Y44.D1      net (fanout=1)        0.860   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<13>
    SLICE_X25Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X25Y42.A1      net (fanout=5)        0.808   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31
                                                       board_to_string_/colloc_2
    -------------------------------------------------  ---------------------------
    Total                                     17.201ns (5.324ns logic, 11.877ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point board_to_string_/colloc_4 (SLICE_X25Y42.D1), 20461536407 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_14 (FF)
  Destination:          board_to_string_/colloc_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.237ns (Levels of Logic = 19)
  Clock Path Skew:      -0.035ns (0.252 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_14 to board_to_string_/colloc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   board_to_string_/cntr<15>
                                                       board_to_string_/cntr_14
    SLICE_X29Y51.D5      net (fanout=19)       0.651   board_to_string_/cntr<14>
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.B5      net (fanout=18)       0.666   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcyb                0.375   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut<9>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X27Y43.B6      net (fanout=11)       0.362   N578
    SLICE_X27Y43.B       Tilo                  0.259   N1033
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11
    SLICE_X21Y44.A1      net (fanout=25)       1.218   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o
    SLICE_X21Y44.A       Tilo                  0.259   N228
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>_SW1
    SLICE_X26Y46.A4      net (fanout=1)        0.698   N1143
    SLICE_X26Y46.AMUX    Topaa                 0.370   N450
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor<15>
    SLICE_X25Y44.D1      net (fanout=1)        0.860   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<13>
    SLICE_X25Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X25Y42.D1      net (fanout=5)        0.791   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o51
                                                       board_to_string_/colloc_4
    -------------------------------------------------  ---------------------------
    Total                                     17.237ns (5.304ns logic, 11.933ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_12_1 (FF)
  Destination:          board_to_string_/colloc_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.192ns (Levels of Logic = 19)
  Clock Path Skew:      -0.038ns (0.342 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_12_1 to board_to_string_/colloc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.DQ      Tcko                  0.391   board_to_string_/cntr_12_1
                                                       board_to_string_/cntr_12_1
    SLICE_X29Y51.D1      net (fanout=1)        0.623   board_to_string_/cntr_12_1
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.B5      net (fanout=18)       0.666   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcyb                0.375   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut<9>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X27Y43.B6      net (fanout=11)       0.362   N578
    SLICE_X27Y43.B       Tilo                  0.259   N1033
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11
    SLICE_X21Y44.A1      net (fanout=25)       1.218   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o
    SLICE_X21Y44.A       Tilo                  0.259   N228
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>_SW1
    SLICE_X26Y46.A4      net (fanout=1)        0.698   N1143
    SLICE_X26Y46.AMUX    Topaa                 0.370   N450
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor<15>
    SLICE_X25Y44.D1      net (fanout=1)        0.860   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<13>
    SLICE_X25Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X25Y42.D1      net (fanout=5)        0.791   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o51
                                                       board_to_string_/colloc_4
    -------------------------------------------------  ---------------------------
    Total                                     17.192ns (5.287ns logic, 11.905ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               board_to_string_/cntr_14 (FF)
  Destination:          board_to_string_/colloc_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.184ns (Levels of Logic = 19)
  Clock Path Skew:      -0.035ns (0.252 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: board_to_string_/cntr_14 to board_to_string_/colloc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   board_to_string_/cntr<15>
                                                       board_to_string_/cntr_14
    SLICE_X29Y51.D5      net (fanout=19)       0.651   board_to_string_/cntr<14>
    SLICE_X29Y51.D       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>1
    SLICE_X29Y51.C6      net (fanout=6)        0.133   board_to_string_/cntr[15]_PWR_10_o_div_4/o<11>
    SLICE_X29Y51.C       Tilo                  0.259   board_to_string_/cntr_11_1
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2
    SLICE_X25Y49.B4      net (fanout=2)        0.748   N140
    SLICE_X25Y49.B       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o
    SLICE_X20Y49.A5      net (fanout=7)        0.425   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1
    SLICE_X20Y49.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>1_2
    SLICE_X24Y50.A6      net (fanout=1)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>11
    SLICE_X24Y50.A       Tilo                  0.205   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut<12>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A5      net (fanout=22)       0.489   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11
    SLICE_X26Y50.A       Tilo                  0.203   board_to_string_/cntr_9_1
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1
    SLICE_X26Y52.B2      net (fanout=12)       0.681   board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o
    SLICE_X26Y52.B       Tilo                  0.203   board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut<10>
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1
    SLICE_X28Y52.B2      net (fanout=6)        0.663   N454
    SLICE_X28Y52.B       Tilo                  0.205   N1038
                                                       board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1
    SLICE_X28Y51.D1      net (fanout=4)        0.615   board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611
    SLICE_X28Y51.D       Tilo                  0.205   board_to_string_/cntr_11_3
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0
    SLICE_X31Y48.A3      net (fanout=3)        0.743   N1011
    SLICE_X31Y48.A       Tilo                  0.259   N129
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1
    SLICE_X28Y49.A6      net (fanout=18)       0.593   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o
    SLICE_X28Y49.COUT    Topcya                0.395   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7511_o111
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy<11>
    SLICE_X28Y50.DMUX    Tcind                 0.272   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor<15>
    SLICE_X27Y44.D4      net (fanout=2)        0.864   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT<15>
    SLICE_X27Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11
    SLICE_X29Y44.A2      net (fanout=16)       0.708   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o
    SLICE_X29Y44.A       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2
    SLICE_X27Y43.B6      net (fanout=11)       0.362   N578
    SLICE_X27Y43.B       Tilo                  0.259   N1033
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11
    SLICE_X21Y44.A1      net (fanout=25)       1.218   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o
    SLICE_X21Y44.A       Tilo                  0.259   N228
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>_SW1
    SLICE_X26Y46.A4      net (fanout=1)        0.698   N1143
    SLICE_X26Y46.AMUX    Topaa                 0.370   N450
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut<13>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor<15>
    SLICE_X25Y44.D1      net (fanout=1)        0.860   board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT<13>
    SLICE_X25Y44.D       Tilo                  0.259   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21
    SLICE_X25Y42.D1      net (fanout=5)        0.791   board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2
    SLICE_X25Y42.CLK     Tas                   0.322   board_to_string_/colloc<4>
                                                       board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o51
                                                       board_to_string_/colloc_4
    -------------------------------------------------  ---------------------------
    Total                                     17.184ns (5.324ns logic, 11.860ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y11.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_5 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.115 - 0.109)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_5 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X30Y20.DQ          Tcko                  0.234   uart_top_/tfifo_/wp<5>
                                                           uart_top_/tfifo_/wp_5
    RAMB8_X1Y11.ADDRAWRADDR8 net (fanout=4)        0.178   uart_top_/tfifo_/wp<5>
    RAMB8_X1Y11.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.346ns (0.168ns logic, 0.178ns route)
                                                           (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y11.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_4 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.115 - 0.109)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_4 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X30Y20.CQ          Tcko                  0.234   uart_top_/tfifo_/wp<5>
                                                           uart_top_/tfifo_/wp_4
    RAMB8_X1Y11.ADDRAWRADDR7 net (fanout=5)        0.181   uart_top_/tfifo_/wp<4>
    RAMB8_X1Y11.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.349ns (0.168ns logic, 0.181ns route)
                                                           (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y11.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_6 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.115 - 0.109)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_6 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X31Y20.BQ          Tcko                  0.198   uart_top_/tfifo_/wp<7>
                                                           uart_top_/tfifo_/wp_6
    RAMB8_X1Y11.ADDRAWRADDR9 net (fanout=3)        0.241   uart_top_/tfifo_/wp<6>
    RAMB8_X1Y11.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.373ns (0.132ns logic, 0.241ns route)
                                                           (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y11.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.543|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 61  Score: 308925  (Setup/Max: 308925, Hold: 0)

Constraints cover 413761728126 paths, 0 nets, and 7499 connections

Design statistics:
   Minimum period:  17.543ns{1}   (Maximum frequency:  57.003MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 19:23:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



