
---------- Begin Simulation Statistics ----------
final_tick                               191800129500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 677892                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673612                       # Number of bytes of host memory used
host_op_rate                                   876877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   147.52                       # Real time elapsed on the host
host_tick_rate                             1300196986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191800                       # Number of seconds simulated
sim_ticks                                191800129500                       # Number of ticks simulated
system.cpu.Branches                           5555718                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353490                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        383600259                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  383600259                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536336                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077182                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078798                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734498                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734498                       # number of float instructions
system.cpu.num_fp_register_reads              4648737                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867956                       # number of times the floating registers were written
system.cpu.num_func_calls                      317051                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241022                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241022                       # number of integer instructions
system.cpu.num_int_register_reads           293410038                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873586                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555354                       # Number of load instructions
system.cpu.num_mem_refs                      50714744                       # number of memory refs
system.cpu.num_store_insts                    7159390                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550507      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097378     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903691      1.47%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   218994      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180632      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402789      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068750     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726912      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486604      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432478      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384313                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21380                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12411                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50959618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50959618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50974645                       # number of overall hits
system.cpu.dcache.overall_hits::total        50974645                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13041                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13368                       # number of overall misses
system.cpu.dcache.overall_misses::total         13368                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    869116500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    869116500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    869116500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    869116500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50972659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50972659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50988013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50988013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66644.927536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66644.927536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65014.699282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65014.699282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4327                       # number of writebacks
system.cpu.dcache.writebacks::total              4327                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        13041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13359                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    856075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    856075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    866319500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    866319500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65644.927536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65644.927536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64849.127929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64849.127929                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43842173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43842173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     87437000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     87437000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43843981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43843981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48361.172566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48361.172566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     85629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47361.172566                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47361.172566                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7117445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7117445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    781679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    781679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69587.777085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69587.777085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    770446500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    770446500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68587.777085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68587.777085                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        15027                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         15027                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          327                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          327                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.021297                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021297                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          318                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          318                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10244000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10244000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32213.836478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32213.836478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          7237.675842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50988004                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3816.753050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  7237.675842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.883505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.883505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         8097                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998901                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101989385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101989385                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43859336                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159465                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139916546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139916546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139916546                       # number of overall hits
system.cpu.icache.overall_hits::total       139916546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2514                       # number of overall misses
system.cpu.icache.overall_misses::total          2514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191537500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191537500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191537500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191537500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76188.345267                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76188.345267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76188.345267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76188.345267                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    189023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    189023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75188.345267                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75188.345267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75188.345267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75188.345267                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139916546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139916546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191537500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191537500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76188.345267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76188.345267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    189023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75188.345267                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75188.345267                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2164.051889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55655.950676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2164.051889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.528333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.528333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2183                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.532959                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279840634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279840634                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 191800129500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2622                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data                2622                       # number of overall hits
system.l2.overall_hits::total                    2653                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10737                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13220                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2483                       # number of overall misses
system.l2.overall_misses::.cpu.data             10737                       # number of overall misses
system.l2.overall_misses::total                 13220                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    184927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    818750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1003677000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    184927000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    818750000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1003677000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15873                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15873                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.987669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.803728                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.832861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.803728                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.832861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74477.245268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76255.006054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75921.104387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74477.245268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76255.006054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75921.104387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 333                       # number of writebacks
system.l2.writebacks::total                       333                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13220                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    160097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    711380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    871477000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    160097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    711380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    871477000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.803728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.832861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.803728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.832861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64477.245268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66255.006054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65921.104387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64477.245268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66255.006054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65921.104387                       # average overall mshr miss latency
system.l2.replacements                          13053                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4327                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4327                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          331                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          707                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           707                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1516                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    737679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     737679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         11233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.865041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75916.332201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75916.332201                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    640509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    640509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.865041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65916.332201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65916.332201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    184927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74477.245268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74477.245268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    160097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    160097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64477.245268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64477.245268                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     81071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.479774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79481.372549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79481.372549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     70871000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     70871000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69481.372549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69481.372549                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4074.095035                       # Cycle average of tags in use
system.l2.tags.total_refs                       20673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17149                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.205493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     827.455247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        76.523310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3170.116478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.202015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.773954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994652                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4025                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     59909                       # Number of tag accesses
system.l2.tags.data_accesses                    59909                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.089419704500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        333                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13220                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      333                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   130                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 13220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1313.700000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.495204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3832.875771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             9     90.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.580936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  423040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  187241630500                       # Total gap between requests
system.mem_ctrls.avgGap                   13815511.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        79456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       343232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 414264.579524175962                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1789529.552950588521                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 29363.900924790563                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2483                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10737                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          333                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58772000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    273295250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1089202066500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23669.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25453.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3270877076.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        79456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       343584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        423040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        79456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        79456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        10656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        10656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2483                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10737                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          13220                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          333                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           333                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       414265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1791365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2205629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       414265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       414265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        55558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           55558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        55558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       414265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1791365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2261187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                13209                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 176                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            5                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                84398500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              66045000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          332067250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6389.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25139.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10414                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                142                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   302.806645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   191.552418                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.497333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          640     22.62%     22.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1103     38.99%     61.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          461     16.30%     77.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           76      2.69%     80.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           57      2.01%     82.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           50      1.77%     84.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           30      1.06%     85.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      0.92%     86.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          386     13.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                845376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              11264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.407588                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.058728                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        10674300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5673525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       50465520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        396720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15140427120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4618771560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  69761758080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89588166825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.091274                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 181319524750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6404580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4076024750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         9524760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5062530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       43846740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        522000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15140427120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4381088970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  69961911840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89542383960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.852573                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 181843688250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6404580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3551861250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3503                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          333                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1016                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3503                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        27789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        27789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  27789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       433696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       433696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  433696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13220                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            15339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43681750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2126                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5359                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        31894                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 37253                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        91040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       565952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 656992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13053                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.429060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16515     57.09%     57.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12411     42.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28926                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 191800129500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           13019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2514000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          13359000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
