# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jun 25 07:48:06 2019


##### DESIGN INFO #######################################################

Top View:                "TOP_LVR_GEN3_CNTL"
Constraint File(s):      "Z:\windows\LVR_firmware\synthesis\TomO_Constraint_TOP_LVR_GEN3_CNTL.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                     Requested     Requested     Clock        Clock                     Clock
Clock                                                     Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock       77.7 MHz      12.875        declared     Autoconstr_clkgroup_1     273  
TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock_1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0       0    
TOP_LVR_GEN3_CNTL|CLK40M_OSC                              348.8 MHz     2.867         declared     Autoconstr_clkgroup_0     5    
==================================================================================================================================
