Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Fri Nov  8 20:58:17 2024


Cell Usage:
GTP_APM_E1 (SIMD)           9 uses
GTP_APM_E1                   10 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    8 uses
GTP_DFF                    1464 uses
GTP_DFF_C                  3554 uses
GTP_DFF_CE                 2126 uses
GTP_DFF_E                   232 uses
GTP_DFF_P                   114 uses
GTP_DFF_PE                  150 uses
GTP_DFF_R                   393 uses
GTP_DFF_RE                  633 uses
GTP_DFF_S                    21 uses
GTP_DFF_SE                    5 uses
GTP_DLL                       3 uses
GTP_DRM18K                   11 uses
GTP_DRM9K                    68 uses
GTP_GRS                       1 use
GTP_INV                      43 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDELAY                2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  42 uses
GTP_LUT1                    115 uses
GTP_LUT2                    798 uses
GTP_LUT3                   1778 uses
GTP_LUT4                   1413 uses
GTP_LUT5                   3482 uses
GTP_LUT5CARRY              2989 uses
GTP_LUT5M                  1423 uses
GTP_MUX2LUT6                327 uses
GTP_MUX2LUT7                111 uses
GTP_MUX2LUT8                 40 uses
GTP_OSERDES                  77 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP               162 uses
GTP_RAM32X1DP              2089 uses

I/O ports: 189
GTP_INBUF                  58 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 52 uses
GTP_OUTBUFT                40 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 14249 of 42800 (33.29%)
	LUTs as dram: 2251 of 17000 (13.24%)
	LUTs as logic: 11998
Total Registers: 8692 of 64200 (13.54%)
Total Latches: 0

DRM18K:
Total DRM18K = 45.0 of 134 (33.58%)

APMs:
Total APMs = 14.50 of 84 (17.26%)

Total I/O ports = 194 of 296 (65.54%)


Overview of Control Sets:

Number of unique control sets : 351

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 7        | 3                 4
  [2, 4)      | 32       | 10                22
  [4, 6)      | 57       | 27                30
  [6, 8)      | 30       | 8                 22
  [8, 10)     | 79       | 22                57
  [10, 12)    | 17       | 9                 8
  [12, 14)    | 21       | 6                 15
  [14, 16)    | 25       | 9                 16
  [16, Inf)   | 83       | 29                54
--------------------------------------------------------------
  The maximum fanout: 1696
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1464
  NO              NO                YES                3668
  NO              YES               NO                 414
  YES             NO                NO                 232
  YES             NO                YES                2276
  YES             YES               NO                 638
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top5_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF       | Distributed RAM     | APM      | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top5                                                           | 14249     | 8692     | 2251                | 14.5     | 45      | 0       | 0        | 0           | 3       | 8        | 0             | 0         | 0         | 0        | 194     | 1           | 2           | 3            | 0        | 2989          | 327          | 111          | 40           | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 4        
| + I_ipsxb_ddr_top                                              | 4163      | 4005     | 73                  | 0        | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 658           | 32           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2638      | 2375     | 0                   | 0        | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 316       | 236      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 104       | 74       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 2         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 564       | 607      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 101       | 60       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75        | 60       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1566      | 1393     | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 477       | 308      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 158       | 69       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 110       | 34       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 76       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 162       | 84       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 387       | 284      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 80        | 61       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31        | 26       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 155       | 81       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 338       | 262      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 108       | 59       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 334       | 262      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 104       | 59       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5         | 260      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5         | 7        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1523      | 1628     | 73                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 20           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 160       | 141      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 104       | 72       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 16        | 8        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 56        | 69       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 807       | 579      | 70                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 529       | 388      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 12        | 7        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25        | 8        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 223       | 141      | 70                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 55        | 50       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73        | 83       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_rdatapath                                           | 38        | 18       | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_prefetch_fifo                                     | 36        | 18       | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                               | 32        | 16       | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32        | 16       | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1         | 0        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 31        | 16       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 157       | 285      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 7         | 43       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 25        | 92       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 478      | 2                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14       | 2                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14       | 2                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0        | 2                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 7        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 455      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + adc_dac_inst                                                 | 0         | 1        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                                                      | 0         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth0_img_pkt                                                 | 1557      | 215      | 1024                | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 117           | 128          | 64           | 32           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_pkt_fifo                                             | 1402      | 81       | 1024                | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 128          | 64           | 32           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_fifo_eth_pkt_fifo                      | 1402      | 81       | 1024                | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 128          | 64           | 32           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipm_distributed_sdpram_eth_pkt_fifo                    | 1314      | 0        | 1024                | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 128          | 64           | 32           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_fifo_ctr                             | 87        | 81       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth_adnet_pkt_inst                                           | 48        | 22       | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + the_instance_name                                          | 40        | 13       | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_fifo_fifo_data_pkt                     | 40        | 13       | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipm_distributed_sdpram_fifo_data_pkt                   | 10        | 0        | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_fifo_ctr                             | 29        | 13       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fft_top_inst                                                 | 1436      | 1338     | 90                  | 8        | 5.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 650           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + asyn_fifo_inst                                             | 146       | 88       | 0                   | 0        | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 71            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + m0                                                       | 0         | 10       | 0                   | 0        | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + data_module_fft_inst                                       | 231       | 164      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 159           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + cordic_jpl_inst                                          | 231       | 161      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 159           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_ctrl                                                 | 23        | 16       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_wrapper                                              | 1030      | 1069     | 90                  | 8        | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 411           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + use_radix2_burst.u_burst_input_ctrl                      | 20        | 12       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + use_radix2_burst.u_radix2_burst_core                     | 1010      | 1057     | 90                  | 8        | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 403           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + r2_dit_bf                                              | 501       | 544      | 52                  | 8        | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 342           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_im_input_sreg                                      | 28        | 25       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 28        | 25       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 28        | 25       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 25        | 25       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2_dit_mult_by_twiddle                             | 291       | 286      | 2                   | 8        | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 190           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_comp_mult                                        | 80        | 0        | 0                   | 8        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t16.u_comp_mult_t16                              | 80        | 0        | 0                   | 8        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_0                                      | 0         | 0        | 0                   | 2        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_1                                      | 40        | 0        | 0                   | 2        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_2                                      | 0         | 0        | 0                   | 2        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_3                                      | 40        | 0        | 0                   | 2        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fft_comp_round                                   | 136       | 234      | 2                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_round                                       | 67        | 117      | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_din_sign_sreg              | 3         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + latency_larger_than_2.u_distram_sreg         | 3         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_shiftregister                | 3         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_sdpram                     | 1         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_rouning_adder              | 39        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub                      | 39        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_round                                       | 69        | 117      | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_din_sign_sreg              | 5         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + latency_larger_than_2.u_distram_sreg         | 5         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_shiftregister                | 5         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_sdpram                     | 1         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_rouning_adder              | 39        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub                      | 39        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_twiddle_gen                                      | 64        | 45       | 0                   | 0        | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_input_sreg                                  | 0         | 14       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sin_rom                                        | 0         | 0        | 0                   | 0        | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_drm.u_sin_drm_rom                          | 0         | 0        | 0                   | 0        | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2bf_as_core                                       | 152       | 204      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_adder                                       | 76        | 102      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_im_add                          | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_re_add                          | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_subtractor                                  | 76        | 102      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_im_add                          | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_re_add                          | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 51       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_re_input_sreg                                      | 30        | 29       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 30        | 29       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 30        | 29       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 25        | 25       | 25                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + r2_dit_ctrl                                            | 189       | 162      | 38                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bfcnt_last_sreg                                      | 5         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 5         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 5         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 1         | 1        | 1                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_bfcnt_sreg                                         | 11        | 12       | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 11        | 12       | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 11        | 12       | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 8         | 8        | 8                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_output_p4_sreg                                     | 10        | 10       | 10                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 10        | 10       | 10                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 10        | 10       | 10                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 10        | 10       | 10                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_output_sreg                                        | 12        | 9        | 9                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 12        | 9        | 9                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 12        | 9        | 9                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 9         | 9        | 9                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_raddr_sreg                                         | 8         | 7        | 7                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 8         | 7        | 7                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 8         | 7        | 7                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 7         | 7        | 7                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_stage_sreg                                         | 3         | 3        | 3                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 3         | 3        | 3                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 3         | 3        | 3                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 3         | 3        | 3                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram0                                              | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                                 | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k         | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_drm                                | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram1                                              | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                                 | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k         | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_drm                                | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_loop_inst                                               | 302       | 190      | 0                   | 6.5      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 163           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_bright_adjust_inst                                   | 51        | 57       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_adjust_inst                                 | 24        | 24       | 0                   | 1.5      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_relief_effect_inst                                   | 46        | 25       | 0                   | 1        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_rgb2gray_inst                                      | 19        | 3        | 0                   | 1        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_saturation_adjust_inst                               | 123       | 57       | 0                   | 4        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_test1_inst                                              | 1563      | 145      | 1056                | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 75            | 131          | 40           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pattern_vg_revised_inst                                    | 29        | 21       | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dpram                                                    | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram2_audio_data                                            | 78        | 0        | 32                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_sdpram_ram2                            | 78        | 0        | 32                  | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram2_fft                                                   | 1060      | 0        | 1024                | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_sdpram_ram2                            | 1060      | 0        | 1024                | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg                                                    | 58        | 43       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_video_zoom                                              | 214       | 310      | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram0                                    | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                          | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram1                                    | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                          | 0         | 0        | 0                   | 0        | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[0].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[1].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[2].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[3].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[4].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[5].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_inst[6].key_filter_inst1                                 | 32        | 21       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                   | 354       | 332      | 0                   | 0        | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 81        | 61       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 79        | 61       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 104       | 144      | 0                   | 0        | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 90        | 63       | 0                   | 0        | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_core_clk_rst_sync                                          | 0         | 2        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                        | 0         | 0        | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_rx1                                                     | 36        | 36       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_rec_top_inst                                             | 471       | 276      | 0                   | 0        | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 145           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth0_gmii_to_rgmii                                         | 0         | 9        | 0                   | 0        | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + u_udp                                                      | 471       | 267      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 145           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 50        | 32       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                                 | 165       | 151      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                                 | 256       | 84       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 95            | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_tx_top_revised_inst                                      | 876       | 456      | 0                   | 0        | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 312           | 29           | 7            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth0_gmii_to_rgmii                                         | 0         | 9        | 0                   | 0        | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + u_udp                                                      | 308       | 116      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 94            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 55        | 32       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                                 | 253       | 84       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 94            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + udp_inst                                                   | 559       | 331      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 218           | 26           | 7            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 55        | 32       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx_image                                           | 161       | 181      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx_image                                           | 343       | 118      | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 165           | 24           | 7            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_axi_m_arbitration                                       | 2615      | 976      | 0                   | 0        | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 428           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m0                                              | 113       | 57       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m1                                              | 114       | 53       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m2                                              | 113       | 53       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m3                                              | 115       | 53       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl0                                         | 187       | 176      | 0                   | 0        | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 92        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl1                                         | 183       | 172      | 0                   | 0        | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 92        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl2                                         | 183       | 172      | 0                   | 0        | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 92        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl3                                         | 183       | 202      | 0                   | 0        | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 92        | 86       | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 92        | 86       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_sync_gen                                                | 69        | 50       | 0                   | 0        | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                         
************************************************************************************************************************************************************************
                                                                                                           Clock   Non-clock                                            
 Clock                                                   Period       Waveform       Type                  Loads       Loads  Sources                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                 20.000       {0 10}         Declared               2826           8  {sys_clk}                                 
   ddr_ip_clk                                            10.000       {0 5}          Generated (sys_clk)    4727           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                                2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                                2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk2                                                2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/CLKOUT} 
   ioclk_gate_clk                                        10.000       {0 5}          Generated (sys_clk)       1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/CLKOUT}   
   sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred  28.571       {0 14.285}     Generated (sys_clk)     129           0  {adc_dac_inst/u_pll/u_pll_e3/CLKOUT1}     
   sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred               100.000      {0 50}         Generated (sys_clk)     260           0  {u_pll/u_pll_e3/CLKOUT0}                  
   sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred               40.000       {0 20}         Generated (sys_clk)      68           1  {u_pll/u_pll_e3/CLKOUT1}                  
 eth_rgmii_rxc_0                                         8.000        {0 4}          Declared                328           1  {eth_rgmii_rxc_0}                         
 eth_rgmii_txc_1                                         8.000        {0 4}          Declared                  0           0  {eth_rgmii_txc_1}                         
 ad_clk                                                  28.570       {0 14.285}     Declared                  0           0  {ad_clk}                                  
 da_clk                                                  28.570       {0 14.285}     Declared                  0           0  {da_clk}                                  
 pixclk_in                                               6.734        {0 3.367}      Declared               2175           1  {pixclk_in}                               
 top5|eth_rgmii_rxc_1                                    1000.000     {0 500}        Declared                343           1  {eth_rgmii_rxc_1}                         
========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 pixclk_in                     asynchronous               pixclk_in                                 
 ddr_ip_clk                    asynchronous               ddr_ip_clk                                
 eth_rgmii_rxc_0               asynchronous               eth_rgmii_rxc_0                           
 eth_rgmii_txc_1               asynchronous               eth_rgmii_txc_1                           
 Inferred_clock_group_0        asynchronous               top5|eth_rgmii_rxc_1                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     156.937 MHz         20.000          6.372         13.628
 eth_rgmii_rxc_0            125.000 MHz     163.319 MHz          8.000          6.123          1.877
 pixclk_in                  148.500 MHz     120.265 MHz          6.734          8.315         -1.581
 ddr_ip_clk                 100.000 MHz     119.261 MHz         10.000          8.385          1.615
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     147.384 MHz         28.571          6.785         21.786
 top5|eth_rgmii_rxc_1         1.000 MHz     119.847 MHz       1000.000          8.344        991.656
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     152.369 MHz        100.000          6.563         93.437
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                             25.000 MHz     127.698 MHz         40.000          7.831         32.169
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.628       0.000              0          10306
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              1.877       0.000              0            609
 pixclk_in              pixclk_in                   -1.581     -25.051             53           9844
 ddr_ip_clk             ddr_ip_clk                   1.615       0.000              0           8599
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    21.786       0.000              0            376
 top5|eth_rgmii_rxc_1   top5|eth_rgmii_rxc_1       991.656       0.000              0            579
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    93.437       0.000              0            608
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    32.169       0.000              0            191
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.880       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    15.794       0.000              0             43
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.453       0.000              0          10306
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.453       0.000              0            609
 pixclk_in              pixclk_in                    0.740       0.000              0           9844
 ddr_ip_clk             ddr_ip_clk                   0.253       0.000              0           8599
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.136       0.000              0            376
 top5|eth_rgmii_rxc_1   top5|eth_rgmii_rxc_1         0.740       0.000              0            579
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            608
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.740       0.000              0            191
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     3.547       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.451       0.000              0             43
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.749       0.000              0             69
 pixclk_in              pixclk_in                    3.446       0.000              0            423
 ddr_ip_clk             ddr_ip_clk                   5.917       0.000              0           2690
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.652       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             69
 pixclk_in              pixclk_in                    2.607       0.000              0            423
 ddr_ip_clk             ddr_ip_clk                   0.892       0.000              0           2690
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.300       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.100       0.000              0           2826
 eth_rgmii_rxc_0                                     2.100       0.000              0            328
 pixclk_in                                           1.467       0.000              0           2175
 ddr_ip_clk                                          3.100       0.000              0           4727
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    12.385       0.000              0            129
 top5|eth_rgmii_rxc_1                              498.483       0.000              0            343
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            49.102       0.000              0            260
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            19.102       0.000              0             68
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/CLK (GTP_DFF_RE)
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/Q (GTP_DFF_RE)
                                   net (fanout=24)       0.870       5.614         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg [24]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.259       5.873 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.873         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [1]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.903 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [2]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.933 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.933         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [3]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.963 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.963         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [4]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.993 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.993         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [5]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.023 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.023         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [6]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.053 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.053         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [7]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.083 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.083         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [8]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.113 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.113         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [9]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.143 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.143         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [10]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.173 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.173         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [11]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.203 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.203         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [12]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.233 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.233         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [13]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.263 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.263         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [14]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.293 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.293         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [15]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.323 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.323         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [16]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.353 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.353         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [17]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.383 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.383         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [18]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.413 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.413         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [19]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.443 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.443         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [20]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.473 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.473         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [21]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.503 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.503         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [22]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.739 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_23/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.344         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_abs [23]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_11/I2 (GTP_LUT5CARRY)
                                   td                    0.318       7.662 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.662         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.co [22]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.692 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=51)       1.033       8.725         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52[2]/I2 (GTP_LUT3)
                                   td                    0.185       8.910 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       9.551         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [2]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_2/I2 (GTP_LUT5CARRY)
                                   td                    0.294       9.845 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.845         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10163
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.875 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.875         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10164
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.905 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.905         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.935 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.935         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10166
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.965 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.965         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.995 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.995         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10168
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.025 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.025         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.055 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.055         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10170
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.085 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.085         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.115 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.115         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10172
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.145 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.145         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.175 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.175         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10174
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.205 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.205         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.235 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.235         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10176
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.265 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.265         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.295 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.295         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10178
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.325 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.325         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.355 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.355         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10180
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.385 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.385         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.415 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.415         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10182
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.445 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.445         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.475 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.475         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10184
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.505 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.505         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10185
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.535 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.535         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10186
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_26/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.771 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_26/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.771         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53 [26]
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/D (GTP_DFF)

 Data arrival time                                                  10.771         Logic Levels: 51 
                                                                                   Logic: 3.207ns(50.456%), Route: 3.149ns(49.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204      24.415         nt_sys_clk       
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/CLK (GTP_DFF)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.628                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/CLK (GTP_DFF_RE)
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[25]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/Q (GTP_DFF_RE)
                                   net (fanout=24)       0.870       5.614         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg [24]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.259       5.873 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.873         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [1]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.903 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [2]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.933 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.933         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [3]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.963 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.963         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [4]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.993 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.993         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [5]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.023 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.023         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [6]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.053 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.053         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [7]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.083 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.083         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [8]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.113 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.113         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [9]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.143 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.143         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [10]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.173 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.173         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [11]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.203 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.203         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [12]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.233 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.233         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [13]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.263 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.263         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [14]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.293 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.293         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [15]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.323 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.323         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [16]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.353 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.353         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [17]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.383 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.383         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [18]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.413 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.413         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [19]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.443 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.443         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [20]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.473 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.473         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [21]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.503 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.503         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [22]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.739 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_23/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.344         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_abs [23]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_11/I2 (GTP_LUT5CARRY)
                                   td                    0.318       7.662 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.662         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.co [22]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.692 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=51)       1.033       8.725         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52[2]/I2 (GTP_LUT3)
                                   td                    0.185       8.910 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       9.551         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [2]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_2/I2 (GTP_LUT5CARRY)
                                   td                    0.294       9.845 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.845         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10163
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.875 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.875         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10164
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.905 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.905         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.935 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.935         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10166
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.965 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.965         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.995 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.995         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10168
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.025 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.025         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.055 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.055         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10170
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.085 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.085         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.115 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.115         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10172
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.145 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.145         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.175 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.175         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10174
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.205 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.205         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.235 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.235         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10176
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.265 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.265         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.295 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.295         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10178
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.325 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.325         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.355 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.355         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10180
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.385 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.385         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.415 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.415         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10182
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.445 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.445         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.475 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.475         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10184
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.505 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.505         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10185
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.741 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_25/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.741         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53 [25]
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[25]/D (GTP_DFF)

 Data arrival time                                                  10.741         Logic Levels: 50 
                                                                                   Logic: 3.177ns(50.221%), Route: 3.149ns(49.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204      24.415         nt_sys_clk       
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[25]/CLK (GTP_DFF)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.658                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/CLK (GTP_DFF_RE)
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg[24]/Q (GTP_DFF_RE)
                                   net (fanout=24)       0.870       5.614         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_reg [24]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.259       5.873 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.873         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [1]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.903 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [2]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.933 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.933         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [3]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.963 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.963         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [4]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.993 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.993         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [5]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.023 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.023         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [6]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.053 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.053         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [7]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.083 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.083         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [8]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.113 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.113         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [9]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.143 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.143         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [10]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.173 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.173         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [11]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.203 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.203         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [12]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.233 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.233         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [13]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.263 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.263         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [14]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.293 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.293         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [15]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.323 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.323         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [16]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.353 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.353         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [17]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.383 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.383         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [18]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.413 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.413         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [19]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.443 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.443         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [20]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.473 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.473         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [21]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.503 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.503         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.co [22]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.739 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N8_2.fsub_23/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.344         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataa_abs [23]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_11/I2 (GTP_LUT5CARRY)
                                   td                    0.318       7.662 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.662         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.co [22]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.692 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=51)       1.033       8.725         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52[2]/I2 (GTP_LUT3)
                                   td                    0.185       8.910 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       9.551         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [2]
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_2/I2 (GTP_LUT5CARRY)
                                   td                    0.294       9.845 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.845         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10163
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.875 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.875         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10164
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.905 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.905         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.935 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.935         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10166
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.965 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.965         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.995 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.995         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10168
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.025 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.025         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.055 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.055         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10170
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.085 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.085         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.115 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.115         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10172
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.145 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.145         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.175 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.175         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10174
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.205 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.205         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.235 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.235         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10176
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.265 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.265         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.295 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.295         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10178
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.325 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.325         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.355 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.355         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10180
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.385 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.385         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.415 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.415         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10182
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.445 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.445         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.475 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.475         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10184
                                                                                   fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.711 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53_5_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.711         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N53 [24]
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/D (GTP_DFF)

 Data arrival time                                                  10.711         Logic Levels: 49 
                                                                                   Logic: 3.147ns(49.984%), Route: 3.149ns(50.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204      24.415         nt_sys_clk       
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/CLK (GTP_DFF)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.688                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF)
Endpoint    : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0]
                                                                           f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF)
Endpoint    : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [1]
                                                                           f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF)
Endpoint    : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2]
                                                                           f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     3.204       4.415         nt_sys_clk       
                                                                           r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : udp_rec_top_inst/u_udp/u_udp_rx/des_mac[0]/CE (GTP_DFF_CE)
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      2.196       5.600         rgmii_clk_0      
                                                                           r       udp_rec_top_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       5.929 r       udp_rec_top_inst/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       6.674         udp_rec_top_inst/u_udp/u_udp_rx/error_en
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I3 (GTP_LUT5)
                                   td                    0.310       6.984 f       udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.537         udp_rec_top_inst/u_udp/u_udp_rx/_N88842
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_39/I2 (GTP_LUT3)
                                   td                    0.185       7.722 r       udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_39/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       8.392         udp_rec_top_inst/u_udp/u_udp_rx/next_state [6]
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N269_29/I3 (GTP_LUT4)
                                   td                    0.185       8.577 r       udp_rec_top_inst/u_udp/u_udp_rx/N269_29/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       9.322         udp_rec_top_inst/u_udp/u_udp_rx/_N99922
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N653_1/I3 (GTP_LUT4)
                                   td                    0.185       9.507 r       udp_rec_top_inst/u_udp/u_udp_rx/N653_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.177         udp_rec_top_inst/u_udp/u_udp_rx/N515
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N535/I4 (GTP_LUT5)
                                   td                    0.172      10.349 f       udp_rec_top_inst/u_udp/u_udp_rx/N535/Z (GTP_LUT5)
                                   net (fanout=48)       0.782      11.131         udp_rec_top_inst/u_udp/u_udp_rx/N535
                                                                           f       udp_rec_top_inst/u_udp/u_udp_rx/des_mac[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.131         Logic Levels: 5  
                                                                                   Logic: 1.366ns(24.697%), Route: 4.165ns(75.303%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 eth_rgmii_rxc_0                                         0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       8.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      2.196      13.600         rgmii_clk_0      
                                                                           r       udp_rec_top_inst/u_udp/u_udp_rx/des_mac[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.050      13.550                          

 Setup time                                             -0.542      13.008                          

 Data required time                                                 13.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.008                          
 Data arrival time                                                  11.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.877                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : udp_rec_top_inst/u_udp/u_udp_rx/des_mac[1]/CE (GTP_DFF_CE)
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      2.196       5.600         rgmii_clk_0      
                                                                           r       udp_rec_top_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       5.929 r       udp_rec_top_inst/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       6.674         udp_rec_top_inst/u_udp/u_udp_rx/error_en
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I3 (GTP_LUT5)
                                   td                    0.310       6.984 f       udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.537         udp_rec_top_inst/u_udp/u_udp_rx/_N88842
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_39/I2 (GTP_LUT3)
                                   td                    0.185       7.722 r       udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_39/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       8.392         udp_rec_top_inst/u_udp/u_udp_rx/next_state [6]
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N269_29/I3 (GTP_LUT4)
                                   td                    0.185       8.577 r       udp_rec_top_inst/u_udp/u_udp_rx/N269_29/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       9.322         udp_rec_top_inst/u_udp/u_udp_rx/_N99922
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N653_1/I3 (GTP_LUT4)
                                   td                    0.185       9.507 r       udp_rec_top_inst/u_udp/u_udp_rx/N653_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.177         udp_rec_top_inst/u_udp/u_udp_rx/N515
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N535/I4 (GTP_LUT5)
                                   td                    0.172      10.349 f       udp_rec_top_inst/u_udp/u_udp_rx/N535/Z (GTP_LUT5)
                                   net (fanout=48)       0.782      11.131         udp_rec_top_inst/u_udp/u_udp_rx/N535
                                                                           f       udp_rec_top_inst/u_udp/u_udp_rx/des_mac[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.131         Logic Levels: 5  
                                                                                   Logic: 1.366ns(24.697%), Route: 4.165ns(75.303%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 eth_rgmii_rxc_0                                         0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       8.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      2.196      13.600         rgmii_clk_0      
                                                                           r       udp_rec_top_inst/u_udp/u_udp_rx/des_mac[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.050      13.550                          

 Setup time                                             -0.542      13.008                          

 Data required time                                                 13.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.008                          
 Data arrival time                                                  11.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.877                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : udp_rec_top_inst/u_udp/u_udp_rx/des_mac[2]/CE (GTP_DFF_CE)
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      2.196       5.600         rgmii_clk_0      
                                                                           r       udp_rec_top_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       5.929 r       udp_rec_top_inst/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       6.674         udp_rec_top_inst/u_udp/u_udp_rx/error_en
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I3 (GTP_LUT5)
                                   td                    0.310       6.984 f       udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.537         udp_rec_top_inst/u_udp/u_udp_rx/_N88842
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_39/I2 (GTP_LUT3)
                                   td                    0.185       7.722 r       udp_rec_top_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_39/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       8.392         udp_rec_top_inst/u_udp/u_udp_rx/next_state [6]
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N269_29/I3 (GTP_LUT4)
                                   td                    0.185       8.577 r       udp_rec_top_inst/u_udp/u_udp_rx/N269_29/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       9.322         udp_rec_top_inst/u_udp/u_udp_rx/_N99922
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N653_1/I3 (GTP_LUT4)
                                   td                    0.185       9.507 r       udp_rec_top_inst/u_udp/u_udp_rx/N653_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.177         udp_rec_top_inst/u_udp/u_udp_rx/N515
                                                                                   udp_rec_top_inst/u_udp/u_udp_rx/N535/I4 (GTP_LUT5)
                                   td                    0.172      10.349 f       udp_rec_top_inst/u_udp/u_udp_rx/N535/Z (GTP_LUT5)
                                   net (fanout=48)       0.782      11.131         udp_rec_top_inst/u_udp/u_udp_rx/N535
                                                                           f       udp_rec_top_inst/u_udp/u_udp_rx/des_mac[2]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.131         Logic Levels: 5  
                                                                                   Logic: 1.366ns(24.697%), Route: 4.165ns(75.303%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 eth_rgmii_rxc_0                                         0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       8.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      2.196      13.600         rgmii_clk_0      
                                                                           r       udp_rec_top_inst/u_udp/u_udp_rx/des_mac[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.050      13.550                          

 Setup time                                             -0.542      13.008                          

 Data required time                                                 13.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.008                          
 Data arrival time                                                  11.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.877                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/wr_fifo_data[0]/CLK (GTP_DFF_C)
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/DI (GTP_RAM32X1DP)
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.865
  Launch Clock Delay      :  5.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      1.239       4.643         rgmii_clk_0      
                                                                                   adnet_data_clk_3[0]/I2 (GTP_LUT5)
                                   td                    0.420       5.063 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       5.865         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.188 f       eth_adnet_pkt_inst/wr_fifo_data[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.652         eth_adnet_pkt_inst/wr_fifo_data [0]
                                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/DI (GTP_RAM32X1DP)

 Data arrival time                                                   6.652         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      1.239       4.643         rgmii_clk_0      
                                                                                   adnet_data_clk_3[0]/I2 (GTP_LUT5)
                                   td                    0.420       5.063 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       5.865         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       5.865                          
 clock uncertainty                                       0.000       5.865                          

 Hold time                                               0.334       6.199                          

 Data required time                                                  6.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.199                          
 Data arrival time                                                   6.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/wr_fifo_data[1]/CLK (GTP_DFF_C)
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/DI (GTP_RAM32X1DP)
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.865
  Launch Clock Delay      :  5.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      1.239       4.643         rgmii_clk_0      
                                                                                   adnet_data_clk_3[0]/I2 (GTP_LUT5)
                                   td                    0.420       5.063 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       5.865         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.188 f       eth_adnet_pkt_inst/wr_fifo_data[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.652         eth_adnet_pkt_inst/wr_fifo_data [1]
                                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/DI (GTP_RAM32X1DP)

 Data arrival time                                                   6.652         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      1.239       4.643         rgmii_clk_0      
                                                                                   adnet_data_clk_3[0]/I2 (GTP_LUT5)
                                   td                    0.420       5.063 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       5.865         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       5.865                          
 clock uncertainty                                       0.000       5.865                          

 Hold time                                               0.334       6.199                          

 Data required time                                                  6.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.199                          
 Data arrival time                                                   6.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/wr_fifo_data[2]/CLK (GTP_DFF_C)
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_2/DI (GTP_RAM32X1DP)
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.865
  Launch Clock Delay      :  5.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      1.239       4.643         rgmii_clk_0      
                                                                                   adnet_data_clk_3[0]/I2 (GTP_LUT5)
                                   td                    0.420       5.063 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       5.865         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.188 f       eth_adnet_pkt_inst/wr_fifo_data[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.652         eth_adnet_pkt_inst/wr_fifo_data [2]
                                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_2/DI (GTP_RAM32X1DP)

 Data arrival time                                                   6.652         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=299)      1.239       4.643         rgmii_clk_0      
                                                                                   adnet_data_clk_3[0]/I2 (GTP_LUT5)
                                   td                    0.420       5.063 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       5.865         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_2/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       5.865                          
 clock uncertainty                                       0.000       5.865                          

 Hold time                                               0.334       6.199                          

 Data required time                                                  6.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.199                          
 Data arrival time                                                   6.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1026)     3.799       8.543         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/wr_addr [2]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N2_8/I1 (GTP_LUT5)
                                   td                    0.300       8.843 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N2_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.448         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wbin [2]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_1/I1 (GTP_LUT5CARRY)
                                   td                    0.282       9.730 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.730         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9739
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.760 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.760         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9740
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.790 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.790         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9741
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.820 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.820         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9742
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.850 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.850         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9743
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.880 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.880         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9744
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.910 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.910         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9745
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.146 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N58_3_8/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.699         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wbnext [7]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N62_6/I1 (GTP_LUT2)
                                   td                    0.214      10.913 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N62_6/Z (GTP_LUT2)
                                   net (fanout=2)        0.553      11.466         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wgnext [6]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N266.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.363      11.829 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N266.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.829         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N266.co [6]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N266.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.065 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N266.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.529         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N266
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N267_3/I4 (GTP_LUT5)
                                   td                    0.185      12.714 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N267_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.714         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N267
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  12.714         Logic Levels: 13 
                                                                                   Logic: 2.325ns(28.015%), Route: 5.974ns(71.985%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204      11.149         nt_pixclk_in     
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                  12.714                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.581                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[2]/CLK (GTP_DFF_E)
Endpoint    : r_b_out[0]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       r_x_act[2]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       r_x_act[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.297         r_x_act[2]       
                                                                                   N262_mux5_5/I0 (GTP_LUT4)
                                   td                    0.290       5.587 f       N262_mux5_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.140         _N109024         
                                                                                   N262_mux10/I4 (GTP_LUT5)
                                   td                    0.229       6.369 f       N262_mux10/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.161         _N1125           
                                                                                   N269/I0 (GTP_LUT4)
                                   td                    0.185       7.346 r       N269/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       8.091         N269             
                                                                                   N2461_2/I3 (GTP_LUT4)
                                   td                    0.185       8.276 r       N2461_2/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.829         _N109131         
                                                                                   N2508/I4 (GTP_LUT5)
                                   td                    0.185       9.014 r       N2508/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.478         N2508            
                                                                                   N2525_5/I2 (GTP_LUT5M)
                                   td                    0.430       9.908 f       N2525_5/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.372         _N110671         
                                                                                   r_b_out[7:0]_and_3/I4 (GTP_LUT5)
                                   td                    0.172      10.544 f       r_b_out[7:0]_and_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.693      11.237         r_b_out[7:0]_and 
                                                                           f       r_b_out[0]/CE (GTP_DFF_RE)

 Data arrival time                                                  11.237         Logic Levels: 7  
                                                                                   Logic: 2.005ns(29.390%), Route: 4.817ns(70.610%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204      11.149         nt_pixclk_in     
                                                                           r       r_b_out[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.542      10.557                          

 Data required time                                                 10.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.557                          
 Data arrival time                                                  11.237                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.680                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[2]/CLK (GTP_DFF_E)
Endpoint    : r_b_out[1]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       r_x_act[2]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       r_x_act[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.297         r_x_act[2]       
                                                                                   N262_mux5_5/I0 (GTP_LUT4)
                                   td                    0.290       5.587 f       N262_mux5_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.140         _N109024         
                                                                                   N262_mux10/I4 (GTP_LUT5)
                                   td                    0.229       6.369 f       N262_mux10/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.161         _N1125           
                                                                                   N269/I0 (GTP_LUT4)
                                   td                    0.185       7.346 r       N269/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       8.091         N269             
                                                                                   N2461_2/I3 (GTP_LUT4)
                                   td                    0.185       8.276 r       N2461_2/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.829         _N109131         
                                                                                   N2508/I4 (GTP_LUT5)
                                   td                    0.185       9.014 r       N2508/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.478         N2508            
                                                                                   N2525_5/I2 (GTP_LUT5M)
                                   td                    0.430       9.908 f       N2525_5/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.372         _N110671         
                                                                                   r_b_out[7:0]_and_3/I4 (GTP_LUT5)
                                   td                    0.172      10.544 f       r_b_out[7:0]_and_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.693      11.237         r_b_out[7:0]_and 
                                                                           f       r_b_out[1]/CE (GTP_DFF_RE)

 Data arrival time                                                  11.237         Logic Levels: 7  
                                                                                   Logic: 2.005ns(29.390%), Route: 4.817ns(70.610%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204      11.149         nt_pixclk_in     
                                                                           r       r_b_out[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.542      10.557                          

 Data required time                                                 10.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.557                          
 Data arrival time                                                  11.237                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.680                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_init_done_0/CLK (GTP_DFF)
Endpoint    : ddr_init_done_1/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_init_done_0/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_init_done_0/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         ddr_init_done_0  
                                                                           f       ddr_init_done_1/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_init_done_1/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_ip_rst_n_0/CLK (GTP_DFF)
Endpoint    : ddr_ip_rst_n_1/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_ip_rst_n_0/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_ip_rst_n_0/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         ddr_ip_rst_n_0   
                                                                           f       ddr_ip_rst_n_1/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_ip_rst_n_1/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wrptr2[0]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wrptr1 [0]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1213)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   user_axi_m_arbitration/u_axi_full_m0/N5/I4 (GTP_LUT5)
                                   td                    0.185      11.305 r       user_axi_m_arbitration/u_axi_full_m0/N5/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.050         user_axi_m_arbitration/rfifo0_wr_req
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.251 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.251         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13474
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.281 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.281         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13475
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.311 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.311         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13476
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.341         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13477
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.371 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.371         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13478
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.401 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.401         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13479
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.431 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.431         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N13480
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.667 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.308         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.493 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      14.098         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.331 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.795         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      14.980 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.980         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.980         Logic Levels: 12 
                                                                                   Logic: 1.734ns(21.490%), Route: 6.335ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      12.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1213)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   user_axi_m_arbitration/u_axi_full_m1/N5/I4 (GTP_LUT5)
                                   td                    0.185      11.305 r       user_axi_m_arbitration/u_axi_full_m1/N5/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.050         user_axi_m_arbitration/rfifo1_wr_req
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.251 f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.251         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12697
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.281 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.281         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12698
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.311 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.311         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12699
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.341         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12700
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.371 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.371         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12701
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.401 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.401         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12702
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.431 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.431         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N12703
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.667 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.308         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.493 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      14.098         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.331 f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.795         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      14.980 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.980         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.980         Logic Levels: 12 
                                                                                   Logic: 1.734ns(21.490%), Route: 6.335ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      12.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1213)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   user_axi_m_arbitration/u_axi_full_m2/N5/I4 (GTP_LUT5)
                                   td                    0.185      11.305 r       user_axi_m_arbitration/u_axi_full_m2/N5/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.050         user_axi_m_arbitration/rfifo2_wr_req
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.251 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.251         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8570
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.281 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.281         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8571
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.311 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.311         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8572
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.341         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8573
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.371 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.371         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8574
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.401 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.401         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8575
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.431 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.431         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N8576
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.667 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.308         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.493 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      14.098         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.331 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.795         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      14.980 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.980         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.980         Logic Levels: 12 
                                                                                   Logic: 1.734ns(21.490%), Route: 6.335ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      12.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/rlast
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       4.719         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       4.719         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       4.719         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       4.719         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       4.719         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       4.719         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/CLK (GTP_DFF)
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[9]/D (GTP_DFF_E)
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.965
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                           r       fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/CLK (GTP_DFF)

                                   tco                   0.329       7.294 r       fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/Q (GTP_DFF)
                                   net (fanout=11)       0.771       8.065         fft_top_inst/asyn_fifo_inst/r_grey_sync [10]
                                                                                   fft_top_inst/asyn_fifo_inst/N29_4/I4 (GTP_LUT5)
                                   td                    0.305       8.370 f       fft_top_inst/asyn_fifo_inst/N29_4/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       9.128         fft_top_inst/asyn_fifo_inst/N71
                                                                                   fft_top_inst/asyn_fifo_inst/N29_5/I1 (GTP_LUT2)
                                   td                    0.185       9.313 r       fft_top_inst/asyn_fifo_inst/N29_5/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       9.954         fft_top_inst/asyn_fifo_inst/N64
                                                                                   fft_top_inst/asyn_fifo_inst/N29_9/I4 (GTP_LUT5)
                                   td                    0.185      10.139 r       fft_top_inst/asyn_fifo_inst/N29_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.692         fft_top_inst/asyn_fifo_inst/N36
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.925 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.925         fft_top_inst/asyn_fifo_inst/N104.co [0]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.955 r       fft_top_inst/asyn_fifo_inst/N104.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.955         fft_top_inst/asyn_fifo_inst/N104.co [2]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.985 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.985         fft_top_inst/asyn_fifo_inst/N104.co [4]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.015 r       fft_top_inst/asyn_fifo_inst/N104.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.015         fft_top_inst/asyn_fifo_inst/N104.co [6]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.045 r       fft_top_inst/asyn_fifo_inst/N104.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.045         fft_top_inst/asyn_fifo_inst/N104.co [8]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.281 r       fft_top_inst/asyn_fifo_inst/N104.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      12.052         fft_top_inst/asyn_fifo_inst/N104
                                                                                   fft_top_inst/asyn_fifo_inst/N116_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.285 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.285         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
                                                                                   fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.521 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.985         fft_top_inst/asyn_fifo_inst/nb3 [2]
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_3/I1 (GTP_LUT5CARRY)
                                   td                    0.233      13.218 f       fft_top_inst/asyn_fifo_inst/N119_3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.218         fft_top_inst/asyn_fifo_inst/_N10153
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.248 r       fft_top_inst/asyn_fifo_inst/N119_3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.248         fft_top_inst/asyn_fifo_inst/_N10154
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.278 r       fft_top_inst/asyn_fifo_inst/N119_3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.278         fft_top_inst/asyn_fifo_inst/_N10155
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.308 r       fft_top_inst/asyn_fifo_inst/N119_3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.308         fft_top_inst/asyn_fifo_inst/_N10156
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.338 r       fft_top_inst/asyn_fifo_inst/N119_3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.338         fft_top_inst/asyn_fifo_inst/_N10157
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.368 r       fft_top_inst/asyn_fifo_inst/N119_3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.368         fft_top_inst/asyn_fifo_inst/_N10158
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.398 r       fft_top_inst/asyn_fifo_inst/N119_3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.398         fft_top_inst/asyn_fifo_inst/_N10159
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.634 r       fft_top_inst/asyn_fifo_inst/N119_3_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.634         fft_top_inst/asyn_fifo_inst/N119 [9]
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[9]/D (GTP_DFF_E)

 Data arrival time                                                  13.634         Logic Levels: 19 
                                                                                   Logic: 2.711ns(40.651%), Route: 3.958ns(59.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622      34.404         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      34.493 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043      35.536         nt_da_clk        
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[9]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      35.536                          
 clock uncertainty                                      -0.150      35.386                          

 Setup time                                              0.034      35.420                          

 Data required time                                                 35.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.420                          
 Data arrival time                                                  13.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.786                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/CLK (GTP_DFF)
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[8]/D (GTP_DFF_E)
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.965
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                           r       fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/CLK (GTP_DFF)

                                   tco                   0.329       7.294 r       fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/Q (GTP_DFF)
                                   net (fanout=11)       0.771       8.065         fft_top_inst/asyn_fifo_inst/r_grey_sync [10]
                                                                                   fft_top_inst/asyn_fifo_inst/N29_4/I4 (GTP_LUT5)
                                   td                    0.305       8.370 f       fft_top_inst/asyn_fifo_inst/N29_4/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       9.128         fft_top_inst/asyn_fifo_inst/N71
                                                                                   fft_top_inst/asyn_fifo_inst/N29_5/I1 (GTP_LUT2)
                                   td                    0.185       9.313 r       fft_top_inst/asyn_fifo_inst/N29_5/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       9.954         fft_top_inst/asyn_fifo_inst/N64
                                                                                   fft_top_inst/asyn_fifo_inst/N29_9/I4 (GTP_LUT5)
                                   td                    0.185      10.139 r       fft_top_inst/asyn_fifo_inst/N29_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.692         fft_top_inst/asyn_fifo_inst/N36
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.925 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.925         fft_top_inst/asyn_fifo_inst/N104.co [0]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.955 r       fft_top_inst/asyn_fifo_inst/N104.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.955         fft_top_inst/asyn_fifo_inst/N104.co [2]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.985 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.985         fft_top_inst/asyn_fifo_inst/N104.co [4]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.015 r       fft_top_inst/asyn_fifo_inst/N104.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.015         fft_top_inst/asyn_fifo_inst/N104.co [6]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.045 r       fft_top_inst/asyn_fifo_inst/N104.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.045         fft_top_inst/asyn_fifo_inst/N104.co [8]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.281 r       fft_top_inst/asyn_fifo_inst/N104.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      12.052         fft_top_inst/asyn_fifo_inst/N104
                                                                                   fft_top_inst/asyn_fifo_inst/N116_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.285 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.285         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
                                                                                   fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.521 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.985         fft_top_inst/asyn_fifo_inst/nb3 [2]
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_3/I1 (GTP_LUT5CARRY)
                                   td                    0.233      13.218 f       fft_top_inst/asyn_fifo_inst/N119_3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.218         fft_top_inst/asyn_fifo_inst/_N10153
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.248 r       fft_top_inst/asyn_fifo_inst/N119_3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.248         fft_top_inst/asyn_fifo_inst/_N10154
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.278 r       fft_top_inst/asyn_fifo_inst/N119_3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.278         fft_top_inst/asyn_fifo_inst/_N10155
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.308 r       fft_top_inst/asyn_fifo_inst/N119_3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.308         fft_top_inst/asyn_fifo_inst/_N10156
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.338 r       fft_top_inst/asyn_fifo_inst/N119_3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.338         fft_top_inst/asyn_fifo_inst/_N10157
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.368 r       fft_top_inst/asyn_fifo_inst/N119_3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.368         fft_top_inst/asyn_fifo_inst/_N10158
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.604 r       fft_top_inst/asyn_fifo_inst/N119_3_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.604         fft_top_inst/asyn_fifo_inst/N119 [8]
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/D (GTP_DFF_E)

 Data arrival time                                                  13.604         Logic Levels: 18 
                                                                                   Logic: 2.681ns(40.383%), Route: 3.958ns(59.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622      34.404         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      34.493 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043      35.536         nt_da_clk        
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      35.536                          
 clock uncertainty                                      -0.150      35.386                          

 Setup time                                              0.034      35.420                          

 Data required time                                                 35.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.420                          
 Data arrival time                                                  13.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.816                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/CLK (GTP_DFF)
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[7]/D (GTP_DFF_E)
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.965
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                           r       fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/CLK (GTP_DFF)

                                   tco                   0.329       7.294 r       fft_top_inst/asyn_fifo_inst/r_grey_sync[10]/Q (GTP_DFF)
                                   net (fanout=11)       0.771       8.065         fft_top_inst/asyn_fifo_inst/r_grey_sync [10]
                                                                                   fft_top_inst/asyn_fifo_inst/N29_4/I4 (GTP_LUT5)
                                   td                    0.305       8.370 f       fft_top_inst/asyn_fifo_inst/N29_4/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       9.128         fft_top_inst/asyn_fifo_inst/N71
                                                                                   fft_top_inst/asyn_fifo_inst/N29_5/I1 (GTP_LUT2)
                                   td                    0.185       9.313 r       fft_top_inst/asyn_fifo_inst/N29_5/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       9.954         fft_top_inst/asyn_fifo_inst/N64
                                                                                   fft_top_inst/asyn_fifo_inst/N29_9/I4 (GTP_LUT5)
                                   td                    0.185      10.139 r       fft_top_inst/asyn_fifo_inst/N29_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.692         fft_top_inst/asyn_fifo_inst/N36
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.925 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.925         fft_top_inst/asyn_fifo_inst/N104.co [0]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.955 r       fft_top_inst/asyn_fifo_inst/N104.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.955         fft_top_inst/asyn_fifo_inst/N104.co [2]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.985 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.985         fft_top_inst/asyn_fifo_inst/N104.co [4]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.015 r       fft_top_inst/asyn_fifo_inst/N104.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.015         fft_top_inst/asyn_fifo_inst/N104.co [6]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.045 r       fft_top_inst/asyn_fifo_inst/N104.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.045         fft_top_inst/asyn_fifo_inst/N104.co [8]
                                                                                   fft_top_inst/asyn_fifo_inst/N104.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.281 r       fft_top_inst/asyn_fifo_inst/N104.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      12.052         fft_top_inst/asyn_fifo_inst/N104
                                                                                   fft_top_inst/asyn_fifo_inst/N116_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.285 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.285         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
                                                                                   fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.521 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      12.985         fft_top_inst/asyn_fifo_inst/nb3 [2]
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_3/I1 (GTP_LUT5CARRY)
                                   td                    0.233      13.218 f       fft_top_inst/asyn_fifo_inst/N119_3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.218         fft_top_inst/asyn_fifo_inst/_N10153
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.248 r       fft_top_inst/asyn_fifo_inst/N119_3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.248         fft_top_inst/asyn_fifo_inst/_N10154
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.278 r       fft_top_inst/asyn_fifo_inst/N119_3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.278         fft_top_inst/asyn_fifo_inst/_N10155
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.308 r       fft_top_inst/asyn_fifo_inst/N119_3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.308         fft_top_inst/asyn_fifo_inst/_N10156
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.338 r       fft_top_inst/asyn_fifo_inst/N119_3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.338         fft_top_inst/asyn_fifo_inst/_N10157
                                                                                   fft_top_inst/asyn_fifo_inst/N119_3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.574 r       fft_top_inst/asyn_fifo_inst/N119_3_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.574         fft_top_inst/asyn_fifo_inst/N119 [7]
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[7]/D (GTP_DFF_E)

 Data arrival time                                                  13.574         Logic Levels: 17 
                                                                                   Logic: 2.651ns(40.112%), Route: 3.958ns(59.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622      34.404         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      34.493 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043      35.536         nt_da_clk        
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      35.536                          
 clock uncertainty                                      -0.150      35.386                          

 Setup time                                              0.034      35.420                          

 Data required time                                                 35.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.420                          
 Data arrival time                                                  13.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.846                          
====================================================================================================

====================================================================================================

Startpoint  : adc_dac_inst/da_data[0]/CLK (GTP_DFF_C)
Endpoint    : eth_adnet_pkt_inst/wr_fifo_en/D (GTP_DFF_C)
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.195
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                           r       adc_dac_inst/da_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.288 f       adc_dac_inst/da_data[0]/Q (GTP_DFF_C)
                                   net (fanout=28)       0.918       8.206         nt_da_data[0]    
                                                                                   adnet_data_clk_3[1]/I4 (GTP_LUT5)
                                   td                    0.172       8.378 f       adnet_data_clk_3[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.378         adnet_data_en    
                                                                           f       eth_adnet_pkt_inst/wr_fifo_en/D (GTP_DFF_C)

 Data arrival time                                                   8.378         Logic Levels: 1  
                                                                                   Logic: 0.495ns(35.032%), Route: 0.918ns(64.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                                   adnet_data_clk_3[0]/I3 (GTP_LUT5)
                                   td                    0.428       7.393 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       8.195         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/wr_fifo_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.195                          
 clock uncertainty                                       0.000       8.195                          

 Hold time                                               0.047       8.242                          

 Data required time                                                  8.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.242                          
 Data arrival time                                                   8.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : adc_dac_inst/da_data[0]/CLK (GTP_DFF_C)
Endpoint    : eth_adnet_pkt_inst/wr_fifo_data[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.195
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                           r       adc_dac_inst/da_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.288 f       adc_dac_inst/da_data[0]/Q (GTP_DFF_C)
                                   net (fanout=28)       0.918       8.206         nt_da_data[0]    
                                                                                   eth_adnet_pkt_inst/N34_6_or[0]/I1 (GTP_LUT5M)
                                   td                    0.281       8.487 r       eth_adnet_pkt_inst/N34_6_or[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.487         eth_adnet_pkt_inst/N34 [0]
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[0]/D (GTP_DFF_C)

 Data arrival time                                                   8.487         Logic Levels: 1  
                                                                                   Logic: 0.604ns(39.685%), Route: 0.918ns(60.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                                   adnet_data_clk_3[0]/I3 (GTP_LUT5)
                                   td                    0.428       7.393 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       8.195         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.195                          
 clock uncertainty                                       0.000       8.195                          

 Hold time                                               0.039       8.234                          

 Data required time                                                  8.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.234                          
 Data arrival time                                                   8.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : adc_dac_inst/da_data[0]/CLK (GTP_DFF_C)
Endpoint    : eth_adnet_pkt_inst/wr_fifo_data[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.195
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                           r       adc_dac_inst/da_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.288 f       adc_dac_inst/da_data[0]/Q (GTP_DFF_C)
                                   net (fanout=28)       0.918       8.206         nt_da_data[0]    
                                                                                   eth_adnet_pkt_inst/N34_6_or[1]/I1 (GTP_LUT5M)
                                   td                    0.281       8.487 r       eth_adnet_pkt_inst/N34_6_or[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.487         eth_adnet_pkt_inst/N34 [1]
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.487         Logic Levels: 1  
                                                                                   Logic: 0.604ns(39.685%), Route: 0.918ns(60.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043       6.965         nt_da_clk        
                                                                                   adnet_data_clk_3[0]/I3 (GTP_LUT5)
                                   td                    0.428       7.393 r       adnet_data_clk_3[0]/Z (GTP_LUT5)
                                   net (fanout=30)       0.802       8.195         adnet_data_clk   
                                                                           r       eth_adnet_pkt_inst/wr_fifo_data[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.195                          
 clock uncertainty                                       0.000       8.195                          

 Hold time                                               0.039       8.234                          

 Data required time                                                  8.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.234                          
 Data arrival time                                                   8.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.929 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1029)     3.801       9.730         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [4]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_6/I2 (GTP_LUT3)
                                   td                    0.185       9.915 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_6/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.468         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rbin [4]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_9/I3 (GTP_LUT4)
                                   td                    0.185      10.653 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.117         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rbin [1]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      11.480 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.480         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9752
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.510 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.510         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9753
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.540 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.540         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9754
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.570 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.570         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9755
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.600 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.600         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9756
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.630 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.630         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9757
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.660 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.660         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9758
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.690 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.690         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9759
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.926 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      12.567         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rbnext [9]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N194_8/I1 (GTP_LUT2)
                                   td                    0.209      12.776 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N194_8/Z (GTP_LUT2)
                                   net (fanout=2)        0.553      13.329         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rgnext [8]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N286.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.363      13.692 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N286.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.692         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N286.co [8]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N286.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.928 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N286.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.928         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N286
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  13.928         Logic Levels: 14 
                                                                                   Logic: 2.316ns(27.810%), Route: 6.012ns(72.190%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 eth_rgmii_rxc_1                                         0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000    1000.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196    1005.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  13.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.656                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/D (GTP_DFF_CE)
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.929 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1029)     3.801       9.730         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [4]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_24_31/RADDR[4] (GTP_RAM32X1DP)
                                   td                    0.185       9.915 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_24_31/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464      10.379         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9506
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_28[31]/I1 (GTP_LUT5M)
                                   td                    0.365      10.744 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_28[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.744         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N27085
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_29[31]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.744 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_29[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      10.744         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N27117
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_30[31]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      10.906 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_30[31]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      10.906         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N27149
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[31]/I0 (GTP_MUX2LUT8)
                                   td                    0.052      10.958 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[31]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      11.422         tx_data_image[31]
                                                                                   udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_17[7]/I1 (GTP_LUT5M)
                                   td                    0.365      11.787 f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_17[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.787         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25189
                                                                                   udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[7]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      11.787 f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      12.251         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25221
                                                                                   udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_23[7]/I4 (GTP_LUT5)
                                   td                    0.185      12.436 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_23[7]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.900         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25237
                                                                                   udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_25[7]/I4 (GTP_LUT5)
                                   td                    0.185      13.085 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_25[7]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.085         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034 [7]
                                                                           r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/D (GTP_DFF_CE)

 Data arrival time                                                  13.085         Logic Levels: 9  
                                                                                   Logic: 1.828ns(24.422%), Route: 5.657ns(75.578%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 eth_rgmii_rxc_1                                         0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000    1000.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196    1005.600         rgmii_clk_1      
                                                                           r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  13.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.499                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rd_water_level[10]/D (GTP_DFF_C)
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.929 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1029)     3.801       9.730         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [4]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_6/I2 (GTP_LUT3)
                                   td                    0.185       9.915 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_6/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.468         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rbin [4]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_9/I3 (GTP_LUT4)
                                   td                    0.185      10.653 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N134_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.117         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rbin [1]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      11.480 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.480         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9752
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.510 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.510         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9753
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.540 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.540         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9754
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.570 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.570         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9755
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.600 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.600         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9756
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.630 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.630         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9757
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.660 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.660         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9758
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.690 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.690         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/_N9759
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.926 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N190_3_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      12.567         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rbnext [9]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N319.fsub_10/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.800 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N319.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.800         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N319.co [10]
                                                                                   eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N319.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.036 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N319.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.036         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/N398 [10]
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rd_water_level[10]/D (GTP_DFF_C)

 Data arrival time                                                  13.036         Logic Levels: 13 
                                                                                   Logic: 1.977ns(26.587%), Route: 5.459ns(73.413%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 eth_rgmii_rxc_1                                         0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000    1000.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196    1005.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rd_water_level[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  13.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.548                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[0]/D (GTP_DFF_C)
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr1 [0]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[1]/D (GTP_DFF_C)
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr1 [1]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[2]/D (GTP_DFF_C)
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr1 [2]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_1                                         0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_1  
                                                                                   eth_rgmii_rxc_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_1_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_1
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=343)      2.196       5.600         rgmii_clk_1      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       7.375 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       7.980         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/I0 (GTP_LUT3)
                                   td                    0.243       8.223 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.687         ms72xx_ctl/ms7200_ctl/_N100178
                                                                                   ms72xx_ctl/ms7200_ctl/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       8.872 r       ms72xx_ctl/ms7200_ctl/N63_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       9.565         ms72xx_ctl/ms7200_ctl/_N100399
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_1/I1 (GTP_LUT2)
                                   td                    0.185       9.750 r       ms72xx_ctl/ms7200_ctl/N1341_1/Z (GTP_LUT2)
                                   net (fanout=17)       0.826      10.576         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185      10.761 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      11.402         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185      11.587 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      12.192         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172      12.364 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      12.917         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  12.917         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.277%), Route: 4.387ns(74.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     107.046                          
 clock uncertainty                                      -0.150     106.896                          

 Setup time                                             -0.542     106.354                          

 Data required time                                                106.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.354                          
 Data arrival time                                                  12.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.437                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       7.375 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       7.980         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/I0 (GTP_LUT3)
                                   td                    0.243       8.223 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.687         ms72xx_ctl/ms7200_ctl/_N100178
                                                                                   ms72xx_ctl/ms7200_ctl/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       8.872 r       ms72xx_ctl/ms7200_ctl/N63_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       9.565         ms72xx_ctl/ms7200_ctl/_N100399
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_1/I1 (GTP_LUT2)
                                   td                    0.185       9.750 r       ms72xx_ctl/ms7200_ctl/N1341_1/Z (GTP_LUT2)
                                   net (fanout=17)       0.826      10.576         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185      10.761 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      11.402         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185      11.587 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      12.192         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172      12.364 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      12.917         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  12.917         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.277%), Route: 4.387ns(74.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     107.046                          
 clock uncertainty                                      -0.150     106.896                          

 Setup time                                             -0.542     106.354                          

 Data required time                                                106.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.354                          
 Data arrival time                                                  12.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.437                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       7.375 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       7.980         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/I0 (GTP_LUT3)
                                   td                    0.243       8.223 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.687         ms72xx_ctl/ms7200_ctl/_N100178
                                                                                   ms72xx_ctl/ms7200_ctl/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       8.872 r       ms72xx_ctl/ms7200_ctl/N63_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       9.565         ms72xx_ctl/ms7200_ctl/_N100399
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_1/I1 (GTP_LUT2)
                                   td                    0.185       9.750 r       ms72xx_ctl/ms7200_ctl/N1341_1/Z (GTP_LUT2)
                                   net (fanout=17)       0.826      10.576         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185      10.761 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      11.402         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185      11.587 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      12.192         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185      12.377 r       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      12.930         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258      13.188 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      13.188         ms72xx_ctl/ms7200_ctl/_N107805
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  13.188         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.574%), Route: 4.387ns(71.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     107.046                          
 clock uncertainty                                      -0.150     106.896                          

 Setup time                                              0.034     106.930                          

 Data required time                                                106.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.930                          
 Data arrival time                                                  13.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.742                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       7.369 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       7.833         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   7.833         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       7.046                          
 clock uncertainty                                       0.000       7.046                          

 Hold time                                               0.047       7.093                          

 Data required time                                                  7.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.093                          
 Data arrival time                                                   7.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       7.369 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.833         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   7.833         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       7.046                          
 clock uncertainty                                       0.000       7.046                          

 Hold time                                               0.047       7.093                          

 Data required time                                                  7.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.093                          
 Data arrival time                                                   7.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       7.369 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.833         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   7.833         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       7.046                          
 clock uncertainty                                       0.000       7.046                          

 Hold time                                               0.047       7.093                          

 Data required time                                                  7.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.093                          
 Data arrival time                                                   7.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/CLK (GTP_DFF)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/CLK (GTP_DFF)

                                   tco                   0.329       7.104 r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/Q (GTP_DFF)
                                   net (fanout=52)       1.038       8.142         hdmi_test1_inst/en_flag
                                                                                   hdmi_test1_inst/N46[4]/I1 (GTP_LUT2)
                                   td                    0.185       8.327 r       hdmi_test1_inst/N46[4]/Z (GTP_LUT2)
                                   net (fanout=1024)     3.798      12.125         hdmi_test1_inst/fft_address [4]
                                                                                   hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_25_8/RADDR[4] (GTP_RAM32X1DP)
                                   td                    0.185      12.310 r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_25_8/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464      12.774         hdmi_test1_inst/_N11897
                                                                                   hdmi_test1_inst/N50_47[8]/I1 (GTP_LUT5M)
                                   td                    0.365      13.139 f       hdmi_test1_inst/N50_47[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.139         hdmi_test1_inst/_N23405
                                                                                   hdmi_test1_inst/N50_48[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      13.139 f       hdmi_test1_inst/N50_48[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      13.139         hdmi_test1_inst/_N23437
                                                                                   hdmi_test1_inst/N50_49[8]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      13.301 f       hdmi_test1_inst/N50_49[8]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      13.765         hdmi_test1_inst/_N23469
                                                                                   hdmi_test1_inst/N50_66[8]/I0 (GTP_LUT5M)
                                   td                    0.258      14.023 f       hdmi_test1_inst/N50_66[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.978      15.001         hdmi_test1_inst/rd_data [8]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  15.001         Logic Levels: 6  
                                                                                   Logic: 1.484ns(18.040%), Route: 6.742ns(81.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622      45.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      45.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368      47.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      47.290                          
 clock uncertainty                                      -0.150      47.140                          

 Setup time                                              0.030      47.170                          

 Data required time                                                 47.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.170                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.169                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/CLK (GTP_DFF)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[10] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/CLK (GTP_DFF)

                                   tco                   0.329       7.104 r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/Q (GTP_DFF)
                                   net (fanout=52)       1.038       8.142         hdmi_test1_inst/en_flag
                                                                                   hdmi_test1_inst/N46[4]/I1 (GTP_LUT2)
                                   td                    0.185       8.327 r       hdmi_test1_inst/N46[4]/Z (GTP_LUT2)
                                   net (fanout=1024)     3.798      12.125         hdmi_test1_inst/fft_address [4]
                                                                                   hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_25_9/RADDR[4] (GTP_RAM32X1DP)
                                   td                    0.185      12.310 r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_25_9/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464      12.774         hdmi_test1_inst/_N11898
                                                                                   hdmi_test1_inst/N50_47[9]/I1 (GTP_LUT5M)
                                   td                    0.365      13.139 f       hdmi_test1_inst/N50_47[9]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.139         hdmi_test1_inst/_N23406
                                                                                   hdmi_test1_inst/N50_48[9]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      13.139 f       hdmi_test1_inst/N50_48[9]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      13.139         hdmi_test1_inst/_N23438
                                                                                   hdmi_test1_inst/N50_49[9]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      13.301 f       hdmi_test1_inst/N50_49[9]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      13.765         hdmi_test1_inst/_N23470
                                                                                   hdmi_test1_inst/N50_66[9]/I0 (GTP_LUT5M)
                                   td                    0.258      14.023 f       hdmi_test1_inst/N50_66[9]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.978      15.001         hdmi_test1_inst/rd_data [9]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[10] (GTP_DRM18K)

 Data arrival time                                                  15.001         Logic Levels: 6  
                                                                                   Logic: 1.484ns(18.040%), Route: 6.742ns(81.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622      45.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      45.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368      47.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      47.290                          
 clock uncertainty                                      -0.150      47.140                          

 Setup time                                              0.030      47.170                          

 Data required time                                                 47.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.170                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.169                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/CLK (GTP_DFF)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[11] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/CLK (GTP_DFF)

                                   tco                   0.329       7.104 r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/Q (GTP_DFF)
                                   net (fanout=52)       1.038       8.142         hdmi_test1_inst/en_flag
                                                                                   hdmi_test1_inst/N46[4]/I1 (GTP_LUT2)
                                   td                    0.185       8.327 r       hdmi_test1_inst/N46[4]/Z (GTP_LUT2)
                                   net (fanout=1024)     3.798      12.125         hdmi_test1_inst/fft_address [4]
                                                                                   hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_25_10/RADDR[4] (GTP_RAM32X1DP)
                                   td                    0.185      12.310 r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_25_10/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464      12.774         hdmi_test1_inst/_N11899
                                                                                   hdmi_test1_inst/N50_47[10]/I1 (GTP_LUT5M)
                                   td                    0.365      13.139 f       hdmi_test1_inst/N50_47[10]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.139         hdmi_test1_inst/_N23407
                                                                                   hdmi_test1_inst/N50_48[10]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      13.139 f       hdmi_test1_inst/N50_48[10]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      13.139         hdmi_test1_inst/_N23439
                                                                                   hdmi_test1_inst/N50_49[10]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      13.301 f       hdmi_test1_inst/N50_49[10]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      13.765         hdmi_test1_inst/_N23471
                                                                                   hdmi_test1_inst/N50_66[10]/I0 (GTP_LUT5M)
                                   td                    0.258      14.023 f       hdmi_test1_inst/N50_66[10]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.978      15.001         hdmi_test1_inst/rd_data [10]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[11] (GTP_DRM18K)

 Data arrival time                                                  15.001         Logic Levels: 6  
                                                                                   Logic: 1.484ns(18.040%), Route: 6.742ns(81.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622      45.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      45.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368      47.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      47.290                          
 clock uncertainty                                      -0.150      47.140                          

 Setup time                                              0.030      47.170                          

 Data required time                                                 47.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.170                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.169                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/blue1[0]/CLK (GTP_DFF)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/b_out[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  6.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/blue1[0]/CLK (GTP_DFF)

                                   tco                   0.323       7.098 f       hdmi_test1_inst/pattern_vg_revised_inst/blue1[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.562         hdmi_test1_inst/pattern_vg_revised_inst/blue1 [0]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/b_out[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.562         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/b_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       6.775                          
 clock uncertainty                                       0.000       6.775                          

 Hold time                                               0.047       6.822                          

 Data required time                                                  6.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.822                          
 Data arrival time                                                   7.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/green1[0]/CLK (GTP_DFF)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/g_out[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  6.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/green1[0]/CLK (GTP_DFF)

                                   tco                   0.323       7.098 f       hdmi_test1_inst/pattern_vg_revised_inst/green1[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.562         hdmi_test1_inst/pattern_vg_revised_inst/green1 [0]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/g_out[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.562         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/g_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       6.775                          
 clock uncertainty                                       0.000       6.775                          

 Hold time                                               0.047       6.822                          

 Data required time                                                  6.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.822                          
 Data arrival time                                                   7.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/hs_out/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/hs_out/D (GTP_DFF)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  6.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/hs_out/CLK (GTP_DFF_R)

                                   tco                   0.323       7.098 f       hdmi_test1_inst/sync_vg/hs_out/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.562         hdmi_test1_inst/hs
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/hs_out/D (GTP_DFF)

 Data arrival time                                                   7.562         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/hs_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.775                          
 clock uncertainty                                       0.000       6.775                          

 Hold time                                               0.047       6.822                          

 Data required time                                                  6.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.822                          
 Data arrival time                                                   7.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/WCLK (GTP_RAM32X1DP)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     120.117         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     120.206 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043     121.249         nt_da_clk        
                                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/WCLK (GTP_RAM32X1DP)

                                   tco                   0.760     122.009 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464     122.473         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13786
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_14/I2 (GTP_LUT5M)
                                   td                    0.365     122.838 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_14/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     122.838         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27194
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15/I0 (GTP_MUX2LUT6)
                                   td                    0.000     122.838 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464     123.302         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/I1 (GTP_LUT5M)
                                   td                    0.300     123.602 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464     124.066         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/I0 (GTP_LUT5M)
                                   td                    0.258     124.324 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730     125.054         hdmi_test1_inst/nb33 [0]
                                                                                   hdmi_test1_inst/N50_66[0]/I0 (GTP_LUT3)
                                   td                    0.258     125.312 f       hdmi_test1_inst/N50_66[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978     126.290         hdmi_test1_inst/rd_data [0]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[0] (GTP_DRM18K)

 Data arrival time                                                 126.290         Logic Levels: 5  
                                                                                   Logic: 1.941ns(38.504%), Route: 3.100ns(61.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 sys_clk                                                 0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     120.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     121.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     125.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     125.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368     127.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     127.290                          
 clock uncertainty                                      -0.150     127.140                          

 Setup time                                              0.030     127.170                          

 Data required time                                                127.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.170                          
 Data arrival time                                                 126.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.880                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/WCLK (GTP_RAM32X1DP)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     120.117         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     120.206 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043     121.249         nt_da_clk        
                                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/WCLK (GTP_RAM32X1DP)

                                   tco                   0.760     122.009 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464     122.473         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13786
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_14/I2 (GTP_LUT5M)
                                   td                    0.365     122.838 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_14/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     122.838         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27194
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15/I0 (GTP_MUX2LUT6)
                                   td                    0.000     122.838 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464     123.302         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/I1 (GTP_LUT5M)
                                   td                    0.300     123.602 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464     124.066         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/I0 (GTP_LUT5M)
                                   td                    0.258     124.324 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730     125.054         hdmi_test1_inst/nb33 [0]
                                                                                   hdmi_test1_inst/N50_66[1]/I0 (GTP_LUT3)
                                   td                    0.258     125.312 f       hdmi_test1_inst/N50_66[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978     126.290         hdmi_test1_inst/rd_data [1]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[1] (GTP_DRM18K)

 Data arrival time                                                 126.290         Logic Levels: 5  
                                                                                   Logic: 1.941ns(38.504%), Route: 3.100ns(61.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 sys_clk                                                 0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     120.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     121.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     125.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     125.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368     127.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     127.290                          
 clock uncertainty                                      -0.150     127.140                          

 Setup time                                              0.030     127.170                          

 Data required time                                                127.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.170                          
 Data arrival time                                                 126.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.880                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/WCLK (GTP_RAM32X1DP)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[2] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     120.117         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     120.206 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043     121.249         nt_da_clk        
                                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/WCLK (GTP_RAM32X1DP)

                                   tco                   0.760     122.009 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_25_0/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464     122.473         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13786
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_14/I2 (GTP_LUT5M)
                                   td                    0.365     122.838 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_14/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     122.838         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27194
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15/I0 (GTP_MUX2LUT6)
                                   td                    0.000     122.838 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464     123.302         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/I1 (GTP_LUT5M)
                                   td                    0.300     123.602 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464     124.066         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/I0 (GTP_LUT5M)
                                   td                    0.258     124.324 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730     125.054         hdmi_test1_inst/nb33 [0]
                                                                                   hdmi_test1_inst/N50_66[2]/I0 (GTP_LUT3)
                                   td                    0.258     125.312 f       hdmi_test1_inst/N50_66[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978     126.290         hdmi_test1_inst/rd_data [2]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[2] (GTP_DRM18K)

 Data arrival time                                                 126.290         Logic Levels: 5  
                                                                                   Logic: 1.941ns(38.504%), Route: 3.100ns(61.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 sys_clk                                                 0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     120.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     121.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     125.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     125.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368     127.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     127.290                          
 clock uncertainty                                      -0.150     127.140                          

 Setup time                                              0.030     127.170                          

 Data required time                                                127.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.170                          
 Data arrival time                                                 126.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.880                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/WCLK (GTP_RAM32X1DP)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     205.830         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     205.919 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043     206.962         nt_da_clk        
                                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/WCLK (GTP_RAM32X1DP)

                                   tco                   0.760     207.722 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464     208.186         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_22/I0 (GTP_LUT5M)
                                   td                    0.250     208.436 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_22/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     208.436         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27202
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23/I0 (GTP_MUX2LUT6)
                                   td                    0.000     208.436 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464     208.900         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/ID (GTP_LUT5M)
                                   td                    0.258     209.158 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730     209.888         hdmi_test1_inst/nb33 [0]
                                                                                   hdmi_test1_inst/N50_66[0]/I0 (GTP_LUT3)
                                   td                    0.258     210.146 f       hdmi_test1_inst/N50_66[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978     211.124         hdmi_test1_inst/rd_data [0]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[0] (GTP_DRM18K)

 Data arrival time                                                 211.124         Logic Levels: 4  
                                                                                   Logic: 1.526ns(36.665%), Route: 2.636ns(63.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     205.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     205.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368     207.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     207.290                          
 clock uncertainty                                       0.150     207.440                          

 Hold time                                               0.137     207.577                          

 Data required time                                                207.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                207.577                          
 Data arrival time                                                 211.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.547                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/WCLK (GTP_RAM32X1DP)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     205.830         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     205.919 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043     206.962         nt_da_clk        
                                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/WCLK (GTP_RAM32X1DP)

                                   tco                   0.760     207.722 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464     208.186         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_22/I0 (GTP_LUT5M)
                                   td                    0.250     208.436 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_22/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     208.436         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27202
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23/I0 (GTP_MUX2LUT6)
                                   td                    0.000     208.436 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464     208.900         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/ID (GTP_LUT5M)
                                   td                    0.258     209.158 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730     209.888         hdmi_test1_inst/nb33 [0]
                                                                                   hdmi_test1_inst/N50_66[1]/I0 (GTP_LUT3)
                                   td                    0.258     210.146 f       hdmi_test1_inst/N50_66[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978     211.124         hdmi_test1_inst/rd_data [1]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[1] (GTP_DRM18K)

 Data arrival time                                                 211.124         Logic Levels: 4  
                                                                                   Logic: 1.526ns(36.665%), Route: 2.636ns(63.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     205.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     205.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368     207.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     207.290                          
 clock uncertainty                                       0.150     207.440                          

 Hold time                                               0.137     207.577                          

 Data required time                                                207.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                207.577                          
 Data arrival time                                                 211.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.547                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/WCLK (GTP_RAM32X1DP)
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[2] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.290
  Launch Clock Delay      :  6.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     205.830         nt_sys_clk       
                                                                                   adc_dac_inst/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     205.919 r       adc_dac_inst/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=102)      1.043     206.962         nt_da_clk        
                                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/WCLK (GTP_RAM32X1DP)

                                   tco                   0.760     207.722 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/DO (GTP_RAM32X1DP)
                                   net (fanout=1)        0.464     208.186         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_22/I0 (GTP_LUT5M)
                                   td                    0.250     208.436 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_22/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     208.436         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27202
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23/I0 (GTP_MUX2LUT6)
                                   td                    0.000     208.436 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464     208.900         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
                                                                                   hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/ID (GTP_LUT5M)
                                   td                    0.258     209.158 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730     209.888         hdmi_test1_inst/nb33 [0]
                                                                                   hdmi_test1_inst/N50_66[2]/I0 (GTP_LUT3)
                                   td                    0.258     210.146 f       hdmi_test1_inst/N50_66[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978     211.124         hdmi_test1_inst/rd_data [2]
                                                                           f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/DIA[2] (GTP_DRM18K)

 Data arrival time                                                 211.124         Logic Levels: 4  
                                                                                   Logic: 1.526ns(36.665%), Route: 2.636ns(63.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     205.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     205.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       1.368     207.290         pix_clk          
                                                                           r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     207.290                          
 clock uncertainty                                       0.150     207.440                          

 Hold time                                               0.137     207.577                          

 Data required time                                                207.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                207.577                          
 Data arrival time                                                 211.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.547                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/sync_vg/h_count[0]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329     107.375 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605     107.980         rstn_1ms[1]      
                                                                                   N1998_9/I2 (GTP_LUT4)
                                   td                    0.280     108.260 f       N1998_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464     108.724         _N107855         
                                                                                   N1998_14/I1 (GTP_LUT5)
                                   td                    0.239     108.963 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.745     109.708         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/I4 (GTP_LUT5)
                                   td                    0.172     109.880 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/Z (GTP_LUT5)
                                   net (fanout=10)       0.605     110.485         hdmi_test1_inst/sync_vg/h_count[9:0]_or
                                                                           f       hdmi_test1_inst/sync_vg/h_count[0]/R (GTP_DFF_R)

 Data arrival time                                                 110.485         Logic Levels: 3  
                                                                                   Logic: 1.020ns(29.660%), Route: 2.419ns(70.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 sys_clk                                                 0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     120.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     121.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     125.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     125.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853     126.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/h_count[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     126.775                          
 clock uncertainty                                      -0.150     126.625                          

 Setup time                                             -0.346     126.279                          

 Data required time                                                126.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.279                          
 Data arrival time                                                 110.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.794                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/sync_vg/h_count[1]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329     107.375 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605     107.980         rstn_1ms[1]      
                                                                                   N1998_9/I2 (GTP_LUT4)
                                   td                    0.280     108.260 f       N1998_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464     108.724         _N107855         
                                                                                   N1998_14/I1 (GTP_LUT5)
                                   td                    0.239     108.963 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.745     109.708         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/I4 (GTP_LUT5)
                                   td                    0.172     109.880 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/Z (GTP_LUT5)
                                   net (fanout=10)       0.605     110.485         hdmi_test1_inst/sync_vg/h_count[9:0]_or
                                                                           f       hdmi_test1_inst/sync_vg/h_count[1]/R (GTP_DFF_R)

 Data arrival time                                                 110.485         Logic Levels: 3  
                                                                                   Logic: 1.020ns(29.660%), Route: 2.419ns(70.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 sys_clk                                                 0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     120.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     121.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     125.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     125.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853     126.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/h_count[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     126.775                          
 clock uncertainty                                      -0.150     126.625                          

 Setup time                                             -0.346     126.279                          

 Data required time                                                126.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.279                          
 Data arrival time                                                 110.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.794                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/sync_vg/h_count[2]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329     107.375 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605     107.980         rstn_1ms[1]      
                                                                                   N1998_9/I2 (GTP_LUT4)
                                   td                    0.280     108.260 f       N1998_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464     108.724         _N107855         
                                                                                   N1998_14/I1 (GTP_LUT5)
                                   td                    0.239     108.963 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.745     109.708         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/I4 (GTP_LUT5)
                                   td                    0.172     109.880 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/Z (GTP_LUT5)
                                   net (fanout=10)       0.605     110.485         hdmi_test1_inst/sync_vg/h_count[9:0]_or
                                                                           f       hdmi_test1_inst/sync_vg/h_count[2]/R (GTP_DFF_R)

 Data arrival time                                                 110.485         Logic Levels: 3  
                                                                                   Logic: 1.020ns(29.660%), Route: 2.419ns(70.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 sys_clk                                                 0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     120.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     121.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     125.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     125.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853     126.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/h_count[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     126.775                          
 clock uncertainty                                      -0.150     126.625                          

 Setup time                                             -0.346     126.279                          

 Data required time                                                126.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.279                          
 Data arrival time                                                 110.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.794                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/sync_vg/de_out/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.369 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       7.922         rstn_1ms[13]     
                                                                                   N1998_14/I2 (GTP_LUT5)
                                   td                    0.433       8.355 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       8.355         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/N0_1/I (GTP_INV)
                                   td                    0.000       8.355 r       hdmi_test1_inst/sync_vg/N0_1/Z (GTP_INV)
                                   net (fanout=13)       0.745       9.100         hdmi_test1_inst/sync_vg/N0_1
                                                                           r       hdmi_test1_inst/sync_vg/de_out/R (GTP_DFF_R)

 Data arrival time                                                   9.100         Logic Levels: 2  
                                                                                   Logic: 0.756ns(36.806%), Route: 1.298ns(63.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/de_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       6.775                          
 clock uncertainty                                       0.150       6.925                          

 Hold time                                              -0.276       6.649                          

 Data required time                                                  6.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.649                          
 Data arrival time                                                   9.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.451                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/sync_vg/hs_out/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.369 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       7.922         rstn_1ms[13]     
                                                                                   N1998_14/I2 (GTP_LUT5)
                                   td                    0.433       8.355 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       8.355         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/N0_1/I (GTP_INV)
                                   td                    0.000       8.355 r       hdmi_test1_inst/sync_vg/N0_1/Z (GTP_INV)
                                   net (fanout=13)       0.745       9.100         hdmi_test1_inst/sync_vg/N0_1
                                                                           r       hdmi_test1_inst/sync_vg/hs_out/R (GTP_DFF_R)

 Data arrival time                                                   9.100         Logic Levels: 2  
                                                                                   Logic: 0.756ns(36.806%), Route: 1.298ns(63.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/hs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       6.775                          
 clock uncertainty                                       0.150       6.925                          

 Hold time                                              -0.276       6.649                          

 Data required time                                                  6.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.649                          
 Data arrival time                                                   9.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.451                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : hdmi_test1_inst/sync_vg/v_count[0]/R (GTP_DFF_RE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.775
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.369 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       7.922         rstn_1ms[13]     
                                                                                   N1998_14/I2 (GTP_LUT5)
                                   td                    0.433       8.355 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       8.355         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/N0_1/I (GTP_INV)
                                   td                    0.000       8.355 r       hdmi_test1_inst/sync_vg/N0_1/Z (GTP_INV)
                                   net (fanout=13)       0.745       9.100         hdmi_test1_inst/sync_vg/N0_1
                                                                           r       hdmi_test1_inst/sync_vg/v_count[0]/R (GTP_DFF_RE)

 Data arrival time                                                   9.100         Logic Levels: 2  
                                                                                   Logic: 0.756ns(36.806%), Route: 1.298ns(63.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.922 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=69)       0.853       6.775         pix_clk          
                                                                           r       hdmi_test1_inst/sync_vg/v_count[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       6.775                          
 clock uncertainty                                       0.150       6.925                          

 Hold time                                              -0.276       6.649                          

 Data required time                                                  6.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.649                          
 Data arrival time                                                   9.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.451                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/ddr_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      22.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/ddr_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      22.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/ddr_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      22.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.208         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I0 (GTP_LUT3)
                                   td                    0.300       5.508 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=408)      2.044       7.552         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   7.552         Logic Levels: 1  
                                                                                   Logic: 0.629ns(20.051%), Route: 2.508ns(79.949%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204      11.149         nt_pixclk_in     
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.101      10.998                          

 Data required time                                                 10.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.998                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.446                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.208         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I0 (GTP_LUT3)
                                   td                    0.300       5.508 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=408)      2.044       7.552         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   7.552         Logic Levels: 1  
                                                                                   Logic: 0.629ns(20.051%), Route: 2.508ns(79.949%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204      11.149         nt_pixclk_in     
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.101      10.998                          

 Data required time                                                 10.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.998                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.446                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.208         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I0 (GTP_LUT3)
                                   td                    0.300       5.508 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=408)      2.044       7.552         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   7.552         Logic Levels: 1  
                                                                                   Logic: 0.629ns(20.051%), Route: 2.508ns(79.949%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204      11.149         nt_pixclk_in     
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.101      10.998                          

 Data required time                                                 10.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.998                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.446                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_init_done_1/CLK (GTP_DFF)
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_init_done_1/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_init_done_1/Q (GTP_DFF)
                                   net (fanout=15)       0.792       5.530         ddr_init_done_1  
                                                                                   hdmi_video_zoom/N2/I1 (GTP_LUT2)
                                   td                    0.222       5.752 f       hdmi_video_zoom/N2/Z (GTP_LUT2)
                                   net (fanout=20)       1.244       6.996         hdmi_video_zoom/N2
                                                                           f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.996         Logic Levels: 1  
                                                                                   Logic: 0.545ns(21.116%), Route: 2.036ns(78.884%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.607                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_init_done_1/CLK (GTP_DFF)
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_init_done_1/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_init_done_1/Q (GTP_DFF)
                                   net (fanout=15)       0.792       5.530         ddr_init_done_1  
                                                                                   hdmi_video_zoom/N2/I1 (GTP_LUT2)
                                   td                    0.222       5.752 f       hdmi_video_zoom/N2/Z (GTP_LUT2)
                                   net (fanout=20)       1.244       6.996         hdmi_video_zoom/N2
                                                                           f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.996         Logic Levels: 1  
                                                                                   Logic: 0.545ns(21.116%), Route: 2.036ns(78.884%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.607                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_init_done_1/CLK (GTP_DFF)
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_init_done_1/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_init_done_1/Q (GTP_DFF)
                                   net (fanout=15)       0.792       5.530         ddr_init_done_1  
                                                                                   hdmi_video_zoom/N2/I1 (GTP_LUT2)
                                   td                    0.222       5.752 f       hdmi_video_zoom/N2/Z (GTP_LUT2)
                                   net (fanout=20)       1.244       6.996         hdmi_video_zoom/N2
                                                                           f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.996         Logic Levels: 1  
                                                                                   Logic: 0.545ns(21.116%), Route: 2.036ns(78.884%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2176)     3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.607                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=55)       1.053       8.293         nt_ddr_init_done 
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I2 (GTP_LUT3)
                                   td                    0.185       8.478 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=408)      2.044      10.522         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  10.522         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.234%), Route: 3.097ns(85.766%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      12.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                  10.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.917                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=55)       1.053       8.293         nt_ddr_init_done 
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I2 (GTP_LUT3)
                                   td                    0.185       8.478 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=408)      2.044      10.522         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  10.522         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.234%), Route: 3.097ns(85.766%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      12.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                  10.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.917                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=55)       1.053       8.293         nt_ddr_init_done 
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I2 (GTP_LUT3)
                                   td                    0.185       8.478 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=408)      2.044      10.522         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  10.522         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.234%), Route: 3.097ns(85.766%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008      12.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                  10.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.917                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.375 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       7.980         rstn_1ms[1]      
                                                                                   N1998_9/I2 (GTP_LUT4)
                                   td                    0.280       8.260 f       N1998_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.724         _N107855         
                                                                                   N1998_14/I1 (GTP_LUT5)
                                   td                    0.233       8.957 r       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       8.957         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/N0_1/I (GTP_INV)
                                   td                    0.000       8.957 f       hdmi_test1_inst/sync_vg/N0_1/Z (GTP_INV)
                                   net (fanout=13)       0.745       9.702         hdmi_test1_inst/sync_vg/N0_1
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   9.702         Logic Levels: 3  
                                                                                   Logic: 0.842ns(31.702%), Route: 1.814ns(68.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622     105.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     105.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     107.046         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     107.046                          
 clock uncertainty                                      -0.150     106.896                          

 Recovery time                                          -0.542     106.354                          

 Data required time                                                106.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.354                          
 Data arrival time                                                   9.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.652                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.369 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       7.922         rstn_1ms[13]     
                                                                                   N1998_14/I2 (GTP_LUT5)
                                   td                    0.428       8.350 r       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       8.350         nt_rstn_out      
                                                                                   hdmi_test1_inst/sync_vg/N0_1/I (GTP_INV)
                                   td                    0.000       8.350 f       hdmi_test1_inst/sync_vg/N0_1/Z (GTP_INV)
                                   net (fanout=13)       0.745       9.095         hdmi_test1_inst/sync_vg/N0_1
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   9.095         Logic Levels: 2  
                                                                                   Logic: 0.751ns(36.652%), Route: 1.298ns(63.348%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.046                          
 clock uncertainty                                       0.000       7.046                          

 Removal time                                           -0.251       6.795                          

 Data required time                                                  6.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.795                          
 Data arrival time                                                   9.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.300                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     1.008       2.219         nt_sys_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4727)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1213)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172      11.292 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      12.383         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      15.186 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      15.186         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  15.186         Logic Levels: 2  
                                                                                   Logic: 3.304ns(39.927%), Route: 4.971ns(60.073%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.375 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       7.980         rstn_1ms[1]      
                                                                                   N1998_9/I2 (GTP_LUT4)
                                   td                    0.280       8.260 f       N1998_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.724         _N107855         
                                                                                   N1998_14/I1 (GTP_LUT5)
                                   td                    0.239       8.963 f       N1998_14/Z (GTP_LUT5)
                                   net (fanout=6)        1.372      10.335         nt_rstn_out      
                                                                                   rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.138 f       rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.138         rstn_out         
 rstn_out                                                                  f       rstn_out (port)  

 Data arrival time                                                  13.138         Logic Levels: 3  
                                                                                   Logic: 3.651ns(59.931%), Route: 2.441ns(40.069%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/state_4/CLK (GTP_DFF_R)
Endpoint    : iic_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2760)     4.622       5.833         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.927 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       7.046         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/state_4/CLK (GTP_DFF_R)

                                   tco                   0.329       7.375 r       ms72xx_ctl/iic_dri_rx/state_4/Q (GTP_DFF_R)
                                   net (fanout=8)        0.745       8.120         ms72xx_ctl/iic_dri_rx/state_4
                                                                                   ms72xx_ctl/iic_dri_rx/N80_0/I0 (GTP_LUT2)
                                   td                    0.215       8.335 r       ms72xx_ctl/iic_dri_rx/N80_0/Z (GTP_LUT2)
                                   net (fanout=1)        1.091       9.426         ms72xx_ctl/iic_dri_rx/N80
                                                                                   ms72xx_ctl.iic_sda_tri/T (GTP_IOBUF)
                                   tse                   2.810      12.236 f       ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000      12.236         nt_iic_sda       
 iic_sda                                                                   f       iic_sda (port)   

 Data arrival time                                                  12.236         Logic Levels: 2  
                                                                                   Logic: 3.354ns(64.624%), Route: 1.836ns(35.376%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_sda                                                 0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.000       0.000         nt_iic_sda       
                                                                                   ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N88             
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N89             
                                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rx_ctl_0 (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/gmii_ctl_in/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rgmii_rx_ctl_0                                      0.000       0.000 r       eth_rgmii_rx_ctl_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rx_ctl_0
                                                                                   udp_rec_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       udp_rec_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_ctl_ibuf
                                                                           r       udp_rec_top_inst/eth0_gmii_to_rgmii/gmii_ctl_in/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.100       10.000          1.900           High Pulse Width                          fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 8.100       10.000          1.900           Low Pulse Width                           fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 8.100       10.000          1.900           High Pulse Width                          fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.100       4.000           1.900           High Pulse Width                          eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/WCLK
 2.100       4.000           1.900           Low Pulse Width                           eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/WCLK
 2.100       4.000           1.900           High Pulse Width                          eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/WCLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.467       3.367           1.900           High Pulse Width                          eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_0/WCLK
 1.467       3.367           1.900           Low Pulse Width                           eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_0/WCLK
 1.467       3.367           1.900           High Pulse Width                          eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_1/WCLK
====================================================================================================

{ddr_ip_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 12.385      14.285          1.900           High Pulse Width                          eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/WCLK
 12.385      14.285          1.900           High Pulse Width                          eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/WCLK
 12.385      14.285          1.900           High Pulse Width                          eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_2/WCLK
====================================================================================================

{top5|eth_rgmii_rxc_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_tx_data[0].tx_data_oddr/RCLK
 498.483     500.000         1.517           Low Pulse Width                           udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_tx_data[0].tx_data_oddr/RCLK
 498.483     500.000         1.517           Low Pulse Width                           udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].tx_data_oddr/RCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width                          hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA
 19.102      20.000          0.898           Low Pulse Width                           hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKA
 19.102      20.000          0.898           High Pulse Width                          hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                        
+----------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/competition_new/competition_file/prj5/compile/top5_comp.adf               
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/source/fdc/top5.fdc                 
| Output     | C:/Users/86151/Desktop/competition_new/competition_file/prj5/synthesize/top5_syn.adf             
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/synthesize/top5_syn.vm              
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/synthesize/top5_controlsets.txt     
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/synthesize/snr.db                   
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/synthesize/top5.snr                 
+----------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 588 MB
Total CPU  time to synthesize completion : 0h:1m:5s
Process Total CPU  time to synthesize completion : 0h:1m:5s
Total real time to synthesize completion : 0h:1m:13s
