#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5cd77aa23100 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x5cd77aa72310 .scope module, "bench" "bench" 3 22;
 .timescale -9 -12;
P_0x5cd77aa40ac0 .param/l "CLK_PERIOD" 0 3 25, +C4<00000000000000000000000000001010>;
v0x5cd77aac31f0_0 .var "t_clock", 0 0;
v0x5cd77aac32b0_0 .net "t_port_a", 7 0, L_0x5cd77aac4b40;  1 drivers
v0x5cd77aac33c0_0 .net "t_port_b", 7 0, L_0x5cd77aac6ab0;  1 drivers
v0x5cd77aac34b0_0 .net "t_port_c", 7 0, L_0x5cd77aac8a70;  1 drivers
v0x5cd77aac35c0_0 .var "t_reset", 0 0;
S_0x5cd77aa36d10 .scope module, "top" "pic_core" 3 49, 4 22 0, S_0x5cd77aa72310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INOUT 8 "port_a";
    .port_info 3 /INOUT 8 "port_b";
    .port_info 4 /INOUT 8 "port_c";
v0x5cd77aabff80_0 .net "alu_op", 3 0, v0x5cd77aaac380_0;  1 drivers
RS_0x769a4125b1c8 .resolv tri, v0x5cd77aabb7b0_0, L_0x5cd77aac53d0, L_0x5cd77aac7390, L_0x5cd77aac9350, L_0x5cd77aac9570, L_0x5cd77aac9bf0, L_0x5cd77aaca160, L_0x5cd77aaca630, L_0x5cd77aacac20;
v0x5cd77aac0060_0 .net8 "bus_a", 7 0, RS_0x769a4125b1c8;  9 drivers
RS_0x769a4125b1f8 .resolv tri, L_0x5cd77aac9700, L_0x5cd77aac9930, L_0x5cd77aacaa20;
v0x5cd77aac0120_0 .net8 "bus_b", 7 0, RS_0x769a4125b1f8;  3 drivers
v0x5cd77aac0250_0 .net "bus_out", 7 0, L_0x5cd77aacb3e0;  1 drivers
v0x5cd77aac0310_0 .net "carry_new", 0 0, L_0x5cd77aacb480;  1 drivers
v0x5cd77aac0400_0 .net "carry_old", 0 0, L_0x5cd77aaca720;  1 drivers
v0x5cd77aac04f0_0 .net "carry_wen", 0 0, v0x5cd77aaac460_0;  1 drivers
v0x5cd77aac05e0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  1 drivers
v0x5cd77aac0680_0 .net "const_01", 0 0, v0x5cd77aaac500_0;  1 drivers
v0x5cd77aac07b0_0 .net "const_oen", 0 0, v0x5cd77aaac5a0_0;  1 drivers
v0x5cd77aac08a0_0 .net "file_addr", 4 0, L_0x5cd77aac9ec0;  1 drivers
v0x5cd77aac0960_0 .net "file_oen", 0 0, v0x5cd77aaac900_0;  1 drivers
v0x5cd77aac0a50_0 .net "file_wen", 0 0, v0x5cd77aaac9c0_0;  1 drivers
v0x5cd77aac0b40_0 .net "fsr", 4 0, L_0x5cd77aac9ce0;  1 drivers
v0x5cd77aac0c50_0 .net "fsr_oen", 0 0, v0x5cd77aaaca80_0;  1 drivers
v0x5cd77aac0d40_0 .net "fsr_wen", 0 0, v0x5cd77aaacb40_0;  1 drivers
v0x5cd77aac0e30_0 .net "imm_oen", 0 0, v0x5cd77aaacc00_0;  1 drivers
v0x5cd77aac1030_0 .net "inst", 11 0, L_0x5cd77aac9a70;  1 drivers
v0x5cd77aac1140_0 .net "inst_skip", 0 0, v0x5cd77aaacda0_0;  1 drivers
v0x5cd77aac1230_0 .net "pc_load", 0 0, v0x5cd77aaace60_0;  1 drivers
v0x5cd77aac1320_0 .net "pc_oen", 0 0, v0x5cd77aaacf20_0;  1 drivers
v0x5cd77aac1410_0 .net "pc_pop", 0 0, v0x5cd77aaacfe0_0;  1 drivers
v0x5cd77aac1500_0 .net "pc_push", 0 0, v0x5cd77aaad0a0_0;  1 drivers
v0x5cd77aac15f0_0 .net "pc_wen", 0 0, v0x5cd77aaad160_0;  1 drivers
v0x5cd77aac16e0_0 .net "pic_rom_addr", 8 0, L_0x5cd77aaca410;  1 drivers
v0x5cd77aac17f0_0 .net "pic_rom_data", 11 0, v0x5cd77aabd420_0;  1 drivers
v0x5cd77aac1900_0 .net "port_a", 7 0, L_0x5cd77aac4b40;  alias, 1 drivers
v0x5cd77aac19c0_0 .net "port_a_oen", 0 0, v0x5cd77aaad220_0;  1 drivers
v0x5cd77aac1ab0_0 .net "port_a_tri", 7 0, v0x5cd77aab0c60_0;  1 drivers
v0x5cd77aac1ba0_0 .net "port_a_wen", 0 0, v0x5cd77aaad2e0_0;  1 drivers
v0x5cd77aac1c90_0 .net "port_b", 7 0, L_0x5cd77aac6ab0;  alias, 1 drivers
v0x5cd77aac1d50_0 .net "port_b_oen", 0 0, v0x5cd77aaad3a0_0;  1 drivers
v0x5cd77aac1e40_0 .net "port_b_tri", 7 0, v0x5cd77aab1400_0;  1 drivers
v0x5cd77aac2140_0 .net "port_b_wen", 0 0, v0x5cd77aaad460_0;  1 drivers
v0x5cd77aac2230_0 .net "port_c", 7 0, L_0x5cd77aac8a70;  alias, 1 drivers
v0x5cd77aac22f0_0 .net "port_c_oen", 0 0, v0x5cd77aaad520_0;  1 drivers
v0x5cd77aac23e0_0 .net "port_c_tri", 7 0, v0x5cd77aab1b40_0;  1 drivers
v0x5cd77aac24d0_0 .net "port_c_wen", 0 0, v0x5cd77aaad5e0_0;  1 drivers
v0x5cd77aac25c0_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  1 drivers
v0x5cd77aac2660_0 .net "rtcc_oen", 0 0, v0x5cd77aaad6a0_0;  1 drivers
v0x5cd77aac2750_0 .net "rtcc_wen", 0 0, v0x5cd77aaad760_0;  1 drivers
v0x5cd77aac2840_0 .net "status_oen", 0 0, v0x5cd77aaad820_0;  1 drivers
v0x5cd77aac2930_0 .net "status_wen", 0 0, v0x5cd77aaad8e0_0;  1 drivers
v0x5cd77aac2a20_0 .net "tris_a_wen", 0 0, v0x5cd77aaad9a0_0;  1 drivers
v0x5cd77aac2b10_0 .net "tris_b_wen", 0 0, v0x5cd77aaada60_0;  1 drivers
v0x5cd77aac2c00_0 .net "tris_c_wen", 0 0, v0x5cd77aaadb20_0;  1 drivers
v0x5cd77aac2cf0_0 .net "w_a_oen", 0 0, v0x5cd77aaaded0_0;  1 drivers
v0x5cd77aac2de0_0 .net "w_b_oen", 0 0, v0x5cd77aaadf90_0;  1 drivers
v0x5cd77aac2ed0_0 .net "w_wen", 0 0, v0x5cd77aaae050_0;  1 drivers
v0x5cd77aac2fc0_0 .net "zero", 0 0, v0x5cd77aaa9330_0;  1 drivers
v0x5cd77aac3060_0 .net "zero_wen", 0 0, v0x5cd77aaae1b0_0;  1 drivers
L_0x5cd77aac9fb0 .part L_0x5cd77aac9a70, 0, 5;
L_0x5cd77aaca4d0 .part L_0x5cd77aac9a70, 0, 9;
S_0x5cd77aa666f0 .scope module, "alu" "pic_alu" 4 244, 5 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "res";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "zero";
P_0x5cd77a945cf0 .param/l "ALUOP_ADD" 1 5 32, C4<0000>;
P_0x5cd77a945d30 .param/l "ALUOP_AND" 1 5 34, C4<0010>;
P_0x5cd77a945d70 .param/l "ALUOP_BITCLR" 1 5 41, C4<1001>;
P_0x5cd77a945db0 .param/l "ALUOP_BITSET" 1 5 42, C4<1010>;
P_0x5cd77a945df0 .param/l "ALUOP_BITTESTCLR" 1 5 43, C4<1011>;
P_0x5cd77a945e30 .param/l "ALUOP_BITTESTSET" 1 5 44, C4<1100>;
P_0x5cd77a945e70 .param/l "ALUOP_COM" 1 5 37, C4<0101>;
P_0x5cd77a945eb0 .param/l "ALUOP_OR" 1 5 35, C4<0011>;
P_0x5cd77a945ef0 .param/l "ALUOP_PASSA" 1 5 45, C4<1101>;
P_0x5cd77a945f30 .param/l "ALUOP_PASSB" 1 5 46, C4<1110>;
P_0x5cd77a945f70 .param/l "ALUOP_ROL" 1 5 39, C4<0111>;
P_0x5cd77a945fb0 .param/l "ALUOP_ROR" 1 5 38, C4<0110>;
P_0x5cd77a945ff0 .param/l "ALUOP_SUB" 1 5 33, C4<0001>;
P_0x5cd77a946030 .param/l "ALUOP_SWAP" 1 5 40, C4<1000>;
P_0x5cd77a946070 .param/l "ALUOP_XOR" 1 5 36, C4<0100>;
L_0x5cd77aacb0f0 .functor NOT 8, RS_0x769a4125b1f8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5cd77aacb5b0 .functor AND 8, v0x5cd77aaa8b90_0, RS_0x769a4125b1c8, C4<11111111>, C4<11111111>;
L_0x769a40ed03c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5cd77aa49050_0 .net/2u *"_ivl_0", 3 0, L_0x769a40ed03c0;  1 drivers
L_0x769a40ed0498 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5cd77aa47d80_0 .net/2u *"_ivl_10", 3 0, L_0x769a40ed0498;  1 drivers
v0x5cd77aa46ab0_0 .net *"_ivl_12", 0 0, L_0x5cd77aacb050;  1 drivers
v0x5cd77aa457e0_0 .net *"_ivl_14", 7 0, L_0x5cd77aacb0f0;  1 drivers
v0x5cd77aa44510_0 .net *"_ivl_2", 0 0, L_0x5cd77aacad40;  1 drivers
v0x5cd77aa432d0_0 .net *"_ivl_26", 2 0, L_0x5cd77aacb620;  1 drivers
v0x5cd77aa42690_0 .net *"_ivl_38", 7 0, L_0x5cd77aacb6c0;  1 drivers
L_0x769a40ed0408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cd77aaa8810_0 .net/2u *"_ivl_4", 0 0, L_0x769a40ed0408;  1 drivers
L_0x769a40ed0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cd77aaa88f0_0 .net/2u *"_ivl_6", 0 0, L_0x769a40ed0450;  1 drivers
v0x5cd77aaa89d0_0 .net8 "a", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aaa8ab0_0 .net8 "b", 7 0, RS_0x769a4125b1f8;  alias, 3 drivers
v0x5cd77aaa8b90_0 .var "bit_pattern", 7 0;
v0x5cd77aaa8c70_0 .net "bit_test", 7 0, L_0x5cd77aacb5b0;  1 drivers
v0x5cd77aaa8d50_0 .net "carry_in", 0 0, L_0x5cd77aaca720;  alias, 1 drivers
v0x5cd77aaa8e10_0 .net "carry_out", 0 0, L_0x5cd77aacb480;  alias, 1 drivers
v0x5cd77aaa8ed0_0 .net "operation", 3 0, v0x5cd77aaac380_0;  alias, 1 drivers
v0x5cd77aaa8fb0_0 .net "res", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aaa9090_0 .var "result", 9 0;
v0x5cd77aaa9170_0 .net "temp_b", 7 0, L_0x5cd77aacb270;  1 drivers
v0x5cd77aaa9250_0 .net "temp_carry", 0 0, L_0x5cd77aacae90;  1 drivers
v0x5cd77aaa9330_0 .var "zero", 0 0;
E_0x5cd77aa24860 .event edge, L_0x5cd77aacb6c0, v0x5cd77aaa8ed0_0, v0x5cd77aaa8c70_0;
E_0x5cd77aa23f10/0 .event edge, v0x5cd77aaa8b90_0, v0x5cd77aaa8d50_0, v0x5cd77aaa8ab0_0, v0x5cd77aaa89d0_0;
E_0x5cd77aa23f10/1 .event edge, v0x5cd77aaa8ed0_0;
E_0x5cd77aa23f10 .event/or E_0x5cd77aa23f10/0, E_0x5cd77aa23f10/1;
E_0x5cd77aa0a750 .event edge, L_0x5cd77aacb620;
L_0x5cd77aacad40 .cmp/eq 4, v0x5cd77aaac380_0, L_0x769a40ed03c0;
L_0x5cd77aacae90 .functor MUXZ 1, L_0x769a40ed0450, L_0x769a40ed0408, L_0x5cd77aacad40, C4<>;
L_0x5cd77aacb050 .cmp/eq 4, v0x5cd77aaac380_0, L_0x769a40ed0498;
L_0x5cd77aacb270 .functor MUXZ 8, RS_0x769a4125b1f8, L_0x5cd77aacb0f0, L_0x5cd77aacb050, C4<>;
L_0x5cd77aacb3e0 .part v0x5cd77aaa9090_0, 0, 8;
L_0x5cd77aacb480 .part v0x5cd77aaa9090_0, 8, 1;
L_0x5cd77aacb620 .part RS_0x769a4125b1f8, 5, 3;
L_0x5cd77aacb6c0 .part v0x5cd77aaa9090_0, 0, 8;
S_0x5cd77aaa94d0 .scope module, "constants_generator" "reg_cons" 4 228, 6 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "out_en";
    .port_info 1 /INPUT 1 "const_01";
    .port_info 2 /OUTPUT 8 "data_out";
L_0x769a40ed02e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aaca810 .functor XNOR 1, v0x5cd77aaac5a0_0, L_0x769a40ed02e8, C4<0>, C4<0>;
v0x5cd77aaa9680_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed02e8;  1 drivers
v0x5cd77aaa9780_0 .net *"_ivl_2", 0 0, L_0x5cd77aaca810;  1 drivers
L_0x769a40ed0330 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5cd77aaa9840_0 .net/2u *"_ivl_4", 6 0, L_0x769a40ed0330;  1 drivers
v0x5cd77aaa9900_0 .net *"_ivl_6", 7 0, L_0x5cd77aaca900;  1 drivers
o0x769a4125b618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aaa99e0_0 name=_ivl_8
v0x5cd77aaa9ac0_0 .net "const_01", 0 0, v0x5cd77aaac500_0;  alias, 1 drivers
v0x5cd77aaa9b80_0 .net8 "data_out", 7 0, RS_0x769a4125b1f8;  alias, 3 drivers
v0x5cd77aaa9c40_0 .net "out_en", 0 0, v0x5cd77aaac5a0_0;  alias, 1 drivers
L_0x5cd77aaca900 .concat [ 1 7 0 0], v0x5cd77aaac500_0, L_0x769a40ed0330;
L_0x5cd77aacaa20 .functor MUXZ 8, o0x769a4125b618, L_0x5cd77aaca900, L_0x5cd77aaca810, C4<>;
S_0x5cd77aaa9d60 .scope module, "controller" "pic_ctrl" 4 255, 7 23 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "inst";
    .port_info 1 /INPUT 5 "file_addr";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 4 "alu_op";
    .port_info 4 /OUTPUT 1 "tris_a_wen";
    .port_info 5 /OUTPUT 1 "tris_b_wen";
    .port_info 6 /OUTPUT 1 "tris_c_wen";
    .port_info 7 /OUTPUT 1 "port_a_wen";
    .port_info 8 /OUTPUT 1 "port_b_wen";
    .port_info 9 /OUTPUT 1 "port_c_wen";
    .port_info 10 /OUTPUT 1 "port_a_oen";
    .port_info 11 /OUTPUT 1 "port_b_oen";
    .port_info 12 /OUTPUT 1 "port_c_oen";
    .port_info 13 /OUTPUT 1 "w_wen";
    .port_info 14 /OUTPUT 1 "w_a_oen";
    .port_info 15 /OUTPUT 1 "w_b_oen";
    .port_info 16 /OUTPUT 1 "pc_wen";
    .port_info 17 /OUTPUT 1 "pc_oen";
    .port_info 18 /OUTPUT 1 "pc_push";
    .port_info 19 /OUTPUT 1 "pc_pop";
    .port_info 20 /OUTPUT 1 "pc_load";
    .port_info 21 /OUTPUT 1 "fsr_wen";
    .port_info 22 /OUTPUT 1 "fsr_oen";
    .port_info 23 /OUTPUT 1 "rtcc_wen";
    .port_info 24 /OUTPUT 1 "rtcc_oen";
    .port_info 25 /OUTPUT 1 "file_wen";
    .port_info 26 /OUTPUT 1 "file_oen";
    .port_info 27 /OUTPUT 1 "inst_skip";
    .port_info 28 /OUTPUT 1 "imm_oen";
    .port_info 29 /OUTPUT 1 "status_oen";
    .port_info 30 /OUTPUT 1 "status_wen";
    .port_info 31 /OUTPUT 1 "carry_wen";
    .port_info 32 /OUTPUT 1 "zero_wen";
    .port_info 33 /OUTPUT 1 "const_oen";
    .port_info 34 /OUTPUT 1 "const_01";
P_0x5cd77aaa9ef0 .param/l "ADDWF" 1 7 86, C4<000111>;
P_0x5cd77aaa9f30 .param/l "ALUOP_ADD" 1 7 61, C4<0000>;
P_0x5cd77aaa9f70 .param/l "ALUOP_AND" 1 7 63, C4<0010>;
P_0x5cd77aaa9fb0 .param/l "ALUOP_BITCLR" 1 7 70, C4<1001>;
P_0x5cd77aaa9ff0 .param/l "ALUOP_BITSET" 1 7 71, C4<1010>;
P_0x5cd77aaaa030 .param/l "ALUOP_BITTESTCLR" 1 7 72, C4<1011>;
P_0x5cd77aaaa070 .param/l "ALUOP_BITTESTSET" 1 7 73, C4<1100>;
P_0x5cd77aaaa0b0 .param/l "ALUOP_COM" 1 7 66, C4<0101>;
P_0x5cd77aaaa0f0 .param/l "ALUOP_OR" 1 7 64, C4<0011>;
P_0x5cd77aaaa130 .param/l "ALUOP_PASSA" 1 7 74, C4<1101>;
P_0x5cd77aaaa170 .param/l "ALUOP_PASSB" 1 7 75, C4<1110>;
P_0x5cd77aaaa1b0 .param/l "ALUOP_ROL" 1 7 68, C4<0111>;
P_0x5cd77aaaa1f0 .param/l "ALUOP_ROR" 1 7 67, C4<0110>;
P_0x5cd77aaaa230 .param/l "ALUOP_SUB" 1 7 62, C4<0001>;
P_0x5cd77aaaa270 .param/l "ALUOP_SWAP" 1 7 69, C4<1000>;
P_0x5cd77aaaa2b0 .param/l "ALUOP_XOR" 1 7 65, C4<0100>;
P_0x5cd77aaaa2f0 .param/l "ANDLW" 1 7 108, C4<1110>;
P_0x5cd77aaaa330 .param/l "ANDWF" 1 7 84, C4<000101>;
P_0x5cd77aaaa370 .param/l "BCF" 1 7 95, C4<0100>;
P_0x5cd77aaaa3b0 .param/l "BSF" 1 7 96, C4<0101>;
P_0x5cd77aaaa3f0 .param/l "BTFSC" 1 7 97, C4<0110>;
P_0x5cd77aaaa430 .param/l "BTFSS" 1 7 98, C4<0111>;
P_0x5cd77aaaa470 .param/l "CALL" 1 7 104, C4<1001>;
P_0x5cd77aaaa4b0 .param/l "CLRF" 1 7 80, C4<0000011>;
P_0x5cd77aaaa4f0 .param/l "CLRW" 1 7 79, C4<0000010>;
P_0x5cd77aaaa530 .param/l "CLRWDT" 1 7 101, C4<000000000100>;
P_0x5cd77aaaa570 .param/l "COMF" 1 7 88, C4<001001>;
P_0x5cd77aaaa5b0 .param/l "DECF" 1 7 82, C4<000011>;
P_0x5cd77aaaa5f0 .param/l "DECFSZ" 1 7 90, C4<001011>;
P_0x5cd77aaaa630 .param/l "GOTO" 1 7 105, C4<101>;
P_0x5cd77aaaa670 .param/l "INCF" 1 7 89, C4<001010>;
P_0x5cd77aaaa6b0 .param/l "INCFSZ" 1 7 94, C4<001111>;
P_0x5cd77aaaa6f0 .param/l "IORLW" 1 7 107, C4<1101>;
P_0x5cd77aaaa730 .param/l "IORWF" 1 7 83, C4<000100>;
P_0x5cd77aaaa770 .param/l "MOVF" 1 7 87, C4<001000>;
P_0x5cd77aaaa7b0 .param/l "MOVLW" 1 7 106, C4<1100>;
P_0x5cd77aaaa7f0 .param/l "MOVWF" 1 7 78, C4<0000001>;
P_0x5cd77aaaa830 .param/l "NOP" 1 7 77, C4<000000000000>;
P_0x5cd77aaaa870 .param/l "OPTION" 1 7 99, C4<000000000010>;
P_0x5cd77aaaa8b0 .param/l "RETLW" 1 7 103, C4<1000>;
P_0x5cd77aaaa8f0 .param/l "RLF" 1 7 92, C4<001101>;
P_0x5cd77aaaa930 .param/l "RRF" 1 7 91, C4<001100>;
P_0x5cd77aaaa970 .param/l "SLEEP" 1 7 100, C4<000000000011>;
P_0x5cd77aaaa9b0 .param/l "SUBWF" 1 7 81, C4<000010>;
P_0x5cd77aaaa9f0 .param/l "SWAPF" 1 7 93, C4<001110>;
P_0x5cd77aaaaa30 .param/l "TRIS" 1 7 102, C4<0000000001>;
P_0x5cd77aaaaa70 .param/l "XORLW" 1 7 109, C4<1111>;
P_0x5cd77aaaaab0 .param/l "XORWF" 1 7 85, C4<000110>;
v0x5cd77aaac380_0 .var "alu_op", 3 0;
v0x5cd77aaac460_0 .var "carry_wen", 0 0;
v0x5cd77aaac500_0 .var "const_01", 0 0;
v0x5cd77aaac5a0_0 .var "const_oen", 0 0;
v0x5cd77aaac640_0 .net "dest", 0 0, L_0x5cd77aacb7e0;  1 drivers
v0x5cd77aaac6e0_0 .net "file_addr", 4 0, L_0x5cd77aac9ec0;  alias, 1 drivers
v0x5cd77aaac780_0 .var "file_moen", 0 0;
v0x5cd77aaac840_0 .var "file_mwen", 0 0;
v0x5cd77aaac900_0 .var "file_oen", 0 0;
v0x5cd77aaac9c0_0 .var "file_wen", 0 0;
v0x5cd77aaaca80_0 .var "fsr_oen", 0 0;
v0x5cd77aaacb40_0 .var "fsr_wen", 0 0;
v0x5cd77aaacc00_0 .var "imm_oen", 0 0;
v0x5cd77aaaccc0_0 .net "inst", 11 0, L_0x5cd77aac9a70;  alias, 1 drivers
v0x5cd77aaacda0_0 .var "inst_skip", 0 0;
v0x5cd77aaace60_0 .var "pc_load", 0 0;
v0x5cd77aaacf20_0 .var "pc_oen", 0 0;
v0x5cd77aaacfe0_0 .var "pc_pop", 0 0;
v0x5cd77aaad0a0_0 .var "pc_push", 0 0;
v0x5cd77aaad160_0 .var "pc_wen", 0 0;
v0x5cd77aaad220_0 .var "port_a_oen", 0 0;
v0x5cd77aaad2e0_0 .var "port_a_wen", 0 0;
v0x5cd77aaad3a0_0 .var "port_b_oen", 0 0;
v0x5cd77aaad460_0 .var "port_b_wen", 0 0;
v0x5cd77aaad520_0 .var "port_c_oen", 0 0;
v0x5cd77aaad5e0_0 .var "port_c_wen", 0 0;
v0x5cd77aaad6a0_0 .var "rtcc_oen", 0 0;
v0x5cd77aaad760_0 .var "rtcc_wen", 0 0;
v0x5cd77aaad820_0 .var "status_oen", 0 0;
v0x5cd77aaad8e0_0 .var "status_wen", 0 0;
v0x5cd77aaad9a0_0 .var "tris_a_wen", 0 0;
v0x5cd77aaada60_0 .var "tris_b_wen", 0 0;
v0x5cd77aaadb20_0 .var "tris_c_wen", 0 0;
v0x5cd77aaaddf0_0 .net "tris_sel", 1 0, L_0x5cd77aacb8b0;  1 drivers
v0x5cd77aaaded0_0 .var "w_a_oen", 0 0;
v0x5cd77aaadf90_0 .var "w_b_oen", 0 0;
v0x5cd77aaae050_0 .var "w_wen", 0 0;
v0x5cd77aaae110_0 .net "zero", 0 0, v0x5cd77aaa9330_0;  alias, 1 drivers
v0x5cd77aaae1b0_0 .var "zero_wen", 0 0;
E_0x5cd77aa24510 .event edge, v0x5cd77aaaddf0_0, v0x5cd77aaa9330_0, v0x5cd77aaac640_0, v0x5cd77aaaccc0_0;
E_0x5cd77aa99ea0 .event edge, v0x5cd77aaac6e0_0, v0x5cd77aaac840_0, v0x5cd77aaac780_0;
L_0x5cd77aacb7e0 .part L_0x5cd77aac9a70, 5, 1;
L_0x5cd77aacb8b0 .part L_0x5cd77aac9a70, 0, 2;
S_0x5cd77aaae6b0 .scope module, "file_address_mux" "fadr_mux" 4 181, 8 23 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inst_5";
    .port_info 1 /INPUT 5 "fsr";
    .port_info 2 /OUTPUT 5 "file_addr";
L_0x769a40ed0210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5cd77aaae8b0_0 .net/2u *"_ivl_0", 4 0, L_0x769a40ed0210;  1 drivers
v0x5cd77aaae9b0_0 .net *"_ivl_2", 0 0, L_0x5cd77aac9dd0;  1 drivers
v0x5cd77aaaea70_0 .net "file_addr", 4 0, L_0x5cd77aac9ec0;  alias, 1 drivers
v0x5cd77aaaeb40_0 .net "fsr", 4 0, L_0x5cd77aac9ce0;  alias, 1 drivers
v0x5cd77aaaec00_0 .net "inst_5", 4 0, L_0x5cd77aac9fb0;  1 drivers
L_0x5cd77aac9dd0 .cmp/eq 5, L_0x5cd77aac9fb0, L_0x769a40ed0210;
L_0x5cd77aac9ec0 .functor MUXZ 5, L_0x5cd77aac9fb0, L_0x5cd77aac9ce0, L_0x5cd77aac9dd0, C4<>;
S_0x5cd77aaaedb0 .scope module, "fsr_register" "reg_fsr" 4 171, 9 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "out_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 5 "fsr_out";
L_0x769a40ed01c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aac9b30 .functor XNOR 1, v0x5cd77aaaca80_0, L_0x769a40ed01c8, C4<0>, C4<0>;
v0x5cd77aaaf120_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed01c8;  1 drivers
v0x5cd77aaaf220_0 .net *"_ivl_2", 0 0, L_0x5cd77aac9b30;  1 drivers
o0x769a4125c608 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aaaf2e0_0 name=_ivl_4
v0x5cd77aaaf3a0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aaaf460_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aaaf570_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aaaf610_0 .net "fsr_out", 4 0, L_0x5cd77aac9ce0;  alias, 1 drivers
v0x5cd77aaaf6e0_0 .net "out_en", 0 0, v0x5cd77aaaca80_0;  alias, 1 drivers
v0x5cd77aaaf7b0_0 .var "value", 7 0;
v0x5cd77aaaf850_0 .net "write_en", 0 0, v0x5cd77aaacb40_0;  alias, 1 drivers
E_0x5cd77aaaf0c0 .event posedge, v0x5cd77aaaf3a0_0;
L_0x5cd77aac9bf0 .functor MUXZ 8, o0x769a4125c608, v0x5cd77aaaf7b0_0, L_0x5cd77aac9b30, C4<>;
L_0x5cd77aac9ce0 .part v0x5cd77aaaf7b0_0, 0, 5;
S_0x5cd77aaafa00 .scope module, "instruction_register" "reg_inst" 4 160, 10 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "skip";
    .port_info 3 /INPUT 1 "out_en";
    .port_info 4 /INPUT 12 "inst_in";
    .port_info 5 /OUTPUT 12 "inst_out";
    .port_info 6 /OUTPUT 8 "imm_out";
L_0x769a40ed0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aa633c0 .functor XNOR 1, v0x5cd77aaacc00_0, L_0x769a40ed0180, C4<0>, C4<0>;
L_0x5cd77aac9a70 .functor BUFZ 12, v0x5cd77aab0560_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x5cd77aaafc10_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed0180;  1 drivers
v0x5cd77aaafd10_0 .net *"_ivl_2", 0 0, L_0x5cd77aa633c0;  1 drivers
v0x5cd77aaafdd0_0 .net *"_ivl_5", 7 0, L_0x5cd77aac9890;  1 drivers
o0x769a4125c848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aaafec0_0 name=_ivl_6
v0x5cd77aaaffa0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab0090_0 .net8 "imm_out", 7 0, RS_0x769a4125b1f8;  alias, 3 drivers
v0x5cd77aab0180_0 .net "inst_in", 11 0, v0x5cd77aabd420_0;  alias, 1 drivers
v0x5cd77aab0260_0 .net "inst_out", 11 0, L_0x5cd77aac9a70;  alias, 1 drivers
v0x5cd77aab0320_0 .net "out_en", 0 0, v0x5cd77aaacc00_0;  alias, 1 drivers
v0x5cd77aab03f0_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  alias, 1 drivers
v0x5cd77aab0490_0 .net "skip", 0 0, v0x5cd77aaacda0_0;  alias, 1 drivers
v0x5cd77aab0560_0 .var "value", 11 0;
E_0x5cd77aaafb90/0 .event negedge, v0x5cd77aab03f0_0;
E_0x5cd77aaafb90/1 .event posedge, v0x5cd77aaaf3a0_0;
E_0x5cd77aaafb90 .event/or E_0x5cd77aaafb90/0, E_0x5cd77aaafb90/1;
L_0x5cd77aac9890 .part v0x5cd77aab0560_0, 0, 8;
L_0x5cd77aac9930 .functor MUXZ 8, o0x769a4125c848, L_0x5cd77aac9890, L_0x5cd77aa633c0, C4<>;
S_0x5cd77aab0720 .scope module, "io_conf_port_a" "reg_8rst" 4 133, 11 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x5cd77aab08e0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab09f0_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aab0b00_0 .net "data_out", 7 0, v0x5cd77aab0c60_0;  alias, 1 drivers
v0x5cd77aab0bc0_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  alias, 1 drivers
v0x5cd77aab0c60_0 .var "value", 7 0;
v0x5cd77aab0d70_0 .net "write_en", 0 0, v0x5cd77aaad9a0_0;  alias, 1 drivers
S_0x5cd77aab0ec0 .scope module, "io_conf_port_b" "reg_8rst" 4 142, 11 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x5cd77aab10a0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab1160_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aab1220_0 .net "data_out", 7 0, v0x5cd77aab1400_0;  alias, 1 drivers
v0x5cd77aab1310_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  alias, 1 drivers
v0x5cd77aab1400_0 .var "value", 7 0;
v0x5cd77aab1530_0 .net "write_en", 0 0, v0x5cd77aaada60_0;  alias, 1 drivers
S_0x5cd77aab1650 .scope module, "io_conf_port_c" "reg_8rst" 4 151, 11 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x5cd77aab1830_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab18f0_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aab19b0_0 .net "data_out", 7 0, v0x5cd77aab1b40_0;  alias, 1 drivers
v0x5cd77aab1aa0_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  alias, 1 drivers
v0x5cd77aab1b40_0 .var "value", 7 0;
v0x5cd77aab1c20_0 .net "write_en", 0 0, v0x5cd77aaadb20_0;  alias, 1 drivers
S_0x5cd77aab1d70 .scope module, "port_a_reg" "reg_io" 4 89, 12 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "out_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 8 "inout_sel";
    .port_info 6 /INOUT 8 "dataport";
L_0x769a40ed0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aa73f90 .functor XNOR 1, v0x5cd77aaad220_0, L_0x769a40ed0018, C4<0>, C4<0>;
v0x5cd77aab1f00_0 .net *"_ivl_13", 0 0, L_0x5cd77aac3930;  1 drivers
v0x5cd77aab2000_0 .net *"_ivl_15", 0 0, L_0x5cd77aac39d0;  1 drivers
o0x769a4125cea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab20e0_0 name=_ivl_16
v0x5cd77aab21a0_0 .net *"_ivl_18", 0 0, L_0x5cd77aac3a70;  1 drivers
v0x5cd77aab2280_0 .net *"_ivl_23", 0 0, L_0x5cd77aac3bf0;  1 drivers
v0x5cd77aab2360_0 .net *"_ivl_25", 0 0, L_0x5cd77aac3c90;  1 drivers
o0x769a4125cf68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab2440_0 name=_ivl_26
v0x5cd77aab2520_0 .net *"_ivl_28", 0 0, L_0x5cd77aac3d80;  1 drivers
v0x5cd77aab2600_0 .net *"_ivl_3", 0 0, L_0x5cd77aac36b0;  1 drivers
v0x5cd77aab26e0_0 .net *"_ivl_33", 0 0, L_0x5cd77aac3ec0;  1 drivers
v0x5cd77aab27c0_0 .net *"_ivl_35", 0 0, L_0x5cd77aac3fc0;  1 drivers
o0x769a4125d058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab28a0_0 name=_ivl_36
v0x5cd77aab2980_0 .net *"_ivl_38", 0 0, L_0x5cd77aac40f0;  1 drivers
v0x5cd77aab2a60_0 .net *"_ivl_43", 0 0, L_0x5cd77aac4200;  1 drivers
v0x5cd77aab2b40_0 .net *"_ivl_45", 0 0, L_0x5cd77aac42a0;  1 drivers
o0x769a4125d118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab2c20_0 name=_ivl_46
v0x5cd77aab2d00_0 .net *"_ivl_48", 0 0, L_0x5cd77aac43c0;  1 drivers
v0x5cd77aab2de0_0 .net *"_ivl_5", 0 0, L_0x5cd77aac3750;  1 drivers
v0x5cd77aab2ec0_0 .net *"_ivl_53", 0 0, L_0x5cd77aac4500;  1 drivers
v0x5cd77aab2fa0_0 .net *"_ivl_55", 0 0, L_0x5cd77aac4630;  1 drivers
o0x769a4125d208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab3080_0 name=_ivl_56
v0x5cd77aab3160_0 .net *"_ivl_58", 0 0, L_0x5cd77aac46d0;  1 drivers
o0x769a4125d268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab3240_0 name=_ivl_6
v0x5cd77aab3320_0 .net *"_ivl_63", 0 0, L_0x5cd77aac48b0;  1 drivers
v0x5cd77aab3400_0 .net *"_ivl_65", 0 0, L_0x5cd77aac4950;  1 drivers
o0x769a4125d2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab34e0_0 name=_ivl_66
v0x5cd77aab35c0_0 .net *"_ivl_68", 0 0, L_0x5cd77aac4770;  1 drivers
v0x5cd77aab36a0_0 .net *"_ivl_74", 0 0, L_0x5cd77aac4f20;  1 drivers
v0x5cd77aab3780_0 .net *"_ivl_76", 0 0, L_0x5cd77aac4fc0;  1 drivers
o0x769a4125d3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab3860_0 name=_ivl_77
v0x5cd77aab3940_0 .net *"_ivl_79", 0 0, L_0x5cd77aac5240;  1 drivers
v0x5cd77aab3a20_0 .net *"_ivl_8", 0 0, L_0x5cd77aac37f0;  1 drivers
v0x5cd77aab3b00_0 .net/2u *"_ivl_81", 0 0, L_0x769a40ed0018;  1 drivers
v0x5cd77aab3df0_0 .net *"_ivl_83", 0 0, L_0x5cd77aa73f90;  1 drivers
o0x769a4125d4a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab3eb0_0 name=_ivl_85
v0x5cd77aab3f90_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab4030_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aab40f0_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aab41b0_0 .net "dataport", 7 0, L_0x5cd77aac4b40;  alias, 1 drivers
v0x5cd77aab4290_0 .net "inout_sel", 7 0, v0x5cd77aab0c60_0;  alias, 1 drivers
v0x5cd77aab4350_0 .var "input_value", 7 0;
v0x5cd77aab4410_0 .net "out_en", 0 0, v0x5cd77aaad220_0;  alias, 1 drivers
v0x5cd77aab44b0_0 .var "output_value", 7 0;
v0x5cd77aab4570_0 .net "write_en", 0 0, v0x5cd77aaad2e0_0;  alias, 1 drivers
L_0x5cd77aac36b0 .part v0x5cd77aab0c60_0, 0, 1;
L_0x5cd77aac3750 .part v0x5cd77aab44b0_0, 0, 1;
L_0x5cd77aac37f0 .functor MUXZ 1, o0x769a4125d268, L_0x5cd77aac3750, L_0x5cd77aac36b0, C4<>;
L_0x5cd77aac3930 .part v0x5cd77aab0c60_0, 1, 1;
L_0x5cd77aac39d0 .part v0x5cd77aab44b0_0, 1, 1;
L_0x5cd77aac3a70 .functor MUXZ 1, o0x769a4125cea8, L_0x5cd77aac39d0, L_0x5cd77aac3930, C4<>;
L_0x5cd77aac3bf0 .part v0x5cd77aab0c60_0, 2, 1;
L_0x5cd77aac3c90 .part v0x5cd77aab44b0_0, 2, 1;
L_0x5cd77aac3d80 .functor MUXZ 1, o0x769a4125cf68, L_0x5cd77aac3c90, L_0x5cd77aac3bf0, C4<>;
L_0x5cd77aac3ec0 .part v0x5cd77aab0c60_0, 3, 1;
L_0x5cd77aac3fc0 .part v0x5cd77aab44b0_0, 3, 1;
L_0x5cd77aac40f0 .functor MUXZ 1, o0x769a4125d058, L_0x5cd77aac3fc0, L_0x5cd77aac3ec0, C4<>;
L_0x5cd77aac4200 .part v0x5cd77aab0c60_0, 4, 1;
L_0x5cd77aac42a0 .part v0x5cd77aab44b0_0, 4, 1;
L_0x5cd77aac43c0 .functor MUXZ 1, o0x769a4125d118, L_0x5cd77aac42a0, L_0x5cd77aac4200, C4<>;
L_0x5cd77aac4500 .part v0x5cd77aab0c60_0, 5, 1;
L_0x5cd77aac4630 .part v0x5cd77aab44b0_0, 5, 1;
L_0x5cd77aac46d0 .functor MUXZ 1, o0x769a4125d208, L_0x5cd77aac4630, L_0x5cd77aac4500, C4<>;
L_0x5cd77aac48b0 .part v0x5cd77aab0c60_0, 6, 1;
L_0x5cd77aac4950 .part v0x5cd77aab44b0_0, 6, 1;
L_0x5cd77aac4770 .functor MUXZ 1, o0x769a4125d2f8, L_0x5cd77aac4950, L_0x5cd77aac48b0, C4<>;
LS_0x5cd77aac4b40_0_0 .concat8 [ 1 1 1 1], L_0x5cd77aac37f0, L_0x5cd77aac3a70, L_0x5cd77aac3d80, L_0x5cd77aac40f0;
LS_0x5cd77aac4b40_0_4 .concat8 [ 1 1 1 1], L_0x5cd77aac43c0, L_0x5cd77aac46d0, L_0x5cd77aac4770, L_0x5cd77aac5240;
L_0x5cd77aac4b40 .concat8 [ 4 4 0 0], LS_0x5cd77aac4b40_0_0, LS_0x5cd77aac4b40_0_4;
L_0x5cd77aac4f20 .part v0x5cd77aab0c60_0, 7, 1;
L_0x5cd77aac4fc0 .part v0x5cd77aab44b0_0, 7, 1;
L_0x5cd77aac5240 .functor MUXZ 1, o0x769a4125d3b8, L_0x5cd77aac4fc0, L_0x5cd77aac4f20, C4<>;
L_0x5cd77aac53d0 .functor MUXZ 8, o0x769a4125d4a8, v0x5cd77aab4350_0, L_0x5cd77aa73f90, C4<>;
S_0x5cd77aab4740 .scope module, "port_b_reg" "reg_io" 4 100, 12 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "out_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 8 "inout_sel";
    .port_info 6 /INOUT 8 "dataport";
L_0x769a40ed0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aac5ff0 .functor XNOR 1, v0x5cd77aaad3a0_0, L_0x769a40ed0060, C4<0>, C4<0>;
v0x5cd77aab49d0_0 .net *"_ivl_13", 0 0, L_0x5cd77aac5820;  1 drivers
v0x5cd77aab4ad0_0 .net *"_ivl_15", 0 0, L_0x5cd77aac58c0;  1 drivers
o0x769a4125d718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab4bb0_0 name=_ivl_16
v0x5cd77aab4ca0_0 .net *"_ivl_18", 0 0, L_0x5cd77aac5960;  1 drivers
v0x5cd77aab4d80_0 .net *"_ivl_23", 0 0, L_0x5cd77aac5ae0;  1 drivers
v0x5cd77aab4eb0_0 .net *"_ivl_25", 0 0, L_0x5cd77aac5b80;  1 drivers
o0x769a4125d7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab4f90_0 name=_ivl_26
v0x5cd77aab5070_0 .net *"_ivl_28", 0 0, L_0x5cd77aac5c70;  1 drivers
v0x5cd77aab5150_0 .net *"_ivl_3", 0 0, L_0x5cd77aac55a0;  1 drivers
v0x5cd77aab5230_0 .net *"_ivl_33", 0 0, L_0x5cd77aac5db0;  1 drivers
v0x5cd77aab5310_0 .net *"_ivl_35", 0 0, L_0x5cd77aac5eb0;  1 drivers
o0x769a4125d8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab53f0_0 name=_ivl_36
v0x5cd77aab54d0_0 .net *"_ivl_38", 0 0, L_0x5cd77aac5f50;  1 drivers
v0x5cd77aab55b0_0 .net *"_ivl_43", 0 0, L_0x5cd77aac6060;  1 drivers
v0x5cd77aab5690_0 .net *"_ivl_45", 0 0, L_0x5cd77aac6100;  1 drivers
o0x769a4125d988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab5770_0 name=_ivl_46
v0x5cd77aab5850_0 .net *"_ivl_48", 0 0, L_0x5cd77aac6220;  1 drivers
v0x5cd77aab5930_0 .net *"_ivl_5", 0 0, L_0x5cd77aac5640;  1 drivers
v0x5cd77aab5a10_0 .net *"_ivl_53", 0 0, L_0x5cd77aac6360;  1 drivers
v0x5cd77aab5af0_0 .net *"_ivl_55", 0 0, L_0x5cd77aac65a0;  1 drivers
o0x769a4125da78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab5bd0_0 name=_ivl_56
v0x5cd77aab5cb0_0 .net *"_ivl_58", 0 0, L_0x5cd77aac6640;  1 drivers
o0x769a4125dad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab5d90_0 name=_ivl_6
v0x5cd77aab5e70_0 .net *"_ivl_63", 0 0, L_0x5cd77aac6820;  1 drivers
v0x5cd77aab5f50_0 .net *"_ivl_65", 0 0, L_0x5cd77aac68c0;  1 drivers
o0x769a4125db68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab6030_0 name=_ivl_66
v0x5cd77aab6110_0 .net *"_ivl_68", 0 0, L_0x5cd77aac66e0;  1 drivers
v0x5cd77aab61f0_0 .net *"_ivl_74", 0 0, L_0x5cd77aac6e90;  1 drivers
v0x5cd77aab62d0_0 .net *"_ivl_76", 0 0, L_0x5cd77aac6f30;  1 drivers
o0x769a4125dc28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab63b0_0 name=_ivl_77
v0x5cd77aab6490_0 .net *"_ivl_79", 0 0, L_0x5cd77aac71b0;  1 drivers
v0x5cd77aab6570_0 .net *"_ivl_8", 0 0, L_0x5cd77aac56e0;  1 drivers
v0x5cd77aab6650_0 .net/2u *"_ivl_81", 0 0, L_0x769a40ed0060;  1 drivers
v0x5cd77aab6940_0 .net *"_ivl_83", 0 0, L_0x5cd77aac5ff0;  1 drivers
o0x769a4125dd18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab6a00_0 name=_ivl_85
v0x5cd77aab6ae0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab6b80_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aab6c40_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aab6d00_0 .net "dataport", 7 0, L_0x5cd77aac6ab0;  alias, 1 drivers
v0x5cd77aab6de0_0 .net "inout_sel", 7 0, v0x5cd77aab1400_0;  alias, 1 drivers
v0x5cd77aab6ea0_0 .var "input_value", 7 0;
v0x5cd77aab6f60_0 .net "out_en", 0 0, v0x5cd77aaad3a0_0;  alias, 1 drivers
v0x5cd77aab7030_0 .var "output_value", 7 0;
v0x5cd77aab70f0_0 .net "write_en", 0 0, v0x5cd77aaad460_0;  alias, 1 drivers
L_0x5cd77aac55a0 .part v0x5cd77aab1400_0, 0, 1;
L_0x5cd77aac5640 .part v0x5cd77aab7030_0, 0, 1;
L_0x5cd77aac56e0 .functor MUXZ 1, o0x769a4125dad8, L_0x5cd77aac5640, L_0x5cd77aac55a0, C4<>;
L_0x5cd77aac5820 .part v0x5cd77aab1400_0, 1, 1;
L_0x5cd77aac58c0 .part v0x5cd77aab7030_0, 1, 1;
L_0x5cd77aac5960 .functor MUXZ 1, o0x769a4125d718, L_0x5cd77aac58c0, L_0x5cd77aac5820, C4<>;
L_0x5cd77aac5ae0 .part v0x5cd77aab1400_0, 2, 1;
L_0x5cd77aac5b80 .part v0x5cd77aab7030_0, 2, 1;
L_0x5cd77aac5c70 .functor MUXZ 1, o0x769a4125d7d8, L_0x5cd77aac5b80, L_0x5cd77aac5ae0, C4<>;
L_0x5cd77aac5db0 .part v0x5cd77aab1400_0, 3, 1;
L_0x5cd77aac5eb0 .part v0x5cd77aab7030_0, 3, 1;
L_0x5cd77aac5f50 .functor MUXZ 1, o0x769a4125d8c8, L_0x5cd77aac5eb0, L_0x5cd77aac5db0, C4<>;
L_0x5cd77aac6060 .part v0x5cd77aab1400_0, 4, 1;
L_0x5cd77aac6100 .part v0x5cd77aab7030_0, 4, 1;
L_0x5cd77aac6220 .functor MUXZ 1, o0x769a4125d988, L_0x5cd77aac6100, L_0x5cd77aac6060, C4<>;
L_0x5cd77aac6360 .part v0x5cd77aab1400_0, 5, 1;
L_0x5cd77aac65a0 .part v0x5cd77aab7030_0, 5, 1;
L_0x5cd77aac6640 .functor MUXZ 1, o0x769a4125da78, L_0x5cd77aac65a0, L_0x5cd77aac6360, C4<>;
L_0x5cd77aac6820 .part v0x5cd77aab1400_0, 6, 1;
L_0x5cd77aac68c0 .part v0x5cd77aab7030_0, 6, 1;
L_0x5cd77aac66e0 .functor MUXZ 1, o0x769a4125db68, L_0x5cd77aac68c0, L_0x5cd77aac6820, C4<>;
LS_0x5cd77aac6ab0_0_0 .concat8 [ 1 1 1 1], L_0x5cd77aac56e0, L_0x5cd77aac5960, L_0x5cd77aac5c70, L_0x5cd77aac5f50;
LS_0x5cd77aac6ab0_0_4 .concat8 [ 1 1 1 1], L_0x5cd77aac6220, L_0x5cd77aac6640, L_0x5cd77aac66e0, L_0x5cd77aac71b0;
L_0x5cd77aac6ab0 .concat8 [ 4 4 0 0], LS_0x5cd77aac6ab0_0_0, LS_0x5cd77aac6ab0_0_4;
L_0x5cd77aac6e90 .part v0x5cd77aab1400_0, 7, 1;
L_0x5cd77aac6f30 .part v0x5cd77aab7030_0, 7, 1;
L_0x5cd77aac71b0 .functor MUXZ 1, o0x769a4125dc28, L_0x5cd77aac6f30, L_0x5cd77aac6e90, C4<>;
L_0x5cd77aac7390 .functor MUXZ 8, o0x769a4125dd18, v0x5cd77aab6ea0_0, L_0x5cd77aac5ff0, C4<>;
S_0x5cd77aab72c0 .scope module, "port_c_reg" "reg_io" 4 111, 12 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "out_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 8 "inout_sel";
    .port_info 6 /INOUT 8 "dataport";
L_0x769a40ed00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aac7fb0 .functor XNOR 1, v0x5cd77aaad520_0, L_0x769a40ed00a8, C4<0>, C4<0>;
v0x5cd77aab7500_0 .net *"_ivl_13", 0 0, L_0x5cd77aac77e0;  1 drivers
v0x5cd77aab7600_0 .net *"_ivl_15", 0 0, L_0x5cd77aac7880;  1 drivers
o0x769a4125df88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab76e0_0 name=_ivl_16
v0x5cd77aab77d0_0 .net *"_ivl_18", 0 0, L_0x5cd77aac7920;  1 drivers
v0x5cd77aab78b0_0 .net *"_ivl_23", 0 0, L_0x5cd77aac7aa0;  1 drivers
v0x5cd77aab79e0_0 .net *"_ivl_25", 0 0, L_0x5cd77aac7b40;  1 drivers
o0x769a4125e048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab7ac0_0 name=_ivl_26
v0x5cd77aab7ba0_0 .net *"_ivl_28", 0 0, L_0x5cd77aac7c30;  1 drivers
v0x5cd77aab7c80_0 .net *"_ivl_3", 0 0, L_0x5cd77aac7560;  1 drivers
v0x5cd77aab7d60_0 .net *"_ivl_33", 0 0, L_0x5cd77aac7d70;  1 drivers
v0x5cd77aab7e40_0 .net *"_ivl_35", 0 0, L_0x5cd77aac7e70;  1 drivers
o0x769a4125e138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab7f20_0 name=_ivl_36
v0x5cd77aab8000_0 .net *"_ivl_38", 0 0, L_0x5cd77aac7f10;  1 drivers
v0x5cd77aab80e0_0 .net *"_ivl_43", 0 0, L_0x5cd77aac8020;  1 drivers
v0x5cd77aab81c0_0 .net *"_ivl_45", 0 0, L_0x5cd77aac80c0;  1 drivers
o0x769a4125e1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab82a0_0 name=_ivl_46
v0x5cd77aab8380_0 .net *"_ivl_48", 0 0, L_0x5cd77aac81e0;  1 drivers
v0x5cd77aab8460_0 .net *"_ivl_5", 0 0, L_0x5cd77aac7600;  1 drivers
v0x5cd77aab8540_0 .net *"_ivl_53", 0 0, L_0x5cd77aac8320;  1 drivers
v0x5cd77aab8620_0 .net *"_ivl_55", 0 0, L_0x5cd77aac8560;  1 drivers
o0x769a4125e2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab8700_0 name=_ivl_56
v0x5cd77aab87e0_0 .net *"_ivl_58", 0 0, L_0x5cd77aac8600;  1 drivers
o0x769a4125e348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab88c0_0 name=_ivl_6
v0x5cd77aab89a0_0 .net *"_ivl_63", 0 0, L_0x5cd77aac87e0;  1 drivers
v0x5cd77aab8a80_0 .net *"_ivl_65", 0 0, L_0x5cd77aac8880;  1 drivers
o0x769a4125e3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab8b60_0 name=_ivl_66
v0x5cd77aab8c40_0 .net *"_ivl_68", 0 0, L_0x5cd77aac86a0;  1 drivers
v0x5cd77aab8d20_0 .net *"_ivl_74", 0 0, L_0x5cd77aac8e50;  1 drivers
v0x5cd77aab8e00_0 .net *"_ivl_76", 0 0, L_0x5cd77aac8ef0;  1 drivers
o0x769a4125e498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab8ee0_0 name=_ivl_77
v0x5cd77aab8fc0_0 .net *"_ivl_79", 0 0, L_0x5cd77aac9170;  1 drivers
v0x5cd77aab90a0_0 .net *"_ivl_8", 0 0, L_0x5cd77aac76a0;  1 drivers
v0x5cd77aab9180_0 .net/2u *"_ivl_81", 0 0, L_0x769a40ed00a8;  1 drivers
v0x5cd77aab9470_0 .net *"_ivl_83", 0 0, L_0x5cd77aac7fb0;  1 drivers
o0x769a4125e588 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aab9530_0 name=_ivl_85
v0x5cd77aab9610_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aab96b0_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aab9770_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aab9830_0 .net "dataport", 7 0, L_0x5cd77aac8a70;  alias, 1 drivers
v0x5cd77aab9910_0 .net "inout_sel", 7 0, v0x5cd77aab1b40_0;  alias, 1 drivers
v0x5cd77aab99d0_0 .var "input_value", 7 0;
v0x5cd77aab9a90_0 .net "out_en", 0 0, v0x5cd77aaad520_0;  alias, 1 drivers
v0x5cd77aab9b60_0 .var "output_value", 7 0;
v0x5cd77aab9c20_0 .net "write_en", 0 0, v0x5cd77aaad5e0_0;  alias, 1 drivers
L_0x5cd77aac7560 .part v0x5cd77aab1b40_0, 0, 1;
L_0x5cd77aac7600 .part v0x5cd77aab9b60_0, 0, 1;
L_0x5cd77aac76a0 .functor MUXZ 1, o0x769a4125e348, L_0x5cd77aac7600, L_0x5cd77aac7560, C4<>;
L_0x5cd77aac77e0 .part v0x5cd77aab1b40_0, 1, 1;
L_0x5cd77aac7880 .part v0x5cd77aab9b60_0, 1, 1;
L_0x5cd77aac7920 .functor MUXZ 1, o0x769a4125df88, L_0x5cd77aac7880, L_0x5cd77aac77e0, C4<>;
L_0x5cd77aac7aa0 .part v0x5cd77aab1b40_0, 2, 1;
L_0x5cd77aac7b40 .part v0x5cd77aab9b60_0, 2, 1;
L_0x5cd77aac7c30 .functor MUXZ 1, o0x769a4125e048, L_0x5cd77aac7b40, L_0x5cd77aac7aa0, C4<>;
L_0x5cd77aac7d70 .part v0x5cd77aab1b40_0, 3, 1;
L_0x5cd77aac7e70 .part v0x5cd77aab9b60_0, 3, 1;
L_0x5cd77aac7f10 .functor MUXZ 1, o0x769a4125e138, L_0x5cd77aac7e70, L_0x5cd77aac7d70, C4<>;
L_0x5cd77aac8020 .part v0x5cd77aab1b40_0, 4, 1;
L_0x5cd77aac80c0 .part v0x5cd77aab9b60_0, 4, 1;
L_0x5cd77aac81e0 .functor MUXZ 1, o0x769a4125e1f8, L_0x5cd77aac80c0, L_0x5cd77aac8020, C4<>;
L_0x5cd77aac8320 .part v0x5cd77aab1b40_0, 5, 1;
L_0x5cd77aac8560 .part v0x5cd77aab9b60_0, 5, 1;
L_0x5cd77aac8600 .functor MUXZ 1, o0x769a4125e2e8, L_0x5cd77aac8560, L_0x5cd77aac8320, C4<>;
L_0x5cd77aac87e0 .part v0x5cd77aab1b40_0, 6, 1;
L_0x5cd77aac8880 .part v0x5cd77aab9b60_0, 6, 1;
L_0x5cd77aac86a0 .functor MUXZ 1, o0x769a4125e3d8, L_0x5cd77aac8880, L_0x5cd77aac87e0, C4<>;
LS_0x5cd77aac8a70_0_0 .concat8 [ 1 1 1 1], L_0x5cd77aac76a0, L_0x5cd77aac7920, L_0x5cd77aac7c30, L_0x5cd77aac7f10;
LS_0x5cd77aac8a70_0_4 .concat8 [ 1 1 1 1], L_0x5cd77aac81e0, L_0x5cd77aac8600, L_0x5cd77aac86a0, L_0x5cd77aac9170;
L_0x5cd77aac8a70 .concat8 [ 4 4 0 0], LS_0x5cd77aac8a70_0_0, LS_0x5cd77aac8a70_0_4;
L_0x5cd77aac8e50 .part v0x5cd77aab1b40_0, 7, 1;
L_0x5cd77aac8ef0 .part v0x5cd77aab9b60_0, 7, 1;
L_0x5cd77aac9170 .functor MUXZ 1, o0x769a4125e498, L_0x5cd77aac8ef0, L_0x5cd77aac8e50, C4<>;
L_0x5cd77aac9350 .functor MUXZ 8, o0x769a4125e588, v0x5cd77aab99d0_0, L_0x5cd77aac7fb0, C4<>;
S_0x5cd77aab9df0 .scope module, "program_counter" "reg_pc" 4 198, 13 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "out_en";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /INPUT 9 "addr_in";
    .port_info 7 /OUTPUT 9 "addr_out";
    .port_info 8 /INPUT 1 "push";
    .port_info 9 /INPUT 1 "pop";
    .port_info 10 /INPUT 1 "load";
L_0x769a40ed0258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aaca050 .functor XNOR 1, v0x5cd77aaacf20_0, L_0x769a40ed0258, C4<0>, C4<0>;
L_0x5cd77aaca410 .functor BUFZ 9, v0x5cd77aabaa80_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x5cd77aab9f80_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed0258;  1 drivers
v0x5cd77aaba080_0 .net *"_ivl_2", 0 0, L_0x5cd77aaca050;  1 drivers
v0x5cd77aaba140_0 .net *"_ivl_5", 7 0, L_0x5cd77aaca0c0;  1 drivers
o0x769a4125e828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aaba230_0 name=_ivl_6
v0x5cd77aaba310_0 .net "addr_in", 8 0, L_0x5cd77aaca4d0;  1 drivers
v0x5cd77aaba3f0_0 .net "addr_out", 8 0, L_0x5cd77aaca410;  alias, 1 drivers
v0x5cd77aaba4d0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aaba680_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aaba850_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aaba910_0 .net "load", 0 0, v0x5cd77aaace60_0;  alias, 1 drivers
v0x5cd77aaba9b0_0 .net "out_en", 0 0, v0x5cd77aaacf20_0;  alias, 1 drivers
v0x5cd77aabaa80_0 .var "pc", 8 0;
v0x5cd77aabab20_0 .net "pop", 0 0, v0x5cd77aaacfe0_0;  alias, 1 drivers
v0x5cd77aababf0_0 .net "push", 0 0, v0x5cd77aaad0a0_0;  alias, 1 drivers
v0x5cd77aabacc0_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  alias, 1 drivers
v0x5cd77aabad60_0 .var "stack1", 8 0;
v0x5cd77aabae00_0 .var "stack2", 8 0;
v0x5cd77aabaff0_0 .net "write_en", 0 0, v0x5cd77aaad160_0;  alias, 1 drivers
L_0x5cd77aaca0c0 .part v0x5cd77aabaa80_0, 0, 8;
L_0x5cd77aaca160 .functor MUXZ 8, o0x769a4125e828, L_0x5cd77aaca0c0, L_0x5cd77aaca050, C4<>;
S_0x5cd77aabb200 .scope module, "register_file" "reg_file" 4 188, 14 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "out_en";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
v0x5cd77aabb570_0 .net "address", 4 0, L_0x5cd77aac9ec0;  alias, 1 drivers
v0x5cd77aabb650_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aabb710_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aabb7b0_0 .var "data_out", 7 0;
v0x5cd77aabb850_0 .net "out_en", 0 0, v0x5cd77aaac900_0;  alias, 1 drivers
v0x5cd77aabb940_0 .var "r10", 7 0;
v0x5cd77aabba00_0 .var "r11", 7 0;
v0x5cd77aabbae0_0 .var "r12", 7 0;
v0x5cd77aabbbc0_0 .var "r13", 7 0;
v0x5cd77aabbca0_0 .var "r14", 7 0;
v0x5cd77aabbd80_0 .var "r15", 7 0;
v0x5cd77aabbe60_0 .var "r16", 7 0;
v0x5cd77aabbf40_0 .var "r17", 7 0;
v0x5cd77aabc020_0 .var "r18", 7 0;
v0x5cd77aabc100_0 .var "r19", 7 0;
v0x5cd77aabc1e0_0 .var "r20", 7 0;
v0x5cd77aabc2c0_0 .var "r21", 7 0;
v0x5cd77aabc4b0_0 .var "r22", 7 0;
v0x5cd77aabc590_0 .var "r23", 7 0;
v0x5cd77aabc670_0 .var "r24", 7 0;
v0x5cd77aabc750_0 .var "r25", 7 0;
v0x5cd77aabc830_0 .var "r26", 7 0;
v0x5cd77aabc910_0 .var "r27", 7 0;
v0x5cd77aabc9f0_0 .var "r28", 7 0;
v0x5cd77aabcad0_0 .var "r29", 7 0;
v0x5cd77aabcbb0_0 .var "r30", 7 0;
v0x5cd77aabcc90_0 .var "r31", 7 0;
v0x5cd77aabcd70_0 .var "r8", 7 0;
v0x5cd77aabce50_0 .var "r9", 7 0;
v0x5cd77aabcf30_0 .net "write_en", 0 0, v0x5cd77aaac9c0_0;  alias, 1 drivers
E_0x5cd77aabb430/0 .event edge, v0x5cd77aabcc90_0, v0x5cd77aabcbb0_0, v0x5cd77aabcad0_0, v0x5cd77aabc9f0_0;
E_0x5cd77aabb430/1 .event edge, v0x5cd77aabc910_0, v0x5cd77aabc830_0, v0x5cd77aabc750_0, v0x5cd77aabc670_0;
E_0x5cd77aabb430/2 .event edge, v0x5cd77aabc590_0, v0x5cd77aabc4b0_0, v0x5cd77aabc2c0_0, v0x5cd77aabc1e0_0;
E_0x5cd77aabb430/3 .event edge, v0x5cd77aabc100_0, v0x5cd77aabc020_0, v0x5cd77aabbf40_0, v0x5cd77aabbe60_0;
E_0x5cd77aabb430/4 .event edge, v0x5cd77aabbd80_0, v0x5cd77aabbca0_0, v0x5cd77aabbbc0_0, v0x5cd77aabbae0_0;
E_0x5cd77aabb430/5 .event edge, v0x5cd77aabba00_0, v0x5cd77aabb940_0, v0x5cd77aabce50_0, v0x5cd77aabcd70_0;
E_0x5cd77aabb430/6 .event edge, v0x5cd77aaac900_0, v0x5cd77aaac6e0_0;
E_0x5cd77aabb430 .event/or E_0x5cd77aabb430/0, E_0x5cd77aabb430/1, E_0x5cd77aabb430/2, E_0x5cd77aabb430/3, E_0x5cd77aabb430/4, E_0x5cd77aabb430/5, E_0x5cd77aabb430/6;
S_0x5cd77aabd0e0 .scope module, "rom" "pic_rom" 4 83, 15 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "Addr";
    .port_info 1 /OUTPUT 12 "Data";
v0x5cd77aabd310_0 .net "Addr", 8 0, L_0x5cd77aaca410;  alias, 1 drivers
v0x5cd77aabd420_0 .var "Data", 11 0;
E_0x5cd77aabd290 .event edge, v0x5cd77aaba3f0_0;
S_0x5cd77aabd530 .scope module, "rtcc" "reg_8t" 4 235, 16 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "out_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0x769a40ed0378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aacab60 .functor XNOR 1, v0x5cd77aaad6a0_0, L_0x769a40ed0378, C4<0>, C4<0>;
v0x5cd77aabd740_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed0378;  1 drivers
v0x5cd77aabd820_0 .net *"_ivl_2", 0 0, L_0x5cd77aacab60;  1 drivers
o0x769a4125f1b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aabd8e0_0 name=_ivl_4
v0x5cd77aabd9d0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aabda70_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aabdb80_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aabdc40_0 .net "out_en", 0 0, v0x5cd77aaad6a0_0;  alias, 1 drivers
v0x5cd77aabdce0_0 .var "value", 7 0;
v0x5cd77aabdda0_0 .net "write_en", 0 0, v0x5cd77aaad760_0;  alias, 1 drivers
L_0x5cd77aacac20 .functor MUXZ 8, o0x769a4125f1b8, v0x5cd77aabdce0_0, L_0x5cd77aacab60, C4<>;
S_0x5cd77aabdf20 .scope module, "status_register" "reg_s" 4 213, 17 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "out_en";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /INPUT 1 "carry_in";
    .port_info 8 /INPUT 1 "zero_in";
    .port_info 9 /INPUT 1 "carry_wr";
    .port_info 10 /INPUT 1 "zero_wr";
L_0x769a40ed02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aaca570 .functor XNOR 1, v0x5cd77aaad820_0, L_0x769a40ed02a0, C4<0>, C4<0>;
v0x5cd77aabe2d0_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed02a0;  1 drivers
v0x5cd77aabe3d0_0 .net *"_ivl_2", 0 0, L_0x5cd77aaca570;  1 drivers
o0x769a4125f368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aabe490_0 name=_ivl_4
v0x5cd77aabe550_0 .net "carry_in", 0 0, L_0x5cd77aacb480;  alias, 1 drivers
v0x5cd77aabe620_0 .net "carry_out", 0 0, L_0x5cd77aaca720;  alias, 1 drivers
v0x5cd77aabe710_0 .net "carry_wr", 0 0, v0x5cd77aaac460_0;  alias, 1 drivers
v0x5cd77aabe7e0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aabe880_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aabe920_0 .net8 "data_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aabead0_0 .net "out_en", 0 0, v0x5cd77aaad820_0;  alias, 1 drivers
v0x5cd77aabeba0_0 .net "reset", 0 0, v0x5cd77aac35c0_0;  alias, 1 drivers
v0x5cd77aabec40_0 .var "value", 7 0;
v0x5cd77aabece0_0 .net "write_en", 0 0, v0x5cd77aaad8e0_0;  alias, 1 drivers
v0x5cd77aabedb0_0 .net "zero_in", 0 0, v0x5cd77aaa9330_0;  alias, 1 drivers
v0x5cd77aabee50_0 .net "zero_wr", 0 0, v0x5cd77aaae1b0_0;  alias, 1 drivers
L_0x5cd77aaca630 .functor MUXZ 8, o0x769a4125f368, v0x5cd77aabec40_0, L_0x5cd77aaca570, C4<>;
L_0x5cd77aaca720 .part v0x5cd77aabec40_0, 2, 1;
S_0x5cd77aabf070 .scope module, "working_register" "reg_w" 4 122, 18 22 0, S_0x5cd77aa36d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "out_a_en";
    .port_info 2 /INPUT 1 "out_b_en";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_a_out";
    .port_info 6 /OUTPUT 8 "data_b_out";
L_0x769a40ed00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aa601b0 .functor XNOR 1, v0x5cd77aaaded0_0, L_0x769a40ed00f0, C4<0>, C4<0>;
L_0x769a40ed0138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cd77aa55a00 .functor XNOR 1, v0x5cd77aaadf90_0, L_0x769a40ed0138, C4<0>, C4<0>;
v0x5cd77aabf340_0 .net/2u *"_ivl_0", 0 0, L_0x769a40ed00f0;  1 drivers
v0x5cd77aabf440_0 .net *"_ivl_10", 0 0, L_0x5cd77aa55a00;  1 drivers
o0x769a4125f638 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aabf500_0 name=_ivl_12
v0x5cd77aabf5f0_0 .net *"_ivl_2", 0 0, L_0x5cd77aa601b0;  1 drivers
o0x769a4125f698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd77aabf6b0_0 name=_ivl_4
v0x5cd77aabf7e0_0 .net/2u *"_ivl_8", 0 0, L_0x769a40ed0138;  1 drivers
v0x5cd77aabf8c0_0 .net "clock", 0 0, v0x5cd77aac31f0_0;  alias, 1 drivers
v0x5cd77aabf960_0 .net8 "data_a_out", 7 0, RS_0x769a4125b1c8;  alias, 9 drivers
v0x5cd77aabfa20_0 .net8 "data_b_out", 7 0, RS_0x769a4125b1f8;  alias, 3 drivers
v0x5cd77aabfae0_0 .net "data_in", 7 0, L_0x5cd77aacb3e0;  alias, 1 drivers
v0x5cd77aabfba0_0 .net "out_a_en", 0 0, v0x5cd77aaaded0_0;  alias, 1 drivers
v0x5cd77aabfc40_0 .net "out_b_en", 0 0, v0x5cd77aaadf90_0;  alias, 1 drivers
v0x5cd77aabfd10_0 .var "value", 7 0;
v0x5cd77aabfdb0_0 .net "write_en", 0 0, v0x5cd77aaae050_0;  alias, 1 drivers
L_0x5cd77aac9570 .functor MUXZ 8, o0x769a4125f698, v0x5cd77aabfd10_0, L_0x5cd77aa601b0, C4<>;
L_0x5cd77aac9700 .functor MUXZ 8, o0x769a4125f638, v0x5cd77aabfd10_0, L_0x5cd77aa55a00, C4<>;
    .scope S_0x5cd77aabd0e0;
T_0 ;
    %wait E_0x5cd77aabd290;
    %load/vec4 v0x5cd77aabd310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 9;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 9;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 9;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 9;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 9;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 9;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 9;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 9;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 9;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 9;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 9;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 9;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 9;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 9;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 9;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 9;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 9;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 9;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 9;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 9;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 9;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 9;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 9;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 9;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 9;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 9;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 9;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 9;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 9;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 9;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 9;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 9;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 9;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 9;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 9;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 9;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 9;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 9;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 9;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 9;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 9;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 9;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 9;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 9;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 9;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 9;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 9;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 9;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 9;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.0 ;
    %pushi/vec4 3081, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.1 ;
    %pushi/vec4 40, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.2 ;
    %pushi/vec4 3080, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.3 ;
    %pushi/vec4 41, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.4 ;
    %pushi/vec4 3079, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.5 ;
    %pushi/vec4 42, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.6 ;
    %pushi/vec4 3078, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.7 ;
    %pushi/vec4 43, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.8 ;
    %pushi/vec4 3077, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.9 ;
    %pushi/vec4 44, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.10 ;
    %pushi/vec4 3076, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.11 ;
    %pushi/vec4 45, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.12 ;
    %pushi/vec4 3075, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.13 ;
    %pushi/vec4 46, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.14 ;
    %pushi/vec4 3074, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.15 ;
    %pushi/vec4 47, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.16 ;
    %pushi/vec4 3073, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.17 ;
    %pushi/vec4 48, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.18 ;
    %pushi/vec4 3072, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.19 ;
    %pushi/vec4 49, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.20 ;
    %pushi/vec4 3080, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.21 ;
    %pushi/vec4 36, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.22 ;
    %pushi/vec4 3081, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.23 ;
    %pushi/vec4 51, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.24 ;
    %pushi/vec4 484, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.25 ;
    %pushi/vec4 512, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.26 ;
    %pushi/vec4 50, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.27 ;
    %pushi/vec4 228, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.28 ;
    %pushi/vec4 530, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.29 ;
    %pushi/vec4 128, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.30 ;
    %pushi/vec4 1859, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.31 ;
    %pushi/vec4 2597, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.32 ;
    %pushi/vec4 530, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.33 ;
    %pushi/vec4 416, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.34 ;
    %pushi/vec4 384, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.35 ;
    %pushi/vec4 416, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.36 ;
    %pushi/vec4 50, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.37 ;
    %pushi/vec4 3080, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.38 ;
    %pushi/vec4 388, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.39 ;
    %pushi/vec4 1795, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.40 ;
    %pushi/vec4 2587, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.41 ;
    %pushi/vec4 3080, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.42 ;
    %pushi/vec4 467, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.43 ;
    %pushi/vec4 36, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.44 ;
    %pushi/vec4 530, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.45 ;
    %pushi/vec4 32, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.46 ;
    %pushi/vec4 228, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.47 ;
    %pushi/vec4 755, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.48 ;
    %pushi/vec4 2585, 0, 12;
    %assign/vec4 v0x5cd77aabd420_0, 0;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5cd77aab1d70;
T_1 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aab4570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5cd77aab4030_0;
    %assign/vec4 v0x5cd77aab44b0_0, 0;
T_1.0 ;
    %load/vec4 v0x5cd77aab41b0_0;
    %assign/vec4 v0x5cd77aab4350_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cd77aab4740;
T_2 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aab70f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5cd77aab6b80_0;
    %assign/vec4 v0x5cd77aab7030_0, 0;
T_2.0 ;
    %load/vec4 v0x5cd77aab6d00_0;
    %assign/vec4 v0x5cd77aab6ea0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cd77aab72c0;
T_3 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aab9c20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5cd77aab96b0_0;
    %assign/vec4 v0x5cd77aab9b60_0, 0;
T_3.0 ;
    %load/vec4 v0x5cd77aab9830_0;
    %assign/vec4 v0x5cd77aab99d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cd77aabf070;
T_4 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aabfdb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5cd77aabfae0_0;
    %assign/vec4 v0x5cd77aabfd10_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5cd77aab0720;
T_5 ;
    %wait E_0x5cd77aaafb90;
    %load/vec4 v0x5cd77aab0bc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cd77aab0c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5cd77aab0d70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5cd77aab09f0_0;
    %assign/vec4 v0x5cd77aab0c60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5cd77aab0ec0;
T_6 ;
    %wait E_0x5cd77aaafb90;
    %load/vec4 v0x5cd77aab1310_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cd77aab1400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5cd77aab1530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5cd77aab1160_0;
    %assign/vec4 v0x5cd77aab1400_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5cd77aab1650;
T_7 ;
    %wait E_0x5cd77aaafb90;
    %load/vec4 v0x5cd77aab1aa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cd77aab1b40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5cd77aab1c20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5cd77aab18f0_0;
    %assign/vec4 v0x5cd77aab1b40_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5cd77aaafa00;
T_8 ;
    %wait E_0x5cd77aaafb90;
    %load/vec4 v0x5cd77aab03f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5cd77aab0560_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5cd77aab0490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5cd77aab0560_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5cd77aab0180_0;
    %assign/vec4 v0x5cd77aab0560_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5cd77aaaedb0;
T_9 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aaaf850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5cd77aaaf460_0;
    %assign/vec4 v0x5cd77aaaf7b0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5cd77aabb200;
T_10 ;
    %wait E_0x5cd77aabb430;
    %load/vec4 v0x5cd77aabb850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5cd77aabb570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.2 ;
    %load/vec4 v0x5cd77aabcd70_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.3 ;
    %load/vec4 v0x5cd77aabce50_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.4 ;
    %load/vec4 v0x5cd77aabb940_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.5 ;
    %load/vec4 v0x5cd77aabba00_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.6 ;
    %load/vec4 v0x5cd77aabbae0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.7 ;
    %load/vec4 v0x5cd77aabbbc0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.8 ;
    %load/vec4 v0x5cd77aabbca0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.9 ;
    %load/vec4 v0x5cd77aabbd80_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.10 ;
    %load/vec4 v0x5cd77aabbe60_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.11 ;
    %load/vec4 v0x5cd77aabbf40_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.12 ;
    %load/vec4 v0x5cd77aabc020_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.13 ;
    %load/vec4 v0x5cd77aabc100_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.14 ;
    %load/vec4 v0x5cd77aabc1e0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.15 ;
    %load/vec4 v0x5cd77aabc2c0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.16 ;
    %load/vec4 v0x5cd77aabc4b0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.17 ;
    %load/vec4 v0x5cd77aabc590_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.18 ;
    %load/vec4 v0x5cd77aabc670_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.19 ;
    %load/vec4 v0x5cd77aabc750_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.20 ;
    %load/vec4 v0x5cd77aabc830_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.21 ;
    %load/vec4 v0x5cd77aabc910_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.22 ;
    %load/vec4 v0x5cd77aabc9f0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.23 ;
    %load/vec4 v0x5cd77aabcad0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.24 ;
    %load/vec4 v0x5cd77aabcbb0_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.25 ;
    %load/vec4 v0x5cd77aabcc90_0;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x5cd77aabb7b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5cd77aabb200;
T_11 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aabcf30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5cd77aabb570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %jmp T_11.27;
T_11.2 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabcd70_0, 0;
    %jmp T_11.27;
T_11.3 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabce50_0, 0;
    %jmp T_11.27;
T_11.4 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabb940_0, 0;
    %jmp T_11.27;
T_11.5 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabba00_0, 0;
    %jmp T_11.27;
T_11.6 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabbae0_0, 0;
    %jmp T_11.27;
T_11.7 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabbbc0_0, 0;
    %jmp T_11.27;
T_11.8 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabbca0_0, 0;
    %jmp T_11.27;
T_11.9 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabbd80_0, 0;
    %jmp T_11.27;
T_11.10 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabbe60_0, 0;
    %jmp T_11.27;
T_11.11 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabbf40_0, 0;
    %jmp T_11.27;
T_11.12 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc020_0, 0;
    %jmp T_11.27;
T_11.13 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc100_0, 0;
    %jmp T_11.27;
T_11.14 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc1e0_0, 0;
    %jmp T_11.27;
T_11.15 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc2c0_0, 0;
    %jmp T_11.27;
T_11.16 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc4b0_0, 0;
    %jmp T_11.27;
T_11.17 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc590_0, 0;
    %jmp T_11.27;
T_11.18 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc670_0, 0;
    %jmp T_11.27;
T_11.19 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc750_0, 0;
    %jmp T_11.27;
T_11.20 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc830_0, 0;
    %jmp T_11.27;
T_11.21 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc910_0, 0;
    %jmp T_11.27;
T_11.22 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabc9f0_0, 0;
    %jmp T_11.27;
T_11.23 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabcad0_0, 0;
    %jmp T_11.27;
T_11.24 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabcbb0_0, 0;
    %jmp T_11.27;
T_11.25 ;
    %load/vec4 v0x5cd77aabb710_0;
    %assign/vec4 v0x5cd77aabcc90_0, 0;
    %jmp T_11.27;
T_11.27 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5cd77aab9df0;
T_12 ;
    %wait E_0x5cd77aaafb90;
    %load/vec4 v0x5cd77aabacc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5cd77aabaa80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5cd77aabad60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5cd77aabae00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5cd77aabaff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5cd77aaba680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cd77aabaa80_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cd77aabaa80_0, 4, 5;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5cd77aababf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x5cd77aaba680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cd77aabaa80_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cd77aabaa80_0, 4, 5;
    %load/vec4 v0x5cd77aabaa80_0;
    %assign/vec4 v0x5cd77aabad60_0, 0;
    %load/vec4 v0x5cd77aabad60_0;
    %assign/vec4 v0x5cd77aabae00_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5cd77aabab20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x5cd77aabad60_0;
    %assign/vec4 v0x5cd77aabaa80_0, 0;
    %load/vec4 v0x5cd77aabae00_0;
    %assign/vec4 v0x5cd77aabad60_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5cd77aaba910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x5cd77aaba310_0;
    %assign/vec4 v0x5cd77aabaa80_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x5cd77aabaa80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5cd77aabaa80_0, 0;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5cd77aabdf20;
T_13 ;
    %wait E_0x5cd77aaafb90;
    %load/vec4 v0x5cd77aabeba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cd77aabec40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5cd77aabece0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x5cd77aabe880_0;
    %assign/vec4 v0x5cd77aabec40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5cd77aabe710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x5cd77aabe550_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5cd77aabec40_0, 4, 1;
T_13.4 ;
    %load/vec4 v0x5cd77aabee50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x5cd77aabedb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5cd77aabec40_0, 4, 1;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5cd77aabd530;
T_14 ;
    %wait E_0x5cd77aaaf0c0;
    %load/vec4 v0x5cd77aabdda0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5cd77aabda70_0;
    %assign/vec4 v0x5cd77aabdce0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5cd77aa666f0;
T_15 ;
    %wait E_0x5cd77aa0a750;
    %load/vec4 v0x5cd77aaa8ab0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5cd77aaa8b90_0, 0, 8;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5cd77aa666f0;
T_16 ;
    %wait E_0x5cd77aa23f10;
    %load/vec4 v0x5cd77aaa8ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %pushi/vec4 0, 255, 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %load/vec4 v0x5cd77aaa9170_0;
    %pad/u 10;
    %add;
    %load/vec4 v0x5cd77aaa9250_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %load/vec4 v0x5cd77aaa9170_0;
    %pad/u 10;
    %add;
    %load/vec4 v0x5cd77aaa9250_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.2 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %load/vec4 v0x5cd77aaa8ab0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.3 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %load/vec4 v0x5cd77aaa8ab0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.4 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %load/vec4 v0x5cd77aaa8ab0_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.5 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.6 ;
    %load/vec4 v0x5cd77aaa89d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5cd77aaa8d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cd77aaa89d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.7 ;
    %load/vec4 v0x5cd77aaa89d0_0;
    %load/vec4 v0x5cd77aaa8d50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.8 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cd77aaa89d0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.9 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa8b90_0;
    %inv;
    %load/vec4 v0x5cd77aaa89d0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.10 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa8b90_0;
    %load/vec4 v0x5cd77aaa89d0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.11 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa89d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.12 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x5cd77aaa8ab0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5cd77aaa9090_0, 0;
    %jmp T_16.14;
T_16.14 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5cd77aa666f0;
T_17 ;
    %wait E_0x5cd77aa24860;
    %load/vec4 v0x5cd77aaa8c70_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5cd77aaa8ed0_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaa9330_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5cd77aaa8c70_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5cd77aaa8ed0_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaa9330_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5cd77aaa9090_0;
    %parti/s 8, 0, 2;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaa9330_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaa9330_0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5cd77aaa9d60;
T_18 ;
    %wait E_0x5cd77aa99ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaacf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaaca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaacb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac9c0_0, 0;
    %load/vec4 v0x5cd77aaac780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x5cd77aaac6e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac900_0, 0;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad6a0_0, 0;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacf20_0, 0;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad820_0, 0;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaaca80_0, 0;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad220_0, 0;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad3a0_0, 0;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad520_0, 0;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
T_18.0 ;
    %load/vec4 v0x5cd77aaac840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.11, 4;
    %load/vec4 v0x5cd77aaac6e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac9c0_0, 0;
    %jmp T_18.21;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad760_0, 0;
    %jmp T_18.21;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad160_0, 0;
    %jmp T_18.21;
T_18.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad8e0_0, 0;
    %jmp T_18.21;
T_18.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacb40_0, 0;
    %jmp T_18.21;
T_18.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad2e0_0, 0;
    %jmp T_18.21;
T_18.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad460_0, 0;
    %jmp T_18.21;
T_18.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad5e0_0, 0;
    %jmp T_18.21;
T_18.21 ;
    %pop/vec4 1;
T_18.11 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5cd77aaa9d60;
T_19 ;
    %wait E_0x5cd77aa24510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaada60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaadb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaaded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaadf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaad0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaacfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaace60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaaccc0_0;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_19.0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaadf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaadf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.9 ;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 7, 5, 4;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 7, 5, 4;
    %cmpi/e 2, 0, 7;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_19.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.21;
T_19.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %jmp T_19.19;
T_19.18 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.25;
T_19.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.25 ;
    %load/vec4 v0x5cd77aaae110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
T_19.26 ;
    %jmp T_19.23;
T_19.22 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.34, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.35;
T_19.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.35 ;
    %load/vec4 v0x5cd77aaae110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
T_19.36 ;
    %jmp T_19.33;
T_19.32 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_19.38, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaadf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.41;
T_19.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.41 ;
    %jmp T_19.39;
T_19.38 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_19.42, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.44, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.45;
T_19.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.45 ;
    %jmp T_19.43;
T_19.42 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 7, 5, 4;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_19.46, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaaded0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
    %jmp T_19.47;
T_19.46 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.48, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac460_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.50, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.51;
T_19.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.51 ;
    %jmp T_19.49;
T_19.48 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.52, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac460_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.54, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.55;
T_19.54 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.55 ;
    %jmp T_19.53;
T_19.52 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_19.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaadf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.58, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.59;
T_19.58 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.59 ;
    %jmp T_19.57;
T_19.56 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.62, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.63;
T_19.62 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.63 ;
    %jmp T_19.61;
T_19.60 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 6, 6, 4;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_19.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaadf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %load/vec4 v0x5cd77aaac640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.66, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.67;
T_19.66 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
T_19.67 ;
    %jmp T_19.65;
T_19.64 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_19.68, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
    %jmp T_19.69;
T_19.68 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_19.70, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac840_0, 0;
    %jmp T_19.71;
T_19.70 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_19.72, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaae110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.74, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
T_19.74 ;
    %jmp T_19.73;
T_19.72 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_19.76, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaac780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaae110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.78, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
T_19.78 ;
    %jmp T_19.77;
T_19.76 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_19.80, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaaded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.81;
T_19.80 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_19.82, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaaded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.83;
T_19.82 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_19.84, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaaded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.85;
T_19.84 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_19.86, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %jmp T_19.87;
T_19.86 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 3, 9, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_19.88, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaace60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
    %jmp T_19.89;
T_19.88 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.90, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
    %jmp T_19.91;
T_19.90 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_19.92, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacc00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaae050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaacda0_0, 0;
    %jmp T_19.93;
T_19.92 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %parti/s 10, 2, 3;
    %cmpi/e 1, 0, 10;
    %jmp/0xz  T_19.94, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaaded0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5cd77aaac380_0, 0;
    %load/vec4 v0x5cd77aaaddf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.96, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.97, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.98, 6;
    %jmp T_19.100;
T_19.96 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaad9a0_0, 0;
    %jmp T_19.100;
T_19.97 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaada60_0, 0;
    %jmp T_19.100;
T_19.98 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aaadb20_0, 0;
    %jmp T_19.100;
T_19.100 ;
    %pop/vec4 1;
    %jmp T_19.95;
T_19.94 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %cmpi/e 2, 0, 12;
    %jmp/0xz  T_19.101, 4;
    %jmp T_19.102;
T_19.101 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_19.103, 4;
    %jmp T_19.104;
T_19.103 ;
    %load/vec4 v0x5cd77aaaccc0_0;
    %cmpi/e 4, 0, 12;
    %jmp/0xz  T_19.105, 4;
T_19.105 ;
T_19.104 ;
T_19.102 ;
T_19.95 ;
T_19.93 ;
T_19.91 ;
T_19.89 ;
T_19.87 ;
T_19.85 ;
T_19.83 ;
T_19.81 ;
T_19.77 ;
T_19.73 ;
T_19.71 ;
T_19.69 ;
T_19.65 ;
T_19.61 ;
T_19.57 ;
T_19.53 ;
T_19.49 ;
T_19.47 ;
T_19.43 ;
T_19.39 ;
T_19.33 ;
T_19.29 ;
T_19.23 ;
T_19.19 ;
T_19.15 ;
T_19.13 ;
T_19.11 ;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5cd77aa72310;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aac31f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aac35c0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd77aac35c0_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd77aac35c0_0, 0;
    %end;
    .thread T_20;
    .scope S_0x5cd77aa72310;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x5cd77aac31f0_0;
    %inv;
    %assign/vec4 v0x5cd77aac31f0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5cd77aa72310;
T_22 ;
    %vpi_call/w 3 45 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cd77aa72310 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/bench.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/pic_core.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/pic_alu.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_cons.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/pic_ctrl.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/fadr_mux.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_fsr.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_inst.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_8rst.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_io.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_pc.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_file.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/pic_rom.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_8t.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_s.v";
    "/home/emnalo/cocotb-tfm/Processors/PICStructural/ICARUS/GoldenRun/source/reg_w.v";
