Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 19:03:33 2019
| Host         : DESKTOP-BKSDDJC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CU_control_sets_placed.rpt
| Design       : CU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    49 |
| Unused register locations in slices containing registers |   294 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           48 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              42 |           18 |
| No           | Yes                   | No                     |              32 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------+-----------------------+------------------+----------------+
|      Clock Signal      |  Enable Signal  |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+-----------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                 | s1_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s0_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s1_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s0_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s0_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s1_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s3_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s0_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s2_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s1_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s3_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s2_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  s3_reg[2]_LDC_i_1_n_0 |                 | s3_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s2_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s2_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s3_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | s3_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s0[3]_P_i_1_n_0 | s0_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s0[3]_P_i_1_n_0 | s0_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s0[3]_P_i_1_n_0 | s0_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s0[3]_P_i_1_n_0 | s0_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s1[3]_P_i_1_n_0 | s1_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s1[3]_P_i_1_n_0 | s1_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s1[3]_P_i_1_n_0 | s1_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s1[3]_P_i_1_n_0 | s1_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s2[3]_P_i_1_n_0 | s2_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s2[3]_P_i_1_n_0 | s2_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s2[3]_P_i_1_n_0 | s2_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s2[3]_P_i_1_n_0 | s2_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s3[3]_P_i_1_n_0 | s3_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s3[3]_P_i_1_n_0 | s3_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s3[3]_P_i_1_n_0 | s3_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         | s3[3]_P_i_1_n_0 | s3_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  s0_reg[3]_LDC_i_1_n_0 |                 | s0_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  s1_reg[1]_LDC_i_1_n_0 |                 | s1_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  s0_reg[1]_LDC_i_1_n_0 |                 | s0_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  s1_reg[0]_LDC_i_1_n_0 |                 | s1_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  s1_reg[2]_LDC_i_1_n_0 |                 | s1_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  s0_reg[0]_LDC_i_1_n_0 |                 | s0_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  s0_reg[2]_LDC_i_1_n_0 |                 | s0_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  s3_reg[1]_LDC_i_1_n_0 |                 | s3_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  s2_reg[0]_LDC_i_1_n_0 |                 | s2_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  s3_reg[0]_LDC_i_1_n_0 |                 | s3_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  s2_reg[1]_LDC_i_1_n_0 |                 | s2_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  s2_reg[2]_LDC_i_1_n_0 |                 | s2_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  s1_reg[3]_LDC_i_1_n_0 |                 | s1_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  s2_reg[3]_LDC_i_1_n_0 |                 | s2_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  s3_reg[3]_LDC_i_1_n_0 |                 | s3_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG         |                 | rst_IBUF              |                2 |             10 |
+------------------------+-----------------+-----------------------+------------------+----------------+


