xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_xadc_wiz_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_9,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_Shifter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Shifter_0_0/sim/design_1_Shifter_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
xpm_cdc_gen_v1_0_vl_rfs.v,verilog,xpm_cdc_gen_v1_0_4,../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_xpm_cdc_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xpm_cdc_gen_0_0/sim/design_1_xpm_cdc_gen_0_0.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_Correlator_TOF_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Correlator_TOF_0_0/sim/design_1_Correlator_TOF_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_AlgM_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AlgM_0_0/sim/design_1_AlgM_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_sat_sel_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sat_sel_0_0/sim/design_1_sat_sel_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_SPI_subnode_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_SPI_subnode_0_0/sim/design_1_SPI_subnode_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_Sample2TOF_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Sample2TOF_0_0/sim/design_1_Sample2TOF_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1_PosUpdateLatch_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PosUpdateLatch_0_0/sim/design_1_PosUpdateLatch_0_0.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../NyFPGA.gen/sources_1/bd/design_1/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
