vendor_name = ModelSim
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator/_21/Waveform.vwf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/Waveform1.vwf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/Waveform.vwf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/final.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/div10_t.bdf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd
design_name = \final 
instance = comp, \n21~output , n21~output, \final , 1
instance = comp, \d3~output , d3~output, \final , 1
instance = comp, \c2~output , c2~output, \final , 1
instance = comp, \c1~output , c1~output, \final , 1
instance = comp, \L1~output , L1~output, \final , 1
instance = comp, \L2~output , L2~output, \final , 1
instance = comp, \G2~output , G2~output, \final , 1
instance = comp, \G1~output , G1~output, \final , 1
instance = comp, \U2~output , U2~output, \final , 1
instance = comp, \N1~output , N1~output, \final , 1
instance = comp, \AA2~output , AA2~output, \final , 1
instance = comp, \AA1~output , AA1~output, \final , 1
instance = comp, \W2~output , W2~output, \final , 1
instance = comp, \U1~output , U1~output, \final , 1
instance = comp, \a_ab7~output , a_ab7~output, \final , 1
instance = comp, \b_aa7~output , b_aa7~output, \final , 1
instance = comp, \c_ab6~output , c_ab6~output, \final , 1
instance = comp, \d_ab5~output , d_ab5~output, \final , 1
instance = comp, \e_aa9~output , e_aa9~output, \final , 1
instance = comp, \f_y9~output , f_y9~output, \final , 1
instance = comp, \g_ab8~output , g_ab8~output, \final , 1
instance = comp, \de1~output , de1~output, \final , 1
instance = comp, \de2~output , de2~output, \final , 1
instance = comp, \de3~output , de3~output, \final , 1
instance = comp, \e2~output , e2~output, \final , 1
instance = comp, \clk~input , clk~input, \final , 1
instance = comp, \ps3~input , ps3~input, \final , 1
instance = comp, \c13~input , c13~input, \final , 1
instance = comp, \b13~input , b13~input, \final , 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, \final , 1
