$date
	Tue Sep 27 12:14:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0907 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo_0907 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#6
0"
#12
1"
1!
#24
0!
#30
0"
#36
1"
1!
#48
0!
#54
0"
#60
1"
1!
#72
0!
#78
0"
#84
1"
1!
#96
0!
#102
0"
#108
1"
1!
#120
0!
#126
0"
#132
1"
1!
#144
0!
#150
0"
#156
1"
1!
#168
0!
#174
0"
#180
1"
1!
#192
0!
#198
0"
#204
1"
1!
#216
0!
#222
0"
#228
1"
1!
#240
0!
#246
0"
#252
1"
1!
#264
0!
#270
0"
#276
1"
1!
#288
0!
#294
0"
#300
1"
1!
#312
0!
#318
0"
#324
1"
1!
#336
0!
#342
0"
#348
1"
1!
#360
0!
#366
0"
#372
1"
1!
#384
0!
#390
0"
#396
1"
1!
#408
0!
#414
0"
#420
1"
1!
#432
0!
#438
0"
#444
1"
1!
#456
0!
#462
0"
#468
1"
1!
#480
0!
