<?xml version="1.0"?>
<ROOT>
	<PARAMETERS>
		<PARAMETER NAME="sim_dump_dprio_internal_reg_at_time" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="tx0_logical_to_physical_mapping" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="refclk_divider0_logical_to_physical_mapping" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="rx1_logical_to_physical_mapping" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="rx3_logical_to_physical_mapping" TYPE="INTEGER" VALUE="3" />
		<PARAMETER NAME="num_con_align_chars_for_align" TYPE="INTEGER" VALUE="4" />
		<PARAMETER NAME="dprio_config_mode" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="central_test_bus_select" TYPE="INTEGER" VALUE="5" />
		<PARAMETER NAME="tx3_logical_to_physical_mapping" TYPE="INTEGER" VALUE="3" />
		<PARAMETER NAME="refclk_divider1_logical_to_physical_mapping" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="pll0_logical_to_physical_mapping" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="pll1_logical_to_physical_mapping" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="tx2_logical_to_physical_mapping" TYPE="INTEGER" VALUE="2" />
		<PARAMETER NAME="portaddr" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="num_con_good_data_for_align_approach" TYPE="INTEGER" VALUE="3" />
		<PARAMETER NAME="rx_dprio_width" TYPE="INTEGER" VALUE="800" />
		<PARAMETER NAME="rx2_logical_to_physical_mapping" TYPE="INTEGER" VALUE="2" />
		<PARAMETER NAME="num_con_errors_for_align_loss" TYPE="INTEGER" VALUE="2" />
		<PARAMETER NAME="pll2_logical_to_physical_mapping" TYPE="INTEGER" VALUE="2" />
		<PARAMETER NAME="tx_dprio_width" TYPE="INTEGER" VALUE="400" />
		<PARAMETER NAME="tx1_logical_to_physical_mapping" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="rx0_logical_to_physical_mapping" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="devaddr" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="rx0_cru_clock6_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="offset_all_errors_align" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock7_physical_mapping" TYPE="STRING" VALUE="pld_cru_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk5_logical_to_physical_mapping" TYPE="STRING" VALUE="pld_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock0_physical_mapping" TYPE="STRING" VALUE="refclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="bonded_quad_mode" TYPE="STRING" VALUE="none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk5_logical_to_physical_mapping" TYPE="STRING" VALUE="pld_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock0_physical_mapping" TYPE="STRING" VALUE="refclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx3_pll_fast_clk1_physical_mapping" TYPE="STRING" VALUE="pll1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock2_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock2_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk6_logical_to_physical_mapping" TYPE="STRING" VALUE="clkrefclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock2_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock3_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock8_physical_mapping" TYPE="STRING" VALUE="cmu_div_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk6_logical_to_physical_mapping" TYPE="STRING" VALUE="clkrefclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk3_logical_to_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk0_logical_to_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk4_logical_to_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock2_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock6_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx0_pll_fast_clk1_physical_mapping" TYPE="STRING" VALUE="pll1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk5_logical_to_physical_mapping" TYPE="STRING" VALUE="pld_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock1_physical_mapping" TYPE="STRING" VALUE="refclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk2_logical_to_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock3_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock0_physical_mapping" TYPE="STRING" VALUE="refclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx3_pll_fast_clk0_physical_mapping" TYPE="STRING" VALUE="pll0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock6_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="sim_dump_filename" TYPE="STRING" VALUE="sim_dprio_dump.txt" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock5_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="bypass_bandgap" TYPE="STRING" VALUE="true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock7_physical_mapping" TYPE="STRING" VALUE="pld_cru_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock8_physical_mapping" TYPE="STRING" VALUE="cmu_div_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock8_physical_mapping" TYPE="STRING" VALUE="cmu_div_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk3_logical_to_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock1_physical_mapping" TYPE="STRING" VALUE="refclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="cmu_divider_inclk2_physical_mapping" TYPE="STRING" VALUE="pll2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx1_pll_fast_clk0_physical_mapping" TYPE="STRING" VALUE="pll0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock5_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx2_pll_fast_clk1_physical_mapping" TYPE="STRING" VALUE="pll1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock0_physical_mapping" TYPE="STRING" VALUE="refclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk4_logical_to_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="use_deskew_fifo" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock3_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock4_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock5_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock4_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk3_logical_to_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx0_pll_fast_clk0_physical_mapping" TYPE="STRING" VALUE="pll0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk7_logical_to_physical_mapping" TYPE="STRING" VALUE="clkrefclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock1_physical_mapping" TYPE="STRING" VALUE="refclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock7_physical_mapping" TYPE="STRING" VALUE="pld_cru_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="in_xaui_mode" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk1_logical_to_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="cmu_divider_inclk1_physical_mapping" TYPE="STRING" VALUE="pll1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk0_logical_to_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock8_physical_mapping" TYPE="STRING" VALUE="cmu_div_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="cmu_divider_inclk0_physical_mapping" TYPE="STRING" VALUE="pll0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock4_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk1_logical_to_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx0_cru_clock4_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock6_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk2_logical_to_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk7_logical_to_physical_mapping" TYPE="STRING" VALUE="clkrefclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock1_physical_mapping" TYPE="STRING" VALUE="refclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk2_logical_to_physical_mapping" TYPE="STRING" VALUE="iq2" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="analog_test_bus_enable" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx2_pll_fast_clk0_physical_mapping" TYPE="STRING" VALUE="pll0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx1_cru_clock5_physical_mapping" TYPE="STRING" VALUE="iq3" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll1_inclk7_logical_to_physical_mapping" TYPE="STRING" VALUE="clkrefclk1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="tx1_pll_fast_clk1_physical_mapping" TYPE="STRING" VALUE="pll1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk4_logical_to_physical_mapping" TYPE="STRING" VALUE="iq4" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk1_logical_to_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx3_cru_clock3_physical_mapping" TYPE="STRING" VALUE="iq1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll2_inclk6_logical_to_physical_mapping" TYPE="STRING" VALUE="clkrefclk0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="rx2_cru_clock7_physical_mapping" TYPE="STRING" VALUE="pld_cru_clk" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="pll0_inclk0_logical_to_physical_mapping" TYPE="STRING" VALUE="iq0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixiigx_hssi_central_management_unit" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="txctrl" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="rxdatain" TYPE="INPUT" WIDTH="32" />
		<PORT NAME="txclk" TYPE="INPUT" />
		<PORT NAME="syncstatus" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="txdprioin" TYPE="INPUT" WIDTH="tx_dprio_width" />
		<PORT NAME="txdigitalreset" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="txdatain" TYPE="INPUT" WIDTH="32" />
		<PORT NAME="rxdprioin" TYPE="INPUT" WIDTH="rx_dprio_width" />
		<PORT NAME="rdenablesync" TYPE="INPUT" />
		<PORT NAME="dpclk" TYPE="INPUT" />
		<PORT NAME="quadenable" TYPE="INPUT" />
		<PORT NAME="rxrunningdisp" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="refclkdividerdprioin" TYPE="INPUT" WIDTH="2" />
		<PORT NAME="rxdatavalid" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="dprioin" TYPE="INPUT" />
		<PORT NAME="rxctrl" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="rxanalogreset" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="rxclk" TYPE="INPUT" />
		<PORT NAME="rdalign" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="fixedclk" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="dpriodisable" TYPE="INPUT" />
		<PORT NAME="cmuplldprioin" TYPE="INPUT" WIDTH="120" />
		<PORT NAME="adet" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="rxdigitalreset" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="cmudividerdprioin" TYPE="INPUT" WIDTH="30" />
		<PORT NAME="dprioload" TYPE="INPUT" />
		<PORT NAME="quadreset" TYPE="INPUT" />
		<PORT NAME="recovclk" TYPE="INPUT" />
		<PORT NAME="rxpowerdown" TYPE="INPUT" WIDTH="4" />
		<PORT NAME="digitaltestout" TYPE="OUTPUT" WIDTH="10" />
		<PORT NAME="clkdivpowerdn" TYPE="OUTPUT" />
		<PORT NAME="txdprioout" TYPE="OUTPUT" WIDTH="tx_dprio_width" />
		<PORT NAME="rxadceresetout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="txdigitalresetout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="txanalogresetout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="rxdprioout" TYPE="OUTPUT" WIDTH="rx_dprio_width" />
		<PORT NAME="rxdataout" TYPE="OUTPUT" WIDTH="32" />
		<PORT NAME="rxctrlout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="txobpowerdn" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="txdataout" TYPE="OUTPUT" WIDTH="32" />
		<PORT NAME="pllresetout" TYPE="OUTPUT" WIDTH="3" />
		<PORT NAME="dpriooe" TYPE="OUTPUT" />
		<PORT NAME="rxcruresetout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="cmudividerdprioout" TYPE="OUTPUT" WIDTH="30" />
		<PORT NAME="rxibpowerdn" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="enabledeskew" TYPE="OUTPUT" />
		<PORT NAME="rxcrupowerdn" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="dpriodisableout" TYPE="OUTPUT" />
		<PORT NAME="quadresetout" TYPE="OUTPUT" />
		<PORT NAME="refclkdividerdprioout" TYPE="OUTPUT" WIDTH="2" />
		<PORT NAME="txctrlout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="rxdigitalresetout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="dprioout" TYPE="OUTPUT" />
		<PORT NAME="txdividerpowerdn" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="pllpowerdn" TYPE="OUTPUT" WIDTH="3" />
		<PORT NAME="cmuplldprioout" TYPE="OUTPUT" WIDTH="120" />
		<PORT NAME="alignstatus" TYPE="OUTPUT" />
		<PORT NAME="rxanalogresetout" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="fiforesetrd" TYPE="OUTPUT" />
		<PORT NAME="txdetectrxpowerdn" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="rxadcepowerdn" TYPE="OUTPUT" WIDTH="4" />
	</PORTS>
</ROOT>
