---------------------------------------------------------------------------
-- Company     : ARMades Systems
-- Author(s)   : Fabien Marteau <fabien.marteau@armadeus.com>
-- 
-- Creation Date : 05/03/2009
-- File          : led_blink.vhd
--
-- Abstract : 
--
---------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;

entity Clk_div_led is
   Port ( 
          Clk             : in  std_logic;
          led_cathode     : out std_logic;
          led_anode       : out std_logic
   );
end Clk_div_led;

architecture RTL of Clk_div_led is
  constant max_count : natural := 48000000;
--  constant max_count : natural := 10000;
  signal Rst_n : std_logic;
begin

   Rst_n <= '1';
   led_cathode <= '0';

   -- compteur de 0 Ã  max_count
   compteur : process(Clk)
       variable count : natural range 0 to max_count;
   begin
       if Rst_n = '0' then
           count := 0;
           led_anode <= '0';
       elsif rising_edge(Clk) then
           if count < max_count/2 then
               led_anode    <='1';
               count := count + 1;
           elsif count < max_count then
               led_anode    <='0';
               count := count + 1;
           else
               count := 0;
               led_anode    <='1';
           end if;
       end if;
   end process compteur; 
end RTL;

