INFO: [VRFC 10-163] Analyzing VHDL file "/home/dimitris/di_vhdl/minimum_ones/minimum_ones.sim/sim_1/impl/func/xsim/top_module_tb_func_impl.vhd" into library xil_defaultlib
