#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 11 21:17:09 2019
# Process ID: 6460
# Current directory: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl
# Command line: vivado.exe -mode tcl -source synth.tcl
# Log file: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl/vivado.log
# Journal file: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl\vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set sourceInputDir "../Sources"
# set constraintsInputDir "../Constraints"
# set outputDir "./Reports"
# file mkdir $outputDir
# read_verilog {
# 	../Sources/divider.v
# 	../Sources/control.v
# 	../Sources/datapath.v
# 	../Sources/lrShiftSFR.v
# 	../Sources/lShiftSFR.v
# 	../Sources/subSFR.v
# 	../Sources/udCounterSFR.v}
# read_xdc $constraintsInputDir/constraints.xdc
# set_property part xc7a35tcpg236-2L [current_project]
# synth_design -fsm_extraction gray -directive AreaOptimized_high -resource_sharing on -retiming -top divider > $outputDir/synth_out_gray.rpt
Command: synth_design -fsm_extraction gray -directive AreaOptimized_high -resource_sharing on -retiming -top divider
Starting synth_design
Using part: xc7a35tcpg236-2L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 676.016 ; gain = 177.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/control.v:16]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter WAIT_FOR_START bound to: 3'b000 
	Parameter CHECK_DIVIDE_BY_ZERO bound to: 3'b001 
	Parameter ERROR bound to: 3'b010 
	Parameter SHIFT_LEFT bound to: 3'b011 
	Parameter SHIFT_RIGHT bound to: 3'b100 
	Parameter NO_ERROR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control' (1#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/control.v:16]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/datapath.v:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lrShiftSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 3'bxx1 will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
WARNING: [Synth 8-153] case item 3'bx10 will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lrShiftSFR' (2#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'subSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/subSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subSFR' (3#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/subSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'lShiftSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lShiftSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lShiftSFR' (4#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lShiftSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'udCounterSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:13]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udCounterSFR' (5#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (6#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/datapath.v:13]
INFO: [Synth 8-6155] done synthesizing module 'divider' (7#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[31]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[30]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[29]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[28]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[27]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[26]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[25]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[24]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[23]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[22]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[21]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[20]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[19]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[18]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[17]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[16]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[15]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[14]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[13]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[12]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[11]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[10]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[9]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[8]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[7]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[6]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[5]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[4]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[3]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[2]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[1]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 740.313 ; gain = 242.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 740.313 ; gain = 242.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 740.313 ; gain = 242.234
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 850.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 850.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 850.453 ; gain = 352.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 850.453 ; gain = 352.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 850.453 ; gain = 352.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_START |                              000 |                              000
    CHECK_DIVIDE_BY_ZERO |                              001 |                              001
              SHIFT_LEFT |                              011 |                              011
             SHIFT_RIGHT |                              010 |                              100
                NO_ERROR |                              111 |                              101
                   ERROR |                              110 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 850.453 ; gain = 352.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
Module lrShiftSFR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module subSFR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lShiftSFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udCounterSFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design divider has unconnected port divisor[31]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[30]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[29]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[28]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[27]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[26]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[25]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[24]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[23]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[22]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[21]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[20]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[19]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[18]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[17]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[16]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[15]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[14]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[13]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[12]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[11]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[10]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[9]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[8]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[7]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[6]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[5]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[4]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[3]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[2]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[1]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[1]' (FDE) to 'D/left_right/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[2]' (FDE) to 'D/left_right/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[3]' (FDE) to 'D/left_right/Q_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[4] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[4]' (FDE) to 'D/left_right/Q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[5] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[5]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[6]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[8]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[9]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[10]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[11]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[12]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[13]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[14]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[15]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[16]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[17]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[18]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[19]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[20]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[21]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[22]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[23]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[24]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[25]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[26]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[27]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[28]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[29]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[30]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[31]' (FDE) to 'D/left_right/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 850.453 ; gain = 352.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 850.453 ; gain = 352.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 857.926 ; gain = 359.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `divider`
	Effective logic levels on critical path before retiming is: 5
	Total number of crtical paths = 1615

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from D/subtract/Q_reg[25] to D/subtract/Q_reg[25]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 5
	Total number of crtical paths = 1615
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `divider' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 861.063 ; gain = 362.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    34|
|5     |LUT3   |    36|
|6     |LUT4   |     6|
|7     |LUT5   |    35|
|8     |LUT6   |     2|
|9     |FDRE   |    72|
|10    |IBUF   |    35|
|11    |OBUF   |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   300|
|2     |  C            |control      |    49|
|3     |  D            |datapath     |   149|
|4     |    count      |udCounterSFR |    11|
|5     |    left_shift |lShiftSFR    |    70|
|6     |    subtract   |subSFR       |    64|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 866.852 ; gain = 368.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 866.852 ; gain = 258.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 866.852 ; gain = 368.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 892.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 892.711 ; gain = 597.422
# write_checkpoint -force $outputDir/synth_checkpoint_gray.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 892.711 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl/Reports/synth_checkpoint_gray.dcp' has been generated.
# opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log > $outputDir/opt_out_gray.rpt
Command: opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 892.711 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Sweep
Phase 1 Sweep | Checksum: 124bdcbe9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.539 ; gain = 445.605
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 2 Merging equivalent drivers
INFO: [Opt 31-405] Cells C/FSM_gray_state[1]_i_1, C/Q[4]_i_3 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_1, D/subtract/dvsr_less_than_dvnd0_carry__0_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_2, D/subtract/dvsr_less_than_dvnd0_carry__0_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_3, D/subtract/dvsr_less_than_dvnd0_carry__0_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_4, D/subtract/dvsr_less_than_dvnd0_carry__0_i_8 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_1, D/subtract/dvsr_less_than_dvnd0_carry__1_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_2, D/subtract/dvsr_less_than_dvnd0_carry__1_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_3, D/subtract/dvsr_less_than_dvnd0_carry__1_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_4, D/subtract/dvsr_less_than_dvnd0_carry__1_i_8 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_1, D/subtract/dvsr_less_than_dvnd0_carry__2_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_2, D/subtract/dvsr_less_than_dvnd0_carry__2_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_3, D/subtract/dvsr_less_than_dvnd0_carry__2_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_4, D/subtract/dvsr_less_than_dvnd0_carry__2_i_8 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_1, D/subtract/dvsr_less_than_dvnd0_carry_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_2, D/subtract/dvsr_less_than_dvnd0_carry_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_3, D/subtract/dvsr_less_than_dvnd0_carry_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_4, D/subtract/dvsr_less_than_dvnd0_carry_i_8 cannot be merged because the instance's INIT string mismatch
Phase 2 Merging equivalent drivers | Checksum: 124bdcbe9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.539 ; gain = 445.605
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells

Phase 3 Remap
INFO: [Opt 31-528] Cannot remap pin: D/count/Q[3]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: D/count/Q[2]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_4/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[9]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[8]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[7]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[6]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[5]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[4]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[3]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_2/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[30]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[2]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[29]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[28]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[27]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[26]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[25]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[24]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[23]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[22]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[21]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[20]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[1]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[19]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[18]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[17]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[16]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[15]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[14]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[13]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[12]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[11]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[10]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[0]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_2__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/FSM_gray_state[2]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[1]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[0]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
Phase 3 Remap | Checksum: 124bdcbe9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.539 ; gain = 445.605
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-431] constant propagation found 0 starting points
INFO: [Opt 31-677] Could not push inverter D/count/Q[0]_i_1 to load D/count/Q_reg[0] because inversion is not supported on the pin D
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Resynthesis | Checksum: 15b8c17ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1394.805 ; gain = 484.871
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-677] Could not push inverter D/count/Q[0]_i_1 to load D/count/Q_reg[0] because inversion is not supported on the pin D
Phase 5 Post Processing Netlist | Checksum: 15b8c17ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1394.805 ; gain = 484.871
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Sweep                       |               0  |               0  |                                              0  |
|  Merging equivalent drivers  |               0  |               0  |                                              0  |
|  Remap                       |               0  |               0  |                                              0  |
|  Resynthesis                 |               0  |               0  |                                              0  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15b8c17ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1394.805 ; gain = 484.871

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1394.805 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15b8c17ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1394.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1394.805 ; gain = 502.094
# report_utilization -file $outputDir/synth_utilization_gray.rpt
# report_timing -file $outputDir/synth_timing_gray.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Vivado% report_utilization
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 21:22:20 2019
| Host         : Walter_2in1 running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : divider
| Device       : 7a35tcpg236-2L
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   75 |     0 |     20800 |  0.36 |
|   LUT as Logic          |   75 |     0 |     20800 |  0.36 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |   72 |     0 |     41600 |  0.17 |
|   Register as Flip Flop |   72 |     0 |     41600 |  0.17 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 72    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  101 |     0 |       106 | 95.28 |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   72 |        Flop & Latch |
| OBUF     |   66 |                  IO |
| LUT3     |   36 |                 LUT |
| LUT5     |   35 |                 LUT |
| IBUF     |   35 |                  IO |
| LUT2     |   34 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT4     |    6 |                 LUT |
| LUT6     |    2 |                 LUT |
| LUT1     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Vivado% start_gui
refresh_design
ERROR: [Common 17-69] Command failed: Cannot refresh synth_design designs after netlist changes. Please run synth_design to refresh the design.
synth_
ambiguous command name "synth_": synth_design synth_ip
synth_design
Command: synth_design
Starting synth_design
Using part: xc7a35tcpg236-2L
Top: divider
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1866.887 ; gain = 27.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/control.v:16]
	Parameter WAIT_FOR_START bound to: 3'b000 
	Parameter CHECK_DIVIDE_BY_ZERO bound to: 3'b001 
	Parameter ERROR bound to: 3'b010 
	Parameter SHIFT_LEFT bound to: 3'b011 
	Parameter SHIFT_RIGHT bound to: 3'b100 
	Parameter NO_ERROR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control' (1#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/control.v:16]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/datapath.v:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lrShiftSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 3'bxx1 will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
WARNING: [Synth 8-153] case item 3'bx10 will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lrShiftSFR' (2#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'subSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/subSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subSFR' (3#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/subSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'lShiftSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lShiftSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lShiftSFR' (4#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lShiftSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'udCounterSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:13]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udCounterSFR' (5#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (6#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/datapath.v:13]
INFO: [Synth 8-6155] done synthesizing module 'divider' (7#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[31]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[30]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[29]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[28]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[27]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[26]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[25]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[24]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[23]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[22]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[21]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[20]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[19]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[18]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[17]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[16]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[15]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[14]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[13]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[12]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[11]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[10]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[9]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[8]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[7]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[6]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[5]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[4]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[3]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[2]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[1]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.184 ; gain = 55.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.297 ; gain = 76.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.297 ; gain = 76.711
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2034.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2034.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_START |                           000001 |                              000
    CHECK_DIVIDE_BY_ZERO |                           000010 |                              001
              SHIFT_LEFT |                           000100 |                              011
             SHIFT_RIGHT |                           001000 |                              100
                NO_ERROR |                           010000 |                              101
                   ERROR |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
Module lrShiftSFR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module subSFR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lShiftSFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udCounterSFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design divider has unconnected port divisor[31]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[30]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[29]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[28]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[27]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[26]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[25]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[24]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[23]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[22]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[21]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[20]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[19]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[18]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[17]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[16]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[15]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[14]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[13]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[12]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[11]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[10]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[9]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[8]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[7]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[6]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[5]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[4]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[3]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[2]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[1]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[1]' (FDE) to 'D/left_right/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[2]' (FDE) to 'D/left_right/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[3]' (FDE) to 'D/left_right/Q_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[4] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[4]' (FDE) to 'D/left_right/Q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[5] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[5]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[7]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[8]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[9]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[10]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[11]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[12]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[13]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[14]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[15]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[16]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[17]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[18]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[19]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[20]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[21]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[22]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[23]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[24]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[25]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[26]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[27]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[28]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[29]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[30]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
INFO: [Synth 8-3886] merging instance 'D/left_right/Q_reg[31]' (FDE) to 'D/left_right/Q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D/left_right/Q_reg[6] )
WARNING: [Synth 8-3332] Sequential element (C/FSM_onehot_state_reg[5]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (C/FSM_onehot_state_reg[4]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (C/FSM_onehot_state_reg[3]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (C/FSM_onehot_state_reg[2]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (C/FSM_onehot_state_reg[1]) is unused and will be removed from module divider.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `divider`
	Effective logic levels on critical path before retiming is: 2
	Total number of crtical paths = 32

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from C/FSM_onehot_state_reg[0](fixed:INPUT) to D/subtract/Q_reg[0](fixed:INPUT) is: 2
		Effective logic levels found across for latency (=1) is: 2
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 2
	Total number of crtical paths = 32
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `divider' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |FDRE |    33|
|5     |IBUF |    35|
|6     |OBUF |    66|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   137|
|2     |  C          |control  |     3|
|3     |  D          |datapath |    32|
|4     |    subtract |subSFR   |    32|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.273 ; gain = 76.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.273 ; gain = 194.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2034.273 ; gain = 194.688
design_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 21:49:03 2019...
