{
    "DESIGN_NAME": "bmu",
    "VERILOG_FILES": "dir::../rtl/bmu.v",

    "CLOCK_PORT": null,
    "CLOCK_PERIOD": 10.0,

    "RUN_CTS": false,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 150",

    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,
    
    "FP_PDN_MULTILAYER": true,
    "FP_PDN_ENABLE_RAILS": true,

    "FP_PDN_VPITCH": 40.0,
    "FP_PDN_VWIDTH": 1.6,
    "FP_PDN_VOFFSET": 5.0,

    "FP_PDN_HPITCH": 40.0,
    "FP_PDN_HWIDTH": 1.6,
    "FP_PDN_HOFFSET": 5.0,
    
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",

    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PNR_SDC_FILE": "dir::constraints.sdc",

    "PL_RESIZER_TIMING_OPTIMIZATIONS": false,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": false
}