# do Projeto_verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:17 on Jul 24,2024
# vlog -work work Projeto_verilog.vo 
# -- Compiling module contador_segundos
# 
# Top level modules:
# 	contador_segundos
# End time: 23:04:18 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:18 on Jul 24,2024
# vlog -work work teste_contador_segundos.vwf.vt 
# -- Compiling module contador_segundos_vlg_vec_tst
# 
# Top level modules:
# 	contador_segundos_vlg_vec_tst
# End time: 23:04:18 on Jul 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.contador_segundos_vlg_vec_tst 
# Start time: 23:04:18 on Jul 24,2024
# Loading work.contador_segundos_vlg_vec_tst
# Loading work.contador_segundos
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : teste_contador_segundos.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /contador_segundos_vlg_vec_tst
# End time: 23:04:19 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
