TimeQuest Timing Analyzer report for assemble
Sat Sep 19 17:37:39 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Clock to Output Times
 13. Minimum Clock to Output Times
 14. Slow 1100mV 85C Model Metastability Summary
 15. Slow 1100mV 0C Model Fmax Summary
 16. Slow 1100mV 0C Model Setup Summary
 17. Slow 1100mV 0C Model Hold Summary
 18. Slow 1100mV 0C Model Recovery Summary
 19. Slow 1100mV 0C Model Removal Summary
 20. Slow 1100mV 0C Model Minimum Pulse Width Summary
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1100mV 0C Model Metastability Summary
 24. Fast 1100mV 85C Model Setup Summary
 25. Fast 1100mV 85C Model Hold Summary
 26. Fast 1100mV 85C Model Recovery Summary
 27. Fast 1100mV 85C Model Removal Summary
 28. Fast 1100mV 85C Model Minimum Pulse Width Summary
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast 1100mV 85C Model Metastability Summary
 32. Fast 1100mV 0C Model Setup Summary
 33. Fast 1100mV 0C Model Hold Summary
 34. Fast 1100mV 0C Model Recovery Summary
 35. Fast 1100mV 0C Model Removal Summary
 36. Fast 1100mV 0C Model Minimum Pulse Width Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast 1100mV 0C Model Metastability Summary
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Board Trace Model Assignments
 44. Input Transition Times
 45. Signal Integrity Metrics (Slow 1100mv 0c Model)
 46. Signal Integrity Metrics (Slow 1100mv 85c Model)
 47. Signal Integrity Metrics (Fast 1100mv 0c Model)
 48. Signal Integrity Metrics (Fast 1100mv 85c Model)
 49. Setup Transfers
 50. Hold Transfers
 51. Recovery Transfers
 52. Removal Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; assemble                                           ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CGXFC5C6F27C7                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clk                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                       ;
; freq_divider:diviseur|tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_divider:diviseur|tmp } ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+-----------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                              ;
+------------+-----------------+---------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note ;
+------------+-----------------+---------------------------+------+
; 204.12 MHz ; 204.12 MHz      ; Clk                       ;      ;
; 419.46 MHz ; 419.46 MHz      ; freq_divider:diviseur|tmp ;      ;
+------------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -3.899 ; -100.374      ;
; freq_divider:diviseur|tmp ; -1.384 ; -6.815        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; Clk                       ; 0.353 ; 0.000         ;
; freq_divider:diviseur|tmp ; 0.580 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; freq_divider:diviseur|tmp ; -1.323 ; -7.916        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; freq_divider:diviseur|tmp ; 1.004 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -0.538 ; -25.704       ;
; freq_divider:diviseur|tmp ; -0.538 ; -4.619        ;
+---------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 8.091 ; 8.153 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 6.394 ; 6.482 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 7.937 ; 8.019 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 7.914 ; 7.974 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 6.557 ; 6.640 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 8.054 ; 8.153 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 8.023 ; 8.111 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 8.091 ; 8.005 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 5.411 ; 5.480 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 5.425 ; 5.480 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 5.536 ; 5.642 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 5.506 ; 5.557 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 5.411 ; 5.507 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 5.725 ; 5.787 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 5.796 ; 5.799 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 5.670 ; 5.592 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                               ;
+------------+-----------------+---------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note ;
+------------+-----------------+---------------------------+------+
; 193.57 MHz ; 193.57 MHz      ; Clk                       ;      ;
; 406.67 MHz ; 406.67 MHz      ; freq_divider:diviseur|tmp ;      ;
+------------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -4.166 ; -100.518      ;
; freq_divider:diviseur|tmp ; -1.459 ; -7.044        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; Clk                       ; 0.210 ; 0.000         ;
; freq_divider:diviseur|tmp ; 0.522 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; freq_divider:diviseur|tmp ; -1.311 ; -7.841        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; freq_divider:diviseur|tmp ; 0.944 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -0.538 ; -28.043       ;
; freq_divider:diviseur|tmp ; -0.538 ; -4.630        ;
+---------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 7.842 ; 7.882 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 6.102 ; 6.229 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 7.694 ; 7.770 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 7.664 ; 7.723 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 6.310 ; 6.377 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 7.744 ; 7.882 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 7.718 ; 7.850 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 7.842 ; 7.768 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 5.107 ; 5.197 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 5.132 ; 5.197 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 5.248 ; 5.367 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 5.213 ; 5.267 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 5.107 ; 5.206 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 5.429 ; 5.502 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 5.510 ; 5.519 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 5.380 ; 5.312 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -2.561 ; -36.756       ;
; freq_divider:diviseur|tmp ; -0.342 ; -1.504        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; freq_divider:diviseur|tmp ; 0.232 ; 0.000         ;
; Clk                       ; 0.300 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; freq_divider:diviseur|tmp ; -0.299 ; -1.789        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; freq_divider:diviseur|tmp ; 0.434 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -0.446 ; -3.550        ;
; freq_divider:diviseur|tmp ; 0.131  ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 4.280 ; 4.280 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 3.395 ; 3.503 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 4.053 ; 4.226 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 3.999 ; 4.189 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 3.498 ; 3.611 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 4.182 ; 4.280 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 4.161 ; 4.270 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 4.280 ; 4.108 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 2.903 ; 2.972 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 2.904 ; 3.040 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 2.929 ; 3.144 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 2.921 ; 3.019 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 2.903 ; 3.041 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 3.054 ; 3.190 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 3.126 ; 3.196 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 3.106 ; 2.972 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -2.169 ; -31.220       ;
; freq_divider:diviseur|tmp ; -0.297 ; -1.234        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; freq_divider:diviseur|tmp ; 0.193 ; 0.000         ;
; Clk                       ; 0.282 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; freq_divider:diviseur|tmp ; -0.242 ; -1.445        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; freq_divider:diviseur|tmp ; 0.374 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Clk                       ; -0.448 ; -3.498        ;
; freq_divider:diviseur|tmp ; 0.130  ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 3.966 ; 3.972 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 3.102 ; 3.198 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 3.759 ; 3.915 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 3.731 ; 3.879 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 3.201 ; 3.269 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 3.887 ; 3.972 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 3.872 ; 3.944 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 3.966 ; 3.811 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 2.639 ; 2.717 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 2.639 ; 2.754 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 2.675 ; 2.859 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 2.672 ; 2.746 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 2.642 ; 2.751 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 2.796 ; 2.911 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 2.864 ; 2.910 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 2.827 ; 2.717 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+----------------------------+----------+-------+----------+---------+---------------------+
; Clock                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack           ; -4.166   ; 0.193 ; -1.323   ; 0.374   ; -0.538              ;
;  Clk                       ; -4.166   ; 0.210 ; N/A      ; N/A     ; -0.538              ;
;  freq_divider:diviseur|tmp ; -1.459   ; 0.193 ; -1.323   ; 0.374   ; -0.538              ;
; Design-wide TNS            ; -107.562 ; 0.0   ; -7.916   ; 0.0     ; -32.673             ;
;  Clk                       ; -100.518 ; 0.000 ; N/A      ; N/A     ; -28.043             ;
;  freq_divider:diviseur|tmp ; -7.044   ; 0.000 ; -7.916   ; 0.000   ; -4.630              ;
+----------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 8.091 ; 8.153 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 6.394 ; 6.482 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 7.937 ; 8.019 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 7.914 ; 7.974 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 6.557 ; 6.640 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 8.054 ; 8.153 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 8.023 ; 8.111 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 8.091 ; 8.005 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+---------------------------+-------+-------+------------+---------------------------+
; segments[*]  ; freq_divider:diviseur|tmp ; 2.639 ; 2.717 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[0] ; freq_divider:diviseur|tmp ; 2.639 ; 2.754 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[1] ; freq_divider:diviseur|tmp ; 2.675 ; 2.859 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[2] ; freq_divider:diviseur|tmp ; 2.672 ; 2.746 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[3] ; freq_divider:diviseur|tmp ; 2.642 ; 2.751 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[4] ; freq_divider:diviseur|tmp ; 2.796 ; 2.911 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[5] ; freq_divider:diviseur|tmp ; 2.864 ; 2.910 ; Rise       ; freq_divider:diviseur|tmp ;
;  segments[6] ; freq_divider:diviseur|tmp ; 2.827 ; 2.717 ; Rise       ; freq_divider:diviseur|tmp ;
+--------------+---------------------------+-------+-------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; segments[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------+
; Input Transition Times                                   ;
+-------+--------------+-----------------+-----------------+
; Pin   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------+--------------+-----------------+-----------------+
; Clk   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; segments[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
; segments[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
; segments[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; segments[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; segments[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
; segments[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; segments[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; segments[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
; segments[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
; segments[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; segments[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; segments[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
; segments[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; segments[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; segments[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; segments[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; segments[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; segments[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; segments[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; segments[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; segments[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; segments[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; segments[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; segments[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; segments[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; segments[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; segments[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; segments[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                   ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; Clk                       ; Clk                       ; 1552     ; 0        ; 0        ; 0        ;
; freq_divider:diviseur|tmp ; Clk                       ; 1        ; 1        ; 0        ; 0        ;
; freq_divider:diviseur|tmp ; freq_divider:diviseur|tmp ; 13       ; 0        ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                    ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; Clk                       ; Clk                       ; 1552     ; 0        ; 0        ; 0        ;
; freq_divider:diviseur|tmp ; Clk                       ; 1        ; 1        ; 0        ; 0        ;
; freq_divider:diviseur|tmp ; freq_divider:diviseur|tmp ; 13       ; 0        ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; freq_divider:diviseur|tmp ; freq_divider:diviseur|tmp ; 24       ; 0        ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                 ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; freq_divider:diviseur|tmp ; freq_divider:diviseur|tmp ; 24       ; 0        ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Sep 19 17:37:29 2020
Info: Command: quartus_sta assemble -c assemble
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'assemble.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
    Info (332105): create_clock -period 1.000 -name freq_divider:diviseur|tmp freq_divider:diviseur|tmp
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.899            -100.374 Clk 
    Info (332119):    -1.384              -6.815 freq_divider:diviseur|tmp 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 Clk 
    Info (332119):     0.580               0.000 freq_divider:diviseur|tmp 
Info (332146): Worst-case recovery slack is -1.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.323              -7.916 freq_divider:diviseur|tmp 
Info (332146): Worst-case removal slack is 1.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.004               0.000 freq_divider:diviseur|tmp 
Info (332146): Worst-case minimum pulse width slack is -0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.538             -25.704 Clk 
    Info (332119):    -0.538              -4.619 freq_divider:diviseur|tmp 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.166            -100.518 Clk 
    Info (332119):    -1.459              -7.044 freq_divider:diviseur|tmp 
Info (332146): Worst-case hold slack is 0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.210               0.000 Clk 
    Info (332119):     0.522               0.000 freq_divider:diviseur|tmp 
Info (332146): Worst-case recovery slack is -1.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.311              -7.841 freq_divider:diviseur|tmp 
Info (332146): Worst-case removal slack is 0.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.944               0.000 freq_divider:diviseur|tmp 
Info (332146): Worst-case minimum pulse width slack is -0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.538             -28.043 Clk 
    Info (332119):    -0.538              -4.630 freq_divider:diviseur|tmp 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.561             -36.756 Clk 
    Info (332119):    -0.342              -1.504 freq_divider:diviseur|tmp 
Info (332146): Worst-case hold slack is 0.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.232               0.000 freq_divider:diviseur|tmp 
    Info (332119):     0.300               0.000 Clk 
Info (332146): Worst-case recovery slack is -0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.299              -1.789 freq_divider:diviseur|tmp 
Info (332146): Worst-case removal slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 freq_divider:diviseur|tmp 
Info (332146): Worst-case minimum pulse width slack is -0.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.446              -3.550 Clk 
    Info (332119):     0.131               0.000 freq_divider:diviseur|tmp 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.169             -31.220 Clk 
    Info (332119):    -0.297              -1.234 freq_divider:diviseur|tmp 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 freq_divider:diviseur|tmp 
    Info (332119):     0.282               0.000 Clk 
Info (332146): Worst-case recovery slack is -0.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.242              -1.445 freq_divider:diviseur|tmp 
Info (332146): Worst-case removal slack is 0.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.374               0.000 freq_divider:diviseur|tmp 
Info (332146): Worst-case minimum pulse width slack is -0.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.448              -3.498 Clk 
    Info (332119):     0.130               0.000 freq_divider:diviseur|tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5108 megabytes
    Info: Processing ended: Sat Sep 19 17:37:39 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


