Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 08756667e20d4bfebca46b2dff0fdc26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModule_behav xil_defaultlib.TopModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port direction [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.ultrasonic_proximity
Compiling module xil_defaultlib.BeaconFollower
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.Directional_Control
Compiling module xil_defaultlib.Direction_Conversion
Compiling module xil_defaultlib.Motor_Control
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModule_behav
