INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:30:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.325ns (34.521%)  route 4.410ns (65.479%))
  Logic Levels:           23  (CARRY4=11 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y129        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=47, routed)          0.466     1.190    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X14Y128        LUT4 (Prop_lut4_I0_O)        0.043     1.233 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.471 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.471    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.521 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.521    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.571 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.571    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.679 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[2]
                         net (fo=10, routed)          0.414     2.093    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_5
    SLICE_X13Y133        LUT3 (Prop_lut3_I0_O)        0.132     2.225 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_11/O
                         net (fo=34, routed)          0.402     2.627    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_11_n_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.129     2.756 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2/O
                         net (fo=3, routed)           0.337     3.092    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2_n_0
    SLICE_X10Y134        LUT5 (Prop_lut5_I3_O)        0.043     3.135 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.307     3.442    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X11Y132        LUT4 (Prop_lut4_I1_O)        0.043     3.485 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.347     3.833    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.043     3.876 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=43, routed)          0.405     4.281    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     4.324 r  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.364     4.688    load1/data_tehb/control/X_1_c3_reg[9]
    SLICE_X10Y129        LUT6 (Prop_lut6_I3_O)        0.043     4.731 r  load1/data_tehb/control/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     4.731    addf0/operator/S[3]
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.904 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.904    addf0/operator/ltOp_carry_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.954 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.954    addf0/operator/ltOp_carry__0_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.004 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    addf0/operator/ltOp_carry__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.054 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    addf0/operator/ltOp_carry__2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.176 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.210     5.385    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.127     5.512 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.610    addf0/operator/p_1_in[0]
    SLICE_X9Y133         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.872 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.872    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.976 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.235     6.211    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X8Y134         LUT4 (Prop_lut4_I2_O)        0.120     6.331 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.109     6.440    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X8Y134         LUT5 (Prop_lut5_I0_O)        0.043     6.483 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.348     6.831    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.043     6.874 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.369     7.243    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X10Y135        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1533, unset)         0.483     8.183    addf0/operator/RightShifterComponent/clk
    SLICE_X10Y135        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X10Y135        FDRE (Setup_fdre_C_R)       -0.271     7.876    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  0.633    




