Analysis & Synthesis report for controller
Sun Jul 27 20:03:41 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |controller|state
  9. State Machine - |controller|alu_16:alu|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |controller
 17. Parameter Settings for Inferred Entity Instance: memory:mem|altsyncram:mem_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "alu_16:alu|div_16:div"
 20. Port Connectivity Checks: "alu_16:alu|csa_16:add_sub|csa_4:csa2|ripple_carry_adder_4:rca_2"
 21. Port Connectivity Checks: "alu_16:alu|csa_16:add_sub|csa_4:csa2|ripple_carry_adder_4:rca_1"
 22. Port Connectivity Checks: "alu_16:alu|csa_16:add_sub"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 27 20:03:41 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; controller                                 ;
; Top-level Entity Name              ; controller                                 ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 2                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; controller         ; controller         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ../src/register_file.v           ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/register_file.v        ;         ;
; ../src/mul_16.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/mul_16.v               ;         ;
; ../src/memory.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/memory.v               ;         ;
; ../src/div_16.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/div_16.v               ;         ;
; ../src/csa_16.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/csa_16.v               ;         ;
; ../src/controller.v              ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/controller.v           ;         ;
; ../src/alu_16.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/src/alu_16.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/quartus_altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_vsi1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/syn/db/altsyncram_vsi1.tdf ;         ;
; db/decode_l0b.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/syn/db/decode_l0b.tdf      ;         ;
; db/mux_ksb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/syn/db/mux_ksb.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |controller                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |controller         ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controller|state                                                                                                                                                                                                     ;
+--------------------------+------------+------------------+----------------+-------------------+-------------------+-----------------+--------------------------+--------------+--------------------+--------------------+-------------+
; Name                     ; state.DONE ; state.WRITE_BACK ; state.ALU_WAIT ; state.LOAD_WAIT_2 ; state.LOAD_WAIT_1 ; state.EXECUTION ; state.READ_REGISTER_FILE ; state.DECODE ; state.FETCH_WAIT_2 ; state.FETCH_WAIT_1 ; state.FETCH ;
+--------------------------+------------+------------------+----------------+-------------------+-------------------+-----------------+--------------------------+--------------+--------------------+--------------------+-------------+
; state.FETCH              ; 0          ; 0                ; 0              ; 0                 ; 0                 ; 0               ; 0                        ; 0            ; 0                  ; 0                  ; 0           ;
; state.FETCH_WAIT_1       ; 0          ; 0                ; 0              ; 0                 ; 0                 ; 0               ; 0                        ; 0            ; 0                  ; 1                  ; 1           ;
; state.FETCH_WAIT_2       ; 0          ; 0                ; 0              ; 0                 ; 0                 ; 0               ; 0                        ; 0            ; 1                  ; 0                  ; 1           ;
; state.DECODE             ; 0          ; 0                ; 0              ; 0                 ; 0                 ; 0               ; 0                        ; 1            ; 0                  ; 0                  ; 1           ;
; state.READ_REGISTER_FILE ; 0          ; 0                ; 0              ; 0                 ; 0                 ; 0               ; 1                        ; 0            ; 0                  ; 0                  ; 1           ;
; state.EXECUTION          ; 0          ; 0                ; 0              ; 0                 ; 0                 ; 1               ; 0                        ; 0            ; 0                  ; 0                  ; 1           ;
; state.LOAD_WAIT_1        ; 0          ; 0                ; 0              ; 0                 ; 1                 ; 0               ; 0                        ; 0            ; 0                  ; 0                  ; 1           ;
; state.LOAD_WAIT_2        ; 0          ; 0                ; 0              ; 1                 ; 0                 ; 0               ; 0                        ; 0            ; 0                  ; 0                  ; 1           ;
; state.ALU_WAIT           ; 0          ; 0                ; 1              ; 0                 ; 0                 ; 0               ; 0                        ; 0            ; 0                  ; 0                  ; 1           ;
; state.WRITE_BACK         ; 0          ; 1                ; 0              ; 0                 ; 0                 ; 0               ; 0                        ; 0            ; 0                  ; 0                  ; 1           ;
; state.DONE               ; 1          ; 0                ; 0              ; 0                 ; 0                 ; 0               ; 0                        ; 0            ; 0                  ; 0                  ; 1           ;
+--------------------------+------------+------------------+----------------+-------------------+-------------------+-----------------+--------------------------+--------------+--------------------+--------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |controller|alu_16:alu|state                                           ;
+--------------------+----------------+----------------+--------------------+------------+
; Name               ; state.DIV_WAIT ; state.MUL_WAIT ; state.ADD_SUB_WAIT ; state.IDLE ;
+--------------------+----------------+----------------+--------------------+------------+
; state.IDLE         ; 0              ; 0              ; 0                  ; 0          ;
; state.ADD_SUB_WAIT ; 0              ; 0              ; 1                  ; 1          ;
; state.MUL_WAIT     ; 0              ; 1              ; 0                  ; 1          ;
; state.DIV_WAIT     ; 1              ; 0              ; 0                  ; 1          ;
+--------------------+----------------+----------------+--------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                      ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; alu_opcode[2]                                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[8..15]          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[8..15]          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|done                   ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|done            ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|done                   ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|done            ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|counter[2]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[2]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|counter[2]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[2]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|counter[1]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[1]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|counter[1]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[1]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|counter[0]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[0]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|counter[0]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[0]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|counter[3]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[3]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|counter[3]             ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[3]      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|start_calc_flag        ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|start_calc_flag ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|start_calc_flag        ; Merged with alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|start_calc_flag ;
; fetched_address[8,9,11..15]                                                        ; Merged with fetched_address[10]                                                         ;
; state~15                                                                           ; Lost fanout                                                                             ;
; state~16                                                                           ; Lost fanout                                                                             ;
; state~17                                                                           ; Lost fanout                                                                             ;
; state~18                                                                           ; Lost fanout                                                                             ;
; alu_16:alu|state~5                                                                 ; Lost fanout                                                                             ;
; alu_16:alu|state~6                                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[8..15]         ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[8..15]         ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[8..15]         ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[8..15]         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|remainder[15]                                                ; Lost fanout                                                                             ;
; mem_write_enable                                                                   ; Lost fanout                                                                             ;
; mem_write_data[0..15]                                                              ; Lost fanout                                                                             ;
; mem_address[0..15]                                                                 ; Lost fanout                                                                             ;
; PC[0]                                                                              ; Lost fanout                                                                             ;
; state.FETCH                                                                        ; Lost fanout                                                                             ;
; opcode[2]                                                                          ; Lost fanout                                                                             ;
; state.EXECUTION                                                                    ; Lost fanout                                                                             ;
; opcode[0,1]                                                                        ; Lost fanout                                                                             ;
; register_file:rf|read_data_2[0..15]                                                ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[0]                                                    ; Lost fanout                                                                             ;
; fetched_address[0]                                                                 ; Lost fanout                                                                             ;
; state.DONE                                                                         ; Lost fanout                                                                             ;
; instruction[15]                                                                    ; Lost fanout                                                                             ;
; state.DECODE                                                                       ; Lost fanout                                                                             ;
; state.READ_REGISTER_FILE                                                           ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[1]                                                    ; Lost fanout                                                                             ;
; fetched_address[1]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[2]                                                    ; Lost fanout                                                                             ;
; fetched_address[2]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[3]                                                    ; Lost fanout                                                                             ;
; fetched_address[3]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[4]                                                    ; Lost fanout                                                                             ;
; fetched_address[4]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[5]                                                    ; Lost fanout                                                                             ;
; fetched_address[5]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[6]                                                    ; Lost fanout                                                                             ;
; fetched_address[6]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[7]                                                    ; Lost fanout                                                                             ;
; fetched_address[7]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[8]                                                    ; Lost fanout                                                                             ;
; fetched_address[10]                                                                ; Lost fanout                                                                             ;
; register_file:rf|read_data_1[9..15]                                                ; Lost fanout                                                                             ;
; instruction[13,14]                                                                 ; Lost fanout                                                                             ;
; register_file:rf|registers[2][0]                                                   ; Lost fanout                                                                             ;
; read_reg_2_num[1]                                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][0]                                                   ; Lost fanout                                                                             ;
; read_reg_2_num[0]                                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][0]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][0]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][1]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][1]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][1]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][1]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][2]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][2]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][2]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][2]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][3]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][3]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][3]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][3]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][4]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][4]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][4]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][4]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][5]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][5]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][5]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][5]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][6]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][6]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][6]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][6]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][7]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][7]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][7]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][7]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][8]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][8]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][8]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][8]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[1][9]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][9]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[0][9]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[3][9]                                                   ; Lost fanout                                                                             ;
; register_file:rf|registers[2][10]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][10]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][10]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[3][10]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][11]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[2][11]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][11]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[3][11]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[2][12]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][12]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][12]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[3][12]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][13]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[2][13]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][13]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[3][13]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[2][14]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][14]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][14]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[3][14]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[1][15]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[2][15]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[0][15]                                                  ; Lost fanout                                                                             ;
; register_file:rf|registers[3][15]                                                  ; Lost fanout                                                                             ;
; read_reg_1_num[0,1]                                                                ; Lost fanout                                                                             ;
; instruction[0]                                                                     ; Lost fanout                                                                             ;
; state.WRITE_BACK                                                                   ; Lost fanout                                                                             ;
; memory:mem|read_data[15]                                                           ; Lost fanout                                                                             ;
; state.FETCH_WAIT_2                                                                 ; Lost fanout                                                                             ;
; instruction[1..8]                                                                  ; Lost fanout                                                                             ;
; memory:mem|read_data[13,14]                                                        ; Lost fanout                                                                             ;
; reg_write_data[0]                                                                  ; Lost fanout                                                                             ;
; reg_write_enable                                                                   ; Lost fanout                                                                             ;
; write_reg_num[0,1]                                                                 ; Lost fanout                                                                             ;
; rs2[1]                                                                             ; Lost fanout                                                                             ;
; rd[1]                                                                              ; Lost fanout                                                                             ;
; rs2[0]                                                                             ; Lost fanout                                                                             ;
; rd[0]                                                                              ; Lost fanout                                                                             ;
; reg_write_data[1..15]                                                              ; Lost fanout                                                                             ;
; rs1[0,1]                                                                           ; Lost fanout                                                                             ;
; memory:mem|read_data[0]                                                            ; Lost fanout                                                                             ;
; alu_16:alu|done                                                                    ; Lost fanout                                                                             ;
; state.ALU_WAIT                                                                     ; Lost fanout                                                                             ;
; state.LOAD_WAIT_2                                                                  ; Lost fanout                                                                             ;
; memory:mem|mem_rtl_0_bypass[0..32,48]                                              ; Lost fanout                                                                             ;
; mem_read_enable                                                                    ; Lost fanout                                                                             ;
; state.FETCH_WAIT_1                                                                 ; Lost fanout                                                                             ;
; memory:mem|read_data[1..8]                                                         ; Lost fanout                                                                             ;
; memory:mem|mem_rtl_0_bypass[46,47]                                                 ; Lost fanout                                                                             ;
; result[0]                                                                          ; Lost fanout                                                                             ;
; instruction[11,12]                                                                 ; Lost fanout                                                                             ;
; result[1..15]                                                                      ; Lost fanout                                                                             ;
; instruction[9,10]                                                                  ; Lost fanout                                                                             ;
; memory:mem|mem_rtl_0_bypass[33]                                                    ; Lost fanout                                                                             ;
; alu_16:alu|state.ADD_SUB_WAIT                                                      ; Lost fanout                                                                             ;
; alu_16:alu|state.DIV_WAIT                                                          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|done                                                         ; Lost fanout                                                                             ;
; alu_16:alu|state.MUL_WAIT                                                          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|done                                               ; Lost fanout                                                                             ;
; state.LOAD_WAIT_1                                                                  ; Lost fanout                                                                             ;
; memory:mem|mem_rtl_0_bypass[34..41]                                                ; Lost fanout                                                                             ;
; alu_16:alu|result[0]                                                               ; Lost fanout                                                                             ;
; memory:mem|read_data[11,12]                                                        ; Lost fanout                                                                             ;
; alu_16:alu|result[1..8]                                                            ; Lost fanout                                                                             ;
; memory:mem|read_data[9]                                                            ; Lost fanout                                                                             ;
; alu_16:alu|result[9]                                                               ; Lost fanout                                                                             ;
; memory:mem|read_data[10]                                                           ; Lost fanout                                                                             ;
; alu_16:alu|result[10..15]                                                          ; Lost fanout                                                                             ;
; alu_opcode[1]                                                                      ; Lost fanout                                                                             ;
; alu_start                                                                          ; Lost fanout                                                                             ;
; alu_16:alu|state.IDLE                                                              ; Lost fanout                                                                             ;
; alu_opcode[0]                                                                      ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|start_calc_flag                                              ; Lost fanout                                                                             ;
; B[0..15]                                                                           ; Lost fanout                                                                             ;
; alu_16:alu|div_start                                                               ; Lost fanout                                                                             ;
; alu_16:alu|mul_start                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|active                                             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|done                   ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[0]                                          ; Lost fanout                                                                             ;
; memory:mem|mem_rtl_0_bypass[44,45]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[1..3]                                       ; Lost fanout                                                                             ;
; A[4]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[4..7]                                       ; Lost fanout                                                                             ;
; A[8]                                                                               ; Lost fanout                                                                             ;
; memory:mem|mem_rtl_0_bypass[42,43]                                                 ; Lost fanout                                                                             ;
; A[12..15]                                                                          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|start_calc_flag        ; Lost fanout                                                                             ;
; A[0]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[0]              ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|sign_q                                                       ; Lost fanout                                                                             ;
; A[1]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[1]              ; Lost fanout                                                                             ;
; A[2]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[2]              ; Lost fanout                                                                             ;
; A[3]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[3,4]            ; Lost fanout                                                                             ;
; A[5]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[5]              ; Lost fanout                                                                             ;
; A[6]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[6]              ; Lost fanout                                                                             ;
; A[7]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[7,8]            ; Lost fanout                                                                             ;
; A[9]                                                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[9]              ; Lost fanout                                                                             ;
; A[10]                                                                              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[10]             ; Lost fanout                                                                             ;
; A[11]                                                                              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[11..15]         ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[1..7]          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[0]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[8]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[1]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[9]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[2]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[10]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[3]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[11]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[4]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[12]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[5]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[13]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[6]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[14]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[7]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[15]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[1]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|sign_r                                                       ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[1..7]          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[0]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[8]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[1]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[1]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[9]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[2]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[2]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[10]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[3]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[3]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[11]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[4]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[4]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[12]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[5]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[5]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[13]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[6]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[6]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[14]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[7]              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[7]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[15]            ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[2]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[1..7]          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[3]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[1]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[1..7]          ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[4]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[2]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[5]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[3]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[6]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[4]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[7]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[5..7]          ; Lost fanout                                                                             ;
; PC[1..15]                                                                          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|counter[0..4]                                                ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[0..7]                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[8]                                          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[8]                                                  ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[9]                                          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[9]                                                  ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[10]                                         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[10]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[11]                                         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[11]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[12]                                         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[12]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[13]                                         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[13]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[14]                                         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[14]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|result[15]                                         ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|quotient[15]                                                 ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[0..3]          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[14,15]                                           ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[0]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[13]                                              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[0]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[1]             ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[1..7]          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[12]                                              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[2]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[11]                                              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[3]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[10]                                              ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[4]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[9]                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[5]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[8]                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[6]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[7]                                               ; Lost fanout                                                                             ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[7]             ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_divisor[0..6]                                            ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|abs_dividend[0..15]                                          ; Lost fanout                                                                             ;
; alu_16:alu|div_16:div|remainder[0..14]                                             ; Lost fanout                                                                             ;
; memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|addr_store_b[0..2]  ; Lost fanout                                                                             ;
; memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|address_reg_b[0..2] ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 650                                            ;                                                                                         ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                         ;
+-------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                        ;
+-------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; alu_opcode[2]                                                           ; Stuck at GND              ; opcode[2], instruction[15], memory:mem|read_data[15], memory:mem|mem_rtl_0_bypass[48],                        ;
;                                                                         ; due to stuck port data_in ; memory:mem|mem_rtl_0_bypass[0], memory:mem|mem_rtl_0_bypass[1],                                               ;
;                                                                         ;                           ; memory:mem|mem_rtl_0_bypass[2], memory:mem|mem_rtl_0_bypass[3],                                               ;
;                                                                         ;                           ; memory:mem|mem_rtl_0_bypass[4], memory:mem|mem_rtl_0_bypass[5],                                               ;
;                                                                         ;                           ; memory:mem|mem_rtl_0_bypass[6], memory:mem|mem_rtl_0_bypass[7], mem_read_enable,                              ;
;                                                                         ;                           ; alu_16:alu|div_16:div|done, alu_16:alu|karatsuba_mul_16:mul|done, alu_opcode[1],                              ;
;                                                                         ;                           ; alu_start, alu_opcode[0], B[15], B[14], B[13], B[12], B[11], B[10], B[8], B[7], B[6], B[5], B[4], B[3], B[2], ;
;                                                                         ;                           ; B[0], alu_16:alu|karatsuba_mul_16:mul|active,                                                                 ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|done,                                             ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[0],                                                                    ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[1],                                                                    ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[2],                                                                    ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[3], A[4],                                                              ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[4],                                                                    ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[5],                                                                    ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[6],                                                                    ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[7], A[8], A[12], A[13], A[14], A[15], A[0],                            ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[0],                                        ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[1],                                        ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[2],                                        ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[3],                                        ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[4], A[5],                                  ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[5], A[6],                                  ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[6], A[7],                                  ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[7], A[9], A[10],                           ;
;                                                                         ;                           ; A[11], alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[0],                                ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[7],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[7],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|B_shift[7],                                       ;
;                                                                         ;                           ; alu_16:alu|div_16:div|counter[2], alu_16:alu|div_16:div|counter[3],                                           ;
;                                                                         ;                           ; alu_16:alu|div_16:div|quotient[0], alu_16:alu|div_16:div|quotient[1],                                         ;
;                                                                         ;                           ; alu_16:alu|div_16:div|quotient[2], alu_16:alu|div_16:div|quotient[3],                                         ;
;                                                                         ;                           ; alu_16:alu|div_16:div|quotient[4], alu_16:alu|div_16:div|quotient[5],                                         ;
;                                                                         ;                           ; alu_16:alu|div_16:div|quotient[6], alu_16:alu|div_16:div|quotient[7],                                         ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[8], alu_16:alu|div_16:div|quotient[8],                                 ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[9], alu_16:alu|div_16:div|quotient[9],                                 ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[10], alu_16:alu|div_16:div|quotient[10],                               ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[11], alu_16:alu|div_16:div|quotient[11],                               ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[12], alu_16:alu|div_16:div|quotient[12],                               ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[13], alu_16:alu|div_16:div|quotient[13],                               ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[14], alu_16:alu|div_16:div|quotient[14],                               ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|result[15], alu_16:alu|div_16:div|quotient[15],                               ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|counter[3],                                       ;
;                                                                         ;                           ; alu_16:alu|div_16:div|abs_divisor[14], alu_16:alu|div_16:div|abs_divisor[13],                                 ;
;                                                                         ;                           ; alu_16:alu|div_16:div|remainder[13], alu_16:alu|div_16:div|remainder[12],                                     ;
;                                                                         ;                           ; memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|address_reg_b[2],                              ;
;                                                                         ;                           ; memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|address_reg_b[0]                               ;
; mem_write_data[0]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[0], register_file:rf|registers[2][0], read_reg_2_num[1],                         ;
;                                                                         ;                           ; register_file:rf|registers[1][0], read_reg_2_num[0],                                                          ;
;                                                                         ;                           ; register_file:rf|registers[0][0], register_file:rf|registers[3][0],                                           ;
;                                                                         ;                           ; reg_write_data[0], reg_write_enable, write_reg_num[1], write_reg_num[0], rs2[1], rd[1],                       ;
;                                                                         ;                           ; rs2[0], rd[0], result[0], instruction[12], instruction[11], alu_16:alu|result[0],                             ;
;                                                                         ;                           ; memory:mem|read_data[12], memory:mem|read_data[11], memory:mem|mem_rtl_0_bypass[45],                          ;
;                                                                         ;                           ; memory:mem|mem_rtl_0_bypass[44]                                                                               ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[15] ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[14],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[13],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[12],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[11],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[10],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[9],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[8],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[7],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|B_shift[7]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[15] ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[14],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[13],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[12],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[11],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[10],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[9],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[8],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[7],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[6],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[7]                                        ;
; mem_address[0]                                                          ; Lost Fanouts              ; PC[0], register_file:rf|read_data_1[0], fetched_address[0], state.DONE,                                       ;
;                                                                         ;                           ; read_reg_1_num[0], read_reg_1_num[1], instruction[0], state.WRITE_BACK, rs1[0], rs1[1],                       ;
;                                                                         ;                           ; memory:mem|read_data[0], instruction[9], instruction[10],                                                     ;
;                                                                         ;                           ; memory:mem|mem_rtl_0_bypass[33]                                                                               ;
; mem_write_data[9]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[9], register_file:rf|registers[1][9],                                            ;
;                                                                         ;                           ; register_file:rf|registers[2][9], register_file:rf|registers[0][9],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][9], reg_write_data[9], result[9],                                               ;
;                                                                         ;                           ; memory:mem|read_data[9], alu_16:alu|result[9], B[9], memory:mem|mem_rtl_0_bypass[42]                          ;
; state~16                                                                ; Lost Fanouts              ; state.EXECUTION, opcode[1], opcode[0], instruction[14], instruction[13],                                      ;
;                                                                         ;                           ; memory:mem|read_data[14], memory:mem|read_data[13], state.FETCH_WAIT_1,                                       ;
;                                                                         ;                           ; memory:mem|mem_rtl_0_bypass[47], memory:mem|mem_rtl_0_bypass[46]                                              ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[15] ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[14],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[13],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[12],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[11],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[10],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[9],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[8],                                       ;
;                                                                         ;                           ; alu_16:alu|mul_start,                                                                                         ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|start_calc_flag,                                  ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[7]                                        ;
; mem_write_data[1]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[1], register_file:rf|registers[1][1],                                            ;
;                                                                         ;                           ; register_file:rf|registers[2][1], register_file:rf|registers[0][1],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][1], reg_write_data[1], result[1], alu_16:alu|result[1],                         ;
;                                                                         ;                           ; B[1], A[1]                                                                                                    ;
; mem_write_data[10]                                                      ; Lost Fanouts              ; register_file:rf|read_data_2[10], register_file:rf|registers[2][10],                                          ;
;                                                                         ;                           ; register_file:rf|registers[1][10], register_file:rf|registers[0][10],                                         ;
;                                                                         ;                           ; register_file:rf|registers[3][10], reg_write_data[10], result[10],                                            ;
;                                                                         ;                           ; memory:mem|read_data[10], alu_16:alu|result[10], memory:mem|mem_rtl_0_bypass[43]                              ;
; state~15                                                                ; Lost Fanouts              ; state.FETCH, state.READ_REGISTER_FILE, state.FETCH_WAIT_2, alu_16:alu|done,                                   ;
;                                                                         ;                           ; state.ALU_WAIT, state.LOAD_WAIT_2, alu_16:alu|state.ADD_SUB_WAIT, state.LOAD_WAIT_1,                          ;
;                                                                         ;                           ; alu_16:alu|state.IDLE                                                                                         ;
; mem_write_data[2]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[2], register_file:rf|registers[2][2],                                            ;
;                                                                         ;                           ; register_file:rf|registers[1][2], register_file:rf|registers[0][2],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][2], reg_write_data[2], result[2], alu_16:alu|result[2],                         ;
;                                                                         ;                           ; A[2]                                                                                                          ;
; mem_write_data[3]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[3], register_file:rf|registers[1][3],                                            ;
;                                                                         ;                           ; register_file:rf|registers[2][3], register_file:rf|registers[0][3],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][3], reg_write_data[3], result[3], alu_16:alu|result[3],                         ;
;                                                                         ;                           ; A[3]                                                                                                          ;
; mem_write_data[15]                                                      ; Lost Fanouts              ; register_file:rf|read_data_2[15], register_file:rf|registers[1][15],                                          ;
;                                                                         ;                           ; register_file:rf|registers[2][15], register_file:rf|registers[0][15],                                         ;
;                                                                         ;                           ; register_file:rf|registers[3][15], reg_write_data[15], result[15],                                            ;
;                                                                         ;                           ; alu_16:alu|result[15]                                                                                         ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[15] ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[14],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[13],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[12],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[11],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[10],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[9],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[8],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[7]                                        ;
; alu_16:alu|div_16:div|remainder[15]                                     ; Lost Fanouts              ; alu_16:alu|div_16:div|start_calc_flag, alu_16:alu|div_start,                                                  ;
;                                                                         ;                           ; alu_16:alu|div_16:div|sign_r, alu_16:alu|div_16:div|counter[0],                                               ;
;                                                                         ;                           ; alu_16:alu|div_16:div|counter[1], alu_16:alu|div_16:div|counter[4],                                           ;
;                                                                         ;                           ; alu_16:alu|div_16:div|abs_divisor[15], alu_16:alu|div_16:div|remainder[14]                                    ;
; mem_write_data[4]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[4], register_file:rf|registers[2][4],                                            ;
;                                                                         ;                           ; register_file:rf|registers[1][4], register_file:rf|registers[0][4],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][4], reg_write_data[4], result[4], alu_16:alu|result[4]                          ;
; mem_write_data[5]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[5], register_file:rf|registers[1][5],                                            ;
;                                                                         ;                           ; register_file:rf|registers[2][5], register_file:rf|registers[0][5],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][5], reg_write_data[5], result[5], alu_16:alu|result[5]                          ;
; mem_write_data[6]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[6], register_file:rf|registers[2][6],                                            ;
;                                                                         ;                           ; register_file:rf|registers[1][6], register_file:rf|registers[0][6],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][6], reg_write_data[6], result[6], alu_16:alu|result[6]                          ;
; mem_write_data[7]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[7], register_file:rf|registers[1][7],                                            ;
;                                                                         ;                           ; register_file:rf|registers[2][7], register_file:rf|registers[0][7],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][7], reg_write_data[7], result[7], alu_16:alu|result[7]                          ;
; mem_write_data[8]                                                       ; Lost Fanouts              ; register_file:rf|read_data_2[8], register_file:rf|registers[2][8],                                            ;
;                                                                         ;                           ; register_file:rf|registers[1][8], register_file:rf|registers[0][8],                                           ;
;                                                                         ;                           ; register_file:rf|registers[3][8], reg_write_data[8], result[8], alu_16:alu|result[8]                          ;
; mem_write_data[11]                                                      ; Lost Fanouts              ; register_file:rf|read_data_2[11], register_file:rf|registers[1][11],                                          ;
;                                                                         ;                           ; register_file:rf|registers[2][11], register_file:rf|registers[0][11],                                         ;
;                                                                         ;                           ; register_file:rf|registers[3][11], reg_write_data[11], result[11],                                            ;
;                                                                         ;                           ; alu_16:alu|result[11]                                                                                         ;
; mem_write_data[12]                                                      ; Lost Fanouts              ; register_file:rf|read_data_2[12], register_file:rf|registers[2][12],                                          ;
;                                                                         ;                           ; register_file:rf|registers[1][12], register_file:rf|registers[0][12],                                         ;
;                                                                         ;                           ; register_file:rf|registers[3][12], reg_write_data[12], result[12],                                            ;
;                                                                         ;                           ; alu_16:alu|result[12]                                                                                         ;
; mem_write_data[13]                                                      ; Lost Fanouts              ; register_file:rf|read_data_2[13], register_file:rf|registers[1][13],                                          ;
;                                                                         ;                           ; register_file:rf|registers[2][13], register_file:rf|registers[0][13],                                         ;
;                                                                         ;                           ; register_file:rf|registers[3][13], reg_write_data[13], result[13],                                            ;
;                                                                         ;                           ; alu_16:alu|result[13]                                                                                         ;
; mem_write_data[14]                                                      ; Lost Fanouts              ; register_file:rf|read_data_2[14], register_file:rf|registers[2][14],                                          ;
;                                                                         ;                           ; register_file:rf|registers[1][14], register_file:rf|registers[0][14],                                         ;
;                                                                         ;                           ; register_file:rf|registers[3][14], reg_write_data[14], result[14],                                            ;
;                                                                         ;                           ; alu_16:alu|result[14]                                                                                         ;
; alu_16:alu|div_16:div|remainder[7]                                      ; Lost Fanouts              ; alu_16:alu|div_16:div|remainder[6], alu_16:alu|div_16:div|remainder[5],                                       ;
;                                                                         ;                           ; alu_16:alu|div_16:div|remainder[4], alu_16:alu|div_16:div|remainder[3],                                       ;
;                                                                         ;                           ; alu_16:alu|div_16:div|remainder[2], alu_16:alu|div_16:div|remainder[1],                                       ;
;                                                                         ;                           ; alu_16:alu|div_16:div|remainder[0]                                                                            ;
; mem_address[7]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[7], fetched_address[7], instruction[7],                                          ;
;                                                                         ;                           ; memory:mem|read_data[7], memory:mem|mem_rtl_0_bypass[40], PC[7]                                               ;
; mem_address[8]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[8], fetched_address[10], instruction[8],                                         ;
;                                                                         ;                           ; memory:mem|read_data[8], memory:mem|mem_rtl_0_bypass[41], PC[8]                                               ;
; mem_address[1]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[1], fetched_address[1], instruction[1],                                          ;
;                                                                         ;                           ; memory:mem|read_data[1], memory:mem|mem_rtl_0_bypass[34], PC[1]                                               ;
; mem_address[2]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[2], fetched_address[2], instruction[2],                                          ;
;                                                                         ;                           ; memory:mem|read_data[2], memory:mem|mem_rtl_0_bypass[35], PC[2]                                               ;
; mem_address[3]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[3], fetched_address[3], instruction[3],                                          ;
;                                                                         ;                           ; memory:mem|read_data[3], memory:mem|mem_rtl_0_bypass[36], PC[3]                                               ;
; mem_address[4]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[4], fetched_address[4], instruction[4],                                          ;
;                                                                         ;                           ; memory:mem|read_data[4], memory:mem|mem_rtl_0_bypass[37], PC[4]                                               ;
; mem_address[5]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[5], fetched_address[5], instruction[5],                                          ;
;                                                                         ;                           ; memory:mem|read_data[5], memory:mem|mem_rtl_0_bypass[38], PC[5]                                               ;
; mem_address[6]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[6], fetched_address[6], instruction[6],                                          ;
;                                                                         ;                           ; memory:mem|read_data[6], memory:mem|mem_rtl_0_bypass[39], PC[6]                                               ;
; mem_address[9]                                                          ; Lost Fanouts              ; register_file:rf|read_data_1[9], PC[9]                                                                        ;
; mem_address[10]                                                         ; Lost Fanouts              ; register_file:rf|read_data_1[10], PC[10]                                                                      ;
; mem_address[11]                                                         ; Lost Fanouts              ; register_file:rf|read_data_1[11], PC[11]                                                                      ;
; mem_address[12]                                                         ; Lost Fanouts              ; register_file:rf|read_data_1[12], PC[12]                                                                      ;
; mem_address[13]                                                         ; Lost Fanouts              ; register_file:rf|read_data_1[13], PC[13]                                                                      ;
; mem_address[14]                                                         ; Lost Fanouts              ; register_file:rf|read_data_1[14], PC[14]                                                                      ;
; mem_address[15]                                                         ; Lost Fanouts              ; register_file:rf|read_data_1[15], PC[15]                                                                      ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[8]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[8],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[8]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[9]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[9],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[9]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[10]  ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[10],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[10]                                       ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[11]  ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[11],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[11]                                       ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[12]  ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[12],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[12]                                       ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[13]  ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[13],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[13]                                       ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[15]  ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[15],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[15]                                       ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[0]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[0]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[1]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[1]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[2]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[2]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[3]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[3]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[4]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[4]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[5]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|A_shift[5]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|result[14]  ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|product[14],                                      ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit|A_shift[14]                                       ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[0]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[0],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[0]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[1]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[1],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[1]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[2]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[2],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[2]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[3]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[3],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[3]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[4]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[4],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[4]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[5]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[5],                                       ;
;                                                                         ;                           ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[5]                                        ;
; state~17                                                                ; Lost Fanouts              ; state.DECODE                                                                                                  ;
; alu_16:alu|state~5                                                      ; Lost Fanouts              ; alu_16:alu|state.DIV_WAIT                                                                                     ;
; alu_16:alu|state~6                                                      ; Lost Fanouts              ; alu_16:alu|state.MUL_WAIT                                                                                     ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|result[6]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[6]                                        ;
; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[6]   ; Lost Fanouts              ; alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[6]                                        ;
+-------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic             ;
+---------------------------------+----------------------+
; Register Name                   ; RAM Name             ;
+---------------------------------+----------------------+
; memory:mem|mem_rtl_0_bypass[0]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[1]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[2]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[3]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[4]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[5]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[6]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[7]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[8]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[9]  ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[10] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[11] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[12] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[13] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[14] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[15] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[16] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[17] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[18] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[19] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[20] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[21] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[22] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[23] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[24] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[25] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[26] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[27] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[28] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[29] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[30] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[31] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[32] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[33] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[34] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[35] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[36] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[37] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[38] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[39] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[40] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[41] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[42] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[43] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[44] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[45] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[46] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[47] ; memory:mem|mem_rtl_0 ;
; memory:mem|mem_rtl_0_bypass[48] ; memory:mem|mem_rtl_0 ;
+---------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|result[13]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |controller|register_file:rf|read_data_2[13]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |controller|register_file:rf|read_data_1[11]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |controller|alu_16:alu|div_16:div|done                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|result[4]   ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[1]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|B_shift[7]  ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|A_shift[5]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |controller|register_file:rf|registers[3][3]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |controller|register_file:rf|registers[2][14]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |controller|register_file:rf|registers[1][14]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |controller|register_file:rf|registers[0][6]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z2_unit|product[11] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |controller|alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z1_unit|product[15] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |controller|result[5]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |controller|alu_16:alu|div_16:div|counter[1]                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |controller|alu_16:alu|div_16:div|quotient[1]                                       ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |controller|alu_16:alu|div_16:div|remainder[8]                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |controller|alu_16:alu|result[2]                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |controller|alu_16:alu|result[5]                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |controller|alu_16:alu|result[11]                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |controller|alu_16:alu|result[14]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |controller|Selector6                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |controller|alu_16:alu|Selector19                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |controller ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_PERIOD     ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:mem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 16                   ; Untyped              ;
; WIDTHAD_A                          ; 16                   ; Untyped              ;
; NUMWORDS_A                         ; 65536                ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 16                   ; Untyped              ;
; WIDTHAD_B                          ; 16                   ; Untyped              ;
; NUMWORDS_B                         ; 65536                ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_vsi1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; memory:mem|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                       ;
;     -- WIDTH_A                            ; 16                              ;
;     -- NUMWORDS_A                         ; 65536                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 16                              ;
;     -- NUMWORDS_B                         ; 65536                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ;
+-------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_16:alu|div_16:div"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_16:alu|csa_16:add_sub|csa_4:csa2|ripple_carry_adder_4:rca_2" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_16:alu|csa_16:add_sub|csa_4:csa2|ripple_carry_adder_4:rca_1" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_16:alu|csa_16:add_sub"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jul 27 20:03:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSD_processor -c controller
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 2 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/mul_16.v
    Info (12023): Found entity 1: shift_and_add_mul_8
    Info (12023): Found entity 2: karatsuba_mul_16
Info (12021): Found 1 design units, including 1 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/div_16.v
    Info (12023): Found entity 1: div_16
Info (12021): Found 6 design units, including 6 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/csa_16.v
    Info (12023): Found entity 1: FA
    Info (12023): Found entity 2: ripple_carry_adder_4
    Info (12023): Found entity 3: mux_21
    Info (12023): Found entity 4: mux_84
    Info (12023): Found entity 5: csa_4
    Info (12023): Found entity 6: csa_16
Info (12021): Found 1 design units, including 1 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/asus/onedrive/desktop/university/4/dsd/t3/hw_dsd_cpu_402106112/src/alu_16.v
    Info (12023): Found entity 1: alu_16
Info (12127): Elaborating entity "controller" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at controller.v(8): object "ready" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at controller.v(133): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem"
Info (12128): Elaborating entity "alu_16" for hierarchy "alu_16:alu"
Warning (10230): Verilog HDL assignment warning at alu_16.v(17): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "csa_16" for hierarchy "alu_16:alu|csa_16:add_sub"
Info (12128): Elaborating entity "ripple_carry_adder_4" for hierarchy "alu_16:alu|csa_16:add_sub|ripple_carry_adder_4:rca1"
Info (12128): Elaborating entity "FA" for hierarchy "alu_16:alu|csa_16:add_sub|ripple_carry_adder_4:rca1|FA:f1"
Info (12128): Elaborating entity "csa_4" for hierarchy "alu_16:alu|csa_16:add_sub|csa_4:csa2"
Info (12128): Elaborating entity "mux_84" for hierarchy "alu_16:alu|csa_16:add_sub|csa_4:csa2|mux_84:result_1"
Info (12128): Elaborating entity "mux_21" for hierarchy "alu_16:alu|csa_16:add_sub|csa_4:csa2|mux_84:result_1|mux_21:mux_loop[0].m"
Info (12128): Elaborating entity "karatsuba_mul_16" for hierarchy "alu_16:alu|karatsuba_mul_16:mul"
Info (12128): Elaborating entity "shift_and_add_mul_8" for hierarchy "alu_16:alu|karatsuba_mul_16:mul|shift_and_add_mul_8:z0_unit"
Warning (10230): Verilog HDL assignment warning at mul_16.v(30): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "div_16" for hierarchy "alu_16:alu|div_16:div"
Warning (10230): Verilog HDL assignment warning at div_16.v(59): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:rf"
Warning (276020): Inferred RAM node "memory:mem|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory:mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "memory:mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsi1.tdf
    Info (12023): Found entity 1: altsyncram_vsi1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf
    Info (12023): Found entity 1: decode_l0b
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf
    Info (12023): Found entity 1: mux_ksb
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a63"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a64"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a65"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a66"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a67"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a68"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a69"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a72"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a73"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a74"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a75"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a76"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a77"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a78"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a79"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a80"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a81"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a82"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a83"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a84"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a85"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a86"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a87"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a90"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a91"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a92"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a93"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a94"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a95"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a96"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a97"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a98"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a99"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a100"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a101"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a102"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a103"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a104"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a105"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a106"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a107"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a108"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a109"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a110"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a111"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a112"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a113"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a114"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a115"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a116"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a117"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a118"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a119"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a120"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a121"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a122"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a123"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a124"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a125"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a126"
        Warning (14320): Synthesized away node "memory:mem|altsyncram:mem_rtl_0|altsyncram_vsi1:auto_generated|ram_block1a127"
Info (17049): 630 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/syn/output_files/controller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Sun Jul 27 20:03:41 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ASUS/OneDrive/Desktop/university/4/DSD/T3/HW_DSD_CPU_402106112/syn/output_files/controller.map.smsg.


