module top_module(
	input a, 
	input b,
	output out_assign,
	output reg out_alwaysblock
);
