// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s (
        ap_ready,
        data_V_read,
        col,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12
);


output   ap_ready;
input  [2079:0] data_V_read;
input  [3:0] col;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;

wire   [3:0] mul_ln151_fu_72_p1;
wire   [7:0] mul_ln151_fu_72_p2;
wire   [11:0] tmp_s_fu_84_p3;
wire   [11:0] empty_fu_92_p2;
wire   [0:0] icmp_ln203_fu_98_p2;
wire   [11:0] sub_ln203_fu_114_p2;
wire   [11:0] sub_ln203_2_fu_126_p2;
reg   [2079:0] tmp_fu_104_p4;
wire   [11:0] sub_ln203_1_fu_120_p2;
wire   [11:0] select_ln203_fu_132_p3;
wire   [11:0] select_ln203_2_fu_148_p3;
wire   [11:0] sub_ln203_3_fu_156_p2;
wire   [2079:0] select_ln203_1_fu_140_p3;
wire   [2079:0] zext_ln203_fu_162_p1;
wire   [2079:0] zext_ln203_80_fu_166_p1;
wire   [2079:0] lshr_ln203_fu_170_p2;
wire   [2079:0] lshr_ln203_1_fu_176_p2;
wire   [2079:0] and_ln203_fu_182_p2;
wire   [0:0] icmp_ln153_fu_78_p2;
wire   [15:0] trunc_ln203_fu_188_p1;
wire   [7:0] add_ln151_fu_200_p2;
wire   [11:0] tmp_399_fu_212_p3;
wire   [11:0] empty_238_fu_220_p2;
wire   [0:0] icmp_ln203_1_fu_226_p2;
wire   [11:0] sub_ln203_4_fu_242_p2;
wire   [11:0] sub_ln203_6_fu_254_p2;
reg   [2079:0] tmp_510_fu_232_p4;
wire   [11:0] sub_ln203_5_fu_248_p2;
wire   [11:0] select_ln203_3_fu_260_p3;
wire   [11:0] select_ln203_5_fu_276_p3;
wire   [11:0] sub_ln203_7_fu_284_p2;
wire   [2079:0] select_ln203_4_fu_268_p3;
wire   [2079:0] zext_ln203_81_fu_290_p1;
wire   [2079:0] zext_ln203_82_fu_294_p1;
wire   [2079:0] lshr_ln203_2_fu_298_p2;
wire   [2079:0] lshr_ln203_3_fu_304_p2;
wire   [2079:0] and_ln203_1_fu_310_p2;
wire   [0:0] icmp_ln153_1_fu_206_p2;
wire   [15:0] trunc_ln203_1_fu_316_p1;
wire   [7:0] add_ln151_1_fu_328_p2;
wire   [11:0] tmp_400_fu_340_p3;
wire   [11:0] empty_239_fu_348_p2;
wire   [0:0] icmp_ln203_2_fu_354_p2;
wire   [11:0] sub_ln203_8_fu_370_p2;
wire   [11:0] sub_ln203_10_fu_382_p2;
reg   [2079:0] tmp_511_fu_360_p4;
wire   [11:0] sub_ln203_9_fu_376_p2;
wire   [11:0] select_ln203_6_fu_388_p3;
wire   [11:0] select_ln203_8_fu_404_p3;
wire   [11:0] sub_ln203_11_fu_412_p2;
wire   [2079:0] select_ln203_7_fu_396_p3;
wire   [2079:0] zext_ln203_83_fu_418_p1;
wire   [2079:0] zext_ln203_84_fu_422_p1;
wire   [2079:0] lshr_ln203_4_fu_426_p2;
wire   [2079:0] lshr_ln203_5_fu_432_p2;
wire   [2079:0] and_ln203_2_fu_438_p2;
wire   [0:0] icmp_ln153_2_fu_334_p2;
wire   [15:0] trunc_ln203_2_fu_444_p1;
wire   [7:0] add_ln151_2_fu_456_p2;
wire   [11:0] tmp_401_fu_468_p3;
wire   [11:0] empty_240_fu_476_p2;
wire   [0:0] icmp_ln203_3_fu_482_p2;
wire   [11:0] sub_ln203_12_fu_498_p2;
wire   [11:0] sub_ln203_14_fu_510_p2;
reg   [2079:0] tmp_512_fu_488_p4;
wire   [11:0] sub_ln203_13_fu_504_p2;
wire   [11:0] select_ln203_9_fu_516_p3;
wire   [11:0] select_ln203_11_fu_532_p3;
wire   [11:0] sub_ln203_15_fu_540_p2;
wire   [2079:0] select_ln203_10_fu_524_p3;
wire   [2079:0] zext_ln203_85_fu_546_p1;
wire   [2079:0] zext_ln203_86_fu_550_p1;
wire   [2079:0] lshr_ln203_6_fu_554_p2;
wire   [2079:0] lshr_ln203_7_fu_560_p2;
wire   [2079:0] and_ln203_3_fu_566_p2;
wire   [0:0] icmp_ln153_3_fu_462_p2;
wire   [15:0] trunc_ln203_3_fu_572_p1;
wire   [7:0] add_ln151_3_fu_584_p2;
wire   [11:0] tmp_402_fu_596_p3;
wire   [11:0] empty_241_fu_604_p2;
wire   [0:0] icmp_ln203_4_fu_610_p2;
wire   [11:0] sub_ln203_16_fu_626_p2;
wire   [11:0] sub_ln203_18_fu_638_p2;
reg   [2079:0] tmp_513_fu_616_p4;
wire   [11:0] sub_ln203_17_fu_632_p2;
wire   [11:0] select_ln203_12_fu_644_p3;
wire   [11:0] select_ln203_14_fu_660_p3;
wire   [11:0] sub_ln203_19_fu_668_p2;
wire   [2079:0] select_ln203_13_fu_652_p3;
wire   [2079:0] zext_ln203_87_fu_674_p1;
wire   [2079:0] zext_ln203_88_fu_678_p1;
wire   [2079:0] lshr_ln203_8_fu_682_p2;
wire   [2079:0] lshr_ln203_9_fu_688_p2;
wire   [2079:0] and_ln203_4_fu_694_p2;
wire   [0:0] icmp_ln153_4_fu_590_p2;
wire   [15:0] trunc_ln203_4_fu_700_p1;
wire   [7:0] add_ln151_4_fu_712_p2;
wire   [11:0] tmp_403_fu_724_p3;
wire   [11:0] empty_242_fu_732_p2;
wire   [0:0] icmp_ln203_5_fu_738_p2;
wire   [11:0] sub_ln203_20_fu_754_p2;
wire   [11:0] sub_ln203_22_fu_766_p2;
reg   [2079:0] tmp_514_fu_744_p4;
wire   [11:0] sub_ln203_21_fu_760_p2;
wire   [11:0] select_ln203_15_fu_772_p3;
wire   [11:0] select_ln203_17_fu_788_p3;
wire   [11:0] sub_ln203_23_fu_796_p2;
wire   [2079:0] select_ln203_16_fu_780_p3;
wire   [2079:0] zext_ln203_89_fu_802_p1;
wire   [2079:0] zext_ln203_90_fu_806_p1;
wire   [2079:0] lshr_ln203_10_fu_810_p2;
wire   [2079:0] lshr_ln203_11_fu_816_p2;
wire   [2079:0] and_ln203_5_fu_822_p2;
wire   [0:0] icmp_ln153_5_fu_718_p2;
wire   [15:0] trunc_ln203_5_fu_828_p1;
wire   [7:0] add_ln151_5_fu_840_p2;
wire   [11:0] tmp_404_fu_852_p3;
wire   [11:0] empty_243_fu_860_p2;
wire   [0:0] icmp_ln203_6_fu_866_p2;
wire   [11:0] sub_ln203_24_fu_882_p2;
wire   [11:0] sub_ln203_26_fu_894_p2;
reg   [2079:0] tmp_515_fu_872_p4;
wire   [11:0] sub_ln203_25_fu_888_p2;
wire   [11:0] select_ln203_18_fu_900_p3;
wire   [11:0] select_ln203_20_fu_916_p3;
wire   [11:0] sub_ln203_27_fu_924_p2;
wire   [2079:0] select_ln203_19_fu_908_p3;
wire   [2079:0] zext_ln203_91_fu_930_p1;
wire   [2079:0] zext_ln203_92_fu_934_p1;
wire   [2079:0] lshr_ln203_12_fu_938_p2;
wire   [2079:0] lshr_ln203_13_fu_944_p2;
wire   [2079:0] and_ln203_6_fu_950_p2;
wire   [0:0] icmp_ln153_6_fu_846_p2;
wire   [15:0] trunc_ln203_6_fu_956_p1;
wire   [7:0] add_ln151_6_fu_968_p2;
wire   [11:0] tmp_405_fu_980_p3;
wire   [11:0] empty_244_fu_988_p2;
wire   [0:0] icmp_ln203_7_fu_994_p2;
wire   [11:0] sub_ln203_28_fu_1010_p2;
wire   [11:0] sub_ln203_30_fu_1022_p2;
reg   [2079:0] tmp_516_fu_1000_p4;
wire   [11:0] sub_ln203_29_fu_1016_p2;
wire   [11:0] select_ln203_21_fu_1028_p3;
wire   [11:0] select_ln203_23_fu_1044_p3;
wire   [11:0] sub_ln203_31_fu_1052_p2;
wire   [2079:0] select_ln203_22_fu_1036_p3;
wire   [2079:0] zext_ln203_93_fu_1058_p1;
wire   [2079:0] zext_ln203_94_fu_1062_p1;
wire   [2079:0] lshr_ln203_14_fu_1066_p2;
wire   [2079:0] lshr_ln203_15_fu_1072_p2;
wire   [2079:0] and_ln203_7_fu_1078_p2;
wire   [0:0] icmp_ln153_7_fu_974_p2;
wire   [15:0] trunc_ln203_7_fu_1084_p1;
wire   [7:0] add_ln151_7_fu_1096_p2;
wire   [11:0] tmp_406_fu_1108_p3;
wire   [11:0] empty_245_fu_1116_p2;
wire   [0:0] icmp_ln203_8_fu_1122_p2;
wire   [11:0] sub_ln203_32_fu_1138_p2;
wire   [11:0] sub_ln203_34_fu_1150_p2;
reg   [2079:0] tmp_517_fu_1128_p4;
wire   [11:0] sub_ln203_33_fu_1144_p2;
wire   [11:0] select_ln203_24_fu_1156_p3;
wire   [11:0] select_ln203_26_fu_1172_p3;
wire   [11:0] sub_ln203_35_fu_1180_p2;
wire   [2079:0] select_ln203_25_fu_1164_p3;
wire   [2079:0] zext_ln203_95_fu_1186_p1;
wire   [2079:0] zext_ln203_96_fu_1190_p1;
wire   [2079:0] lshr_ln203_16_fu_1194_p2;
wire   [2079:0] lshr_ln203_17_fu_1200_p2;
wire   [2079:0] and_ln203_8_fu_1206_p2;
wire   [0:0] icmp_ln153_8_fu_1102_p2;
wire   [15:0] trunc_ln203_8_fu_1212_p1;
wire   [7:0] add_ln151_8_fu_1224_p2;
wire   [11:0] tmp_407_fu_1236_p3;
wire   [11:0] empty_246_fu_1244_p2;
wire   [0:0] icmp_ln203_9_fu_1250_p2;
wire   [11:0] sub_ln203_36_fu_1266_p2;
wire   [11:0] sub_ln203_38_fu_1278_p2;
reg   [2079:0] tmp_518_fu_1256_p4;
wire   [11:0] sub_ln203_37_fu_1272_p2;
wire   [11:0] select_ln203_27_fu_1284_p3;
wire   [11:0] select_ln203_29_fu_1300_p3;
wire   [11:0] sub_ln203_39_fu_1308_p2;
wire   [2079:0] select_ln203_28_fu_1292_p3;
wire   [2079:0] zext_ln203_97_fu_1314_p1;
wire   [2079:0] zext_ln203_98_fu_1318_p1;
wire   [2079:0] lshr_ln203_18_fu_1322_p2;
wire   [2079:0] lshr_ln203_19_fu_1328_p2;
wire   [2079:0] and_ln203_9_fu_1334_p2;
wire   [0:0] icmp_ln153_9_fu_1230_p2;
wire   [15:0] trunc_ln203_9_fu_1340_p1;
wire   [7:0] add_ln151_9_fu_1352_p2;
wire   [11:0] tmp_408_fu_1364_p3;
wire   [11:0] empty_247_fu_1372_p2;
wire   [0:0] icmp_ln203_10_fu_1378_p2;
wire   [11:0] sub_ln203_40_fu_1394_p2;
wire   [11:0] sub_ln203_42_fu_1406_p2;
reg   [2079:0] tmp_519_fu_1384_p4;
wire   [11:0] sub_ln203_41_fu_1400_p2;
wire   [11:0] select_ln203_30_fu_1412_p3;
wire   [11:0] select_ln203_32_fu_1428_p3;
wire   [11:0] sub_ln203_43_fu_1436_p2;
wire   [2079:0] select_ln203_31_fu_1420_p3;
wire   [2079:0] zext_ln203_99_fu_1442_p1;
wire   [2079:0] zext_ln203_100_fu_1446_p1;
wire   [2079:0] lshr_ln203_20_fu_1450_p2;
wire   [2079:0] lshr_ln203_21_fu_1456_p2;
wire   [2079:0] and_ln203_10_fu_1462_p2;
wire   [0:0] icmp_ln153_10_fu_1358_p2;
wire   [15:0] trunc_ln203_10_fu_1468_p1;
wire   [7:0] add_ln151_10_fu_1480_p2;
wire   [11:0] tmp_409_fu_1492_p3;
wire   [11:0] empty_248_fu_1500_p2;
wire   [0:0] icmp_ln203_11_fu_1506_p2;
wire   [11:0] sub_ln203_44_fu_1522_p2;
wire   [11:0] sub_ln203_46_fu_1534_p2;
reg   [2079:0] tmp_520_fu_1512_p4;
wire   [11:0] sub_ln203_45_fu_1528_p2;
wire   [11:0] select_ln203_33_fu_1540_p3;
wire   [11:0] select_ln203_35_fu_1556_p3;
wire   [11:0] sub_ln203_47_fu_1564_p2;
wire   [2079:0] select_ln203_34_fu_1548_p3;
wire   [2079:0] zext_ln203_101_fu_1570_p1;
wire   [2079:0] zext_ln203_102_fu_1574_p1;
wire   [2079:0] lshr_ln203_22_fu_1578_p2;
wire   [2079:0] lshr_ln203_23_fu_1584_p2;
wire   [2079:0] and_ln203_11_fu_1590_p2;
wire   [0:0] icmp_ln153_11_fu_1486_p2;
wire   [15:0] trunc_ln203_11_fu_1596_p1;
wire   [7:0] add_ln151_11_fu_1608_p2;
wire   [11:0] tmp_410_fu_1620_p3;
wire   [11:0] empty_249_fu_1628_p2;
wire   [0:0] icmp_ln203_12_fu_1634_p2;
wire   [11:0] sub_ln203_48_fu_1650_p2;
wire   [11:0] sub_ln203_50_fu_1662_p2;
reg   [2079:0] tmp_521_fu_1640_p4;
wire   [11:0] sub_ln203_49_fu_1656_p2;
wire   [11:0] select_ln203_36_fu_1668_p3;
wire   [11:0] select_ln203_38_fu_1684_p3;
wire   [11:0] sub_ln203_51_fu_1692_p2;
wire   [2079:0] select_ln203_37_fu_1676_p3;
wire   [2079:0] zext_ln203_103_fu_1698_p1;
wire   [2079:0] zext_ln203_104_fu_1702_p1;
wire   [2079:0] lshr_ln203_24_fu_1706_p2;
wire   [2079:0] lshr_ln203_25_fu_1712_p2;
wire   [2079:0] and_ln203_12_fu_1718_p2;
wire   [0:0] icmp_ln153_12_fu_1614_p2;
wire   [15:0] trunc_ln203_12_fu_1724_p1;
wire   [15:0] select_ln153_fu_192_p3;
wire   [15:0] select_ln153_1_fu_320_p3;
wire   [15:0] select_ln153_2_fu_448_p3;
wire   [15:0] select_ln153_3_fu_576_p3;
wire   [15:0] select_ln153_4_fu_704_p3;
wire   [15:0] select_ln153_5_fu_832_p3;
wire   [15:0] select_ln153_6_fu_960_p3;
wire   [15:0] select_ln153_7_fu_1088_p3;
wire   [15:0] select_ln153_8_fu_1216_p3;
wire   [15:0] select_ln153_9_fu_1344_p3;
wire   [15:0] select_ln153_10_fu_1472_p3;
wire   [15:0] select_ln153_11_fu_1600_p3;
wire   [15:0] select_ln153_12_fu_1728_p3;
wire   [7:0] mul_ln151_fu_72_p10;

assign add_ln151_10_fu_1480_p2 = (8'd11 + mul_ln151_fu_72_p2);

assign add_ln151_11_fu_1608_p2 = (8'd12 + mul_ln151_fu_72_p2);

assign add_ln151_1_fu_328_p2 = (8'd2 + mul_ln151_fu_72_p2);

assign add_ln151_2_fu_456_p2 = (8'd3 + mul_ln151_fu_72_p2);

assign add_ln151_3_fu_584_p2 = (8'd4 + mul_ln151_fu_72_p2);

assign add_ln151_4_fu_712_p2 = (8'd5 + mul_ln151_fu_72_p2);

assign add_ln151_5_fu_840_p2 = (8'd6 + mul_ln151_fu_72_p2);

assign add_ln151_6_fu_968_p2 = (8'd7 + mul_ln151_fu_72_p2);

assign add_ln151_7_fu_1096_p2 = (8'd8 + mul_ln151_fu_72_p2);

assign add_ln151_8_fu_1224_p2 = (8'd9 + mul_ln151_fu_72_p2);

assign add_ln151_9_fu_1352_p2 = (8'd10 + mul_ln151_fu_72_p2);

assign add_ln151_fu_200_p2 = (8'd1 + mul_ln151_fu_72_p2);

assign and_ln203_10_fu_1462_p2 = (lshr_ln203_21_fu_1456_p2 & lshr_ln203_20_fu_1450_p2);

assign and_ln203_11_fu_1590_p2 = (lshr_ln203_23_fu_1584_p2 & lshr_ln203_22_fu_1578_p2);

assign and_ln203_12_fu_1718_p2 = (lshr_ln203_25_fu_1712_p2 & lshr_ln203_24_fu_1706_p2);

assign and_ln203_1_fu_310_p2 = (lshr_ln203_3_fu_304_p2 & lshr_ln203_2_fu_298_p2);

assign and_ln203_2_fu_438_p2 = (lshr_ln203_5_fu_432_p2 & lshr_ln203_4_fu_426_p2);

assign and_ln203_3_fu_566_p2 = (lshr_ln203_7_fu_560_p2 & lshr_ln203_6_fu_554_p2);

assign and_ln203_4_fu_694_p2 = (lshr_ln203_9_fu_688_p2 & lshr_ln203_8_fu_682_p2);

assign and_ln203_5_fu_822_p2 = (lshr_ln203_11_fu_816_p2 & lshr_ln203_10_fu_810_p2);

assign and_ln203_6_fu_950_p2 = (lshr_ln203_13_fu_944_p2 & lshr_ln203_12_fu_938_p2);

assign and_ln203_7_fu_1078_p2 = (lshr_ln203_15_fu_1072_p2 & lshr_ln203_14_fu_1066_p2);

assign and_ln203_8_fu_1206_p2 = (lshr_ln203_17_fu_1200_p2 & lshr_ln203_16_fu_1194_p2);

assign and_ln203_9_fu_1334_p2 = (lshr_ln203_19_fu_1328_p2 & lshr_ln203_18_fu_1322_p2);

assign and_ln203_fu_182_p2 = (lshr_ln203_fu_170_p2 & lshr_ln203_1_fu_176_p2);

assign ap_ready = 1'b1;

assign ap_return_0 = select_ln153_fu_192_p3;

assign ap_return_1 = select_ln153_1_fu_320_p3;

assign ap_return_10 = select_ln153_10_fu_1472_p3;

assign ap_return_11 = select_ln153_11_fu_1600_p3;

assign ap_return_12 = select_ln153_12_fu_1728_p3;

assign ap_return_2 = select_ln153_2_fu_448_p3;

assign ap_return_3 = select_ln153_3_fu_576_p3;

assign ap_return_4 = select_ln153_4_fu_704_p3;

assign ap_return_5 = select_ln153_5_fu_832_p3;

assign ap_return_6 = select_ln153_6_fu_960_p3;

assign ap_return_7 = select_ln153_7_fu_1088_p3;

assign ap_return_8 = select_ln153_8_fu_1216_p3;

assign ap_return_9 = select_ln153_9_fu_1344_p3;

assign empty_238_fu_220_p2 = (tmp_399_fu_212_p3 | 12'd15);

assign empty_239_fu_348_p2 = (tmp_400_fu_340_p3 | 12'd15);

assign empty_240_fu_476_p2 = (tmp_401_fu_468_p3 | 12'd15);

assign empty_241_fu_604_p2 = (tmp_402_fu_596_p3 | 12'd15);

assign empty_242_fu_732_p2 = (tmp_403_fu_724_p3 | 12'd15);

assign empty_243_fu_860_p2 = (tmp_404_fu_852_p3 | 12'd15);

assign empty_244_fu_988_p2 = (tmp_405_fu_980_p3 | 12'd15);

assign empty_245_fu_1116_p2 = (tmp_406_fu_1108_p3 | 12'd15);

assign empty_246_fu_1244_p2 = (tmp_407_fu_1236_p3 | 12'd15);

assign empty_247_fu_1372_p2 = (tmp_408_fu_1364_p3 | 12'd15);

assign empty_248_fu_1500_p2 = (tmp_409_fu_1492_p3 | 12'd15);

assign empty_249_fu_1628_p2 = (tmp_410_fu_1620_p3 | 12'd15);

assign empty_fu_92_p2 = (tmp_s_fu_84_p3 | 12'd15);

assign icmp_ln153_10_fu_1358_p2 = ((add_ln151_9_fu_1352_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_11_fu_1486_p2 = ((add_ln151_10_fu_1480_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_12_fu_1614_p2 = ((add_ln151_11_fu_1608_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_1_fu_206_p2 = ((add_ln151_fu_200_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_2_fu_334_p2 = ((add_ln151_1_fu_328_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_3_fu_462_p2 = ((add_ln151_2_fu_456_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_4_fu_590_p2 = ((add_ln151_3_fu_584_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_5_fu_718_p2 = ((add_ln151_4_fu_712_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_6_fu_846_p2 = ((add_ln151_5_fu_840_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_7_fu_974_p2 = ((add_ln151_6_fu_968_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_8_fu_1102_p2 = ((add_ln151_7_fu_1096_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_9_fu_1230_p2 = ((add_ln151_8_fu_1224_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_78_p2 = ((mul_ln151_fu_72_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln203_10_fu_1378_p2 = ((tmp_408_fu_1364_p3 > empty_247_fu_1372_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_11_fu_1506_p2 = ((tmp_409_fu_1492_p3 > empty_248_fu_1500_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_12_fu_1634_p2 = ((tmp_410_fu_1620_p3 > empty_249_fu_1628_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_226_p2 = ((tmp_399_fu_212_p3 > empty_238_fu_220_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_354_p2 = ((tmp_400_fu_340_p3 > empty_239_fu_348_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_482_p2 = ((tmp_401_fu_468_p3 > empty_240_fu_476_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_4_fu_610_p2 = ((tmp_402_fu_596_p3 > empty_241_fu_604_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_5_fu_738_p2 = ((tmp_403_fu_724_p3 > empty_242_fu_732_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_6_fu_866_p2 = ((tmp_404_fu_852_p3 > empty_243_fu_860_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_7_fu_994_p2 = ((tmp_405_fu_980_p3 > empty_244_fu_988_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_8_fu_1122_p2 = ((tmp_406_fu_1108_p3 > empty_245_fu_1116_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_9_fu_1250_p2 = ((tmp_407_fu_1236_p3 > empty_246_fu_1244_p2) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_98_p2 = ((tmp_s_fu_84_p3 > empty_fu_92_p2) ? 1'b1 : 1'b0);

assign lshr_ln203_10_fu_810_p2 = select_ln203_16_fu_780_p3 >> zext_ln203_89_fu_802_p1;

assign lshr_ln203_11_fu_816_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_90_fu_806_p1;

assign lshr_ln203_12_fu_938_p2 = select_ln203_19_fu_908_p3 >> zext_ln203_91_fu_930_p1;

assign lshr_ln203_13_fu_944_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_92_fu_934_p1;

assign lshr_ln203_14_fu_1066_p2 = select_ln203_22_fu_1036_p3 >> zext_ln203_93_fu_1058_p1;

assign lshr_ln203_15_fu_1072_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_94_fu_1062_p1;

assign lshr_ln203_16_fu_1194_p2 = select_ln203_25_fu_1164_p3 >> zext_ln203_95_fu_1186_p1;

assign lshr_ln203_17_fu_1200_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_96_fu_1190_p1;

assign lshr_ln203_18_fu_1322_p2 = select_ln203_28_fu_1292_p3 >> zext_ln203_97_fu_1314_p1;

assign lshr_ln203_19_fu_1328_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_98_fu_1318_p1;

assign lshr_ln203_1_fu_176_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_80_fu_166_p1;

assign lshr_ln203_20_fu_1450_p2 = select_ln203_31_fu_1420_p3 >> zext_ln203_99_fu_1442_p1;

assign lshr_ln203_21_fu_1456_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_100_fu_1446_p1;

assign lshr_ln203_22_fu_1578_p2 = select_ln203_34_fu_1548_p3 >> zext_ln203_101_fu_1570_p1;

assign lshr_ln203_23_fu_1584_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_102_fu_1574_p1;

assign lshr_ln203_24_fu_1706_p2 = select_ln203_37_fu_1676_p3 >> zext_ln203_103_fu_1698_p1;

assign lshr_ln203_25_fu_1712_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_104_fu_1702_p1;

assign lshr_ln203_2_fu_298_p2 = select_ln203_4_fu_268_p3 >> zext_ln203_81_fu_290_p1;

assign lshr_ln203_3_fu_304_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_82_fu_294_p1;

assign lshr_ln203_4_fu_426_p2 = select_ln203_7_fu_396_p3 >> zext_ln203_83_fu_418_p1;

assign lshr_ln203_5_fu_432_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_84_fu_422_p1;

assign lshr_ln203_6_fu_554_p2 = select_ln203_10_fu_524_p3 >> zext_ln203_85_fu_546_p1;

assign lshr_ln203_7_fu_560_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_86_fu_550_p1;

assign lshr_ln203_8_fu_682_p2 = select_ln203_13_fu_652_p3 >> zext_ln203_87_fu_674_p1;

assign lshr_ln203_9_fu_688_p2 = 2080'd138800484180914220201387632798510217407998506602494293542810046820401532055115929850778208941215950881181127166327358003974413970865296048448320120736859729598458441180344358002290914739456327055506566898590564493203069654857333364478589098430717906646469099032349985163882015858886920688953232852843620056797293953222266354983371440626879406172726516295345493927407587930270474735802230711789246686294619686289502372711177668774301895302659484286386223630310225476694894763914580018105410900379315156740266588016863959834373290523281464934668216389107591756001149553721483943610652545112745180136267869208864469717632392626175 >> zext_ln203_88_fu_678_p1;

assign lshr_ln203_fu_170_p2 = select_ln203_1_fu_140_p3 >> zext_ln203_fu_162_p1;

assign mul_ln151_fu_72_p1 = mul_ln151_fu_72_p10;

assign mul_ln151_fu_72_p10 = col;

assign mul_ln151_fu_72_p2 = (8'd13 * mul_ln151_fu_72_p1);

assign select_ln153_10_fu_1472_p3 = ((icmp_ln153_10_fu_1358_p2[0:0] === 1'b1) ? trunc_ln203_10_fu_1468_p1 : 16'd0);

assign select_ln153_11_fu_1600_p3 = ((icmp_ln153_11_fu_1486_p2[0:0] === 1'b1) ? trunc_ln203_11_fu_1596_p1 : 16'd0);

assign select_ln153_12_fu_1728_p3 = ((icmp_ln153_12_fu_1614_p2[0:0] === 1'b1) ? trunc_ln203_12_fu_1724_p1 : 16'd0);

assign select_ln153_1_fu_320_p3 = ((icmp_ln153_1_fu_206_p2[0:0] === 1'b1) ? trunc_ln203_1_fu_316_p1 : 16'd0);

assign select_ln153_2_fu_448_p3 = ((icmp_ln153_2_fu_334_p2[0:0] === 1'b1) ? trunc_ln203_2_fu_444_p1 : 16'd0);

assign select_ln153_3_fu_576_p3 = ((icmp_ln153_3_fu_462_p2[0:0] === 1'b1) ? trunc_ln203_3_fu_572_p1 : 16'd0);

assign select_ln153_4_fu_704_p3 = ((icmp_ln153_4_fu_590_p2[0:0] === 1'b1) ? trunc_ln203_4_fu_700_p1 : 16'd0);

assign select_ln153_5_fu_832_p3 = ((icmp_ln153_5_fu_718_p2[0:0] === 1'b1) ? trunc_ln203_5_fu_828_p1 : 16'd0);

assign select_ln153_6_fu_960_p3 = ((icmp_ln153_6_fu_846_p2[0:0] === 1'b1) ? trunc_ln203_6_fu_956_p1 : 16'd0);

assign select_ln153_7_fu_1088_p3 = ((icmp_ln153_7_fu_974_p2[0:0] === 1'b1) ? trunc_ln203_7_fu_1084_p1 : 16'd0);

assign select_ln153_8_fu_1216_p3 = ((icmp_ln153_8_fu_1102_p2[0:0] === 1'b1) ? trunc_ln203_8_fu_1212_p1 : 16'd0);

assign select_ln153_9_fu_1344_p3 = ((icmp_ln153_9_fu_1230_p2[0:0] === 1'b1) ? trunc_ln203_9_fu_1340_p1 : 16'd0);

assign select_ln153_fu_192_p3 = ((icmp_ln153_fu_78_p2[0:0] === 1'b1) ? trunc_ln203_fu_188_p1 : 16'd0);

assign select_ln203_10_fu_524_p3 = ((icmp_ln203_3_fu_482_p2[0:0] === 1'b1) ? tmp_512_fu_488_p4 : data_V_read);

assign select_ln203_11_fu_532_p3 = ((icmp_ln203_3_fu_482_p2[0:0] === 1'b1) ? sub_ln203_13_fu_504_p2 : tmp_401_fu_468_p3);

assign select_ln203_12_fu_644_p3 = ((icmp_ln203_4_fu_610_p2[0:0] === 1'b1) ? sub_ln203_16_fu_626_p2 : sub_ln203_18_fu_638_p2);

assign select_ln203_13_fu_652_p3 = ((icmp_ln203_4_fu_610_p2[0:0] === 1'b1) ? tmp_513_fu_616_p4 : data_V_read);

assign select_ln203_14_fu_660_p3 = ((icmp_ln203_4_fu_610_p2[0:0] === 1'b1) ? sub_ln203_17_fu_632_p2 : tmp_402_fu_596_p3);

assign select_ln203_15_fu_772_p3 = ((icmp_ln203_5_fu_738_p2[0:0] === 1'b1) ? sub_ln203_20_fu_754_p2 : sub_ln203_22_fu_766_p2);

assign select_ln203_16_fu_780_p3 = ((icmp_ln203_5_fu_738_p2[0:0] === 1'b1) ? tmp_514_fu_744_p4 : data_V_read);

assign select_ln203_17_fu_788_p3 = ((icmp_ln203_5_fu_738_p2[0:0] === 1'b1) ? sub_ln203_21_fu_760_p2 : tmp_403_fu_724_p3);

assign select_ln203_18_fu_900_p3 = ((icmp_ln203_6_fu_866_p2[0:0] === 1'b1) ? sub_ln203_24_fu_882_p2 : sub_ln203_26_fu_894_p2);

assign select_ln203_19_fu_908_p3 = ((icmp_ln203_6_fu_866_p2[0:0] === 1'b1) ? tmp_515_fu_872_p4 : data_V_read);

assign select_ln203_1_fu_140_p3 = ((icmp_ln203_fu_98_p2[0:0] === 1'b1) ? tmp_fu_104_p4 : data_V_read);

assign select_ln203_20_fu_916_p3 = ((icmp_ln203_6_fu_866_p2[0:0] === 1'b1) ? sub_ln203_25_fu_888_p2 : tmp_404_fu_852_p3);

assign select_ln203_21_fu_1028_p3 = ((icmp_ln203_7_fu_994_p2[0:0] === 1'b1) ? sub_ln203_28_fu_1010_p2 : sub_ln203_30_fu_1022_p2);

assign select_ln203_22_fu_1036_p3 = ((icmp_ln203_7_fu_994_p2[0:0] === 1'b1) ? tmp_516_fu_1000_p4 : data_V_read);

assign select_ln203_23_fu_1044_p3 = ((icmp_ln203_7_fu_994_p2[0:0] === 1'b1) ? sub_ln203_29_fu_1016_p2 : tmp_405_fu_980_p3);

assign select_ln203_24_fu_1156_p3 = ((icmp_ln203_8_fu_1122_p2[0:0] === 1'b1) ? sub_ln203_32_fu_1138_p2 : sub_ln203_34_fu_1150_p2);

assign select_ln203_25_fu_1164_p3 = ((icmp_ln203_8_fu_1122_p2[0:0] === 1'b1) ? tmp_517_fu_1128_p4 : data_V_read);

assign select_ln203_26_fu_1172_p3 = ((icmp_ln203_8_fu_1122_p2[0:0] === 1'b1) ? sub_ln203_33_fu_1144_p2 : tmp_406_fu_1108_p3);

assign select_ln203_27_fu_1284_p3 = ((icmp_ln203_9_fu_1250_p2[0:0] === 1'b1) ? sub_ln203_36_fu_1266_p2 : sub_ln203_38_fu_1278_p2);

assign select_ln203_28_fu_1292_p3 = ((icmp_ln203_9_fu_1250_p2[0:0] === 1'b1) ? tmp_518_fu_1256_p4 : data_V_read);

assign select_ln203_29_fu_1300_p3 = ((icmp_ln203_9_fu_1250_p2[0:0] === 1'b1) ? sub_ln203_37_fu_1272_p2 : tmp_407_fu_1236_p3);

assign select_ln203_2_fu_148_p3 = ((icmp_ln203_fu_98_p2[0:0] === 1'b1) ? sub_ln203_1_fu_120_p2 : tmp_s_fu_84_p3);

assign select_ln203_30_fu_1412_p3 = ((icmp_ln203_10_fu_1378_p2[0:0] === 1'b1) ? sub_ln203_40_fu_1394_p2 : sub_ln203_42_fu_1406_p2);

assign select_ln203_31_fu_1420_p3 = ((icmp_ln203_10_fu_1378_p2[0:0] === 1'b1) ? tmp_519_fu_1384_p4 : data_V_read);

assign select_ln203_32_fu_1428_p3 = ((icmp_ln203_10_fu_1378_p2[0:0] === 1'b1) ? sub_ln203_41_fu_1400_p2 : tmp_408_fu_1364_p3);

assign select_ln203_33_fu_1540_p3 = ((icmp_ln203_11_fu_1506_p2[0:0] === 1'b1) ? sub_ln203_44_fu_1522_p2 : sub_ln203_46_fu_1534_p2);

assign select_ln203_34_fu_1548_p3 = ((icmp_ln203_11_fu_1506_p2[0:0] === 1'b1) ? tmp_520_fu_1512_p4 : data_V_read);

assign select_ln203_35_fu_1556_p3 = ((icmp_ln203_11_fu_1506_p2[0:0] === 1'b1) ? sub_ln203_45_fu_1528_p2 : tmp_409_fu_1492_p3);

assign select_ln203_36_fu_1668_p3 = ((icmp_ln203_12_fu_1634_p2[0:0] === 1'b1) ? sub_ln203_48_fu_1650_p2 : sub_ln203_50_fu_1662_p2);

assign select_ln203_37_fu_1676_p3 = ((icmp_ln203_12_fu_1634_p2[0:0] === 1'b1) ? tmp_521_fu_1640_p4 : data_V_read);

assign select_ln203_38_fu_1684_p3 = ((icmp_ln203_12_fu_1634_p2[0:0] === 1'b1) ? sub_ln203_49_fu_1656_p2 : tmp_410_fu_1620_p3);

assign select_ln203_3_fu_260_p3 = ((icmp_ln203_1_fu_226_p2[0:0] === 1'b1) ? sub_ln203_4_fu_242_p2 : sub_ln203_6_fu_254_p2);

assign select_ln203_4_fu_268_p3 = ((icmp_ln203_1_fu_226_p2[0:0] === 1'b1) ? tmp_510_fu_232_p4 : data_V_read);

assign select_ln203_5_fu_276_p3 = ((icmp_ln203_1_fu_226_p2[0:0] === 1'b1) ? sub_ln203_5_fu_248_p2 : tmp_399_fu_212_p3);

assign select_ln203_6_fu_388_p3 = ((icmp_ln203_2_fu_354_p2[0:0] === 1'b1) ? sub_ln203_8_fu_370_p2 : sub_ln203_10_fu_382_p2);

assign select_ln203_7_fu_396_p3 = ((icmp_ln203_2_fu_354_p2[0:0] === 1'b1) ? tmp_511_fu_360_p4 : data_V_read);

assign select_ln203_8_fu_404_p3 = ((icmp_ln203_2_fu_354_p2[0:0] === 1'b1) ? sub_ln203_9_fu_376_p2 : tmp_400_fu_340_p3);

assign select_ln203_9_fu_516_p3 = ((icmp_ln203_3_fu_482_p2[0:0] === 1'b1) ? sub_ln203_12_fu_498_p2 : sub_ln203_14_fu_510_p2);

assign select_ln203_fu_132_p3 = ((icmp_ln203_fu_98_p2[0:0] === 1'b1) ? sub_ln203_fu_114_p2 : sub_ln203_2_fu_126_p2);

assign sub_ln203_10_fu_382_p2 = (empty_239_fu_348_p2 - tmp_400_fu_340_p3);

assign sub_ln203_11_fu_412_p2 = ($signed(12'd2079) - $signed(select_ln203_6_fu_388_p3));

assign sub_ln203_12_fu_498_p2 = (tmp_401_fu_468_p3 - empty_240_fu_476_p2);

assign sub_ln203_13_fu_504_p2 = ($signed(12'd2079) - $signed(tmp_401_fu_468_p3));

assign sub_ln203_14_fu_510_p2 = (empty_240_fu_476_p2 - tmp_401_fu_468_p3);

assign sub_ln203_15_fu_540_p2 = ($signed(12'd2079) - $signed(select_ln203_9_fu_516_p3));

assign sub_ln203_16_fu_626_p2 = (tmp_402_fu_596_p3 - empty_241_fu_604_p2);

assign sub_ln203_17_fu_632_p2 = ($signed(12'd2079) - $signed(tmp_402_fu_596_p3));

assign sub_ln203_18_fu_638_p2 = (empty_241_fu_604_p2 - tmp_402_fu_596_p3);

assign sub_ln203_19_fu_668_p2 = ($signed(12'd2079) - $signed(select_ln203_12_fu_644_p3));

assign sub_ln203_1_fu_120_p2 = ($signed(12'd2079) - $signed(tmp_s_fu_84_p3));

assign sub_ln203_20_fu_754_p2 = (tmp_403_fu_724_p3 - empty_242_fu_732_p2);

assign sub_ln203_21_fu_760_p2 = ($signed(12'd2079) - $signed(tmp_403_fu_724_p3));

assign sub_ln203_22_fu_766_p2 = (empty_242_fu_732_p2 - tmp_403_fu_724_p3);

assign sub_ln203_23_fu_796_p2 = ($signed(12'd2079) - $signed(select_ln203_15_fu_772_p3));

assign sub_ln203_24_fu_882_p2 = (tmp_404_fu_852_p3 - empty_243_fu_860_p2);

assign sub_ln203_25_fu_888_p2 = ($signed(12'd2079) - $signed(tmp_404_fu_852_p3));

assign sub_ln203_26_fu_894_p2 = (empty_243_fu_860_p2 - tmp_404_fu_852_p3);

assign sub_ln203_27_fu_924_p2 = ($signed(12'd2079) - $signed(select_ln203_18_fu_900_p3));

assign sub_ln203_28_fu_1010_p2 = (tmp_405_fu_980_p3 - empty_244_fu_988_p2);

assign sub_ln203_29_fu_1016_p2 = ($signed(12'd2079) - $signed(tmp_405_fu_980_p3));

assign sub_ln203_2_fu_126_p2 = (empty_fu_92_p2 - tmp_s_fu_84_p3);

assign sub_ln203_30_fu_1022_p2 = (empty_244_fu_988_p2 - tmp_405_fu_980_p3);

assign sub_ln203_31_fu_1052_p2 = ($signed(12'd2079) - $signed(select_ln203_21_fu_1028_p3));

assign sub_ln203_32_fu_1138_p2 = (tmp_406_fu_1108_p3 - empty_245_fu_1116_p2);

assign sub_ln203_33_fu_1144_p2 = ($signed(12'd2079) - $signed(tmp_406_fu_1108_p3));

assign sub_ln203_34_fu_1150_p2 = (empty_245_fu_1116_p2 - tmp_406_fu_1108_p3);

assign sub_ln203_35_fu_1180_p2 = ($signed(12'd2079) - $signed(select_ln203_24_fu_1156_p3));

assign sub_ln203_36_fu_1266_p2 = (tmp_407_fu_1236_p3 - empty_246_fu_1244_p2);

assign sub_ln203_37_fu_1272_p2 = ($signed(12'd2079) - $signed(tmp_407_fu_1236_p3));

assign sub_ln203_38_fu_1278_p2 = (empty_246_fu_1244_p2 - tmp_407_fu_1236_p3);

assign sub_ln203_39_fu_1308_p2 = ($signed(12'd2079) - $signed(select_ln203_27_fu_1284_p3));

assign sub_ln203_3_fu_156_p2 = ($signed(12'd2079) - $signed(select_ln203_fu_132_p3));

assign sub_ln203_40_fu_1394_p2 = (tmp_408_fu_1364_p3 - empty_247_fu_1372_p2);

assign sub_ln203_41_fu_1400_p2 = ($signed(12'd2079) - $signed(tmp_408_fu_1364_p3));

assign sub_ln203_42_fu_1406_p2 = (empty_247_fu_1372_p2 - tmp_408_fu_1364_p3);

assign sub_ln203_43_fu_1436_p2 = ($signed(12'd2079) - $signed(select_ln203_30_fu_1412_p3));

assign sub_ln203_44_fu_1522_p2 = (tmp_409_fu_1492_p3 - empty_248_fu_1500_p2);

assign sub_ln203_45_fu_1528_p2 = ($signed(12'd2079) - $signed(tmp_409_fu_1492_p3));

assign sub_ln203_46_fu_1534_p2 = (empty_248_fu_1500_p2 - tmp_409_fu_1492_p3);

assign sub_ln203_47_fu_1564_p2 = ($signed(12'd2079) - $signed(select_ln203_33_fu_1540_p3));

assign sub_ln203_48_fu_1650_p2 = (tmp_410_fu_1620_p3 - empty_249_fu_1628_p2);

assign sub_ln203_49_fu_1656_p2 = ($signed(12'd2079) - $signed(tmp_410_fu_1620_p3));

assign sub_ln203_4_fu_242_p2 = (tmp_399_fu_212_p3 - empty_238_fu_220_p2);

assign sub_ln203_50_fu_1662_p2 = (empty_249_fu_1628_p2 - tmp_410_fu_1620_p3);

assign sub_ln203_51_fu_1692_p2 = ($signed(12'd2079) - $signed(select_ln203_36_fu_1668_p3));

assign sub_ln203_5_fu_248_p2 = ($signed(12'd2079) - $signed(tmp_399_fu_212_p3));

assign sub_ln203_6_fu_254_p2 = (empty_238_fu_220_p2 - tmp_399_fu_212_p3);

assign sub_ln203_7_fu_284_p2 = ($signed(12'd2079) - $signed(select_ln203_3_fu_260_p3));

assign sub_ln203_8_fu_370_p2 = (tmp_400_fu_340_p3 - empty_239_fu_348_p2);

assign sub_ln203_9_fu_376_p2 = ($signed(12'd2079) - $signed(tmp_400_fu_340_p3));

assign sub_ln203_fu_114_p2 = (tmp_s_fu_84_p3 - empty_fu_92_p2);

assign tmp_399_fu_212_p3 = {{add_ln151_fu_200_p2}, {4'd0}};

assign tmp_400_fu_340_p3 = {{add_ln151_1_fu_328_p2}, {4'd0}};

assign tmp_401_fu_468_p3 = {{add_ln151_2_fu_456_p2}, {4'd0}};

assign tmp_402_fu_596_p3 = {{add_ln151_3_fu_584_p2}, {4'd0}};

assign tmp_403_fu_724_p3 = {{add_ln151_4_fu_712_p2}, {4'd0}};

assign tmp_404_fu_852_p3 = {{add_ln151_5_fu_840_p2}, {4'd0}};

assign tmp_405_fu_980_p3 = {{add_ln151_6_fu_968_p2}, {4'd0}};

assign tmp_406_fu_1108_p3 = {{add_ln151_7_fu_1096_p2}, {4'd0}};

assign tmp_407_fu_1236_p3 = {{add_ln151_8_fu_1224_p2}, {4'd0}};

assign tmp_408_fu_1364_p3 = {{add_ln151_9_fu_1352_p2}, {4'd0}};

assign tmp_409_fu_1492_p3 = {{add_ln151_10_fu_1480_p2}, {4'd0}};

assign tmp_410_fu_1620_p3 = {{add_ln151_11_fu_1608_p2}, {4'd0}};

integer ap_tvar_int_0;

always @ (data_V_read) begin
    for (ap_tvar_int_0 = 2080 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 2079 - 0) begin
            tmp_510_fu_232_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_510_fu_232_p4[ap_tvar_int_0] = data_V_read[2079 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (data_V_read) begin
    for (ap_tvar_int_1 = 2080 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 2079 - 0) begin
            tmp_511_fu_360_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_511_fu_360_p4[ap_tvar_int_1] = data_V_read[2079 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (data_V_read) begin
    for (ap_tvar_int_2 = 2080 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 2079 - 0) begin
            tmp_512_fu_488_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_512_fu_488_p4[ap_tvar_int_2] = data_V_read[2079 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (data_V_read) begin
    for (ap_tvar_int_3 = 2080 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 2079 - 0) begin
            tmp_513_fu_616_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_513_fu_616_p4[ap_tvar_int_3] = data_V_read[2079 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (data_V_read) begin
    for (ap_tvar_int_4 = 2080 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 2079 - 0) begin
            tmp_514_fu_744_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_514_fu_744_p4[ap_tvar_int_4] = data_V_read[2079 - ap_tvar_int_4];
        end
    end
end

integer ap_tvar_int_5;

always @ (data_V_read) begin
    for (ap_tvar_int_5 = 2080 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 2079 - 0) begin
            tmp_515_fu_872_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_515_fu_872_p4[ap_tvar_int_5] = data_V_read[2079 - ap_tvar_int_5];
        end
    end
end

integer ap_tvar_int_6;

always @ (data_V_read) begin
    for (ap_tvar_int_6 = 2080 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 2079 - 0) begin
            tmp_516_fu_1000_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_516_fu_1000_p4[ap_tvar_int_6] = data_V_read[2079 - ap_tvar_int_6];
        end
    end
end

integer ap_tvar_int_7;

always @ (data_V_read) begin
    for (ap_tvar_int_7 = 2080 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 2079 - 0) begin
            tmp_517_fu_1128_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            tmp_517_fu_1128_p4[ap_tvar_int_7] = data_V_read[2079 - ap_tvar_int_7];
        end
    end
end

integer ap_tvar_int_8;

always @ (data_V_read) begin
    for (ap_tvar_int_8 = 2080 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 2079 - 0) begin
            tmp_518_fu_1256_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            tmp_518_fu_1256_p4[ap_tvar_int_8] = data_V_read[2079 - ap_tvar_int_8];
        end
    end
end

integer ap_tvar_int_9;

always @ (data_V_read) begin
    for (ap_tvar_int_9 = 2080 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > 2079 - 0) begin
            tmp_519_fu_1384_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            tmp_519_fu_1384_p4[ap_tvar_int_9] = data_V_read[2079 - ap_tvar_int_9];
        end
    end
end

integer ap_tvar_int_10;

always @ (data_V_read) begin
    for (ap_tvar_int_10 = 2080 - 1; ap_tvar_int_10 >= 0; ap_tvar_int_10 = ap_tvar_int_10 - 1) begin
        if (ap_tvar_int_10 > 2079 - 0) begin
            tmp_520_fu_1512_p4[ap_tvar_int_10] = 1'b0;
        end else begin
            tmp_520_fu_1512_p4[ap_tvar_int_10] = data_V_read[2079 - ap_tvar_int_10];
        end
    end
end

integer ap_tvar_int_11;

always @ (data_V_read) begin
    for (ap_tvar_int_11 = 2080 - 1; ap_tvar_int_11 >= 0; ap_tvar_int_11 = ap_tvar_int_11 - 1) begin
        if (ap_tvar_int_11 > 2079 - 0) begin
            tmp_521_fu_1640_p4[ap_tvar_int_11] = 1'b0;
        end else begin
            tmp_521_fu_1640_p4[ap_tvar_int_11] = data_V_read[2079 - ap_tvar_int_11];
        end
    end
end

integer ap_tvar_int_12;

always @ (data_V_read) begin
    for (ap_tvar_int_12 = 2080 - 1; ap_tvar_int_12 >= 0; ap_tvar_int_12 = ap_tvar_int_12 - 1) begin
        if (ap_tvar_int_12 > 2079 - 0) begin
            tmp_fu_104_p4[ap_tvar_int_12] = 1'b0;
        end else begin
            tmp_fu_104_p4[ap_tvar_int_12] = data_V_read[2079 - ap_tvar_int_12];
        end
    end
end

assign tmp_s_fu_84_p3 = {{mul_ln151_fu_72_p2}, {4'd0}};

assign trunc_ln203_10_fu_1468_p1 = and_ln203_10_fu_1462_p2[15:0];

assign trunc_ln203_11_fu_1596_p1 = and_ln203_11_fu_1590_p2[15:0];

assign trunc_ln203_12_fu_1724_p1 = and_ln203_12_fu_1718_p2[15:0];

assign trunc_ln203_1_fu_316_p1 = and_ln203_1_fu_310_p2[15:0];

assign trunc_ln203_2_fu_444_p1 = and_ln203_2_fu_438_p2[15:0];

assign trunc_ln203_3_fu_572_p1 = and_ln203_3_fu_566_p2[15:0];

assign trunc_ln203_4_fu_700_p1 = and_ln203_4_fu_694_p2[15:0];

assign trunc_ln203_5_fu_828_p1 = and_ln203_5_fu_822_p2[15:0];

assign trunc_ln203_6_fu_956_p1 = and_ln203_6_fu_950_p2[15:0];

assign trunc_ln203_7_fu_1084_p1 = and_ln203_7_fu_1078_p2[15:0];

assign trunc_ln203_8_fu_1212_p1 = and_ln203_8_fu_1206_p2[15:0];

assign trunc_ln203_9_fu_1340_p1 = and_ln203_9_fu_1334_p2[15:0];

assign trunc_ln203_fu_188_p1 = and_ln203_fu_182_p2[15:0];

assign zext_ln203_100_fu_1446_p1 = sub_ln203_43_fu_1436_p2;

assign zext_ln203_101_fu_1570_p1 = select_ln203_35_fu_1556_p3;

assign zext_ln203_102_fu_1574_p1 = sub_ln203_47_fu_1564_p2;

assign zext_ln203_103_fu_1698_p1 = select_ln203_38_fu_1684_p3;

assign zext_ln203_104_fu_1702_p1 = sub_ln203_51_fu_1692_p2;

assign zext_ln203_80_fu_166_p1 = sub_ln203_3_fu_156_p2;

assign zext_ln203_81_fu_290_p1 = select_ln203_5_fu_276_p3;

assign zext_ln203_82_fu_294_p1 = sub_ln203_7_fu_284_p2;

assign zext_ln203_83_fu_418_p1 = select_ln203_8_fu_404_p3;

assign zext_ln203_84_fu_422_p1 = sub_ln203_11_fu_412_p2;

assign zext_ln203_85_fu_546_p1 = select_ln203_11_fu_532_p3;

assign zext_ln203_86_fu_550_p1 = sub_ln203_15_fu_540_p2;

assign zext_ln203_87_fu_674_p1 = select_ln203_14_fu_660_p3;

assign zext_ln203_88_fu_678_p1 = sub_ln203_19_fu_668_p2;

assign zext_ln203_89_fu_802_p1 = select_ln203_17_fu_788_p3;

assign zext_ln203_90_fu_806_p1 = sub_ln203_23_fu_796_p2;

assign zext_ln203_91_fu_930_p1 = select_ln203_20_fu_916_p3;

assign zext_ln203_92_fu_934_p1 = sub_ln203_27_fu_924_p2;

assign zext_ln203_93_fu_1058_p1 = select_ln203_23_fu_1044_p3;

assign zext_ln203_94_fu_1062_p1 = sub_ln203_31_fu_1052_p2;

assign zext_ln203_95_fu_1186_p1 = select_ln203_26_fu_1172_p3;

assign zext_ln203_96_fu_1190_p1 = sub_ln203_35_fu_1180_p2;

assign zext_ln203_97_fu_1314_p1 = select_ln203_29_fu_1300_p3;

assign zext_ln203_98_fu_1318_p1 = sub_ln203_39_fu_1308_p2;

assign zext_ln203_99_fu_1442_p1 = select_ln203_32_fu_1428_p3;

assign zext_ln203_fu_162_p1 = select_ln203_2_fu_148_p3;

endmodule //im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s
