# MIPS-32-Microprocessor-using-Verilog
Behavioral design of 5 stages pipelined MIPS-32 Microprocessor using Verilog code with Assembly Mnemonics to Hex code converter.

## Clk signal

<img width="1000" alt="image" src="https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog/assets/49667585/0b208629-238a-4eac-9c5e-bfd2ac11370d">

## Result 1
<img width="250" alt="image" src="https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog/assets/49667585/f3e093f8-60c0-40c9-8c25-940a3fff87eb">


## Result 2
<img width="250" alt="image" src="https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog/assets/49667585/63580ced-341f-4b4c-880d-a40811e54eaa">


## Result 3
<img width="250" alt="image" src="https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog/assets/49667585/fbd9385c-40b0-406a-bb3e-543005ff568b">




