============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:27:29 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/CO          HA1D0BWP16P90(timing)         1  2.2   36   +62     757 R             
  g220__1666/B                                                        +0     757               
  g220__1666/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     814 R             
  g219__2346/A1                                                       +0     814               
  g219__2346/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     889 F             
  g216__9945/A1                                                       +0     889               
  g216__9945/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     959 R             
  g227__6260/A2                                                       +0     959               
  g227__6260/ZN          XNR2D0BWP16P90(timing)        1  1.2   24   +70    1028 F             
  g226__5107/A1                                                       +0    1028               
  g226__5107/ZN          NR4D0BWP16P90(timing)         1  1.3   75   +59    1087 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1087               
  wfull_reg/CP           setup                                   0   +69    1156 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     844ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_41_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g206__6783/A1                                                         +0     500               
g206__6783/ZN            IINR4D0BWP16P90(timing)       2  1.7   92   +77     577 R             
write_if_gnt             interconnect                           92    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_325_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   3:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_3_1)     ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g189__1617/A1                                                        +0     500               
g189__1617/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_291_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   4:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/CO          HA1D0BWP16P90(timing)         1  2.2   36   +62     757 R             
  g220__1666/B                                                        +0     757               
  g220__1666/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     814 R             
  g219__2346/A1                                                       +0     814               
  g219__2346/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     889 F             
  g216__9945/A1                                                       +0     889               
  g216__9945/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     959 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     959               
  wptr_reg[2]/CP         setup                                   0   +53    1012 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     988ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   5:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/CO          HA1D0BWP16P90(timing)         1  2.2   36   +62     757 R             
  g220__1666/B                                                        +0     757               
  g220__1666/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     834 F             
  g218__2883/A1                                                       +0     834               
  g218__2883/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     903 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     903               
  wptr_reg[1]/CP         setup                                   0   +53     956 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1044ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path   6:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/CO          HA1D0BWP16P90(timing)         1  2.2   36   +62     757 R             
  g220__1666/B                                                        +0     757               
  g220__1666/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     814 R             
  g219__2346/A1                                                       +0     814               
  g219__2346/Z           XOR2D0BWP16P90(timing)        3  3.5   47   +62     877 R             
  wbin_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     877               
  wbin_reg[3]/CP         setup                                   0   +58     935 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1065ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path   7:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     773 F             
  g222__7410/A1                                                       +0     773               
  g222__7410/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     842 R             
  wptr_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     842               
  wptr_reg[0]/CP         setup                                   0   +53     895 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1105ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path   8:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/CO          HA1D0BWP16P90(timing)         1  2.2   36   +62     757 R             
  g220__1666/B                                                        +0     757               
  g220__1666/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     820 R             
  wbin_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     820               
  wbin_reg[2]/CP         setup                                   0   +58     879 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1121ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path   9:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][3]/CP                                                0    +0       0 R             
  mem_reg[7][3]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g1317__7098/B2                                                       +0      96               
  g1317__7098/ZN         AOI22D0BWP16P90(timing)        1  1.2   47   +42     138 R             
  g1304__2398/C                                                        +0     138               
  g1304__2398/ZN         OAI221D0BWP16P90(timing)       1  1.2   67   +63     201 F             
  g1302__6417/C                                                        +0     201               
  g1302__6417/ZN         AOI221D0BWP16P90(timing)       1  1.2   74   +72     273 R             
  g1294__4733/C                                                        +0     273               
  g1294__4733/ZN         OAI221D0BWP16P90(timing)       1  0.8   58   +65     337 F             
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                            58    +0     337 F             
                         out port                                      +0     337 F             
(fp.sdc_line_36_321_1)   ext delay                                   +500     837 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1163ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][3]/CP
End-point    : read_if_rdata[3]

path  10:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][7]/CP                                                0    +0       0 R             
  mem_reg[7][7]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g1315__5122/B2                                                       +0      96               
  g1315__5122/ZN         AOI22D0BWP16P90(timing)        1  1.2   44   +42     138 R             
  g1303__5477/C                                                        +0     138               
  g1303__5477/ZN         OAI221D0BWP16P90(timing)       1  1.2   66   +62     200 F             
  g1301__7410/C                                                        +0     200               
  g1301__7410/ZN         AOI221D0BWP16P90(timing)       1  1.2   74   +72     272 R             
  g1297__9945/C                                                        +0     272               
  g1297__9945/ZN         OAI221D0BWP16P90(timing)       1  0.8   58   +65     336 F             
async_fifo_i_fifomem_inst/rdata[7] 
read_if_rdata[7]         interconnect                            58    +0     336 F             
                         out port                                      +0     336 F             
(fp.sdc_line_36_317_1)   ext delay                                   +500     836 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1164ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][7]/CP
End-point    : read_if_rdata[7]

path  11:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1416/A1                                                            +0     548               
  g1416/ZN               INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g1415/A1                                                            +0     629               
  g1415/ZN               INR2D0BWP16P90(timing)        2  2.0   57   +74     703 R             
  g1417/A1                                                            +0     703               
  g1417/ZN               INR2D0BWP16P90(timing)        1  1.2   48   +58     761 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     761               
    RC_CGIC_INST/CP      setup                                   0   +69     830 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1170ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  12:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1416/A1                                                            +0     548               
  g1416/ZN               INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g1415/A1                                                            +0     629               
  g1415/ZN               INR2D0BWP16P90(timing)        2  2.0   57   +74     703 R             
  g707__2398/A1                                                       +0     703               
  g707__2398/Z           AN2D0BWP16P90(timing)         1  1.2   23   +56     759 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     759               
    RC_CGIC_INST/CP      setup                                   0   +60     819 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1181ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  13:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g223__6417/B                                                        +0     695               
  g223__6417/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     759 R             
  wbin_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     759               
  wbin_reg[1]/CP         setup                                   0   +58     817 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1183ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  14:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1416/A1                                                            +0     548               
  g1416/ZN               INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g717__2802/A1                                                       +0     629               
  g717__2802/ZN          ND2D0BWP16P90(timing)         2  2.0   58   +65     694 F             
  g708__5107/A1                                                       +0     694               
  g708__5107/ZN          NR2D0BWP16P90(timing)         1  1.2   44   +46     741 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     741               
    RC_CGIC_INST/CP      setup                                   0   +68     808 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1192ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  15:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1416/A1                                                            +0     548               
  g1416/ZN               INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g717__2802/A1                                                       +0     629               
  g717__2802/ZN          ND2D0BWP16P90(timing)         2  2.0   58   +65     694 F             
  g709__6260/B1                                                       +0     694               
  g709__6260/ZN          INR2D0BWP16P90(timing)        1  1.2   40   +46     740 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     740               
    RC_CGIC_INST/CP      setup                                   0   +66     806 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1194ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  16:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g36/B2                                                              +0     548               
  g36/ZN                 IND3D0BWP16P90(timing)        2  2.0   74   +64     612 F             
  g719__1705/A1                                                       +0     612               
  g719__1705/ZN          NR2D0BWP16P90(timing)         2  2.0   59   +63     675 R             
  g714__3680/A1                                                       +0     675               
  g714__3680/ZN          INR2D0BWP16P90(timing)        1  1.2   48   +58     734 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     734               
    RC_CGIC_INST/CP      setup                                   0   +69     803 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1197ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  17:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g36/B2                                                              +0     548               
  g36/ZN                 IND3D0BWP16P90(timing)        2  2.0   74   +64     612 F             
  g35/B1                                                              +0     612               
  g35/ZN                 INR2D0BWP16P90(timing)        2  2.0   58   +62     674 R             
  g34/A1                                                              +0     674               
  g34/ZN                 INR2D0BWP16P90(timing)        1  1.2   48   +58     733 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     733               
    RC_CGIC_INST/CP      setup                                   0   +69     802 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1198ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  18:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g36/B2                                                              +0     548               
  g36/ZN                 IND3D0BWP16P90(timing)        2  2.0   74   +64     612 F             
  g719__1705/A1                                                       +0     612               
  g719__1705/ZN          NR2D0BWP16P90(timing)         2  2.0   59   +63     675 R             
  g713__6783/A1                                                       +0     675               
  g713__6783/Z           AN2D0BWP16P90(timing)         1  1.2   23   +57     732 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     732               
    RC_CGIC_INST/CP      setup                                   0   +60     792 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1208ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  19:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g36/B2                                                              +0     548               
  g36/ZN                 IND3D0BWP16P90(timing)        2  2.0   74   +64     612 F             
  g35/B1                                                              +0     612               
  g35/ZN                 INR2D0BWP16P90(timing)        2  2.0   58   +62     674 R             
  g712__5526/A1                                                       +0     674               
  g712__5526/Z           AN2D0BWP16P90(timing)         1  1.2   23   +57     731 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     731               
    RC_CGIC_INST/CP      setup                                   0   +60     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  20:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[5][0]/CP                                                0    +0       0 R             
  mem_reg[5][0]/QN       DFQND0BWP16P90(timing)         1  1.3   29   +84      84 R             
  g1326__2883/B2                                                       +0      84               
  g1326__2883/ZN         OAI22D0BWP16P90(timing)        1  1.2   46   +46     130 F             
  g1299__2346/A3                                                       +0     130               
  g1299__2346/ZN         NR3D0BWP16P90(timing)          1  1.2   55   +55     185 R             
  g1291__1881/C                                                        +0     185               
  g1291__1881/ZN         OAI221D0BWP16P90(timing)       1  0.8   56   +58     243 F             
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                            56    +0     243 F             
                         out port                                      +0     243 F             
(fp.sdc_line_36_324_1)   ext delay                                   +500     743 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1257ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][0]/CP
End-point    : read_if_rdata[0]

path  21:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[5][1]/CP                                                0    +0       0 R             
  mem_reg[5][1]/QN       DFQND0BWP16P90(timing)         1  1.3   29   +84      84 R             
  g1323__6161/B2                                                       +0      84               
  g1323__6161/ZN         OAI22D0BWP16P90(timing)        1  1.2   44   +46     130 F             
  g1298__2883/A3                                                       +0     130               
  g1298__2883/ZN         NR3D0BWP16P90(timing)          1  1.2   55   +54     184 R             
  g1290__6131/C                                                        +0     184               
  g1290__6131/ZN         OAI221D0BWP16P90(timing)       1  0.8   56   +58     242 F             
async_fifo_i_fifomem_inst/rdata[1] 
read_if_rdata[1]         interconnect                            56    +0     242 F             
                         out port                                      +0     242 F             
(fp.sdc_line_36_323_1)   ext delay                                   +500     742 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1258ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][1]/CP
End-point    : read_if_rdata[1]

path  22:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  g224__5477/B                                                        +0     622               
  g224__5477/S           HA1D0BWP16P90(timing)         2  2.2   33   +67     689 R             
  wbin_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     689               
  wbin_reg[0]/CP         setup                                   0   +53     742 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1258ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[0]/D

path  23:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[5][4]/CP                                                0    +0       0 R             
  mem_reg[5][4]/QN       DFQND0BWP16P90(timing)         1  1.3   29   +84      84 R             
  g1314__1705/B2                                                       +0      84               
  g1314__1705/ZN         OAI22D0BWP16P90(timing)        1  1.2   42   +46     130 F             
  g1300__1666/A3                                                       +0     130               
  g1300__1666/ZN         NR3D0BWP16P90(timing)          1  1.2   54   +53     183 R             
  g1296__9315/C                                                        +0     183               
  g1296__9315/ZN         OAI221D0BWP16P90(timing)       1  0.8   56   +58     242 F             
async_fifo_i_fifomem_inst/rdata[4] 
read_if_rdata[4]         interconnect                            56    +0     242 F             
                         out port                                      +0     242 F             
(fp.sdc_line_36_320_1)   ext delay                                   +500     742 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1258ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][4]/CP
End-point    : read_if_rdata[4]

path  24:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g210__3680/A2                                                         +0     500               
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548               
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     622               
    RC_CGIC_INST/CP      setup                                   0   +78     700 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1300ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  25:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
async_fifo_i_fifomem_inst
  mem_reg[2][2]/CP                                              0    +0       0 R             
  mem_reg[2][2]/QN       DFQND0BWP16P90(timing)       1  1.3   29   +84      84 R             
  g1327__2346/B2                                                     +0      84               
  g1327__2346/Z          OA22D0BWP16P90(timing)       1  1.2   23   +62     146 R             
  g1293__7482/A4                                                     +0     146               
  g1293__7482/ZN         ND4D0BWP16P90(timing)        1  0.8   56   +52     199 F             
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                          56    +0     199 F             
                         out port                                    +0     199 F             
(fp.sdc_line_36_322_1)   ext delay                                 +500     699 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1301ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[2][2]/CP
End-point    : read_if_rdata[2]

path  26:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[5][5]/CP                                               0    +0       0 R             
  mem_reg[5][5]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1325__9945/B2                                                      +0      96               
  g1325__9945/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g1292__5115/A4                                                      +0     138               
  g1292__5115/ZN         ND4D0BWP16P90(timing)         1  0.8   56   +58     196 F             
async_fifo_i_fifomem_inst/rdata[5] 
read_if_rdata[5]         interconnect                           56    +0     196 F             
                         out port                                     +0     196 F             
(fp.sdc_line_36_319_1)   ext delay                                  +500     696 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1304ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][5]/CP
End-point    : read_if_rdata[5]

path  27:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][6]/CP                                               0    +0       0 R             
  mem_reg[7][6]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1324__9315/B2                                                      +0      96               
  g1324__9315/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g1295__6161/A4                                                      +0     138               
  g1295__6161/ZN         ND4D0BWP16P90(timing)         1  0.8   56   +58     196 F             
async_fifo_i_fifomem_inst/rdata[6] 
read_if_rdata[6]         interconnect                           56    +0     196 F             
                         out port                                     +0     196 F             
(fp.sdc_line_36_318_1)   ext delay                                  +500     696 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1304ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][6]/CP
End-point    : read_if_rdata[6]

path  28:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_41_1)   ext delay                                  +500     500 R             
write_if_req            in port                       2  2.0    0    +0     500 R             
g206__6783/A1                                                        +0     500               
g206__6783/ZN           IINR4D0BWP16P90(timing)       2  1.7   92   +77     577 R             
write_gnt_dly_reg/D     DFCNQD0BWP16P90(timing)                      +0     577               
write_gnt_dly_reg/CP    setup                                   0   +75     652 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                            2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1348ps 
Start-point  : write_if_req
End-point    : write_gnt_dly_reg/D

path  29:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
write_gnt_dly_reg/CP                                             0    +0       0 R             
write_gnt_dly_reg/Q      DFCNQD0BWP16P90(timing)       2  1.6   25  +105     105 F             
write_if_rvalid          interconnect                           25    +0     105 F             
                         out port                                     +0     105 F             
(fp.sdc_line_36_326_1)   ext delay                                  +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1395ps 
Start-point  : write_gnt_dly_reg/CP
End-point    : write_if_rvalid

path  30:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_101_1)   ext delay                                 +500     500 R             
write_if_wdata[4]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[7][4]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[7][4]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][4]/D

path  31:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_104_1)   ext delay                                 +500     500 R             
write_if_wdata[1]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[7][1]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[7][1]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][1]/D

path  32:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_105_1)   ext delay                                 +500     500 R             
write_if_wdata[0]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[7][0]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[7][0]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][0]/D

path  33:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_98_1)   ext delay                                 +500     500 R             
write_if_wdata[7]       in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[7] 
  mem_reg[6][7]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[6][7]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[7]
End-point    : async_fifo_i_fifomem_inst/mem_reg[6][7]/D

path  34:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_101_1)   ext delay                                 +500     500 R             
write_if_wdata[4]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[6][4]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[6][4]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[6][4]/D

path  35:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_102_1)   ext delay                                 +500     500 R             
write_if_wdata[3]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[6][3]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[6][3]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[6][3]/D

path  36:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_104_1)   ext delay                                 +500     500 R             
write_if_wdata[1]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[6][1]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[6][1]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[6][1]/D

path  37:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_105_1)   ext delay                                 +500     500 R             
write_if_wdata[0]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[6][0]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[6][0]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[6][0]/D

path  38:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_101_1)   ext delay                                 +500     500 R             
write_if_wdata[4]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[5][4]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[5][4]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[5][4]/D

path  39:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_104_1)   ext delay                                 +500     500 R             
write_if_wdata[1]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[5][1]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[5][1]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[5][1]/D

path  40:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_105_1)   ext delay                                 +500     500 R             
write_if_wdata[0]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[5][0]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[5][0]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[5][0]/D

path  41:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_98_1)   ext delay                                 +500     500 R             
write_if_wdata[7]       in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[7] 
  mem_reg[4][7]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[4][7]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[7]
End-point    : async_fifo_i_fifomem_inst/mem_reg[4][7]/D

path  42:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_101_1)   ext delay                                 +500     500 R             
write_if_wdata[4]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[4][4]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[4][4]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[4][4]/D

path  43:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_102_1)   ext delay                                 +500     500 R             
write_if_wdata[3]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[4][3]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[4][3]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[4][3]/D

path  44:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_104_1)   ext delay                                 +500     500 R             
write_if_wdata[1]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[4][1]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[4][1]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[4][1]/D

path  45:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_105_1)   ext delay                                 +500     500 R             
write_if_wdata[0]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[4][0]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[4][0]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[4][0]/D

path  46:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_101_1)   ext delay                                 +500     500 R             
write_if_wdata[4]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[3][4]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[3][4]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[3][4]/D

path  47:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_104_1)   ext delay                                 +500     500 R             
write_if_wdata[1]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[3][1]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[3][1]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[3][1]/D

path  48:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_105_1)   ext delay                                 +500     500 R             
write_if_wdata[0]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[3][0]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[3][0]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[3][0]/D

path  49:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_98_1)   ext delay                                 +500     500 R             
write_if_wdata[7]       in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[7] 
  mem_reg[2][7]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[2][7]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[7]
End-point    : async_fifo_i_fifomem_inst/mem_reg[2][7]/D

path  50:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_101_1)   ext delay                                 +500     500 R             
write_if_wdata[4]        in port                      8  7.6    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[2][4]/D        DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[2][4]/CP       setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[2][4]/D

