{
   guistr: "# # String gsaved with Nlview 6.4.12  2014-12-16 bk=1.3272 VDI=35 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port JB1 -pg 1 -y 470 -defaultsOSRD
preplace port CPU_RESETN -pg 1 -y 120 -defaultsOSRD
preplace port JB2 -pg 1 -y 450 -defaultsOSRD
preplace port JB3 -pg 1 -y 570 -defaultsOSRD
preplace port JB4 -pg 1 -y 410 -defaultsOSRD
preplace port CLK100MHZ -pg 1 -y 40 -defaultsOSRD
preplace port JB7 -pg 1 -y 490 -defaultsOSRD
preplace port JB8 -pg 1 -y 200 -defaultsOSRD
preplace portBus LED -pg 1 -y 390 -defaultsOSRD
preplace portBus SW -pg 1 -y 640 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 200 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst MIPS_MicroAptiv_UP_0 -pg 1 -lvl 2 -y 410 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -y 510 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 200 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 390 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 1 -y 120 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst ahblite_axi_bridge_0 -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -y 660 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 540 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 40 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 560 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 680 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -y 410 -defaultsOSRD
preplace netloc xlconstant_1_dout 1 1 1 410
preplace netloc EJ_TDI_1 1 0 2 NJ 340 400
preplace netloc MIPS_MicroAptiv_UP_0_HCLK 1 2 3 680 300 930 260 1230
preplace netloc xlconstant_2_dout 1 1 1 420
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1520
preplace netloc util_vector_logic_0_Res 1 1 1 430
preplace netloc SI_ColdReset_1 1 0 1 N
preplace netloc EJ_TCK_1 1 0 1 N
preplace netloc EJ_TRST_N_1 1 0 2 NJ 360 380
preplace netloc axi_gpio_0_gpio_io_o 1 5 2 NJ 380 1720
preplace netloc MIPS_MicroAptiv_UP_0_EJ_TDO 1 2 5 660 320 NJ 320 NJ 490 NJ 490 NJ
preplace netloc xlconstant_0_dout 1 2 1 670
preplace netloc ahblite_axi_bridge_0_M_AXI 1 3 1 N
preplace netloc clk_wiz_0_clk_out1 1 1 1 450
preplace netloc SI_ClkIn_1 1 0 1 N
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1210
preplace netloc EJ_TMS_1 1 0 2 NJ 350 390
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1190
preplace netloc util_vector_logic_1_Res 1 1 1 440
preplace netloc ahblite_axi_bridge_0_s_ahb_hready_out 1 2 1 690
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1520
preplace netloc SI_Reset_1 1 0 1 N
preplace netloc util_ds_buf_0_BUFG_O 1 1 1 N
preplace netloc MIPS_MicroAptiv_UP_0_HRESETn 1 2 3 650 310 940 270 1200
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 1190
preplace netloc MIPS_MicroAptiv_UP_0_ahblite 1 2 1 N
preplace netloc SW_1 1 0 6 NJ 330 NJ 280 NJ 280 NJ 280 NJ 470 1520
levelinfo -pg 1 110 270 550 810 1070 1380 1620 1740
",
}
0