// riscv_test.h: test environment for this CPU.
// Replaces the official one (riscv-test-env p/riscv_test.h), which uses
// exceptions, control registers, and ecall that this CPU doesn't have yet.
//
// This version:
//   - starts at address 0 and clears every register
//   - ends every test in a halt loop (a jump to itself)
//   - leaves the result in gp (x3): 1 = pass,
//     (number of the failing test << 1) | 1 = fail
// The testbench waits for the halt loop, then reads gp.

#ifndef RISCV_TEST_H
#define RISCV_TEST_H

#define RVTEST_RV32U .macro init; .endm
#define RVTEST_RV64U RVTEST_RV32U

#define TESTNUM gp

#define INIT_XREG                                                       \
        li x1, 0;  li x2, 0;  li x3, 0;  li x4, 0;                      \
        li x5, 0;  li x6, 0;  li x7, 0;  li x8, 0;                      \
        li x9, 0;  li x10, 0; li x11, 0; li x12, 0;                     \
        li x13, 0; li x14, 0; li x15, 0; li x16, 0;                     \
        li x17, 0; li x18, 0; li x19, 0; li x20, 0;                     \
        li x21, 0; li x22, 0; li x23, 0; li x24, 0;                     \
        li x25, 0; li x26, 0; li x27, 0; li x28, 0;                     \
        li x29, 0; li x30, 0; li x31, 0;

#define RVTEST_CODE_BEGIN                                               \
        .section .text.init;                                            \
        .align 2;                                                       \
        .globl _start;                                                  \
_start:                                                                 \
        INIT_XREG                                                       \
        init;

#define RVTEST_CODE_END

// Pass: gp = 1, then halt.
#define RVTEST_PASS                                                     \
        li TESTNUM, 1;                                                  \
1:      j 1b;

// Fail: gp = (test number << 1) | 1, then halt. If gp is still 0 (no test
// started), spin on the beqz instead, so the testbench times out.
#define RVTEST_FAIL                                                     \
1:      beqz TESTNUM, 1b;                                               \
        slli TESTNUM, TESTNUM, 1;                                       \
        ori TESTNUM, TESTNUM, 1;                                        \
2:      j 2b;

#define RVTEST_DATA_BEGIN .align 4; .global begin_signature; begin_signature:
#define RVTEST_DATA_END   .align 4; .global end_signature; end_signature:

#endif
