rdft_itg_xor_en
dft_rb_rscanovrd_tdf_en
dft_rb_rscanovrd_reg_en
delay_chain_control_input
update_enable_input
delay_chain_latches_bypass
rb_vfifo_en
rb_fifo_wen_en
dqs_enable_sel
dqs_postamble_en
rb_aclr_pst_en
hr_clk_pst_sel
hr_clk_pst_inv
rb_aclr_lfifo_en
rb_lfifo_bypass
rb_lfifo_phy_clk_sel
rb_lfifo_phy_clk_inv
rb_lfifo
rbt_bypass_val
rbt_nej_oct_halft_en
rb_byp_oct_sel
rb_lfifo_oct_en
rb_hr_clk_oct_en
rb_hr_clk_oct_sel
rb_hr_clk_oct_inv
rb_fr_clk_oct_en
rb_fr_clk_oct_sel
rb_fr_clk_oct_inv
rb_2x_clk_oct_en
rb_2x_clk_oct_inv
rb_2x_clk_dqs_en
rb_2x_clk_dqs_inv
rb_clk_op_en
rb_clk_op_sel
rb_clk_pst_en
rb_clk_ac_en
addr_dqs_delay_chain_length
rb_clk_ac_inv
rb_clk_dq_en
rb_clk_hr_en
oe_half_rate_ipen
oe_half_rate_bypass
fifo_rclk_ipen
fifo_rclk_sel
ip_sc_or_fifo_sel
fifo_mode_sel
rb_t9_sel_oreg_ipen
rb_t9_sel_oreg_dff_delay
rb_t9_sel_ereg_ipen
rb_t9_sel_ereg_cff_delay
rb_t1_sel_ireg_ipen
rb_t1_sel_ireg_cff_delay
pst_use_phasectrlin
pst_dqs_delay_chain_length
pst_dqs_clk_inv_phase_sel
pst_dqs_clk_inv_phase_inv
rb_t7_dqs_sel_dqs_ipen
rb_t7_sel_ireg_cff_delay
rb_hr_bypass_sel_ipen
rb_hr_bypass_cff_en
rb_t9_sel_oct_ipen
rb_t9_sel_oct_cff
dqs_postamble_nej_sel
dqs_phase_transfer_neg_en
rb_t11_gating_sel_ipen
rb_t11_gating_sel_cff
rb_t11_ungating_sel_ipen
rb_t11_ungating_sel_cff
dqs_pwr_svg_en
dqs_delay_chain_rb_addi_en
dqs_delay_chain_two_dly_en
dqs_delay_chain_rb_co
dqs_delay_chain_pwdown_dft_def_dis
dqs_delay_chain_pwdown_dqs_def_dis
dqs_bus_width
rxclk_01_sel
txclk_23_sel
rxclk_45_sel
txclk_67_sel
rxclk_89_sel
txclk_ab_sel
rxclk_cd_sel
txclk_ef_sel
rb_ireg_t1t1_bypass_en
set_t3_for_cdata0in
set_t3_for_cdata1in
ioreg_pwr_svg_en
ir_fifo_tclk_en
ir_fifo_rclk_inv
rb_fifo_wclk_inv
rb_fifo_wclk_sel
rb_fifo_wclk_en
use_clr_inreg_en
inreg_power_up_state
inreg_sclr_en
input_path_ce_in
use_clr_outreg_en
outreg_power_up_state
outreg_sclr_en
ce_outreg_tieoff_en
rbe_hrate_clk_sel
oereg_hr_clk_en
oereg_clk_inv
dqs_clk_sel
rboe_lvl_fr_clk_en
rboe_lvl_fr_clk_inv
oe_2x_clk_en
oe_2x_clk_inv
oereg_aclr_en
oereg_power_up_state
oereg_sclr_en
ce_oereg_tieoff_en
oereg_output_sel
ddio_oe_en
oereg_sclr_dereg
rb_oeo_inv
outreg_output_sel
outreg_mode_sel
outreg_sclr_val
inreg_sclr_val
input_reg0_sel
input_reg1_sel
input_reg2_sel
input_reg3_sel
input_reg4_sel
txout_fclk_sel
bitslip_cfg
