<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv'" level="0">
<item name = "Date">Sun Sep  3 07:05:29 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.274 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9580958, 9580958, 95.810 ms, 95.810 ms, 9580958, 9580958, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164">Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1, 14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170">Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2, 770, 770, 7.700 us, 7.700 us, 770, 770, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176">Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4, 9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_fu_182">Linear_layer_qkv_Pipeline_l_j, 2307, 2307, 23.070 us, 23.070 us, 2307, 2307, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192">Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2, 9243, 9243, 92.430 us, 92.430 us, 9243, 9243, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200">Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3, 589851, 589851, 5.899 ms, 5.899 ms, 589851, 589851, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_208">Linear_layer_qkv_Pipeline_l_j1, 2307, 2307, 23.070 us, 23.070 us, 2307, 2307, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218">Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5, 9255, 9255, 92.550 us, 92.550 us, 9255, 9255, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229">Linear_layer_qkv_Pipeline_l_S_k_4_k, 773, 773, 7.730 us, 7.730 us, 773, 773, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_max_inp_i">27732, 27732, 2311, -, -, 12, no</column>
<column name="- l_max_W_i1">1774848, 1774848, 2311, -, -, 768, no</column>
<column name="- l_gemm_i4_l_j4">7170048, 7170048, 778, -, -, 9216, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 235, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 9, 2963, 3613, -</column>
<column name="Memory">814, -, 32, 6, 0</column>
<column name="Multiplexer">-, -, -, 814, -</column>
<column name="Register">-, -, 242, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">290, 4, 3, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164">Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1, 0, 0, 6, 49, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170">Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2, 0, 0, 12, 51, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176">Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4, 0, 0, 45, 182, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229">Linear_layer_qkv_Pipeline_l_S_k_4_k, 0, 1, 209, 199, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200">Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3, 0, 0, 497, 551, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192">Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2, 0, 0, 472, 539, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_fu_182">Linear_layer_qkv_Pipeline_l_j, 0, 0, 266, 345, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_208">Linear_layer_qkv_Pipeline_l_j1, 0, 0, 278, 355, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218">Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5, 0, 2, 892, 700, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U52">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U53">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U54">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U57">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U55">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U56">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="max_W_U">Linear_layer_qkv_max_W_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 32, 1, 24576</column>
<column name="max_inp_U">Linear_layer_qkv_max_inp_RAM_AUTO_1R1W, 0, 32, 6, 0, 12, 32, 1, 384</column>
<column name="q_W_V_U">Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W, 768, 0, 0, 0, 589824, 12, 1, 7077888</column>
<column name="q_inp_V_U">Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W, 12, 0, 0, 0, 9216, 12, 1, 110592</column>
<column name="q_outp_U">Linear_layer_qkv_q_outp_RAM_AUTO_1R1W, 32, 0, 0, 0, 9216, 32, 1, 294912</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln108_1_fu_373_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln108_fu_385_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln109_fu_413_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln38_fu_254_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln63_fu_309_p2">+, 0, 0, 13, 10, 1</column>
<column name="empty_415_fu_461_p2">+, 0, 0, 17, 14, 14</column>
<column name="sub_ln111_fu_452_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln112_fu_490_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln40_fu_293_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln65_fu_358_p2">-, 0, 0, 27, 20, 20</column>
<column name="icmp_ln108_fu_367_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln109_fu_391_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln38_fu_248_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln63_fu_303_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="select_ln108_1_fu_405_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln108_fu_397_p3">select, 0, 0, 10, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">87, 18, 1, 18</column>
<column name="grp_fu_622_ce">14, 3, 1, 3</column>
<column name="grp_fu_622_opcode">14, 3, 5, 15</column>
<column name="grp_fu_622_p0">14, 3, 32, 96</column>
<column name="grp_fu_622_p1">14, 3, 32, 96</column>
<column name="grp_fu_626_ce">14, 3, 1, 3</column>
<column name="grp_fu_626_opcode">14, 3, 5, 15</column>
<column name="grp_fu_626_p0">14, 3, 32, 96</column>
<column name="grp_fu_626_p1">14, 3, 32, 96</column>
<column name="grp_fu_630_ce">14, 3, 1, 3</column>
<column name="grp_fu_630_opcode">14, 3, 5, 15</column>
<column name="grp_fu_630_p0">14, 3, 32, 96</column>
<column name="grp_fu_630_p1">14, 3, 32, 96</column>
<column name="grp_fu_634_ce">14, 3, 1, 3</column>
<column name="grp_fu_634_p0">14, 3, 32, 96</column>
<column name="grp_fu_634_p1">14, 3, 32, 96</column>
<column name="grp_fu_638_ce">14, 3, 1, 3</column>
<column name="grp_fu_638_p0">14, 3, 32, 96</column>
<column name="grp_fu_638_p1">14, 3, 32, 96</column>
<column name="grp_fu_642_ce">14, 3, 1, 3</column>
<column name="grp_fu_642_p0">14, 3, 32, 96</column>
<column name="grp_fu_642_p1">14, 3, 32, 96</column>
<column name="i1_fu_112">9, 2, 10, 20</column>
<column name="i4_fu_120">9, 2, 4, 8</column>
<column name="i_fu_88">9, 2, 4, 8</column>
<column name="indvar_flatten30_fu_124">9, 2, 14, 28</column>
<column name="j4_fu_116">9, 2, 10, 20</column>
<column name="max_W_address0">31, 6, 10, 60</column>
<column name="max_W_ce0">31, 6, 1, 6</column>
<column name="max_W_d0">14, 3, 32, 96</column>
<column name="max_W_we0">14, 3, 1, 3</column>
<column name="max_inp_address0">31, 6, 4, 24</column>
<column name="max_inp_ce0">31, 6, 1, 6</column>
<column name="max_inp_d0">14, 3, 32, 96</column>
<column name="max_inp_we0">14, 3, 1, 3</column>
<column name="q_W_V_address0">14, 3, 20, 60</column>
<column name="q_W_V_ce0">14, 3, 1, 3</column>
<column name="q_W_V_we0">9, 2, 1, 2</column>
<column name="q_inp_V_address0">14, 3, 14, 42</column>
<column name="q_inp_V_ce0">14, 3, 1, 3</column>
<column name="q_inp_V_we0">9, 2, 1, 2</column>
<column name="q_outp_address0">25, 5, 14, 70</column>
<column name="q_outp_ce0">25, 5, 1, 5</column>
<column name="q_outp_d0">14, 3, 32, 96</column>
<column name="q_outp_we0">14, 3, 1, 3</column>
<column name="v552_address0">14, 3, 14, 42</column>
<column name="v552_ce0">14, 3, 1, 3</column>
<column name="v553_address0">14, 3, 20, 60</column>
<column name="v553_ce0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="empty_415_reg_602">14, 0, 14, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_1_reg_535">10, 0, 10, 0</column>
<column name="i1_fu_112">10, 0, 10, 0</column>
<column name="i4_fu_120">4, 0, 4, 0</column>
<column name="i_1_reg_503">4, 0, 4, 0</column>
<column name="i_fu_88">4, 0, 4, 0</column>
<column name="indvar_flatten30_fu_124">14, 0, 14, 0</column>
<column name="j4_fu_116">10, 0, 10, 0</column>
<column name="max_W_load_reg_576">32, 0, 32, 0</column>
<column name="max_inp_load_reg_525">32, 0, 32, 0</column>
<column name="q_outp_load_reg_617">32, 0, 32, 0</column>
<column name="select_ln108_1_reg_591">4, 0, 4, 0</column>
<column name="select_ln108_reg_584">10, 0, 10, 0</column>
<column name="sub_ln111_reg_597">6, 0, 14, 8</column>
<column name="sub_ln112_reg_612">12, 0, 20, 8</column>
<column name="sub_ln40_reg_530">6, 0, 14, 8</column>
<column name="sub_ln65_reg_571">12, 0, 20, 8</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="v552_address0">out, 14, ap_memory, v552, array</column>
<column name="v552_ce0">out, 1, ap_memory, v552, array</column>
<column name="v552_q0">in, 32, ap_memory, v552, array</column>
<column name="v553_address0">out, 20, ap_memory, v553, array</column>
<column name="v553_ce0">out, 1, ap_memory, v553, array</column>
<column name="v553_q0">in, 32, ap_memory, v553, array</column>
<column name="v554_address0">out, 10, ap_memory, v554, array</column>
<column name="v554_ce0">out, 1, ap_memory, v554, array</column>
<column name="v554_q0">in, 32, ap_memory, v554, array</column>
<column name="v3_address0">out, 14, ap_memory, v3, array</column>
<column name="v3_ce0">out, 1, ap_memory, v3, array</column>
<column name="v3_we0">out, 1, ap_memory, v3, array</column>
<column name="v3_d0">out, 32, ap_memory, v3, array</column>
</table>
</item>
</section>
</profile>
