// Seed: 3289553778
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7
    , id_12,
    input wand id_8,
    output supply1 id_9,
    output wand id_10
);
  assign id_10 = id_8 && id_12;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1
    , id_12,
    input logic id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output wor id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10
);
  always @(negedge 1'b0)
    if (1) id_12 <= "";
    else id_12 <= id_2;
  wire id_13;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_5,
      id_1,
      id_9,
      id_9,
      id_9,
      id_6,
      id_8,
      id_10
  );
  assign modCall_1.id_3 = 0;
  integer id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20, id_21, id_22;
endmodule
