#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60a817eec5b0 .scope module, "SPI_Interface" "SPI_Interface" 2 5;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "MS_MODE";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "READ";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 8 "CONTROL";
    .port_info 6 /OUTPUT 8 "STATUS";
    .port_info 7 /INPUT 8 "INCOMING_DATA";
    .port_info 8 /OUTPUT 8 "OUTCOMING_DATA";
    .port_info 9 /INPUT 1 "MISO";
    .port_info 10 /OUTPUT 1 "MOSI";
    .port_info 11 /INOUT 1 "CS";
    .port_info 12 /INOUT 1 "S_CLK";
o0x7f305c898368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f305c4d0408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60a817f43380 .functor XNOR 1, o0x7f305c898368, L_0x7f305c4d0408, C4<0>, C4<0>;
o0x7f305c89d8b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x60a817f435a0 .functor BUFZ 8, o0x7f305c89d8b8, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7f305c89d8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60a817f436d0 .functor XNOR 1, o0x7f305c89d8e8, L_0x7f305c4d0408, C4<0>, C4<0>;
L_0x60a817f43840 .functor NOT 1, L_0x60a817f437a0, C4<0>, C4<0>, C4<0>;
o0x7f305c898218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60a817f43930 .functor AND 1, o0x7f305c898218, L_0x60a817f43840, C4<1>, C4<1>;
v0x60a817f227d0_0 .net "CLK", 0 0, o0x7f305c898218;  0 drivers
o0x7f305c894708 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f22890_0 .net "CLR", 0 0, o0x7f305c894708;  0 drivers
o0x7f305c898248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x60a817f22a40_0 .net "CONTROL", 7 0, o0x7f305c898248;  0 drivers
o0x7f305c89d858 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f22ae0_0 .net "CS", 0 0, o0x7f305c89d858;  0 drivers
v0x60a817f22b80_0 .net "HIGH", 0 0, L_0x7f305c4d0408;  1 drivers
v0x60a817f22c70_0 .net "INCOMING_DATA", 7 0, o0x7f305c89d8b8;  0 drivers
L_0x7f305c4d03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60a817f22d50_0 .net "LOW", 0 0, L_0x7f305c4d03c0;  1 drivers
o0x7f305c898c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f22df0_0 .net "MISO", 0 0, o0x7f305c898c08;  0 drivers
v0x60a817f22e90_0 .net "MOSI", 0 0, L_0x60a817f3a910;  1 drivers
v0x60a817f22fc0_0 .net "MS_MODE", 0 0, o0x7f305c89d8e8;  0 drivers
v0x60a817f23060_0 .net "OUTCOMING_DATA", 7 0, L_0x60a817f433f0;  1 drivers
v0x60a817f23140_0 .net "RE", 0 0, v0x60a817f09730_0;  1 drivers
v0x60a817f231e0_0 .net "READ", 0 0, o0x7f305c898368;  0 drivers
v0x60a817f23280_0 .net "RECEIVER_BUFFER_DATA_I", 7 0, L_0x60a817f42340;  1 drivers
v0x60a817f23320_0 .net "RECEIVER_BUFFER_DATA_O", 7 0, L_0x60a817f33420;  1 drivers
v0x60a817f233e0_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x60a817f098b0_0;  1 drivers
o0x7f305c894828 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f234b0_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, o0x7f305c894828;  0 drivers
v0x60a817f23660_0 .net "RECEIVER_CLK", 0 0, L_0x60a817f42c70;  1 drivers
v0x60a817f23700_0 .net "RECEIVER_CLR", 0 0, L_0x60a817f42ce0;  1 drivers
v0x60a817f237a0_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x60a817f41d10;  1 drivers
v0x60a817f23890_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x60a817f41f90;  1 drivers
v0x60a817f23930_0 .net "RECEIVER_READ", 0 0, v0x60a817f09c50_0;  1 drivers
v0x60a817f23a20_0 .net "SENDER_BUFFER_DATA_I", 7 0, L_0x60a817f435a0;  1 drivers
v0x60a817f23ac0_0 .net "SENDER_BUFFER_DATA_O", 7 0, L_0x60a817f2c200;  1 drivers
v0x60a817f23b60_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x60a817f09d10_0;  1 drivers
v0x60a817f23c00_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x60a817f42f60;  1 drivers
v0x60a817f23d30_0 .net "SENDER_CLK", 0 0, L_0x60a817f42930;  1 drivers
v0x60a817f23dd0_0 .net "SENDER_CLR", 0 0, L_0x60a817f429f0;  1 drivers
v0x60a817f23e70_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x60a817f3aaa0;  1 drivers
o0x7f305c89d5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f23f10_0 .net "SENDER_FULL_STATE", 0 0, o0x7f305c89d5b8;  0 drivers
v0x60a817f23fb0_0 .net "SENDER_REG_FULL", 0 0, L_0x60a817f3ad10;  1 drivers
v0x60a817f24050_0 .net "SENDER_WRITE", 0 0, v0x60a817f0a170_0;  1 drivers
v0x60a817f240f0_0 .net "STATUS", 7 0, L_0x60a817f424c0;  1 drivers
o0x7f305c89d618 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f243d0_0 .net "S_CLK", 0 0, o0x7f305c89d618;  0 drivers
v0x60a817f244a0_0 .net "S_LCK", 0 0, L_0x60a817f43a30;  1 drivers
v0x60a817f24540_0 .net "TE", 0 0, v0x60a817f0a3d0_0;  1 drivers
o0x7f305c898638 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f24630_0 .net "WRITE", 0 0, o0x7f305c898638;  0 drivers
v0x60a817f246d0_0 .net *"_ivl_0", 0 0, L_0x60a817f43380;  1 drivers
v0x60a817f24770_0 .net *"_ivl_11", 0 0, L_0x60a817f437a0;  1 drivers
v0x60a817f24810_0 .net *"_ivl_12", 0 0, L_0x60a817f43840;  1 drivers
v0x60a817f248b0_0 .net *"_ivl_14", 0 0, L_0x60a817f43930;  1 drivers
o0x7f305c89da38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x60a817f24990_0 name=_ivl_2
v0x60a817f24a70_0 .net *"_ivl_8", 0 0, L_0x60a817f436d0;  1 drivers
L_0x60a817f433f0 .functor MUXZ 8, o0x7f305c89da38, L_0x60a817f33420, L_0x60a817f43380, C4<>;
L_0x60a817f437a0 .part o0x7f305c898248, 7, 1;
L_0x60a817f43a30 .functor MUXZ 1, o0x7f305c89d618, L_0x60a817f43930, L_0x60a817f436d0, C4<>;
S_0x60a817ee53b0 .scope module, "RECEIVER_BUFFER" "SHIFT_REGISTER_8BIT" 2 56, 3 4 0, S_0x60a817eec5b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x60a817efe740_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817efe800_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817efe8c0_0 .net "P_DATA_IN", 7 0, L_0x60a817f42340;  alias, 1 drivers
v0x60a817efe960_0 .net "P_DATA_OUT", 7 0, L_0x60a817f33420;  alias, 1 drivers
v0x60a817efea40_0 .net "SH_LD", 0 0, o0x7f305c894828;  alias, 0 drivers
o0x7f305c894078 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817efeb80_0 .net "S_DATA_IN", 0 0, o0x7f305c894078;  0 drivers
L_0x60a817f2fa60 .part L_0x60a817f42340, 4, 4;
L_0x60a817f33240 .part L_0x60a817f42340, 0, 4;
L_0x60a817f33330 .part L_0x60a817f33420, 4, 1;
L_0x60a817f33420 .concat8 [ 4 4 0 0], L_0x60a817f30260, L_0x60a817f2c960;
S_0x60a817ee5c00 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x60a817ee53b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f2cfe0 .functor NOT 1, o0x7f305c894828, C4<0>, C4<0>, C4<0>;
L_0x60a817f2d080 .functor NOT 1, o0x7f305c894708, C4<0>, C4<0>, C4<0>;
L_0x60a817f2d120 .functor AND 1, L_0x60a817f2cfe0, L_0x60a817f2d1c0, C4<1>, C4<1>;
L_0x60a817f2d260 .functor NOR 1, o0x7f305c894828, L_0x60a817f2d360, C4<0>, C4<0>;
L_0x60a817f2cf70 .functor AND 1, L_0x60a817f2cfe0, L_0x60a817f2d480, C4<1>, C4<1>;
L_0x60a817f2d570 .functor NOR 1, o0x7f305c894828, L_0x60a817f2d650, C4<0>, C4<0>;
L_0x60a817f2d860 .functor AND 1, L_0x60a817f2cfe0, L_0x60a817f2d960, C4<1>, C4<1>;
L_0x60a817f2da00 .functor NOR 1, o0x7f305c894828, L_0x60a817f2daf0, C4<0>, C4<0>;
L_0x60a817f2ddf0 .functor AND 1, L_0x60a817f2cfe0, L_0x60a817f2deb0, C4<1>, C4<1>;
L_0x60a817f2e140 .functor NOR 1, o0x7f305c894828, L_0x60a817f2e260, C4<0>, C4<0>;
L_0x60a817f2e4d0 .functor AND 1, L_0x60a817f2e590, L_0x60a817f2d080, C4<1>, C4<1>;
L_0x60a817f2e6d0 .functor OR 1, L_0x60a817f2e7b0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2e9c0 .functor AND 1, L_0x60a817f2ea30, L_0x60a817f2d080, C4<1>, C4<1>;
L_0x60a817f2eb20 .functor OR 1, L_0x60a817f2ec10, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2e740 .functor AND 1, L_0x60a817f2ede0, L_0x60a817f2d080, C4<1>, C4<1>;
L_0x60a817f2ee80 .functor OR 1, L_0x60a817f2ef80, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2f250 .functor AND 1, L_0x60a817f2f310, L_0x60a817f2d080, C4<1>, C4<1>;
L_0x60a817f2f690 .functor OR 1, L_0x60a817f2f7f0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2f9f0 .functor BUFZ 4, L_0x60a817f2fa60, C4<0000>, C4<0000>, C4<0000>;
v0x60a817ef7330_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817ef7480_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817ef7540_0 .net "D_CLR", 3 0, L_0x60a817f2f500;  1 drivers
v0x60a817ef7600_0 .net "D_DATA", 3 0, L_0x60a817f2f9f0;  1 drivers
v0x60a817ef76e0_0 .net "D_PRE", 3 0, L_0x60a817f2f110;  1 drivers
v0x60a817ef77c0_0 .net "P_DATA_IN", 3 0, L_0x60a817f2fa60;  1 drivers
v0x60a817ef78a0_0 .net "P_DATA_OUT", 3 0, L_0x60a817f2c960;  1 drivers
v0x60a817ef7980_0 .net "SH_LD", 0 0, o0x7f305c894828;  alias, 0 drivers
v0x60a817ef7a40_0 .net "S_CLR", 3 0, L_0x60a817f2db90;  1 drivers
v0x60a817ef7bb0_0 .net "S_DATA_IN", 0 0, o0x7f305c894078;  alias, 0 drivers
v0x60a817ef7c50_0 .net "S_PRE", 3 0, L_0x60a817f2dc30;  1 drivers
v0x60a817ef7d10_0 .net *"_ivl_101", 0 0, L_0x60a817f2ee80;  1 drivers
v0x60a817ef7df0_0 .net *"_ivl_104", 0 0, L_0x60a817f2ef80;  1 drivers
v0x60a817ef7ed0_0 .net *"_ivl_106", 0 0, L_0x60a817f2f250;  1 drivers
v0x60a817ef7fb0_0 .net *"_ivl_110", 0 0, L_0x60a817f2f310;  1 drivers
v0x60a817ef8090_0 .net *"_ivl_112", 0 0, L_0x60a817f2f690;  1 drivers
v0x60a817ef8170_0 .net *"_ivl_116", 0 0, L_0x60a817f2f7f0;  1 drivers
v0x60a817ef8250_0 .net *"_ivl_34", 0 0, L_0x60a817f2d120;  1 drivers
v0x60a817ef8330_0 .net *"_ivl_37", 0 0, L_0x60a817f2d1c0;  1 drivers
v0x60a817ef8410_0 .net *"_ivl_39", 0 0, L_0x60a817f2d260;  1 drivers
v0x60a817ef84f0_0 .net *"_ivl_42", 0 0, L_0x60a817f2d360;  1 drivers
v0x60a817ef85d0_0 .net *"_ivl_44", 0 0, L_0x60a817f2cf70;  1 drivers
v0x60a817ef86b0_0 .net *"_ivl_47", 0 0, L_0x60a817f2d480;  1 drivers
v0x60a817ef8790_0 .net *"_ivl_49", 0 0, L_0x60a817f2d570;  1 drivers
v0x60a817ef8870_0 .net *"_ivl_52", 0 0, L_0x60a817f2d650;  1 drivers
v0x60a817ef8950_0 .net *"_ivl_54", 0 0, L_0x60a817f2d860;  1 drivers
v0x60a817ef8a30_0 .net *"_ivl_57", 0 0, L_0x60a817f2d960;  1 drivers
v0x60a817ef8b10_0 .net *"_ivl_59", 0 0, L_0x60a817f2da00;  1 drivers
v0x60a817ef8bf0_0 .net *"_ivl_62", 0 0, L_0x60a817f2daf0;  1 drivers
v0x60a817ef8cd0_0 .net *"_ivl_64", 0 0, L_0x60a817f2ddf0;  1 drivers
v0x60a817ef8db0_0 .net *"_ivl_68", 0 0, L_0x60a817f2deb0;  1 drivers
v0x60a817ef8e90_0 .net *"_ivl_70", 0 0, L_0x60a817f2e140;  1 drivers
v0x60a817ef8f70_0 .net *"_ivl_74", 0 0, L_0x60a817f2e260;  1 drivers
v0x60a817ef9260_0 .net *"_ivl_76", 0 0, L_0x60a817f2e4d0;  1 drivers
v0x60a817ef9340_0 .net *"_ivl_79", 0 0, L_0x60a817f2e590;  1 drivers
v0x60a817ef9420_0 .net *"_ivl_81", 0 0, L_0x60a817f2e6d0;  1 drivers
v0x60a817ef9500_0 .net *"_ivl_84", 0 0, L_0x60a817f2e7b0;  1 drivers
v0x60a817ef95e0_0 .net *"_ivl_86", 0 0, L_0x60a817f2e9c0;  1 drivers
v0x60a817ef96c0_0 .net *"_ivl_89", 0 0, L_0x60a817f2ea30;  1 drivers
v0x60a817ef97a0_0 .net *"_ivl_91", 0 0, L_0x60a817f2eb20;  1 drivers
v0x60a817ef9880_0 .net *"_ivl_94", 0 0, L_0x60a817f2ec10;  1 drivers
v0x60a817ef9960_0 .net *"_ivl_96", 0 0, L_0x60a817f2e740;  1 drivers
v0x60a817ef9a40_0 .net *"_ivl_99", 0 0, L_0x60a817f2ede0;  1 drivers
v0x60a817ef9b20_0 .net "notCLR", 0 0, L_0x60a817f2d080;  1 drivers
v0x60a817ef9be0_0 .net "notSH_LD", 0 0, L_0x60a817f2cfe0;  1 drivers
L_0x60a817f2c2d0 .part L_0x60a817f2f500, 0, 1;
L_0x60a817f2c370 .part L_0x60a817f2f110, 0, 1;
L_0x60a817f2c410 .part L_0x60a817f2c960, 3, 1;
L_0x60a817f2c4b0 .part L_0x60a817f2f500, 1, 1;
L_0x60a817f2c5b0 .part L_0x60a817f2f110, 1, 1;
L_0x60a817f2c6a0 .part L_0x60a817f2c960, 2, 1;
L_0x60a817f2c7d0 .part L_0x60a817f2f500, 2, 1;
L_0x60a817f2c870 .part L_0x60a817f2f110, 2, 1;
L_0x60a817f2c960 .concat8 [ 1 1 1 1], v0x60a817ef7180_0, v0x60a817ef6aa0_0, v0x60a817ef63c0_0, v0x60a817edbb40_0;
L_0x60a817f2caf0 .part L_0x60a817f2c960, 1, 1;
L_0x60a817f2ccb0 .part L_0x60a817f2f500, 3, 1;
L_0x60a817f2ce10 .part L_0x60a817f2f110, 3, 1;
L_0x60a817f2d1c0 .part L_0x60a817f2f9f0, 3, 1;
L_0x60a817f2d360 .part L_0x60a817f2f9f0, 3, 1;
L_0x60a817f2d480 .part L_0x60a817f2f9f0, 2, 1;
L_0x60a817f2d650 .part L_0x60a817f2f9f0, 2, 1;
L_0x60a817f2d960 .part L_0x60a817f2f9f0, 1, 1;
L_0x60a817f2daf0 .part L_0x60a817f2f9f0, 1, 1;
L_0x60a817f2dc30 .concat8 [ 1 1 1 1], L_0x60a817f2d120, L_0x60a817f2cf70, L_0x60a817f2d860, L_0x60a817f2ddf0;
L_0x60a817f2deb0 .part L_0x60a817f2f9f0, 0, 1;
L_0x60a817f2db90 .concat8 [ 1 1 1 1], L_0x60a817f2d260, L_0x60a817f2d570, L_0x60a817f2da00, L_0x60a817f2e140;
L_0x60a817f2e260 .part L_0x60a817f2f9f0, 0, 1;
L_0x60a817f2e590 .part L_0x60a817f2dc30, 0, 1;
L_0x60a817f2e7b0 .part L_0x60a817f2db90, 0, 1;
L_0x60a817f2ea30 .part L_0x60a817f2dc30, 1, 1;
L_0x60a817f2ec10 .part L_0x60a817f2db90, 1, 1;
L_0x60a817f2ede0 .part L_0x60a817f2dc30, 2, 1;
L_0x60a817f2ef80 .part L_0x60a817f2db90, 2, 1;
L_0x60a817f2f110 .concat8 [ 1 1 1 1], L_0x60a817f2e4d0, L_0x60a817f2e9c0, L_0x60a817f2e740, L_0x60a817f2f250;
L_0x60a817f2f310 .part L_0x60a817f2dc30, 3, 1;
L_0x60a817f2f500 .concat8 [ 1 1 1 1], L_0x60a817f2e6d0, L_0x60a817f2eb20, L_0x60a817f2ee80, L_0x60a817f2f690;
L_0x60a817f2f7f0 .part L_0x60a817f2db90, 3, 1;
S_0x60a817ee5f80 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817ee5c00;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817ee2ea0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817eebf30_0 .net "CLR", 0 0, L_0x60a817f2c2d0;  1 drivers
v0x60a817ee4400_0 .net "DATA", 0 0, o0x7f305c894078;  alias, 0 drivers
v0x60a817ede3e0_0 .net "PRE", 0 0, L_0x60a817f2c370;  1 drivers
v0x60a817edbb40_0 .var "Q", 0 0;
E_0x60a817e10720 .event edge, v0x60a817ede3e0_0, v0x60a817eebf30_0, v0x60a817ee2ea0_0;
S_0x60a817ee6330 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817ee5c00;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817ef6100_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817ef61c0_0 .net "CLR", 0 0, L_0x60a817f2c4b0;  1 drivers
v0x60a817ef6260_0 .net "DATA", 0 0, L_0x60a817f2c410;  1 drivers
v0x60a817ef6300_0 .net "PRE", 0 0, L_0x60a817f2c5b0;  1 drivers
v0x60a817ef63c0_0 .var "Q", 0 0;
E_0x60a817e07cf0 .event edge, v0x60a817ef6300_0, v0x60a817ef61c0_0, v0x60a817ee2ea0_0;
S_0x60a817ef6570 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817ee5c00;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817ef6770_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817ef6880_0 .net "CLR", 0 0, L_0x60a817f2c7d0;  1 drivers
v0x60a817ef6940_0 .net "DATA", 0 0, L_0x60a817f2c6a0;  1 drivers
v0x60a817ef69e0_0 .net "PRE", 0 0, L_0x60a817f2c870;  1 drivers
v0x60a817ef6aa0_0 .var "Q", 0 0;
E_0x60a817e05cd0 .event edge, v0x60a817ef69e0_0, v0x60a817ef6880_0, v0x60a817ee2ea0_0;
S_0x60a817ef6c50 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817ee5c00;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817ef6e70_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817ef6f30_0 .net "CLR", 0 0, L_0x60a817f2ccb0;  1 drivers
v0x60a817ef6ff0_0 .net "DATA", 0 0, L_0x60a817f2caf0;  1 drivers
v0x60a817ef70c0_0 .net "PRE", 0 0, L_0x60a817f2ce10;  1 drivers
v0x60a817ef7180_0 .var "Q", 0 0;
E_0x60a817dd60f0 .event edge, v0x60a817ef70c0_0, v0x60a817ef6f30_0, v0x60a817ee2ea0_0;
S_0x60a817ef9da0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x60a817ee53b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f30850 .functor NOT 1, o0x7f305c894828, C4<0>, C4<0>, C4<0>;
L_0x60a817f308f0 .functor NOT 1, o0x7f305c894708, C4<0>, C4<0>, C4<0>;
L_0x60a817f30990 .functor AND 1, L_0x60a817f30850, L_0x60a817f30a30, C4<1>, C4<1>;
L_0x60a817f30ad0 .functor NOR 1, o0x7f305c894828, L_0x60a817f30bd0, C4<0>, C4<0>;
L_0x60a817f307e0 .functor AND 1, L_0x60a817f30850, L_0x60a817f30cf0, C4<1>, C4<1>;
L_0x60a817f30de0 .functor NOR 1, o0x7f305c894828, L_0x60a817f30ec0, C4<0>, C4<0>;
L_0x60a817f310d0 .functor AND 1, L_0x60a817f30850, L_0x60a817f311d0, C4<1>, C4<1>;
L_0x60a817f31270 .functor NOR 1, o0x7f305c894828, L_0x60a817f31360, C4<0>, C4<0>;
L_0x60a817f31660 .functor AND 1, L_0x60a817f30850, L_0x60a817f31720, C4<1>, C4<1>;
L_0x60a817f319b0 .functor NOR 1, o0x7f305c894828, L_0x60a817f31a70, C4<0>, C4<0>;
L_0x60a817f31ce0 .functor AND 1, L_0x60a817f31da0, L_0x60a817f308f0, C4<1>, C4<1>;
L_0x60a817f31ee0 .functor OR 1, L_0x60a817f31fc0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f321d0 .functor AND 1, L_0x60a817f32240, L_0x60a817f308f0, C4<1>, C4<1>;
L_0x60a817f32330 .functor OR 1, L_0x60a817f32420, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f31f50 .functor AND 1, L_0x60a817f325f0, L_0x60a817f308f0, C4<1>, C4<1>;
L_0x60a817f32690 .functor OR 1, L_0x60a817f32790, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f32af0 .functor AND 1, L_0x60a817f32bb0, L_0x60a817f308f0, C4<1>, C4<1>;
L_0x60a817f32f30 .functor OR 1, L_0x60a817f33090, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f323a0 .functor BUFZ 4, L_0x60a817f33240, C4<0000>, C4<0000>, C4<0000>;
v0x60a817efbcb0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817efbd70_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817efbe30_0 .net "D_CLR", 3 0, L_0x60a817f32da0;  1 drivers
v0x60a817efbf00_0 .net "D_DATA", 3 0, L_0x60a817f323a0;  1 drivers
v0x60a817efbfc0_0 .net "D_PRE", 3 0, L_0x60a817f329b0;  1 drivers
v0x60a817efc0f0_0 .net "P_DATA_IN", 3 0, L_0x60a817f33240;  1 drivers
v0x60a817efc1d0_0 .net "P_DATA_OUT", 3 0, L_0x60a817f30260;  1 drivers
v0x60a817efc2b0_0 .net "SH_LD", 0 0, o0x7f305c894828;  alias, 0 drivers
v0x60a817efc350_0 .net "S_CLR", 3 0, L_0x60a817f31400;  1 drivers
v0x60a817efc410_0 .net "S_DATA_IN", 0 0, L_0x60a817f33330;  1 drivers
v0x60a817efc4e0_0 .net "S_PRE", 3 0, L_0x60a817f314a0;  1 drivers
v0x60a817efc5a0_0 .net *"_ivl_101", 0 0, L_0x60a817f32690;  1 drivers
v0x60a817efc680_0 .net *"_ivl_104", 0 0, L_0x60a817f32790;  1 drivers
v0x60a817efc760_0 .net *"_ivl_106", 0 0, L_0x60a817f32af0;  1 drivers
v0x60a817efc840_0 .net *"_ivl_110", 0 0, L_0x60a817f32bb0;  1 drivers
v0x60a817efc920_0 .net *"_ivl_112", 0 0, L_0x60a817f32f30;  1 drivers
v0x60a817efca00_0 .net *"_ivl_116", 0 0, L_0x60a817f33090;  1 drivers
v0x60a817efcbf0_0 .net *"_ivl_34", 0 0, L_0x60a817f30990;  1 drivers
v0x60a817efccd0_0 .net *"_ivl_37", 0 0, L_0x60a817f30a30;  1 drivers
v0x60a817efcdb0_0 .net *"_ivl_39", 0 0, L_0x60a817f30ad0;  1 drivers
v0x60a817efce90_0 .net *"_ivl_42", 0 0, L_0x60a817f30bd0;  1 drivers
v0x60a817efcf70_0 .net *"_ivl_44", 0 0, L_0x60a817f307e0;  1 drivers
v0x60a817efd050_0 .net *"_ivl_47", 0 0, L_0x60a817f30cf0;  1 drivers
v0x60a817efd130_0 .net *"_ivl_49", 0 0, L_0x60a817f30de0;  1 drivers
v0x60a817efd210_0 .net *"_ivl_52", 0 0, L_0x60a817f30ec0;  1 drivers
v0x60a817efd2f0_0 .net *"_ivl_54", 0 0, L_0x60a817f310d0;  1 drivers
v0x60a817efd3d0_0 .net *"_ivl_57", 0 0, L_0x60a817f311d0;  1 drivers
v0x60a817efd4b0_0 .net *"_ivl_59", 0 0, L_0x60a817f31270;  1 drivers
v0x60a817efd590_0 .net *"_ivl_62", 0 0, L_0x60a817f31360;  1 drivers
v0x60a817efd670_0 .net *"_ivl_64", 0 0, L_0x60a817f31660;  1 drivers
v0x60a817efd750_0 .net *"_ivl_68", 0 0, L_0x60a817f31720;  1 drivers
v0x60a817efd830_0 .net *"_ivl_70", 0 0, L_0x60a817f319b0;  1 drivers
v0x60a817efd910_0 .net *"_ivl_74", 0 0, L_0x60a817f31a70;  1 drivers
v0x60a817efdc00_0 .net *"_ivl_76", 0 0, L_0x60a817f31ce0;  1 drivers
v0x60a817efdce0_0 .net *"_ivl_79", 0 0, L_0x60a817f31da0;  1 drivers
v0x60a817efddc0_0 .net *"_ivl_81", 0 0, L_0x60a817f31ee0;  1 drivers
v0x60a817efdea0_0 .net *"_ivl_84", 0 0, L_0x60a817f31fc0;  1 drivers
v0x60a817efdf80_0 .net *"_ivl_86", 0 0, L_0x60a817f321d0;  1 drivers
v0x60a817efe060_0 .net *"_ivl_89", 0 0, L_0x60a817f32240;  1 drivers
v0x60a817efe140_0 .net *"_ivl_91", 0 0, L_0x60a817f32330;  1 drivers
v0x60a817efe220_0 .net *"_ivl_94", 0 0, L_0x60a817f32420;  1 drivers
v0x60a817efe300_0 .net *"_ivl_96", 0 0, L_0x60a817f31f50;  1 drivers
v0x60a817efe3e0_0 .net *"_ivl_99", 0 0, L_0x60a817f325f0;  1 drivers
v0x60a817efe4c0_0 .net "notCLR", 0 0, L_0x60a817f308f0;  1 drivers
v0x60a817efe580_0 .net "notSH_LD", 0 0, L_0x60a817f30850;  1 drivers
L_0x60a817f2fb50 .part L_0x60a817f32da0, 0, 1;
L_0x60a817f2fbf0 .part L_0x60a817f329b0, 0, 1;
L_0x60a817f2fc90 .part L_0x60a817f30260, 3, 1;
L_0x60a817f2fd60 .part L_0x60a817f32da0, 1, 1;
L_0x60a817f2feb0 .part L_0x60a817f329b0, 1, 1;
L_0x60a817f2ffa0 .part L_0x60a817f30260, 2, 1;
L_0x60a817f300d0 .part L_0x60a817f32da0, 2, 1;
L_0x60a817f30170 .part L_0x60a817f329b0, 2, 1;
L_0x60a817f30260 .concat8 [ 1 1 1 1], v0x60a817efbb00_0, v0x60a817efb3e0_0, v0x60a817efacb0_0, v0x60a817efa590_0;
L_0x60a817f303f0 .part L_0x60a817f30260, 1, 1;
L_0x60a817f30520 .part L_0x60a817f32da0, 3, 1;
L_0x60a817f30680 .part L_0x60a817f329b0, 3, 1;
L_0x60a817f30a30 .part L_0x60a817f323a0, 3, 1;
L_0x60a817f30bd0 .part L_0x60a817f323a0, 3, 1;
L_0x60a817f30cf0 .part L_0x60a817f323a0, 2, 1;
L_0x60a817f30ec0 .part L_0x60a817f323a0, 2, 1;
L_0x60a817f311d0 .part L_0x60a817f323a0, 1, 1;
L_0x60a817f31360 .part L_0x60a817f323a0, 1, 1;
L_0x60a817f314a0 .concat8 [ 1 1 1 1], L_0x60a817f30990, L_0x60a817f307e0, L_0x60a817f310d0, L_0x60a817f31660;
L_0x60a817f31720 .part L_0x60a817f323a0, 0, 1;
L_0x60a817f31400 .concat8 [ 1 1 1 1], L_0x60a817f30ad0, L_0x60a817f30de0, L_0x60a817f31270, L_0x60a817f319b0;
L_0x60a817f31a70 .part L_0x60a817f323a0, 0, 1;
L_0x60a817f31da0 .part L_0x60a817f314a0, 0, 1;
L_0x60a817f31fc0 .part L_0x60a817f31400, 0, 1;
L_0x60a817f32240 .part L_0x60a817f314a0, 1, 1;
L_0x60a817f32420 .part L_0x60a817f31400, 1, 1;
L_0x60a817f325f0 .part L_0x60a817f314a0, 2, 1;
L_0x60a817f32790 .part L_0x60a817f31400, 2, 1;
L_0x60a817f329b0 .concat8 [ 1 1 1 1], L_0x60a817f31ce0, L_0x60a817f321d0, L_0x60a817f31f50, L_0x60a817f32af0;
L_0x60a817f32bb0 .part L_0x60a817f314a0, 3, 1;
L_0x60a817f32da0 .concat8 [ 1 1 1 1], L_0x60a817f31ee0, L_0x60a817f32330, L_0x60a817f32690, L_0x60a817f32f30;
L_0x60a817f33090 .part L_0x60a817f31400, 3, 1;
S_0x60a817ef9ff0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817ef9da0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817efa280_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817efa340_0 .net "CLR", 0 0, L_0x60a817f2fb50;  1 drivers
v0x60a817efa400_0 .net "DATA", 0 0, L_0x60a817f33330;  alias, 1 drivers
v0x60a817efa4d0_0 .net "PRE", 0 0, L_0x60a817f2fbf0;  1 drivers
v0x60a817efa590_0 .var "Q", 0 0;
E_0x60a817efa200 .event edge, v0x60a817efa4d0_0, v0x60a817efa340_0, v0x60a817ee2ea0_0;
S_0x60a817efa740 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817ef9da0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817efa9a0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817efaa60_0 .net "CLR", 0 0, L_0x60a817f2fd60;  1 drivers
v0x60a817efab20_0 .net "DATA", 0 0, L_0x60a817f2fc90;  1 drivers
v0x60a817efabf0_0 .net "PRE", 0 0, L_0x60a817f2feb0;  1 drivers
v0x60a817efacb0_0 .var "Q", 0 0;
E_0x60a817efa940 .event edge, v0x60a817efabf0_0, v0x60a817efaa60_0, v0x60a817ee2ea0_0;
S_0x60a817efae60 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817ef9da0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817efb0d0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817efb190_0 .net "CLR", 0 0, L_0x60a817f300d0;  1 drivers
v0x60a817efb250_0 .net "DATA", 0 0, L_0x60a817f2ffa0;  1 drivers
v0x60a817efb320_0 .net "PRE", 0 0, L_0x60a817f30170;  1 drivers
v0x60a817efb3e0_0 .var "Q", 0 0;
E_0x60a817efb070 .event edge, v0x60a817efb320_0, v0x60a817efb190_0, v0x60a817ee2ea0_0;
S_0x60a817efb590 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817ef9da0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817efb7f0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817efb8b0_0 .net "CLR", 0 0, L_0x60a817f30520;  1 drivers
v0x60a817efb970_0 .net "DATA", 0 0, L_0x60a817f303f0;  1 drivers
v0x60a817efba40_0 .net "PRE", 0 0, L_0x60a817f30680;  1 drivers
v0x60a817efbb00_0 .var "Q", 0 0;
E_0x60a817efb770 .event edge, v0x60a817efba40_0, v0x60a817efb8b0_0, v0x60a817ee2ea0_0;
S_0x60a817efed30 .scope module, "SENDER_BUFFER" "SHIFT_REGISTER_8BIT" 2 47, 3 4 0, S_0x60a817eec5b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x60a817f086a0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f08760_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817f08820_0 .net "P_DATA_IN", 7 0, L_0x60a817f435a0;  alias, 1 drivers
v0x60a817f088f0_0 .net "P_DATA_OUT", 7 0, L_0x60a817f2c200;  alias, 1 drivers
v0x60a817f089d0_0 .net "SH_LD", 0 0, L_0x60a817f42f60;  alias, 1 drivers
o0x7f305c896178 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f08ac0_0 .net "S_DATA_IN", 0 0, o0x7f305c896178;  0 drivers
L_0x60a817f284f0 .part L_0x60a817f435a0, 4, 4;
L_0x60a817f2c020 .part L_0x60a817f435a0, 0, 4;
L_0x60a817f2c110 .part L_0x60a817f2c200, 4, 1;
L_0x60a817f2c200 .concat8 [ 4 4 0 0], L_0x60a817f28d10, L_0x60a817f254d0;
S_0x60a817efefd0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x60a817efed30;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817ee1c30 .functor NOT 1, L_0x60a817f42f60, C4<0>, C4<0>, C4<0>;
L_0x60a817e1be20 .functor NOT 1, o0x7f305c894708, C4<0>, C4<0>, C4<0>;
L_0x60a817f25bb0 .functor AND 1, L_0x60a817ee1c30, L_0x60a817f25c50, C4<1>, C4<1>;
L_0x60a817f25cf0 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f25df0, C4<0>, C4<0>;
L_0x60a817f25ae0 .functor AND 1, L_0x60a817ee1c30, L_0x60a817f25f10, C4<1>, C4<1>;
L_0x60a817f26000 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f260e0, C4<0>, C4<0>;
L_0x60a817f262f0 .functor AND 1, L_0x60a817ee1c30, L_0x60a817f263f0, C4<1>, C4<1>;
L_0x60a817f26490 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f26580, C4<0>, C4<0>;
L_0x60a817f26880 .functor AND 1, L_0x60a817ee1c30, L_0x60a817f26940, C4<1>, C4<1>;
L_0x60a817f26bd0 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f26cf0, C4<0>, C4<0>;
L_0x60a817f26f60 .functor AND 1, L_0x60a817f27020, L_0x60a817e1be20, C4<1>, C4<1>;
L_0x60a817f27160 .functor OR 1, L_0x60a817f27240, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f27450 .functor AND 1, L_0x60a817f274c0, L_0x60a817e1be20, C4<1>, C4<1>;
L_0x60a817f275b0 .functor OR 1, L_0x60a817f276a0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f271d0 .functor AND 1, L_0x60a817f27870, L_0x60a817e1be20, C4<1>, C4<1>;
L_0x60a817f27910 .functor OR 1, L_0x60a817f27a10, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f27ce0 .functor AND 1, L_0x60a817f27da0, L_0x60a817e1be20, C4<1>, C4<1>;
L_0x60a817f28120 .functor OR 1, L_0x60a817f28280, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f28480 .functor BUFZ 4, L_0x60a817f284f0, C4<0000>, C4<0000>, C4<0000>;
v0x60a817f010e0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f011a0_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817f01260_0 .net "D_CLR", 3 0, L_0x60a817f27f90;  1 drivers
v0x60a817f01300_0 .net "D_DATA", 3 0, L_0x60a817f28480;  1 drivers
v0x60a817f013e0_0 .net "D_PRE", 3 0, L_0x60a817f27ba0;  1 drivers
v0x60a817f01510_0 .net "P_DATA_IN", 3 0, L_0x60a817f284f0;  1 drivers
v0x60a817f015f0_0 .net "P_DATA_OUT", 3 0, L_0x60a817f254d0;  1 drivers
v0x60a817f016d0_0 .net "SH_LD", 0 0, L_0x60a817f42f60;  alias, 1 drivers
v0x60a817f01790_0 .net "S_CLR", 3 0, L_0x60a817f26620;  1 drivers
v0x60a817f01870_0 .net "S_DATA_IN", 0 0, o0x7f305c896178;  alias, 0 drivers
v0x60a817f01910_0 .net "S_PRE", 3 0, L_0x60a817f266c0;  1 drivers
v0x60a817f019d0_0 .net *"_ivl_101", 0 0, L_0x60a817f27910;  1 drivers
v0x60a817f01ab0_0 .net *"_ivl_104", 0 0, L_0x60a817f27a10;  1 drivers
v0x60a817f01b90_0 .net *"_ivl_106", 0 0, L_0x60a817f27ce0;  1 drivers
v0x60a817f01c70_0 .net *"_ivl_110", 0 0, L_0x60a817f27da0;  1 drivers
v0x60a817f01d50_0 .net *"_ivl_112", 0 0, L_0x60a817f28120;  1 drivers
v0x60a817f01e30_0 .net *"_ivl_116", 0 0, L_0x60a817f28280;  1 drivers
v0x60a817f01f10_0 .net *"_ivl_34", 0 0, L_0x60a817f25bb0;  1 drivers
v0x60a817f01ff0_0 .net *"_ivl_37", 0 0, L_0x60a817f25c50;  1 drivers
v0x60a817f020d0_0 .net *"_ivl_39", 0 0, L_0x60a817f25cf0;  1 drivers
v0x60a817f021b0_0 .net *"_ivl_42", 0 0, L_0x60a817f25df0;  1 drivers
v0x60a817f02290_0 .net *"_ivl_44", 0 0, L_0x60a817f25ae0;  1 drivers
v0x60a817f02370_0 .net *"_ivl_47", 0 0, L_0x60a817f25f10;  1 drivers
v0x60a817f02450_0 .net *"_ivl_49", 0 0, L_0x60a817f26000;  1 drivers
v0x60a817f02530_0 .net *"_ivl_52", 0 0, L_0x60a817f260e0;  1 drivers
v0x60a817f02610_0 .net *"_ivl_54", 0 0, L_0x60a817f262f0;  1 drivers
v0x60a817f026f0_0 .net *"_ivl_57", 0 0, L_0x60a817f263f0;  1 drivers
v0x60a817f027d0_0 .net *"_ivl_59", 0 0, L_0x60a817f26490;  1 drivers
v0x60a817f028b0_0 .net *"_ivl_62", 0 0, L_0x60a817f26580;  1 drivers
v0x60a817f02990_0 .net *"_ivl_64", 0 0, L_0x60a817f26880;  1 drivers
v0x60a817f02a70_0 .net *"_ivl_68", 0 0, L_0x60a817f26940;  1 drivers
v0x60a817f02b50_0 .net *"_ivl_70", 0 0, L_0x60a817f26bd0;  1 drivers
v0x60a817f02c30_0 .net *"_ivl_74", 0 0, L_0x60a817f26cf0;  1 drivers
v0x60a817f02f20_0 .net *"_ivl_76", 0 0, L_0x60a817f26f60;  1 drivers
v0x60a817f03000_0 .net *"_ivl_79", 0 0, L_0x60a817f27020;  1 drivers
v0x60a817f030e0_0 .net *"_ivl_81", 0 0, L_0x60a817f27160;  1 drivers
v0x60a817f031c0_0 .net *"_ivl_84", 0 0, L_0x60a817f27240;  1 drivers
v0x60a817f032a0_0 .net *"_ivl_86", 0 0, L_0x60a817f27450;  1 drivers
v0x60a817f03380_0 .net *"_ivl_89", 0 0, L_0x60a817f274c0;  1 drivers
v0x60a817f03460_0 .net *"_ivl_91", 0 0, L_0x60a817f275b0;  1 drivers
v0x60a817f03540_0 .net *"_ivl_94", 0 0, L_0x60a817f276a0;  1 drivers
v0x60a817f03620_0 .net *"_ivl_96", 0 0, L_0x60a817f271d0;  1 drivers
v0x60a817f03700_0 .net *"_ivl_99", 0 0, L_0x60a817f27870;  1 drivers
v0x60a817f037e0_0 .net "notCLR", 0 0, L_0x60a817e1be20;  1 drivers
v0x60a817f038a0_0 .net "notSH_LD", 0 0, L_0x60a817ee1c30;  1 drivers
L_0x60a817f24cd0 .part L_0x60a817f27f90, 0, 1;
L_0x60a817f24dd0 .part L_0x60a817f27ba0, 0, 1;
L_0x60a817f24ed0 .part L_0x60a817f254d0, 3, 1;
L_0x60a817f24fd0 .part L_0x60a817f27f90, 1, 1;
L_0x60a817f25120 .part L_0x60a817f27ba0, 1, 1;
L_0x60a817f25210 .part L_0x60a817f254d0, 2, 1;
L_0x60a817f25340 .part L_0x60a817f27f90, 2, 1;
L_0x60a817f253e0 .part L_0x60a817f27ba0, 2, 1;
L_0x60a817f254d0 .concat8 [ 1 1 1 1], v0x60a817f00f30_0, v0x60a817f00790_0, v0x60a817efffe0_0, v0x60a817eff870_0;
L_0x60a817f25660 .part L_0x60a817f254d0, 1, 1;
L_0x60a817f25820 .part L_0x60a817f27f90, 3, 1;
L_0x60a817f25980 .part L_0x60a817f27ba0, 3, 1;
L_0x60a817f25c50 .part L_0x60a817f28480, 3, 1;
L_0x60a817f25df0 .part L_0x60a817f28480, 3, 1;
L_0x60a817f25f10 .part L_0x60a817f28480, 2, 1;
L_0x60a817f260e0 .part L_0x60a817f28480, 2, 1;
L_0x60a817f263f0 .part L_0x60a817f28480, 1, 1;
L_0x60a817f26580 .part L_0x60a817f28480, 1, 1;
L_0x60a817f266c0 .concat8 [ 1 1 1 1], L_0x60a817f25bb0, L_0x60a817f25ae0, L_0x60a817f262f0, L_0x60a817f26880;
L_0x60a817f26940 .part L_0x60a817f28480, 0, 1;
L_0x60a817f26620 .concat8 [ 1 1 1 1], L_0x60a817f25cf0, L_0x60a817f26000, L_0x60a817f26490, L_0x60a817f26bd0;
L_0x60a817f26cf0 .part L_0x60a817f28480, 0, 1;
L_0x60a817f27020 .part L_0x60a817f266c0, 0, 1;
L_0x60a817f27240 .part L_0x60a817f26620, 0, 1;
L_0x60a817f274c0 .part L_0x60a817f266c0, 1, 1;
L_0x60a817f276a0 .part L_0x60a817f26620, 1, 1;
L_0x60a817f27870 .part L_0x60a817f266c0, 2, 1;
L_0x60a817f27a10 .part L_0x60a817f26620, 2, 1;
L_0x60a817f27ba0 .concat8 [ 1 1 1 1], L_0x60a817f26f60, L_0x60a817f27450, L_0x60a817f271d0, L_0x60a817f27ce0;
L_0x60a817f27da0 .part L_0x60a817f266c0, 3, 1;
L_0x60a817f27f90 .concat8 [ 1 1 1 1], L_0x60a817f27160, L_0x60a817f275b0, L_0x60a817f27910, L_0x60a817f28120;
L_0x60a817f28280 .part L_0x60a817f26620, 3, 1;
S_0x60a817eff290 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817efefd0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817eff590_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817eff650_0 .net "CLR", 0 0, L_0x60a817f24cd0;  1 drivers
v0x60a817eff710_0 .net "DATA", 0 0, o0x7f305c896178;  alias, 0 drivers
v0x60a817eff7b0_0 .net "PRE", 0 0, L_0x60a817f24dd0;  1 drivers
v0x60a817eff870_0 .var "Q", 0 0;
E_0x60a817eff510 .event edge, v0x60a817eff7b0_0, v0x60a817eff650_0, v0x60a817ee2ea0_0;
S_0x60a817effa20 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817efefd0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817effd00_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817effdc0_0 .net "CLR", 0 0, L_0x60a817f24fd0;  1 drivers
v0x60a817effe80_0 .net "DATA", 0 0, L_0x60a817f24ed0;  1 drivers
v0x60a817efff20_0 .net "PRE", 0 0, L_0x60a817f25120;  1 drivers
v0x60a817efffe0_0 .var "Q", 0 0;
E_0x60a817effca0 .event edge, v0x60a817efff20_0, v0x60a817effdc0_0, v0x60a817ee2ea0_0;
S_0x60a817f00190 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817efefd0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f00480_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f00540_0 .net "CLR", 0 0, L_0x60a817f25340;  1 drivers
v0x60a817f00600_0 .net "DATA", 0 0, L_0x60a817f25210;  1 drivers
v0x60a817f006d0_0 .net "PRE", 0 0, L_0x60a817f253e0;  1 drivers
v0x60a817f00790_0 .var "Q", 0 0;
E_0x60a817f00420 .event edge, v0x60a817f006d0_0, v0x60a817f00540_0, v0x60a817ee2ea0_0;
S_0x60a817f00940 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817efefd0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f00c20_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f00ce0_0 .net "CLR", 0 0, L_0x60a817f25820;  1 drivers
v0x60a817f00da0_0 .net "DATA", 0 0, L_0x60a817f25660;  1 drivers
v0x60a817f00e70_0 .net "PRE", 0 0, L_0x60a817f25980;  1 drivers
v0x60a817f00f30_0 .var "Q", 0 0;
E_0x60a817f00ba0 .event edge, v0x60a817f00e70_0, v0x60a817f00ce0_0, v0x60a817ee2ea0_0;
S_0x60a817f03a60 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x60a817efed30;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f29300 .functor NOT 1, L_0x60a817f42f60, C4<0>, C4<0>, C4<0>;
L_0x60a817f293a0 .functor NOT 1, o0x7f305c894708, C4<0>, C4<0>, C4<0>;
L_0x60a817f29440 .functor AND 1, L_0x60a817f29300, L_0x60a817f294e0, C4<1>, C4<1>;
L_0x60a817f29580 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f29680, C4<0>, C4<0>;
L_0x60a817f29290 .functor AND 1, L_0x60a817f29300, L_0x60a817f297a0, C4<1>, C4<1>;
L_0x60a817f29890 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f29970, C4<0>, C4<0>;
L_0x60a817f29b80 .functor AND 1, L_0x60a817f29300, L_0x60a817f29c80, C4<1>, C4<1>;
L_0x60a817f29d20 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f29e10, C4<0>, C4<0>;
L_0x60a817f2a110 .functor AND 1, L_0x60a817f29300, L_0x60a817f2a1d0, C4<1>, C4<1>;
L_0x60a817f2a460 .functor NOR 1, L_0x60a817f42f60, L_0x60a817f2a580, C4<0>, C4<0>;
L_0x60a817f2a7f0 .functor AND 1, L_0x60a817f2a8b0, L_0x60a817f293a0, C4<1>, C4<1>;
L_0x60a817f2a9f0 .functor OR 1, L_0x60a817f2aad0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2ace0 .functor AND 1, L_0x60a817f2ad50, L_0x60a817f293a0, C4<1>, C4<1>;
L_0x60a817f2ae40 .functor OR 1, L_0x60a817f2b140, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2aa60 .functor AND 1, L_0x60a817f2b310, L_0x60a817f293a0, C4<1>, C4<1>;
L_0x60a817f2b3b0 .functor OR 1, L_0x60a817f2b4b0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2b810 .functor AND 1, L_0x60a817f2b8d0, L_0x60a817f293a0, C4<1>, C4<1>;
L_0x60a817f2bc50 .functor OR 1, L_0x60a817f2bdb0, o0x7f305c894708, C4<0>, C4<0>;
L_0x60a817f2bfb0 .functor BUFZ 4, L_0x60a817f2c020, C4<0000>, C4<0000>, C4<0000>;
v0x60a817f05d80_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f05e40_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817f05f00_0 .net "D_CLR", 3 0, L_0x60a817f2bac0;  1 drivers
v0x60a817f05fa0_0 .net "D_DATA", 3 0, L_0x60a817f2bfb0;  1 drivers
v0x60a817f06080_0 .net "D_PRE", 3 0, L_0x60a817f2b6d0;  1 drivers
v0x60a817f06160_0 .net "P_DATA_IN", 3 0, L_0x60a817f2c020;  1 drivers
v0x60a817f06240_0 .net "P_DATA_OUT", 3 0, L_0x60a817f28d10;  1 drivers
v0x60a817f06320_0 .net "SH_LD", 0 0, L_0x60a817f42f60;  alias, 1 drivers
v0x60a817f063c0_0 .net "S_CLR", 3 0, L_0x60a817f29eb0;  1 drivers
v0x60a817f06480_0 .net "S_DATA_IN", 0 0, L_0x60a817f2c110;  1 drivers
v0x60a817f06550_0 .net "S_PRE", 3 0, L_0x60a817f29f50;  1 drivers
v0x60a817f06610_0 .net *"_ivl_101", 0 0, L_0x60a817f2b3b0;  1 drivers
v0x60a817f066f0_0 .net *"_ivl_104", 0 0, L_0x60a817f2b4b0;  1 drivers
v0x60a817f067d0_0 .net *"_ivl_106", 0 0, L_0x60a817f2b810;  1 drivers
v0x60a817f068b0_0 .net *"_ivl_110", 0 0, L_0x60a817f2b8d0;  1 drivers
v0x60a817f06990_0 .net *"_ivl_112", 0 0, L_0x60a817f2bc50;  1 drivers
v0x60a817f06a70_0 .net *"_ivl_116", 0 0, L_0x60a817f2bdb0;  1 drivers
v0x60a817f06b50_0 .net *"_ivl_34", 0 0, L_0x60a817f29440;  1 drivers
v0x60a817f06c30_0 .net *"_ivl_37", 0 0, L_0x60a817f294e0;  1 drivers
v0x60a817f06d10_0 .net *"_ivl_39", 0 0, L_0x60a817f29580;  1 drivers
v0x60a817f06df0_0 .net *"_ivl_42", 0 0, L_0x60a817f29680;  1 drivers
v0x60a817f06ed0_0 .net *"_ivl_44", 0 0, L_0x60a817f29290;  1 drivers
v0x60a817f06fb0_0 .net *"_ivl_47", 0 0, L_0x60a817f297a0;  1 drivers
v0x60a817f07090_0 .net *"_ivl_49", 0 0, L_0x60a817f29890;  1 drivers
v0x60a817f07170_0 .net *"_ivl_52", 0 0, L_0x60a817f29970;  1 drivers
v0x60a817f07250_0 .net *"_ivl_54", 0 0, L_0x60a817f29b80;  1 drivers
v0x60a817f07330_0 .net *"_ivl_57", 0 0, L_0x60a817f29c80;  1 drivers
v0x60a817f07410_0 .net *"_ivl_59", 0 0, L_0x60a817f29d20;  1 drivers
v0x60a817f074f0_0 .net *"_ivl_62", 0 0, L_0x60a817f29e10;  1 drivers
v0x60a817f075d0_0 .net *"_ivl_64", 0 0, L_0x60a817f2a110;  1 drivers
v0x60a817f076b0_0 .net *"_ivl_68", 0 0, L_0x60a817f2a1d0;  1 drivers
v0x60a817f07790_0 .net *"_ivl_70", 0 0, L_0x60a817f2a460;  1 drivers
v0x60a817f07870_0 .net *"_ivl_74", 0 0, L_0x60a817f2a580;  1 drivers
v0x60a817f07b60_0 .net *"_ivl_76", 0 0, L_0x60a817f2a7f0;  1 drivers
v0x60a817f07c40_0 .net *"_ivl_79", 0 0, L_0x60a817f2a8b0;  1 drivers
v0x60a817f07d20_0 .net *"_ivl_81", 0 0, L_0x60a817f2a9f0;  1 drivers
v0x60a817f07e00_0 .net *"_ivl_84", 0 0, L_0x60a817f2aad0;  1 drivers
v0x60a817f07ee0_0 .net *"_ivl_86", 0 0, L_0x60a817f2ace0;  1 drivers
v0x60a817f07fc0_0 .net *"_ivl_89", 0 0, L_0x60a817f2ad50;  1 drivers
v0x60a817f080a0_0 .net *"_ivl_91", 0 0, L_0x60a817f2ae40;  1 drivers
v0x60a817f08180_0 .net *"_ivl_94", 0 0, L_0x60a817f2b140;  1 drivers
v0x60a817f08260_0 .net *"_ivl_96", 0 0, L_0x60a817f2aa60;  1 drivers
v0x60a817f08340_0 .net *"_ivl_99", 0 0, L_0x60a817f2b310;  1 drivers
v0x60a817f08420_0 .net "notCLR", 0 0, L_0x60a817f293a0;  1 drivers
v0x60a817f084e0_0 .net "notSH_LD", 0 0, L_0x60a817f29300;  1 drivers
L_0x60a817f28630 .part L_0x60a817f2bac0, 0, 1;
L_0x60a817f286d0 .part L_0x60a817f2b6d0, 0, 1;
L_0x60a817f28770 .part L_0x60a817f28d10, 3, 1;
L_0x60a817f28810 .part L_0x60a817f2bac0, 1, 1;
L_0x60a817f28960 .part L_0x60a817f2b6d0, 1, 1;
L_0x60a817f28a50 .part L_0x60a817f28d10, 2, 1;
L_0x60a817f28b80 .part L_0x60a817f2bac0, 2, 1;
L_0x60a817f28c20 .part L_0x60a817f2b6d0, 2, 1;
L_0x60a817f28d10 .concat8 [ 1 1 1 1], v0x60a817f05bd0_0, v0x60a817f05430_0, v0x60a817f04c80_0, v0x60a817f044e0_0;
L_0x60a817f28ea0 .part L_0x60a817f28d10, 1, 1;
L_0x60a817f28fd0 .part L_0x60a817f2bac0, 3, 1;
L_0x60a817f29130 .part L_0x60a817f2b6d0, 3, 1;
L_0x60a817f294e0 .part L_0x60a817f2bfb0, 3, 1;
L_0x60a817f29680 .part L_0x60a817f2bfb0, 3, 1;
L_0x60a817f297a0 .part L_0x60a817f2bfb0, 2, 1;
L_0x60a817f29970 .part L_0x60a817f2bfb0, 2, 1;
L_0x60a817f29c80 .part L_0x60a817f2bfb0, 1, 1;
L_0x60a817f29e10 .part L_0x60a817f2bfb0, 1, 1;
L_0x60a817f29f50 .concat8 [ 1 1 1 1], L_0x60a817f29440, L_0x60a817f29290, L_0x60a817f29b80, L_0x60a817f2a110;
L_0x60a817f2a1d0 .part L_0x60a817f2bfb0, 0, 1;
L_0x60a817f29eb0 .concat8 [ 1 1 1 1], L_0x60a817f29580, L_0x60a817f29890, L_0x60a817f29d20, L_0x60a817f2a460;
L_0x60a817f2a580 .part L_0x60a817f2bfb0, 0, 1;
L_0x60a817f2a8b0 .part L_0x60a817f29f50, 0, 1;
L_0x60a817f2aad0 .part L_0x60a817f29eb0, 0, 1;
L_0x60a817f2ad50 .part L_0x60a817f29f50, 1, 1;
L_0x60a817f2b140 .part L_0x60a817f29eb0, 1, 1;
L_0x60a817f2b310 .part L_0x60a817f29f50, 2, 1;
L_0x60a817f2b4b0 .part L_0x60a817f29eb0, 2, 1;
L_0x60a817f2b6d0 .concat8 [ 1 1 1 1], L_0x60a817f2a7f0, L_0x60a817f2ace0, L_0x60a817f2aa60, L_0x60a817f2b810;
L_0x60a817f2b8d0 .part L_0x60a817f29f50, 3, 1;
L_0x60a817f2bac0 .concat8 [ 1 1 1 1], L_0x60a817f2a9f0, L_0x60a817f2ae40, L_0x60a817f2b3b0, L_0x60a817f2bc50;
L_0x60a817f2bdb0 .part L_0x60a817f29eb0, 3, 1;
S_0x60a817f03cb0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817f03a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f03fc0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f04290_0 .net "CLR", 0 0, L_0x60a817f28630;  1 drivers
v0x60a817f04350_0 .net "DATA", 0 0, L_0x60a817f2c110;  alias, 1 drivers
v0x60a817f04420_0 .net "PRE", 0 0, L_0x60a817f286d0;  1 drivers
v0x60a817f044e0_0 .var "Q", 0 0;
E_0x60a817f03f40 .event edge, v0x60a817f04420_0, v0x60a817f04290_0, v0x60a817ee2ea0_0;
S_0x60a817f04690 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817f03a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f04970_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f04a30_0 .net "CLR", 0 0, L_0x60a817f28810;  1 drivers
v0x60a817f04af0_0 .net "DATA", 0 0, L_0x60a817f28770;  1 drivers
v0x60a817f04bc0_0 .net "PRE", 0 0, L_0x60a817f28960;  1 drivers
v0x60a817f04c80_0 .var "Q", 0 0;
E_0x60a817f04910 .event edge, v0x60a817f04bc0_0, v0x60a817f04a30_0, v0x60a817ee2ea0_0;
S_0x60a817f04e30 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817f03a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f05120_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f051e0_0 .net "CLR", 0 0, L_0x60a817f28b80;  1 drivers
v0x60a817f052a0_0 .net "DATA", 0 0, L_0x60a817f28a50;  1 drivers
v0x60a817f05370_0 .net "PRE", 0 0, L_0x60a817f28c20;  1 drivers
v0x60a817f05430_0 .var "Q", 0 0;
E_0x60a817f050c0 .event edge, v0x60a817f05370_0, v0x60a817f051e0_0, v0x60a817ee2ea0_0;
S_0x60a817f055e0 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817f03a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f058c0_0 .net "CLK", 0 0, L_0x7f305c4d03c0;  alias, 1 drivers
v0x60a817f05980_0 .net "CLR", 0 0, L_0x60a817f28fd0;  1 drivers
v0x60a817f05a40_0 .net "DATA", 0 0, L_0x60a817f28ea0;  1 drivers
v0x60a817f05b10_0 .net "PRE", 0 0, L_0x60a817f29130;  1 drivers
v0x60a817f05bd0_0 .var "Q", 0 0;
E_0x60a817f05840 .event edge, v0x60a817f05b10_0, v0x60a817f05980_0, v0x60a817ee2ea0_0;
S_0x60a817f08c70 .scope module, "control" "CONTROL_COMBINATION" 2 98, 6 3 0, S_0x60a817eec5b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "CONTROL";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 1 "READ";
    .port_info 5 /INPUT 8 "STATUS";
    .port_info 6 /INPUT 1 "MS_MODE";
    .port_info 7 /OUTPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 8 /OUTPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 9 /OUTPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 10 /OUTPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 11 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 12 /OUTPUT 1 "SENDER_CLK";
    .port_info 13 /OUTPUT 1 "SENDER_CLR";
    .port_info 14 /OUTPUT 1 "SENDER_WRITE";
    .port_info 15 /OUTPUT 1 "TE";
    .port_info 16 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 17 /OUTPUT 1 "RECEIVER_CLK";
    .port_info 18 /OUTPUT 1 "RECEIVER_CLR";
    .port_info 19 /OUTPUT 1 "RE";
    .port_info 20 /OUTPUT 1 "RECEIVER_READ";
o0x7f305c898308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f305c4d0378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60a817f42530 .functor XNOR 1, o0x7f305c898308, L_0x7f305c4d0378, C4<0>, C4<0>;
L_0x60a817f426e0 .functor XNOR 1, o0x7f305c898308, L_0x7f305c4d0378, C4<0>, C4<0>;
L_0x60a817f42930 .functor BUFZ 1, L_0x60a817f427f0, C4<0>, C4<0>, C4<0>;
L_0x60a817f429f0 .functor OR 1, o0x7f305c894708, v0x60a817f09ff0_0, C4<0>, C4<0>;
L_0x60a817f42c70 .functor BUFZ 1, L_0x60a817f427f0, C4<0>, C4<0>, C4<0>;
L_0x60a817f42ce0 .functor BUFZ 1, o0x7f305c894708, C4<0>, C4<0>, C4<0>;
L_0x60a817f42f60 .functor BUFZ 1, o0x7f305c898638, C4<0>, C4<0>, C4<0>;
v0x60a817f091c0_0 .net "CLK", 0 0, o0x7f305c898218;  alias, 0 drivers
v0x60a817f09280_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
v0x60a817f09340_0 .net "CONTROL", 7 0, o0x7f305c898248;  alias, 0 drivers
v0x60a817f093e0_0 .net "HIGH", 0 0, L_0x7f305c4d0378;  1 drivers
v0x60a817f094a0_0 .net "LOCAL_CLK", 0 0, L_0x60a817f427f0;  1 drivers
L_0x7f305c4d0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60a817f095b0_0 .net "LOW", 0 0, L_0x7f305c4d0330;  1 drivers
v0x60a817f09670_0 .net "MS_MODE", 0 0, o0x7f305c898308;  0 drivers
v0x60a817f09730_0 .var "RE", 0 0;
v0x60a817f097f0_0 .net "READ", 0 0, o0x7f305c898368;  alias, 0 drivers
v0x60a817f098b0_0 .var "RECEIVER_BUFFER_FULL_STATE", 0 0;
v0x60a817f09970_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, o0x7f305c894828;  alias, 0 drivers
v0x60a817f09a10_0 .net "RECEIVER_CLK", 0 0, L_0x60a817f42c70;  alias, 1 drivers
v0x60a817f09ad0_0 .net "RECEIVER_CLR", 0 0, L_0x60a817f42ce0;  alias, 1 drivers
v0x60a817f09b90_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x60a817f41f90;  alias, 1 drivers
v0x60a817f09c50_0 .var "RECEIVER_READ", 0 0;
v0x60a817f09d10_0 .var "SENDER_BUFFER_FULL_STATE", 0 0;
v0x60a817f09dd0_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x60a817f42f60;  alias, 1 drivers
v0x60a817f09e70_0 .net "SENDER_CLK", 0 0, L_0x60a817f42930;  alias, 1 drivers
v0x60a817f09f30_0 .net "SENDER_CLR", 0 0, L_0x60a817f429f0;  alias, 1 drivers
v0x60a817f09ff0_0 .var "SENDER_CLR_FROM_BUFFER", 0 0;
v0x60a817f0a0b0_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x60a817f3aaa0;  alias, 1 drivers
v0x60a817f0a170_0 .var "SENDER_WRITE", 0 0;
o0x7f305c8985a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x60a817f0a230_0 .net "STATUS", 7 0, o0x7f305c8985a8;  0 drivers
v0x60a817f0a310_0 .net "S_CLK", 0 0, L_0x60a817f425a0;  1 drivers
v0x60a817f0a3d0_0 .var "TE", 0 0;
v0x60a817f0a490_0 .net "WRITE", 0 0, o0x7f305c898638;  alias, 0 drivers
v0x60a817f0a550_0 .net *"_ivl_0", 0 0, L_0x60a817f42530;  1 drivers
o0x7f305c898698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60a817f0a610_0 name=_ivl_2
v0x60a817f0a6f0_0 .net *"_ivl_30", 0 0, L_0x60a817f43020;  1 drivers
v0x60a817f0a7d0_0 .net *"_ivl_33", 0 0, L_0x60a817f430c0;  1 drivers
v0x60a817f0a8b0_0 .net *"_ivl_41", 0 0, L_0x60a817f431b0;  1 drivers
v0x60a817f0a990_0 .net *"_ivl_44", 0 0, L_0x60a817f43250;  1 drivers
v0x60a817f0aa70_0 .net *"_ivl_6", 0 0, L_0x60a817f426e0;  1 drivers
E_0x60a817e07a30 .event edge, L_0x60a817f43250, L_0x60a817f431b0, v0x60a817f097f0_0;
E_0x60a817f09070 .event edge, v0x60a817f09b90_0, v0x60a817f097f0_0;
E_0x60a817f090d0 .event edge, L_0x60a817f430c0, L_0x60a817f43020, v0x60a817f0a490_0;
E_0x60a817f09130 .event edge, v0x60a817f0a0b0_0, v0x60a817f0a490_0;
L_0x60a817f425a0 .functor MUXZ 1, o0x7f305c898698, o0x7f305c898218, L_0x60a817f42530, C4<>;
L_0x60a817f427f0 .functor MUXZ 1, o0x7f305c898218, L_0x60a817f425a0, L_0x60a817f426e0, C4<>;
L_0x60a817f43020 .part o0x7f305c8985a8, 3, 1;
L_0x60a817f430c0 .part o0x7f305c8985a8, 7, 1;
L_0x60a817f431b0 .part o0x7f305c8985a8, 2, 1;
L_0x60a817f43250 .part o0x7f305c8985a8, 7, 1;
S_0x60a817f0afe0 .scope module, "receiver" "RECEIVER" 2 74, 7 53 0, S_0x60a817eec5b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "MISO";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x7f305c4d0258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60a817f422d0 .functor XNOR 1, v0x60a817f09c50_0, L_0x7f305c4d0258, C4<0>, C4<0>;
v0x60a817f15240_0 .net "CLK", 0 0, L_0x60a817f42c70;  alias, 1 drivers
v0x60a817f15300_0 .net "CLR", 0 0, L_0x60a817f42ce0;  alias, 1 drivers
v0x60a817f153a0_0 .var "COUNT_RECEIVED", 3 0;
v0x60a817f15440_0 .net "DATA", 7 0, L_0x60a817f42340;  alias, 1 drivers
v0x60a817f15500_0 .net "EMPTY_STATE", 0 0, L_0x60a817f41d10;  alias, 1 drivers
v0x60a817f155a0_0 .net "FULL_STATE", 0 0, L_0x60a817f41f90;  alias, 1 drivers
L_0x7f305c4d0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60a817f15640_0 .net "HIGH", 0 0, L_0x7f305c4d0180;  1 drivers
L_0x7f305c4d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60a817f156e0_0 .net "LOW", 0 0, L_0x7f305c4d0138;  1 drivers
v0x60a817f15780_0 .net "MISO", 0 0, o0x7f305c898c08;  alias, 0 drivers
v0x60a817f15820_0 .net "P_DATA_OUT", 7 0, L_0x60a817f41b30;  1 drivers
v0x60a817f15910_0 .net "RE", 0 0, v0x60a817f09730_0;  alias, 1 drivers
v0x60a817f159e0_0 .net "READ", 0 0, v0x60a817f09c50_0;  alias, 1 drivers
v0x60a817f15ab0_0 .var "SHIFT_CLK", 0 0;
L_0x7f305c4d0210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60a817f15b50_0 .net/2u *"_ivl_12", 3 0, L_0x7f305c4d0210;  1 drivers
v0x60a817f15bf0_0 .net *"_ivl_14", 0 0, L_0x60a817f41e50;  1 drivers
v0x60a817f15c90_0 .net/2u *"_ivl_18", 0 0, L_0x7f305c4d0258;  1 drivers
v0x60a817f15d70_0 .net *"_ivl_20", 0 0, L_0x60a817f422d0;  1 drivers
o0x7f305c89adf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x60a817f15e30_0 name=_ivl_22
v0x60a817f15f10_0 .var *"_ivl_30", 0 0; Local signal
L_0x7f305c4d01c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60a817f15ff0_0 .net/2u *"_ivl_6", 3 0, L_0x7f305c4d01c8;  1 drivers
v0x60a817f160d0_0 .net *"_ivl_8", 0 0, L_0x60a817f41c20;  1 drivers
E_0x60a817f0b290 .event edge, v0x60a817f09a10_0;
E_0x60a817f0b310 .event edge, v0x60a817f09c50_0, v0x60a817f09ad0_0, v0x60a817f0bc30_0;
L_0x60a817f41c20 .cmp/eq 4, v0x60a817f153a0_0, L_0x7f305c4d01c8;
L_0x60a817f41d10 .functor MUXZ 1, L_0x7f305c4d0138, L_0x7f305c4d0180, L_0x60a817f41c20, C4<>;
L_0x60a817f41e50 .cmp/eq 4, v0x60a817f153a0_0, L_0x7f305c4d0210;
L_0x60a817f41f90 .functor MUXZ 1, L_0x7f305c4d0138, L_0x7f305c4d0180, L_0x60a817f41e50, C4<>;
L_0x60a817f42340 .functor MUXZ 8, o0x7f305c89adf8, L_0x60a817f41b30, L_0x60a817f422d0, C4<>;
S_0x60a817f0b370 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 7 72, 3 4 0, S_0x60a817f0afe0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x60a817f14c70_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  1 drivers
v0x60a817f14d30_0 .net "CLR", 0 0, L_0x60a817f42ce0;  alias, 1 drivers
o0x7f305c89ab28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x60a817f14df0_0 .net "P_DATA_IN", 7 0, o0x7f305c89ab28;  0 drivers
v0x60a817f14ec0_0 .net "P_DATA_OUT", 7 0, L_0x60a817f41b30;  alias, 1 drivers
v0x60a817f14fa0_0 .net "SH_LD", 0 0, L_0x7f305c4d0180;  alias, 1 drivers
v0x60a817f15090_0 .net "S_DATA_IN", 0 0, o0x7f305c898c08;  alias, 0 drivers
L_0x60a817f3e6a0 .part o0x7f305c89ab28, 4, 4;
L_0x60a817f41900 .part o0x7f305c89ab28, 0, 4;
L_0x60a817f419f0 .part L_0x60a817f41b30, 4, 1;
L_0x60a817f41b30 .concat8 [ 4 4 0 0], L_0x60a817f3ee60, L_0x60a817f3b4d0;
S_0x60a817f0b650 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x60a817f0b370;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f3bb50 .functor NOT 1, L_0x7f305c4d0180, C4<0>, C4<0>, C4<0>;
L_0x60a817f3bc80 .functor NOT 1, L_0x60a817f42ce0, C4<0>, C4<0>, C4<0>;
L_0x60a817f3bd20 .functor AND 1, L_0x60a817f3bb50, L_0x60a817f3bdc0, C4<1>, C4<1>;
L_0x60a817f3be60 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3bf60, C4<0>, C4<0>;
L_0x60a817f3bae0 .functor AND 1, L_0x60a817f3bb50, L_0x60a817f3c080, C4<1>, C4<1>;
L_0x60a817f3c120 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3c1c0, C4<0>, C4<0>;
L_0x60a817f3c3d0 .functor AND 1, L_0x60a817f3bb50, L_0x60a817f3c4d0, C4<1>, C4<1>;
L_0x60a817f3c570 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3c660, C4<0>, C4<0>;
L_0x60a817f3c960 .functor AND 1, L_0x60a817f3bb50, L_0x60a817f3ca20, C4<1>, C4<1>;
L_0x60a817f3ccb0 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3ce80, C4<0>, C4<0>;
L_0x60a817f3cb10 .functor AND 1, L_0x60a817f3d140, L_0x60a817f3bc80, C4<1>, C4<1>;
L_0x60a817f3d280 .functor OR 1, L_0x60a817f3d360, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f3d570 .functor AND 1, L_0x60a817f3d5e0, L_0x60a817f3bc80, C4<1>, C4<1>;
L_0x60a817f3d6d0 .functor OR 1, L_0x60a817f3d850, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f3d2f0 .functor AND 1, L_0x60a817f3da20, L_0x60a817f3bc80, C4<1>, C4<1>;
L_0x60a817f3dac0 .functor OR 1, L_0x60a817f3dbc0, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f3de90 .functor AND 1, L_0x60a817f3df50, L_0x60a817f3bc80, C4<1>, C4<1>;
L_0x60a817f3e2d0 .functor OR 1, L_0x60a817f3e430, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f3e630 .functor BUFZ 4, L_0x60a817f3e6a0, C4<0000>, C4<0000>, C4<0000>;
v0x60a817f0d800_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f0d8c0_0 .net "CLR", 0 0, L_0x60a817f42ce0;  alias, 1 drivers
v0x60a817f0d980_0 .net "D_CLR", 3 0, L_0x60a817f3e140;  1 drivers
v0x60a817f0da50_0 .net "D_DATA", 3 0, L_0x60a817f3e630;  1 drivers
v0x60a817f0db10_0 .net "D_PRE", 3 0, L_0x60a817f3dd50;  1 drivers
v0x60a817f0dbf0_0 .net "P_DATA_IN", 3 0, L_0x60a817f3e6a0;  1 drivers
v0x60a817f0dcd0_0 .net "P_DATA_OUT", 3 0, L_0x60a817f3b4d0;  1 drivers
v0x60a817f0ddb0_0 .net "SH_LD", 0 0, L_0x7f305c4d0180;  alias, 1 drivers
v0x60a817f0de70_0 .net "S_CLR", 3 0, L_0x60a817f3c700;  1 drivers
v0x60a817f0dfe0_0 .net "S_DATA_IN", 0 0, o0x7f305c898c08;  alias, 0 drivers
v0x60a817f0e080_0 .net "S_PRE", 3 0, L_0x60a817f3c7a0;  1 drivers
v0x60a817f0e140_0 .net *"_ivl_101", 0 0, L_0x60a817f3dac0;  1 drivers
v0x60a817f0e220_0 .net *"_ivl_104", 0 0, L_0x60a817f3dbc0;  1 drivers
v0x60a817f0e300_0 .net *"_ivl_106", 0 0, L_0x60a817f3de90;  1 drivers
v0x60a817f0e3e0_0 .net *"_ivl_110", 0 0, L_0x60a817f3df50;  1 drivers
v0x60a817f0e4c0_0 .net *"_ivl_112", 0 0, L_0x60a817f3e2d0;  1 drivers
v0x60a817f0e5a0_0 .net *"_ivl_116", 0 0, L_0x60a817f3e430;  1 drivers
v0x60a817f0e680_0 .net *"_ivl_34", 0 0, L_0x60a817f3bd20;  1 drivers
v0x60a817f0e760_0 .net *"_ivl_37", 0 0, L_0x60a817f3bdc0;  1 drivers
v0x60a817f0e840_0 .net *"_ivl_39", 0 0, L_0x60a817f3be60;  1 drivers
v0x60a817f0e920_0 .net *"_ivl_42", 0 0, L_0x60a817f3bf60;  1 drivers
v0x60a817f0ea00_0 .net *"_ivl_44", 0 0, L_0x60a817f3bae0;  1 drivers
v0x60a817f0eae0_0 .net *"_ivl_47", 0 0, L_0x60a817f3c080;  1 drivers
v0x60a817f0ebc0_0 .net *"_ivl_49", 0 0, L_0x60a817f3c120;  1 drivers
v0x60a817f0eca0_0 .net *"_ivl_52", 0 0, L_0x60a817f3c1c0;  1 drivers
v0x60a817f0ed80_0 .net *"_ivl_54", 0 0, L_0x60a817f3c3d0;  1 drivers
v0x60a817f0ee60_0 .net *"_ivl_57", 0 0, L_0x60a817f3c4d0;  1 drivers
v0x60a817f0ef40_0 .net *"_ivl_59", 0 0, L_0x60a817f3c570;  1 drivers
v0x60a817f0f020_0 .net *"_ivl_62", 0 0, L_0x60a817f3c660;  1 drivers
v0x60a817f0f100_0 .net *"_ivl_64", 0 0, L_0x60a817f3c960;  1 drivers
v0x60a817f0f1e0_0 .net *"_ivl_68", 0 0, L_0x60a817f3ca20;  1 drivers
v0x60a817f0f2c0_0 .net *"_ivl_70", 0 0, L_0x60a817f3ccb0;  1 drivers
v0x60a817f0f3a0_0 .net *"_ivl_74", 0 0, L_0x60a817f3ce80;  1 drivers
v0x60a817f0f690_0 .net *"_ivl_76", 0 0, L_0x60a817f3cb10;  1 drivers
v0x60a817f0f770_0 .net *"_ivl_79", 0 0, L_0x60a817f3d140;  1 drivers
v0x60a817f0f850_0 .net *"_ivl_81", 0 0, L_0x60a817f3d280;  1 drivers
v0x60a817f0f930_0 .net *"_ivl_84", 0 0, L_0x60a817f3d360;  1 drivers
v0x60a817f0fa10_0 .net *"_ivl_86", 0 0, L_0x60a817f3d570;  1 drivers
v0x60a817f0faf0_0 .net *"_ivl_89", 0 0, L_0x60a817f3d5e0;  1 drivers
v0x60a817f0fbd0_0 .net *"_ivl_91", 0 0, L_0x60a817f3d6d0;  1 drivers
v0x60a817f0fcb0_0 .net *"_ivl_94", 0 0, L_0x60a817f3d850;  1 drivers
v0x60a817f0fd90_0 .net *"_ivl_96", 0 0, L_0x60a817f3d2f0;  1 drivers
v0x60a817f0fe70_0 .net *"_ivl_99", 0 0, L_0x60a817f3da20;  1 drivers
v0x60a817f0ff50_0 .net "notCLR", 0 0, L_0x60a817f3bc80;  1 drivers
v0x60a817f10010_0 .net "notSH_LD", 0 0, L_0x60a817f3bb50;  1 drivers
L_0x60a817f3aee0 .part L_0x60a817f3e140, 0, 1;
L_0x60a817f3af80 .part L_0x60a817f3dd50, 0, 1;
L_0x60a817f3b020 .part L_0x60a817f3b4d0, 3, 1;
L_0x60a817f3b0c0 .part L_0x60a817f3e140, 1, 1;
L_0x60a817f3b160 .part L_0x60a817f3dd50, 1, 1;
L_0x60a817f3b250 .part L_0x60a817f3b4d0, 2, 1;
L_0x60a817f3b340 .part L_0x60a817f3e140, 2, 1;
L_0x60a817f3b3e0 .part L_0x60a817f3dd50, 2, 1;
L_0x60a817f3b4d0 .concat8 [ 1 1 1 1], v0x60a817f0d650_0, v0x60a817f0ceb0_0, v0x60a817f0c6e0_0, v0x60a817f0bf30_0;
L_0x60a817f3b660 .part L_0x60a817f3b4d0, 1, 1;
L_0x60a817f3b820 .part L_0x60a817f3e140, 3, 1;
L_0x60a817f3b980 .part L_0x60a817f3dd50, 3, 1;
L_0x60a817f3bdc0 .part L_0x60a817f3e630, 3, 1;
L_0x60a817f3bf60 .part L_0x60a817f3e630, 3, 1;
L_0x60a817f3c080 .part L_0x60a817f3e630, 2, 1;
L_0x60a817f3c1c0 .part L_0x60a817f3e630, 2, 1;
L_0x60a817f3c4d0 .part L_0x60a817f3e630, 1, 1;
L_0x60a817f3c660 .part L_0x60a817f3e630, 1, 1;
L_0x60a817f3c7a0 .concat8 [ 1 1 1 1], L_0x60a817f3bd20, L_0x60a817f3bae0, L_0x60a817f3c3d0, L_0x60a817f3c960;
L_0x60a817f3ca20 .part L_0x60a817f3e630, 0, 1;
L_0x60a817f3c700 .concat8 [ 1 1 1 1], L_0x60a817f3be60, L_0x60a817f3c120, L_0x60a817f3c570, L_0x60a817f3ccb0;
L_0x60a817f3ce80 .part L_0x60a817f3e630, 0, 1;
L_0x60a817f3d140 .part L_0x60a817f3c7a0, 0, 1;
L_0x60a817f3d360 .part L_0x60a817f3c700, 0, 1;
L_0x60a817f3d5e0 .part L_0x60a817f3c7a0, 1, 1;
L_0x60a817f3d850 .part L_0x60a817f3c700, 1, 1;
L_0x60a817f3da20 .part L_0x60a817f3c7a0, 2, 1;
L_0x60a817f3dbc0 .part L_0x60a817f3c700, 2, 1;
L_0x60a817f3dd50 .concat8 [ 1 1 1 1], L_0x60a817f3cb10, L_0x60a817f3d570, L_0x60a817f3d2f0, L_0x60a817f3de90;
L_0x60a817f3df50 .part L_0x60a817f3c7a0, 3, 1;
L_0x60a817f3e140 .concat8 [ 1 1 1 1], L_0x60a817f3d280, L_0x60a817f3d6d0, L_0x60a817f3dac0, L_0x60a817f3e2d0;
L_0x60a817f3e430 .part L_0x60a817f3c700, 3, 1;
S_0x60a817f0b930 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817f0b650;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f0bc30_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f0bd10_0 .net "CLR", 0 0, L_0x60a817f3aee0;  1 drivers
v0x60a817f0bdd0_0 .net "DATA", 0 0, o0x7f305c898c08;  alias, 0 drivers
v0x60a817f0be70_0 .net "PRE", 0 0, L_0x60a817f3af80;  1 drivers
v0x60a817f0bf30_0 .var "Q", 0 0;
E_0x60a817f0bbb0 .event edge, v0x60a817f0be70_0, v0x60a817f0bd10_0, v0x60a817f0bc30_0;
S_0x60a817f0c0e0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817f0b650;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f0c3c0_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f0c4b0_0 .net "CLR", 0 0, L_0x60a817f3b0c0;  1 drivers
v0x60a817f0c550_0 .net "DATA", 0 0, L_0x60a817f3b020;  1 drivers
v0x60a817f0c620_0 .net "PRE", 0 0, L_0x60a817f3b160;  1 drivers
v0x60a817f0c6e0_0 .var "Q", 0 0;
E_0x60a817f0c360 .event edge, v0x60a817f0c620_0, v0x60a817f0c4b0_0, v0x60a817f0bc30_0;
S_0x60a817f0c890 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817f0b650;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f0cb80_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f0cc90_0 .net "CLR", 0 0, L_0x60a817f3b340;  1 drivers
v0x60a817f0cd50_0 .net "DATA", 0 0, L_0x60a817f3b250;  1 drivers
v0x60a817f0cdf0_0 .net "PRE", 0 0, L_0x60a817f3b3e0;  1 drivers
v0x60a817f0ceb0_0 .var "Q", 0 0;
E_0x60a817f0cb20 .event edge, v0x60a817f0cdf0_0, v0x60a817f0cc90_0, v0x60a817f0bc30_0;
S_0x60a817f0d060 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817f0b650;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f0d340_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f0d400_0 .net "CLR", 0 0, L_0x60a817f3b820;  1 drivers
v0x60a817f0d4c0_0 .net "DATA", 0 0, L_0x60a817f3b660;  1 drivers
v0x60a817f0d590_0 .net "PRE", 0 0, L_0x60a817f3b980;  1 drivers
v0x60a817f0d650_0 .var "Q", 0 0;
E_0x60a817f0d2c0 .event edge, v0x60a817f0d590_0, v0x60a817f0d400_0, v0x60a817f0bc30_0;
S_0x60a817f101d0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x60a817f0b370;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f3f360 .functor NOT 1, L_0x7f305c4d0180, C4<0>, C4<0>, C4<0>;
L_0x60a817f3f400 .functor NOT 1, L_0x60a817f42ce0, C4<0>, C4<0>, C4<0>;
L_0x60a817f3f4a0 .functor AND 1, L_0x60a817f3f360, L_0x60a817f3f540, C4<1>, C4<1>;
L_0x60a817f3f5e0 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3f6e0, C4<0>, C4<0>;
L_0x60a817f3f2f0 .functor AND 1, L_0x60a817f3f360, L_0x60a817f3f780, C4<1>, C4<1>;
L_0x60a817f3f870 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3f910, C4<0>, C4<0>;
L_0x60a817f3fb20 .functor AND 1, L_0x60a817f3f360, L_0x60a817f3fc20, C4<1>, C4<1>;
L_0x60a817f3fcc0 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f3fdb0, C4<0>, C4<0>;
L_0x60a817f400b0 .functor AND 1, L_0x60a817f3f360, L_0x60a817f40170, C4<1>, C4<1>;
L_0x60a817f40400 .functor NOR 1, L_0x7f305c4d0180, L_0x60a817f404c0, C4<0>, C4<0>;
L_0x60a817f40260 .functor AND 1, L_0x60a817f40780, L_0x60a817f3f400, C4<1>, C4<1>;
L_0x60a817f408c0 .functor OR 1, L_0x60a817f409a0, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f40670 .functor AND 1, L_0x60a817f40bb0, L_0x60a817f3f400, C4<1>, C4<1>;
L_0x60a817f40c50 .functor OR 1, L_0x60a817f40cc0, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f40930 .functor AND 1, L_0x60a817f40ae0, L_0x60a817f3f400, C4<1>, C4<1>;
L_0x60a817f40e90 .functor OR 1, L_0x60a817f40f90, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f41250 .functor AND 1, L_0x60a817f41310, L_0x60a817f3f400, C4<1>, C4<1>;
L_0x60a817f415a0 .functor OR 1, L_0x60a817f41700, L_0x60a817f42ce0, C4<0>, C4<0>;
L_0x60a817f41400 .functor BUFZ 4, L_0x60a817f41900, C4<0000>, C4<0000>, C4<0000>;
v0x60a817f122e0_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f123a0_0 .net "CLR", 0 0, L_0x60a817f42ce0;  alias, 1 drivers
v0x60a817f124b0_0 .net "D_CLR", 3 0, L_0x60a817f410c0;  1 drivers
v0x60a817f12550_0 .net "D_DATA", 3 0, L_0x60a817f41400;  1 drivers
v0x60a817f12630_0 .net "D_PRE", 3 0, L_0x60a817f40db0;  1 drivers
v0x60a817f12760_0 .net "P_DATA_IN", 3 0, L_0x60a817f41900;  1 drivers
v0x60a817f12840_0 .net "P_DATA_OUT", 3 0, L_0x60a817f3ee60;  1 drivers
v0x60a817f12920_0 .net "SH_LD", 0 0, L_0x7f305c4d0180;  alias, 1 drivers
v0x60a817f129c0_0 .net "S_CLR", 3 0, L_0x60a817f3fe50;  1 drivers
v0x60a817f12a80_0 .net "S_DATA_IN", 0 0, L_0x60a817f419f0;  1 drivers
v0x60a817f12b20_0 .net "S_PRE", 3 0, L_0x60a817f3fef0;  1 drivers
v0x60a817f12be0_0 .net *"_ivl_101", 0 0, L_0x60a817f40e90;  1 drivers
v0x60a817f12cc0_0 .net *"_ivl_104", 0 0, L_0x60a817f40f90;  1 drivers
v0x60a817f12da0_0 .net *"_ivl_106", 0 0, L_0x60a817f41250;  1 drivers
v0x60a817f12e80_0 .net *"_ivl_110", 0 0, L_0x60a817f41310;  1 drivers
v0x60a817f12f60_0 .net *"_ivl_112", 0 0, L_0x60a817f415a0;  1 drivers
v0x60a817f13040_0 .net *"_ivl_116", 0 0, L_0x60a817f41700;  1 drivers
v0x60a817f13120_0 .net *"_ivl_34", 0 0, L_0x60a817f3f4a0;  1 drivers
v0x60a817f13200_0 .net *"_ivl_37", 0 0, L_0x60a817f3f540;  1 drivers
v0x60a817f132e0_0 .net *"_ivl_39", 0 0, L_0x60a817f3f5e0;  1 drivers
v0x60a817f133c0_0 .net *"_ivl_42", 0 0, L_0x60a817f3f6e0;  1 drivers
v0x60a817f134a0_0 .net *"_ivl_44", 0 0, L_0x60a817f3f2f0;  1 drivers
v0x60a817f13580_0 .net *"_ivl_47", 0 0, L_0x60a817f3f780;  1 drivers
v0x60a817f13660_0 .net *"_ivl_49", 0 0, L_0x60a817f3f870;  1 drivers
v0x60a817f13740_0 .net *"_ivl_52", 0 0, L_0x60a817f3f910;  1 drivers
v0x60a817f13820_0 .net *"_ivl_54", 0 0, L_0x60a817f3fb20;  1 drivers
v0x60a817f13900_0 .net *"_ivl_57", 0 0, L_0x60a817f3fc20;  1 drivers
v0x60a817f139e0_0 .net *"_ivl_59", 0 0, L_0x60a817f3fcc0;  1 drivers
v0x60a817f13ac0_0 .net *"_ivl_62", 0 0, L_0x60a817f3fdb0;  1 drivers
v0x60a817f13ba0_0 .net *"_ivl_64", 0 0, L_0x60a817f400b0;  1 drivers
v0x60a817f13c80_0 .net *"_ivl_68", 0 0, L_0x60a817f40170;  1 drivers
v0x60a817f13d60_0 .net *"_ivl_70", 0 0, L_0x60a817f40400;  1 drivers
v0x60a817f13e40_0 .net *"_ivl_74", 0 0, L_0x60a817f404c0;  1 drivers
v0x60a817f14130_0 .net *"_ivl_76", 0 0, L_0x60a817f40260;  1 drivers
v0x60a817f14210_0 .net *"_ivl_79", 0 0, L_0x60a817f40780;  1 drivers
v0x60a817f142f0_0 .net *"_ivl_81", 0 0, L_0x60a817f408c0;  1 drivers
v0x60a817f143d0_0 .net *"_ivl_84", 0 0, L_0x60a817f409a0;  1 drivers
v0x60a817f144b0_0 .net *"_ivl_86", 0 0, L_0x60a817f40670;  1 drivers
v0x60a817f14590_0 .net *"_ivl_89", 0 0, L_0x60a817f40bb0;  1 drivers
v0x60a817f14670_0 .net *"_ivl_91", 0 0, L_0x60a817f40c50;  1 drivers
v0x60a817f14750_0 .net *"_ivl_94", 0 0, L_0x60a817f40cc0;  1 drivers
v0x60a817f14830_0 .net *"_ivl_96", 0 0, L_0x60a817f40930;  1 drivers
v0x60a817f14910_0 .net *"_ivl_99", 0 0, L_0x60a817f40ae0;  1 drivers
v0x60a817f149f0_0 .net "notCLR", 0 0, L_0x60a817f3f400;  1 drivers
v0x60a817f14ab0_0 .net "notSH_LD", 0 0, L_0x60a817f3f360;  1 drivers
L_0x60a817f3e790 .part L_0x60a817f410c0, 0, 1;
L_0x60a817f3e830 .part L_0x60a817f40db0, 0, 1;
L_0x60a817f3e8d0 .part L_0x60a817f3ee60, 3, 1;
L_0x60a817f3e9a0 .part L_0x60a817f410c0, 1, 1;
L_0x60a817f3eaf0 .part L_0x60a817f40db0, 1, 1;
L_0x60a817f3ebe0 .part L_0x60a817f3ee60, 2, 1;
L_0x60a817f3ecd0 .part L_0x60a817f410c0, 2, 1;
L_0x60a817f3ed70 .part L_0x60a817f40db0, 2, 1;
L_0x60a817f3ee60 .concat8 [ 1 1 1 1], v0x60a817f12130_0, v0x60a817f11990_0, v0x60a817f111e0_0, v0x60a817f10a40_0;
L_0x60a817f3eff0 .part L_0x60a817f3ee60, 1, 1;
L_0x60a817f3f0c0 .part L_0x60a817f410c0, 3, 1;
L_0x60a817f3f190 .part L_0x60a817f40db0, 3, 1;
L_0x60a817f3f540 .part L_0x60a817f41400, 3, 1;
L_0x60a817f3f6e0 .part L_0x60a817f41400, 3, 1;
L_0x60a817f3f780 .part L_0x60a817f41400, 2, 1;
L_0x60a817f3f910 .part L_0x60a817f41400, 2, 1;
L_0x60a817f3fc20 .part L_0x60a817f41400, 1, 1;
L_0x60a817f3fdb0 .part L_0x60a817f41400, 1, 1;
L_0x60a817f3fef0 .concat8 [ 1 1 1 1], L_0x60a817f3f4a0, L_0x60a817f3f2f0, L_0x60a817f3fb20, L_0x60a817f400b0;
L_0x60a817f40170 .part L_0x60a817f41400, 0, 1;
L_0x60a817f3fe50 .concat8 [ 1 1 1 1], L_0x60a817f3f5e0, L_0x60a817f3f870, L_0x60a817f3fcc0, L_0x60a817f40400;
L_0x60a817f404c0 .part L_0x60a817f41400, 0, 1;
L_0x60a817f40780 .part L_0x60a817f3fef0, 0, 1;
L_0x60a817f409a0 .part L_0x60a817f3fe50, 0, 1;
L_0x60a817f40bb0 .part L_0x60a817f3fef0, 1, 1;
L_0x60a817f40cc0 .part L_0x60a817f3fe50, 1, 1;
L_0x60a817f40ae0 .part L_0x60a817f3fef0, 2, 1;
L_0x60a817f40f90 .part L_0x60a817f3fe50, 2, 1;
L_0x60a817f40db0 .concat8 [ 1 1 1 1], L_0x60a817f40260, L_0x60a817f40670, L_0x60a817f40930, L_0x60a817f41250;
L_0x60a817f41310 .part L_0x60a817f3fef0, 3, 1;
L_0x60a817f410c0 .concat8 [ 1 1 1 1], L_0x60a817f408c0, L_0x60a817f40c50, L_0x60a817f40e90, L_0x60a817f415a0;
L_0x60a817f41700 .part L_0x60a817f3fe50, 3, 1;
S_0x60a817f10420 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817f101d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f10730_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f107f0_0 .net "CLR", 0 0, L_0x60a817f3e790;  1 drivers
v0x60a817f108b0_0 .net "DATA", 0 0, L_0x60a817f419f0;  alias, 1 drivers
v0x60a817f10980_0 .net "PRE", 0 0, L_0x60a817f3e830;  1 drivers
v0x60a817f10a40_0 .var "Q", 0 0;
E_0x60a817f106b0 .event edge, v0x60a817f10980_0, v0x60a817f107f0_0, v0x60a817f0bc30_0;
S_0x60a817f10bf0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817f101d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f10ed0_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f10f90_0 .net "CLR", 0 0, L_0x60a817f3e9a0;  1 drivers
v0x60a817f11050_0 .net "DATA", 0 0, L_0x60a817f3e8d0;  1 drivers
v0x60a817f11120_0 .net "PRE", 0 0, L_0x60a817f3eaf0;  1 drivers
v0x60a817f111e0_0 .var "Q", 0 0;
E_0x60a817f10e70 .event edge, v0x60a817f11120_0, v0x60a817f10f90_0, v0x60a817f0bc30_0;
S_0x60a817f11390 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817f101d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f11680_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f11740_0 .net "CLR", 0 0, L_0x60a817f3ecd0;  1 drivers
v0x60a817f11800_0 .net "DATA", 0 0, L_0x60a817f3ebe0;  1 drivers
v0x60a817f118d0_0 .net "PRE", 0 0, L_0x60a817f3ed70;  1 drivers
v0x60a817f11990_0 .var "Q", 0 0;
E_0x60a817f11620 .event edge, v0x60a817f118d0_0, v0x60a817f11740_0, v0x60a817f0bc30_0;
S_0x60a817f11b40 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817f101d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f11e20_0 .net "CLK", 0 0, v0x60a817f15ab0_0;  alias, 1 drivers
v0x60a817f11ee0_0 .net "CLR", 0 0, L_0x60a817f3f0c0;  1 drivers
v0x60a817f11fa0_0 .net "DATA", 0 0, L_0x60a817f3eff0;  1 drivers
v0x60a817f12070_0 .net "PRE", 0 0, L_0x60a817f3f190;  1 drivers
v0x60a817f12130_0 .var "Q", 0 0;
E_0x60a817f11da0 .event edge, v0x60a817f12070_0, v0x60a817f11ee0_0, v0x60a817f0bc30_0;
S_0x60a817f16290 .scope module, "sender" "SENDER" 2 64, 7 4 0, S_0x60a817eec5b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x60a817f3a6e0 .functor NOT 1, v0x60a817f0a170_0, C4<0>, C4<0>, C4<0>;
L_0x7f305c4d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60a817f346a0 .functor XNOR 1, v0x60a817f0a3d0_0, L_0x7f305c4d0060, C4<0>, C4<0>;
v0x60a817f20740_0 .net "CLK", 0 0, L_0x60a817f42930;  alias, 1 drivers
v0x60a817f20800_0 .net "CLR", 0 0, L_0x60a817f429f0;  alias, 1 drivers
v0x60a817f208a0_0 .var "COUNT_SENT", 3 0;
v0x60a817f20940_0 .net "DATA", 7 0, L_0x60a817f2c200;  alias, 1 drivers
v0x60a817f20a00_0 .net "EMPTY_STATE", 0 0, L_0x60a817f3aaa0;  alias, 1 drivers
v0x60a817f20af0_0 .net "FULL_STATE", 0 0, L_0x60a817f3ad10;  alias, 1 drivers
v0x60a817f20b90_0 .net "HIGH", 0 0, L_0x7f305c4d0060;  1 drivers
L_0x7f305c4d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60a817f20c50_0 .net "LOW", 0 0, L_0x7f305c4d0018;  1 drivers
v0x60a817f20cf0_0 .net "MOSI", 0 0, L_0x60a817f3a910;  alias, 1 drivers
v0x60a817f20db0_0 .net "P_DATA_OUT", 7 0, L_0x60a817f3a610;  1 drivers
v0x60a817f20e70_0 .var "SHIFT_CLK", 0 0;
v0x60a817f20f10_0 .net "TE", 0 0, v0x60a817f0a3d0_0;  alias, 1 drivers
v0x60a817f20fb0_0 .net "WRITE", 0 0, v0x60a817f0a170_0;  alias, 1 drivers
L_0x7f305c4d00a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60a817f21080_0 .net/2u *"_ivl_12", 3 0, L_0x7f305c4d00a8;  1 drivers
v0x60a817f21120_0 .net *"_ivl_14", 0 0, L_0x60a817f3a9b0;  1 drivers
L_0x7f305c4d00f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60a817f211c0_0 .net/2u *"_ivl_18", 3 0, L_0x7f305c4d00f0;  1 drivers
v0x60a817f212a0_0 .net *"_ivl_20", 0 0, L_0x60a817f3abd0;  1 drivers
v0x60a817f21360_0 .var *"_ivl_28", 0 0; Local signal
v0x60a817f21440_0 .net *"_ivl_6", 0 0, L_0x60a817f346a0;  1 drivers
v0x60a817f21500_0 .net *"_ivl_9", 0 0, L_0x60a817f3a7e0;  1 drivers
E_0x60a817f0b570 .event edge, v0x60a817f09e70_0;
E_0x60a817f165d0 .event edge, v0x60a817f0a170_0, v0x60a817f09f30_0, v0x60a817f16ef0_0;
L_0x60a817f3a7e0 .part L_0x60a817f3a610, 0, 1;
L_0x60a817f3a910 .functor MUXZ 1, L_0x7f305c4d0018, L_0x60a817f3a7e0, L_0x60a817f346a0, C4<>;
L_0x60a817f3a9b0 .cmp/eq 4, v0x60a817f208a0_0, L_0x7f305c4d00a8;
L_0x60a817f3aaa0 .functor MUXZ 1, L_0x7f305c4d0018, L_0x7f305c4d0060, L_0x60a817f3a9b0, C4<>;
L_0x60a817f3abd0 .cmp/eq 4, v0x60a817f208a0_0, L_0x7f305c4d00f0;
L_0x60a817f3ad10 .functor MUXZ 1, L_0x7f305c4d0018, L_0x7f305c4d0060, L_0x60a817f3abd0, C4<>;
S_0x60a817f16630 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 7 23, 3 4 0, S_0x60a817f16290;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x60a817f20180_0 .net "CLK", 0 0, v0x60a817f20e70_0;  1 drivers
v0x60a817f20240_0 .net "CLR", 0 0, L_0x60a817f429f0;  alias, 1 drivers
v0x60a817f20300_0 .net "P_DATA_IN", 7 0, L_0x60a817f2c200;  alias, 1 drivers
v0x60a817f20400_0 .net "P_DATA_OUT", 7 0, L_0x60a817f3a610;  alias, 1 drivers
v0x60a817f204a0_0 .net "SH_LD", 0 0, L_0x60a817f3a6e0;  1 drivers
v0x60a817f20590_0 .net "S_DATA_IN", 0 0, L_0x7f305c4d0018;  alias, 1 drivers
L_0x60a817f36ca0 .part L_0x60a817f2c200, 4, 4;
L_0x60a817f3a3e0 .part L_0x60a817f2c200, 0, 4;
L_0x60a817f3a4d0 .part L_0x60a817f3a610, 4, 1;
L_0x60a817f3a610 .concat8 [ 4 4 0 0], L_0x60a817f37460, L_0x60a817f33b70;
S_0x60a817f16910 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 13, 4 3 0, S_0x60a817f16630;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f341f0 .functor NOT 1, L_0x60a817f3a6e0, C4<0>, C4<0>, C4<0>;
L_0x60a817f34290 .functor NOT 1, L_0x60a817f429f0, C4<0>, C4<0>, C4<0>;
L_0x60a817f34330 .functor AND 1, L_0x60a817f341f0, L_0x60a817f343d0, C4<1>, C4<1>;
L_0x60a817f34470 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f34600, C4<0>, C4<0>;
L_0x60a817f34180 .functor AND 1, L_0x60a817f341f0, L_0x60a817f34720, C4<1>, C4<1>;
L_0x60a817f347c0 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f34860, C4<0>, C4<0>;
L_0x60a817f34a70 .functor AND 1, L_0x60a817f341f0, L_0x60a817f34b70, C4<1>, C4<1>;
L_0x60a817f34c10 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f34d00, C4<0>, C4<0>;
L_0x60a817f35000 .functor AND 1, L_0x60a817f341f0, L_0x60a817f350c0, C4<1>, C4<1>;
L_0x60a817f35350 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f35410, C4<0>, C4<0>;
L_0x60a817f35680 .functor AND 1, L_0x60a817f35740, L_0x60a817f34290, C4<1>, C4<1>;
L_0x60a817f35880 .functor OR 1, L_0x60a817f35960, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f35b70 .functor AND 1, L_0x60a817f35be0, L_0x60a817f34290, C4<1>, C4<1>;
L_0x60a817f35cd0 .functor OR 1, L_0x60a817f35e50, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f358f0 .functor AND 1, L_0x60a817f36020, L_0x60a817f34290, C4<1>, C4<1>;
L_0x60a817f360c0 .functor OR 1, L_0x60a817f361c0, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f36490 .functor AND 1, L_0x60a817f36550, L_0x60a817f34290, C4<1>, C4<1>;
L_0x60a817f368d0 .functor OR 1, L_0x60a817f36a30, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f36c30 .functor BUFZ 4, L_0x60a817f36ca0, C4<0000>, C4<0000>, C4<0000>;
v0x60a817f18af0_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f18bb0_0 .net "CLR", 0 0, L_0x60a817f429f0;  alias, 1 drivers
v0x60a817f18c70_0 .net "D_CLR", 3 0, L_0x60a817f36740;  1 drivers
v0x60a817f18d40_0 .net "D_DATA", 3 0, L_0x60a817f36c30;  1 drivers
v0x60a817f18e00_0 .net "D_PRE", 3 0, L_0x60a817f36350;  1 drivers
v0x60a817f18ee0_0 .net "P_DATA_IN", 3 0, L_0x60a817f36ca0;  1 drivers
v0x60a817f18fc0_0 .net "P_DATA_OUT", 3 0, L_0x60a817f33b70;  1 drivers
v0x60a817f190a0_0 .net "SH_LD", 0 0, L_0x60a817f3a6e0;  alias, 1 drivers
v0x60a817f19160_0 .net "S_CLR", 3 0, L_0x60a817f34da0;  1 drivers
v0x60a817f192d0_0 .net "S_DATA_IN", 0 0, L_0x7f305c4d0018;  alias, 1 drivers
v0x60a817f19370_0 .net "S_PRE", 3 0, L_0x60a817f34e40;  1 drivers
v0x60a817f19430_0 .net *"_ivl_101", 0 0, L_0x60a817f360c0;  1 drivers
v0x60a817f19510_0 .net *"_ivl_104", 0 0, L_0x60a817f361c0;  1 drivers
v0x60a817f195f0_0 .net *"_ivl_106", 0 0, L_0x60a817f36490;  1 drivers
v0x60a817f196d0_0 .net *"_ivl_110", 0 0, L_0x60a817f36550;  1 drivers
v0x60a817f197b0_0 .net *"_ivl_112", 0 0, L_0x60a817f368d0;  1 drivers
v0x60a817f19890_0 .net *"_ivl_116", 0 0, L_0x60a817f36a30;  1 drivers
v0x60a817f19a80_0 .net *"_ivl_34", 0 0, L_0x60a817f34330;  1 drivers
v0x60a817f19b60_0 .net *"_ivl_37", 0 0, L_0x60a817f343d0;  1 drivers
v0x60a817f19c40_0 .net *"_ivl_39", 0 0, L_0x60a817f34470;  1 drivers
v0x60a817f19d20_0 .net *"_ivl_42", 0 0, L_0x60a817f34600;  1 drivers
v0x60a817f19e00_0 .net *"_ivl_44", 0 0, L_0x60a817f34180;  1 drivers
v0x60a817f19ee0_0 .net *"_ivl_47", 0 0, L_0x60a817f34720;  1 drivers
v0x60a817f19fc0_0 .net *"_ivl_49", 0 0, L_0x60a817f347c0;  1 drivers
v0x60a817f1a0a0_0 .net *"_ivl_52", 0 0, L_0x60a817f34860;  1 drivers
v0x60a817f1a180_0 .net *"_ivl_54", 0 0, L_0x60a817f34a70;  1 drivers
v0x60a817f1a260_0 .net *"_ivl_57", 0 0, L_0x60a817f34b70;  1 drivers
v0x60a817f1a340_0 .net *"_ivl_59", 0 0, L_0x60a817f34c10;  1 drivers
v0x60a817f1a420_0 .net *"_ivl_62", 0 0, L_0x60a817f34d00;  1 drivers
v0x60a817f1a500_0 .net *"_ivl_64", 0 0, L_0x60a817f35000;  1 drivers
v0x60a817f1a5e0_0 .net *"_ivl_68", 0 0, L_0x60a817f350c0;  1 drivers
v0x60a817f1a6c0_0 .net *"_ivl_70", 0 0, L_0x60a817f35350;  1 drivers
v0x60a817f1a7a0_0 .net *"_ivl_74", 0 0, L_0x60a817f35410;  1 drivers
v0x60a817f1aa90_0 .net *"_ivl_76", 0 0, L_0x60a817f35680;  1 drivers
v0x60a817f1ab70_0 .net *"_ivl_79", 0 0, L_0x60a817f35740;  1 drivers
v0x60a817f1ac50_0 .net *"_ivl_81", 0 0, L_0x60a817f35880;  1 drivers
v0x60a817f1ad30_0 .net *"_ivl_84", 0 0, L_0x60a817f35960;  1 drivers
v0x60a817f1ae10_0 .net *"_ivl_86", 0 0, L_0x60a817f35b70;  1 drivers
v0x60a817f1aef0_0 .net *"_ivl_89", 0 0, L_0x60a817f35be0;  1 drivers
v0x60a817f1afd0_0 .net *"_ivl_91", 0 0, L_0x60a817f35cd0;  1 drivers
v0x60a817f1b0b0_0 .net *"_ivl_94", 0 0, L_0x60a817f35e50;  1 drivers
v0x60a817f1b190_0 .net *"_ivl_96", 0 0, L_0x60a817f358f0;  1 drivers
v0x60a817f1b270_0 .net *"_ivl_99", 0 0, L_0x60a817f36020;  1 drivers
v0x60a817f1b350_0 .net "notCLR", 0 0, L_0x60a817f34290;  1 drivers
v0x60a817f1b410_0 .net "notSH_LD", 0 0, L_0x60a817f341f0;  1 drivers
L_0x60a817f334c0 .part L_0x60a817f36740, 0, 1;
L_0x60a817f33560 .part L_0x60a817f36350, 0, 1;
L_0x60a817f33600 .part L_0x60a817f33b70, 3, 1;
L_0x60a817f336a0 .part L_0x60a817f36740, 1, 1;
L_0x60a817f337c0 .part L_0x60a817f36350, 1, 1;
L_0x60a817f338b0 .part L_0x60a817f33b70, 2, 1;
L_0x60a817f339e0 .part L_0x60a817f36740, 2, 1;
L_0x60a817f33a80 .part L_0x60a817f36350, 2, 1;
L_0x60a817f33b70 .concat8 [ 1 1 1 1], v0x60a817f18940_0, v0x60a817f181a0_0, v0x60a817f179d0_0, v0x60a817f17220_0;
L_0x60a817f33d00 .part L_0x60a817f33b70, 1, 1;
L_0x60a817f33ec0 .part L_0x60a817f36740, 3, 1;
L_0x60a817f34020 .part L_0x60a817f36350, 3, 1;
L_0x60a817f343d0 .part L_0x60a817f36c30, 3, 1;
L_0x60a817f34600 .part L_0x60a817f36c30, 3, 1;
L_0x60a817f34720 .part L_0x60a817f36c30, 2, 1;
L_0x60a817f34860 .part L_0x60a817f36c30, 2, 1;
L_0x60a817f34b70 .part L_0x60a817f36c30, 1, 1;
L_0x60a817f34d00 .part L_0x60a817f36c30, 1, 1;
L_0x60a817f34e40 .concat8 [ 1 1 1 1], L_0x60a817f34330, L_0x60a817f34180, L_0x60a817f34a70, L_0x60a817f35000;
L_0x60a817f350c0 .part L_0x60a817f36c30, 0, 1;
L_0x60a817f34da0 .concat8 [ 1 1 1 1], L_0x60a817f34470, L_0x60a817f347c0, L_0x60a817f34c10, L_0x60a817f35350;
L_0x60a817f35410 .part L_0x60a817f36c30, 0, 1;
L_0x60a817f35740 .part L_0x60a817f34e40, 0, 1;
L_0x60a817f35960 .part L_0x60a817f34da0, 0, 1;
L_0x60a817f35be0 .part L_0x60a817f34e40, 1, 1;
L_0x60a817f35e50 .part L_0x60a817f34da0, 1, 1;
L_0x60a817f36020 .part L_0x60a817f34e40, 2, 1;
L_0x60a817f361c0 .part L_0x60a817f34da0, 2, 1;
L_0x60a817f36350 .concat8 [ 1 1 1 1], L_0x60a817f35680, L_0x60a817f35b70, L_0x60a817f358f0, L_0x60a817f36490;
L_0x60a817f36550 .part L_0x60a817f34e40, 3, 1;
L_0x60a817f36740 .concat8 [ 1 1 1 1], L_0x60a817f35880, L_0x60a817f35cd0, L_0x60a817f360c0, L_0x60a817f368d0;
L_0x60a817f36a30 .part L_0x60a817f34da0, 3, 1;
S_0x60a817f16bf0 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817f16910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f16ef0_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f16fd0_0 .net "CLR", 0 0, L_0x60a817f334c0;  1 drivers
v0x60a817f17090_0 .net "DATA", 0 0, L_0x7f305c4d0018;  alias, 1 drivers
v0x60a817f17160_0 .net "PRE", 0 0, L_0x60a817f33560;  1 drivers
v0x60a817f17220_0 .var "Q", 0 0;
E_0x60a817f16e70 .event edge, v0x60a817f17160_0, v0x60a817f16fd0_0, v0x60a817f16ef0_0;
S_0x60a817f173d0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817f16910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f176b0_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f177a0_0 .net "CLR", 0 0, L_0x60a817f336a0;  1 drivers
v0x60a817f17840_0 .net "DATA", 0 0, L_0x60a817f33600;  1 drivers
v0x60a817f17910_0 .net "PRE", 0 0, L_0x60a817f337c0;  1 drivers
v0x60a817f179d0_0 .var "Q", 0 0;
E_0x60a817f17650 .event edge, v0x60a817f17910_0, v0x60a817f177a0_0, v0x60a817f16ef0_0;
S_0x60a817f17b80 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817f16910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f17e70_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f17f80_0 .net "CLR", 0 0, L_0x60a817f339e0;  1 drivers
v0x60a817f18040_0 .net "DATA", 0 0, L_0x60a817f338b0;  1 drivers
v0x60a817f180e0_0 .net "PRE", 0 0, L_0x60a817f33a80;  1 drivers
v0x60a817f181a0_0 .var "Q", 0 0;
E_0x60a817f17e10 .event edge, v0x60a817f180e0_0, v0x60a817f17f80_0, v0x60a817f16ef0_0;
S_0x60a817f18350 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817f16910;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f18630_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f186f0_0 .net "CLR", 0 0, L_0x60a817f33ec0;  1 drivers
v0x60a817f187b0_0 .net "DATA", 0 0, L_0x60a817f33d00;  1 drivers
v0x60a817f18880_0 .net "PRE", 0 0, L_0x60a817f34020;  1 drivers
v0x60a817f18940_0 .var "Q", 0 0;
E_0x60a817f185b0 .event edge, v0x60a817f18880_0, v0x60a817f186f0_0, v0x60a817f16ef0_0;
S_0x60a817f1b5d0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 21, 4 3 0, S_0x60a817f16630;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x60a817f379f0 .functor NOT 1, L_0x60a817f3a6e0, C4<0>, C4<0>, C4<0>;
L_0x60a817f37ba0 .functor NOT 1, L_0x60a817f429f0, C4<0>, C4<0>, C4<0>;
L_0x60a817f37c40 .functor AND 1, L_0x60a817f379f0, L_0x60a817f37ce0, C4<1>, C4<1>;
L_0x60a817f37d80 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f37e80, C4<0>, C4<0>;
L_0x60a817f37980 .functor AND 1, L_0x60a817f379f0, L_0x60a817f37f20, C4<1>, C4<1>;
L_0x60a817f38010 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f380b0, C4<0>, C4<0>;
L_0x60a817f38230 .functor AND 1, L_0x60a817f379f0, L_0x60a817f38330, C4<1>, C4<1>;
L_0x60a817f383d0 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f384c0, C4<0>, C4<0>;
L_0x60a817f387c0 .functor AND 1, L_0x60a817f379f0, L_0x60a817f38880, C4<1>, C4<1>;
L_0x60a817f38b10 .functor NOR 1, L_0x60a817f3a6e0, L_0x60a817f38bd0, C4<0>, C4<0>;
L_0x60a817f38e40 .functor AND 1, L_0x60a817f38f00, L_0x60a817f37ba0, C4<1>, C4<1>;
L_0x60a817f39040 .functor OR 1, L_0x60a817f39120, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f39330 .functor AND 1, L_0x60a817f393a0, L_0x60a817f37ba0, C4<1>, C4<1>;
L_0x60a817f39490 .functor OR 1, L_0x60a817f39500, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f390b0 .functor AND 1, L_0x60a817f396d0, L_0x60a817f37ba0, C4<1>, C4<1>;
L_0x60a817f39770 .functor OR 1, L_0x60a817f39870, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f39bd0 .functor AND 1, L_0x60a817f39c90, L_0x60a817f37ba0, C4<1>, C4<1>;
L_0x60a817f3a010 .functor OR 1, L_0x60a817f3a170, L_0x60a817f429f0, C4<0>, C4<0>;
L_0x60a817f3a370 .functor BUFZ 4, L_0x60a817f3a3e0, C4<0000>, C4<0000>, C4<0000>;
v0x60a817f1d6e0_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f1d7a0_0 .net "CLR", 0 0, L_0x60a817f429f0;  alias, 1 drivers
v0x60a817f1d8b0_0 .net "D_CLR", 3 0, L_0x60a817f39e80;  1 drivers
v0x60a817f1d950_0 .net "D_DATA", 3 0, L_0x60a817f3a370;  1 drivers
v0x60a817f1da30_0 .net "D_PRE", 3 0, L_0x60a817f39a90;  1 drivers
v0x60a817f1db60_0 .net "P_DATA_IN", 3 0, L_0x60a817f3a3e0;  1 drivers
v0x60a817f1dc40_0 .net "P_DATA_OUT", 3 0, L_0x60a817f37460;  1 drivers
v0x60a817f1dd20_0 .net "SH_LD", 0 0, L_0x60a817f3a6e0;  alias, 1 drivers
v0x60a817f1ddc0_0 .net "S_CLR", 3 0, L_0x60a817f38560;  1 drivers
v0x60a817f1de80_0 .net "S_DATA_IN", 0 0, L_0x60a817f3a4d0;  1 drivers
v0x60a817f1df20_0 .net "S_PRE", 3 0, L_0x60a817f38600;  1 drivers
v0x60a817f1dfe0_0 .net *"_ivl_101", 0 0, L_0x60a817f39770;  1 drivers
v0x60a817f1e0c0_0 .net *"_ivl_104", 0 0, L_0x60a817f39870;  1 drivers
v0x60a817f1e1a0_0 .net *"_ivl_106", 0 0, L_0x60a817f39bd0;  1 drivers
v0x60a817f1e280_0 .net *"_ivl_110", 0 0, L_0x60a817f39c90;  1 drivers
v0x60a817f1e360_0 .net *"_ivl_112", 0 0, L_0x60a817f3a010;  1 drivers
v0x60a817f1e440_0 .net *"_ivl_116", 0 0, L_0x60a817f3a170;  1 drivers
v0x60a817f1e630_0 .net *"_ivl_34", 0 0, L_0x60a817f37c40;  1 drivers
v0x60a817f1e710_0 .net *"_ivl_37", 0 0, L_0x60a817f37ce0;  1 drivers
v0x60a817f1e7f0_0 .net *"_ivl_39", 0 0, L_0x60a817f37d80;  1 drivers
v0x60a817f1e8d0_0 .net *"_ivl_42", 0 0, L_0x60a817f37e80;  1 drivers
v0x60a817f1e9b0_0 .net *"_ivl_44", 0 0, L_0x60a817f37980;  1 drivers
v0x60a817f1ea90_0 .net *"_ivl_47", 0 0, L_0x60a817f37f20;  1 drivers
v0x60a817f1eb70_0 .net *"_ivl_49", 0 0, L_0x60a817f38010;  1 drivers
v0x60a817f1ec50_0 .net *"_ivl_52", 0 0, L_0x60a817f380b0;  1 drivers
v0x60a817f1ed30_0 .net *"_ivl_54", 0 0, L_0x60a817f38230;  1 drivers
v0x60a817f1ee10_0 .net *"_ivl_57", 0 0, L_0x60a817f38330;  1 drivers
v0x60a817f1eef0_0 .net *"_ivl_59", 0 0, L_0x60a817f383d0;  1 drivers
v0x60a817f1efd0_0 .net *"_ivl_62", 0 0, L_0x60a817f384c0;  1 drivers
v0x60a817f1f0b0_0 .net *"_ivl_64", 0 0, L_0x60a817f387c0;  1 drivers
v0x60a817f1f190_0 .net *"_ivl_68", 0 0, L_0x60a817f38880;  1 drivers
v0x60a817f1f270_0 .net *"_ivl_70", 0 0, L_0x60a817f38b10;  1 drivers
v0x60a817f1f350_0 .net *"_ivl_74", 0 0, L_0x60a817f38bd0;  1 drivers
v0x60a817f1f640_0 .net *"_ivl_76", 0 0, L_0x60a817f38e40;  1 drivers
v0x60a817f1f720_0 .net *"_ivl_79", 0 0, L_0x60a817f38f00;  1 drivers
v0x60a817f1f800_0 .net *"_ivl_81", 0 0, L_0x60a817f39040;  1 drivers
v0x60a817f1f8e0_0 .net *"_ivl_84", 0 0, L_0x60a817f39120;  1 drivers
v0x60a817f1f9c0_0 .net *"_ivl_86", 0 0, L_0x60a817f39330;  1 drivers
v0x60a817f1faa0_0 .net *"_ivl_89", 0 0, L_0x60a817f393a0;  1 drivers
v0x60a817f1fb80_0 .net *"_ivl_91", 0 0, L_0x60a817f39490;  1 drivers
v0x60a817f1fc60_0 .net *"_ivl_94", 0 0, L_0x60a817f39500;  1 drivers
v0x60a817f1fd40_0 .net *"_ivl_96", 0 0, L_0x60a817f390b0;  1 drivers
v0x60a817f1fe20_0 .net *"_ivl_99", 0 0, L_0x60a817f396d0;  1 drivers
v0x60a817f1ff00_0 .net "notCLR", 0 0, L_0x60a817f37ba0;  1 drivers
v0x60a817f1ffc0_0 .net "notSH_LD", 0 0, L_0x60a817f379f0;  1 drivers
L_0x60a817f36d90 .part L_0x60a817f39e80, 0, 1;
L_0x60a817f36e30 .part L_0x60a817f39a90, 0, 1;
L_0x60a817f36ed0 .part L_0x60a817f37460, 3, 1;
L_0x60a817f36fa0 .part L_0x60a817f39e80, 1, 1;
L_0x60a817f370f0 .part L_0x60a817f39a90, 1, 1;
L_0x60a817f371e0 .part L_0x60a817f37460, 2, 1;
L_0x60a817f372d0 .part L_0x60a817f39e80, 2, 1;
L_0x60a817f37370 .part L_0x60a817f39a90, 2, 1;
L_0x60a817f37460 .concat8 [ 1 1 1 1], v0x60a817f1d530_0, v0x60a817f1cd90_0, v0x60a817f1c5e0_0, v0x60a817f1be40_0;
L_0x60a817f375f0 .part L_0x60a817f37460, 1, 1;
L_0x60a817f376c0 .part L_0x60a817f39e80, 3, 1;
L_0x60a817f37820 .part L_0x60a817f39a90, 3, 1;
L_0x60a817f37ce0 .part L_0x60a817f3a370, 3, 1;
L_0x60a817f37e80 .part L_0x60a817f3a370, 3, 1;
L_0x60a817f37f20 .part L_0x60a817f3a370, 2, 1;
L_0x60a817f380b0 .part L_0x60a817f3a370, 2, 1;
L_0x60a817f38330 .part L_0x60a817f3a370, 1, 1;
L_0x60a817f384c0 .part L_0x60a817f3a370, 1, 1;
L_0x60a817f38600 .concat8 [ 1 1 1 1], L_0x60a817f37c40, L_0x60a817f37980, L_0x60a817f38230, L_0x60a817f387c0;
L_0x60a817f38880 .part L_0x60a817f3a370, 0, 1;
L_0x60a817f38560 .concat8 [ 1 1 1 1], L_0x60a817f37d80, L_0x60a817f38010, L_0x60a817f383d0, L_0x60a817f38b10;
L_0x60a817f38bd0 .part L_0x60a817f3a370, 0, 1;
L_0x60a817f38f00 .part L_0x60a817f38600, 0, 1;
L_0x60a817f39120 .part L_0x60a817f38560, 0, 1;
L_0x60a817f393a0 .part L_0x60a817f38600, 1, 1;
L_0x60a817f39500 .part L_0x60a817f38560, 1, 1;
L_0x60a817f396d0 .part L_0x60a817f38600, 2, 1;
L_0x60a817f39870 .part L_0x60a817f38560, 2, 1;
L_0x60a817f39a90 .concat8 [ 1 1 1 1], L_0x60a817f38e40, L_0x60a817f39330, L_0x60a817f390b0, L_0x60a817f39bd0;
L_0x60a817f39c90 .part L_0x60a817f38600, 3, 1;
L_0x60a817f39e80 .concat8 [ 1 1 1 1], L_0x60a817f39040, L_0x60a817f39490, L_0x60a817f39770, L_0x60a817f3a010;
L_0x60a817f3a170 .part L_0x60a817f38560, 3, 1;
S_0x60a817f1b820 .scope module, "dff0" "d_ff" 4 19, 5 3 0, S_0x60a817f1b5d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f1bb30_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f1bbf0_0 .net "CLR", 0 0, L_0x60a817f36d90;  1 drivers
v0x60a817f1bcb0_0 .net "DATA", 0 0, L_0x60a817f3a4d0;  alias, 1 drivers
v0x60a817f1bd80_0 .net "PRE", 0 0, L_0x60a817f36e30;  1 drivers
v0x60a817f1be40_0 .var "Q", 0 0;
E_0x60a817f1bab0 .event edge, v0x60a817f1bd80_0, v0x60a817f1bbf0_0, v0x60a817f16ef0_0;
S_0x60a817f1bff0 .scope module, "dff1" "d_ff" 4 20, 5 3 0, S_0x60a817f1b5d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f1c2d0_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f1c390_0 .net "CLR", 0 0, L_0x60a817f36fa0;  1 drivers
v0x60a817f1c450_0 .net "DATA", 0 0, L_0x60a817f36ed0;  1 drivers
v0x60a817f1c520_0 .net "PRE", 0 0, L_0x60a817f370f0;  1 drivers
v0x60a817f1c5e0_0 .var "Q", 0 0;
E_0x60a817f1c270 .event edge, v0x60a817f1c520_0, v0x60a817f1c390_0, v0x60a817f16ef0_0;
S_0x60a817f1c790 .scope module, "dff2" "d_ff" 4 21, 5 3 0, S_0x60a817f1b5d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f1ca80_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f1cb40_0 .net "CLR", 0 0, L_0x60a817f372d0;  1 drivers
v0x60a817f1cc00_0 .net "DATA", 0 0, L_0x60a817f371e0;  1 drivers
v0x60a817f1ccd0_0 .net "PRE", 0 0, L_0x60a817f37370;  1 drivers
v0x60a817f1cd90_0 .var "Q", 0 0;
E_0x60a817f1ca20 .event edge, v0x60a817f1ccd0_0, v0x60a817f1cb40_0, v0x60a817f16ef0_0;
S_0x60a817f1cf40 .scope module, "dff3" "d_ff" 4 22, 5 3 0, S_0x60a817f1b5d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x60a817f1d220_0 .net "CLK", 0 0, v0x60a817f20e70_0;  alias, 1 drivers
v0x60a817f1d2e0_0 .net "CLR", 0 0, L_0x60a817f376c0;  1 drivers
v0x60a817f1d3a0_0 .net "DATA", 0 0, L_0x60a817f375f0;  1 drivers
v0x60a817f1d470_0 .net "PRE", 0 0, L_0x60a817f37820;  1 drivers
v0x60a817f1d530_0 .var "Q", 0 0;
E_0x60a817f1d1a0 .event edge, v0x60a817f1d470_0, v0x60a817f1d2e0_0, v0x60a817f16ef0_0;
S_0x60a817f216e0 .scope module, "status" "STATUS_COMBINATION" 2 84, 8 1 0, S_0x60a817eec5b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 1 /INPUT 1 "SENDER_FULL_STATE";
    .port_info 2 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 3 /INPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 4 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 5 /INPUT 1 "RECEIVER_EMPTY_STATE";
    .port_info 6 /INPUT 1 "SENDER_WRITE";
    .port_info 7 /INPUT 1 "RECEIVER_READ";
    .port_info 8 /INPUT 1 "S_CLK";
    .port_info 9 /INPUT 1 "CLR";
    .port_info 10 /OUTPUT 8 "STATUS";
L_0x60a817f424c0 .functor BUFZ 8, v0x60a817f21c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60a817f21b10_0 .net "CLR", 0 0, o0x7f305c894708;  alias, 0 drivers
L_0x7f305c4d02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60a817f21bb0_0 .net "HIGH", 0 0, L_0x7f305c4d02a0;  1 drivers
v0x60a817f21c70_0 .var "LOCAL_STATUS", 7 0;
L_0x7f305c4d02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60a817f21d60_0 .net "LOW", 0 0, L_0x7f305c4d02e8;  1 drivers
o0x7f305c89d528 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f21e20_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, o0x7f305c89d528;  0 drivers
v0x60a817f21f30_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x60a817f41d10;  alias, 1 drivers
v0x60a817f21fd0_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x60a817f41f90;  alias, 1 drivers
o0x7f305c89d558 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f220c0_0 .net "RECEIVER_READ", 0 0, o0x7f305c89d558;  0 drivers
o0x7f305c89d588 .functor BUFZ 1, C4<z>; HiZ drive
v0x60a817f22160_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, o0x7f305c89d588;  0 drivers
v0x60a817f22220_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x60a817f3aaa0;  alias, 1 drivers
v0x60a817f222c0_0 .net "SENDER_FULL_STATE", 0 0, o0x7f305c89d5b8;  alias, 0 drivers
v0x60a817f22380_0 .net "SENDER_WRITE", 0 0, v0x60a817f0a170_0;  alias, 1 drivers
v0x60a817f22470_0 .net "STATUS", 7 0, L_0x60a817f424c0;  alias, 1 drivers
v0x60a817f22550_0 .net "S_CLK", 0 0, o0x7f305c89d618;  alias, 0 drivers
E_0x60a817f16830 .event edge, v0x60a817f09b90_0;
E_0x60a817f219c0 .event edge, v0x60a817f0a0b0_0;
E_0x60a817f21a20 .event posedge, v0x60a817f22550_0;
E_0x60a817f21a80 .event edge, v0x60a817ef7480_0;
    .scope S_0x60a817eff290;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817eff870_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x60a817eff290;
T_1 ;
    %wait E_0x60a817eff510;
    %load/vec4 v0x60a817eff650_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817eff7b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x60a817eff590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x60a817eff710_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x60a817eff870_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x60a817eff870_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60a817eff650_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817eff7b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817eff870_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x60a817eff650_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817eff7b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817eff870_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817eff870_0;
    %store/vec4 v0x60a817eff870_0, 0, 1;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x60a817effa20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efffe0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x60a817effa20;
T_3 ;
    %wait E_0x60a817effca0;
    %load/vec4 v0x60a817effdc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efff20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60a817effd00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x60a817effe80_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x60a817efffe0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x60a817efffe0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60a817effdc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efff20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efffe0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x60a817effdc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efff20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817efffe0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817efffe0_0;
    %store/vec4 v0x60a817efffe0_0, 0, 1;
T_3.7 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x60a817f00190;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f00790_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x60a817f00190;
T_5 ;
    %wait E_0x60a817f00420;
    %load/vec4 v0x60a817f00540_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f006d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x60a817f00480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x60a817f00600_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x60a817f00790_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x60a817f00790_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60a817f00540_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f006d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f00790_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x60a817f00540_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f006d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f00790_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f00790_0;
    %store/vec4 v0x60a817f00790_0, 0, 1;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x60a817f00940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f00f30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x60a817f00940;
T_7 ;
    %wait E_0x60a817f00ba0;
    %load/vec4 v0x60a817f00ce0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f00e70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x60a817f00c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x60a817f00da0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x60a817f00f30_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x60a817f00f30_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60a817f00ce0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f00e70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f00f30_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x60a817f00ce0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f00e70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f00f30_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f00f30_0;
    %store/vec4 v0x60a817f00f30_0, 0, 1;
T_7.7 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x60a817f03cb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f044e0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x60a817f03cb0;
T_9 ;
    %wait E_0x60a817f03f40;
    %load/vec4 v0x60a817f04290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f04420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x60a817f03fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x60a817f04350_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x60a817f044e0_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x60a817f044e0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60a817f04290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f04420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f044e0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x60a817f04290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f04420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f044e0_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f044e0_0;
    %store/vec4 v0x60a817f044e0_0, 0, 1;
T_9.7 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x60a817f04690;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f04c80_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x60a817f04690;
T_11 ;
    %wait E_0x60a817f04910;
    %load/vec4 v0x60a817f04a30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f04bc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x60a817f04970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x60a817f04af0_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x60a817f04c80_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x60a817f04c80_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60a817f04a30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f04bc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f04c80_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x60a817f04a30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f04bc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f04c80_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f04c80_0;
    %store/vec4 v0x60a817f04c80_0, 0, 1;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x60a817f04e30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f05430_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x60a817f04e30;
T_13 ;
    %wait E_0x60a817f050c0;
    %load/vec4 v0x60a817f051e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f05370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x60a817f05120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0x60a817f052a0_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x60a817f05430_0;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0x60a817f05430_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60a817f051e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f05370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f05430_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x60a817f051e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f05370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f05430_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f05430_0;
    %store/vec4 v0x60a817f05430_0, 0, 1;
T_13.7 ;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x60a817f055e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f05bd0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x60a817f055e0;
T_15 ;
    %wait E_0x60a817f05840;
    %load/vec4 v0x60a817f05980_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f05b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x60a817f058c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x60a817f05a40_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x60a817f05bd0_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0x60a817f05bd0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60a817f05980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f05b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f05bd0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x60a817f05980_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f05b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f05bd0_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f05bd0_0;
    %store/vec4 v0x60a817f05bd0_0, 0, 1;
T_15.7 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x60a817ee5f80;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817edbb40_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x60a817ee5f80;
T_17 ;
    %wait E_0x60a817e10720;
    %load/vec4 v0x60a817eebf30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ede3e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x60a817ee2ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0x60a817ee4400_0;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x60a817edbb40_0;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0x60a817edbb40_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60a817eebf30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ede3e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817edbb40_0, 0, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x60a817eebf30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ede3e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817edbb40_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817edbb40_0;
    %store/vec4 v0x60a817edbb40_0, 0, 1;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x60a817ee6330;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817ef63c0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x60a817ee6330;
T_19 ;
    %wait E_0x60a817e07cf0;
    %load/vec4 v0x60a817ef61c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef6300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x60a817ef6100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x60a817ef6260_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x60a817ef63c0_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x60a817ef63c0_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60a817ef61c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef6300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817ef63c0_0, 0, 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x60a817ef61c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef6300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817ef63c0_0, 0, 1;
    %jmp T_19.7;
T_19.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817ef63c0_0;
    %store/vec4 v0x60a817ef63c0_0, 0, 1;
T_19.7 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x60a817ef6570;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817ef6aa0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x60a817ef6570;
T_21 ;
    %wait E_0x60a817e05cd0;
    %load/vec4 v0x60a817ef6880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef69e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x60a817ef6770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.2, 8;
    %load/vec4 v0x60a817ef6940_0;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %load/vec4 v0x60a817ef6aa0_0;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %store/vec4 v0x60a817ef6aa0_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60a817ef6880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef69e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817ef6aa0_0, 0, 1;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x60a817ef6880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef69e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817ef6aa0_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817ef6aa0_0;
    %store/vec4 v0x60a817ef6aa0_0, 0, 1;
T_21.7 ;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x60a817ef6c50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817ef7180_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x60a817ef6c50;
T_23 ;
    %wait E_0x60a817dd60f0;
    %load/vec4 v0x60a817ef6f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef70c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x60a817ef6e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0x60a817ef6ff0_0;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v0x60a817ef7180_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0x60a817ef7180_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60a817ef6f30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef70c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817ef7180_0, 0, 1;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x60a817ef6f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817ef70c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817ef7180_0, 0, 1;
    %jmp T_23.7;
T_23.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817ef7180_0;
    %store/vec4 v0x60a817ef7180_0, 0, 1;
T_23.7 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x60a817ef9ff0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efa590_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x60a817ef9ff0;
T_25 ;
    %wait E_0x60a817efa200;
    %load/vec4 v0x60a817efa340_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efa4d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x60a817efa280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.2, 8;
    %load/vec4 v0x60a817efa400_0;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v0x60a817efa590_0;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0x60a817efa590_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60a817efa340_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efa4d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efa590_0, 0, 1;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x60a817efa340_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efa4d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817efa590_0, 0, 1;
    %jmp T_25.7;
T_25.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817efa590_0;
    %store/vec4 v0x60a817efa590_0, 0, 1;
T_25.7 ;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x60a817efa740;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efacb0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x60a817efa740;
T_27 ;
    %wait E_0x60a817efa940;
    %load/vec4 v0x60a817efaa60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efabf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x60a817efa9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0x60a817efab20_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v0x60a817efacb0_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v0x60a817efacb0_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60a817efaa60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efabf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efacb0_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x60a817efaa60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efabf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817efacb0_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817efacb0_0;
    %store/vec4 v0x60a817efacb0_0, 0, 1;
T_27.7 ;
T_27.5 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x60a817efae60;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efb3e0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x60a817efae60;
T_29 ;
    %wait E_0x60a817efb070;
    %load/vec4 v0x60a817efb190_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efb320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x60a817efb0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.2, 8;
    %load/vec4 v0x60a817efb250_0;
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %load/vec4 v0x60a817efb3e0_0;
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %store/vec4 v0x60a817efb3e0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60a817efb190_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efb320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efb3e0_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x60a817efb190_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efb320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817efb3e0_0, 0, 1;
    %jmp T_29.7;
T_29.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817efb3e0_0;
    %store/vec4 v0x60a817efb3e0_0, 0, 1;
T_29.7 ;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x60a817efb590;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efbb00_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x60a817efb590;
T_31 ;
    %wait E_0x60a817efb770;
    %load/vec4 v0x60a817efb8b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efba40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x60a817efb7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x60a817efb970_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0x60a817efbb00_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0x60a817efbb00_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x60a817efb8b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efba40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817efbb00_0, 0, 1;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x60a817efb8b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817efba40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817efbb00_0, 0, 1;
    %jmp T_31.7;
T_31.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817efbb00_0;
    %store/vec4 v0x60a817efbb00_0, 0, 1;
T_31.7 ;
T_31.5 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x60a817f16bf0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f17220_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x60a817f16bf0;
T_33 ;
    %wait E_0x60a817f16e70;
    %load/vec4 v0x60a817f16fd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f17160_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x60a817f16ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0x60a817f17090_0;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v0x60a817f17220_0;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v0x60a817f17220_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x60a817f16fd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f17160_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f17220_0, 0, 1;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x60a817f16fd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f17160_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f17220_0, 0, 1;
    %jmp T_33.7;
T_33.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f17220_0;
    %store/vec4 v0x60a817f17220_0, 0, 1;
T_33.7 ;
T_33.5 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x60a817f173d0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f179d0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x60a817f173d0;
T_35 ;
    %wait E_0x60a817f17650;
    %load/vec4 v0x60a817f177a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f17910_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x60a817f176b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.2, 8;
    %load/vec4 v0x60a817f17840_0;
    %jmp/1 T_35.3, 8;
T_35.2 ; End of true expr.
    %load/vec4 v0x60a817f179d0_0;
    %jmp/0 T_35.3, 8;
 ; End of false expr.
    %blend;
T_35.3;
    %store/vec4 v0x60a817f179d0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x60a817f177a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f17910_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f179d0_0, 0, 1;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x60a817f177a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f17910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f179d0_0, 0, 1;
    %jmp T_35.7;
T_35.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f179d0_0;
    %store/vec4 v0x60a817f179d0_0, 0, 1;
T_35.7 ;
T_35.5 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x60a817f17b80;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f181a0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x60a817f17b80;
T_37 ;
    %wait E_0x60a817f17e10;
    %load/vec4 v0x60a817f17f80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f180e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x60a817f17e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.2, 8;
    %load/vec4 v0x60a817f18040_0;
    %jmp/1 T_37.3, 8;
T_37.2 ; End of true expr.
    %load/vec4 v0x60a817f181a0_0;
    %jmp/0 T_37.3, 8;
 ; End of false expr.
    %blend;
T_37.3;
    %store/vec4 v0x60a817f181a0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x60a817f17f80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f180e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f181a0_0, 0, 1;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x60a817f17f80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f180e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f181a0_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f181a0_0;
    %store/vec4 v0x60a817f181a0_0, 0, 1;
T_37.7 ;
T_37.5 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x60a817f18350;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f18940_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x60a817f18350;
T_39 ;
    %wait E_0x60a817f185b0;
    %load/vec4 v0x60a817f186f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f18880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x60a817f18630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.2, 8;
    %load/vec4 v0x60a817f187b0_0;
    %jmp/1 T_39.3, 8;
T_39.2 ; End of true expr.
    %load/vec4 v0x60a817f18940_0;
    %jmp/0 T_39.3, 8;
 ; End of false expr.
    %blend;
T_39.3;
    %store/vec4 v0x60a817f18940_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x60a817f186f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f18880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f18940_0, 0, 1;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x60a817f186f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f18880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f18940_0, 0, 1;
    %jmp T_39.7;
T_39.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f18940_0;
    %store/vec4 v0x60a817f18940_0, 0, 1;
T_39.7 ;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x60a817f1b820;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1be40_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x60a817f1b820;
T_41 ;
    %wait E_0x60a817f1bab0;
    %load/vec4 v0x60a817f1bbf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1bd80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x60a817f1bb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0x60a817f1bcb0_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0x60a817f1be40_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x60a817f1be40_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x60a817f1bbf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1bd80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1be40_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x60a817f1bbf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1bd80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f1be40_0, 0, 1;
    %jmp T_41.7;
T_41.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f1be40_0;
    %store/vec4 v0x60a817f1be40_0, 0, 1;
T_41.7 ;
T_41.5 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x60a817f1bff0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1c5e0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x60a817f1bff0;
T_43 ;
    %wait E_0x60a817f1c270;
    %load/vec4 v0x60a817f1c390_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1c520_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x60a817f1c2d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x60a817f1c450_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x60a817f1c5e0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0x60a817f1c5e0_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x60a817f1c390_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1c520_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1c5e0_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x60a817f1c390_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1c520_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f1c5e0_0, 0, 1;
    %jmp T_43.7;
T_43.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f1c5e0_0;
    %store/vec4 v0x60a817f1c5e0_0, 0, 1;
T_43.7 ;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x60a817f1c790;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1cd90_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x60a817f1c790;
T_45 ;
    %wait E_0x60a817f1ca20;
    %load/vec4 v0x60a817f1cb40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1ccd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x60a817f1ca80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.2, 8;
    %load/vec4 v0x60a817f1cc00_0;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %load/vec4 v0x60a817f1cd90_0;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %store/vec4 v0x60a817f1cd90_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x60a817f1cb40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1ccd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1cd90_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x60a817f1cb40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1ccd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f1cd90_0, 0, 1;
    %jmp T_45.7;
T_45.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f1cd90_0;
    %store/vec4 v0x60a817f1cd90_0, 0, 1;
T_45.7 ;
T_45.5 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x60a817f1cf40;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1d530_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x60a817f1cf40;
T_47 ;
    %wait E_0x60a817f1d1a0;
    %load/vec4 v0x60a817f1d2e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1d470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x60a817f1d220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.2, 8;
    %load/vec4 v0x60a817f1d3a0_0;
    %jmp/1 T_47.3, 8;
T_47.2 ; End of true expr.
    %load/vec4 v0x60a817f1d530_0;
    %jmp/0 T_47.3, 8;
 ; End of false expr.
    %blend;
T_47.3;
    %store/vec4 v0x60a817f1d530_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x60a817f1d2e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1d470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f1d530_0, 0, 1;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x60a817f1d2e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f1d470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f1d530_0, 0, 1;
    %jmp T_47.7;
T_47.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f1d530_0;
    %store/vec4 v0x60a817f1d530_0, 0, 1;
T_47.7 ;
T_47.5 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x60a817f16290;
T_48 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60a817f208a0_0, 0, 4;
    %end;
    .thread T_48;
    .scope S_0x60a817f16290;
T_49 ;
    %wait E_0x60a817f165d0;
    %load/vec4 v0x60a817f20800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60a817f208a0_0, 0, 4;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x60a817f20fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60a817f208a0_0, 0, 4;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x60a817f20f10_0;
    %load/vec4 v0x60a817f20b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f20a00_0;
    %load/vec4 v0x60a817f20c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x60a817f208a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x60a817f208a0_0, 0, 4;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x60a817f16290;
T_50 ;
    %wait E_0x60a817f0b570;
    %load/vec4 v0x60a817f20740_0;
    %load/vec4 v0x60a817f20f10_0;
    %and;
    %store/vec4 v0x60a817f21360_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x60a817f21360_0;
    %store/vec4 v0x60a817f20e70_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x60a817f0b930;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0bf30_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x60a817f0b930;
T_52 ;
    %wait E_0x60a817f0bbb0;
    %load/vec4 v0x60a817f0bd10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0be70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x60a817f0bc30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.2, 8;
    %load/vec4 v0x60a817f0bdd0_0;
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0x60a817f0bf30_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0x60a817f0bf30_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x60a817f0bd10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0be70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0bf30_0, 0, 1;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x60a817f0bd10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0be70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f0bf30_0, 0, 1;
    %jmp T_52.7;
T_52.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f0bf30_0;
    %store/vec4 v0x60a817f0bf30_0, 0, 1;
T_52.7 ;
T_52.5 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x60a817f0c0e0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0c6e0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x60a817f0c0e0;
T_54 ;
    %wait E_0x60a817f0c360;
    %load/vec4 v0x60a817f0c4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0c620_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x60a817f0c3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_54.2, 8;
    %load/vec4 v0x60a817f0c550_0;
    %jmp/1 T_54.3, 8;
T_54.2 ; End of true expr.
    %load/vec4 v0x60a817f0c6e0_0;
    %jmp/0 T_54.3, 8;
 ; End of false expr.
    %blend;
T_54.3;
    %store/vec4 v0x60a817f0c6e0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x60a817f0c4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0c620_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0c6e0_0, 0, 1;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x60a817f0c4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0c620_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f0c6e0_0, 0, 1;
    %jmp T_54.7;
T_54.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f0c6e0_0;
    %store/vec4 v0x60a817f0c6e0_0, 0, 1;
T_54.7 ;
T_54.5 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x60a817f0c890;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0ceb0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x60a817f0c890;
T_56 ;
    %wait E_0x60a817f0cb20;
    %load/vec4 v0x60a817f0cc90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0cdf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x60a817f0cb80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0x60a817f0cd50_0;
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0x60a817f0ceb0_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0x60a817f0ceb0_0, 0, 1;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x60a817f0cc90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0cdf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0ceb0_0, 0, 1;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x60a817f0cc90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0cdf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f0ceb0_0, 0, 1;
    %jmp T_56.7;
T_56.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f0ceb0_0;
    %store/vec4 v0x60a817f0ceb0_0, 0, 1;
T_56.7 ;
T_56.5 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x60a817f0d060;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0d650_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x60a817f0d060;
T_58 ;
    %wait E_0x60a817f0d2c0;
    %load/vec4 v0x60a817f0d400_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0d590_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x60a817f0d340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.2, 8;
    %load/vec4 v0x60a817f0d4c0_0;
    %jmp/1 T_58.3, 8;
T_58.2 ; End of true expr.
    %load/vec4 v0x60a817f0d650_0;
    %jmp/0 T_58.3, 8;
 ; End of false expr.
    %blend;
T_58.3;
    %store/vec4 v0x60a817f0d650_0, 0, 1;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x60a817f0d400_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0d590_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f0d650_0, 0, 1;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x60a817f0d400_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f0d590_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f0d650_0, 0, 1;
    %jmp T_58.7;
T_58.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f0d650_0;
    %store/vec4 v0x60a817f0d650_0, 0, 1;
T_58.7 ;
T_58.5 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x60a817f10420;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f10a40_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x60a817f10420;
T_60 ;
    %wait E_0x60a817f106b0;
    %load/vec4 v0x60a817f107f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f10980_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x60a817f10730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_60.2, 8;
    %load/vec4 v0x60a817f108b0_0;
    %jmp/1 T_60.3, 8;
T_60.2 ; End of true expr.
    %load/vec4 v0x60a817f10a40_0;
    %jmp/0 T_60.3, 8;
 ; End of false expr.
    %blend;
T_60.3;
    %store/vec4 v0x60a817f10a40_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x60a817f107f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f10980_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f10a40_0, 0, 1;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x60a817f107f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f10980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f10a40_0, 0, 1;
    %jmp T_60.7;
T_60.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f10a40_0;
    %store/vec4 v0x60a817f10a40_0, 0, 1;
T_60.7 ;
T_60.5 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x60a817f10bf0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f111e0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x60a817f10bf0;
T_62 ;
    %wait E_0x60a817f10e70;
    %load/vec4 v0x60a817f10f90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f11120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x60a817f10ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_62.2, 8;
    %load/vec4 v0x60a817f11050_0;
    %jmp/1 T_62.3, 8;
T_62.2 ; End of true expr.
    %load/vec4 v0x60a817f111e0_0;
    %jmp/0 T_62.3, 8;
 ; End of false expr.
    %blend;
T_62.3;
    %store/vec4 v0x60a817f111e0_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x60a817f10f90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f11120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f111e0_0, 0, 1;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0x60a817f10f90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f11120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f111e0_0, 0, 1;
    %jmp T_62.7;
T_62.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f111e0_0;
    %store/vec4 v0x60a817f111e0_0, 0, 1;
T_62.7 ;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x60a817f11390;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f11990_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x60a817f11390;
T_64 ;
    %wait E_0x60a817f11620;
    %load/vec4 v0x60a817f11740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f118d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x60a817f11680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0x60a817f11800_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v0x60a817f11990_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v0x60a817f11990_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x60a817f11740_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f118d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f11990_0, 0, 1;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0x60a817f11740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f118d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f11990_0, 0, 1;
    %jmp T_64.7;
T_64.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f11990_0;
    %store/vec4 v0x60a817f11990_0, 0, 1;
T_64.7 ;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x60a817f11b40;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f12130_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x60a817f11b40;
T_66 ;
    %wait E_0x60a817f11da0;
    %load/vec4 v0x60a817f11ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f12070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x60a817f11e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0x60a817f11fa0_0;
    %jmp/1 T_66.3, 8;
T_66.2 ; End of true expr.
    %load/vec4 v0x60a817f12130_0;
    %jmp/0 T_66.3, 8;
 ; End of false expr.
    %blend;
T_66.3;
    %store/vec4 v0x60a817f12130_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x60a817f11ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f12070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a817f12130_0, 0, 1;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v0x60a817f11ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f12070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a817f12130_0, 0, 1;
    %jmp T_66.7;
T_66.6 ;
    %delay 5, 0;
    %load/vec4 v0x60a817f12130_0;
    %store/vec4 v0x60a817f12130_0, 0, 1;
T_66.7 ;
T_66.5 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x60a817f0afe0;
T_67 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60a817f153a0_0, 0, 4;
    %end;
    .thread T_67;
    .scope S_0x60a817f0afe0;
T_68 ;
    %wait E_0x60a817f0b310;
    %load/vec4 v0x60a817f15300_0;
    %load/vec4 v0x60a817f15640_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x60a817f159e0_0;
    %load/vec4 v0x60a817f15640_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_68.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60a817f153a0_0, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x60a817f15910_0;
    %load/vec4 v0x60a817f155a0_0;
    %inv;
    %and;
    %load/vec4 v0x60a817f159e0_0;
    %inv;
    %load/vec4 v0x60a817f15640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x60a817f153a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x60a817f153a0_0, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x60a817f0afe0;
T_69 ;
    %wait E_0x60a817f0b290;
    %load/vec4 v0x60a817f15240_0;
    %load/vec4 v0x60a817f15910_0;
    %and;
    %load/vec4 v0x60a817f155a0_0;
    %inv;
    %and;
    %load/vec4 v0x60a817f159e0_0;
    %inv;
    %and;
    %store/vec4 v0x60a817f15f10_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x60a817f15f10_0;
    %store/vec4 v0x60a817f15ab0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x60a817f216e0;
T_70 ;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x60a817f21c70_0, 0, 8;
    %end;
    .thread T_70;
    .scope S_0x60a817f216e0;
T_71 ;
    %wait E_0x60a817f21a80;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x60a817f21c70_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x60a817f216e0;
T_72 ;
    %wait E_0x60a817f21a20;
    %load/vec4 v0x60a817f21fd0_0;
    %load/vec4 v0x60a817f21bb0_0;
    %cmp/e;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0x60a817f21bb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x60a817f21d60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x60a817f216e0;
T_73 ;
    %wait E_0x60a817f21a20;
    %load/vec4 v0x60a817f22220_0;
    %load/vec4 v0x60a817f21d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60a817f22380_0;
    %load/vec4 v0x60a817f21bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x60a817f21bb0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x60a817f21b10_0;
    %load/vec4 v0x60a817f21bb0_0;
    %cmp/e;
    %jmp/0xz  T_73.2, 4;
    %load/vec4 v0x60a817f21d60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x60a817f21d60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x60a817f216e0;
T_74 ;
    %wait E_0x60a817f219c0;
    %load/vec4 v0x60a817f22220_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x60a817f216e0;
T_75 ;
    %wait E_0x60a817f219c0;
    %load/vec4 v0x60a817f22220_0;
    %load/vec4 v0x60a817f21bb0_0;
    %cmp/e;
    %jmp/0xz  T_75.0, 4;
    %load/vec4 v0x60a817f21bb0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x60a817f21d60_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x60a817f216e0;
T_76 ;
    %wait E_0x60a817f16830;
    %load/vec4 v0x60a817f21f30_0;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60a817f21c70_0, 4, 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x60a817f08c70;
T_77 ;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f0a3d0_0, 0, 1;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f09730_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x60a817f08c70;
T_78 ;
    %wait E_0x60a817f09130;
    %load/vec4 v0x60a817f0a490_0;
    %load/vec4 v0x60a817f093e0_0;
    %cmp/e;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0x60a817f093e0_0;
    %store/vec4 v0x60a817f09d10_0, 0, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60a817f0a0b0_0;
    %load/vec4 v0x60a817f093e0_0;
    %cmp/e;
    %jmp/0xz  T_78.2, 4;
    %delay 5, 0;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f09d10_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x60a817f093e0_0;
    %store/vec4 v0x60a817f0a170_0, 0, 1;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x60a817f09d10_0;
    %store/vec4 v0x60a817f09d10_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f0a170_0, 0, 1;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x60a817f08c70;
T_79 ;
    %wait E_0x60a817f090d0;
    %load/vec4 v0x60a817f09340_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x60a817f09340_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f0a3d0_0, 0, 1;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x60a817f093e0_0;
    %store/vec4 v0x60a817f0a3d0_0, 0, 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x60a817f08c70;
T_80 ;
    %wait E_0x60a817f09070;
    %load/vec4 v0x60a817f097f0_0;
    %load/vec4 v0x60a817f093e0_0;
    %cmp/e;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0x60a817f097f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f098b0_0, 0, 1;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x60a817f098b0_0;
    %store/vec4 v0x60a817f098b0_0, 0, 1;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x60a817f09b90_0;
    %load/vec4 v0x60a817f093e0_0;
    %cmp/e;
    %jmp/0xz  T_80.4, 4;
    %delay 5, 0;
    %load/vec4 v0x60a817f093e0_0;
    %store/vec4 v0x60a817f098b0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x60a817f093e0_0;
    %store/vec4 v0x60a817f09c50_0, 0, 1;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x60a817f098b0_0;
    %store/vec4 v0x60a817f098b0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f09c50_0, 0, 1;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x60a817f08c70;
T_81 ;
    %wait E_0x60a817e07a30;
    %load/vec4 v0x60a817f09340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x60a817f093e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x60a817f09340_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x60a817f093e0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0x60a817f095b0_0;
    %store/vec4 v0x60a817f09730_0, 0, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x60a817f093e0_0;
    %store/vec4 v0x60a817f09730_0, 0, 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SPI_Interface.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
    "./control.v";
    "./sender_receiver.v";
    "./status.v";
