
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .tag          00000068  08010000  08010000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .isr_vector   00000198  08010400  08010400  00010400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .version      000002a8  08010598  08010598  00010598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00017eb0  08010840  08010840  00010840  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000e954  08028700  08028700  00028700  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08037054  08037054  000402dc  2**0
                  CONTENTS
  6 .ARM          00000008  08037054  08037054  00037054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0803705c  0803705c  000402dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0803705c  0803705c  0003705c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08037060  08037060  00037060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000002dc  20000000  08037064  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000d0d4  20000300  08037340  00040300  2**6
                  ALLOC
 12 ._user_heap_stack 00000604  2000d3d4  08037340  0004d3d4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000402dc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000263f2  00000000  00000000  0004030c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000072f1  00000000  00000000  000666fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002478  00000000  00000000  0006d9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000020a8  00000000  00000000  0006fe68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000242c6  00000000  00000000  00071f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000381d5  00000000  00000000  000961d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a5fe7  00000000  00000000  000ce3ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00174392  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a864  00000000  00000000  001743e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010840 <__do_global_dtors_aux>:
 8010840:	b510      	push	{r4, lr}
 8010842:	4c05      	ldr	r4, [pc, #20]	; (8010858 <__do_global_dtors_aux+0x18>)
 8010844:	7823      	ldrb	r3, [r4, #0]
 8010846:	b933      	cbnz	r3, 8010856 <__do_global_dtors_aux+0x16>
 8010848:	4b04      	ldr	r3, [pc, #16]	; (801085c <__do_global_dtors_aux+0x1c>)
 801084a:	b113      	cbz	r3, 8010852 <__do_global_dtors_aux+0x12>
 801084c:	4804      	ldr	r0, [pc, #16]	; (8010860 <__do_global_dtors_aux+0x20>)
 801084e:	f3af 8000 	nop.w
 8010852:	2301      	movs	r3, #1
 8010854:	7023      	strb	r3, [r4, #0]
 8010856:	bd10      	pop	{r4, pc}
 8010858:	20000300 	.word	0x20000300
 801085c:	00000000 	.word	0x00000000
 8010860:	080286d8 	.word	0x080286d8

08010864 <frame_dummy>:
 8010864:	b508      	push	{r3, lr}
 8010866:	4b03      	ldr	r3, [pc, #12]	; (8010874 <frame_dummy+0x10>)
 8010868:	b11b      	cbz	r3, 8010872 <frame_dummy+0xe>
 801086a:	4903      	ldr	r1, [pc, #12]	; (8010878 <frame_dummy+0x14>)
 801086c:	4803      	ldr	r0, [pc, #12]	; (801087c <frame_dummy+0x18>)
 801086e:	f3af 8000 	nop.w
 8010872:	bd08      	pop	{r3, pc}
 8010874:	00000000 	.word	0x00000000
 8010878:	20000304 	.word	0x20000304
 801087c:	080286d8 	.word	0x080286d8

08010880 <strcmp>:
 8010880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010884:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010888:	2a01      	cmp	r2, #1
 801088a:	bf28      	it	cs
 801088c:	429a      	cmpcs	r2, r3
 801088e:	d0f7      	beq.n	8010880 <strcmp>
 8010890:	1ad0      	subs	r0, r2, r3
 8010892:	4770      	bx	lr

08010894 <strlen>:
 8010894:	4603      	mov	r3, r0
 8010896:	f813 2b01 	ldrb.w	r2, [r3], #1
 801089a:	2a00      	cmp	r2, #0
 801089c:	d1fb      	bne.n	8010896 <strlen+0x2>
 801089e:	1a18      	subs	r0, r3, r0
 80108a0:	3801      	subs	r0, #1
 80108a2:	4770      	bx	lr
	...

080108b0 <memchr>:
 80108b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80108b4:	2a10      	cmp	r2, #16
 80108b6:	db2b      	blt.n	8010910 <memchr+0x60>
 80108b8:	f010 0f07 	tst.w	r0, #7
 80108bc:	d008      	beq.n	80108d0 <memchr+0x20>
 80108be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80108c2:	3a01      	subs	r2, #1
 80108c4:	428b      	cmp	r3, r1
 80108c6:	d02d      	beq.n	8010924 <memchr+0x74>
 80108c8:	f010 0f07 	tst.w	r0, #7
 80108cc:	b342      	cbz	r2, 8010920 <memchr+0x70>
 80108ce:	d1f6      	bne.n	80108be <memchr+0xe>
 80108d0:	b4f0      	push	{r4, r5, r6, r7}
 80108d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80108d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80108da:	f022 0407 	bic.w	r4, r2, #7
 80108de:	f07f 0700 	mvns.w	r7, #0
 80108e2:	2300      	movs	r3, #0
 80108e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80108e8:	3c08      	subs	r4, #8
 80108ea:	ea85 0501 	eor.w	r5, r5, r1
 80108ee:	ea86 0601 	eor.w	r6, r6, r1
 80108f2:	fa85 f547 	uadd8	r5, r5, r7
 80108f6:	faa3 f587 	sel	r5, r3, r7
 80108fa:	fa86 f647 	uadd8	r6, r6, r7
 80108fe:	faa5 f687 	sel	r6, r5, r7
 8010902:	b98e      	cbnz	r6, 8010928 <memchr+0x78>
 8010904:	d1ee      	bne.n	80108e4 <memchr+0x34>
 8010906:	bcf0      	pop	{r4, r5, r6, r7}
 8010908:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 801090c:	f002 0207 	and.w	r2, r2, #7
 8010910:	b132      	cbz	r2, 8010920 <memchr+0x70>
 8010912:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010916:	3a01      	subs	r2, #1
 8010918:	ea83 0301 	eor.w	r3, r3, r1
 801091c:	b113      	cbz	r3, 8010924 <memchr+0x74>
 801091e:	d1f8      	bne.n	8010912 <memchr+0x62>
 8010920:	2000      	movs	r0, #0
 8010922:	4770      	bx	lr
 8010924:	3801      	subs	r0, #1
 8010926:	4770      	bx	lr
 8010928:	2d00      	cmp	r5, #0
 801092a:	bf06      	itte	eq
 801092c:	4635      	moveq	r5, r6
 801092e:	3803      	subeq	r0, #3
 8010930:	3807      	subne	r0, #7
 8010932:	f015 0f01 	tst.w	r5, #1
 8010936:	d107      	bne.n	8010948 <memchr+0x98>
 8010938:	3001      	adds	r0, #1
 801093a:	f415 7f80 	tst.w	r5, #256	; 0x100
 801093e:	bf02      	ittt	eq
 8010940:	3001      	addeq	r0, #1
 8010942:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8010946:	3001      	addeq	r0, #1
 8010948:	bcf0      	pop	{r4, r5, r6, r7}
 801094a:	3801      	subs	r0, #1
 801094c:	4770      	bx	lr
 801094e:	bf00      	nop

08010950 <__aeabi_drsub>:
 8010950:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8010954:	e002      	b.n	801095c <__adddf3>
 8010956:	bf00      	nop

08010958 <__aeabi_dsub>:
 8010958:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0801095c <__adddf3>:
 801095c:	b530      	push	{r4, r5, lr}
 801095e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8010962:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8010966:	ea94 0f05 	teq	r4, r5
 801096a:	bf08      	it	eq
 801096c:	ea90 0f02 	teqeq	r0, r2
 8010970:	bf1f      	itttt	ne
 8010972:	ea54 0c00 	orrsne.w	ip, r4, r0
 8010976:	ea55 0c02 	orrsne.w	ip, r5, r2
 801097a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 801097e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010982:	f000 80e2 	beq.w	8010b4a <__adddf3+0x1ee>
 8010986:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801098a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 801098e:	bfb8      	it	lt
 8010990:	426d      	neglt	r5, r5
 8010992:	dd0c      	ble.n	80109ae <__adddf3+0x52>
 8010994:	442c      	add	r4, r5
 8010996:	ea80 0202 	eor.w	r2, r0, r2
 801099a:	ea81 0303 	eor.w	r3, r1, r3
 801099e:	ea82 0000 	eor.w	r0, r2, r0
 80109a2:	ea83 0101 	eor.w	r1, r3, r1
 80109a6:	ea80 0202 	eor.w	r2, r0, r2
 80109aa:	ea81 0303 	eor.w	r3, r1, r3
 80109ae:	2d36      	cmp	r5, #54	; 0x36
 80109b0:	bf88      	it	hi
 80109b2:	bd30      	pophi	{r4, r5, pc}
 80109b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80109b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80109bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80109c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80109c4:	d002      	beq.n	80109cc <__adddf3+0x70>
 80109c6:	4240      	negs	r0, r0
 80109c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80109cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80109d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80109d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80109d8:	d002      	beq.n	80109e0 <__adddf3+0x84>
 80109da:	4252      	negs	r2, r2
 80109dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80109e0:	ea94 0f05 	teq	r4, r5
 80109e4:	f000 80a7 	beq.w	8010b36 <__adddf3+0x1da>
 80109e8:	f1a4 0401 	sub.w	r4, r4, #1
 80109ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80109f0:	db0d      	blt.n	8010a0e <__adddf3+0xb2>
 80109f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80109f6:	fa22 f205 	lsr.w	r2, r2, r5
 80109fa:	1880      	adds	r0, r0, r2
 80109fc:	f141 0100 	adc.w	r1, r1, #0
 8010a00:	fa03 f20e 	lsl.w	r2, r3, lr
 8010a04:	1880      	adds	r0, r0, r2
 8010a06:	fa43 f305 	asr.w	r3, r3, r5
 8010a0a:	4159      	adcs	r1, r3
 8010a0c:	e00e      	b.n	8010a2c <__adddf3+0xd0>
 8010a0e:	f1a5 0520 	sub.w	r5, r5, #32
 8010a12:	f10e 0e20 	add.w	lr, lr, #32
 8010a16:	2a01      	cmp	r2, #1
 8010a18:	fa03 fc0e 	lsl.w	ip, r3, lr
 8010a1c:	bf28      	it	cs
 8010a1e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8010a22:	fa43 f305 	asr.w	r3, r3, r5
 8010a26:	18c0      	adds	r0, r0, r3
 8010a28:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8010a2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010a30:	d507      	bpl.n	8010a42 <__adddf3+0xe6>
 8010a32:	f04f 0e00 	mov.w	lr, #0
 8010a36:	f1dc 0c00 	rsbs	ip, ip, #0
 8010a3a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8010a3e:	eb6e 0101 	sbc.w	r1, lr, r1
 8010a42:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010a46:	d31b      	bcc.n	8010a80 <__adddf3+0x124>
 8010a48:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8010a4c:	d30c      	bcc.n	8010a68 <__adddf3+0x10c>
 8010a4e:	0849      	lsrs	r1, r1, #1
 8010a50:	ea5f 0030 	movs.w	r0, r0, rrx
 8010a54:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8010a58:	f104 0401 	add.w	r4, r4, #1
 8010a5c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8010a60:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8010a64:	f080 809a 	bcs.w	8010b9c <__adddf3+0x240>
 8010a68:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8010a6c:	bf08      	it	eq
 8010a6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010a72:	f150 0000 	adcs.w	r0, r0, #0
 8010a76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010a7a:	ea41 0105 	orr.w	r1, r1, r5
 8010a7e:	bd30      	pop	{r4, r5, pc}
 8010a80:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8010a84:	4140      	adcs	r0, r0
 8010a86:	eb41 0101 	adc.w	r1, r1, r1
 8010a8a:	3c01      	subs	r4, #1
 8010a8c:	bf28      	it	cs
 8010a8e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8010a92:	d2e9      	bcs.n	8010a68 <__adddf3+0x10c>
 8010a94:	f091 0f00 	teq	r1, #0
 8010a98:	bf04      	itt	eq
 8010a9a:	4601      	moveq	r1, r0
 8010a9c:	2000      	moveq	r0, #0
 8010a9e:	fab1 f381 	clz	r3, r1
 8010aa2:	bf08      	it	eq
 8010aa4:	3320      	addeq	r3, #32
 8010aa6:	f1a3 030b 	sub.w	r3, r3, #11
 8010aaa:	f1b3 0220 	subs.w	r2, r3, #32
 8010aae:	da0c      	bge.n	8010aca <__adddf3+0x16e>
 8010ab0:	320c      	adds	r2, #12
 8010ab2:	dd08      	ble.n	8010ac6 <__adddf3+0x16a>
 8010ab4:	f102 0c14 	add.w	ip, r2, #20
 8010ab8:	f1c2 020c 	rsb	r2, r2, #12
 8010abc:	fa01 f00c 	lsl.w	r0, r1, ip
 8010ac0:	fa21 f102 	lsr.w	r1, r1, r2
 8010ac4:	e00c      	b.n	8010ae0 <__adddf3+0x184>
 8010ac6:	f102 0214 	add.w	r2, r2, #20
 8010aca:	bfd8      	it	le
 8010acc:	f1c2 0c20 	rsble	ip, r2, #32
 8010ad0:	fa01 f102 	lsl.w	r1, r1, r2
 8010ad4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010ad8:	bfdc      	itt	le
 8010ada:	ea41 010c 	orrle.w	r1, r1, ip
 8010ade:	4090      	lslle	r0, r2
 8010ae0:	1ae4      	subs	r4, r4, r3
 8010ae2:	bfa2      	ittt	ge
 8010ae4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8010ae8:	4329      	orrge	r1, r5
 8010aea:	bd30      	popge	{r4, r5, pc}
 8010aec:	ea6f 0404 	mvn.w	r4, r4
 8010af0:	3c1f      	subs	r4, #31
 8010af2:	da1c      	bge.n	8010b2e <__adddf3+0x1d2>
 8010af4:	340c      	adds	r4, #12
 8010af6:	dc0e      	bgt.n	8010b16 <__adddf3+0x1ba>
 8010af8:	f104 0414 	add.w	r4, r4, #20
 8010afc:	f1c4 0220 	rsb	r2, r4, #32
 8010b00:	fa20 f004 	lsr.w	r0, r0, r4
 8010b04:	fa01 f302 	lsl.w	r3, r1, r2
 8010b08:	ea40 0003 	orr.w	r0, r0, r3
 8010b0c:	fa21 f304 	lsr.w	r3, r1, r4
 8010b10:	ea45 0103 	orr.w	r1, r5, r3
 8010b14:	bd30      	pop	{r4, r5, pc}
 8010b16:	f1c4 040c 	rsb	r4, r4, #12
 8010b1a:	f1c4 0220 	rsb	r2, r4, #32
 8010b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8010b22:	fa01 f304 	lsl.w	r3, r1, r4
 8010b26:	ea40 0003 	orr.w	r0, r0, r3
 8010b2a:	4629      	mov	r1, r5
 8010b2c:	bd30      	pop	{r4, r5, pc}
 8010b2e:	fa21 f004 	lsr.w	r0, r1, r4
 8010b32:	4629      	mov	r1, r5
 8010b34:	bd30      	pop	{r4, r5, pc}
 8010b36:	f094 0f00 	teq	r4, #0
 8010b3a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8010b3e:	bf06      	itte	eq
 8010b40:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8010b44:	3401      	addeq	r4, #1
 8010b46:	3d01      	subne	r5, #1
 8010b48:	e74e      	b.n	80109e8 <__adddf3+0x8c>
 8010b4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010b4e:	bf18      	it	ne
 8010b50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010b54:	d029      	beq.n	8010baa <__adddf3+0x24e>
 8010b56:	ea94 0f05 	teq	r4, r5
 8010b5a:	bf08      	it	eq
 8010b5c:	ea90 0f02 	teqeq	r0, r2
 8010b60:	d005      	beq.n	8010b6e <__adddf3+0x212>
 8010b62:	ea54 0c00 	orrs.w	ip, r4, r0
 8010b66:	bf04      	itt	eq
 8010b68:	4619      	moveq	r1, r3
 8010b6a:	4610      	moveq	r0, r2
 8010b6c:	bd30      	pop	{r4, r5, pc}
 8010b6e:	ea91 0f03 	teq	r1, r3
 8010b72:	bf1e      	ittt	ne
 8010b74:	2100      	movne	r1, #0
 8010b76:	2000      	movne	r0, #0
 8010b78:	bd30      	popne	{r4, r5, pc}
 8010b7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8010b7e:	d105      	bne.n	8010b8c <__adddf3+0x230>
 8010b80:	0040      	lsls	r0, r0, #1
 8010b82:	4149      	adcs	r1, r1
 8010b84:	bf28      	it	cs
 8010b86:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8010b8a:	bd30      	pop	{r4, r5, pc}
 8010b8c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8010b90:	bf3c      	itt	cc
 8010b92:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8010b96:	bd30      	popcc	{r4, r5, pc}
 8010b98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010b9c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8010ba0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010ba4:	f04f 0000 	mov.w	r0, #0
 8010ba8:	bd30      	pop	{r4, r5, pc}
 8010baa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010bae:	bf1a      	itte	ne
 8010bb0:	4619      	movne	r1, r3
 8010bb2:	4610      	movne	r0, r2
 8010bb4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8010bb8:	bf1c      	itt	ne
 8010bba:	460b      	movne	r3, r1
 8010bbc:	4602      	movne	r2, r0
 8010bbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010bc2:	bf06      	itte	eq
 8010bc4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8010bc8:	ea91 0f03 	teqeq	r1, r3
 8010bcc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8010bd0:	bd30      	pop	{r4, r5, pc}
 8010bd2:	bf00      	nop

08010bd4 <__aeabi_ui2d>:
 8010bd4:	f090 0f00 	teq	r0, #0
 8010bd8:	bf04      	itt	eq
 8010bda:	2100      	moveq	r1, #0
 8010bdc:	4770      	bxeq	lr
 8010bde:	b530      	push	{r4, r5, lr}
 8010be0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010be4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010be8:	f04f 0500 	mov.w	r5, #0
 8010bec:	f04f 0100 	mov.w	r1, #0
 8010bf0:	e750      	b.n	8010a94 <__adddf3+0x138>
 8010bf2:	bf00      	nop

08010bf4 <__aeabi_i2d>:
 8010bf4:	f090 0f00 	teq	r0, #0
 8010bf8:	bf04      	itt	eq
 8010bfa:	2100      	moveq	r1, #0
 8010bfc:	4770      	bxeq	lr
 8010bfe:	b530      	push	{r4, r5, lr}
 8010c00:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010c04:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010c08:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8010c0c:	bf48      	it	mi
 8010c0e:	4240      	negmi	r0, r0
 8010c10:	f04f 0100 	mov.w	r1, #0
 8010c14:	e73e      	b.n	8010a94 <__adddf3+0x138>
 8010c16:	bf00      	nop

08010c18 <__aeabi_f2d>:
 8010c18:	0042      	lsls	r2, r0, #1
 8010c1a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8010c1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8010c22:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8010c26:	bf1f      	itttt	ne
 8010c28:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8010c2c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8010c30:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8010c34:	4770      	bxne	lr
 8010c36:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8010c3a:	bf08      	it	eq
 8010c3c:	4770      	bxeq	lr
 8010c3e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8010c42:	bf04      	itt	eq
 8010c44:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8010c48:	4770      	bxeq	lr
 8010c4a:	b530      	push	{r4, r5, lr}
 8010c4c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8010c50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010c54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010c58:	e71c      	b.n	8010a94 <__adddf3+0x138>
 8010c5a:	bf00      	nop

08010c5c <__aeabi_ul2d>:
 8010c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8010c60:	bf08      	it	eq
 8010c62:	4770      	bxeq	lr
 8010c64:	b530      	push	{r4, r5, lr}
 8010c66:	f04f 0500 	mov.w	r5, #0
 8010c6a:	e00a      	b.n	8010c82 <__aeabi_l2d+0x16>

08010c6c <__aeabi_l2d>:
 8010c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8010c70:	bf08      	it	eq
 8010c72:	4770      	bxeq	lr
 8010c74:	b530      	push	{r4, r5, lr}
 8010c76:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8010c7a:	d502      	bpl.n	8010c82 <__aeabi_l2d+0x16>
 8010c7c:	4240      	negs	r0, r0
 8010c7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010c82:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010c86:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010c8a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8010c8e:	f43f aed8 	beq.w	8010a42 <__adddf3+0xe6>
 8010c92:	f04f 0203 	mov.w	r2, #3
 8010c96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010c9a:	bf18      	it	ne
 8010c9c:	3203      	addne	r2, #3
 8010c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010ca2:	bf18      	it	ne
 8010ca4:	3203      	addne	r2, #3
 8010ca6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8010caa:	f1c2 0320 	rsb	r3, r2, #32
 8010cae:	fa00 fc03 	lsl.w	ip, r0, r3
 8010cb2:	fa20 f002 	lsr.w	r0, r0, r2
 8010cb6:	fa01 fe03 	lsl.w	lr, r1, r3
 8010cba:	ea40 000e 	orr.w	r0, r0, lr
 8010cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8010cc2:	4414      	add	r4, r2
 8010cc4:	e6bd      	b.n	8010a42 <__adddf3+0xe6>
 8010cc6:	bf00      	nop

08010cc8 <__aeabi_dmul>:
 8010cc8:	b570      	push	{r4, r5, r6, lr}
 8010cca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010cce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8010cd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010cd6:	bf1d      	ittte	ne
 8010cd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010cdc:	ea94 0f0c 	teqne	r4, ip
 8010ce0:	ea95 0f0c 	teqne	r5, ip
 8010ce4:	f000 f8de 	bleq	8010ea4 <__aeabi_dmul+0x1dc>
 8010ce8:	442c      	add	r4, r5
 8010cea:	ea81 0603 	eor.w	r6, r1, r3
 8010cee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8010cf2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8010cf6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8010cfa:	bf18      	it	ne
 8010cfc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8010d00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010d04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010d08:	d038      	beq.n	8010d7c <__aeabi_dmul+0xb4>
 8010d0a:	fba0 ce02 	umull	ip, lr, r0, r2
 8010d0e:	f04f 0500 	mov.w	r5, #0
 8010d12:	fbe1 e502 	umlal	lr, r5, r1, r2
 8010d16:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8010d1a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8010d1e:	f04f 0600 	mov.w	r6, #0
 8010d22:	fbe1 5603 	umlal	r5, r6, r1, r3
 8010d26:	f09c 0f00 	teq	ip, #0
 8010d2a:	bf18      	it	ne
 8010d2c:	f04e 0e01 	orrne.w	lr, lr, #1
 8010d30:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8010d34:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8010d38:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8010d3c:	d204      	bcs.n	8010d48 <__aeabi_dmul+0x80>
 8010d3e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8010d42:	416d      	adcs	r5, r5
 8010d44:	eb46 0606 	adc.w	r6, r6, r6
 8010d48:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8010d4c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8010d50:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8010d54:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8010d58:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8010d5c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8010d60:	bf88      	it	hi
 8010d62:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8010d66:	d81e      	bhi.n	8010da6 <__aeabi_dmul+0xde>
 8010d68:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8010d6c:	bf08      	it	eq
 8010d6e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8010d72:	f150 0000 	adcs.w	r0, r0, #0
 8010d76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010d7a:	bd70      	pop	{r4, r5, r6, pc}
 8010d7c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8010d80:	ea46 0101 	orr.w	r1, r6, r1
 8010d84:	ea40 0002 	orr.w	r0, r0, r2
 8010d88:	ea81 0103 	eor.w	r1, r1, r3
 8010d8c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8010d90:	bfc2      	ittt	gt
 8010d92:	ebd4 050c 	rsbsgt	r5, r4, ip
 8010d96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010d9a:	bd70      	popgt	{r4, r5, r6, pc}
 8010d9c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010da0:	f04f 0e00 	mov.w	lr, #0
 8010da4:	3c01      	subs	r4, #1
 8010da6:	f300 80ab 	bgt.w	8010f00 <__aeabi_dmul+0x238>
 8010daa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8010dae:	bfde      	ittt	le
 8010db0:	2000      	movle	r0, #0
 8010db2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8010db6:	bd70      	pople	{r4, r5, r6, pc}
 8010db8:	f1c4 0400 	rsb	r4, r4, #0
 8010dbc:	3c20      	subs	r4, #32
 8010dbe:	da35      	bge.n	8010e2c <__aeabi_dmul+0x164>
 8010dc0:	340c      	adds	r4, #12
 8010dc2:	dc1b      	bgt.n	8010dfc <__aeabi_dmul+0x134>
 8010dc4:	f104 0414 	add.w	r4, r4, #20
 8010dc8:	f1c4 0520 	rsb	r5, r4, #32
 8010dcc:	fa00 f305 	lsl.w	r3, r0, r5
 8010dd0:	fa20 f004 	lsr.w	r0, r0, r4
 8010dd4:	fa01 f205 	lsl.w	r2, r1, r5
 8010dd8:	ea40 0002 	orr.w	r0, r0, r2
 8010ddc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8010de0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010de4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010de8:	fa21 f604 	lsr.w	r6, r1, r4
 8010dec:	eb42 0106 	adc.w	r1, r2, r6
 8010df0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010df4:	bf08      	it	eq
 8010df6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010dfa:	bd70      	pop	{r4, r5, r6, pc}
 8010dfc:	f1c4 040c 	rsb	r4, r4, #12
 8010e00:	f1c4 0520 	rsb	r5, r4, #32
 8010e04:	fa00 f304 	lsl.w	r3, r0, r4
 8010e08:	fa20 f005 	lsr.w	r0, r0, r5
 8010e0c:	fa01 f204 	lsl.w	r2, r1, r4
 8010e10:	ea40 0002 	orr.w	r0, r0, r2
 8010e14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010e18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010e1c:	f141 0100 	adc.w	r1, r1, #0
 8010e20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010e24:	bf08      	it	eq
 8010e26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010e2a:	bd70      	pop	{r4, r5, r6, pc}
 8010e2c:	f1c4 0520 	rsb	r5, r4, #32
 8010e30:	fa00 f205 	lsl.w	r2, r0, r5
 8010e34:	ea4e 0e02 	orr.w	lr, lr, r2
 8010e38:	fa20 f304 	lsr.w	r3, r0, r4
 8010e3c:	fa01 f205 	lsl.w	r2, r1, r5
 8010e40:	ea43 0302 	orr.w	r3, r3, r2
 8010e44:	fa21 f004 	lsr.w	r0, r1, r4
 8010e48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010e4c:	fa21 f204 	lsr.w	r2, r1, r4
 8010e50:	ea20 0002 	bic.w	r0, r0, r2
 8010e54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8010e58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010e5c:	bf08      	it	eq
 8010e5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010e62:	bd70      	pop	{r4, r5, r6, pc}
 8010e64:	f094 0f00 	teq	r4, #0
 8010e68:	d10f      	bne.n	8010e8a <__aeabi_dmul+0x1c2>
 8010e6a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8010e6e:	0040      	lsls	r0, r0, #1
 8010e70:	eb41 0101 	adc.w	r1, r1, r1
 8010e74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010e78:	bf08      	it	eq
 8010e7a:	3c01      	subeq	r4, #1
 8010e7c:	d0f7      	beq.n	8010e6e <__aeabi_dmul+0x1a6>
 8010e7e:	ea41 0106 	orr.w	r1, r1, r6
 8010e82:	f095 0f00 	teq	r5, #0
 8010e86:	bf18      	it	ne
 8010e88:	4770      	bxne	lr
 8010e8a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8010e8e:	0052      	lsls	r2, r2, #1
 8010e90:	eb43 0303 	adc.w	r3, r3, r3
 8010e94:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8010e98:	bf08      	it	eq
 8010e9a:	3d01      	subeq	r5, #1
 8010e9c:	d0f7      	beq.n	8010e8e <__aeabi_dmul+0x1c6>
 8010e9e:	ea43 0306 	orr.w	r3, r3, r6
 8010ea2:	4770      	bx	lr
 8010ea4:	ea94 0f0c 	teq	r4, ip
 8010ea8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010eac:	bf18      	it	ne
 8010eae:	ea95 0f0c 	teqne	r5, ip
 8010eb2:	d00c      	beq.n	8010ece <__aeabi_dmul+0x206>
 8010eb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010eb8:	bf18      	it	ne
 8010eba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010ebe:	d1d1      	bne.n	8010e64 <__aeabi_dmul+0x19c>
 8010ec0:	ea81 0103 	eor.w	r1, r1, r3
 8010ec4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010ec8:	f04f 0000 	mov.w	r0, #0
 8010ecc:	bd70      	pop	{r4, r5, r6, pc}
 8010ece:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010ed2:	bf06      	itte	eq
 8010ed4:	4610      	moveq	r0, r2
 8010ed6:	4619      	moveq	r1, r3
 8010ed8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010edc:	d019      	beq.n	8010f12 <__aeabi_dmul+0x24a>
 8010ede:	ea94 0f0c 	teq	r4, ip
 8010ee2:	d102      	bne.n	8010eea <__aeabi_dmul+0x222>
 8010ee4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8010ee8:	d113      	bne.n	8010f12 <__aeabi_dmul+0x24a>
 8010eea:	ea95 0f0c 	teq	r5, ip
 8010eee:	d105      	bne.n	8010efc <__aeabi_dmul+0x234>
 8010ef0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8010ef4:	bf1c      	itt	ne
 8010ef6:	4610      	movne	r0, r2
 8010ef8:	4619      	movne	r1, r3
 8010efa:	d10a      	bne.n	8010f12 <__aeabi_dmul+0x24a>
 8010efc:	ea81 0103 	eor.w	r1, r1, r3
 8010f00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010f04:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8010f08:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010f0c:	f04f 0000 	mov.w	r0, #0
 8010f10:	bd70      	pop	{r4, r5, r6, pc}
 8010f12:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8010f16:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8010f1a:	bd70      	pop	{r4, r5, r6, pc}

08010f1c <__aeabi_ddiv>:
 8010f1c:	b570      	push	{r4, r5, r6, lr}
 8010f1e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010f22:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8010f26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010f2a:	bf1d      	ittte	ne
 8010f2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010f30:	ea94 0f0c 	teqne	r4, ip
 8010f34:	ea95 0f0c 	teqne	r5, ip
 8010f38:	f000 f8a7 	bleq	801108a <__aeabi_ddiv+0x16e>
 8010f3c:	eba4 0405 	sub.w	r4, r4, r5
 8010f40:	ea81 0e03 	eor.w	lr, r1, r3
 8010f44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8010f48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010f4c:	f000 8088 	beq.w	8011060 <__aeabi_ddiv+0x144>
 8010f50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010f54:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8010f58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8010f5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8010f60:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8010f64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8010f68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8010f6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8010f70:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8010f74:	429d      	cmp	r5, r3
 8010f76:	bf08      	it	eq
 8010f78:	4296      	cmpeq	r6, r2
 8010f7a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8010f7e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8010f82:	d202      	bcs.n	8010f8a <__aeabi_ddiv+0x6e>
 8010f84:	085b      	lsrs	r3, r3, #1
 8010f86:	ea4f 0232 	mov.w	r2, r2, rrx
 8010f8a:	1ab6      	subs	r6, r6, r2
 8010f8c:	eb65 0503 	sbc.w	r5, r5, r3
 8010f90:	085b      	lsrs	r3, r3, #1
 8010f92:	ea4f 0232 	mov.w	r2, r2, rrx
 8010f96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8010f9a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8010f9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fa6:	bf22      	ittt	cs
 8010fa8:	1ab6      	subcs	r6, r6, r2
 8010faa:	4675      	movcs	r5, lr
 8010fac:	ea40 000c 	orrcs.w	r0, r0, ip
 8010fb0:	085b      	lsrs	r3, r3, #1
 8010fb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8010fb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fbe:	bf22      	ittt	cs
 8010fc0:	1ab6      	subcs	r6, r6, r2
 8010fc2:	4675      	movcs	r5, lr
 8010fc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8010fc8:	085b      	lsrs	r3, r3, #1
 8010fca:	ea4f 0232 	mov.w	r2, r2, rrx
 8010fce:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fd6:	bf22      	ittt	cs
 8010fd8:	1ab6      	subcs	r6, r6, r2
 8010fda:	4675      	movcs	r5, lr
 8010fdc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8010fe0:	085b      	lsrs	r3, r3, #1
 8010fe2:	ea4f 0232 	mov.w	r2, r2, rrx
 8010fe6:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fee:	bf22      	ittt	cs
 8010ff0:	1ab6      	subcs	r6, r6, r2
 8010ff2:	4675      	movcs	r5, lr
 8010ff4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8010ff8:	ea55 0e06 	orrs.w	lr, r5, r6
 8010ffc:	d018      	beq.n	8011030 <__aeabi_ddiv+0x114>
 8010ffe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8011002:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8011006:	ea4f 1606 	mov.w	r6, r6, lsl #4
 801100a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801100e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8011012:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8011016:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 801101a:	d1c0      	bne.n	8010f9e <__aeabi_ddiv+0x82>
 801101c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8011020:	d10b      	bne.n	801103a <__aeabi_ddiv+0x11e>
 8011022:	ea41 0100 	orr.w	r1, r1, r0
 8011026:	f04f 0000 	mov.w	r0, #0
 801102a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 801102e:	e7b6      	b.n	8010f9e <__aeabi_ddiv+0x82>
 8011030:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8011034:	bf04      	itt	eq
 8011036:	4301      	orreq	r1, r0
 8011038:	2000      	moveq	r0, #0
 801103a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 801103e:	bf88      	it	hi
 8011040:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8011044:	f63f aeaf 	bhi.w	8010da6 <__aeabi_dmul+0xde>
 8011048:	ebb5 0c03 	subs.w	ip, r5, r3
 801104c:	bf04      	itt	eq
 801104e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8011052:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8011056:	f150 0000 	adcs.w	r0, r0, #0
 801105a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801105e:	bd70      	pop	{r4, r5, r6, pc}
 8011060:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8011064:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8011068:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 801106c:	bfc2      	ittt	gt
 801106e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8011072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8011076:	bd70      	popgt	{r4, r5, r6, pc}
 8011078:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801107c:	f04f 0e00 	mov.w	lr, #0
 8011080:	3c01      	subs	r4, #1
 8011082:	e690      	b.n	8010da6 <__aeabi_dmul+0xde>
 8011084:	ea45 0e06 	orr.w	lr, r5, r6
 8011088:	e68d      	b.n	8010da6 <__aeabi_dmul+0xde>
 801108a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 801108e:	ea94 0f0c 	teq	r4, ip
 8011092:	bf08      	it	eq
 8011094:	ea95 0f0c 	teqeq	r5, ip
 8011098:	f43f af3b 	beq.w	8010f12 <__aeabi_dmul+0x24a>
 801109c:	ea94 0f0c 	teq	r4, ip
 80110a0:	d10a      	bne.n	80110b8 <__aeabi_ddiv+0x19c>
 80110a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80110a6:	f47f af34 	bne.w	8010f12 <__aeabi_dmul+0x24a>
 80110aa:	ea95 0f0c 	teq	r5, ip
 80110ae:	f47f af25 	bne.w	8010efc <__aeabi_dmul+0x234>
 80110b2:	4610      	mov	r0, r2
 80110b4:	4619      	mov	r1, r3
 80110b6:	e72c      	b.n	8010f12 <__aeabi_dmul+0x24a>
 80110b8:	ea95 0f0c 	teq	r5, ip
 80110bc:	d106      	bne.n	80110cc <__aeabi_ddiv+0x1b0>
 80110be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80110c2:	f43f aefd 	beq.w	8010ec0 <__aeabi_dmul+0x1f8>
 80110c6:	4610      	mov	r0, r2
 80110c8:	4619      	mov	r1, r3
 80110ca:	e722      	b.n	8010f12 <__aeabi_dmul+0x24a>
 80110cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80110d0:	bf18      	it	ne
 80110d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80110d6:	f47f aec5 	bne.w	8010e64 <__aeabi_dmul+0x19c>
 80110da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80110de:	f47f af0d 	bne.w	8010efc <__aeabi_dmul+0x234>
 80110e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80110e6:	f47f aeeb 	bne.w	8010ec0 <__aeabi_dmul+0x1f8>
 80110ea:	e712      	b.n	8010f12 <__aeabi_dmul+0x24a>

080110ec <__gedf2>:
 80110ec:	f04f 3cff 	mov.w	ip, #4294967295
 80110f0:	e006      	b.n	8011100 <__cmpdf2+0x4>
 80110f2:	bf00      	nop

080110f4 <__ledf2>:
 80110f4:	f04f 0c01 	mov.w	ip, #1
 80110f8:	e002      	b.n	8011100 <__cmpdf2+0x4>
 80110fa:	bf00      	nop

080110fc <__cmpdf2>:
 80110fc:	f04f 0c01 	mov.w	ip, #1
 8011100:	f84d cd04 	str.w	ip, [sp, #-4]!
 8011104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 801110c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011110:	bf18      	it	ne
 8011112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8011116:	d01b      	beq.n	8011150 <__cmpdf2+0x54>
 8011118:	b001      	add	sp, #4
 801111a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 801111e:	bf0c      	ite	eq
 8011120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8011124:	ea91 0f03 	teqne	r1, r3
 8011128:	bf02      	ittt	eq
 801112a:	ea90 0f02 	teqeq	r0, r2
 801112e:	2000      	moveq	r0, #0
 8011130:	4770      	bxeq	lr
 8011132:	f110 0f00 	cmn.w	r0, #0
 8011136:	ea91 0f03 	teq	r1, r3
 801113a:	bf58      	it	pl
 801113c:	4299      	cmppl	r1, r3
 801113e:	bf08      	it	eq
 8011140:	4290      	cmpeq	r0, r2
 8011142:	bf2c      	ite	cs
 8011144:	17d8      	asrcs	r0, r3, #31
 8011146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 801114a:	f040 0001 	orr.w	r0, r0, #1
 801114e:	4770      	bx	lr
 8011150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011158:	d102      	bne.n	8011160 <__cmpdf2+0x64>
 801115a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 801115e:	d107      	bne.n	8011170 <__cmpdf2+0x74>
 8011160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011168:	d1d6      	bne.n	8011118 <__cmpdf2+0x1c>
 801116a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 801116e:	d0d3      	beq.n	8011118 <__cmpdf2+0x1c>
 8011170:	f85d 0b04 	ldr.w	r0, [sp], #4
 8011174:	4770      	bx	lr
 8011176:	bf00      	nop

08011178 <__aeabi_cdrcmple>:
 8011178:	4684      	mov	ip, r0
 801117a:	4610      	mov	r0, r2
 801117c:	4662      	mov	r2, ip
 801117e:	468c      	mov	ip, r1
 8011180:	4619      	mov	r1, r3
 8011182:	4663      	mov	r3, ip
 8011184:	e000      	b.n	8011188 <__aeabi_cdcmpeq>
 8011186:	bf00      	nop

08011188 <__aeabi_cdcmpeq>:
 8011188:	b501      	push	{r0, lr}
 801118a:	f7ff ffb7 	bl	80110fc <__cmpdf2>
 801118e:	2800      	cmp	r0, #0
 8011190:	bf48      	it	mi
 8011192:	f110 0f00 	cmnmi.w	r0, #0
 8011196:	bd01      	pop	{r0, pc}

08011198 <__aeabi_dcmpeq>:
 8011198:	f84d ed08 	str.w	lr, [sp, #-8]!
 801119c:	f7ff fff4 	bl	8011188 <__aeabi_cdcmpeq>
 80111a0:	bf0c      	ite	eq
 80111a2:	2001      	moveq	r0, #1
 80111a4:	2000      	movne	r0, #0
 80111a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80111aa:	bf00      	nop

080111ac <__aeabi_dcmplt>:
 80111ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111b0:	f7ff ffea 	bl	8011188 <__aeabi_cdcmpeq>
 80111b4:	bf34      	ite	cc
 80111b6:	2001      	movcc	r0, #1
 80111b8:	2000      	movcs	r0, #0
 80111ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80111be:	bf00      	nop

080111c0 <__aeabi_dcmple>:
 80111c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111c4:	f7ff ffe0 	bl	8011188 <__aeabi_cdcmpeq>
 80111c8:	bf94      	ite	ls
 80111ca:	2001      	movls	r0, #1
 80111cc:	2000      	movhi	r0, #0
 80111ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80111d2:	bf00      	nop

080111d4 <__aeabi_dcmpge>:
 80111d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111d8:	f7ff ffce 	bl	8011178 <__aeabi_cdrcmple>
 80111dc:	bf94      	ite	ls
 80111de:	2001      	movls	r0, #1
 80111e0:	2000      	movhi	r0, #0
 80111e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80111e6:	bf00      	nop

080111e8 <__aeabi_dcmpgt>:
 80111e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111ec:	f7ff ffc4 	bl	8011178 <__aeabi_cdrcmple>
 80111f0:	bf34      	ite	cc
 80111f2:	2001      	movcc	r0, #1
 80111f4:	2000      	movcs	r0, #0
 80111f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80111fa:	bf00      	nop

080111fc <__aeabi_dcmpun>:
 80111fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011204:	d102      	bne.n	801120c <__aeabi_dcmpun+0x10>
 8011206:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 801120a:	d10a      	bne.n	8011222 <__aeabi_dcmpun+0x26>
 801120c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011210:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011214:	d102      	bne.n	801121c <__aeabi_dcmpun+0x20>
 8011216:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 801121a:	d102      	bne.n	8011222 <__aeabi_dcmpun+0x26>
 801121c:	f04f 0000 	mov.w	r0, #0
 8011220:	4770      	bx	lr
 8011222:	f04f 0001 	mov.w	r0, #1
 8011226:	4770      	bx	lr

08011228 <__aeabi_d2iz>:
 8011228:	ea4f 0241 	mov.w	r2, r1, lsl #1
 801122c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8011230:	d215      	bcs.n	801125e <__aeabi_d2iz+0x36>
 8011232:	d511      	bpl.n	8011258 <__aeabi_d2iz+0x30>
 8011234:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8011238:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 801123c:	d912      	bls.n	8011264 <__aeabi_d2iz+0x3c>
 801123e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8011242:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011246:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801124a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 801124e:	fa23 f002 	lsr.w	r0, r3, r2
 8011252:	bf18      	it	ne
 8011254:	4240      	negne	r0, r0
 8011256:	4770      	bx	lr
 8011258:	f04f 0000 	mov.w	r0, #0
 801125c:	4770      	bx	lr
 801125e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8011262:	d105      	bne.n	8011270 <__aeabi_d2iz+0x48>
 8011264:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8011268:	bf08      	it	eq
 801126a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 801126e:	4770      	bx	lr
 8011270:	f04f 0000 	mov.w	r0, #0
 8011274:	4770      	bx	lr
 8011276:	bf00      	nop

08011278 <__aeabi_d2uiz>:
 8011278:	004a      	lsls	r2, r1, #1
 801127a:	d211      	bcs.n	80112a0 <__aeabi_d2uiz+0x28>
 801127c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8011280:	d211      	bcs.n	80112a6 <__aeabi_d2uiz+0x2e>
 8011282:	d50d      	bpl.n	80112a0 <__aeabi_d2uiz+0x28>
 8011284:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8011288:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 801128c:	d40e      	bmi.n	80112ac <__aeabi_d2uiz+0x34>
 801128e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8011292:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011296:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801129a:	fa23 f002 	lsr.w	r0, r3, r2
 801129e:	4770      	bx	lr
 80112a0:	f04f 0000 	mov.w	r0, #0
 80112a4:	4770      	bx	lr
 80112a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80112aa:	d102      	bne.n	80112b2 <__aeabi_d2uiz+0x3a>
 80112ac:	f04f 30ff 	mov.w	r0, #4294967295
 80112b0:	4770      	bx	lr
 80112b2:	f04f 0000 	mov.w	r0, #0
 80112b6:	4770      	bx	lr

080112b8 <__aeabi_d2f>:
 80112b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80112bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80112c0:	bf24      	itt	cs
 80112c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80112c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80112ca:	d90d      	bls.n	80112e8 <__aeabi_d2f+0x30>
 80112cc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80112d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80112d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80112d8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80112dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80112e0:	bf08      	it	eq
 80112e2:	f020 0001 	biceq.w	r0, r0, #1
 80112e6:	4770      	bx	lr
 80112e8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80112ec:	d121      	bne.n	8011332 <__aeabi_d2f+0x7a>
 80112ee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80112f2:	bfbc      	itt	lt
 80112f4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80112f8:	4770      	bxlt	lr
 80112fa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80112fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8011302:	f1c2 0218 	rsb	r2, r2, #24
 8011306:	f1c2 0c20 	rsb	ip, r2, #32
 801130a:	fa10 f30c 	lsls.w	r3, r0, ip
 801130e:	fa20 f002 	lsr.w	r0, r0, r2
 8011312:	bf18      	it	ne
 8011314:	f040 0001 	orrne.w	r0, r0, #1
 8011318:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 801131c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8011320:	fa03 fc0c 	lsl.w	ip, r3, ip
 8011324:	ea40 000c 	orr.w	r0, r0, ip
 8011328:	fa23 f302 	lsr.w	r3, r3, r2
 801132c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011330:	e7cc      	b.n	80112cc <__aeabi_d2f+0x14>
 8011332:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8011336:	d107      	bne.n	8011348 <__aeabi_d2f+0x90>
 8011338:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 801133c:	bf1e      	ittt	ne
 801133e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8011342:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8011346:	4770      	bxne	lr
 8011348:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 801134c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8011350:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011354:	4770      	bx	lr
 8011356:	bf00      	nop

08011358 <__aeabi_uldivmod>:
 8011358:	b953      	cbnz	r3, 8011370 <__aeabi_uldivmod+0x18>
 801135a:	b94a      	cbnz	r2, 8011370 <__aeabi_uldivmod+0x18>
 801135c:	2900      	cmp	r1, #0
 801135e:	bf08      	it	eq
 8011360:	2800      	cmpeq	r0, #0
 8011362:	bf1c      	itt	ne
 8011364:	f04f 31ff 	movne.w	r1, #4294967295
 8011368:	f04f 30ff 	movne.w	r0, #4294967295
 801136c:	f000 b9aa 	b.w	80116c4 <__aeabi_idiv0>
 8011370:	f1ad 0c08 	sub.w	ip, sp, #8
 8011374:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8011378:	f000 f83c 	bl	80113f4 <__udivmoddi4>
 801137c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011380:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011384:	b004      	add	sp, #16
 8011386:	4770      	bx	lr

08011388 <__aeabi_d2lz>:
 8011388:	b538      	push	{r3, r4, r5, lr}
 801138a:	2200      	movs	r2, #0
 801138c:	2300      	movs	r3, #0
 801138e:	4604      	mov	r4, r0
 8011390:	460d      	mov	r5, r1
 8011392:	f7ff ff0b 	bl	80111ac <__aeabi_dcmplt>
 8011396:	b928      	cbnz	r0, 80113a4 <__aeabi_d2lz+0x1c>
 8011398:	4620      	mov	r0, r4
 801139a:	4629      	mov	r1, r5
 801139c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113a0:	f000 b80a 	b.w	80113b8 <__aeabi_d2ulz>
 80113a4:	4620      	mov	r0, r4
 80113a6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 80113aa:	f000 f805 	bl	80113b8 <__aeabi_d2ulz>
 80113ae:	4240      	negs	r0, r0
 80113b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80113b4:	bd38      	pop	{r3, r4, r5, pc}
 80113b6:	bf00      	nop

080113b8 <__aeabi_d2ulz>:
 80113b8:	b5d0      	push	{r4, r6, r7, lr}
 80113ba:	4b0c      	ldr	r3, [pc, #48]	; (80113ec <__aeabi_d2ulz+0x34>)
 80113bc:	2200      	movs	r2, #0
 80113be:	4606      	mov	r6, r0
 80113c0:	460f      	mov	r7, r1
 80113c2:	f7ff fc81 	bl	8010cc8 <__aeabi_dmul>
 80113c6:	f7ff ff57 	bl	8011278 <__aeabi_d2uiz>
 80113ca:	4604      	mov	r4, r0
 80113cc:	f7ff fc02 	bl	8010bd4 <__aeabi_ui2d>
 80113d0:	4b07      	ldr	r3, [pc, #28]	; (80113f0 <__aeabi_d2ulz+0x38>)
 80113d2:	2200      	movs	r2, #0
 80113d4:	f7ff fc78 	bl	8010cc8 <__aeabi_dmul>
 80113d8:	4602      	mov	r2, r0
 80113da:	460b      	mov	r3, r1
 80113dc:	4630      	mov	r0, r6
 80113de:	4639      	mov	r1, r7
 80113e0:	f7ff faba 	bl	8010958 <__aeabi_dsub>
 80113e4:	f7ff ff48 	bl	8011278 <__aeabi_d2uiz>
 80113e8:	4621      	mov	r1, r4
 80113ea:	bdd0      	pop	{r4, r6, r7, pc}
 80113ec:	3df00000 	.word	0x3df00000
 80113f0:	41f00000 	.word	0x41f00000

080113f4 <__udivmoddi4>:
 80113f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113f8:	9d08      	ldr	r5, [sp, #32]
 80113fa:	4604      	mov	r4, r0
 80113fc:	468e      	mov	lr, r1
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d14d      	bne.n	801149e <__udivmoddi4+0xaa>
 8011402:	428a      	cmp	r2, r1
 8011404:	4694      	mov	ip, r2
 8011406:	d969      	bls.n	80114dc <__udivmoddi4+0xe8>
 8011408:	fab2 f282 	clz	r2, r2
 801140c:	b152      	cbz	r2, 8011424 <__udivmoddi4+0x30>
 801140e:	fa01 f302 	lsl.w	r3, r1, r2
 8011412:	f1c2 0120 	rsb	r1, r2, #32
 8011416:	fa20 f101 	lsr.w	r1, r0, r1
 801141a:	fa0c fc02 	lsl.w	ip, ip, r2
 801141e:	ea41 0e03 	orr.w	lr, r1, r3
 8011422:	4094      	lsls	r4, r2
 8011424:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8011428:	0c21      	lsrs	r1, r4, #16
 801142a:	fbbe f6f8 	udiv	r6, lr, r8
 801142e:	fa1f f78c 	uxth.w	r7, ip
 8011432:	fb08 e316 	mls	r3, r8, r6, lr
 8011436:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801143a:	fb06 f107 	mul.w	r1, r6, r7
 801143e:	4299      	cmp	r1, r3
 8011440:	d90a      	bls.n	8011458 <__udivmoddi4+0x64>
 8011442:	eb1c 0303 	adds.w	r3, ip, r3
 8011446:	f106 30ff 	add.w	r0, r6, #4294967295
 801144a:	f080 811f 	bcs.w	801168c <__udivmoddi4+0x298>
 801144e:	4299      	cmp	r1, r3
 8011450:	f240 811c 	bls.w	801168c <__udivmoddi4+0x298>
 8011454:	3e02      	subs	r6, #2
 8011456:	4463      	add	r3, ip
 8011458:	1a5b      	subs	r3, r3, r1
 801145a:	b2a4      	uxth	r4, r4
 801145c:	fbb3 f0f8 	udiv	r0, r3, r8
 8011460:	fb08 3310 	mls	r3, r8, r0, r3
 8011464:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8011468:	fb00 f707 	mul.w	r7, r0, r7
 801146c:	42a7      	cmp	r7, r4
 801146e:	d90a      	bls.n	8011486 <__udivmoddi4+0x92>
 8011470:	eb1c 0404 	adds.w	r4, ip, r4
 8011474:	f100 33ff 	add.w	r3, r0, #4294967295
 8011478:	f080 810a 	bcs.w	8011690 <__udivmoddi4+0x29c>
 801147c:	42a7      	cmp	r7, r4
 801147e:	f240 8107 	bls.w	8011690 <__udivmoddi4+0x29c>
 8011482:	4464      	add	r4, ip
 8011484:	3802      	subs	r0, #2
 8011486:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 801148a:	1be4      	subs	r4, r4, r7
 801148c:	2600      	movs	r6, #0
 801148e:	b11d      	cbz	r5, 8011498 <__udivmoddi4+0xa4>
 8011490:	40d4      	lsrs	r4, r2
 8011492:	2300      	movs	r3, #0
 8011494:	e9c5 4300 	strd	r4, r3, [r5]
 8011498:	4631      	mov	r1, r6
 801149a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801149e:	428b      	cmp	r3, r1
 80114a0:	d909      	bls.n	80114b6 <__udivmoddi4+0xc2>
 80114a2:	2d00      	cmp	r5, #0
 80114a4:	f000 80ef 	beq.w	8011686 <__udivmoddi4+0x292>
 80114a8:	2600      	movs	r6, #0
 80114aa:	e9c5 0100 	strd	r0, r1, [r5]
 80114ae:	4630      	mov	r0, r6
 80114b0:	4631      	mov	r1, r6
 80114b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114b6:	fab3 f683 	clz	r6, r3
 80114ba:	2e00      	cmp	r6, #0
 80114bc:	d14a      	bne.n	8011554 <__udivmoddi4+0x160>
 80114be:	428b      	cmp	r3, r1
 80114c0:	d302      	bcc.n	80114c8 <__udivmoddi4+0xd4>
 80114c2:	4282      	cmp	r2, r0
 80114c4:	f200 80f9 	bhi.w	80116ba <__udivmoddi4+0x2c6>
 80114c8:	1a84      	subs	r4, r0, r2
 80114ca:	eb61 0303 	sbc.w	r3, r1, r3
 80114ce:	2001      	movs	r0, #1
 80114d0:	469e      	mov	lr, r3
 80114d2:	2d00      	cmp	r5, #0
 80114d4:	d0e0      	beq.n	8011498 <__udivmoddi4+0xa4>
 80114d6:	e9c5 4e00 	strd	r4, lr, [r5]
 80114da:	e7dd      	b.n	8011498 <__udivmoddi4+0xa4>
 80114dc:	b902      	cbnz	r2, 80114e0 <__udivmoddi4+0xec>
 80114de:	deff      	udf	#255	; 0xff
 80114e0:	fab2 f282 	clz	r2, r2
 80114e4:	2a00      	cmp	r2, #0
 80114e6:	f040 8092 	bne.w	801160e <__udivmoddi4+0x21a>
 80114ea:	eba1 010c 	sub.w	r1, r1, ip
 80114ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80114f2:	fa1f fe8c 	uxth.w	lr, ip
 80114f6:	2601      	movs	r6, #1
 80114f8:	0c20      	lsrs	r0, r4, #16
 80114fa:	fbb1 f3f7 	udiv	r3, r1, r7
 80114fe:	fb07 1113 	mls	r1, r7, r3, r1
 8011502:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8011506:	fb0e f003 	mul.w	r0, lr, r3
 801150a:	4288      	cmp	r0, r1
 801150c:	d908      	bls.n	8011520 <__udivmoddi4+0x12c>
 801150e:	eb1c 0101 	adds.w	r1, ip, r1
 8011512:	f103 38ff 	add.w	r8, r3, #4294967295
 8011516:	d202      	bcs.n	801151e <__udivmoddi4+0x12a>
 8011518:	4288      	cmp	r0, r1
 801151a:	f200 80cb 	bhi.w	80116b4 <__udivmoddi4+0x2c0>
 801151e:	4643      	mov	r3, r8
 8011520:	1a09      	subs	r1, r1, r0
 8011522:	b2a4      	uxth	r4, r4
 8011524:	fbb1 f0f7 	udiv	r0, r1, r7
 8011528:	fb07 1110 	mls	r1, r7, r0, r1
 801152c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8011530:	fb0e fe00 	mul.w	lr, lr, r0
 8011534:	45a6      	cmp	lr, r4
 8011536:	d908      	bls.n	801154a <__udivmoddi4+0x156>
 8011538:	eb1c 0404 	adds.w	r4, ip, r4
 801153c:	f100 31ff 	add.w	r1, r0, #4294967295
 8011540:	d202      	bcs.n	8011548 <__udivmoddi4+0x154>
 8011542:	45a6      	cmp	lr, r4
 8011544:	f200 80bb 	bhi.w	80116be <__udivmoddi4+0x2ca>
 8011548:	4608      	mov	r0, r1
 801154a:	eba4 040e 	sub.w	r4, r4, lr
 801154e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8011552:	e79c      	b.n	801148e <__udivmoddi4+0x9a>
 8011554:	f1c6 0720 	rsb	r7, r6, #32
 8011558:	40b3      	lsls	r3, r6
 801155a:	fa22 fc07 	lsr.w	ip, r2, r7
 801155e:	ea4c 0c03 	orr.w	ip, ip, r3
 8011562:	fa20 f407 	lsr.w	r4, r0, r7
 8011566:	fa01 f306 	lsl.w	r3, r1, r6
 801156a:	431c      	orrs	r4, r3
 801156c:	40f9      	lsrs	r1, r7
 801156e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8011572:	fa00 f306 	lsl.w	r3, r0, r6
 8011576:	fbb1 f8f9 	udiv	r8, r1, r9
 801157a:	0c20      	lsrs	r0, r4, #16
 801157c:	fa1f fe8c 	uxth.w	lr, ip
 8011580:	fb09 1118 	mls	r1, r9, r8, r1
 8011584:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8011588:	fb08 f00e 	mul.w	r0, r8, lr
 801158c:	4288      	cmp	r0, r1
 801158e:	fa02 f206 	lsl.w	r2, r2, r6
 8011592:	d90b      	bls.n	80115ac <__udivmoddi4+0x1b8>
 8011594:	eb1c 0101 	adds.w	r1, ip, r1
 8011598:	f108 3aff 	add.w	sl, r8, #4294967295
 801159c:	f080 8088 	bcs.w	80116b0 <__udivmoddi4+0x2bc>
 80115a0:	4288      	cmp	r0, r1
 80115a2:	f240 8085 	bls.w	80116b0 <__udivmoddi4+0x2bc>
 80115a6:	f1a8 0802 	sub.w	r8, r8, #2
 80115aa:	4461      	add	r1, ip
 80115ac:	1a09      	subs	r1, r1, r0
 80115ae:	b2a4      	uxth	r4, r4
 80115b0:	fbb1 f0f9 	udiv	r0, r1, r9
 80115b4:	fb09 1110 	mls	r1, r9, r0, r1
 80115b8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80115bc:	fb00 fe0e 	mul.w	lr, r0, lr
 80115c0:	458e      	cmp	lr, r1
 80115c2:	d908      	bls.n	80115d6 <__udivmoddi4+0x1e2>
 80115c4:	eb1c 0101 	adds.w	r1, ip, r1
 80115c8:	f100 34ff 	add.w	r4, r0, #4294967295
 80115cc:	d26c      	bcs.n	80116a8 <__udivmoddi4+0x2b4>
 80115ce:	458e      	cmp	lr, r1
 80115d0:	d96a      	bls.n	80116a8 <__udivmoddi4+0x2b4>
 80115d2:	3802      	subs	r0, #2
 80115d4:	4461      	add	r1, ip
 80115d6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80115da:	fba0 9402 	umull	r9, r4, r0, r2
 80115de:	eba1 010e 	sub.w	r1, r1, lr
 80115e2:	42a1      	cmp	r1, r4
 80115e4:	46c8      	mov	r8, r9
 80115e6:	46a6      	mov	lr, r4
 80115e8:	d356      	bcc.n	8011698 <__udivmoddi4+0x2a4>
 80115ea:	d053      	beq.n	8011694 <__udivmoddi4+0x2a0>
 80115ec:	b15d      	cbz	r5, 8011606 <__udivmoddi4+0x212>
 80115ee:	ebb3 0208 	subs.w	r2, r3, r8
 80115f2:	eb61 010e 	sbc.w	r1, r1, lr
 80115f6:	fa01 f707 	lsl.w	r7, r1, r7
 80115fa:	fa22 f306 	lsr.w	r3, r2, r6
 80115fe:	40f1      	lsrs	r1, r6
 8011600:	431f      	orrs	r7, r3
 8011602:	e9c5 7100 	strd	r7, r1, [r5]
 8011606:	2600      	movs	r6, #0
 8011608:	4631      	mov	r1, r6
 801160a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801160e:	f1c2 0320 	rsb	r3, r2, #32
 8011612:	40d8      	lsrs	r0, r3
 8011614:	fa0c fc02 	lsl.w	ip, ip, r2
 8011618:	fa21 f303 	lsr.w	r3, r1, r3
 801161c:	4091      	lsls	r1, r2
 801161e:	4301      	orrs	r1, r0
 8011620:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8011624:	fa1f fe8c 	uxth.w	lr, ip
 8011628:	fbb3 f0f7 	udiv	r0, r3, r7
 801162c:	fb07 3610 	mls	r6, r7, r0, r3
 8011630:	0c0b      	lsrs	r3, r1, #16
 8011632:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8011636:	fb00 f60e 	mul.w	r6, r0, lr
 801163a:	429e      	cmp	r6, r3
 801163c:	fa04 f402 	lsl.w	r4, r4, r2
 8011640:	d908      	bls.n	8011654 <__udivmoddi4+0x260>
 8011642:	eb1c 0303 	adds.w	r3, ip, r3
 8011646:	f100 38ff 	add.w	r8, r0, #4294967295
 801164a:	d22f      	bcs.n	80116ac <__udivmoddi4+0x2b8>
 801164c:	429e      	cmp	r6, r3
 801164e:	d92d      	bls.n	80116ac <__udivmoddi4+0x2b8>
 8011650:	3802      	subs	r0, #2
 8011652:	4463      	add	r3, ip
 8011654:	1b9b      	subs	r3, r3, r6
 8011656:	b289      	uxth	r1, r1
 8011658:	fbb3 f6f7 	udiv	r6, r3, r7
 801165c:	fb07 3316 	mls	r3, r7, r6, r3
 8011660:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8011664:	fb06 f30e 	mul.w	r3, r6, lr
 8011668:	428b      	cmp	r3, r1
 801166a:	d908      	bls.n	801167e <__udivmoddi4+0x28a>
 801166c:	eb1c 0101 	adds.w	r1, ip, r1
 8011670:	f106 38ff 	add.w	r8, r6, #4294967295
 8011674:	d216      	bcs.n	80116a4 <__udivmoddi4+0x2b0>
 8011676:	428b      	cmp	r3, r1
 8011678:	d914      	bls.n	80116a4 <__udivmoddi4+0x2b0>
 801167a:	3e02      	subs	r6, #2
 801167c:	4461      	add	r1, ip
 801167e:	1ac9      	subs	r1, r1, r3
 8011680:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8011684:	e738      	b.n	80114f8 <__udivmoddi4+0x104>
 8011686:	462e      	mov	r6, r5
 8011688:	4628      	mov	r0, r5
 801168a:	e705      	b.n	8011498 <__udivmoddi4+0xa4>
 801168c:	4606      	mov	r6, r0
 801168e:	e6e3      	b.n	8011458 <__udivmoddi4+0x64>
 8011690:	4618      	mov	r0, r3
 8011692:	e6f8      	b.n	8011486 <__udivmoddi4+0x92>
 8011694:	454b      	cmp	r3, r9
 8011696:	d2a9      	bcs.n	80115ec <__udivmoddi4+0x1f8>
 8011698:	ebb9 0802 	subs.w	r8, r9, r2
 801169c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80116a0:	3801      	subs	r0, #1
 80116a2:	e7a3      	b.n	80115ec <__udivmoddi4+0x1f8>
 80116a4:	4646      	mov	r6, r8
 80116a6:	e7ea      	b.n	801167e <__udivmoddi4+0x28a>
 80116a8:	4620      	mov	r0, r4
 80116aa:	e794      	b.n	80115d6 <__udivmoddi4+0x1e2>
 80116ac:	4640      	mov	r0, r8
 80116ae:	e7d1      	b.n	8011654 <__udivmoddi4+0x260>
 80116b0:	46d0      	mov	r8, sl
 80116b2:	e77b      	b.n	80115ac <__udivmoddi4+0x1b8>
 80116b4:	3b02      	subs	r3, #2
 80116b6:	4461      	add	r1, ip
 80116b8:	e732      	b.n	8011520 <__udivmoddi4+0x12c>
 80116ba:	4630      	mov	r0, r6
 80116bc:	e709      	b.n	80114d2 <__udivmoddi4+0xde>
 80116be:	4464      	add	r4, ip
 80116c0:	3802      	subs	r0, #2
 80116c2:	e742      	b.n	801154a <__udivmoddi4+0x156>

080116c4 <__aeabi_idiv0>:
 80116c4:	4770      	bx	lr
 80116c6:	bf00      	nop

080116c8 <apInit>:

uint8_t button_status;


void apInit(void)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	af00      	add	r7, sp, #0
	cliOpen(_DEF_UART1, 57600);
 80116cc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80116d0:	2000      	movs	r0, #0
 80116d2:	f000 fea9 	bl	8012428 <cliOpen>
	uartOpen(_DEF_UART1, 57600);
 80116d6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80116da:	2000      	movs	r0, #0
 80116dc:	f005 fe00 	bl	80172e0 <uartOpen>
	menuSetCallBack(lcdMain);
 80116e0:	4804      	ldr	r0, [pc, #16]	; (80116f4 <apInit+0x2c>)
 80116e2:	f003 fa7f 	bl	8014be4 <menuSetCallBack>
	cliAdd("boot", cliBoot);
 80116e6:	4904      	ldr	r1, [pc, #16]	; (80116f8 <apInit+0x30>)
 80116e8:	4804      	ldr	r0, [pc, #16]	; (80116fc <apInit+0x34>)
 80116ea:	f000 ffe5 	bl	80126b8 <cliAdd>
}
 80116ee:	bf00      	nop
 80116f0:	bd80      	pop	{r7, pc}
 80116f2:	bf00      	nop
 80116f4:	08011745 	.word	0x08011745
 80116f8:	08011941 	.word	0x08011941
 80116fc:	08028700 	.word	0x08028700

08011700 <apMain>:

void apMain(void)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b082      	sub	sp, #8
 8011704:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8011706:	f000 f9ba 	bl	8011a7e <millis>
 801170a:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 801170c:	f000 f9b7 	bl	8011a7e <millis>
 8011710:	4602      	mov	r2, r0
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	1ad3      	subs	r3, r2, r3
 8011716:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801171a:	d302      	bcc.n	8011722 <apMain+0x22>
    {
      pre_time = millis();
 801171c:	f000 f9af 	bl	8011a7e <millis>
 8011720:	6078      	str	r0, [r7, #4]

    }

    sensorMain();
 8011722:	f000 f805 	bl	8011730 <sensorMain>
    //cliMain();
    menuMain();
 8011726:	f003 fac9 	bl	8014cbc <menuMain>
    SerialCom();
 801172a:	f005 fbe1 	bl	8016ef0 <SerialCom>
    if (millis()-pre_time >= 1000)
 801172e:	e7ed      	b.n	801170c <apMain+0xc>

08011730 <sensorMain>:
  }
}

void sensorMain(void)
{
 8011730:	b580      	push	{r7, lr}
 8011732:	af00      	add	r7, sp, #0
    Ds18b20_ManualConvert();
 8011734:	f001 f96c 	bl	8012a10 <Ds18b20_ManualConvert>
    Sonar_measure();
 8011738:	f004 fc9a 	bl	8016070 <Sonar_measure>
    tds_measure();
 801173c:	f005 f960 	bl	8016a00 <tds_measure>
}
 8011740:	bf00      	nop
 8011742:	bd80      	pop	{r7, pc}

08011744 <lcdMain>:

void lcdMain(uint8_t layer)
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b084      	sub	sp, #16
 8011748:	af02      	add	r7, sp, #8
 801174a:	4603      	mov	r3, r0
 801174c:	71fb      	strb	r3, [r7, #7]
  static bool blink = 0;

  if (lcdIsInit() != true)
 801174e:	f002 fa9d 	bl	8013c8c <lcdIsInit>
 8011752:	4603      	mov	r3, r0
 8011754:	f083 0301 	eor.w	r3, r3, #1
 8011758:	b2db      	uxtb	r3, r3
 801175a:	2b00      	cmp	r3, #0
 801175c:	f040 80d6 	bne.w	801190c <lcdMain+0x1c8>
  {
    return;
  }


  if (lcdDrawAvailable() == true)
 8011760:	f002 fcbe 	bl	80140e0 <lcdDrawAvailable>
 8011764:	4603      	mov	r3, r0
 8011766:	2b00      	cmp	r3, #0
 8011768:	f000 80d1 	beq.w	801190e <lcdMain+0x1ca>
  {
      lcdClearBuffer(black);
 801176c:	2000      	movs	r0, #0
 801176e:	f002 facb 	bl	8013d08 <lcdClearBuffer>
      lcdSetFont(LCD_FONT_HAN);
 8011772:	2003      	movs	r0, #3
 8011774:	f003 f892 	bl	801489c <lcdSetFont>
      lcdPrintf(0,16*0, green, "[ ]");
 8011778:	4b66      	ldr	r3, [pc, #408]	; (8011914 <lcdMain+0x1d0>)
 801177a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 801177e:	2100      	movs	r1, #0
 8011780:	2000      	movs	r0, #0
 8011782:	f002 febb 	bl	80144fc <lcdPrintf>

      lcdSetFont(LCD_FONT_HAN);
 8011786:	2003      	movs	r0, #3
 8011788:	f003 f888 	bl	801489c <lcdSetFont>
      lcdPrintf(0,16*1, white, " : %3.1f " , ds18b20[0].Temperature);
 801178c:	4b62      	ldr	r3, [pc, #392]	; (8011918 <lcdMain+0x1d4>)
 801178e:	689b      	ldr	r3, [r3, #8]
 8011790:	4618      	mov	r0, r3
 8011792:	f7ff fa41 	bl	8010c18 <__aeabi_f2d>
 8011796:	4602      	mov	r2, r0
 8011798:	460b      	mov	r3, r1
 801179a:	e9cd 2300 	strd	r2, r3, [sp]
 801179e:	4b5f      	ldr	r3, [pc, #380]	; (801191c <lcdMain+0x1d8>)
 80117a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117a4:	2110      	movs	r1, #16
 80117a6:	2000      	movs	r0, #0
 80117a8:	f002 fea8 	bl	80144fc <lcdPrintf>
      lcdPrintf(0,16*2, white, " : %3d cm" , sonar_tbl[0].filter_distance_cm/10);
 80117ac:	4b5c      	ldr	r3, [pc, #368]	; (8011920 <lcdMain+0x1dc>)
 80117ae:	699b      	ldr	r3, [r3, #24]
 80117b0:	4a5c      	ldr	r2, [pc, #368]	; (8011924 <lcdMain+0x1e0>)
 80117b2:	fba2 2303 	umull	r2, r3, r2, r3
 80117b6:	08db      	lsrs	r3, r3, #3
 80117b8:	9300      	str	r3, [sp, #0]
 80117ba:	4b5b      	ldr	r3, [pc, #364]	; (8011928 <lcdMain+0x1e4>)
 80117bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117c0:	2120      	movs	r1, #32
 80117c2:	2000      	movs	r0, #0
 80117c4:	f002 fe9a 	bl	80144fc <lcdPrintf>
      lcdPrintf(0,16*3, white, "TDS : %4.1f ppm" , tds_tbl[0].filter_tdsValue);
 80117c8:	4b58      	ldr	r3, [pc, #352]	; (801192c <lcdMain+0x1e8>)
 80117ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117cc:	4618      	mov	r0, r3
 80117ce:	f7ff fa23 	bl	8010c18 <__aeabi_f2d>
 80117d2:	4602      	mov	r2, r0
 80117d4:	460b      	mov	r3, r1
 80117d6:	e9cd 2300 	strd	r2, r3, [sp]
 80117da:	4b55      	ldr	r3, [pc, #340]	; (8011930 <lcdMain+0x1ec>)
 80117dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117e0:	2130      	movs	r1, #48	; 0x30
 80117e2:	2000      	movs	r0, #0
 80117e4:	f002 fe8a 	bl	80144fc <lcdPrintf>
      //lcdDrawBufferImage(50, 20, 50, 50, TEST);

      blink = get_blink();
 80117e8:	f006 f8ba 	bl	8017960 <get_blink>
 80117ec:	4603      	mov	r3, r0
 80117ee:	461a      	mov	r2, r3
 80117f0:	4b50      	ldr	r3, [pc, #320]	; (8011934 <lcdMain+0x1f0>)
 80117f2:	701a      	strb	r2, [r3, #0]
      draw_fan_status(0, 16*4, blink);
 80117f4:	4b4f      	ldr	r3, [pc, #316]	; (8011934 <lcdMain+0x1f0>)
 80117f6:	781b      	ldrb	r3, [r3, #0]
 80117f8:	461a      	mov	r2, r3
 80117fa:	2140      	movs	r1, #64	; 0x40
 80117fc:	2000      	movs	r0, #0
 80117fe:	f006 f865 	bl	80178cc <draw_fan_status>

      switch(buttonMain())
 8011802:	f000 fcf9 	bl	80121f8 <buttonMain>
 8011806:	4603      	mov	r3, r0
 8011808:	3b01      	subs	r3, #1
 801180a:	2b0f      	cmp	r3, #15
 801180c:	d83b      	bhi.n	8011886 <lcdMain+0x142>
 801180e:	a201      	add	r2, pc, #4	; (adr r2, 8011814 <lcdMain+0xd0>)
 8011810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011814:	08011855 	.word	0x08011855
 8011818:	0801185f 	.word	0x0801185f
 801181c:	08011887 	.word	0x08011887
 8011820:	08011869 	.word	0x08011869
 8011824:	08011887 	.word	0x08011887
 8011828:	08011887 	.word	0x08011887
 801182c:	08011887 	.word	0x08011887
 8011830:	08011873 	.word	0x08011873
 8011834:	08011887 	.word	0x08011887
 8011838:	08011887 	.word	0x08011887
 801183c:	08011887 	.word	0x08011887
 8011840:	08011887 	.word	0x08011887
 8011844:	08011887 	.word	0x08011887
 8011848:	08011887 	.word	0x08011887
 801184c:	08011887 	.word	0x08011887
 8011850:	0801187d 	.word	0x0801187d
      {
      	case(USER_BTN):
  				{
  					gpioPinWrite(BUZZER, true);
 8011854:	2101      	movs	r1, #1
 8011856:	2008      	movs	r0, #8
 8011858:	f002 f852 	bl	8013900 <gpioPinWrite>
  				}
      	break;
 801185c:	e053      	b.n	8011906 <lcdMain+0x1c2>

      	case(MENU_BTN):
  				{
  					gpioPinWrite(Relay1, true);
 801185e:	2101      	movs	r1, #1
 8011860:	2009      	movs	r0, #9
 8011862:	f002 f84d 	bl	8013900 <gpioPinWrite>
  				}
      	break;
 8011866:	e04e      	b.n	8011906 <lcdMain+0x1c2>

      	case(UP_BTN):
  				{
  					gpioPinWrite(Relay2, true);
 8011868:	2101      	movs	r1, #1
 801186a:	200a      	movs	r0, #10
 801186c:	f002 f848 	bl	8013900 <gpioPinWrite>
  				}
      	break;
 8011870:	e049      	b.n	8011906 <lcdMain+0x1c2>

      	case(DOWN_BTN):
  				{
  					gpioPinWrite(Relay3, true);
 8011872:	2101      	movs	r1, #1
 8011874:	200b      	movs	r0, #11
 8011876:	f002 f843 	bl	8013900 <gpioPinWrite>
  				}
      	break;
 801187a:	e044      	b.n	8011906 <lcdMain+0x1c2>

      	case(SEL_BTN):
  				{
  					gpioPinWrite(Relay4, true);
 801187c:	2101      	movs	r1, #1
 801187e:	200c      	movs	r0, #12
 8011880:	f002 f83e 	bl	8013900 <gpioPinWrite>
  				}
      	break;
 8011884:	e03f      	b.n	8011906 <lcdMain+0x1c2>

      	default:
      	{
          lcdDrawRoundRect(0, 0+110,  35, 17, 5, white);
 8011886:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801188a:	9301      	str	r3, [sp, #4]
 801188c:	2305      	movs	r3, #5
 801188e:	9300      	str	r3, [sp, #0]
 8011890:	2311      	movs	r3, #17
 8011892:	2223      	movs	r2, #35	; 0x23
 8011894:	216e      	movs	r1, #110	; 0x6e
 8011896:	2000      	movs	r0, #0
 8011898:	f002 fade 	bl	8013e58 <lcdDrawRoundRect>
          lcdDrawFillRoundRect(1, 1+110, 33, 15, 5, red);
 801189c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80118a0:	9301      	str	r3, [sp, #4]
 80118a2:	2305      	movs	r3, #5
 80118a4:	9300      	str	r3, [sp, #0]
 80118a6:	230f      	movs	r3, #15
 80118a8:	2221      	movs	r2, #33	; 0x21
 80118aa:	216f      	movs	r1, #111	; 0x6f
 80118ac:	2001      	movs	r0, #1
 80118ae:	f002 fbcd 	bl	801404c <lcdDrawFillRoundRect>
          lcdSetFont(LCD_FONT_07x10);
 80118b2:	2000      	movs	r0, #0
 80118b4:	f002 fff2 	bl	801489c <lcdSetFont>
          lcdPrintf(5,5+110, white, "FAN");
 80118b8:	4b1f      	ldr	r3, [pc, #124]	; (8011938 <lcdMain+0x1f4>)
 80118ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80118be:	2173      	movs	r1, #115	; 0x73
 80118c0:	2005      	movs	r0, #5
 80118c2:	f002 fe1b 	bl	80144fc <lcdPrintf>

          lcdDrawRoundRect(0+40, 0+110,  35, 17, 5, white);
 80118c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80118ca:	9301      	str	r3, [sp, #4]
 80118cc:	2305      	movs	r3, #5
 80118ce:	9300      	str	r3, [sp, #0]
 80118d0:	2311      	movs	r3, #17
 80118d2:	2223      	movs	r2, #35	; 0x23
 80118d4:	216e      	movs	r1, #110	; 0x6e
 80118d6:	2028      	movs	r0, #40	; 0x28
 80118d8:	f002 fabe 	bl	8013e58 <lcdDrawRoundRect>
          lcdDrawFillRoundRect(1+40, 1+110, 33, 15, 5, red);
 80118dc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80118e0:	9301      	str	r3, [sp, #4]
 80118e2:	2305      	movs	r3, #5
 80118e4:	9300      	str	r3, [sp, #0]
 80118e6:	230f      	movs	r3, #15
 80118e8:	2221      	movs	r2, #33	; 0x21
 80118ea:	216f      	movs	r1, #111	; 0x6f
 80118ec:	2029      	movs	r0, #41	; 0x29
 80118ee:	f002 fbad 	bl	801404c <lcdDrawFillRoundRect>
          lcdSetFont(LCD_FONT_07x10);
 80118f2:	2000      	movs	r0, #0
 80118f4:	f002 ffd2 	bl	801489c <lcdSetFont>
          lcdPrintf(5+40,5+110, white, "PUMP");
 80118f8:	4b10      	ldr	r3, [pc, #64]	; (801193c <lcdMain+0x1f8>)
 80118fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80118fe:	2173      	movs	r1, #115	; 0x73
 8011900:	202d      	movs	r0, #45	; 0x2d
 8011902:	f002 fdfb 	bl	80144fc <lcdPrintf>
//      		gpioPinWrite(Relay4, false);
      	}

      }

      lcdRequestDraw();
 8011906:	f002 fc01 	bl	801410c <lcdRequestDraw>
 801190a:	e000      	b.n	801190e <lcdMain+0x1ca>
    return;
 801190c:	bf00      	nop
  }

}
 801190e:	3708      	adds	r7, #8
 8011910:	46bd      	mov	sp, r7
 8011912:	bd80      	pop	{r7, pc}
 8011914:	08028708 	.word	0x08028708
 8011918:	20000768 	.word	0x20000768
 801191c:	08028724 	.word	0x08028724
 8011920:	2000cc90 	.word	0x2000cc90
 8011924:	cccccccd 	.word	0xcccccccd
 8011928:	0802873c 	.word	0x0802873c
 801192c:	2000ce44 	.word	0x2000ce44
 8011930:	08028750 	.word	0x08028750
 8011934:	2000031c 	.word	0x2000031c
 8011938:	08028760 	.word	0x08028760
 801193c:	08028764 	.word	0x08028764

08011940 <cliBoot>:

void cliBoot(cli_args_t *args)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b084      	sub	sp, #16
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8011948:	2300      	movs	r3, #0
 801194a:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "info") == true)
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	881b      	ldrh	r3, [r3, #0]
 8011950:	2b01      	cmp	r3, #1
 8011952:	d11e      	bne.n	8011992 <cliBoot+0x52>
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	695b      	ldr	r3, [r3, #20]
 8011958:	4926      	ldr	r1, [pc, #152]	; (80119f4 <cliBoot+0xb4>)
 801195a:	2000      	movs	r0, #0
 801195c:	4798      	blx	r3
 801195e:	4603      	mov	r3, r0
 8011960:	2b00      	cmp	r3, #0
 8011962:	d016      	beq.n	8011992 <cliBoot+0x52>
  {
    firm_version_t *p_boot_ver = (firm_version_t *)(FLASH_ADDR_BOOT_VER);
 8011964:	4b24      	ldr	r3, [pc, #144]	; (80119f8 <cliBoot+0xb8>)
 8011966:	60bb      	str	r3, [r7, #8]


    cliPrintf("boot ver   : %s\n", p_boot_ver->version);
 8011968:	68bb      	ldr	r3, [r7, #8]
 801196a:	4619      	mov	r1, r3
 801196c:	4823      	ldr	r0, [pc, #140]	; (80119fc <cliBoot+0xbc>)
 801196e:	f000 fd93 	bl	8012498 <cliPrintf>
    cliPrintf("boot name  : %s\n", p_boot_ver->name);
 8011972:	68bb      	ldr	r3, [r7, #8]
 8011974:	3320      	adds	r3, #32
 8011976:	4619      	mov	r1, r3
 8011978:	4821      	ldr	r0, [pc, #132]	; (8011a00 <cliBoot+0xc0>)
 801197a:	f000 fd8d 	bl	8012498 <cliPrintf>
    cliPrintf("boot param : 0x%X\n", rtcBackupRegRead(0));
 801197e:	2000      	movs	r0, #0
 8011980:	f003 feac 	bl	80156dc <rtcBackupRegRead>
 8011984:	4603      	mov	r3, r0
 8011986:	4619      	mov	r1, r3
 8011988:	481e      	ldr	r0, [pc, #120]	; (8011a04 <cliBoot+0xc4>)
 801198a:	f000 fd85 	bl	8012498 <cliPrintf>

    ret = true;
 801198e:	2301      	movs	r3, #1
 8011990:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "jump_boot") == true)
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	881b      	ldrh	r3, [r3, #0]
 8011996:	2b01      	cmp	r3, #1
 8011998:	d10c      	bne.n	80119b4 <cliBoot+0x74>
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	695b      	ldr	r3, [r3, #20]
 801199e:	491a      	ldr	r1, [pc, #104]	; (8011a08 <cliBoot+0xc8>)
 80119a0:	2000      	movs	r0, #0
 80119a2:	4798      	blx	r3
 80119a4:	4603      	mov	r3, r0
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d004      	beq.n	80119b4 <cliBoot+0x74>
  {
    resetToBoot(0);
 80119aa:	2000      	movs	r0, #0
 80119ac:	f003 fe34 	bl	8015618 <resetToBoot>
    ret = true;
 80119b0:	2301      	movs	r3, #1
 80119b2:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "jump_fw") == true)
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	881b      	ldrh	r3, [r3, #0]
 80119b8:	2b01      	cmp	r3, #1
 80119ba:	d10d      	bne.n	80119d8 <cliBoot+0x98>
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	695b      	ldr	r3, [r3, #20]
 80119c0:	4912      	ldr	r1, [pc, #72]	; (8011a0c <cliBoot+0xcc>)
 80119c2:	2000      	movs	r0, #0
 80119c4:	4798      	blx	r3
 80119c6:	4603      	mov	r3, r0
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d005      	beq.n	80119d8 <cliBoot+0x98>
  {
    rtcBackupRegWrite(0, 0);
 80119cc:	2100      	movs	r1, #0
 80119ce:	2000      	movs	r0, #0
 80119d0:	f003 fe94 	bl	80156fc <rtcBackupRegWrite>
    ret = true;
 80119d4:	2301      	movs	r3, #1
 80119d6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 80119d8:	7bfb      	ldrb	r3, [r7, #15]
 80119da:	f083 0301 	eor.w	r3, r3, #1
 80119de:	b2db      	uxtb	r3, r3
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d002      	beq.n	80119ea <cliBoot+0xaa>
  {
    cliPrintf("boot info\n");
 80119e4:	480a      	ldr	r0, [pc, #40]	; (8011a10 <cliBoot+0xd0>)
 80119e6:	f000 fd57 	bl	8012498 <cliPrintf>
  }
}
 80119ea:	bf00      	nop
 80119ec:	3710      	adds	r7, #16
 80119ee:	46bd      	mov	sp, r7
 80119f0:	bd80      	pop	{r7, pc}
 80119f2:	bf00      	nop
 80119f4:	0802876c 	.word	0x0802876c
 80119f8:	08000400 	.word	0x08000400
 80119fc:	08028774 	.word	0x08028774
 8011a00:	08028788 	.word	0x08028788
 8011a04:	0802879c 	.word	0x0802879c
 8011a08:	080287b0 	.word	0x080287b0
 8011a0c:	080287bc 	.word	0x080287bc
 8011a10:	080287c4 	.word	0x080287c4

08011a14 <bspInit>:


void SystemClock_Config(void);

void bspInit(void)
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b082      	sub	sp, #8
 8011a18:	af00      	add	r7, sp, #0
  HAL_Init();
 8011a1a:	f00a feb9 	bl	801c790 <HAL_Init>
  SystemClock_Config();
 8011a1e:	f000 f835 	bl	8011a8c <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8011a22:	2300      	movs	r3, #0
 8011a24:	607b      	str	r3, [r7, #4]
 8011a26:	4b0f      	ldr	r3, [pc, #60]	; (8011a64 <bspInit+0x50>)
 8011a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a2a:	4a0e      	ldr	r2, [pc, #56]	; (8011a64 <bspInit+0x50>)
 8011a2c:	f043 0304 	orr.w	r3, r3, #4
 8011a30:	6313      	str	r3, [r2, #48]	; 0x30
 8011a32:	4b0c      	ldr	r3, [pc, #48]	; (8011a64 <bspInit+0x50>)
 8011a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a36:	f003 0304 	and.w	r3, r3, #4
 8011a3a:	607b      	str	r3, [r7, #4]
 8011a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8011a3e:	2300      	movs	r3, #0
 8011a40:	603b      	str	r3, [r7, #0]
 8011a42:	4b08      	ldr	r3, [pc, #32]	; (8011a64 <bspInit+0x50>)
 8011a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a46:	4a07      	ldr	r2, [pc, #28]	; (8011a64 <bspInit+0x50>)
 8011a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8011a4e:	4b05      	ldr	r3, [pc, #20]	; (8011a64 <bspInit+0x50>)
 8011a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a56:	603b      	str	r3, [r7, #0]
 8011a58:	683b      	ldr	r3, [r7, #0]
}
 8011a5a:	bf00      	nop
 8011a5c:	3708      	adds	r7, #8
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	bd80      	pop	{r7, pc}
 8011a62:	bf00      	nop
 8011a64:	40023800 	.word	0x40023800

08011a68 <delay>:

void delay(uint32_t ms)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 8011a70:	6878      	ldr	r0, [r7, #4]
 8011a72:	f00a feff 	bl	801c874 <HAL_Delay>
#endif
}
 8011a76:	bf00      	nop
 8011a78:	3708      	adds	r7, #8
 8011a7a:	46bd      	mov	sp, r7
 8011a7c:	bd80      	pop	{r7, pc}

08011a7e <millis>:

uint32_t millis(void)
{
 8011a7e:	b580      	push	{r7, lr}
 8011a80:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011a82:	f00a feeb 	bl	801c85c <HAL_GetTick>
 8011a86:	4603      	mov	r3, r0
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	bd80      	pop	{r7, pc}

08011a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b09a      	sub	sp, #104	; 0x68
 8011a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8011a92:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8011a96:	2230      	movs	r2, #48	; 0x30
 8011a98:	2100      	movs	r1, #0
 8011a9a:	4618      	mov	r0, r3
 8011a9c:	f012 fb62 	bl	8024164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8011aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	601a      	str	r2, [r3, #0]
 8011aa8:	605a      	str	r2, [r3, #4]
 8011aaa:	609a      	str	r2, [r3, #8]
 8011aac:	60da      	str	r2, [r3, #12]
 8011aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011ab0:	f107 030c 	add.w	r3, r7, #12
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	601a      	str	r2, [r3, #0]
 8011ab8:	605a      	str	r2, [r3, #4]
 8011aba:	609a      	str	r2, [r3, #8]
 8011abc:	60da      	str	r2, [r3, #12]
 8011abe:	611a      	str	r2, [r3, #16]
 8011ac0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	60bb      	str	r3, [r7, #8]
 8011ac6:	4b30      	ldr	r3, [pc, #192]	; (8011b88 <SystemClock_Config+0xfc>)
 8011ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011aca:	4a2f      	ldr	r2, [pc, #188]	; (8011b88 <SystemClock_Config+0xfc>)
 8011acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8011ad2:	4b2d      	ldr	r3, [pc, #180]	; (8011b88 <SystemClock_Config+0xfc>)
 8011ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011ada:	60bb      	str	r3, [r7, #8]
 8011adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8011ade:	2300      	movs	r3, #0
 8011ae0:	607b      	str	r3, [r7, #4]
 8011ae2:	4b2a      	ldr	r3, [pc, #168]	; (8011b8c <SystemClock_Config+0x100>)
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	4a29      	ldr	r2, [pc, #164]	; (8011b8c <SystemClock_Config+0x100>)
 8011ae8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011aec:	6013      	str	r3, [r2, #0]
 8011aee:	4b27      	ldr	r3, [pc, #156]	; (8011b8c <SystemClock_Config+0x100>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8011af6:	607b      	str	r3, [r7, #4]
 8011af8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8011afa:	2309      	movs	r3, #9
 8011afc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8011afe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011b02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8011b04:	2301      	movs	r3, #1
 8011b06:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8011b08:	2302      	movs	r3, #2
 8011b0a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8011b0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011b10:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 25;
 8011b12:	2319      	movs	r3, #25
 8011b14:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8011b16:	23c0      	movs	r3, #192	; 0xc0
 8011b18:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8011b1a:	2302      	movs	r3, #2
 8011b1c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8011b1e:	2304      	movs	r3, #4
 8011b20:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8011b22:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8011b26:	4618      	mov	r0, r3
 8011b28:	f00c fede 	bl	801e8e8 <HAL_RCC_OscConfig>
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d001      	beq.n	8011b36 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8011b32:	f000 f82d 	bl	8011b90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8011b36:	230f      	movs	r3, #15
 8011b38:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8011b3a:	2302      	movs	r3, #2
 8011b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8011b42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b46:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8011b48:	2300      	movs	r3, #0
 8011b4a:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8011b4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b50:	2103      	movs	r1, #3
 8011b52:	4618      	mov	r0, r3
 8011b54:	f00d f936 	bl	801edc4 <HAL_RCC_ClockConfig>
 8011b58:	4603      	mov	r3, r0
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d001      	beq.n	8011b62 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8011b5e:	f000 f817 	bl	8011b90 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8011b62:	2302      	movs	r3, #2
 8011b64:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8011b66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011b6a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011b6c:	f107 030c 	add.w	r3, r7, #12
 8011b70:	4618      	mov	r0, r3
 8011b72:	f00d fb07 	bl	801f184 <HAL_RCCEx_PeriphCLKConfig>
 8011b76:	4603      	mov	r3, r0
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d001      	beq.n	8011b80 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8011b7c:	f000 f808 	bl	8011b90 <Error_Handler>
  }
}
 8011b80:	bf00      	nop
 8011b82:	3768      	adds	r7, #104	; 0x68
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}
 8011b88:	40023800 	.word	0x40023800
 8011b8c:	40007000 	.word	0x40007000

08011b90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8011b90:	b480      	push	{r7}
 8011b92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8011b94:	b672      	cpsid	i
}
 8011b96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8011b98:	e7fe      	b.n	8011b98 <Error_Handler+0x8>
	...

08011b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8011b9c:	b480      	push	{r7}
 8011b9e:	b083      	sub	sp, #12
 8011ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	607b      	str	r3, [r7, #4]
 8011ba6:	4b10      	ldr	r3, [pc, #64]	; (8011be8 <HAL_MspInit+0x4c>)
 8011ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011baa:	4a0f      	ldr	r2, [pc, #60]	; (8011be8 <HAL_MspInit+0x4c>)
 8011bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8011bb2:	4b0d      	ldr	r3, [pc, #52]	; (8011be8 <HAL_MspInit+0x4c>)
 8011bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011bba:	607b      	str	r3, [r7, #4]
 8011bbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	603b      	str	r3, [r7, #0]
 8011bc2:	4b09      	ldr	r3, [pc, #36]	; (8011be8 <HAL_MspInit+0x4c>)
 8011bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bc6:	4a08      	ldr	r2, [pc, #32]	; (8011be8 <HAL_MspInit+0x4c>)
 8011bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8011bce:	4b06      	ldr	r3, [pc, #24]	; (8011be8 <HAL_MspInit+0x4c>)
 8011bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011bd6:	603b      	str	r3, [r7, #0]
 8011bd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8011bda:	bf00      	nop
 8011bdc:	370c      	adds	r7, #12
 8011bde:	46bd      	mov	sp, r7
 8011be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be4:	4770      	bx	lr
 8011be6:	bf00      	nop
 8011be8:	40023800 	.word	0x40023800

08011bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8011bec:	b480      	push	{r7}
 8011bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8011bf0:	e7fe      	b.n	8011bf0 <NMI_Handler+0x4>

08011bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8011bf2:	b480      	push	{r7}
 8011bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8011bf6:	e7fe      	b.n	8011bf6 <HardFault_Handler+0x4>

08011bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8011bf8:	b480      	push	{r7}
 8011bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8011bfc:	e7fe      	b.n	8011bfc <MemManage_Handler+0x4>

08011bfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8011bfe:	b480      	push	{r7}
 8011c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8011c02:	e7fe      	b.n	8011c02 <BusFault_Handler+0x4>

08011c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8011c04:	b480      	push	{r7}
 8011c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8011c08:	e7fe      	b.n	8011c08 <UsageFault_Handler+0x4>

08011c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8011c0a:	b480      	push	{r7}
 8011c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8011c0e:	bf00      	nop
 8011c10:	46bd      	mov	sp, r7
 8011c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c16:	4770      	bx	lr

08011c18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8011c18:	b480      	push	{r7}
 8011c1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8011c1c:	bf00      	nop
 8011c1e:	46bd      	mov	sp, r7
 8011c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c24:	4770      	bx	lr

08011c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8011c26:	b480      	push	{r7}
 8011c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8011c2a:	bf00      	nop
 8011c2c:	46bd      	mov	sp, r7
 8011c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c32:	4770      	bx	lr

08011c34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8011c38:	f00a fdfc 	bl	801c834 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8011c3c:	bf00      	nop
 8011c3e:	bd80      	pop	{r7, pc}

08011c40 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8011c40:	b580      	push	{r7, lr}
 8011c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8011c44:	4802      	ldr	r0, [pc, #8]	; (8011c50 <ADC_IRQHandler+0x10>)
 8011c46:	f00a fe7c 	bl	801c942 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8011c4a:	bf00      	nop
 8011c4c:	bd80      	pop	{r7, pc}
 8011c4e:	bf00      	nop
 8011c50:	2000cd9c 	.word	0x2000cd9c

08011c54 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8011c58:	4802      	ldr	r0, [pc, #8]	; (8011c64 <TIM3_IRQHandler+0x10>)
 8011c5a:	f00f fd93 	bl	8021784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8011c5e:	bf00      	nop
 8011c60:	bd80      	pop	{r7, pc}
 8011c62:	bf00      	nop
 8011c64:	2000cc50 	.word	0x2000cc50

08011c68 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8011c6c:	4802      	ldr	r0, [pc, #8]	; (8011c78 <SPI1_IRQHandler+0x10>)
 8011c6e:	f00f fa75 	bl	802115c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8011c72:	bf00      	nop
 8011c74:	bd80      	pop	{r7, pc}
 8011c76:	bf00      	nop
 8011c78:	2000cce4 	.word	0x2000cce4

08011c7c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8011c80:	4802      	ldr	r0, [pc, #8]	; (8011c8c <USART1_IRQHandler+0x10>)
 8011c82:	f010 fcc7 	bl	8022614 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8011c86:	bf00      	nop
 8011c88:	bd80      	pop	{r7, pc}
 8011c8a:	bf00      	nop
 8011c8c:	2000d23c 	.word	0x2000d23c

08011c90 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8011c94:	4802      	ldr	r0, [pc, #8]	; (8011ca0 <SDIO_IRQHandler+0x10>)
 8011c96:	f00d fee7 	bl	801fa68 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8011c9a:	bf00      	nop
 8011c9c:	bd80      	pop	{r7, pc}
 8011c9e:	bf00      	nop
 8011ca0:	2000cb0c 	.word	0x2000cb0c

08011ca4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8011ca4:	b580      	push	{r7, lr}
 8011ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8011ca8:	4802      	ldr	r0, [pc, #8]	; (8011cb4 <DMA2_Stream0_IRQHandler+0x10>)
 8011caa:	f00b fe0b 	bl	801d8c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8011cae:	bf00      	nop
 8011cb0:	bd80      	pop	{r7, pc}
 8011cb2:	bf00      	nop
 8011cb4:	2000cde4 	.word	0x2000cde4

08011cb8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8011cb8:	b580      	push	{r7, lr}
 8011cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8011cbc:	4802      	ldr	r0, [pc, #8]	; (8011cc8 <DMA2_Stream2_IRQHandler+0x10>)
 8011cbe:	f00b fe01 	bl	801d8c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8011cc2:	bf00      	nop
 8011cc4:	bd80      	pop	{r7, pc}
 8011cc6:	bf00      	nop
 8011cc8:	2000d2dc 	.word	0x2000d2dc

08011ccc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8011ccc:	b580      	push	{r7, lr}
 8011cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8011cd0:	4802      	ldr	r0, [pc, #8]	; (8011cdc <DMA2_Stream3_IRQHandler+0x10>)
 8011cd2:	f00b fdf7 	bl	801d8c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8011cd6:	bf00      	nop
 8011cd8:	bd80      	pop	{r7, pc}
 8011cda:	bf00      	nop
 8011cdc:	2000cbf0 	.word	0x2000cbf0

08011ce0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8011ce4:	4802      	ldr	r0, [pc, #8]	; (8011cf0 <DMA2_Stream5_IRQHandler+0x10>)
 8011ce6:	f00b fded 	bl	801d8c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8011cea:	bf00      	nop
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	bf00      	nop
 8011cf0:	2000cd3c 	.word	0x2000cd3c

08011cf4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8011cf8:	4802      	ldr	r0, [pc, #8]	; (8011d04 <DMA2_Stream6_IRQHandler+0x10>)
 8011cfa:	f00b fde3 	bl	801d8c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8011cfe:	bf00      	nop
 8011d00:	bd80      	pop	{r7, pc}
 8011d02:	bf00      	nop
 8011d04:	2000cb90 	.word	0x2000cb90

08011d08 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8011d08:	b580      	push	{r7, lr}
 8011d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8011d0c:	4802      	ldr	r0, [pc, #8]	; (8011d18 <DMA2_Stream7_IRQHandler+0x10>)
 8011d0e:	f00b fdd9 	bl	801d8c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8011d12:	bf00      	nop
 8011d14:	bd80      	pop	{r7, pc}
 8011d16:	bf00      	nop
 8011d18:	2000d27c 	.word	0x2000d27c

08011d1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8011d1c:	b480      	push	{r7}
 8011d1e:	af00      	add	r7, sp, #0
	return 1;
 8011d20:	2301      	movs	r3, #1
}
 8011d22:	4618      	mov	r0, r3
 8011d24:	46bd      	mov	sp, r7
 8011d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2a:	4770      	bx	lr

08011d2c <_kill>:

int _kill(int pid, int sig)
{
 8011d2c:	b580      	push	{r7, lr}
 8011d2e:	b082      	sub	sp, #8
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	6078      	str	r0, [r7, #4]
 8011d34:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8011d36:	f012 f9cd 	bl	80240d4 <__errno>
 8011d3a:	4603      	mov	r3, r0
 8011d3c:	2216      	movs	r2, #22
 8011d3e:	601a      	str	r2, [r3, #0]
	return -1;
 8011d40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011d44:	4618      	mov	r0, r3
 8011d46:	3708      	adds	r7, #8
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	bd80      	pop	{r7, pc}

08011d4c <_exit>:

void _exit (int status)
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b082      	sub	sp, #8
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8011d54:	f04f 31ff 	mov.w	r1, #4294967295
 8011d58:	6878      	ldr	r0, [r7, #4]
 8011d5a:	f7ff ffe7 	bl	8011d2c <_kill>
	while (1) {}		/* Make sure we hang here */
 8011d5e:	e7fe      	b.n	8011d5e <_exit+0x12>

08011d60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8011d60:	b580      	push	{r7, lr}
 8011d62:	b086      	sub	sp, #24
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	60f8      	str	r0, [r7, #12]
 8011d68:	60b9      	str	r1, [r7, #8]
 8011d6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	617b      	str	r3, [r7, #20]
 8011d70:	e00a      	b.n	8011d88 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8011d72:	f3af 8000 	nop.w
 8011d76:	4601      	mov	r1, r0
 8011d78:	68bb      	ldr	r3, [r7, #8]
 8011d7a:	1c5a      	adds	r2, r3, #1
 8011d7c:	60ba      	str	r2, [r7, #8]
 8011d7e:	b2ca      	uxtb	r2, r1
 8011d80:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	3301      	adds	r3, #1
 8011d86:	617b      	str	r3, [r7, #20]
 8011d88:	697a      	ldr	r2, [r7, #20]
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	429a      	cmp	r2, r3
 8011d8e:	dbf0      	blt.n	8011d72 <_read+0x12>
	}

return len;
 8011d90:	687b      	ldr	r3, [r7, #4]
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3718      	adds	r7, #24
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}

08011d9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8011d9a:	b580      	push	{r7, lr}
 8011d9c:	b086      	sub	sp, #24
 8011d9e:	af00      	add	r7, sp, #0
 8011da0:	60f8      	str	r0, [r7, #12]
 8011da2:	60b9      	str	r1, [r7, #8]
 8011da4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011da6:	2300      	movs	r3, #0
 8011da8:	617b      	str	r3, [r7, #20]
 8011daa:	e009      	b.n	8011dc0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8011dac:	68bb      	ldr	r3, [r7, #8]
 8011dae:	1c5a      	adds	r2, r3, #1
 8011db0:	60ba      	str	r2, [r7, #8]
 8011db2:	781b      	ldrb	r3, [r3, #0]
 8011db4:	4618      	mov	r0, r3
 8011db6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011dba:	697b      	ldr	r3, [r7, #20]
 8011dbc:	3301      	adds	r3, #1
 8011dbe:	617b      	str	r3, [r7, #20]
 8011dc0:	697a      	ldr	r2, [r7, #20]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	429a      	cmp	r2, r3
 8011dc6:	dbf1      	blt.n	8011dac <_write+0x12>
	}
	return len;
 8011dc8:	687b      	ldr	r3, [r7, #4]
}
 8011dca:	4618      	mov	r0, r3
 8011dcc:	3718      	adds	r7, #24
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	bd80      	pop	{r7, pc}

08011dd2 <_close>:

int _close(int file)
{
 8011dd2:	b480      	push	{r7}
 8011dd4:	b083      	sub	sp, #12
 8011dd6:	af00      	add	r7, sp, #0
 8011dd8:	6078      	str	r0, [r7, #4]
	return -1;
 8011dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011dde:	4618      	mov	r0, r3
 8011de0:	370c      	adds	r7, #12
 8011de2:	46bd      	mov	sp, r7
 8011de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de8:	4770      	bx	lr

08011dea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8011dea:	b480      	push	{r7}
 8011dec:	b083      	sub	sp, #12
 8011dee:	af00      	add	r7, sp, #0
 8011df0:	6078      	str	r0, [r7, #4]
 8011df2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011dfa:	605a      	str	r2, [r3, #4]
	return 0;
 8011dfc:	2300      	movs	r3, #0
}
 8011dfe:	4618      	mov	r0, r3
 8011e00:	370c      	adds	r7, #12
 8011e02:	46bd      	mov	sp, r7
 8011e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e08:	4770      	bx	lr

08011e0a <_isatty>:

int _isatty(int file)
{
 8011e0a:	b480      	push	{r7}
 8011e0c:	b083      	sub	sp, #12
 8011e0e:	af00      	add	r7, sp, #0
 8011e10:	6078      	str	r0, [r7, #4]
	return 1;
 8011e12:	2301      	movs	r3, #1
}
 8011e14:	4618      	mov	r0, r3
 8011e16:	370c      	adds	r7, #12
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e1e:	4770      	bx	lr

08011e20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8011e20:	b480      	push	{r7}
 8011e22:	b085      	sub	sp, #20
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	60f8      	str	r0, [r7, #12]
 8011e28:	60b9      	str	r1, [r7, #8]
 8011e2a:	607a      	str	r2, [r7, #4]
	return 0;
 8011e2c:	2300      	movs	r3, #0
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3714      	adds	r7, #20
 8011e32:	46bd      	mov	sp, r7
 8011e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e38:	4770      	bx	lr
	...

08011e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b086      	sub	sp, #24
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8011e44:	4a14      	ldr	r2, [pc, #80]	; (8011e98 <_sbrk+0x5c>)
 8011e46:	4b15      	ldr	r3, [pc, #84]	; (8011e9c <_sbrk+0x60>)
 8011e48:	1ad3      	subs	r3, r2, r3
 8011e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8011e50:	4b13      	ldr	r3, [pc, #76]	; (8011ea0 <_sbrk+0x64>)
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d102      	bne.n	8011e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8011e58:	4b11      	ldr	r3, [pc, #68]	; (8011ea0 <_sbrk+0x64>)
 8011e5a:	4a12      	ldr	r2, [pc, #72]	; (8011ea4 <_sbrk+0x68>)
 8011e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8011e5e:	4b10      	ldr	r3, [pc, #64]	; (8011ea0 <_sbrk+0x64>)
 8011e60:	681a      	ldr	r2, [r3, #0]
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	4413      	add	r3, r2
 8011e66:	693a      	ldr	r2, [r7, #16]
 8011e68:	429a      	cmp	r2, r3
 8011e6a:	d207      	bcs.n	8011e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8011e6c:	f012 f932 	bl	80240d4 <__errno>
 8011e70:	4603      	mov	r3, r0
 8011e72:	220c      	movs	r2, #12
 8011e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8011e76:	f04f 33ff 	mov.w	r3, #4294967295
 8011e7a:	e009      	b.n	8011e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8011e7c:	4b08      	ldr	r3, [pc, #32]	; (8011ea0 <_sbrk+0x64>)
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8011e82:	4b07      	ldr	r3, [pc, #28]	; (8011ea0 <_sbrk+0x64>)
 8011e84:	681a      	ldr	r2, [r3, #0]
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	4413      	add	r3, r2
 8011e8a:	4a05      	ldr	r2, [pc, #20]	; (8011ea0 <_sbrk+0x64>)
 8011e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8011e8e:	68fb      	ldr	r3, [r7, #12]
}
 8011e90:	4618      	mov	r0, r3
 8011e92:	3718      	adds	r7, #24
 8011e94:	46bd      	mov	sp, r7
 8011e96:	bd80      	pop	{r7, pc}
 8011e98:	20020000 	.word	0x20020000
 8011e9c:	00000400 	.word	0x00000400
 8011ea0:	20000320 	.word	0x20000320
 8011ea4:	2000d3d8 	.word	0x2000d3d8

08011ea8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8011ea8:	b480      	push	{r7}
 8011eaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011eac:	4b08      	ldr	r3, [pc, #32]	; (8011ed0 <SystemInit+0x28>)
 8011eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011eb2:	4a07      	ldr	r2, [pc, #28]	; (8011ed0 <SystemInit+0x28>)
 8011eb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8011ebc:	4b04      	ldr	r3, [pc, #16]	; (8011ed0 <SystemInit+0x28>)
 8011ebe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011ec2:	609a      	str	r2, [r3, #8]
#endif
}
 8011ec4:	bf00      	nop
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ecc:	4770      	bx	lr
 8011ece:	bf00      	nop
 8011ed0:	e000ed00 	.word	0xe000ed00

08011ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8011ed4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011f0c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8011ed8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8011eda:	e003      	b.n	8011ee4 <LoopCopyDataInit>

08011edc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8011edc:	4b0c      	ldr	r3, [pc, #48]	; (8011f10 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8011ede:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8011ee0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8011ee2:	3104      	adds	r1, #4

08011ee4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8011ee4:	480b      	ldr	r0, [pc, #44]	; (8011f14 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8011ee6:	4b0c      	ldr	r3, [pc, #48]	; (8011f18 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8011ee8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8011eea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8011eec:	d3f6      	bcc.n	8011edc <CopyDataInit>
  ldr  r2, =_sbss
 8011eee:	4a0b      	ldr	r2, [pc, #44]	; (8011f1c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8011ef0:	e002      	b.n	8011ef8 <LoopFillZerobss>

08011ef2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8011ef2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8011ef4:	f842 3b04 	str.w	r3, [r2], #4

08011ef8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8011ef8:	4b09      	ldr	r3, [pc, #36]	; (8011f20 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8011efa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8011efc:	d3f9      	bcc.n	8011ef2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8011efe:	f7ff ffd3 	bl	8011ea8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011f02:	f012 f8ed 	bl	80240e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8011f06:	f012 f8d9 	bl	80240bc <main>
  bx  lr    
 8011f0a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8011f0c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8011f10:	08037064 	.word	0x08037064
  ldr  r0, =_sdata
 8011f14:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8011f18:	200002dc 	.word	0x200002dc
  ldr  r2, =_sbss
 8011f1c:	20000300 	.word	0x20000300
  ldr  r3, = _ebss
 8011f20:	2000d3d4 	.word	0x2000d3d4

08011f24 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8011f24:	e7fe      	b.n	8011f24 <DMA1_Stream0_IRQHandler>

08011f26 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8011f26:	b480      	push	{r7}
 8011f28:	b087      	sub	sp, #28
 8011f2a:	af00      	add	r7, sp, #0
 8011f2c:	60f8      	str	r0, [r7, #12]
 8011f2e:	60b9      	str	r1, [r7, #8]
 8011f30:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8011f32:	2301      	movs	r3, #1
 8011f34:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	2200      	movs	r2, #0
 8011f3a:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	2200      	movs	r2, #0
 8011f40:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	687a      	ldr	r2, [r7, #4]
 8011f46:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	68ba      	ldr	r2, [r7, #8]
 8011f4c:	60da      	str	r2, [r3, #12]

  return ret;
 8011f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f50:	4618      	mov	r0, r3
 8011f52:	371c      	adds	r7, #28
 8011f54:	46bd      	mov	sp, r7
 8011f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f5a:	4770      	bx	lr

08011f5c <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b087      	sub	sp, #28
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	60f8      	str	r0, [r7, #12]
 8011f64:	60b9      	str	r1, [r7, #8]
 8011f66:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8011f68:	2301      	movs	r3, #1
 8011f6a:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	613b      	str	r3, [r7, #16]
 8011f70:	e026      	b.n	8011fc0 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	68db      	ldr	r3, [r3, #12]
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d009      	beq.n	8011f8e <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	68da      	ldr	r2, [r3, #12]
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	685b      	ldr	r3, [r3, #4]
 8011f82:	441a      	add	r2, r3
 8011f84:	693b      	ldr	r3, [r7, #16]
 8011f86:	68b9      	ldr	r1, [r7, #8]
 8011f88:	440b      	add	r3, r1
 8011f8a:	7812      	ldrb	r2, [r2, #0]
 8011f8c:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	685a      	ldr	r2, [r3, #4]
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	429a      	cmp	r2, r3
 8011f98:	d00c      	beq.n	8011fb4 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	685b      	ldr	r3, [r3, #4]
 8011f9e:	3301      	adds	r3, #1
 8011fa0:	68fa      	ldr	r2, [r7, #12]
 8011fa2:	6892      	ldr	r2, [r2, #8]
 8011fa4:	fbb3 f1f2 	udiv	r1, r3, r2
 8011fa8:	fb01 f202 	mul.w	r2, r1, r2
 8011fac:	1a9a      	subs	r2, r3, r2
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	605a      	str	r2, [r3, #4]
 8011fb2:	e002      	b.n	8011fba <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8011fb8:	e006      	b.n	8011fc8 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8011fba:	693b      	ldr	r3, [r7, #16]
 8011fbc:	3301      	adds	r3, #1
 8011fbe:	613b      	str	r3, [r7, #16]
 8011fc0:	693b      	ldr	r3, [r7, #16]
 8011fc2:	687a      	ldr	r2, [r7, #4]
 8011fc4:	429a      	cmp	r2, r3
 8011fc6:	d8d4      	bhi.n	8011f72 <qbufferRead+0x16>
    }
  }

  return ret;
 8011fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fca:	4618      	mov	r0, r3
 8011fcc:	371c      	adds	r7, #28
 8011fce:	46bd      	mov	sp, r7
 8011fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fd4:	4770      	bx	lr

08011fd6 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8011fd6:	b480      	push	{r7}
 8011fd8:	b085      	sub	sp, #20
 8011fda:	af00      	add	r7, sp, #0
 8011fdc:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	681a      	ldr	r2, [r3, #0]
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	685b      	ldr	r3, [r3, #4]
 8011fe6:	1ad3      	subs	r3, r2, r3
 8011fe8:	687a      	ldr	r2, [r7, #4]
 8011fea:	6892      	ldr	r2, [r2, #8]
 8011fec:	fbb3 f1f2 	udiv	r1, r3, r2
 8011ff0:	fb01 f202 	mul.w	r2, r1, r2
 8011ff4:	1a9b      	subs	r3, r3, r2
 8011ff6:	60fb      	str	r3, [r7, #12]

  return ret;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
}
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	3714      	adds	r7, #20
 8011ffe:	46bd      	mov	sp, r7
 8012000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012004:	4770      	bx	lr
	...

08012008 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 8012008:	b480      	push	{r7}
 801200a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 801200c:	4b14      	ldr	r3, [pc, #80]	; (8012060 <DWT_Delay_Init+0x58>)
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	4a13      	ldr	r2, [pc, #76]	; (8012060 <DWT_Delay_Init+0x58>)
 8012012:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8012016:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8012018:	4b11      	ldr	r3, [pc, #68]	; (8012060 <DWT_Delay_Init+0x58>)
 801201a:	68db      	ldr	r3, [r3, #12]
 801201c:	4a10      	ldr	r2, [pc, #64]	; (8012060 <DWT_Delay_Init+0x58>)
 801201e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012022:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8012024:	4b0f      	ldr	r3, [pc, #60]	; (8012064 <DWT_Delay_Init+0x5c>)
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	4a0e      	ldr	r2, [pc, #56]	; (8012064 <DWT_Delay_Init+0x5c>)
 801202a:	f023 0301 	bic.w	r3, r3, #1
 801202e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8012030:	4b0c      	ldr	r3, [pc, #48]	; (8012064 <DWT_Delay_Init+0x5c>)
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	4a0b      	ldr	r2, [pc, #44]	; (8012064 <DWT_Delay_Init+0x5c>)
 8012036:	f043 0301 	orr.w	r3, r3, #1
 801203a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 801203c:	4b09      	ldr	r3, [pc, #36]	; (8012064 <DWT_Delay_Init+0x5c>)
 801203e:	2200      	movs	r2, #0
 8012040:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8012042:	bf00      	nop
     __ASM volatile ("NOP");
 8012044:	bf00      	nop
     __ASM volatile ("NOP");
 8012046:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8012048:	4b06      	ldr	r3, [pc, #24]	; (8012064 <DWT_Delay_Init+0x5c>)
 801204a:	685b      	ldr	r3, [r3, #4]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d001      	beq.n	8012054 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8012050:	2300      	movs	r3, #0
 8012052:	e000      	b.n	8012056 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8012054:	2301      	movs	r3, #1
  }
}
 8012056:	4618      	mov	r0, r3
 8012058:	46bd      	mov	sp, r7
 801205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205e:	4770      	bx	lr
 8012060:	e000edf0 	.word	0xe000edf0
 8012064:	e0001000 	.word	0xe0001000

08012068 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b088      	sub	sp, #32
 801206c:	af00      	add	r7, sp, #0
  bool ret = true;
 801206e:	2301      	movs	r3, #1
 8012070:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012072:	1d3b      	adds	r3, r7, #4
 8012074:	2200      	movs	r2, #0
 8012076:	601a      	str	r2, [r3, #0]
 8012078:	605a      	str	r2, [r3, #4]
 801207a:	609a      	str	r2, [r3, #8]
 801207c:	60da      	str	r2, [r3, #12]
 801207e:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012080:	2300      	movs	r3, #0
 8012082:	603b      	str	r3, [r7, #0]
 8012084:	4b20      	ldr	r3, [pc, #128]	; (8012108 <buttonInit+0xa0>)
 8012086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012088:	4a1f      	ldr	r2, [pc, #124]	; (8012108 <buttonInit+0xa0>)
 801208a:	f043 0301 	orr.w	r3, r3, #1
 801208e:	6313      	str	r3, [r2, #48]	; 0x30
 8012090:	4b1d      	ldr	r3, [pc, #116]	; (8012108 <buttonInit+0xa0>)
 8012092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012094:	f003 0301 	and.w	r3, r3, #1
 8012098:	603b      	str	r3, [r7, #0]
 801209a:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801209c:	2300      	movs	r3, #0
 801209e:	60bb      	str	r3, [r7, #8]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 80120a0:	2300      	movs	r3, #0
 80120a2:	61fb      	str	r3, [r7, #28]
 80120a4:	e023      	b.n	80120ee <buttonInit+0x86>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 80120a6:	4919      	ldr	r1, [pc, #100]	; (801210c <buttonInit+0xa4>)
 80120a8:	69fa      	ldr	r2, [r7, #28]
 80120aa:	4613      	mov	r3, r2
 80120ac:	005b      	lsls	r3, r3, #1
 80120ae:	4413      	add	r3, r2
 80120b0:	00db      	lsls	r3, r3, #3
 80120b2:	440b      	add	r3, r1
 80120b4:	3304      	adds	r3, #4
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = button_tbl[i].pull;
 80120ba:	4914      	ldr	r1, [pc, #80]	; (801210c <buttonInit+0xa4>)
 80120bc:	69fa      	ldr	r2, [r7, #28]
 80120be:	4613      	mov	r3, r2
 80120c0:	005b      	lsls	r3, r3, #1
 80120c2:	4413      	add	r3, r2
 80120c4:	00db      	lsls	r3, r3, #3
 80120c6:	440b      	add	r3, r1
 80120c8:	3308      	adds	r3, #8
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 80120ce:	490f      	ldr	r1, [pc, #60]	; (801210c <buttonInit+0xa4>)
 80120d0:	69fa      	ldr	r2, [r7, #28]
 80120d2:	4613      	mov	r3, r2
 80120d4:	005b      	lsls	r3, r3, #1
 80120d6:	4413      	add	r3, r2
 80120d8:	00db      	lsls	r3, r3, #3
 80120da:	440b      	add	r3, r1
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	1d3a      	adds	r2, r7, #4
 80120e0:	4611      	mov	r1, r2
 80120e2:	4618      	mov	r0, r3
 80120e4:	f00c f94c 	bl	801e380 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80120e8:	69fb      	ldr	r3, [r7, #28]
 80120ea:	3301      	adds	r3, #1
 80120ec:	61fb      	str	r3, [r7, #28]
 80120ee:	69fb      	ldr	r3, [r7, #28]
 80120f0:	2b04      	cmp	r3, #4
 80120f2:	ddd8      	ble.n	80120a6 <buttonInit+0x3e>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 80120f4:	4906      	ldr	r1, [pc, #24]	; (8012110 <buttonInit+0xa8>)
 80120f6:	4807      	ldr	r0, [pc, #28]	; (8012114 <buttonInit+0xac>)
 80120f8:	f000 fade 	bl	80126b8 <cliAdd>
#endif

  return ret;
 80120fc:	7efb      	ldrb	r3, [r7, #27]
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3720      	adds	r7, #32
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}
 8012106:	bf00      	nop
 8012108:	40023800 	.word	0x40023800
 801210c:	20000004 	.word	0x20000004
 8012110:	08012301 	.word	0x08012301
 8012114:	080287d0 	.word	0x080287d0

08012118 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b084      	sub	sp, #16
 801211c:	af00      	add	r7, sp, #0
 801211e:	4603      	mov	r3, r0
 8012120:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8012122:	2300      	movs	r3, #0
 8012124:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 8012126:	79fa      	ldrb	r2, [r7, #7]
 8012128:	4613      	mov	r3, r2
 801212a:	005b      	lsls	r3, r3, #1
 801212c:	4413      	add	r3, r2
 801212e:	00db      	lsls	r3, r3, #3
 8012130:	4a30      	ldr	r2, [pc, #192]	; (80121f4 <buttonGetPressed+0xdc>)
 8012132:	4413      	add	r3, r2
 8012134:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 8012136:	79fb      	ldrb	r3, [r7, #7]
 8012138:	2b04      	cmp	r3, #4
 801213a:	d901      	bls.n	8012140 <buttonGetPressed+0x28>
  {
    return false;
 801213c:	2300      	movs	r3, #0
 801213e:	e054      	b.n	80121ea <buttonGetPressed+0xd2>
  }

  switch(button->State)
 8012140:	68bb      	ldr	r3, [r7, #8]
 8012142:	7b9b      	ldrb	r3, [r3, #14]
 8012144:	2b00      	cmp	r3, #0
 8012146:	d002      	beq.n	801214e <buttonGetPressed+0x36>
 8012148:	2b01      	cmp	r3, #1
 801214a:	d018      	beq.n	801217e <buttonGetPressed+0x66>
 801214c:	e04c      	b.n	80121e8 <buttonGetPressed+0xd0>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 801214e:	68bb      	ldr	r3, [r7, #8]
 8012150:	681a      	ldr	r2, [r3, #0]
 8012152:	68bb      	ldr	r3, [r7, #8]
 8012154:	685b      	ldr	r3, [r3, #4]
 8012156:	b29b      	uxth	r3, r3
 8012158:	4619      	mov	r1, r3
 801215a:	4610      	mov	r0, r2
 801215c:	f00c fb78 	bl	801e850 <HAL_GPIO_ReadPin>
 8012160:	4603      	mov	r3, r0
 8012162:	461a      	mov	r2, r3
 8012164:	68bb      	ldr	r3, [r7, #8]
 8012166:	7b1b      	ldrb	r3, [r3, #12]
 8012168:	429a      	cmp	r2, r3
 801216a:	d13a      	bne.n	80121e2 <buttonGetPressed+0xca>
  		  {
  			  button->lastDebounceTime = millis();
 801216c:	f7ff fc87 	bl	8011a7e <millis>
 8012170:	4602      	mov	r2, r0
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	615a      	str	r2, [r3, #20]
  			  button->State = BUTTON_Pressed;
 8012176:	68bb      	ldr	r3, [r7, #8]
 8012178:	2201      	movs	r2, #1
 801217a:	739a      	strb	r2, [r3, #14]
  		  }
  		  break;
 801217c:	e031      	b.n	80121e2 <buttonGetPressed+0xca>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 801217e:	68bb      	ldr	r3, [r7, #8]
 8012180:	681a      	ldr	r2, [r3, #0]
 8012182:	68bb      	ldr	r3, [r7, #8]
 8012184:	685b      	ldr	r3, [r3, #4]
 8012186:	b29b      	uxth	r3, r3
 8012188:	4619      	mov	r1, r3
 801218a:	4610      	mov	r0, r2
 801218c:	f00c fb60 	bl	801e850 <HAL_GPIO_ReadPin>
 8012190:	4603      	mov	r3, r0
 8012192:	461a      	mov	r2, r3
 8012194:	68bb      	ldr	r3, [r7, #8]
 8012196:	7b1b      	ldrb	r3, [r3, #12]
 8012198:	429a      	cmp	r2, r3
 801219a:	d114      	bne.n	80121c6 <buttonGetPressed+0xae>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 801219c:	f7ff fc6f 	bl	8011a7e <millis>
 80121a0:	4602      	mov	r2, r0
 80121a2:	68bb      	ldr	r3, [r7, #8]
 80121a4:	695b      	ldr	r3, [r3, #20]
 80121a6:	1ad2      	subs	r2, r2, r3
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	691b      	ldr	r3, [r3, #16]
 80121ac:	429a      	cmp	r2, r3
 80121ae:	d91a      	bls.n	80121e6 <buttonGetPressed+0xce>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	2201      	movs	r2, #1
 80121b4:	735a      	strb	r2, [r3, #13]
				  ret = button->PinState;
 80121b6:	68bb      	ldr	r3, [r7, #8]
 80121b8:	7b5b      	ldrb	r3, [r3, #13]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	bf14      	ite	ne
 80121be:	2301      	movne	r3, #1
 80121c0:	2300      	moveq	r3, #0
 80121c2:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 80121c4:	e00f      	b.n	80121e6 <buttonGetPressed+0xce>
			  button->State = BUTTON_IDLE;
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	2200      	movs	r2, #0
 80121ca:	739a      	strb	r2, [r3, #14]
			  button->PinState = GPIO_PIN_RESET;
 80121cc:	68bb      	ldr	r3, [r7, #8]
 80121ce:	2200      	movs	r2, #0
 80121d0:	735a      	strb	r2, [r3, #13]
			  ret = button->PinState;
 80121d2:	68bb      	ldr	r3, [r7, #8]
 80121d4:	7b5b      	ldrb	r3, [r3, #13]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	bf14      	ite	ne
 80121da:	2301      	movne	r3, #1
 80121dc:	2300      	moveq	r3, #0
 80121de:	73fb      	strb	r3, [r7, #15]
		  break;
 80121e0:	e001      	b.n	80121e6 <buttonGetPressed+0xce>
  		  break;
 80121e2:	bf00      	nop
 80121e4:	e000      	b.n	80121e8 <buttonGetPressed+0xd0>
		  break;
 80121e6:	bf00      	nop
  }
  return ret;
 80121e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3710      	adds	r7, #16
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	20000004 	.word	0x20000004

080121f8 <buttonMain>:

uint8_t buttonMain(void)
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b084      	sub	sp, #16
 80121fc:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80121fe:	2300      	movs	r3, #0
 8012200:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 8012202:	2300      	movs	r3, #0
 8012204:	71fb      	strb	r3, [r7, #7]
	button_tbl_t *button;

	for (int i=0; i<BUTTON_MAX_CH; i++)
 8012206:	2300      	movs	r3, #0
 8012208:	60bb      	str	r3, [r7, #8]
 801220a:	e06f      	b.n	80122ec <buttonMain+0xf4>
	{
		temp = 0x1;
 801220c:	2301      	movs	r3, #1
 801220e:	71fb      	strb	r3, [r7, #7]
		button = &button_tbl[i];
 8012210:	68ba      	ldr	r2, [r7, #8]
 8012212:	4613      	mov	r3, r2
 8012214:	005b      	lsls	r3, r3, #1
 8012216:	4413      	add	r3, r2
 8012218:	00db      	lsls	r3, r3, #3
 801221a:	4a38      	ldr	r2, [pc, #224]	; (80122fc <buttonMain+0x104>)
 801221c:	4413      	add	r3, r2
 801221e:	603b      	str	r3, [r7, #0]
	  if (i >= BUTTON_MAX_CH)
 8012220:	68bb      	ldr	r3, [r7, #8]
 8012222:	2b04      	cmp	r3, #4
 8012224:	dd01      	ble.n	801222a <buttonMain+0x32>
	  {
	   	return false;
 8012226:	2300      	movs	r3, #0
 8012228:	e064      	b.n	80122f4 <buttonMain+0xfc>
	  }

	  switch(button->State)
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	7b9b      	ldrb	r3, [r3, #14]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d002      	beq.n	8012238 <buttonMain+0x40>
 8012232:	2b01      	cmp	r3, #1
 8012234:	d018      	beq.n	8012268 <buttonMain+0x70>
 8012236:	e056      	b.n	80122e6 <buttonMain+0xee>
	  {
	  	case BUTTON_IDLE:
	   		if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	681a      	ldr	r2, [r3, #0]
 801223c:	683b      	ldr	r3, [r7, #0]
 801223e:	685b      	ldr	r3, [r3, #4]
 8012240:	b29b      	uxth	r3, r3
 8012242:	4619      	mov	r1, r3
 8012244:	4610      	mov	r0, r2
 8012246:	f00c fb03 	bl	801e850 <HAL_GPIO_ReadPin>
 801224a:	4603      	mov	r3, r0
 801224c:	461a      	mov	r2, r3
 801224e:	683b      	ldr	r3, [r7, #0]
 8012250:	7b1b      	ldrb	r3, [r3, #12]
 8012252:	429a      	cmp	r2, r3
 8012254:	d144      	bne.n	80122e0 <buttonMain+0xe8>
	    	{
	    		button->lastDebounceTime = millis();
 8012256:	f7ff fc12 	bl	8011a7e <millis>
 801225a:	4602      	mov	r2, r0
 801225c:	683b      	ldr	r3, [r7, #0]
 801225e:	615a      	str	r2, [r3, #20]
	    		button->State = BUTTON_Pressed;
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	2201      	movs	r2, #1
 8012264:	739a      	strb	r2, [r3, #14]
	    	}
	    	break;
 8012266:	e03b      	b.n	80122e0 <buttonMain+0xe8>

	    case BUTTON_Pressed:
	    	if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8012268:	683b      	ldr	r3, [r7, #0]
 801226a:	681a      	ldr	r2, [r3, #0]
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	685b      	ldr	r3, [r3, #4]
 8012270:	b29b      	uxth	r3, r3
 8012272:	4619      	mov	r1, r3
 8012274:	4610      	mov	r0, r2
 8012276:	f00c faeb 	bl	801e850 <HAL_GPIO_ReadPin>
 801227a:	4603      	mov	r3, r0
 801227c:	461a      	mov	r2, r3
 801227e:	683b      	ldr	r3, [r7, #0]
 8012280:	7b1b      	ldrb	r3, [r3, #12]
 8012282:	429a      	cmp	r2, r3
 8012284:	d116      	bne.n	80122b4 <buttonMain+0xbc>
	    	{
	    		if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 8012286:	f7ff fbfa 	bl	8011a7e <millis>
 801228a:	4602      	mov	r2, r0
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	695b      	ldr	r3, [r3, #20]
 8012290:	1ad2      	subs	r2, r2, r3
 8012292:	683b      	ldr	r3, [r7, #0]
 8012294:	691b      	ldr	r3, [r3, #16]
 8012296:	429a      	cmp	r2, r3
 8012298:	d924      	bls.n	80122e4 <buttonMain+0xec>
	    		{
	    			button->PinState = GPIO_PIN_SET;
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	2201      	movs	r2, #1
 801229e:	735a      	strb	r2, [r3, #13]
	    			temp <<= i;
 80122a0:	79fa      	ldrb	r2, [r7, #7]
 80122a2:	68bb      	ldr	r3, [r7, #8]
 80122a4:	fa02 f303 	lsl.w	r3, r2, r3
 80122a8:	71fb      	strb	r3, [r7, #7]
	    			status |= temp;
 80122aa:	7bfa      	ldrb	r2, [r7, #15]
 80122ac:	79fb      	ldrb	r3, [r7, #7]
 80122ae:	4313      	orrs	r3, r2
 80122b0:	73fb      	strb	r3, [r7, #15]
	    		button->PinState = GPIO_PIN_RESET;
	    		temp <<= i;
	    		temp ^= 0x11111111;
	    		status &= temp;
	    	}
	    	break;
 80122b2:	e017      	b.n	80122e4 <buttonMain+0xec>
	    		button->State = BUTTON_IDLE;
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	2200      	movs	r2, #0
 80122b8:	739a      	strb	r2, [r3, #14]
	    		button->PinState = GPIO_PIN_RESET;
 80122ba:	683b      	ldr	r3, [r7, #0]
 80122bc:	2200      	movs	r2, #0
 80122be:	735a      	strb	r2, [r3, #13]
	    		temp <<= i;
 80122c0:	79fa      	ldrb	r2, [r7, #7]
 80122c2:	68bb      	ldr	r3, [r7, #8]
 80122c4:	fa02 f303 	lsl.w	r3, r2, r3
 80122c8:	71fb      	strb	r3, [r7, #7]
	    		temp ^= 0x11111111;
 80122ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80122ce:	f083 0311 	eor.w	r3, r3, #17
 80122d2:	b25b      	sxtb	r3, r3
 80122d4:	71fb      	strb	r3, [r7, #7]
	    		status &= temp;
 80122d6:	7bfa      	ldrb	r2, [r7, #15]
 80122d8:	79fb      	ldrb	r3, [r7, #7]
 80122da:	4013      	ands	r3, r2
 80122dc:	73fb      	strb	r3, [r7, #15]
	    	break;
 80122de:	e001      	b.n	80122e4 <buttonMain+0xec>
	    	break;
 80122e0:	bf00      	nop
 80122e2:	e000      	b.n	80122e6 <buttonMain+0xee>
	    	break;
 80122e4:	bf00      	nop
	for (int i=0; i<BUTTON_MAX_CH; i++)
 80122e6:	68bb      	ldr	r3, [r7, #8]
 80122e8:	3301      	adds	r3, #1
 80122ea:	60bb      	str	r3, [r7, #8]
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	2b04      	cmp	r3, #4
 80122f0:	dd8c      	ble.n	801220c <buttonMain+0x14>
	    }
	}
	  return status;
 80122f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80122f4:	4618      	mov	r0, r3
 80122f6:	3710      	adds	r7, #16
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bd80      	pop	{r7, pc}
 80122fc:	20000004 	.word	0x20000004

08012300 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b084      	sub	sp, #16
 8012304:	af00      	add	r7, sp, #0
 8012306:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8012308:	2300      	movs	r3, #0
 801230a:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	881b      	ldrh	r3, [r3, #0]
 8012310:	2b01      	cmp	r3, #1
 8012312:	d128      	bne.n	8012366 <cliButton+0x66>
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	695b      	ldr	r3, [r3, #20]
 8012318:	4919      	ldr	r1, [pc, #100]	; (8012380 <cliButton+0x80>)
 801231a:	2000      	movs	r0, #0
 801231c:	4798      	blx	r3
 801231e:	4603      	mov	r3, r0
 8012320:	2b00      	cmp	r3, #0
 8012322:	d020      	beq.n	8012366 <cliButton+0x66>
  {
    while(cliKeepLoop())
 8012324:	e018      	b.n	8012358 <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8012326:	2300      	movs	r3, #0
 8012328:	60bb      	str	r3, [r7, #8]
 801232a:	e00c      	b.n	8012346 <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 801232c:	68bb      	ldr	r3, [r7, #8]
 801232e:	b2db      	uxtb	r3, r3
 8012330:	4618      	mov	r0, r3
 8012332:	f7ff fef1 	bl	8012118 <buttonGetPressed>
 8012336:	4603      	mov	r3, r0
 8012338:	4619      	mov	r1, r3
 801233a:	4812      	ldr	r0, [pc, #72]	; (8012384 <cliButton+0x84>)
 801233c:	f000 f8ac 	bl	8012498 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8012340:	68bb      	ldr	r3, [r7, #8]
 8012342:	3301      	adds	r3, #1
 8012344:	60bb      	str	r3, [r7, #8]
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	2b04      	cmp	r3, #4
 801234a:	ddef      	ble.n	801232c <cliButton+0x2c>
      }
      cliPrintf("\n");
 801234c:	480e      	ldr	r0, [pc, #56]	; (8012388 <cliButton+0x88>)
 801234e:	f000 f8a3 	bl	8012498 <cliPrintf>

      delay(100);
 8012352:	2064      	movs	r0, #100	; 0x64
 8012354:	f7ff fb88 	bl	8011a68 <delay>
    while(cliKeepLoop())
 8012358:	f000 f998 	bl	801268c <cliKeepLoop>
 801235c:	4603      	mov	r3, r0
 801235e:	2b00      	cmp	r3, #0
 8012360:	d1e1      	bne.n	8012326 <cliButton+0x26>
    }

    ret = true;
 8012362:	2301      	movs	r3, #1
 8012364:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 8012366:	7bfb      	ldrb	r3, [r7, #15]
 8012368:	f083 0301 	eor.w	r3, r3, #1
 801236c:	b2db      	uxtb	r3, r3
 801236e:	2b00      	cmp	r3, #0
 8012370:	d002      	beq.n	8012378 <cliButton+0x78>
  {
    cliPrintf("button show\n");
 8012372:	4806      	ldr	r0, [pc, #24]	; (801238c <cliButton+0x8c>)
 8012374:	f000 f890 	bl	8012498 <cliPrintf>
  }
}
 8012378:	bf00      	nop
 801237a:	3710      	adds	r7, #16
 801237c:	46bd      	mov	sp, r7
 801237e:	bd80      	pop	{r7, pc}
 8012380:	080287d8 	.word	0x080287d8
 8012384:	080287e0 	.word	0x080287e0
 8012388:	080287e4 	.word	0x080287e4
 801238c:	080287e8 	.word	0x080287e8

08012390 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8012390:	b580      	push	{r7, lr}
 8012392:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8012394:	4b1b      	ldr	r3, [pc, #108]	; (8012404 <cliInit+0x74>)
 8012396:	2200      	movs	r2, #0
 8012398:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 801239a:	4b1a      	ldr	r3, [pc, #104]	; (8012404 <cliInit+0x74>)
 801239c:	2200      	movs	r2, #0
 801239e:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 80123a0:	4b18      	ldr	r3, [pc, #96]	; (8012404 <cliInit+0x74>)
 80123a2:	2200      	movs	r2, #0
 80123a4:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 80123a6:	4b17      	ldr	r3, [pc, #92]	; (8012404 <cliInit+0x74>)
 80123a8:	2200      	movs	r2, #0
 80123aa:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 80123ae:	4b15      	ldr	r3, [pc, #84]	; (8012404 <cliInit+0x74>)
 80123b0:	2200      	movs	r2, #0
 80123b2:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 80123b6:	4b13      	ldr	r3, [pc, #76]	; (8012404 <cliInit+0x74>)
 80123b8:	2200      	movs	r2, #0
 80123ba:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 80123be:	4b11      	ldr	r3, [pc, #68]	; (8012404 <cliInit+0x74>)
 80123c0:	2200      	movs	r2, #0
 80123c2:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 80123c6:	4b0f      	ldr	r3, [pc, #60]	; (8012404 <cliInit+0x74>)
 80123c8:	4a0f      	ldr	r2, [pc, #60]	; (8012408 <cliInit+0x78>)
 80123ca:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 80123ce:	4b0d      	ldr	r3, [pc, #52]	; (8012404 <cliInit+0x74>)
 80123d0:	4a0e      	ldr	r2, [pc, #56]	; (801240c <cliInit+0x7c>)
 80123d2:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 80123d6:	4b0b      	ldr	r3, [pc, #44]	; (8012404 <cliInit+0x74>)
 80123d8:	4a0d      	ldr	r2, [pc, #52]	; (8012410 <cliInit+0x80>)
 80123da:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 80123de:	4b09      	ldr	r3, [pc, #36]	; (8012404 <cliInit+0x74>)
 80123e0:	4a0c      	ldr	r2, [pc, #48]	; (8012414 <cliInit+0x84>)
 80123e2:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 80123e6:	4807      	ldr	r0, [pc, #28]	; (8012404 <cliInit+0x74>)
 80123e8:	f000 f83c 	bl	8012464 <cliLineClean>


  cliAdd("help", cliShowList);
 80123ec:	490a      	ldr	r1, [pc, #40]	; (8012418 <cliInit+0x88>)
 80123ee:	480b      	ldr	r0, [pc, #44]	; (801241c <cliInit+0x8c>)
 80123f0:	f000 f962 	bl	80126b8 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 80123f4:	490a      	ldr	r1, [pc, #40]	; (8012420 <cliInit+0x90>)
 80123f6:	480b      	ldr	r0, [pc, #44]	; (8012424 <cliInit+0x94>)
 80123f8:	f000 f95e 	bl	80126b8 <cliAdd>

  return true;
 80123fc:	2301      	movs	r3, #1
}
 80123fe:	4618      	mov	r0, r3
 8012400:	bd80      	pop	{r7, pc}
 8012402:	bf00      	nop
 8012404:	20000324 	.word	0x20000324
 8012408:	08012549 	.word	0x08012549
 801240c:	08012599 	.word	0x08012599
 8012410:	080125f1 	.word	0x080125f1
 8012414:	08012639 	.word	0x08012639
 8012418:	0801274d 	.word	0x0801274d
 801241c:	080287f8 	.word	0x080287f8
 8012420:	080127bd 	.word	0x080127bd
 8012424:	08028800 	.word	0x08028800

08012428 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8012428:	b580      	push	{r7, lr}
 801242a:	b082      	sub	sp, #8
 801242c:	af00      	add	r7, sp, #0
 801242e:	4603      	mov	r3, r0
 8012430:	6039      	str	r1, [r7, #0]
 8012432:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8012434:	4a0a      	ldr	r2, [pc, #40]	; (8012460 <cliOpen+0x38>)
 8012436:	79fb      	ldrb	r3, [r7, #7]
 8012438:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 801243a:	4a09      	ldr	r2, [pc, #36]	; (8012460 <cliOpen+0x38>)
 801243c:	683b      	ldr	r3, [r7, #0]
 801243e:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8012440:	79fb      	ldrb	r3, [r7, #7]
 8012442:	6839      	ldr	r1, [r7, #0]
 8012444:	4618      	mov	r0, r3
 8012446:	f004 ff4b 	bl	80172e0 <uartOpen>
 801244a:	4603      	mov	r3, r0
 801244c:	461a      	mov	r2, r3
 801244e:	4b04      	ldr	r3, [pc, #16]	; (8012460 <cliOpen+0x38>)
 8012450:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8012452:	4b03      	ldr	r3, [pc, #12]	; (8012460 <cliOpen+0x38>)
 8012454:	7a1b      	ldrb	r3, [r3, #8]
}
 8012456:	4618      	mov	r0, r3
 8012458:	3708      	adds	r7, #8
 801245a:	46bd      	mov	sp, r7
 801245c:	bd80      	pop	{r7, pc}
 801245e:	bf00      	nop
 8012460:	20000324 	.word	0x20000324

08012464 <cliLineClean>:

  return ret;
}

void cliLineClean(cli_t *p_cli)
{
 8012464:	b480      	push	{r7}
 8012466:	b083      	sub	sp, #12
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	2200      	movs	r2, #0
 8012470:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	2200      	movs	r2, #0
 8012478:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	223f      	movs	r2, #63	; 0x3f
 8012480:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	2200      	movs	r2, #0
 8012488:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 801248c:	bf00      	nop
 801248e:	370c      	adds	r7, #12
 8012490:	46bd      	mov	sp, r7
 8012492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012496:	4770      	bx	lr

08012498 <cliPrintf>:

  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8012498:	b40f      	push	{r0, r1, r2, r3}
 801249a:	b580      	push	{r7, lr}
 801249c:	b084      	sub	sp, #16
 801249e:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 80124a0:	f107 031c 	add.w	r3, r7, #28
 80124a4:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 80124a6:	4b0d      	ldr	r3, [pc, #52]	; (80124dc <cliPrintf+0x44>)
 80124a8:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	f103 0011 	add.w	r0, r3, #17
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	69ba      	ldr	r2, [r7, #24]
 80124b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80124b8:	f013 fae4 	bl	8025a84 <vsniprintf>
 80124bc:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	7818      	ldrb	r0, [r3, #0]
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	3311      	adds	r3, #17
 80124c6:	68ba      	ldr	r2, [r7, #8]
 80124c8:	4619      	mov	r1, r3
 80124ca:	f005 f887 	bl	80175dc <uartWrite>
}
 80124ce:	bf00      	nop
 80124d0:	3710      	adds	r7, #16
 80124d2:	46bd      	mov	sp, r7
 80124d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80124d8:	b004      	add	sp, #16
 80124da:	4770      	bx	lr
 80124dc:	20000324 	.word	0x20000324

080124e0 <cliToUpper>:

void cliToUpper(char *str)
{
 80124e0:	b480      	push	{r7}
 80124e2:	b085      	sub	sp, #20
 80124e4:	af00      	add	r7, sp, #0
 80124e6:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80124e8:	2300      	movs	r3, #0
 80124ea:	81fb      	strh	r3, [r7, #14]
 80124ec:	e018      	b.n	8012520 <cliToUpper+0x40>
  {
    str_ch = str[i];
 80124ee:	89fb      	ldrh	r3, [r7, #14]
 80124f0:	687a      	ldr	r2, [r7, #4]
 80124f2:	4413      	add	r3, r2
 80124f4:	781b      	ldrb	r3, [r3, #0]
 80124f6:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 80124f8:	7b7b      	ldrb	r3, [r7, #13]
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d014      	beq.n	8012528 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 80124fe:	7b7b      	ldrb	r3, [r7, #13]
 8012500:	2b60      	cmp	r3, #96	; 0x60
 8012502:	d905      	bls.n	8012510 <cliToUpper+0x30>
 8012504:	7b7b      	ldrb	r3, [r7, #13]
 8012506:	2b7a      	cmp	r3, #122	; 0x7a
 8012508:	d802      	bhi.n	8012510 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 801250a:	7b7b      	ldrb	r3, [r7, #13]
 801250c:	3b20      	subs	r3, #32
 801250e:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8012510:	89fb      	ldrh	r3, [r7, #14]
 8012512:	687a      	ldr	r2, [r7, #4]
 8012514:	4413      	add	r3, r2
 8012516:	7b7a      	ldrb	r2, [r7, #13]
 8012518:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 801251a:	89fb      	ldrh	r3, [r7, #14]
 801251c:	3301      	adds	r3, #1
 801251e:	81fb      	strh	r3, [r7, #14]
 8012520:	89fb      	ldrh	r3, [r7, #14]
 8012522:	2b0f      	cmp	r3, #15
 8012524:	d9e3      	bls.n	80124ee <cliToUpper+0xe>
 8012526:	e000      	b.n	801252a <cliToUpper+0x4a>
      break;
 8012528:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 801252a:	89fb      	ldrh	r3, [r7, #14]
 801252c:	2b10      	cmp	r3, #16
 801252e:	d105      	bne.n	801253c <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8012530:	89fb      	ldrh	r3, [r7, #14]
 8012532:	3b01      	subs	r3, #1
 8012534:	687a      	ldr	r2, [r7, #4]
 8012536:	4413      	add	r3, r2
 8012538:	2200      	movs	r2, #0
 801253a:	701a      	strb	r2, [r3, #0]
  }
}
 801253c:	bf00      	nop
 801253e:	3714      	adds	r7, #20
 8012540:	46bd      	mov	sp, r7
 8012542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012546:	4770      	bx	lr

08012548 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8012548:	b580      	push	{r7, lr}
 801254a:	b084      	sub	sp, #16
 801254c:	af00      	add	r7, sp, #0
 801254e:	4603      	mov	r3, r0
 8012550:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8012552:	2300      	movs	r3, #0
 8012554:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8012556:	4b0f      	ldr	r3, [pc, #60]	; (8012594 <cliArgsGetData+0x4c>)
 8012558:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 801255a:	79fb      	ldrb	r3, [r7, #7]
 801255c:	b29a      	uxth	r2, r3
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8012564:	429a      	cmp	r2, r3
 8012566:	d301      	bcc.n	801256c <cliArgsGetData+0x24>
  {
    return 0;
 8012568:	2300      	movs	r3, #0
 801256a:	e00e      	b.n	801258a <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 801256c:	68bb      	ldr	r3, [r7, #8]
 801256e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8012572:	79fb      	ldrb	r3, [r7, #7]
 8012574:	009b      	lsls	r3, r3, #2
 8012576:	4413      	add	r3, r2
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	2200      	movs	r2, #0
 801257c:	2100      	movs	r1, #0
 801257e:	4618      	mov	r0, r3
 8012580:	f013 fa4a 	bl	8025a18 <strtoul>
 8012584:	4603      	mov	r3, r0
 8012586:	60fb      	str	r3, [r7, #12]

  return ret;
 8012588:	68fb      	ldr	r3, [r7, #12]
}
 801258a:	4618      	mov	r0, r3
 801258c:	3710      	adds	r7, #16
 801258e:	46bd      	mov	sp, r7
 8012590:	bd80      	pop	{r7, pc}
 8012592:	bf00      	nop
 8012594:	20000324 	.word	0x20000324

08012598 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8012598:	b580      	push	{r7, lr}
 801259a:	b084      	sub	sp, #16
 801259c:	af00      	add	r7, sp, #0
 801259e:	4603      	mov	r3, r0
 80125a0:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 80125a2:	f04f 0300 	mov.w	r3, #0
 80125a6:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80125a8:	4b10      	ldr	r3, [pc, #64]	; (80125ec <cliArgsGetFloat+0x54>)
 80125aa:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80125ac:	79fb      	ldrb	r3, [r7, #7]
 80125ae:	b29a      	uxth	r2, r3
 80125b0:	68bb      	ldr	r3, [r7, #8]
 80125b2:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80125b6:	429a      	cmp	r2, r3
 80125b8:	d302      	bcc.n	80125c0 <cliArgsGetFloat+0x28>
  {
    return 0;
 80125ba:	f04f 0300 	mov.w	r3, #0
 80125be:	e00d      	b.n	80125dc <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 80125c0:	68bb      	ldr	r3, [r7, #8]
 80125c2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80125c6:	79fb      	ldrb	r3, [r7, #7]
 80125c8:	009b      	lsls	r3, r3, #2
 80125ca:	4413      	add	r3, r2
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	2100      	movs	r1, #0
 80125d0:	4618      	mov	r0, r3
 80125d2:	f013 f953 	bl	802587c <strtof>
 80125d6:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 80125da:	68fb      	ldr	r3, [r7, #12]
}
 80125dc:	ee07 3a90 	vmov	s15, r3
 80125e0:	eeb0 0a67 	vmov.f32	s0, s15
 80125e4:	3710      	adds	r7, #16
 80125e6:	46bd      	mov	sp, r7
 80125e8:	bd80      	pop	{r7, pc}
 80125ea:	bf00      	nop
 80125ec:	20000324 	.word	0x20000324

080125f0 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 80125f0:	b480      	push	{r7}
 80125f2:	b085      	sub	sp, #20
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	4603      	mov	r3, r0
 80125f8:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 80125fa:	2300      	movs	r3, #0
 80125fc:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80125fe:	4b0d      	ldr	r3, [pc, #52]	; (8012634 <cliArgsGetStr+0x44>)
 8012600:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8012602:	79fb      	ldrb	r3, [r7, #7]
 8012604:	b29a      	uxth	r2, r3
 8012606:	68bb      	ldr	r3, [r7, #8]
 8012608:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 801260c:	429a      	cmp	r2, r3
 801260e:	d301      	bcc.n	8012614 <cliArgsGetStr+0x24>
  {
    return 0;
 8012610:	2300      	movs	r3, #0
 8012612:	e008      	b.n	8012626 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8012614:	68bb      	ldr	r3, [r7, #8]
 8012616:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 801261a:	79fb      	ldrb	r3, [r7, #7]
 801261c:	009b      	lsls	r3, r3, #2
 801261e:	4413      	add	r3, r2
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	60fb      	str	r3, [r7, #12]

  return ret;
 8012624:	68fb      	ldr	r3, [r7, #12]
}
 8012626:	4618      	mov	r0, r3
 8012628:	3714      	adds	r7, #20
 801262a:	46bd      	mov	sp, r7
 801262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012630:	4770      	bx	lr
 8012632:	bf00      	nop
 8012634:	20000324 	.word	0x20000324

08012638 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8012638:	b580      	push	{r7, lr}
 801263a:	b084      	sub	sp, #16
 801263c:	af00      	add	r7, sp, #0
 801263e:	4603      	mov	r3, r0
 8012640:	6039      	str	r1, [r7, #0]
 8012642:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8012644:	2300      	movs	r3, #0
 8012646:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8012648:	4b0f      	ldr	r3, [pc, #60]	; (8012688 <cliArgsIsStr+0x50>)
 801264a:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 801264c:	79fb      	ldrb	r3, [r7, #7]
 801264e:	b29a      	uxth	r2, r3
 8012650:	68bb      	ldr	r3, [r7, #8]
 8012652:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8012656:	429a      	cmp	r2, r3
 8012658:	d301      	bcc.n	801265e <cliArgsIsStr+0x26>
  {
    return 0;
 801265a:	2300      	movs	r3, #0
 801265c:	e010      	b.n	8012680 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 801265e:	68bb      	ldr	r3, [r7, #8]
 8012660:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8012664:	79fb      	ldrb	r3, [r7, #7]
 8012666:	009b      	lsls	r3, r3, #2
 8012668:	4413      	add	r3, r2
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	4619      	mov	r1, r3
 801266e:	6838      	ldr	r0, [r7, #0]
 8012670:	f7fe f906 	bl	8010880 <strcmp>
 8012674:	4603      	mov	r3, r0
 8012676:	2b00      	cmp	r3, #0
 8012678:	d101      	bne.n	801267e <cliArgsIsStr+0x46>
  {
    ret = true;
 801267a:	2301      	movs	r3, #1
 801267c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801267e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012680:	4618      	mov	r0, r3
 8012682:	3710      	adds	r7, #16
 8012684:	46bd      	mov	sp, r7
 8012686:	bd80      	pop	{r7, pc}
 8012688:	20000324 	.word	0x20000324

0801268c <cliKeepLoop>:

bool cliKeepLoop(void)
{
 801268c:	b580      	push	{r7, lr}
 801268e:	b082      	sub	sp, #8
 8012690:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8012692:	4b08      	ldr	r3, [pc, #32]	; (80126b4 <cliKeepLoop+0x28>)
 8012694:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	781b      	ldrb	r3, [r3, #0]
 801269a:	4618      	mov	r0, r3
 801269c:	f004 ff32 	bl	8017504 <uartAvailable>
 80126a0:	4603      	mov	r3, r0
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d101      	bne.n	80126aa <cliKeepLoop+0x1e>
  {
    return true;
 80126a6:	2301      	movs	r3, #1
 80126a8:	e000      	b.n	80126ac <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 80126aa:	2300      	movs	r3, #0
  }
}
 80126ac:	4618      	mov	r0, r3
 80126ae:	3708      	adds	r7, #8
 80126b0:	46bd      	mov	sp, r7
 80126b2:	bd80      	pop	{r7, pc}
 80126b4:	20000324 	.word	0x20000324

080126b8 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	b086      	sub	sp, #24
 80126bc:	af00      	add	r7, sp, #0
 80126be:	6078      	str	r0, [r7, #4]
 80126c0:	6039      	str	r1, [r7, #0]
  bool ret = true;
 80126c2:	2301      	movs	r3, #1
 80126c4:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 80126c6:	4b20      	ldr	r3, [pc, #128]	; (8012748 <cliAdd+0x90>)
 80126c8:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 80126ca:	693b      	ldr	r3, [r7, #16]
 80126cc:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80126d0:	2b0f      	cmp	r3, #15
 80126d2:	d901      	bls.n	80126d8 <cliAdd+0x20>
  {
    return false;
 80126d4:	2300      	movs	r3, #0
 80126d6:	e032      	b.n	801273e <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 80126d8:	693b      	ldr	r3, [r7, #16]
 80126da:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80126de:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 80126e0:	89fa      	ldrh	r2, [r7, #14]
 80126e2:	4613      	mov	r3, r2
 80126e4:	009b      	lsls	r3, r3, #2
 80126e6:	4413      	add	r3, r2
 80126e8:	009b      	lsls	r3, r3, #2
 80126ea:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80126ee:	693a      	ldr	r2, [r7, #16]
 80126f0:	4413      	add	r3, r2
 80126f2:	3304      	adds	r3, #4
 80126f4:	6879      	ldr	r1, [r7, #4]
 80126f6:	4618      	mov	r0, r3
 80126f8:	f012 fa96 	bl	8024c28 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 80126fc:	89fa      	ldrh	r2, [r7, #14]
 80126fe:	6939      	ldr	r1, [r7, #16]
 8012700:	4613      	mov	r3, r2
 8012702:	009b      	lsls	r3, r3, #2
 8012704:	4413      	add	r3, r2
 8012706:	009b      	lsls	r3, r3, #2
 8012708:	440b      	add	r3, r1
 801270a:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 801270e:	683a      	ldr	r2, [r7, #0]
 8012710:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8012712:	89fa      	ldrh	r2, [r7, #14]
 8012714:	4613      	mov	r3, r2
 8012716:	009b      	lsls	r3, r3, #2
 8012718:	4413      	add	r3, r2
 801271a:	009b      	lsls	r3, r3, #2
 801271c:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8012720:	693a      	ldr	r2, [r7, #16]
 8012722:	4413      	add	r3, r2
 8012724:	3304      	adds	r3, #4
 8012726:	4618      	mov	r0, r3
 8012728:	f7ff feda 	bl	80124e0 <cliToUpper>

  p_cli->cmd_count++;
 801272c:	693b      	ldr	r3, [r7, #16]
 801272e:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8012732:	3301      	adds	r3, #1
 8012734:	b29a      	uxth	r2, r3
 8012736:	693b      	ldr	r3, [r7, #16]
 8012738:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 801273c:	7dfb      	ldrb	r3, [r7, #23]
}
 801273e:	4618      	mov	r0, r3
 8012740:	3718      	adds	r7, #24
 8012742:	46bd      	mov	sp, r7
 8012744:	bd80      	pop	{r7, pc}
 8012746:	bf00      	nop
 8012748:	20000324 	.word	0x20000324

0801274c <cliShowList>:

void cliShowList(cli_args_t *args)
{
 801274c:	b580      	push	{r7, lr}
 801274e:	b084      	sub	sp, #16
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8012754:	4b15      	ldr	r3, [pc, #84]	; (80127ac <cliShowList+0x60>)
 8012756:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 8012758:	4815      	ldr	r0, [pc, #84]	; (80127b0 <cliShowList+0x64>)
 801275a:	f7ff fe9d 	bl	8012498 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 801275e:	4815      	ldr	r0, [pc, #84]	; (80127b4 <cliShowList+0x68>)
 8012760:	f7ff fe9a 	bl	8012498 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8012764:	2300      	movs	r3, #0
 8012766:	60fb      	str	r3, [r7, #12]
 8012768:	e012      	b.n	8012790 <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 801276a:	68fa      	ldr	r2, [r7, #12]
 801276c:	4613      	mov	r3, r2
 801276e:	009b      	lsls	r3, r3, #2
 8012770:	4413      	add	r3, r2
 8012772:	009b      	lsls	r3, r3, #2
 8012774:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8012778:	68ba      	ldr	r2, [r7, #8]
 801277a:	4413      	add	r3, r2
 801277c:	3304      	adds	r3, #4
 801277e:	4618      	mov	r0, r3
 8012780:	f7ff fe8a 	bl	8012498 <cliPrintf>
    cliPrintf("\r\n");
 8012784:	480a      	ldr	r0, [pc, #40]	; (80127b0 <cliShowList+0x64>)
 8012786:	f7ff fe87 	bl	8012498 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	3301      	adds	r3, #1
 801278e:	60fb      	str	r3, [r7, #12]
 8012790:	68bb      	ldr	r3, [r7, #8]
 8012792:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8012796:	461a      	mov	r2, r3
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	4293      	cmp	r3, r2
 801279c:	dbe5      	blt.n	801276a <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 801279e:	4806      	ldr	r0, [pc, #24]	; (80127b8 <cliShowList+0x6c>)
 80127a0:	f7ff fe7a 	bl	8012498 <cliPrintf>
}
 80127a4:	bf00      	nop
 80127a6:	3710      	adds	r7, #16
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}
 80127ac:	20000324 	.word	0x20000324
 80127b0:	080288c8 	.word	0x080288c8
 80127b4:	080288cc 	.word	0x080288cc
 80127b8:	080288ec 	.word	0x080288ec

080127bc <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b08c      	sub	sp, #48	; 0x30
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 80127c4:	2310      	movs	r3, #16
 80127c6:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	881b      	ldrh	r3, [r3, #0]
 80127cc:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	685b      	ldr	r3, [r3, #4]
 80127d2:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	881b      	ldrh	r3, [r3, #0]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d103      	bne.n	80127e4 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 80127dc:	4840      	ldr	r0, [pc, #256]	; (80128e0 <cliMemoryDump+0x124>)
 80127de:	f7ff fe5b 	bl	8012498 <cliPrintf>
 80127e2:	e07a      	b.n	80128da <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80127e4:	697b      	ldr	r3, [r7, #20]
 80127e6:	2b01      	cmp	r3, #1
 80127e8:	dd09      	ble.n	80127fe <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80127ea:	693b      	ldr	r3, [r7, #16]
 80127ec:	3304      	adds	r3, #4
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	2200      	movs	r2, #0
 80127f2:	2100      	movs	r1, #0
 80127f4:	4618      	mov	r0, r3
 80127f6:	f013 f90f 	bl	8025a18 <strtoul>
 80127fa:	4603      	mov	r3, r0
 80127fc:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 80127fe:	693b      	ldr	r3, [r7, #16]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	2200      	movs	r2, #0
 8012804:	2100      	movs	r1, #0
 8012806:	4618      	mov	r0, r3
 8012808:	f013 f906 	bl	8025a18 <strtoul>
 801280c:	4603      	mov	r3, r0
 801280e:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 8012810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012812:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 8012814:	4833      	ldr	r0, [pc, #204]	; (80128e4 <cliMemoryDump+0x128>)
 8012816:	f7ff fe3f 	bl	8012498 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 801281a:	2300      	movs	r3, #0
 801281c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801281e:	e058      	b.n	80128d2 <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 8012820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012822:	f003 0303 	and.w	r3, r3, #3
 8012826:	2b00      	cmp	r3, #0
 8012828:	d104      	bne.n	8012834 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 801282a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801282c:	4619      	mov	r1, r3
 801282e:	482e      	ldr	r0, [pc, #184]	; (80128e8 <cliMemoryDump+0x12c>)
 8012830:	f7ff fe32 	bl	8012498 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8012834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	4619      	mov	r1, r3
 801283a:	482c      	ldr	r0, [pc, #176]	; (80128ec <cliMemoryDump+0x130>)
 801283c:	f7ff fe2c 	bl	8012498 <cliPrintf>

    if ((idx%4) == 3)
 8012840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012842:	425a      	negs	r2, r3
 8012844:	f003 0303 	and.w	r3, r3, #3
 8012848:	f002 0203 	and.w	r2, r2, #3
 801284c:	bf58      	it	pl
 801284e:	4253      	negpl	r3, r2
 8012850:	2b03      	cmp	r3, #3
 8012852:	d138      	bne.n	80128c6 <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 8012854:	4826      	ldr	r0, [pc, #152]	; (80128f0 <cliMemoryDump+0x134>)
 8012856:	f7ff fe1f 	bl	8012498 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 801285a:	2300      	movs	r3, #0
 801285c:	623b      	str	r3, [r7, #32]
 801285e:	e02c      	b.n	80128ba <cliMemoryDump+0xfe>
 8012860:	69bb      	ldr	r3, [r7, #24]
 8012862:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8012864:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8012866:	2300      	movs	r3, #0
 8012868:	61fb      	str	r3, [r7, #28]
 801286a:	e01d      	b.n	80128a8 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 801286c:	f107 020c 	add.w	r2, r7, #12
 8012870:	69fb      	ldr	r3, [r7, #28]
 8012872:	4413      	add	r3, r2
 8012874:	781b      	ldrb	r3, [r3, #0]
 8012876:	2b1f      	cmp	r3, #31
 8012878:	d910      	bls.n	801289c <cliMemoryDump+0xe0>
 801287a:	f107 020c 	add.w	r2, r7, #12
 801287e:	69fb      	ldr	r3, [r7, #28]
 8012880:	4413      	add	r3, r2
 8012882:	781b      	ldrb	r3, [r3, #0]
 8012884:	2b7e      	cmp	r3, #126	; 0x7e
 8012886:	d809      	bhi.n	801289c <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8012888:	f107 020c 	add.w	r2, r7, #12
 801288c:	69fb      	ldr	r3, [r7, #28]
 801288e:	4413      	add	r3, r2
 8012890:	781b      	ldrb	r3, [r3, #0]
 8012892:	4619      	mov	r1, r3
 8012894:	4817      	ldr	r0, [pc, #92]	; (80128f4 <cliMemoryDump+0x138>)
 8012896:	f7ff fdff 	bl	8012498 <cliPrintf>
 801289a:	e002      	b.n	80128a2 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 801289c:	4816      	ldr	r0, [pc, #88]	; (80128f8 <cliMemoryDump+0x13c>)
 801289e:	f7ff fdfb 	bl	8012498 <cliPrintf>
        for (i=0;i<4;i++)
 80128a2:	69fb      	ldr	r3, [r7, #28]
 80128a4:	3301      	adds	r3, #1
 80128a6:	61fb      	str	r3, [r7, #28]
 80128a8:	69fb      	ldr	r3, [r7, #28]
 80128aa:	2b03      	cmp	r3, #3
 80128ac:	ddde      	ble.n	801286c <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 80128ae:	69bb      	ldr	r3, [r7, #24]
 80128b0:	3304      	adds	r3, #4
 80128b2:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 80128b4:	6a3b      	ldr	r3, [r7, #32]
 80128b6:	3301      	adds	r3, #1
 80128b8:	623b      	str	r3, [r7, #32]
 80128ba:	6a3b      	ldr	r3, [r7, #32]
 80128bc:	2b03      	cmp	r3, #3
 80128be:	ddcf      	ble.n	8012860 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 80128c0:	480e      	ldr	r0, [pc, #56]	; (80128fc <cliMemoryDump+0x140>)
 80128c2:	f7ff fde9 	bl	8012498 <cliPrintf>
    }
    addr++;
 80128c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128c8:	3304      	adds	r3, #4
 80128ca:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 80128cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128ce:	3301      	adds	r3, #1
 80128d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80128d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80128d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128d6:	429a      	cmp	r2, r3
 80128d8:	dba2      	blt.n	8012820 <cliMemoryDump+0x64>
  }
}
 80128da:	3730      	adds	r7, #48	; 0x30
 80128dc:	46bd      	mov	sp, r7
 80128de:	bd80      	pop	{r7, pc}
 80128e0:	0802890c 	.word	0x0802890c
 80128e4:	08028920 	.word	0x08028920
 80128e8:	08028928 	.word	0x08028928
 80128ec:	08028934 	.word	0x08028934
 80128f0:	0802893c 	.word	0x0802893c
 80128f4:	08028940 	.word	0x08028940
 80128f8:	08028944 	.word	0x08028944
 80128fc:	08028948 	.word	0x08028948

08012900 <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b082      	sub	sp, #8
 8012904:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 8012906:	2305      	movs	r3, #5
 8012908:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 801290a:	2201      	movs	r2, #1
 801290c:	4939      	ldr	r1, [pc, #228]	; (80129f4 <Ds18b20_Init+0xf4>)
 801290e:	483a      	ldr	r0, [pc, #232]	; (80129f8 <Ds18b20_Init+0xf8>)
 8012910:	f002 fc07 	bl	8015122 <OneWire_Init>
		TempSensorCount = 0;
 8012914:	4b39      	ldr	r3, [pc, #228]	; (80129fc <Ds18b20_Init+0xfc>)
 8012916:	2200      	movs	r2, #0
 8012918:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 801291a:	e002      	b.n	8012922 <Ds18b20_Init+0x22>
			HAL_Delay(100);
 801291c:	2064      	movs	r0, #100	; 0x64
 801291e:	f009 ffa9 	bl	801c874 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 8012922:	f009 ff9b 	bl	801c85c <HAL_GetTick>
 8012926:	4603      	mov	r3, r0
 8012928:	f640 32b7 	movw	r2, #2999	; 0xbb7
 801292c:	4293      	cmp	r3, r2
 801292e:	d9f5      	bls.n	801291c <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 8012930:	4831      	ldr	r0, [pc, #196]	; (80129f8 <Ds18b20_Init+0xf8>)
 8012932:	f002 fce4 	bl	80152fe <OneWire_First>
 8012936:	4603      	mov	r3, r0
 8012938:	461a      	mov	r2, r3
 801293a:	4b31      	ldr	r3, [pc, #196]	; (8012a00 <Ds18b20_Init+0x100>)
 801293c:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 801293e:	e019      	b.n	8012974 <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 8012940:	2064      	movs	r0, #100	; 0x64
 8012942:	f009 ff97 	bl	801c874 <HAL_Delay>
			TempSensorCount++;
 8012946:	4b2d      	ldr	r3, [pc, #180]	; (80129fc <Ds18b20_Init+0xfc>)
 8012948:	781b      	ldrb	r3, [r3, #0]
 801294a:	3301      	adds	r3, #1
 801294c:	b2da      	uxtb	r2, r3
 801294e:	4b2b      	ldr	r3, [pc, #172]	; (80129fc <Ds18b20_Init+0xfc>)
 8012950:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 8012952:	4b2a      	ldr	r3, [pc, #168]	; (80129fc <Ds18b20_Init+0xfc>)
 8012954:	781b      	ldrb	r3, [r3, #0]
 8012956:	3b01      	subs	r3, #1
 8012958:	011b      	lsls	r3, r3, #4
 801295a:	4a2a      	ldr	r2, [pc, #168]	; (8012a04 <Ds18b20_Init+0x104>)
 801295c:	4413      	add	r3, r2
 801295e:	4619      	mov	r1, r3
 8012960:	4825      	ldr	r0, [pc, #148]	; (80129f8 <Ds18b20_Init+0xf8>)
 8012962:	f002 fde1 	bl	8015528 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 8012966:	4824      	ldr	r0, [pc, #144]	; (80129f8 <Ds18b20_Init+0xf8>)
 8012968:	f002 fcd9 	bl	801531e <OneWire_Next>
 801296c:	4603      	mov	r3, r0
 801296e:	461a      	mov	r2, r3
 8012970:	4b23      	ldr	r3, [pc, #140]	; (8012a00 <Ds18b20_Init+0x100>)
 8012972:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8012974:	4b22      	ldr	r3, [pc, #136]	; (8012a00 <Ds18b20_Init+0x100>)
 8012976:	781b      	ldrb	r3, [r3, #0]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d1e1      	bne.n	8012940 <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 801297c:	4b1f      	ldr	r3, [pc, #124]	; (80129fc <Ds18b20_Init+0xfc>)
 801297e:	781b      	ldrb	r3, [r3, #0]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d106      	bne.n	8012992 <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 8012984:	79fb      	ldrb	r3, [r7, #7]
 8012986:	3b01      	subs	r3, #1
 8012988:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 801298a:	79fb      	ldrb	r3, [r7, #7]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d1bc      	bne.n	801290a <Ds18b20_Init+0xa>
 8012990:	e000      	b.n	8012994 <Ds18b20_Init+0x94>
			break;
 8012992:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8012994:	79fb      	ldrb	r3, [r7, #7]
 8012996:	2b00      	cmp	r3, #0
 8012998:	d101      	bne.n	801299e <Ds18b20_Init+0x9e>
		return false;
 801299a:	2300      	movs	r3, #0
 801299c:	e026      	b.n	80129ec <Ds18b20_Init+0xec>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 801299e:	2300      	movs	r3, #0
 80129a0:	71bb      	strb	r3, [r7, #6]
 80129a2:	e019      	b.n	80129d8 <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 80129a4:	2032      	movs	r0, #50	; 0x32
 80129a6:	f009 ff65 	bl	801c874 <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 80129aa:	79bb      	ldrb	r3, [r7, #6]
 80129ac:	011b      	lsls	r3, r3, #4
 80129ae:	4a15      	ldr	r2, [pc, #84]	; (8012a04 <Ds18b20_Init+0x104>)
 80129b0:	4413      	add	r3, r2
 80129b2:	220c      	movs	r2, #12
 80129b4:	4619      	mov	r1, r3
 80129b6:	4810      	ldr	r0, [pc, #64]	; (80129f8 <Ds18b20_Init+0xf8>)
 80129b8:	f000 f9cc 	bl	8012d54 <DS18B20_SetResolution>
		HAL_Delay(50);
 80129bc:	2032      	movs	r0, #50	; 0x32
 80129be:	f009 ff59 	bl	801c874 <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 80129c2:	79bb      	ldrb	r3, [r7, #6]
 80129c4:	011b      	lsls	r3, r3, #4
 80129c6:	4a0f      	ldr	r2, [pc, #60]	; (8012a04 <Ds18b20_Init+0x104>)
 80129c8:	4413      	add	r3, r2
 80129ca:	4619      	mov	r1, r3
 80129cc:	480a      	ldr	r0, [pc, #40]	; (80129f8 <Ds18b20_Init+0xf8>)
 80129ce:	f000 fa5a 	bl	8012e86 <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 80129d2:	79bb      	ldrb	r3, [r7, #6]
 80129d4:	3301      	adds	r3, #1
 80129d6:	71bb      	strb	r3, [r7, #6]
 80129d8:	4b08      	ldr	r3, [pc, #32]	; (80129fc <Ds18b20_Init+0xfc>)
 80129da:	781b      	ldrb	r3, [r3, #0]
 80129dc:	79ba      	ldrb	r2, [r7, #6]
 80129de:	429a      	cmp	r2, r3
 80129e0:	d3e0      	bcc.n	80129a4 <Ds18b20_Init+0xa4>
	}

	#ifdef _USE_HW_CLI
	cliAdd("DS18B20", cliDS18B20);
 80129e2:	4909      	ldr	r1, [pc, #36]	; (8012a08 <Ds18b20_Init+0x108>)
 80129e4:	4809      	ldr	r0, [pc, #36]	; (8012a0c <Ds18b20_Init+0x10c>)
 80129e6:	f7ff fe67 	bl	80126b8 <cliAdd>
	#endif

	return true;
 80129ea:	2301      	movs	r3, #1
}
 80129ec:	4618      	mov	r0, r3
 80129ee:	3708      	adds	r7, #8
 80129f0:	46bd      	mov	sp, r7
 80129f2:	bd80      	pop	{r7, pc}
 80129f4:	40020400 	.word	0x40020400
 80129f8:	20000778 	.word	0x20000778
 80129fc:	2000078d 	.word	0x2000078d
 8012a00:	2000078c 	.word	0x2000078c
 8012a04:	20000768 	.word	0x20000768
 8012a08:	08012f55 	.word	0x08012f55
 8012a0c:	08028958 	.word	0x08028958

08012a10 <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool Ds18b20_ManualConvert(void)
{
 8012a10:	b590      	push	{r4, r7, lr}
 8012a12:	b083      	sub	sp, #12
 8012a14:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;
	#else
	  switch(state)
 8012a16:	4b3f      	ldr	r3, [pc, #252]	; (8012b14 <Ds18b20_ManualConvert+0x104>)
 8012a18:	781b      	ldrb	r3, [r3, #0]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d002      	beq.n	8012a24 <Ds18b20_ManualConvert+0x14>
 8012a1e:	2b01      	cmp	r3, #1
 8012a20:	d013      	beq.n	8012a4a <Ds18b20_ManualConvert+0x3a>
 8012a22:	e072      	b.n	8012b0a <Ds18b20_ManualConvert+0xfa>
	  {
	  	  case 0:
	  		  Ds18b20Timeout = HW_DS18B20_CONVERT_TIMEOUT_MS/10;
 8012a24:	4b3c      	ldr	r3, [pc, #240]	; (8012b18 <Ds18b20_ManualConvert+0x108>)
 8012a26:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8012a2a:	801a      	strh	r2, [r3, #0]
	  		  DS18B20_StartAll(&OneWire);
 8012a2c:	483b      	ldr	r0, [pc, #236]	; (8012b1c <Ds18b20_ManualConvert+0x10c>)
 8012a2e:	f000 f87d 	bl	8012b2c <DS18B20_StartAll>
	  		  pre_time = millis();
 8012a32:	f7ff f824 	bl	8011a7e <millis>
 8012a36:	4603      	mov	r3, r0
 8012a38:	4a39      	ldr	r2, [pc, #228]	; (8012b20 <Ds18b20_ManualConvert+0x110>)
 8012a3a:	6013      	str	r3, [r2, #0]
	  		  state++;
 8012a3c:	4b35      	ldr	r3, [pc, #212]	; (8012b14 <Ds18b20_ManualConvert+0x104>)
 8012a3e:	781b      	ldrb	r3, [r3, #0]
 8012a40:	3301      	adds	r3, #1
 8012a42:	b2da      	uxtb	r2, r3
 8012a44:	4b33      	ldr	r3, [pc, #204]	; (8012b14 <Ds18b20_ManualConvert+0x104>)
 8012a46:	701a      	strb	r2, [r3, #0]
	  		  break;
 8012a48:	e05f      	b.n	8012b0a <Ds18b20_ManualConvert+0xfa>

	  	  case 1:
	  		  if(millis() - pre_time >= 10)
 8012a4a:	f7ff f818 	bl	8011a7e <millis>
 8012a4e:	4602      	mov	r2, r0
 8012a50:	4b33      	ldr	r3, [pc, #204]	; (8012b20 <Ds18b20_ManualConvert+0x110>)
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	1ad3      	subs	r3, r2, r3
 8012a56:	2b09      	cmp	r3, #9
 8012a58:	d956      	bls.n	8012b08 <Ds18b20_ManualConvert+0xf8>
	  		  {
	  			  if(!DS18B20_AllDone(&OneWire))
 8012a5a:	4830      	ldr	r0, [pc, #192]	; (8012b1c <Ds18b20_ManualConvert+0x10c>)
 8012a5c:	f000 fa6e 	bl	8012f3c <DS18B20_AllDone>
 8012a60:	4603      	mov	r3, r0
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d112      	bne.n	8012a8c <Ds18b20_ManualConvert+0x7c>
				  {
	  		  		pre_time = millis();
 8012a66:	f7ff f80a 	bl	8011a7e <millis>
 8012a6a:	4603      	mov	r3, r0
 8012a6c:	4a2c      	ldr	r2, [pc, #176]	; (8012b20 <Ds18b20_ManualConvert+0x110>)
 8012a6e:	6013      	str	r3, [r2, #0]
					Ds18b20Timeout-=1;
 8012a70:	4b29      	ldr	r3, [pc, #164]	; (8012b18 <Ds18b20_ManualConvert+0x108>)
 8012a72:	881b      	ldrh	r3, [r3, #0]
 8012a74:	3b01      	subs	r3, #1
 8012a76:	b29a      	uxth	r2, r3
 8012a78:	4b27      	ldr	r3, [pc, #156]	; (8012b18 <Ds18b20_ManualConvert+0x108>)
 8012a7a:	801a      	strh	r2, [r3, #0]
					if(Ds18b20Timeout==0)
 8012a7c:	4b26      	ldr	r3, [pc, #152]	; (8012b18 <Ds18b20_ManualConvert+0x108>)
 8012a7e:	881b      	ldrh	r3, [r3, #0]
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d141      	bne.n	8012b08 <Ds18b20_ManualConvert+0xf8>
					{
						state = 0;
 8012a84:	4b23      	ldr	r3, [pc, #140]	; (8012b14 <Ds18b20_ManualConvert+0x104>)
 8012a86:	2200      	movs	r2, #0
 8012a88:	701a      	strb	r2, [r3, #0]
						break;
 8012a8a:	e03e      	b.n	8012b0a <Ds18b20_ManualConvert+0xfa>
					}
				  }
	  			  else
	  			  {
	  				  if(Ds18b20Timeout>0)
 8012a8c:	4b22      	ldr	r3, [pc, #136]	; (8012b18 <Ds18b20_ManualConvert+0x108>)
 8012a8e:	881b      	ldrh	r3, [r3, #0]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d024      	beq.n	8012ade <Ds18b20_ManualConvert+0xce>
	  				  {
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012a94:	2300      	movs	r3, #0
 8012a96:	71fb      	strb	r3, [r7, #7]
 8012a98:	e01b      	b.n	8012ad2 <Ds18b20_ManualConvert+0xc2>
	  					{
	  						ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 8012a9a:	79fb      	ldrb	r3, [r7, #7]
 8012a9c:	011b      	lsls	r3, r3, #4
 8012a9e:	4a21      	ldr	r2, [pc, #132]	; (8012b24 <Ds18b20_ManualConvert+0x114>)
 8012aa0:	1899      	adds	r1, r3, r2
 8012aa2:	79fb      	ldrb	r3, [r7, #7]
 8012aa4:	011b      	lsls	r3, r3, #4
 8012aa6:	3308      	adds	r3, #8
 8012aa8:	4a1e      	ldr	r2, [pc, #120]	; (8012b24 <Ds18b20_ManualConvert+0x114>)
 8012aaa:	4413      	add	r3, r2
 8012aac:	79fc      	ldrb	r4, [r7, #7]
 8012aae:	461a      	mov	r2, r3
 8012ab0:	481a      	ldr	r0, [pc, #104]	; (8012b1c <Ds18b20_ManualConvert+0x10c>)
 8012ab2:	f000 f84f 	bl	8012b54 <DS18B20_Read>
 8012ab6:	4603      	mov	r3, r0
 8012ab8:	4619      	mov	r1, r3
 8012aba:	4a1a      	ldr	r2, [pc, #104]	; (8012b24 <Ds18b20_ManualConvert+0x114>)
 8012abc:	0123      	lsls	r3, r4, #4
 8012abe:	4413      	add	r3, r2
 8012ac0:	330c      	adds	r3, #12
 8012ac2:	460a      	mov	r2, r1
 8012ac4:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8012ac6:	4b13      	ldr	r3, [pc, #76]	; (8012b14 <Ds18b20_ManualConvert+0x104>)
 8012ac8:	2200      	movs	r2, #0
 8012aca:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012acc:	79fb      	ldrb	r3, [r7, #7]
 8012ace:	3301      	adds	r3, #1
 8012ad0:	71fb      	strb	r3, [r7, #7]
 8012ad2:	4b15      	ldr	r3, [pc, #84]	; (8012b28 <Ds18b20_ManualConvert+0x118>)
 8012ad4:	781b      	ldrb	r3, [r3, #0]
 8012ad6:	79fa      	ldrb	r2, [r7, #7]
 8012ad8:	429a      	cmp	r2, r3
 8012ada:	d3de      	bcc.n	8012a9a <Ds18b20_ManualConvert+0x8a>
	  						state = 0;
	  					}
	  				  }
	  			  }
	  		  }
			  break;
 8012adc:	e014      	b.n	8012b08 <Ds18b20_ManualConvert+0xf8>
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012ade:	2300      	movs	r3, #0
 8012ae0:	71bb      	strb	r3, [r7, #6]
 8012ae2:	e00c      	b.n	8012afe <Ds18b20_ManualConvert+0xee>
	  						ds18b20[i].DataIsValid = false;
 8012ae4:	79bb      	ldrb	r3, [r7, #6]
 8012ae6:	4a0f      	ldr	r2, [pc, #60]	; (8012b24 <Ds18b20_ManualConvert+0x114>)
 8012ae8:	011b      	lsls	r3, r3, #4
 8012aea:	4413      	add	r3, r2
 8012aec:	330c      	adds	r3, #12
 8012aee:	2200      	movs	r2, #0
 8012af0:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8012af2:	4b08      	ldr	r3, [pc, #32]	; (8012b14 <Ds18b20_ManualConvert+0x104>)
 8012af4:	2200      	movs	r2, #0
 8012af6:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012af8:	79bb      	ldrb	r3, [r7, #6]
 8012afa:	3301      	adds	r3, #1
 8012afc:	71bb      	strb	r3, [r7, #6]
 8012afe:	4b0a      	ldr	r3, [pc, #40]	; (8012b28 <Ds18b20_ManualConvert+0x118>)
 8012b00:	781b      	ldrb	r3, [r3, #0]
 8012b02:	79ba      	ldrb	r2, [r7, #6]
 8012b04:	429a      	cmp	r2, r3
 8012b06:	d3ed      	bcc.n	8012ae4 <Ds18b20_ManualConvert+0xd4>
			  break;
 8012b08:	bf00      	nop
	  }
	#endif
	  return true;
 8012b0a:	2301      	movs	r3, #1
}
 8012b0c:	4618      	mov	r0, r3
 8012b0e:	370c      	adds	r7, #12
 8012b10:	46bd      	mov	sp, r7
 8012b12:	bd90      	pop	{r4, r7, pc}
 8012b14:	20000790 	.word	0x20000790
 8012b18:	2000078e 	.word	0x2000078e
 8012b1c:	20000778 	.word	0x20000778
 8012b20:	20000794 	.word	0x20000794
 8012b24:	20000768 	.word	0x20000768
 8012b28:	2000078d 	.word	0x2000078d

08012b2c <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b082      	sub	sp, #8
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8012b34:	6878      	ldr	r0, [r7, #4]
 8012b36:	f002 fb1d 	bl	8015174 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8012b3a:	21cc      	movs	r1, #204	; 0xcc
 8012b3c:	6878      	ldr	r0, [r7, #4]
 8012b3e:	f002 fb9f 	bl	8015280 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8012b42:	2144      	movs	r1, #68	; 0x44
 8012b44:	6878      	ldr	r0, [r7, #4]
 8012b46:	f002 fb9b 	bl	8015280 <OneWire_WriteByte>
}
 8012b4a:	bf00      	nop
 8012b4c:	3708      	adds	r7, #8
 8012b4e:	46bd      	mov	sp, r7
 8012b50:	bd80      	pop	{r7, pc}
	...

08012b54 <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8012b54:	b590      	push	{r4, r7, lr}
 8012b56:	b08b      	sub	sp, #44	; 0x2c
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	60f8      	str	r0, [r7, #12]
 8012b5c:	60b9      	str	r1, [r7, #8]
 8012b5e:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8012b60:	2300      	movs	r3, #0
 8012b62:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	float decimal;
	uint8_t i = 0;
 8012b66:	2300      	movs	r3, #0
 8012b68:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8012b6a:	68b8      	ldr	r0, [r7, #8]
 8012b6c:	f000 f97a 	bl	8012e64 <DS18B20_Is>
 8012b70:	4603      	mov	r3, r0
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d101      	bne.n	8012b7a <DS18B20_Read+0x26>
		return false;
 8012b76:	2300      	movs	r3, #0
 8012b78:	e0e1      	b.n	8012d3e <DS18B20_Read+0x1ea>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 8012b7a:	68f8      	ldr	r0, [r7, #12]
 8012b7c:	f002 fb56 	bl	801522c <OneWire_ReadBit>
 8012b80:	4603      	mov	r3, r0
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d101      	bne.n	8012b8a <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 8012b86:	2300      	movs	r3, #0
 8012b88:	e0d9      	b.n	8012d3e <DS18B20_Read+0x1ea>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8012b8a:	68f8      	ldr	r0, [r7, #12]
 8012b8c:	f002 faf2 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012b90:	68b9      	ldr	r1, [r7, #8]
 8012b92:	68f8      	ldr	r0, [r7, #12]
 8012b94:	f002 fca9 	bl	80154ea <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8012b98:	21be      	movs	r1, #190	; 0xbe
 8012b9a:	68f8      	ldr	r0, [r7, #12]
 8012b9c:	f002 fb70 	bl	8015280 <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	77fb      	strb	r3, [r7, #31]
 8012ba4:	e00d      	b.n	8012bc2 <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8012ba6:	7ffc      	ldrb	r4, [r7, #31]
 8012ba8:	68f8      	ldr	r0, [r7, #12]
 8012baa:	f002 fb87 	bl	80152bc <OneWire_ReadByte>
 8012bae:	4603      	mov	r3, r0
 8012bb0:	461a      	mov	r2, r3
 8012bb2:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8012bb6:	443b      	add	r3, r7
 8012bb8:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8012bbc:	7ffb      	ldrb	r3, [r7, #31]
 8012bbe:	3301      	adds	r3, #1
 8012bc0:	77fb      	strb	r3, [r7, #31]
 8012bc2:	7ffb      	ldrb	r3, [r7, #31]
 8012bc4:	2b08      	cmp	r3, #8
 8012bc6:	d9ee      	bls.n	8012ba6 <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8012bc8:	f107 0314 	add.w	r3, r7, #20
 8012bcc:	2108      	movs	r1, #8
 8012bce:	4618      	mov	r0, r3
 8012bd0:	f002 fcc7 	bl	8015562 <OneWire_CRC8>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 8012bd8:	7f3b      	ldrb	r3, [r7, #28]
 8012bda:	7fba      	ldrb	r2, [r7, #30]
 8012bdc:	429a      	cmp	r2, r3
 8012bde:	d001      	beq.n	8012be4 <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8012be0:	2300      	movs	r3, #0
 8012be2:	e0ac      	b.n	8012d3e <DS18B20_Read+0x1ea>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8012be4:	7d3b      	ldrb	r3, [r7, #20]
 8012be6:	b21a      	sxth	r2, r3
 8012be8:	7d7b      	ldrb	r3, [r7, #21]
 8012bea:	021b      	lsls	r3, r3, #8
 8012bec:	b21b      	sxth	r3, r3
 8012bee:	4313      	orrs	r3, r2
 8012bf0:	b21b      	sxth	r3, r3
 8012bf2:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8012bf4:	68f8      	ldr	r0, [r7, #12]
 8012bf6:	f002 fabd 	bl	8015174 <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8012bfa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	da05      	bge.n	8012c0e <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8012c02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c04:	425b      	negs	r3, r3
 8012c06:	84fb      	strh	r3, [r7, #38]	; 0x26
		minus = 1;
 8012c08:	2301      	movs	r3, #1
 8012c0a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8012c0e:	7e3b      	ldrb	r3, [r7, #24]
 8012c10:	115b      	asrs	r3, r3, #5
 8012c12:	b2db      	uxtb	r3, r3
 8012c14:	f003 0303 	and.w	r3, r3, #3
 8012c18:	b2db      	uxtb	r3, r3
 8012c1a:	3309      	adds	r3, #9
 8012c1c:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8012c1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c20:	091b      	lsrs	r3, r3, #4
 8012c22:	b29b      	uxth	r3, r3
 8012c24:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8012c28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c2a:	0a1b      	lsrs	r3, r3, #8
 8012c2c:	b29b      	uxth	r3, r3
 8012c2e:	011b      	lsls	r3, r3, #4
 8012c30:	b25b      	sxtb	r3, r3
 8012c32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8012c36:	b25a      	sxtb	r2, r3
 8012c38:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8012c3c:	4313      	orrs	r3, r2
 8012c3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/* Store decimal digits */
	switch (resolution)
 8012c42:	7f7b      	ldrb	r3, [r7, #29]
 8012c44:	3b09      	subs	r3, #9
 8012c46:	2b03      	cmp	r3, #3
 8012c48:	d858      	bhi.n	8012cfc <DS18B20_Read+0x1a8>
 8012c4a:	a201      	add	r2, pc, #4	; (adr r2, 8012c50 <DS18B20_Read+0xfc>)
 8012c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c50:	08012c61 	.word	0x08012c61
 8012c54:	08012c89 	.word	0x08012c89
 8012c58:	08012cb1 	.word	0x08012cb1
 8012c5c:	08012cd9 	.word	0x08012cd9
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 8012c60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c62:	08db      	lsrs	r3, r3, #3
 8012c64:	b29b      	uxth	r3, r3
 8012c66:	f003 0301 	and.w	r3, r3, #1
 8012c6a:	ee07 3a90 	vmov	s15, r3
 8012c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c72:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8012c76:	edd7 7a08 	vldr	s15, [r7, #32]
 8012c7a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8012c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012c82:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8012c86:	e03e      	b.n	8012d06 <DS18B20_Read+0x1b2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8012c88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c8a:	089b      	lsrs	r3, r3, #2
 8012c8c:	b29b      	uxth	r3, r3
 8012c8e:	f003 0303 	and.w	r3, r3, #3
 8012c92:	ee07 3a90 	vmov	s15, r3
 8012c96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c9a:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8012c9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8012ca2:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8012ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012caa:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8012cae:	e02a      	b.n	8012d06 <DS18B20_Read+0x1b2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 8012cb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012cb2:	085b      	lsrs	r3, r3, #1
 8012cb4:	b29b      	uxth	r3, r3
 8012cb6:	f003 0307 	and.w	r3, r3, #7
 8012cba:	ee07 3a90 	vmov	s15, r3
 8012cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cc2:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8012cc6:	edd7 7a08 	vldr	s15, [r7, #32]
 8012cca:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8012cce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012cd2:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8012cd6:	e016      	b.n	8012d06 <DS18B20_Read+0x1b2>
		case 12:
			decimal = temperature & 0x0F;
 8012cd8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012cda:	f003 030f 	and.w	r3, r3, #15
 8012cde:	ee07 3a90 	vmov	s15, r3
 8012ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012ce6:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8012cea:	edd7 7a08 	vldr	s15, [r7, #32]
 8012cee:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8012d48 <DS18B20_Read+0x1f4>
 8012cf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012cf6:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8012cfa:	e004      	b.n	8012d06 <DS18B20_Read+0x1b2>
		default:
			decimal = 0xFF;
 8012cfc:	4b13      	ldr	r3, [pc, #76]	; (8012d4c <DS18B20_Read+0x1f8>)
 8012cfe:	623b      	str	r3, [r7, #32]
			digit = 0;
 8012d00:	2300      	movs	r3, #0
 8012d02:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 8012d06:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012d0a:	ee07 3a90 	vmov	s15, r3
 8012d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012d12:	ed97 7a08 	vldr	s14, [r7, #32]
 8012d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012d1a:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus)
 8012d1e:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d007      	beq.n	8012d36 <DS18B20_Read+0x1e2>
		decimal = 0 - decimal;
 8012d26:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8012d50 <DS18B20_Read+0x1fc>
 8012d2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8012d2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012d32:	edc7 7a08 	vstr	s15, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	6a3a      	ldr	r2, [r7, #32]
 8012d3a:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 8012d3c:	2301      	movs	r3, #1
}
 8012d3e:	4618      	mov	r0, r3
 8012d40:	372c      	adds	r7, #44	; 0x2c
 8012d42:	46bd      	mov	sp, r7
 8012d44:	bd90      	pop	{r4, r7, pc}
 8012d46:	bf00      	nop
 8012d48:	3d800000 	.word	0x3d800000
 8012d4c:	437f0000 	.word	0x437f0000
 8012d50:	00000000 	.word	0x00000000

08012d54 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b086      	sub	sp, #24
 8012d58:	af00      	add	r7, sp, #0
 8012d5a:	60f8      	str	r0, [r7, #12]
 8012d5c:	60b9      	str	r1, [r7, #8]
 8012d5e:	4613      	mov	r3, r2
 8012d60:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 8012d62:	68b8      	ldr	r0, [r7, #8]
 8012d64:	f000 f87e 	bl	8012e64 <DS18B20_Is>
 8012d68:	4603      	mov	r3, r0
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d101      	bne.n	8012d72 <DS18B20_SetResolution+0x1e>
		return 0;
 8012d6e:	2300      	movs	r3, #0
 8012d70:	e074      	b.n	8012e5c <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 8012d72:	68f8      	ldr	r0, [r7, #12]
 8012d74:	f002 f9fe 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012d78:	68b9      	ldr	r1, [r7, #8]
 8012d7a:	68f8      	ldr	r0, [r7, #12]
 8012d7c:	f002 fbb5 	bl	80154ea <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8012d80:	21be      	movs	r1, #190	; 0xbe
 8012d82:	68f8      	ldr	r0, [r7, #12]
 8012d84:	f002 fa7c 	bl	8015280 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8012d88:	68f8      	ldr	r0, [r7, #12]
 8012d8a:	f002 fa97 	bl	80152bc <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8012d8e:	68f8      	ldr	r0, [r7, #12]
 8012d90:	f002 fa94 	bl	80152bc <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8012d94:	68f8      	ldr	r0, [r7, #12]
 8012d96:	f002 fa91 	bl	80152bc <OneWire_ReadByte>
 8012d9a:	4603      	mov	r3, r0
 8012d9c:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8012d9e:	68f8      	ldr	r0, [r7, #12]
 8012da0:	f002 fa8c 	bl	80152bc <OneWire_ReadByte>
 8012da4:	4603      	mov	r3, r0
 8012da6:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8012da8:	68f8      	ldr	r0, [r7, #12]
 8012daa:	f002 fa87 	bl	80152bc <OneWire_ReadByte>
 8012dae:	4603      	mov	r3, r0
 8012db0:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 8012db2:	79fb      	ldrb	r3, [r7, #7]
 8012db4:	2b09      	cmp	r3, #9
 8012db6:	d108      	bne.n	8012dca <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8012db8:	7dfb      	ldrb	r3, [r7, #23]
 8012dba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012dbe:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8012dc0:	7dfb      	ldrb	r3, [r7, #23]
 8012dc2:	f023 0320 	bic.w	r3, r3, #32
 8012dc6:	75fb      	strb	r3, [r7, #23]
 8012dc8:	e022      	b.n	8012e10 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 8012dca:	79fb      	ldrb	r3, [r7, #7]
 8012dcc:	2b0a      	cmp	r3, #10
 8012dce:	d108      	bne.n	8012de2 <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8012dd0:	7dfb      	ldrb	r3, [r7, #23]
 8012dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012dd6:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8012dd8:	7dfb      	ldrb	r3, [r7, #23]
 8012dda:	f043 0320 	orr.w	r3, r3, #32
 8012dde:	75fb      	strb	r3, [r7, #23]
 8012de0:	e016      	b.n	8012e10 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8012de2:	79fb      	ldrb	r3, [r7, #7]
 8012de4:	2b0b      	cmp	r3, #11
 8012de6:	d108      	bne.n	8012dfa <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8012de8:	7dfb      	ldrb	r3, [r7, #23]
 8012dea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012dee:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8012df0:	7dfb      	ldrb	r3, [r7, #23]
 8012df2:	f023 0320 	bic.w	r3, r3, #32
 8012df6:	75fb      	strb	r3, [r7, #23]
 8012df8:	e00a      	b.n	8012e10 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8012dfa:	79fb      	ldrb	r3, [r7, #7]
 8012dfc:	2b0c      	cmp	r3, #12
 8012dfe:	d107      	bne.n	8012e10 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8012e00:	7dfb      	ldrb	r3, [r7, #23]
 8012e02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e06:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8012e08:	7dfb      	ldrb	r3, [r7, #23]
 8012e0a:	f043 0320 	orr.w	r3, r3, #32
 8012e0e:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8012e10:	68f8      	ldr	r0, [r7, #12]
 8012e12:	f002 f9af 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012e16:	68b9      	ldr	r1, [r7, #8]
 8012e18:	68f8      	ldr	r0, [r7, #12]
 8012e1a:	f002 fb66 	bl	80154ea <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8012e1e:	214e      	movs	r1, #78	; 0x4e
 8012e20:	68f8      	ldr	r0, [r7, #12]
 8012e22:	f002 fa2d 	bl	8015280 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8012e26:	7dbb      	ldrb	r3, [r7, #22]
 8012e28:	4619      	mov	r1, r3
 8012e2a:	68f8      	ldr	r0, [r7, #12]
 8012e2c:	f002 fa28 	bl	8015280 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8012e30:	7d7b      	ldrb	r3, [r7, #21]
 8012e32:	4619      	mov	r1, r3
 8012e34:	68f8      	ldr	r0, [r7, #12]
 8012e36:	f002 fa23 	bl	8015280 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8012e3a:	7dfb      	ldrb	r3, [r7, #23]
 8012e3c:	4619      	mov	r1, r3
 8012e3e:	68f8      	ldr	r0, [r7, #12]
 8012e40:	f002 fa1e 	bl	8015280 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8012e44:	68f8      	ldr	r0, [r7, #12]
 8012e46:	f002 f995 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012e4a:	68b9      	ldr	r1, [r7, #8]
 8012e4c:	68f8      	ldr	r0, [r7, #12]
 8012e4e:	f002 fb4c 	bl	80154ea <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8012e52:	2148      	movs	r1, #72	; 0x48
 8012e54:	68f8      	ldr	r0, [r7, #12]
 8012e56:	f002 fa13 	bl	8015280 <OneWire_WriteByte>

	return 1;
 8012e5a:	2301      	movs	r3, #1
}
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	3718      	adds	r7, #24
 8012e60:	46bd      	mov	sp, r7
 8012e62:	bd80      	pop	{r7, pc}

08012e64 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 8012e64:	b480      	push	{r7}
 8012e66:	b083      	sub	sp, #12
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	781b      	ldrb	r3, [r3, #0]
 8012e70:	2b28      	cmp	r3, #40	; 0x28
 8012e72:	d101      	bne.n	8012e78 <DS18B20_Is+0x14>
		return 1;
 8012e74:	2301      	movs	r3, #1
 8012e76:	e000      	b.n	8012e7a <DS18B20_Is+0x16>

	return 0;
 8012e78:	2300      	movs	r3, #0
}
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	370c      	adds	r7, #12
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e84:	4770      	bx	lr

08012e86 <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 8012e86:	b580      	push	{r7, lr}
 8012e88:	b084      	sub	sp, #16
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
 8012e8e:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 8012e90:	6838      	ldr	r0, [r7, #0]
 8012e92:	f7ff ffe7 	bl	8012e64 <DS18B20_Is>
 8012e96:	4603      	mov	r3, r0
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d101      	bne.n	8012ea0 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	e049      	b.n	8012f34 <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 8012ea0:	6878      	ldr	r0, [r7, #4]
 8012ea2:	f002 f967 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012ea6:	6839      	ldr	r1, [r7, #0]
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	f002 fb1e 	bl	80154ea <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8012eae:	21be      	movs	r1, #190	; 0xbe
 8012eb0:	6878      	ldr	r0, [r7, #4]
 8012eb2:	f002 f9e5 	bl	8015280 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8012eb6:	6878      	ldr	r0, [r7, #4]
 8012eb8:	f002 fa00 	bl	80152bc <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f002 f9fd 	bl	80152bc <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8012ec2:	6878      	ldr	r0, [r7, #4]
 8012ec4:	f002 f9fa 	bl	80152bc <OneWire_ReadByte>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8012ecc:	6878      	ldr	r0, [r7, #4]
 8012ece:	f002 f9f5 	bl	80152bc <OneWire_ReadByte>
 8012ed2:	4603      	mov	r3, r0
 8012ed4:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8012ed6:	6878      	ldr	r0, [r7, #4]
 8012ed8:	f002 f9f0 	bl	80152bc <OneWire_ReadByte>
 8012edc:	4603      	mov	r3, r0
 8012ede:	737b      	strb	r3, [r7, #13]

	th = 125;
 8012ee0:	237d      	movs	r3, #125	; 0x7d
 8012ee2:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8012ee4:	23c9      	movs	r3, #201	; 0xc9
 8012ee6:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f002 f943 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012eee:	6839      	ldr	r1, [r7, #0]
 8012ef0:	6878      	ldr	r0, [r7, #4]
 8012ef2:	f002 fafa 	bl	80154ea <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8012ef6:	214e      	movs	r1, #78	; 0x4e
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f002 f9c1 	bl	8015280 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8012efe:	7bfb      	ldrb	r3, [r7, #15]
 8012f00:	4619      	mov	r1, r3
 8012f02:	6878      	ldr	r0, [r7, #4]
 8012f04:	f002 f9bc 	bl	8015280 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8012f08:	7bbb      	ldrb	r3, [r7, #14]
 8012f0a:	4619      	mov	r1, r3
 8012f0c:	6878      	ldr	r0, [r7, #4]
 8012f0e:	f002 f9b7 	bl	8015280 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8012f12:	7b7b      	ldrb	r3, [r7, #13]
 8012f14:	4619      	mov	r1, r3
 8012f16:	6878      	ldr	r0, [r7, #4]
 8012f18:	f002 f9b2 	bl	8015280 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8012f1c:	6878      	ldr	r0, [r7, #4]
 8012f1e:	f002 f929 	bl	8015174 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012f22:	6839      	ldr	r1, [r7, #0]
 8012f24:	6878      	ldr	r0, [r7, #4]
 8012f26:	f002 fae0 	bl	80154ea <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8012f2a:	2148      	movs	r1, #72	; 0x48
 8012f2c:	6878      	ldr	r0, [r7, #4]
 8012f2e:	f002 f9a7 	bl	8015280 <OneWire_WriteByte>

	return 1;
 8012f32:	2301      	movs	r3, #1
}
 8012f34:	4618      	mov	r0, r3
 8012f36:	3710      	adds	r7, #16
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	bd80      	pop	{r7, pc}

08012f3c <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8012f3c:	b580      	push	{r7, lr}
 8012f3e:	b082      	sub	sp, #8
 8012f40:	af00      	add	r7, sp, #0
 8012f42:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 8012f44:	6878      	ldr	r0, [r7, #4]
 8012f46:	f002 f971 	bl	801522c <OneWire_ReadBit>
 8012f4a:	4603      	mov	r3, r0
}
 8012f4c:	4618      	mov	r0, r3
 8012f4e:	3708      	adds	r7, #8
 8012f50:	46bd      	mov	sp, r7
 8012f52:	bd80      	pop	{r7, pc}

08012f54 <cliDS18B20>:

#ifdef _USE_HW_CLI
void cliDS18B20(cli_args_t *args)
{
 8012f54:	b580      	push	{r7, lr}
 8012f56:	b084      	sub	sp, #16
 8012f58:	af00      	add	r7, sp, #0
 8012f5a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8012f5c:	2300      	movs	r3, #0
 8012f5e:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	881b      	ldrh	r3, [r3, #0]
 8012f64:	2b01      	cmp	r3, #1
 8012f66:	d11b      	bne.n	8012fa0 <cliDS18B20+0x4c>
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	695b      	ldr	r3, [r3, #20]
 8012f6c:	4913      	ldr	r1, [pc, #76]	; (8012fbc <cliDS18B20+0x68>)
 8012f6e:	2000      	movs	r0, #0
 8012f70:	4798      	blx	r3
 8012f72:	4603      	mov	r3, r0
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d013      	beq.n	8012fa0 <cliDS18B20+0x4c>
  {

	  while(cliKeepLoop())
 8012f78:	e00b      	b.n	8012f92 <cliDS18B20+0x3e>
	  {
		  Ds18b20_ManualConvert();
 8012f7a:	f7ff fd49 	bl	8012a10 <Ds18b20_ManualConvert>
		  cliPrintf("DS18B20_Data : %0.1f\n", ds18b20[0].Temperature);
 8012f7e:	4b10      	ldr	r3, [pc, #64]	; (8012fc0 <cliDS18B20+0x6c>)
 8012f80:	689b      	ldr	r3, [r3, #8]
 8012f82:	4618      	mov	r0, r3
 8012f84:	f7fd fe48 	bl	8010c18 <__aeabi_f2d>
 8012f88:	4602      	mov	r2, r0
 8012f8a:	460b      	mov	r3, r1
 8012f8c:	480d      	ldr	r0, [pc, #52]	; (8012fc4 <cliDS18B20+0x70>)
 8012f8e:	f7ff fa83 	bl	8012498 <cliPrintf>
	  while(cliKeepLoop())
 8012f92:	f7ff fb7b 	bl	801268c <cliKeepLoop>
 8012f96:	4603      	mov	r3, r0
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d1ee      	bne.n	8012f7a <cliDS18B20+0x26>
	  }
    ret = true;
 8012f9c:	2301      	movs	r3, #1
 8012f9e:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 8012fa0:	7bfb      	ldrb	r3, [r7, #15]
 8012fa2:	f083 0301 	eor.w	r3, r3, #1
 8012fa6:	b2db      	uxtb	r3, r3
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d002      	beq.n	8012fb2 <cliDS18B20+0x5e>
  {
    cliPrintf("DS18B20 test\n");
 8012fac:	4806      	ldr	r0, [pc, #24]	; (8012fc8 <cliDS18B20+0x74>)
 8012fae:	f7ff fa73 	bl	8012498 <cliPrintf>
  }
}
 8012fb2:	bf00      	nop
 8012fb4:	3710      	adds	r7, #16
 8012fb6:	46bd      	mov	sp, r7
 8012fb8:	bd80      	pop	{r7, pc}
 8012fba:	bf00      	nop
 8012fbc:	08028960 	.word	0x08028960
 8012fc0:	20000768 	.word	0x20000768
 8012fc4:	08028968 	.word	0x08028968
 8012fc8:	08028980 	.word	0x08028980

08012fcc <fatfsInit>:
#ifdef _USE_HW_CLI
static void cliFatfs(cli_args_t *args);
#endif

bool fatfsInit(void)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b082      	sub	sp, #8
 8012fd0:	af00      	add	r7, sp, #0
  bool ret = true;
 8012fd2:	2301      	movs	r3, #1
 8012fd4:	71fb      	strb	r3, [r7, #7]


  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8012fd6:	490d      	ldr	r1, [pc, #52]	; (801300c <fatfsInit+0x40>)
 8012fd8:	480d      	ldr	r0, [pc, #52]	; (8013010 <fatfsInit+0x44>)
 8012fda:	f009 faed 	bl	801c5b8 <FATFS_LinkDriver>
 8012fde:	4603      	mov	r3, r0
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d10a      	bne.n	8012ffa <fatfsInit+0x2e>
  {
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) == FR_OK)
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	4909      	ldr	r1, [pc, #36]	; (801300c <fatfsInit+0x40>)
 8012fe8:	480a      	ldr	r0, [pc, #40]	; (8013014 <fatfsInit+0x48>)
 8012fea:	f007 fedf 	bl	801adac <f_mount>
 8012fee:	4603      	mov	r3, r0
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d102      	bne.n	8012ffa <fatfsInit+0x2e>
    {
      is_init = true;
 8012ff4:	4b08      	ldr	r3, [pc, #32]	; (8013018 <fatfsInit+0x4c>)
 8012ff6:	2201      	movs	r2, #1
 8012ff8:	701a      	strb	r2, [r3, #0]
    }
  }

#ifdef _USE_HW_CLI
  cliAdd("fatfs", cliFatfs);
 8012ffa:	4908      	ldr	r1, [pc, #32]	; (801301c <fatfsInit+0x50>)
 8012ffc:	4808      	ldr	r0, [pc, #32]	; (8013020 <fatfsInit+0x54>)
 8012ffe:	f7ff fb5b 	bl	80126b8 <cliAdd>
#endif

  return ret;
 8013002:	79fb      	ldrb	r3, [r7, #7]
}
 8013004:	4618      	mov	r0, r3
 8013006:	3708      	adds	r7, #8
 8013008:	46bd      	mov	sp, r7
 801300a:	bd80      	pop	{r7, pc}
 801300c:	200009d0 	.word	0x200009d0
 8013010:	08028f50 	.word	0x08028f50
 8013014:	2000079c 	.word	0x2000079c
 8013018:	20000798 	.word	0x20000798
 801301c:	080130f9 	.word	0x080130f9
 8013020:	08028990 	.word	0x08028990

08013024 <fatfsDir>:


#ifdef _USE_HW_CLI

FRESULT fatfsDir(char* path)
{
 8013024:	b580      	push	{r7, lr}
 8013026:	b0d6      	sub	sp, #344	; 0x158
 8013028:	af00      	add	r7, sp, #0
 801302a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801302e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8013032:	6018      	str	r0, [r3, #0]
  FRESULT res;
  DIR dir;
  FILINFO fno;


  res = f_opendir(&dir, path);                       /* Open the directory */
 8013034:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8013038:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 801303c:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8013040:	6819      	ldr	r1, [r3, #0]
 8013042:	4610      	mov	r0, r2
 8013044:	f008 fe2b 	bl	801bc9e <f_opendir>
 8013048:	4603      	mov	r3, r0
 801304a:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  if (res == FR_OK)
 801304e:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8013052:	2b00      	cmp	r3, #0
 8013054:	d144      	bne.n	80130e0 <fatfsDir+0xbc>
  {
    for (;;)
    {
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8013056:	f107 0208 	add.w	r2, r7, #8
 801305a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801305e:	4611      	mov	r1, r2
 8013060:	4618      	mov	r0, r3
 8013062:	f008 fec5 	bl	801bdf0 <f_readdir>
 8013066:	4603      	mov	r3, r0
 8013068:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 801306c:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8013070:	2b00      	cmp	r3, #0
 8013072:	d130      	bne.n	80130d6 <fatfsDir+0xb2>
 8013074:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8013078:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801307c:	7d9b      	ldrb	r3, [r3, #22]
 801307e:	2b00      	cmp	r3, #0
 8013080:	d029      	beq.n	80130d6 <fatfsDir+0xb2>
      if (fno.fattrib & AM_DIR)
 8013082:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8013086:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801308a:	7a1b      	ldrb	r3, [r3, #8]
 801308c:	f003 0310 	and.w	r3, r3, #16
 8013090:	2b00      	cmp	r3, #0
 8013092:	d00c      	beq.n	80130ae <fatfsDir+0x8a>
      {                    /* It is a directory */
        cliPrintf(" %s/%s \n", path, fno.fname);
 8013094:	f107 0308 	add.w	r3, r7, #8
 8013098:	f103 0216 	add.w	r2, r3, #22
 801309c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80130a0:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80130a4:	6819      	ldr	r1, [r3, #0]
 80130a6:	4812      	ldr	r0, [pc, #72]	; (80130f0 <fatfsDir+0xcc>)
 80130a8:	f7ff f9f6 	bl	8012498 <cliPrintf>
 80130ac:	e7d3      	b.n	8013056 <fatfsDir+0x32>
      }
      else
      {                                       /* It is a file. */
        cliPrintf(" %s/%32s \t%d bytes\n", path, fno.fname, (int)fno.fsize);
 80130ae:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80130b2:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	4618      	mov	r0, r3
 80130ba:	f107 0308 	add.w	r3, r7, #8
 80130be:	f103 0216 	add.w	r2, r3, #22
 80130c2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80130c6:	f5a3 71aa 	sub.w	r1, r3, #340	; 0x154
 80130ca:	4603      	mov	r3, r0
 80130cc:	6809      	ldr	r1, [r1, #0]
 80130ce:	4809      	ldr	r0, [pc, #36]	; (80130f4 <fatfsDir+0xd0>)
 80130d0:	f7ff f9e2 	bl	8012498 <cliPrintf>
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80130d4:	e7bf      	b.n	8013056 <fatfsDir+0x32>
      }
    }
    f_closedir(&dir);
 80130d6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80130da:	4618      	mov	r0, r3
 80130dc:	f008 fe62 	bl	801bda4 <f_closedir>
  }

  return res;
 80130e0:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 80130e4:	4618      	mov	r0, r3
 80130e6:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 80130ea:	46bd      	mov	sp, r7
 80130ec:	bd80      	pop	{r7, pc}
 80130ee:	bf00      	nop
 80130f0:	08028998 	.word	0x08028998
 80130f4:	080289a4 	.word	0x080289a4

080130f8 <cliFatfs>:

void cliFatfs(cli_args_t *args)
{
 80130f8:	b580      	push	{r7, lr}
 80130fa:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 80130fe:	af00      	add	r7, sp, #0
 8013100:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8013104:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013108:	6018      	str	r0, [r3, #0]
  bool ret = false;
 801310a:	2300      	movs	r3, #0
 801310c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8013110:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8013114:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	881b      	ldrh	r3, [r3, #0]
 801311c:	2b01      	cmp	r3, #1
 801311e:	d14d      	bne.n	80131bc <cliFatfs+0xc4>
 8013120:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8013124:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	695b      	ldr	r3, [r3, #20]
 801312c:	4990      	ldr	r1, [pc, #576]	; (8013370 <cliFatfs+0x278>)
 801312e:	2000      	movs	r0, #0
 8013130:	4798      	blx	r3
 8013132:	4603      	mov	r3, r0
 8013134:	2b00      	cmp	r3, #0
 8013136:	d041      	beq.n	80131bc <cliFatfs+0xc4>
  {
    cliPrintf("fatfs init \t: %d\n", is_init);
 8013138:	4b8e      	ldr	r3, [pc, #568]	; (8013374 <cliFatfs+0x27c>)
 801313a:	781b      	ldrb	r3, [r3, #0]
 801313c:	4619      	mov	r1, r3
 801313e:	488e      	ldr	r0, [pc, #568]	; (8013378 <cliFatfs+0x280>)
 8013140:	f7ff f9aa 	bl	8012498 <cliPrintf>

    if (is_init == true)
 8013144:	4b8b      	ldr	r3, [pc, #556]	; (8013374 <cliFatfs+0x27c>)
 8013146:	781b      	ldrb	r3, [r3, #0]
 8013148:	2b00      	cmp	r3, #0
 801314a:	d034      	beq.n	80131b6 <cliFatfs+0xbe>
      FATFS *fs;
       DWORD fre_clust, fre_sect, tot_sect;
       FRESULT res;

       /* Get volume information and free clusters of drive 1 */
       res = f_getfree("", &fre_clust, &fs);
 801314c:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8013150:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8013154:	4619      	mov	r1, r3
 8013156:	4889      	ldr	r0, [pc, #548]	; (801337c <cliFatfs+0x284>)
 8013158:	f008 fe97 	bl	801be8a <f_getfree>
 801315c:	4603      	mov	r3, r0
 801315e:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
       if (res == FR_OK)
 8013162:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8013166:	2b00      	cmp	r3, #0
 8013168:	d11f      	bne.n	80131aa <cliFatfs+0xb2>
       {
         /* Get total sectors and free sectors */
         tot_sect = (fs->n_fatent - 2) * fs->csize;
 801316a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801316e:	699b      	ldr	r3, [r3, #24]
 8013170:	3b02      	subs	r3, #2
 8013172:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8013176:	8952      	ldrh	r2, [r2, #10]
 8013178:	fb02 f303 	mul.w	r3, r2, r3
 801317c:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
         fre_sect = fre_clust * fs->csize;
 8013180:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8013184:	895b      	ldrh	r3, [r3, #10]
 8013186:	461a      	mov	r2, r3
 8013188:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 801318c:	fb02 f303 	mul.w	r3, r2, r3
 8013190:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

         /* Print the free space (assuming 512 bytes/sector) */
         cliPrintf("%10lu KiB total drive space.\n%10lu KiB available.\n", tot_sect / 2, fre_sect / 2);
 8013194:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8013198:	0859      	lsrs	r1, r3, #1
 801319a:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 801319e:	085b      	lsrs	r3, r3, #1
 80131a0:	461a      	mov	r2, r3
 80131a2:	4877      	ldr	r0, [pc, #476]	; (8013380 <cliFatfs+0x288>)
 80131a4:	f7ff f978 	bl	8012498 <cliPrintf>
 80131a8:	e005      	b.n	80131b6 <cliFatfs+0xbe>
       }
       else
       {
         cliPrintf(" err : %d\n", res);
 80131aa:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80131ae:	4619      	mov	r1, r3
 80131b0:	4874      	ldr	r0, [pc, #464]	; (8013384 <cliFatfs+0x28c>)
 80131b2:	f7ff f971 	bl	8012498 <cliPrintf>
       }
    }

    ret = true;
 80131b6:	2301      	movs	r3, #1
 80131b8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "dir") == true)
 80131bc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80131c0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	881b      	ldrh	r3, [r3, #0]
 80131c8:	2b01      	cmp	r3, #1
 80131ca:	d11e      	bne.n	801320a <cliFatfs+0x112>
 80131cc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80131d0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	695b      	ldr	r3, [r3, #20]
 80131d8:	496b      	ldr	r1, [pc, #428]	; (8013388 <cliFatfs+0x290>)
 80131da:	2000      	movs	r0, #0
 80131dc:	4798      	blx	r3
 80131de:	4603      	mov	r3, r0
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d012      	beq.n	801320a <cliFatfs+0x112>
  {
    FRESULT res;

    res = fatfsDir("/");
 80131e4:	4869      	ldr	r0, [pc, #420]	; (801338c <cliFatfs+0x294>)
 80131e6:	f7ff ff1d 	bl	8013024 <fatfsDir>
 80131ea:	4603      	mov	r3, r0
 80131ec:	f887 3253 	strb.w	r3, [r7, #595]	; 0x253
    if (res != FR_OK)
 80131f0:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d005      	beq.n	8013204 <cliFatfs+0x10c>
    {
      cliPrintf(" err : %d\n", res);
 80131f8:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 80131fc:	4619      	mov	r1, r3
 80131fe:	4861      	ldr	r0, [pc, #388]	; (8013384 <cliFatfs+0x28c>)
 8013200:	f7ff f94a 	bl	8012498 <cliPrintf>
    }

    ret = true;
 8013204:	2301      	movs	r3, #1
 8013206:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "test") == true)
 801320a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 801320e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	881b      	ldrh	r3, [r3, #0]
 8013216:	2b01      	cmp	r3, #1
 8013218:	f040 8095 	bne.w	8013346 <cliFatfs+0x24e>
 801321c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8013220:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	695b      	ldr	r3, [r3, #20]
 8013228:	4959      	ldr	r1, [pc, #356]	; (8013390 <cliFatfs+0x298>)
 801322a:	2000      	movs	r0, #0
 801322c:	4798      	blx	r3
 801322e:	4603      	mov	r3, r0
 8013230:	2b00      	cmp	r3, #0
 8013232:	f000 8088 	beq.w	8013346 <cliFatfs+0x24e>
  {
    FRESULT fp_ret;
    FIL log_file;
    uint32_t pre_time;

    pre_time = millis();
 8013236:	f7fe fc22 	bl	8011a7e <millis>
 801323a:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
    fp_ret = f_open(&log_file, "1.csv", FA_CREATE_ALWAYS | FA_WRITE | FA_READ);
 801323e:	f107 0308 	add.w	r3, r7, #8
 8013242:	220b      	movs	r2, #11
 8013244:	4953      	ldr	r1, [pc, #332]	; (8013394 <cliFatfs+0x29c>)
 8013246:	4618      	mov	r0, r3
 8013248:	f007 fdf6 	bl	801ae38 <f_open>
 801324c:	4603      	mov	r3, r0
 801324e:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
    if (fp_ret == FR_OK)
 8013252:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 8013256:	2b00      	cmp	r3, #0
 8013258:	d165      	bne.n	8013326 <cliFatfs+0x22e>
    {
      f_printf(&log_file, "test1, ");
 801325a:	f107 0308 	add.w	r3, r7, #8
 801325e:	494e      	ldr	r1, [pc, #312]	; (8013398 <cliFatfs+0x2a0>)
 8013260:	4618      	mov	r0, r3
 8013262:	f008 ff3f 	bl	801c0e4 <f_printf>
      f_printf(&log_file, "test2, ");
 8013266:	f107 0308 	add.w	r3, r7, #8
 801326a:	494c      	ldr	r1, [pc, #304]	; (801339c <cliFatfs+0x2a4>)
 801326c:	4618      	mov	r0, r3
 801326e:	f008 ff39 	bl	801c0e4 <f_printf>
      f_printf(&log_file, "test3, ");
 8013272:	f107 0308 	add.w	r3, r7, #8
 8013276:	494a      	ldr	r1, [pc, #296]	; (80133a0 <cliFatfs+0x2a8>)
 8013278:	4618      	mov	r0, r3
 801327a:	f008 ff33 	bl	801c0e4 <f_printf>
      f_printf(&log_file, ", ");
 801327e:	f107 0308 	add.w	r3, r7, #8
 8013282:	4948      	ldr	r1, [pc, #288]	; (80133a4 <cliFatfs+0x2ac>)
 8013284:	4618      	mov	r0, r3
 8013286:	f008 ff2d 	bl	801c0e4 <f_printf>
      f_printf(&log_file, "\n");
 801328a:	f107 0308 	add.w	r3, r7, #8
 801328e:	4946      	ldr	r1, [pc, #280]	; (80133a8 <cliFatfs+0x2b0>)
 8013290:	4618      	mov	r0, r3
 8013292:	f008 ff27 	bl	801c0e4 <f_printf>

      for (int i=0; i<8; i++)
 8013296:	2300      	movs	r3, #0
 8013298:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 801329c:	e00c      	b.n	80132b8 <cliFatfs+0x1c0>
      {
        f_printf(&log_file, "%d \n", i);
 801329e:	f107 0308 	add.w	r3, r7, #8
 80132a2:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 80132a6:	4941      	ldr	r1, [pc, #260]	; (80133ac <cliFatfs+0x2b4>)
 80132a8:	4618      	mov	r0, r3
 80132aa:	f008 ff1b 	bl	801c0e4 <f_printf>
      for (int i=0; i<8; i++)
 80132ae:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 80132b2:	3301      	adds	r3, #1
 80132b4:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 80132b8:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 80132bc:	2b07      	cmp	r3, #7
 80132be:	ddee      	ble.n	801329e <cliFatfs+0x1a6>
      }

      f_rewind(&log_file);
 80132c0:	f107 0308 	add.w	r3, r7, #8
 80132c4:	2100      	movs	r1, #0
 80132c6:	4618      	mov	r0, r3
 80132c8:	f008 fae0 	bl	801b88c <f_lseek>


      UINT len;
      uint8_t data;

      while(cliKeepLoop())
 80132cc:	e01c      	b.n	8013308 <cliFatfs+0x210>
      {
        len = 0;
 80132ce:	2300      	movs	r3, #0
 80132d0:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
        fp_ret = f_read (&log_file, &data, 1, &len);
 80132d4:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 80132d8:	f207 213b 	addw	r1, r7, #571	; 0x23b
 80132dc:	f107 0008 	add.w	r0, r7, #8
 80132e0:	2201      	movs	r2, #1
 80132e2:	f007 ff77 	bl	801b1d4 <f_read>
 80132e6:	4603      	mov	r3, r0
 80132e8:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

        if (fp_ret != FR_OK)
 80132ec:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d10f      	bne.n	8013314 <cliFatfs+0x21c>
        {
          break;
        }
        if (len == 0)
 80132f4:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d00d      	beq.n	8013318 <cliFatfs+0x220>
        {
          break;
        }

        cliPrintf("%c", data);
 80132fc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
 8013300:	4619      	mov	r1, r3
 8013302:	482b      	ldr	r0, [pc, #172]	; (80133b0 <cliFatfs+0x2b8>)
 8013304:	f7ff f8c8 	bl	8012498 <cliPrintf>
      while(cliKeepLoop())
 8013308:	f7ff f9c0 	bl	801268c <cliKeepLoop>
 801330c:	4603      	mov	r3, r0
 801330e:	2b00      	cmp	r3, #0
 8013310:	d1dd      	bne.n	80132ce <cliFatfs+0x1d6>
 8013312:	e002      	b.n	801331a <cliFatfs+0x222>
          break;
 8013314:	bf00      	nop
 8013316:	e000      	b.n	801331a <cliFatfs+0x222>
          break;
 8013318:	bf00      	nop
      }

      f_close(&log_file);
 801331a:	f107 0308 	add.w	r3, r7, #8
 801331e:	4618      	mov	r0, r3
 8013320:	f008 fa8a 	bl	801b838 <f_close>
 8013324:	e002      	b.n	801332c <cliFatfs+0x234>
    }
    else
    {
      cliPrintf("f_open fail\r\n");
 8013326:	4823      	ldr	r0, [pc, #140]	; (80133b4 <cliFatfs+0x2bc>)
 8013328:	f7ff f8b6 	bl	8012498 <cliPrintf>
    }
    cliPrintf("%d ms\r\n", millis()-pre_time);
 801332c:	f7fe fba7 	bl	8011a7e <millis>
 8013330:	4602      	mov	r2, r0
 8013332:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8013336:	1ad3      	subs	r3, r2, r3
 8013338:	4619      	mov	r1, r3
 801333a:	481f      	ldr	r0, [pc, #124]	; (80133b8 <cliFatfs+0x2c0>)
 801333c:	f7ff f8ac 	bl	8012498 <cliPrintf>

    ret = true;
 8013340:	2301      	movs	r3, #1
 8013342:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (ret != true)
 8013346:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 801334a:	f083 0301 	eor.w	r3, r3, #1
 801334e:	b2db      	uxtb	r3, r3
 8013350:	2b00      	cmp	r3, #0
 8013352:	d008      	beq.n	8013366 <cliFatfs+0x26e>
  {
    cliPrintf("fatfs info\n");
 8013354:	4819      	ldr	r0, [pc, #100]	; (80133bc <cliFatfs+0x2c4>)
 8013356:	f7ff f89f 	bl	8012498 <cliPrintf>
    cliPrintf("fatfs dir\n");
 801335a:	4819      	ldr	r0, [pc, #100]	; (80133c0 <cliFatfs+0x2c8>)
 801335c:	f7ff f89c 	bl	8012498 <cliPrintf>
    cliPrintf("fatfs test\n");
 8013360:	4818      	ldr	r0, [pc, #96]	; (80133c4 <cliFatfs+0x2cc>)
 8013362:	f7ff f899 	bl	8012498 <cliPrintf>
  }
}
 8013366:	bf00      	nop
 8013368:	f507 771a 	add.w	r7, r7, #616	; 0x268
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}
 8013370:	080289b8 	.word	0x080289b8
 8013374:	20000798 	.word	0x20000798
 8013378:	080289c0 	.word	0x080289c0
 801337c:	080289d4 	.word	0x080289d4
 8013380:	080289d8 	.word	0x080289d8
 8013384:	08028a0c 	.word	0x08028a0c
 8013388:	08028a18 	.word	0x08028a18
 801338c:	08028a1c 	.word	0x08028a1c
 8013390:	08028a20 	.word	0x08028a20
 8013394:	08028a28 	.word	0x08028a28
 8013398:	08028a30 	.word	0x08028a30
 801339c:	08028a38 	.word	0x08028a38
 80133a0:	08028a40 	.word	0x08028a40
 80133a4:	08028a48 	.word	0x08028a48
 80133a8:	08028a4c 	.word	0x08028a4c
 80133ac:	08028a50 	.word	0x08028a50
 80133b0:	08028a58 	.word	0x08028a58
 80133b4:	08028a5c 	.word	0x08028a5c
 80133b8:	08028a6c 	.word	0x08028a6c
 80133bc:	08028a74 	.word	0x08028a74
 80133c0:	08028a80 	.word	0x08028a80
 80133c4:	08028a8c 	.word	0x08028a8c

080133c8 <flashInit>:
static void cliFlash(cli_args_t *args);
#endif


bool flashInit(void)
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	af00      	add	r7, sp, #0

#ifdef _USE_HW_CLI
  cliAdd("flash", cliFlash);
 80133cc:	4903      	ldr	r1, [pc, #12]	; (80133dc <flashInit+0x14>)
 80133ce:	4804      	ldr	r0, [pc, #16]	; (80133e0 <flashInit+0x18>)
 80133d0:	f7ff f972 	bl	80126b8 <cliAdd>
#endif

  return true;
 80133d4:	2301      	movs	r3, #1
}
 80133d6:	4618      	mov	r0, r3
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop
 80133dc:	080135a5 	.word	0x080135a5
 80133e0:	08028a98 	.word	0x08028a98

080133e4 <flashErase>:

bool flashErase(uint32_t addr, uint32_t length)
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	b08c      	sub	sp, #48	; 0x30
 80133e8:	af00      	add	r7, sp, #0
 80133ea:	6078      	str	r0, [r7, #4]
 80133ec:	6039      	str	r1, [r7, #0]
  bool ret = false;
 80133ee:	2300      	movs	r3, #0
 80133f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef init;
  uint32_t page_error;

  int16_t  start_sector_num = -1;
 80133f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80133f8:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint32_t sector_count = 0;
 80133fa:	2300      	movs	r3, #0
 80133fc:	62bb      	str	r3, [r7, #40]	; 0x28



  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80133fe:	2300      	movs	r3, #0
 8013400:	627b      	str	r3, [r7, #36]	; 0x24
 8013402:	e015      	b.n	8013430 <flashErase+0x4c>
  {
    if (flashInSector(i, addr, length) == true)
 8013404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013406:	b29b      	uxth	r3, r3
 8013408:	683a      	ldr	r2, [r7, #0]
 801340a:	6879      	ldr	r1, [r7, #4]
 801340c:	4618      	mov	r0, r3
 801340e:	f000 f871 	bl	80134f4 <flashInSector>
 8013412:	4603      	mov	r3, r0
 8013414:	2b00      	cmp	r3, #0
 8013416:	d008      	beq.n	801342a <flashErase+0x46>
    {
      if (start_sector_num < 0)
 8013418:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 801341c:	2b00      	cmp	r3, #0
 801341e:	da01      	bge.n	8013424 <flashErase+0x40>
      {
        start_sector_num = i;
 8013420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013422:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }
      sector_count++;
 8013424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013426:	3301      	adds	r3, #1
 8013428:	62bb      	str	r3, [r7, #40]	; 0x28
  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 801342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801342c:	3301      	adds	r3, #1
 801342e:	627b      	str	r3, [r7, #36]	; 0x24
 8013430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013432:	2b07      	cmp	r3, #7
 8013434:	dde6      	ble.n	8013404 <flashErase+0x20>
    }
  }


  if (sector_count > 0)
 8013436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013438:	2b00      	cmp	r3, #0
 801343a:	d020      	beq.n	801347e <flashErase+0x9a>
  {
    HAL_FLASH_Unlock();
 801343c:	f00a fd0c 	bl	801de58 <HAL_FLASH_Unlock>

    init.TypeErase   = FLASH_TYPEERASE_SECTORS;
 8013440:	2300      	movs	r3, #0
 8013442:	60fb      	str	r3, [r7, #12]
    init.Banks       = FLASH_BANK_1;
 8013444:	2301      	movs	r3, #1
 8013446:	613b      	str	r3, [r7, #16]
    init.Sector      = start_sector_num;
 8013448:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 801344c:	617b      	str	r3, [r7, #20]
    init.NbSectors   = sector_count;
 801344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013450:	61bb      	str	r3, [r7, #24]
    init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8013452:	2302      	movs	r3, #2
 8013454:	61fb      	str	r3, [r7, #28]

    status = HAL_FLASHEx_Erase(&init, &page_error);
 8013456:	f107 0208 	add.w	r2, r7, #8
 801345a:	f107 030c 	add.w	r3, r7, #12
 801345e:	4611      	mov	r1, r2
 8013460:	4618      	mov	r0, r3
 8013462:	f00a fe6b 	bl	801e13c <HAL_FLASHEx_Erase>
 8013466:	4603      	mov	r3, r0
 8013468:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (status == HAL_OK)
 801346c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013470:	2b00      	cmp	r3, #0
 8013472:	d102      	bne.n	801347a <flashErase+0x96>
    {
      ret = true;
 8013474:	2301      	movs	r3, #1
 8013476:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    HAL_FLASH_Lock();
 801347a:	f00a fd0f 	bl	801de9c <HAL_FLASH_Lock>
  }

  return ret;
 801347e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8013482:	4618      	mov	r0, r3
 8013484:	3730      	adds	r7, #48	; 0x30
 8013486:	46bd      	mov	sp, r7
 8013488:	bd80      	pop	{r7, pc}

0801348a <flashWrite>:

bool flashWrite(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 801348a:	b5b0      	push	{r4, r5, r7, lr}
 801348c:	b088      	sub	sp, #32
 801348e:	af00      	add	r7, sp, #0
 8013490:	60f8      	str	r0, [r7, #12]
 8013492:	60b9      	str	r1, [r7, #8]
 8013494:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8013496:	2301      	movs	r3, #1
 8013498:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status;


  HAL_FLASH_Unlock();
 801349a:	f00a fcdd 	bl	801de58 <HAL_FLASH_Unlock>

  for (int i=0; i<length; i+=1)
 801349e:	2300      	movs	r3, #0
 80134a0:	61bb      	str	r3, [r7, #24]
 80134a2:	e01b      	b.n	80134dc <flashWrite+0x52>
  {
    uint16_t data;

    data  = p_data[i+0] << 0;
 80134a4:	69bb      	ldr	r3, [r7, #24]
 80134a6:	68ba      	ldr	r2, [r7, #8]
 80134a8:	4413      	add	r3, r2
 80134aa:	781b      	ldrb	r3, [r3, #0]
 80134ac:	82fb      	strh	r3, [r7, #22]

    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + i, (uint64_t)data);
 80134ae:	69ba      	ldr	r2, [r7, #24]
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	18d1      	adds	r1, r2, r3
 80134b4:	8afb      	ldrh	r3, [r7, #22]
 80134b6:	2200      	movs	r2, #0
 80134b8:	461c      	mov	r4, r3
 80134ba:	4615      	mov	r5, r2
 80134bc:	4622      	mov	r2, r4
 80134be:	462b      	mov	r3, r5
 80134c0:	2000      	movs	r0, #0
 80134c2:	f00a fc75 	bl	801ddb0 <HAL_FLASH_Program>
 80134c6:	4603      	mov	r3, r0
 80134c8:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK)
 80134ca:	7d7b      	ldrb	r3, [r7, #21]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d002      	beq.n	80134d6 <flashWrite+0x4c>
    {
      ret = false;
 80134d0:	2300      	movs	r3, #0
 80134d2:	77fb      	strb	r3, [r7, #31]
      break;
 80134d4:	e006      	b.n	80134e4 <flashWrite+0x5a>
  for (int i=0; i<length; i+=1)
 80134d6:	69bb      	ldr	r3, [r7, #24]
 80134d8:	3301      	adds	r3, #1
 80134da:	61bb      	str	r3, [r7, #24]
 80134dc:	69bb      	ldr	r3, [r7, #24]
 80134de:	687a      	ldr	r2, [r7, #4]
 80134e0:	429a      	cmp	r2, r3
 80134e2:	d8df      	bhi.n	80134a4 <flashWrite+0x1a>
    }
  }

  HAL_FLASH_Lock();
 80134e4:	f00a fcda 	bl	801de9c <HAL_FLASH_Lock>

  return ret;
 80134e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80134ea:	4618      	mov	r0, r3
 80134ec:	3720      	adds	r7, #32
 80134ee:	46bd      	mov	sp, r7
 80134f0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080134f4 <flashInSector>:

  return ret;
}

bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length)
{
 80134f4:	b480      	push	{r7}
 80134f6:	b08b      	sub	sp, #44	; 0x2c
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	4603      	mov	r3, r0
 80134fc:	60b9      	str	r1, [r7, #8]
 80134fe:	607a      	str	r2, [r7, #4]
 8013500:	81fb      	strh	r3, [r7, #14]
  bool ret = false;
 8013502:	2300      	movs	r3, #0
 8013504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t sector_end;
  uint32_t flash_start;
  uint32_t flash_end;


  sector_start = flash_tbl[sector_num].addr;
 8013508:	89fb      	ldrh	r3, [r7, #14]
 801350a:	4a25      	ldr	r2, [pc, #148]	; (80135a0 <flashInSector+0xac>)
 801350c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8013510:	623b      	str	r3, [r7, #32]
  sector_end   = flash_tbl[sector_num].addr + flash_tbl[sector_num].length - 1;
 8013512:	89fb      	ldrh	r3, [r7, #14]
 8013514:	4a22      	ldr	r2, [pc, #136]	; (80135a0 <flashInSector+0xac>)
 8013516:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801351a:	89fb      	ldrh	r3, [r7, #14]
 801351c:	4920      	ldr	r1, [pc, #128]	; (80135a0 <flashInSector+0xac>)
 801351e:	00db      	lsls	r3, r3, #3
 8013520:	440b      	add	r3, r1
 8013522:	685b      	ldr	r3, [r3, #4]
 8013524:	4413      	add	r3, r2
 8013526:	3b01      	subs	r3, #1
 8013528:	61fb      	str	r3, [r7, #28]
  flash_start  = addr;
 801352a:	68bb      	ldr	r3, [r7, #8]
 801352c:	61bb      	str	r3, [r7, #24]
  flash_end    = addr + length - 1;
 801352e:	68ba      	ldr	r2, [r7, #8]
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	4413      	add	r3, r2
 8013534:	3b01      	subs	r3, #1
 8013536:	617b      	str	r3, [r7, #20]


  if (sector_start >= flash_start && sector_start <= flash_end)
 8013538:	6a3a      	ldr	r2, [r7, #32]
 801353a:	69bb      	ldr	r3, [r7, #24]
 801353c:	429a      	cmp	r2, r3
 801353e:	d306      	bcc.n	801354e <flashInSector+0x5a>
 8013540:	6a3a      	ldr	r2, [r7, #32]
 8013542:	697b      	ldr	r3, [r7, #20]
 8013544:	429a      	cmp	r2, r3
 8013546:	d802      	bhi.n	801354e <flashInSector+0x5a>
  {
    ret = true;
 8013548:	2301      	movs	r3, #1
 801354a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (sector_end >= flash_start && sector_end <= flash_end)
 801354e:	69fa      	ldr	r2, [r7, #28]
 8013550:	69bb      	ldr	r3, [r7, #24]
 8013552:	429a      	cmp	r2, r3
 8013554:	d306      	bcc.n	8013564 <flashInSector+0x70>
 8013556:	69fa      	ldr	r2, [r7, #28]
 8013558:	697b      	ldr	r3, [r7, #20]
 801355a:	429a      	cmp	r2, r3
 801355c:	d802      	bhi.n	8013564 <flashInSector+0x70>
  {
    ret = true;
 801355e:	2301      	movs	r3, #1
 8013560:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_start >= sector_start && flash_start <= sector_end)
 8013564:	69ba      	ldr	r2, [r7, #24]
 8013566:	6a3b      	ldr	r3, [r7, #32]
 8013568:	429a      	cmp	r2, r3
 801356a:	d306      	bcc.n	801357a <flashInSector+0x86>
 801356c:	69ba      	ldr	r2, [r7, #24]
 801356e:	69fb      	ldr	r3, [r7, #28]
 8013570:	429a      	cmp	r2, r3
 8013572:	d802      	bhi.n	801357a <flashInSector+0x86>
  {
    ret = true;
 8013574:	2301      	movs	r3, #1
 8013576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_end >= sector_start && flash_end <= sector_end)
 801357a:	697a      	ldr	r2, [r7, #20]
 801357c:	6a3b      	ldr	r3, [r7, #32]
 801357e:	429a      	cmp	r2, r3
 8013580:	d306      	bcc.n	8013590 <flashInSector+0x9c>
 8013582:	697a      	ldr	r2, [r7, #20]
 8013584:	69fb      	ldr	r3, [r7, #28]
 8013586:	429a      	cmp	r2, r3
 8013588:	d802      	bhi.n	8013590 <flashInSector+0x9c>
  {
    ret = true;
 801358a:	2301      	movs	r3, #1
 801358c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ret;
 8013590:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8013594:	4618      	mov	r0, r3
 8013596:	372c      	adds	r7, #44	; 0x2c
 8013598:	46bd      	mov	sp, r7
 801359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801359e:	4770      	bx	lr
 80135a0:	2000007c 	.word	0x2000007c

080135a4 <cliFlash>:



#ifdef _USE_HW_CLI
void cliFlash(cli_args_t *args)
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b08c      	sub	sp, #48	; 0x30
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80135ac:	2300      	movs	r3, #0
 80135ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f



  if (args->argc == 1 && args->isStr(0, "info") == true)
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	881b      	ldrh	r3, [r3, #0]
 80135b6:	2b01      	cmp	r3, #1
 80135b8:	d121      	bne.n	80135fe <cliFlash+0x5a>
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	695b      	ldr	r3, [r3, #20]
 80135be:	495c      	ldr	r1, [pc, #368]	; (8013730 <cliFlash+0x18c>)
 80135c0:	2000      	movs	r0, #0
 80135c2:	4798      	blx	r3
 80135c4:	4603      	mov	r3, r0
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d019      	beq.n	80135fe <cliFlash+0x5a>
  {
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80135ca:	2300      	movs	r3, #0
 80135cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80135ce:	e010      	b.n	80135f2 <cliFlash+0x4e>
    {
      cliPrintf("0x%X : %dKB\n", flash_tbl[i].addr, flash_tbl[i].length/1024);
 80135d0:	4a58      	ldr	r2, [pc, #352]	; (8013734 <cliFlash+0x190>)
 80135d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135d4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80135d8:	4a56      	ldr	r2, [pc, #344]	; (8013734 <cliFlash+0x190>)
 80135da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135dc:	00db      	lsls	r3, r3, #3
 80135de:	4413      	add	r3, r2
 80135e0:	685b      	ldr	r3, [r3, #4]
 80135e2:	0a9b      	lsrs	r3, r3, #10
 80135e4:	461a      	mov	r2, r3
 80135e6:	4854      	ldr	r0, [pc, #336]	; (8013738 <cliFlash+0x194>)
 80135e8:	f7fe ff56 	bl	8012498 <cliPrintf>
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80135ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135ee:	3301      	adds	r3, #1
 80135f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80135f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135f4:	2b07      	cmp	r3, #7
 80135f6:	ddeb      	ble.n	80135d0 <cliFlash+0x2c>
    }

    ret = true;
 80135f8:	2301      	movs	r3, #1
 80135fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "read") == true)
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	881b      	ldrh	r3, [r3, #0]
 8013602:	2b03      	cmp	r3, #3
 8013604:	d12b      	bne.n	801365e <cliFlash+0xba>
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	695b      	ldr	r3, [r3, #20]
 801360a:	494c      	ldr	r1, [pc, #304]	; (801373c <cliFlash+0x198>)
 801360c:	2000      	movs	r0, #0
 801360e:	4798      	blx	r3
 8013610:	4603      	mov	r3, r0
 8013612:	2b00      	cmp	r3, #0
 8013614:	d023      	beq.n	801365e <cliFlash+0xba>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	689b      	ldr	r3, [r3, #8]
 801361a:	2001      	movs	r0, #1
 801361c:	4798      	blx	r3
 801361e:	4603      	mov	r3, r0
 8013620:	623b      	str	r3, [r7, #32]
    length = (uint32_t)args->getData(2);
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	689b      	ldr	r3, [r3, #8]
 8013626:	2002      	movs	r0, #2
 8013628:	4798      	blx	r3
 801362a:	4603      	mov	r3, r0
 801362c:	61fb      	str	r3, [r7, #28]

    for (int i=0; i<length; i++)
 801362e:	2300      	movs	r3, #0
 8013630:	627b      	str	r3, [r7, #36]	; 0x24
 8013632:	e00d      	b.n	8013650 <cliFlash+0xac>
    {
      cliPrintf("0x%X : 0x%X\n", addr+i, *((uint8_t *)(addr+i)));
 8013634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013636:	6a3b      	ldr	r3, [r7, #32]
 8013638:	18d1      	adds	r1, r2, r3
 801363a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801363c:	6a3b      	ldr	r3, [r7, #32]
 801363e:	4413      	add	r3, r2
 8013640:	781b      	ldrb	r3, [r3, #0]
 8013642:	461a      	mov	r2, r3
 8013644:	483e      	ldr	r0, [pc, #248]	; (8013740 <cliFlash+0x19c>)
 8013646:	f7fe ff27 	bl	8012498 <cliPrintf>
    for (int i=0; i<length; i++)
 801364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801364c:	3301      	adds	r3, #1
 801364e:	627b      	str	r3, [r7, #36]	; 0x24
 8013650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013652:	69fa      	ldr	r2, [r7, #28]
 8013654:	429a      	cmp	r2, r3
 8013656:	d8ed      	bhi.n	8013634 <cliFlash+0x90>
    }

    ret = true;
 8013658:	2301      	movs	r3, #1
 801365a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "erase") == true)
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	881b      	ldrh	r3, [r3, #0]
 8013662:	2b03      	cmp	r3, #3
 8013664:	d121      	bne.n	80136aa <cliFlash+0x106>
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	695b      	ldr	r3, [r3, #20]
 801366a:	4936      	ldr	r1, [pc, #216]	; (8013744 <cliFlash+0x1a0>)
 801366c:	2000      	movs	r0, #0
 801366e:	4798      	blx	r3
 8013670:	4603      	mov	r3, r0
 8013672:	2b00      	cmp	r3, #0
 8013674:	d019      	beq.n	80136aa <cliFlash+0x106>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	689b      	ldr	r3, [r3, #8]
 801367a:	2001      	movs	r0, #1
 801367c:	4798      	blx	r3
 801367e:	4603      	mov	r3, r0
 8013680:	61bb      	str	r3, [r7, #24]
    length = (uint32_t)args->getData(2);
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	689b      	ldr	r3, [r3, #8]
 8013686:	2002      	movs	r0, #2
 8013688:	4798      	blx	r3
 801368a:	4603      	mov	r3, r0
 801368c:	617b      	str	r3, [r7, #20]

    if (flashErase(addr, length) == true)
 801368e:	6979      	ldr	r1, [r7, #20]
 8013690:	69b8      	ldr	r0, [r7, #24]
 8013692:	f7ff fea7 	bl	80133e4 <flashErase>
 8013696:	4603      	mov	r3, r0
 8013698:	2b00      	cmp	r3, #0
 801369a:	d003      	beq.n	80136a4 <cliFlash+0x100>
    {
      cliPrintf("Erase OK\n");
 801369c:	482a      	ldr	r0, [pc, #168]	; (8013748 <cliFlash+0x1a4>)
 801369e:	f7fe fefb 	bl	8012498 <cliPrintf>
 80136a2:	e002      	b.n	80136aa <cliFlash+0x106>
    }
    else
    {
      cliPrintf("Erase Fail\n");
 80136a4:	4829      	ldr	r0, [pc, #164]	; (801374c <cliFlash+0x1a8>)
 80136a6:	f7fe fef7 	bl	8012498 <cliPrintf>
    }
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	881b      	ldrh	r3, [r3, #0]
 80136ae:	2b03      	cmp	r3, #3
 80136b0:	d127      	bne.n	8013702 <cliFlash+0x15e>
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	695b      	ldr	r3, [r3, #20]
 80136b6:	4926      	ldr	r1, [pc, #152]	; (8013750 <cliFlash+0x1ac>)
 80136b8:	2000      	movs	r0, #0
 80136ba:	4798      	blx	r3
 80136bc:	4603      	mov	r3, r0
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d01f      	beq.n	8013702 <cliFlash+0x15e>
  {
    uint32_t addr;
    uint32_t data;

    addr   = (uint32_t)args->getData(1);
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	689b      	ldr	r3, [r3, #8]
 80136c6:	2001      	movs	r0, #1
 80136c8:	4798      	blx	r3
 80136ca:	4603      	mov	r3, r0
 80136cc:	613b      	str	r3, [r7, #16]
    data   = (uint32_t)args->getData(2);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	689b      	ldr	r3, [r3, #8]
 80136d2:	2002      	movs	r0, #2
 80136d4:	4798      	blx	r3
 80136d6:	4603      	mov	r3, r0
 80136d8:	60fb      	str	r3, [r7, #12]

    if (flashWrite(addr, (uint8_t *)&data, 4) == true)
 80136da:	f107 030c 	add.w	r3, r7, #12
 80136de:	2204      	movs	r2, #4
 80136e0:	4619      	mov	r1, r3
 80136e2:	6938      	ldr	r0, [r7, #16]
 80136e4:	f7ff fed1 	bl	801348a <flashWrite>
 80136e8:	4603      	mov	r3, r0
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d003      	beq.n	80136f6 <cliFlash+0x152>
    {
      cliPrintf("Write OK\n");
 80136ee:	4819      	ldr	r0, [pc, #100]	; (8013754 <cliFlash+0x1b0>)
 80136f0:	f7fe fed2 	bl	8012498 <cliPrintf>
 80136f4:	e002      	b.n	80136fc <cliFlash+0x158>
    }
    else
    {
      cliPrintf("Write Fail\n");
 80136f6:	4818      	ldr	r0, [pc, #96]	; (8013758 <cliFlash+0x1b4>)
 80136f8:	f7fe fece 	bl	8012498 <cliPrintf>
    }

    ret = true;
 80136fc:	2301      	movs	r3, #1
 80136fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (ret != true)
 8013702:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013706:	f083 0301 	eor.w	r3, r3, #1
 801370a:	b2db      	uxtb	r3, r3
 801370c:	2b00      	cmp	r3, #0
 801370e:	d00b      	beq.n	8013728 <cliFlash+0x184>
  {
    cliPrintf("flash info\n");
 8013710:	4812      	ldr	r0, [pc, #72]	; (801375c <cliFlash+0x1b8>)
 8013712:	f7fe fec1 	bl	8012498 <cliPrintf>
    cliPrintf("flash read  addr length\n");
 8013716:	4812      	ldr	r0, [pc, #72]	; (8013760 <cliFlash+0x1bc>)
 8013718:	f7fe febe 	bl	8012498 <cliPrintf>
    cliPrintf("flash erase addr length\n");
 801371c:	4811      	ldr	r0, [pc, #68]	; (8013764 <cliFlash+0x1c0>)
 801371e:	f7fe febb 	bl	8012498 <cliPrintf>
    cliPrintf("flash write addr data\n");
 8013722:	4811      	ldr	r0, [pc, #68]	; (8013768 <cliFlash+0x1c4>)
 8013724:	f7fe feb8 	bl	8012498 <cliPrintf>
  }
}
 8013728:	bf00      	nop
 801372a:	3730      	adds	r7, #48	; 0x30
 801372c:	46bd      	mov	sp, r7
 801372e:	bd80      	pop	{r7, pc}
 8013730:	08028aa0 	.word	0x08028aa0
 8013734:	2000007c 	.word	0x2000007c
 8013738:	08028aa8 	.word	0x08028aa8
 801373c:	08028ab8 	.word	0x08028ab8
 8013740:	08028ac0 	.word	0x08028ac0
 8013744:	08028ad0 	.word	0x08028ad0
 8013748:	08028ad8 	.word	0x08028ad8
 801374c:	08028ae4 	.word	0x08028ae4
 8013750:	08028af0 	.word	0x08028af0
 8013754:	08028af8 	.word	0x08028af8
 8013758:	08028b04 	.word	0x08028b04
 801375c:	08028b10 	.word	0x08028b10
 8013760:	08028b1c 	.word	0x08028b1c
 8013764:	08028b38 	.word	0x08028b38
 8013768:	08028b54 	.word	0x08028b54

0801376c <gpioInit>:
#endif



bool gpioInit(void)
{
 801376c:	b580      	push	{r7, lr}
 801376e:	b084      	sub	sp, #16
 8013770:	af00      	add	r7, sp, #0
  bool ret = true;
 8013772:	2301      	movs	r3, #1
 8013774:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8013776:	2300      	movs	r3, #0
 8013778:	607b      	str	r3, [r7, #4]
 801377a:	4b24      	ldr	r3, [pc, #144]	; (801380c <gpioInit+0xa0>)
 801377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801377e:	4a23      	ldr	r2, [pc, #140]	; (801380c <gpioInit+0xa0>)
 8013780:	f043 0301 	orr.w	r3, r3, #1
 8013784:	6313      	str	r3, [r2, #48]	; 0x30
 8013786:	4b21      	ldr	r3, [pc, #132]	; (801380c <gpioInit+0xa0>)
 8013788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801378a:	f003 0301 	and.w	r3, r3, #1
 801378e:	607b      	str	r3, [r7, #4]
 8013790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8013792:	2300      	movs	r3, #0
 8013794:	603b      	str	r3, [r7, #0]
 8013796:	4b1d      	ldr	r3, [pc, #116]	; (801380c <gpioInit+0xa0>)
 8013798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801379a:	4a1c      	ldr	r2, [pc, #112]	; (801380c <gpioInit+0xa0>)
 801379c:	f043 0302 	orr.w	r3, r3, #2
 80137a0:	6313      	str	r3, [r2, #48]	; 0x30
 80137a2:	4b1a      	ldr	r3, [pc, #104]	; (801380c <gpioInit+0xa0>)
 80137a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80137a6:	f003 0302 	and.w	r3, r3, #2
 80137aa:	603b      	str	r3, [r7, #0]
 80137ac:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 80137ae:	2300      	movs	r3, #0
 80137b0:	60fb      	str	r3, [r7, #12]
 80137b2:	e01e      	b.n	80137f2 <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	b2d8      	uxtb	r0, r3
 80137b8:	4915      	ldr	r1, [pc, #84]	; (8013810 <gpioInit+0xa4>)
 80137ba:	68fa      	ldr	r2, [r7, #12]
 80137bc:	4613      	mov	r3, r2
 80137be:	005b      	lsls	r3, r3, #1
 80137c0:	4413      	add	r3, r2
 80137c2:	009b      	lsls	r3, r3, #2
 80137c4:	440b      	add	r3, r1
 80137c6:	3308      	adds	r3, #8
 80137c8:	781b      	ldrb	r3, [r3, #0]
 80137ca:	4619      	mov	r1, r3
 80137cc:	f000 f826 	bl	801381c <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	b2d8      	uxtb	r0, r3
 80137d4:	490e      	ldr	r1, [pc, #56]	; (8013810 <gpioInit+0xa4>)
 80137d6:	68fa      	ldr	r2, [r7, #12]
 80137d8:	4613      	mov	r3, r2
 80137da:	005b      	lsls	r3, r3, #1
 80137dc:	4413      	add	r3, r2
 80137de:	009b      	lsls	r3, r3, #2
 80137e0:	440b      	add	r3, r1
 80137e2:	330b      	adds	r3, #11
 80137e4:	781b      	ldrb	r3, [r3, #0]
 80137e6:	4619      	mov	r1, r3
 80137e8:	f000 f88a 	bl	8013900 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	3301      	adds	r3, #1
 80137f0:	60fb      	str	r3, [r7, #12]
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	2b0c      	cmp	r3, #12
 80137f6:	dddd      	ble.n	80137b4 <gpioInit+0x48>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 80137f8:	4906      	ldr	r1, [pc, #24]	; (8013814 <gpioInit+0xa8>)
 80137fa:	4807      	ldr	r0, [pc, #28]	; (8013818 <gpioInit+0xac>)
 80137fc:	f7fe ff5c 	bl	80126b8 <cliAdd>
#endif

  return ret;
 8013800:	7afb      	ldrb	r3, [r7, #11]
}
 8013802:	4618      	mov	r0, r3
 8013804:	3710      	adds	r7, #16
 8013806:	46bd      	mov	sp, r7
 8013808:	bd80      	pop	{r7, pc}
 801380a:	bf00      	nop
 801380c:	40023800 	.word	0x40023800
 8013810:	08028e68 	.word	0x08028e68
 8013814:	08013a15 	.word	0x08013a15
 8013818:	08028b6c 	.word	0x08028b6c

0801381c <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 801381c:	b580      	push	{r7, lr}
 801381e:	b088      	sub	sp, #32
 8013820:	af00      	add	r7, sp, #0
 8013822:	4603      	mov	r3, r0
 8013824:	460a      	mov	r2, r1
 8013826:	71fb      	strb	r3, [r7, #7]
 8013828:	4613      	mov	r3, r2
 801382a:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 801382c:	2301      	movs	r3, #1
 801382e:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013830:	f107 0308 	add.w	r3, r7, #8
 8013834:	2200      	movs	r2, #0
 8013836:	601a      	str	r2, [r3, #0]
 8013838:	605a      	str	r2, [r3, #4]
 801383a:	609a      	str	r2, [r3, #8]
 801383c:	60da      	str	r2, [r3, #12]
 801383e:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 8013840:	79fb      	ldrb	r3, [r7, #7]
 8013842:	2b0c      	cmp	r3, #12
 8013844:	d901      	bls.n	801384a <gpioPinMode+0x2e>
  {
    return false;
 8013846:	2300      	movs	r3, #0
 8013848:	e054      	b.n	80138f4 <gpioPinMode+0xd8>
  }

  switch(mode)
 801384a:	79bb      	ldrb	r3, [r7, #6]
 801384c:	2b06      	cmp	r3, #6
 801384e:	d838      	bhi.n	80138c2 <gpioPinMode+0xa6>
 8013850:	a201      	add	r2, pc, #4	; (adr r2, 8013858 <gpioPinMode+0x3c>)
 8013852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013856:	bf00      	nop
 8013858:	08013875 	.word	0x08013875
 801385c:	0801387f 	.word	0x0801387f
 8013860:	08013889 	.word	0x08013889
 8013864:	08013893 	.word	0x08013893
 8013868:	0801389d 	.word	0x0801389d
 801386c:	080138a7 	.word	0x080138a7
 8013870:	080138b1 	.word	0x080138b1
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013874:	2300      	movs	r3, #0
 8013876:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013878:	2300      	movs	r3, #0
 801387a:	613b      	str	r3, [r7, #16]
      break;
 801387c:	e021      	b.n	80138c2 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801387e:	2300      	movs	r3, #0
 8013880:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8013882:	2301      	movs	r3, #1
 8013884:	613b      	str	r3, [r7, #16]
      break;
 8013886:	e01c      	b.n	80138c2 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013888:	2300      	movs	r3, #0
 801388a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 801388c:	2302      	movs	r3, #2
 801388e:	613b      	str	r3, [r7, #16]
      break;
 8013890:	e017      	b.n	80138c2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013892:	2301      	movs	r3, #1
 8013894:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013896:	2300      	movs	r3, #0
 8013898:	613b      	str	r3, [r7, #16]
      break;
 801389a:	e012      	b.n	80138c2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801389c:	2301      	movs	r3, #1
 801389e:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80138a0:	2301      	movs	r3, #1
 80138a2:	613b      	str	r3, [r7, #16]
      break;
 80138a4:	e00d      	b.n	80138c2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80138a6:	2301      	movs	r3, #1
 80138a8:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80138aa:	2302      	movs	r3, #2
 80138ac:	613b      	str	r3, [r7, #16]
      break;
 80138ae:	e008      	b.n	80138c2 <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80138b0:	2302      	movs	r3, #2
 80138b2:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80138b4:	2300      	movs	r3, #0
 80138b6:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80138b8:	2300      	movs	r3, #0
 80138ba:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80138bc:	2302      	movs	r3, #2
 80138be:	61bb      	str	r3, [r7, #24]
      break;
 80138c0:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 80138c2:	79fa      	ldrb	r2, [r7, #7]
 80138c4:	490d      	ldr	r1, [pc, #52]	; (80138fc <gpioPinMode+0xe0>)
 80138c6:	4613      	mov	r3, r2
 80138c8:	005b      	lsls	r3, r3, #1
 80138ca:	4413      	add	r3, r2
 80138cc:	009b      	lsls	r3, r3, #2
 80138ce:	440b      	add	r3, r1
 80138d0:	3304      	adds	r3, #4
 80138d2:	681b      	ldr	r3, [r3, #0]
 80138d4:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 80138d6:	79fa      	ldrb	r2, [r7, #7]
 80138d8:	4908      	ldr	r1, [pc, #32]	; (80138fc <gpioPinMode+0xe0>)
 80138da:	4613      	mov	r3, r2
 80138dc:	005b      	lsls	r3, r3, #1
 80138de:	4413      	add	r3, r2
 80138e0:	009b      	lsls	r3, r3, #2
 80138e2:	440b      	add	r3, r1
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	f107 0208 	add.w	r2, r7, #8
 80138ea:	4611      	mov	r1, r2
 80138ec:	4618      	mov	r0, r3
 80138ee:	f00a fd47 	bl	801e380 <HAL_GPIO_Init>

  return ret;
 80138f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80138f4:	4618      	mov	r0, r3
 80138f6:	3720      	adds	r7, #32
 80138f8:	46bd      	mov	sp, r7
 80138fa:	bd80      	pop	{r7, pc}
 80138fc:	08028e68 	.word	0x08028e68

08013900 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 8013900:	b590      	push	{r4, r7, lr}
 8013902:	b083      	sub	sp, #12
 8013904:	af00      	add	r7, sp, #0
 8013906:	4603      	mov	r3, r0
 8013908:	460a      	mov	r2, r1
 801390a:	71fb      	strb	r3, [r7, #7]
 801390c:	4613      	mov	r3, r2
 801390e:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 8013910:	79fb      	ldrb	r3, [r7, #7]
 8013912:	2b0c      	cmp	r3, #12
 8013914:	d840      	bhi.n	8013998 <gpioPinWrite+0x98>
  {
    return;
  }

  if (value)
 8013916:	79bb      	ldrb	r3, [r7, #6]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d01e      	beq.n	801395a <gpioPinWrite+0x5a>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 801391c:	79fa      	ldrb	r2, [r7, #7]
 801391e:	4920      	ldr	r1, [pc, #128]	; (80139a0 <gpioPinWrite+0xa0>)
 8013920:	4613      	mov	r3, r2
 8013922:	005b      	lsls	r3, r3, #1
 8013924:	4413      	add	r3, r2
 8013926:	009b      	lsls	r3, r3, #2
 8013928:	440b      	add	r3, r1
 801392a:	6818      	ldr	r0, [r3, #0]
 801392c:	79fa      	ldrb	r2, [r7, #7]
 801392e:	491c      	ldr	r1, [pc, #112]	; (80139a0 <gpioPinWrite+0xa0>)
 8013930:	4613      	mov	r3, r2
 8013932:	005b      	lsls	r3, r3, #1
 8013934:	4413      	add	r3, r2
 8013936:	009b      	lsls	r3, r3, #2
 8013938:	440b      	add	r3, r1
 801393a:	3304      	adds	r3, #4
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	b299      	uxth	r1, r3
 8013940:	79fa      	ldrb	r2, [r7, #7]
 8013942:	4c17      	ldr	r4, [pc, #92]	; (80139a0 <gpioPinWrite+0xa0>)
 8013944:	4613      	mov	r3, r2
 8013946:	005b      	lsls	r3, r3, #1
 8013948:	4413      	add	r3, r2
 801394a:	009b      	lsls	r3, r3, #2
 801394c:	4423      	add	r3, r4
 801394e:	3309      	adds	r3, #9
 8013950:	781b      	ldrb	r3, [r3, #0]
 8013952:	461a      	mov	r2, r3
 8013954:	f00a ff94 	bl	801e880 <HAL_GPIO_WritePin>
 8013958:	e01f      	b.n	801399a <gpioPinWrite+0x9a>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 801395a:	79fa      	ldrb	r2, [r7, #7]
 801395c:	4910      	ldr	r1, [pc, #64]	; (80139a0 <gpioPinWrite+0xa0>)
 801395e:	4613      	mov	r3, r2
 8013960:	005b      	lsls	r3, r3, #1
 8013962:	4413      	add	r3, r2
 8013964:	009b      	lsls	r3, r3, #2
 8013966:	440b      	add	r3, r1
 8013968:	6818      	ldr	r0, [r3, #0]
 801396a:	79fa      	ldrb	r2, [r7, #7]
 801396c:	490c      	ldr	r1, [pc, #48]	; (80139a0 <gpioPinWrite+0xa0>)
 801396e:	4613      	mov	r3, r2
 8013970:	005b      	lsls	r3, r3, #1
 8013972:	4413      	add	r3, r2
 8013974:	009b      	lsls	r3, r3, #2
 8013976:	440b      	add	r3, r1
 8013978:	3304      	adds	r3, #4
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	b299      	uxth	r1, r3
 801397e:	79fa      	ldrb	r2, [r7, #7]
 8013980:	4c07      	ldr	r4, [pc, #28]	; (80139a0 <gpioPinWrite+0xa0>)
 8013982:	4613      	mov	r3, r2
 8013984:	005b      	lsls	r3, r3, #1
 8013986:	4413      	add	r3, r2
 8013988:	009b      	lsls	r3, r3, #2
 801398a:	4423      	add	r3, r4
 801398c:	330a      	adds	r3, #10
 801398e:	781b      	ldrb	r3, [r3, #0]
 8013990:	461a      	mov	r2, r3
 8013992:	f00a ff75 	bl	801e880 <HAL_GPIO_WritePin>
 8013996:	e000      	b.n	801399a <gpioPinWrite+0x9a>
    return;
 8013998:	bf00      	nop
  }
}
 801399a:	370c      	adds	r7, #12
 801399c:	46bd      	mov	sp, r7
 801399e:	bd90      	pop	{r4, r7, pc}
 80139a0:	08028e68 	.word	0x08028e68

080139a4 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 80139a4:	b580      	push	{r7, lr}
 80139a6:	b084      	sub	sp, #16
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	4603      	mov	r3, r0
 80139ac:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80139ae:	2300      	movs	r3, #0
 80139b0:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 80139b2:	79fb      	ldrb	r3, [r7, #7]
 80139b4:	2b0c      	cmp	r3, #12
 80139b6:	d901      	bls.n	80139bc <gpioPinRead+0x18>
  {
    return false;
 80139b8:	2300      	movs	r3, #0
 80139ba:	e024      	b.n	8013a06 <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 80139bc:	79fa      	ldrb	r2, [r7, #7]
 80139be:	4914      	ldr	r1, [pc, #80]	; (8013a10 <gpioPinRead+0x6c>)
 80139c0:	4613      	mov	r3, r2
 80139c2:	005b      	lsls	r3, r3, #1
 80139c4:	4413      	add	r3, r2
 80139c6:	009b      	lsls	r3, r3, #2
 80139c8:	440b      	add	r3, r1
 80139ca:	6818      	ldr	r0, [r3, #0]
 80139cc:	79fa      	ldrb	r2, [r7, #7]
 80139ce:	4910      	ldr	r1, [pc, #64]	; (8013a10 <gpioPinRead+0x6c>)
 80139d0:	4613      	mov	r3, r2
 80139d2:	005b      	lsls	r3, r3, #1
 80139d4:	4413      	add	r3, r2
 80139d6:	009b      	lsls	r3, r3, #2
 80139d8:	440b      	add	r3, r1
 80139da:	3304      	adds	r3, #4
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	b29b      	uxth	r3, r3
 80139e0:	4619      	mov	r1, r3
 80139e2:	f00a ff35 	bl	801e850 <HAL_GPIO_ReadPin>
 80139e6:	4603      	mov	r3, r0
 80139e8:	4618      	mov	r0, r3
 80139ea:	79fa      	ldrb	r2, [r7, #7]
 80139ec:	4908      	ldr	r1, [pc, #32]	; (8013a10 <gpioPinRead+0x6c>)
 80139ee:	4613      	mov	r3, r2
 80139f0:	005b      	lsls	r3, r3, #1
 80139f2:	4413      	add	r3, r2
 80139f4:	009b      	lsls	r3, r3, #2
 80139f6:	440b      	add	r3, r1
 80139f8:	3309      	adds	r3, #9
 80139fa:	781b      	ldrb	r3, [r3, #0]
 80139fc:	4298      	cmp	r0, r3
 80139fe:	d101      	bne.n	8013a04 <gpioPinRead+0x60>
  {
    ret = true;
 8013a00:	2301      	movs	r3, #1
 8013a02:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8013a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a06:	4618      	mov	r0, r3
 8013a08:	3710      	adds	r7, #16
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	bd80      	pop	{r7, pc}
 8013a0e:	bf00      	nop
 8013a10:	08028e68 	.word	0x08028e68

08013a14 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8013a14:	b590      	push	{r4, r7, lr}
 8013a16:	b087      	sub	sp, #28
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8013a1c:	2300      	movs	r3, #0
 8013a1e:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	881b      	ldrh	r3, [r3, #0]
 8013a24:	2b01      	cmp	r3, #1
 8013a26:	d128      	bne.n	8013a7a <cliGpio+0x66>
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	695b      	ldr	r3, [r3, #20]
 8013a2c:	4947      	ldr	r1, [pc, #284]	; (8013b4c <cliGpio+0x138>)
 8013a2e:	2000      	movs	r0, #0
 8013a30:	4798      	blx	r3
 8013a32:	4603      	mov	r3, r0
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d020      	beq.n	8013a7a <cliGpio+0x66>
  {
    while(cliKeepLoop())
 8013a38:	e018      	b.n	8013a6c <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	613b      	str	r3, [r7, #16]
 8013a3e:	e00c      	b.n	8013a5a <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 8013a40:	693b      	ldr	r3, [r7, #16]
 8013a42:	b2db      	uxtb	r3, r3
 8013a44:	4618      	mov	r0, r3
 8013a46:	f7ff ffad 	bl	80139a4 <gpioPinRead>
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	4619      	mov	r1, r3
 8013a4e:	4840      	ldr	r0, [pc, #256]	; (8013b50 <cliGpio+0x13c>)
 8013a50:	f7fe fd22 	bl	8012498 <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 8013a54:	693b      	ldr	r3, [r7, #16]
 8013a56:	3301      	adds	r3, #1
 8013a58:	613b      	str	r3, [r7, #16]
 8013a5a:	693b      	ldr	r3, [r7, #16]
 8013a5c:	2b0c      	cmp	r3, #12
 8013a5e:	ddef      	ble.n	8013a40 <cliGpio+0x2c>
      }
      cliPrintf("\n");
 8013a60:	483c      	ldr	r0, [pc, #240]	; (8013b54 <cliGpio+0x140>)
 8013a62:	f7fe fd19 	bl	8012498 <cliPrintf>
      delay(100);
 8013a66:	2064      	movs	r0, #100	; 0x64
 8013a68:	f7fd fffe 	bl	8011a68 <delay>
    while(cliKeepLoop())
 8013a6c:	f7fe fe0e 	bl	801268c <cliKeepLoop>
 8013a70:	4603      	mov	r3, r0
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d1e1      	bne.n	8013a3a <cliGpio+0x26>
    }
    ret = true;
 8013a76:	2301      	movs	r3, #1
 8013a78:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	881b      	ldrh	r3, [r3, #0]
 8013a7e:	2b02      	cmp	r3, #2
 8013a80:	d123      	bne.n	8013aca <cliGpio+0xb6>
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	695b      	ldr	r3, [r3, #20]
 8013a86:	4934      	ldr	r1, [pc, #208]	; (8013b58 <cliGpio+0x144>)
 8013a88:	2000      	movs	r0, #0
 8013a8a:	4798      	blx	r3
 8013a8c:	4603      	mov	r3, r0
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d01b      	beq.n	8013aca <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	689b      	ldr	r3, [r3, #8]
 8013a96:	2001      	movs	r0, #1
 8013a98:	4798      	blx	r3
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 8013a9e:	e00d      	b.n	8013abc <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8013aa0:	7bfc      	ldrb	r4, [r7, #15]
 8013aa2:	7bfb      	ldrb	r3, [r7, #15]
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f7ff ff7d 	bl	80139a4 <gpioPinRead>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	461a      	mov	r2, r3
 8013aae:	4621      	mov	r1, r4
 8013ab0:	482a      	ldr	r0, [pc, #168]	; (8013b5c <cliGpio+0x148>)
 8013ab2:	f7fe fcf1 	bl	8012498 <cliPrintf>
      delay(100);
 8013ab6:	2064      	movs	r0, #100	; 0x64
 8013ab8:	f7fd ffd6 	bl	8011a68 <delay>
    while(cliKeepLoop())
 8013abc:	f7fe fde6 	bl	801268c <cliKeepLoop>
 8013ac0:	4603      	mov	r3, r0
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d1ec      	bne.n	8013aa0 <cliGpio+0x8c>
    }

    ret = true;
 8013ac6:	2301      	movs	r3, #1
 8013ac8:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	881b      	ldrh	r3, [r3, #0]
 8013ace:	2b03      	cmp	r3, #3
 8013ad0:	d126      	bne.n	8013b20 <cliGpio+0x10c>
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	695b      	ldr	r3, [r3, #20]
 8013ad6:	4922      	ldr	r1, [pc, #136]	; (8013b60 <cliGpio+0x14c>)
 8013ad8:	2000      	movs	r0, #0
 8013ada:	4798      	blx	r3
 8013adc:	4603      	mov	r3, r0
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d01e      	beq.n	8013b20 <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	689b      	ldr	r3, [r3, #8]
 8013ae6:	2001      	movs	r0, #1
 8013ae8:	4798      	blx	r3
 8013aea:	4603      	mov	r3, r0
 8013aec:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	689b      	ldr	r3, [r3, #8]
 8013af2:	2002      	movs	r0, #2
 8013af4:	4798      	blx	r3
 8013af6:	4603      	mov	r3, r0
 8013af8:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 8013afa:	7b7b      	ldrb	r3, [r7, #13]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	bf14      	ite	ne
 8013b00:	2301      	movne	r3, #1
 8013b02:	2300      	moveq	r3, #0
 8013b04:	b2da      	uxtb	r2, r3
 8013b06:	7bbb      	ldrb	r3, [r7, #14]
 8013b08:	4611      	mov	r1, r2
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	f7ff fef8 	bl	8013900 <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8013b10:	7bbb      	ldrb	r3, [r7, #14]
 8013b12:	7b7a      	ldrb	r2, [r7, #13]
 8013b14:	4619      	mov	r1, r3
 8013b16:	4813      	ldr	r0, [pc, #76]	; (8013b64 <cliGpio+0x150>)
 8013b18:	f7fe fcbe 	bl	8012498 <cliPrintf>
    ret = true;
 8013b1c:	2301      	movs	r3, #1
 8013b1e:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8013b20:	7dfb      	ldrb	r3, [r7, #23]
 8013b22:	f083 0301 	eor.w	r3, r3, #1
 8013b26:	b2db      	uxtb	r3, r3
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d00a      	beq.n	8013b42 <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 8013b2c:	480e      	ldr	r0, [pc, #56]	; (8013b68 <cliGpio+0x154>)
 8013b2e:	f7fe fcb3 	bl	8012498 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 8013b32:	210c      	movs	r1, #12
 8013b34:	480d      	ldr	r0, [pc, #52]	; (8013b6c <cliGpio+0x158>)
 8013b36:	f7fe fcaf 	bl	8012498 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 8013b3a:	210c      	movs	r1, #12
 8013b3c:	480c      	ldr	r0, [pc, #48]	; (8013b70 <cliGpio+0x15c>)
 8013b3e:	f7fe fcab 	bl	8012498 <cliPrintf>
  }
}
 8013b42:	bf00      	nop
 8013b44:	371c      	adds	r7, #28
 8013b46:	46bd      	mov	sp, r7
 8013b48:	bd90      	pop	{r4, r7, pc}
 8013b4a:	bf00      	nop
 8013b4c:	08028b74 	.word	0x08028b74
 8013b50:	08028b7c 	.word	0x08028b7c
 8013b54:	08028b80 	.word	0x08028b80
 8013b58:	08028b84 	.word	0x08028b84
 8013b5c:	08028b8c 	.word	0x08028b8c
 8013b60:	08028ba0 	.word	0x08028ba0
 8013b64:	08028ba8 	.word	0x08028ba8
 8013b68:	08028bbc 	.word	0x08028bbc
 8013b6c:	08028bc8 	.word	0x08028bc8
 8013b70:	08028bdc 	.word	0x08028bdc

08013b74 <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 8013b78:	f7fd ff81 	bl	8011a7e <millis>
 8013b7c:	4602      	mov	r2, r0
 8013b7e:	4b0d      	ldr	r3, [pc, #52]	; (8013bb4 <TransferDoneISR+0x40>)
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	1ad3      	subs	r3, r2, r3
 8013b84:	4a0c      	ldr	r2, [pc, #48]	; (8013bb8 <TransferDoneISR+0x44>)
 8013b86:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 8013b88:	f7fd ff79 	bl	8011a7e <millis>
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	4a09      	ldr	r2, [pc, #36]	; (8013bb4 <TransferDoneISR+0x40>)
 8013b90:	6013      	str	r3, [r2, #0]

  if (fps_time > 0)
 8013b92:	4b09      	ldr	r3, [pc, #36]	; (8013bb8 <TransferDoneISR+0x44>)
 8013b94:	681b      	ldr	r3, [r3, #0]
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d007      	beq.n	8013baa <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 8013b9a:	4b07      	ldr	r3, [pc, #28]	; (8013bb8 <TransferDoneISR+0x44>)
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8013ba6:	4a05      	ldr	r2, [pc, #20]	; (8013bbc <TransferDoneISR+0x48>)
 8013ba8:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 8013baa:	4b05      	ldr	r3, [pc, #20]	; (8013bc0 <TransferDoneISR+0x4c>)
 8013bac:	2200      	movs	r2, #0
 8013bae:	701a      	strb	r2, [r3, #0]
}
 8013bb0:	bf00      	nop
 8013bb2:	bd80      	pop	{r7, pc}
 8013bb4:	200009f4 	.word	0x200009f4
 8013bb8:	200009f8 	.word	0x200009f8
 8013bbc:	200009fc 	.word	0x200009fc
 8013bc0:	200009f2 	.word	0x200009f2

08013bc4 <lcdInit>:


bool lcdInit(void)
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b084      	sub	sp, #16
 8013bc8:	af02      	add	r7, sp, #8
  backlight_value = 100;
 8013bca:	4b27      	ldr	r3, [pc, #156]	; (8013c68 <lcdInit+0xa4>)
 8013bcc:	2264      	movs	r2, #100	; 0x64
 8013bce:	701a      	strb	r2, [r3, #0]


#ifdef _USE_HW_ST7735
  is_init = st7735Init();
 8013bd0:	f004 fade 	bl	8018190 <st7735Init>
 8013bd4:	4603      	mov	r3, r0
 8013bd6:	461a      	mov	r2, r3
 8013bd8:	4b24      	ldr	r3, [pc, #144]	; (8013c6c <lcdInit+0xa8>)
 8013bda:	701a      	strb	r2, [r3, #0]
  st7735InitDriver(&lcd);
 8013bdc:	4824      	ldr	r0, [pc, #144]	; (8013c70 <lcdInit+0xac>)
 8013bde:	f004 fae3 	bl	80181a8 <st7735InitDriver>
#ifdef _USE_HW_SSD1306
  is_init = ssd1306Init();
  ssd1306InitDriver(&lcd);
#endif

  lcd.setCallBack(TransferDoneISR);
 8013be2:	4b23      	ldr	r3, [pc, #140]	; (8013c70 <lcdInit+0xac>)
 8013be4:	695b      	ldr	r3, [r3, #20]
 8013be6:	4823      	ldr	r0, [pc, #140]	; (8013c74 <lcdInit+0xb0>)
 8013be8:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8013bea:	2300      	movs	r3, #0
 8013bec:	607b      	str	r3, [r7, #4]
 8013bee:	e007      	b.n	8013c00 <lcdInit+0x3c>
  {
    frame_buffer[0][i] = black;
 8013bf0:	4a21      	ldr	r2, [pc, #132]	; (8013c78 <lcdInit+0xb4>)
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	2100      	movs	r1, #0
 8013bf6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	3301      	adds	r3, #1
 8013bfe:	607b      	str	r3, [r7, #4]
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8013c06:	dbf3      	blt.n	8013bf0 <lcdInit+0x2c>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 8013c08:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8013c0c:	2100      	movs	r1, #0
 8013c0e:	481a      	ldr	r0, [pc, #104]	; (8013c78 <lcdInit+0xb4>)
 8013c10:	f010 faa8 	bl	8024164 <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 8013c14:	4b19      	ldr	r3, [pc, #100]	; (8013c7c <lcdInit+0xb8>)
 8013c16:	781b      	ldrb	r3, [r3, #0]
 8013c18:	461a      	mov	r2, r3
 8013c1a:	4613      	mov	r3, r2
 8013c1c:	009b      	lsls	r3, r3, #2
 8013c1e:	4413      	add	r3, r2
 8013c20:	035b      	lsls	r3, r3, #13
 8013c22:	4a15      	ldr	r2, [pc, #84]	; (8013c78 <lcdInit+0xb4>)
 8013c24:	4413      	add	r3, r2
 8013c26:	4a16      	ldr	r2, [pc, #88]	; (8013c80 <lcdInit+0xbc>)
 8013c28:	6013      	str	r3, [r2, #0]


  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 8013c2a:	2300      	movs	r3, #0
 8013c2c:	9300      	str	r3, [sp, #0]
 8013c2e:	2380      	movs	r3, #128	; 0x80
 8013c30:	22a0      	movs	r2, #160	; 0xa0
 8013c32:	2100      	movs	r1, #0
 8013c34:	2000      	movs	r0, #0
 8013c36:	f000 fbdb 	bl	80143f0 <lcdDrawFillRect>
  lcdUpdateDraw();
 8013c3a:	f000 fa9f 	bl	801417c <lcdUpdateDraw>

  lcdSetBackLight(100);
 8013c3e:	2064      	movs	r0, #100	; 0x64
 8013c40:	f000 f830 	bl	8013ca4 <lcdSetBackLight>


  if (is_init != true)
 8013c44:	4b09      	ldr	r3, [pc, #36]	; (8013c6c <lcdInit+0xa8>)
 8013c46:	781b      	ldrb	r3, [r3, #0]
 8013c48:	f083 0301 	eor.w	r3, r3, #1
 8013c4c:	b2db      	uxtb	r3, r3
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d001      	beq.n	8013c56 <lcdInit+0x92>
  {
    return false;
 8013c52:	2300      	movs	r3, #0
 8013c54:	e004      	b.n	8013c60 <lcdInit+0x9c>
  }

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
 8013c56:	490b      	ldr	r1, [pc, #44]	; (8013c84 <lcdInit+0xc0>)
 8013c58:	480b      	ldr	r0, [pc, #44]	; (8013c88 <lcdInit+0xc4>)
 8013c5a:	f7fe fd2d 	bl	80126b8 <cliAdd>
#endif

  return true;
 8013c5e:	2301      	movs	r3, #1
}
 8013c60:	4618      	mov	r0, r3
 8013c62:	3708      	adds	r7, #8
 8013c64:	46bd      	mov	sp, r7
 8013c66:	bd80      	pop	{r7, pc}
 8013c68:	200000bc 	.word	0x200000bc
 8013c6c:	200009f0 	.word	0x200009f0
 8013c70:	200009d4 	.word	0x200009d4
 8013c74:	08013b75 	.word	0x08013b75
 8013c78:	20000a40 	.word	0x20000a40
 8013c7c:	200009f1 	.word	0x200009f1
 8013c80:	20000a00 	.word	0x20000a00
 8013c84:	080148bd 	.word	0x080148bd
 8013c88:	08028f04 	.word	0x08028f04

08013c8c <lcdIsInit>:
{
  return draw_frame_time;
}

bool lcdIsInit(void)
{
 8013c8c:	b480      	push	{r7}
 8013c8e:	af00      	add	r7, sp, #0
  return is_init;
 8013c90:	4b03      	ldr	r3, [pc, #12]	; (8013ca0 <lcdIsInit+0x14>)
 8013c92:	781b      	ldrb	r3, [r3, #0]
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	46bd      	mov	sp, r7
 8013c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9c:	4770      	bx	lr
 8013c9e:	bf00      	nop
 8013ca0:	200009f0 	.word	0x200009f0

08013ca4 <lcdSetBackLight>:
{
  return backlight_value;
}

void lcdSetBackLight(uint8_t value)
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b082      	sub	sp, #8
 8013ca8:	af00      	add	r7, sp, #0
 8013caa:	4603      	mov	r3, r0
 8013cac:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 8013cae:	79fb      	ldrb	r3, [r7, #7]
 8013cb0:	2b64      	cmp	r3, #100	; 0x64
 8013cb2:	bf28      	it	cs
 8013cb4:	2364      	movcs	r3, #100	; 0x64
 8013cb6:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 8013cb8:	4b0c      	ldr	r3, [pc, #48]	; (8013cec <lcdSetBackLight+0x48>)
 8013cba:	781b      	ldrb	r3, [r3, #0]
 8013cbc:	79fa      	ldrb	r2, [r7, #7]
 8013cbe:	429a      	cmp	r2, r3
 8013cc0:	d002      	beq.n	8013cc8 <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 8013cc2:	4a0a      	ldr	r2, [pc, #40]	; (8013cec <lcdSetBackLight+0x48>)
 8013cc4:	79fb      	ldrb	r3, [r7, #7]
 8013cc6:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 8013cc8:	4b08      	ldr	r3, [pc, #32]	; (8013cec <lcdSetBackLight+0x48>)
 8013cca:	781b      	ldrb	r3, [r3, #0]
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d004      	beq.n	8013cda <lcdSetBackLight+0x36>
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_HIGH);
 8013cd0:	2101      	movs	r1, #1
 8013cd2:	2001      	movs	r0, #1
 8013cd4:	f7ff fe14 	bl	8013900 <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
  }
}
 8013cd8:	e003      	b.n	8013ce2 <lcdSetBackLight+0x3e>
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
 8013cda:	2100      	movs	r1, #0
 8013cdc:	2001      	movs	r0, #1
 8013cde:	f7ff fe0f 	bl	8013900 <gpioPinWrite>
}
 8013ce2:	bf00      	nop
 8013ce4:	3708      	adds	r7, #8
 8013ce6:	46bd      	mov	sp, r7
 8013ce8:	bd80      	pop	{r7, pc}
 8013cea:	bf00      	nop
 8013cec:	200000bc 	.word	0x200000bc

08013cf0 <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 8013cf0:	4b04      	ldr	r3, [pc, #16]	; (8013d04 <lcdDrawPixel+0x14>)
 8013cf2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8013cfc:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 8013d00:	4770      	bx	lr
 8013d02:	bf00      	nop
 8013d04:	20000a00 	.word	0x20000a00

08013d08 <lcdClearBuffer>:

  lcdUpdateDraw();
}

LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 8013d08:	b510      	push	{r4, lr}
 8013d0a:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 8013d0c:	f000 fa62 	bl	80141d4 <lcdGetFrameBuffer>
 8013d10:	f500 411f 	add.w	r1, r0, #40704	; 0x9f00

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 8013d14:	b2a2      	uxth	r2, r4
 8013d16:	1e83      	subs	r3, r0, #2
 8013d18:	31fe      	adds	r1, #254	; 0xfe
 8013d1a:	f823 2f02 	strh.w	r2, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 8013d1e:	428b      	cmp	r3, r1
 8013d20:	d1fb      	bne.n	8013d1a <lcdClearBuffer+0x12>
  }
}
 8013d22:	bd10      	pop	{r4, pc}

08013d24 <lcdDrawCircleHelper>:
    lcdDrawHLine(x0 - x, y0 - r, 2 * x+1, color);
  }
}

LCD_OPT_DEF void lcdDrawCircleHelper( int32_t x0, int32_t y0, int32_t r, uint8_t cornername, uint32_t color)
{
 8013d24:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8013d28:	4616      	mov	r6, r2
 8013d2a:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -2 * r;
  int32_t x     = 0;

  while (x < r)
 8013d2c:	2e00      	cmp	r6, #0
{
 8013d2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -2 * r;
 8013d30:	ebc6 7bc6 	rsb	fp, r6, r6, lsl #31
  while (x < r)
 8013d34:	f340 808d 	ble.w	8013e52 <lcdDrawCircleHelper+0x12e>
    x++;
    ddF_x += 2;
    f     += ddF_x;
    if (cornername & 0x4)
    {
      lcdDrawPixel(x0 + x, y0 + r, color);
 8013d38:	fa1f f981 	uxth.w	r9, r1
 8013d3c:	f003 0104 	and.w	r1, r3, #4
 8013d40:	9103      	str	r1, [sp, #12]
 8013d42:	f003 0102 	and.w	r1, r3, #2
 8013d46:	9101      	str	r1, [sp, #4]
 8013d48:	f003 0108 	and.w	r1, r3, #8
 8013d4c:	f003 0301 	and.w	r3, r3, #1
 8013d50:	f1c6 0401 	rsb	r4, r6, #1
 8013d54:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8013d58:	fa1f f880 	uxth.w	r8, r0
 8013d5c:	9102      	str	r1, [sp, #8]
 8013d5e:	9304      	str	r3, [sp, #16]
  int32_t x     = 0;
 8013d60:	2500      	movs	r5, #0
 8013d62:	e00a      	b.n	8013d7a <lcdDrawCircleHelper+0x56>
      lcdDrawPixel(x0 + r, y0 + x, color);
    }
    if (cornername & 0x2)
 8013d64:	9b01      	ldr	r3, [sp, #4]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d12c      	bne.n	8013dc4 <lcdDrawCircleHelper+0xa0>
    {
      lcdDrawPixel(x0 + x, y0 - r, color);
      lcdDrawPixel(x0 + r, y0 - x, color);
    }
    if (cornername & 0x8)
 8013d6a:	9b02      	ldr	r3, [sp, #8]
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d141      	bne.n	8013df4 <lcdDrawCircleHelper+0xd0>
    {
      lcdDrawPixel(x0 - r, y0 + x, color);
      lcdDrawPixel(x0 - x, y0 + r, color);
    }
    if (cornername & 0x1)
 8013d70:	9b04      	ldr	r3, [sp, #16]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d156      	bne.n	8013e24 <lcdDrawCircleHelper+0x100>
  while (x < r)
 8013d76:	42ae      	cmp	r6, r5
 8013d78:	dd6b      	ble.n	8013e52 <lcdDrawCircleHelper+0x12e>
    if (f >= 0)
 8013d7a:	2c00      	cmp	r4, #0
 8013d7c:	db03      	blt.n	8013d86 <lcdDrawCircleHelper+0x62>
      ddF_y += 2;
 8013d7e:	f10b 0b02 	add.w	fp, fp, #2
      r--;
 8013d82:	3e01      	subs	r6, #1
      f     += ddF_y;
 8013d84:	445c      	add	r4, fp
    x++;
 8013d86:	3501      	adds	r5, #1
    if (cornername & 0x4)
 8013d88:	9b03      	ldr	r3, [sp, #12]
    f     += ddF_x;
 8013d8a:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8013d8e:	3401      	adds	r4, #1
    if (cornername & 0x4)
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d0e7      	beq.n	8013d64 <lcdDrawCircleHelper+0x40>
      lcdDrawPixel(x0 + x, y0 + r, color);
 8013d94:	b2b3      	uxth	r3, r6
 8013d96:	fa1f fa85 	uxth.w	sl, r5
 8013d9a:	eb09 0103 	add.w	r1, r9, r3
 8013d9e:	eb08 000a 	add.w	r0, r8, sl
 8013da2:	b289      	uxth	r1, r1
 8013da4:	b280      	uxth	r0, r0
 8013da6:	9305      	str	r3, [sp, #20]
 8013da8:	f7ff ffa2 	bl	8013cf0 <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 + x, color);
 8013dac:	9b05      	ldr	r3, [sp, #20]
 8013dae:	eb09 010a 	add.w	r1, r9, sl
 8013db2:	eb08 0003 	add.w	r0, r8, r3
 8013db6:	b289      	uxth	r1, r1
 8013db8:	b280      	uxth	r0, r0
 8013dba:	f7ff ff99 	bl	8013cf0 <lcdDrawPixel>
    if (cornername & 0x2)
 8013dbe:	9b01      	ldr	r3, [sp, #4]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d0d2      	beq.n	8013d6a <lcdDrawCircleHelper+0x46>
      lcdDrawPixel(x0 + x, y0 - r, color);
 8013dc4:	b2b3      	uxth	r3, r6
 8013dc6:	fa1f fa85 	uxth.w	sl, r5
 8013dca:	eba9 0103 	sub.w	r1, r9, r3
 8013dce:	eb08 000a 	add.w	r0, r8, sl
 8013dd2:	b289      	uxth	r1, r1
 8013dd4:	b280      	uxth	r0, r0
 8013dd6:	9305      	str	r3, [sp, #20]
 8013dd8:	f7ff ff8a 	bl	8013cf0 <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 - x, color);
 8013ddc:	9b05      	ldr	r3, [sp, #20]
 8013dde:	eba9 010a 	sub.w	r1, r9, sl
 8013de2:	eb08 0003 	add.w	r0, r8, r3
 8013de6:	b289      	uxth	r1, r1
 8013de8:	b280      	uxth	r0, r0
 8013dea:	f7ff ff81 	bl	8013cf0 <lcdDrawPixel>
    if (cornername & 0x8)
 8013dee:	9b02      	ldr	r3, [sp, #8]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d0bd      	beq.n	8013d70 <lcdDrawCircleHelper+0x4c>
 8013df4:	b2ab      	uxth	r3, r5
      lcdDrawPixel(x0 - r, y0 + x, color);
 8013df6:	fa1f fa86 	uxth.w	sl, r6
 8013dfa:	eb09 0103 	add.w	r1, r9, r3
 8013dfe:	eba8 000a 	sub.w	r0, r8, sl
 8013e02:	b289      	uxth	r1, r1
 8013e04:	b280      	uxth	r0, r0
 8013e06:	9305      	str	r3, [sp, #20]
 8013e08:	f7ff ff72 	bl	8013cf0 <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 + r, color);
 8013e0c:	9b05      	ldr	r3, [sp, #20]
 8013e0e:	eb0a 0109 	add.w	r1, sl, r9
 8013e12:	eba8 0003 	sub.w	r0, r8, r3
 8013e16:	b289      	uxth	r1, r1
 8013e18:	b280      	uxth	r0, r0
 8013e1a:	f7ff ff69 	bl	8013cf0 <lcdDrawPixel>
    if (cornername & 0x1)
 8013e1e:	9b04      	ldr	r3, [sp, #16]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d0a8      	beq.n	8013d76 <lcdDrawCircleHelper+0x52>
 8013e24:	b2ab      	uxth	r3, r5
    {
      lcdDrawPixel(x0 - r, y0 - x, color);
 8013e26:	fa1f fa86 	uxth.w	sl, r6
 8013e2a:	eba9 0103 	sub.w	r1, r9, r3
 8013e2e:	eba8 000a 	sub.w	r0, r8, sl
 8013e32:	b289      	uxth	r1, r1
 8013e34:	b280      	uxth	r0, r0
 8013e36:	9305      	str	r3, [sp, #20]
 8013e38:	f7ff ff5a 	bl	8013cf0 <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 - r, color);
 8013e3c:	9b05      	ldr	r3, [sp, #20]
 8013e3e:	eba9 010a 	sub.w	r1, r9, sl
 8013e42:	eba8 0003 	sub.w	r0, r8, r3
 8013e46:	b289      	uxth	r1, r1
 8013e48:	b280      	uxth	r0, r0
 8013e4a:	f7ff ff51 	bl	8013cf0 <lcdDrawPixel>
  while (x < r)
 8013e4e:	42ae      	cmp	r6, r5
 8013e50:	dc93      	bgt.n	8013d7a <lcdDrawCircleHelper+0x56>
    }
  }
}
 8013e52:	b006      	add	sp, #24
 8013e54:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

08013e58 <lcdDrawRoundRect>:

LCD_OPT_DEF void lcdDrawRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8013e58:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8013e5c:	b08a      	sub	sp, #40	; 0x28
 8013e5e:	4694      	mov	ip, r2
 8013e60:	9e12      	ldr	r6, [sp, #72]	; 0x48
  // smarter version
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e62:	f8cd c00c 	str.w	ip, [sp, #12]
 8013e66:	fa1f f886 	uxth.w	r8, r6
 8013e6a:	ea4f 0248 	mov.w	r2, r8, lsl #1
{
 8013e6e:	460c      	mov	r4, r1
 8013e70:	b291      	uxth	r1, r2
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e72:	f8bd 200c 	ldrh.w	r2, [sp, #12]
{
 8013e76:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8013e7a:	4605      	mov	r5, r0
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e7c:	b280      	uxth	r0, r0
 8013e7e:	e9cd 2106 	strd	r2, r1, [sp, #24]
 8013e82:	9005      	str	r0, [sp, #20]
 8013e84:	1a52      	subs	r2, r2, r1
 8013e86:	4440      	add	r0, r8
{
 8013e88:	4699      	mov	r9, r3
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e8a:	b200      	sxth	r0, r0
 8013e8c:	fa1f f38a 	uxth.w	r3, sl
 8013e90:	b212      	sxth	r2, r2
 8013e92:	b221      	sxth	r1, r4
 8013e94:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013e98:	9004      	str	r0, [sp, #16]
 8013e9a:	f000 fa83 	bl	80143a4 <lcdDrawHLine>
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 8013e9e:	9804      	ldr	r0, [sp, #16]
 8013ea0:	f8cd 9010 	str.w	r9, [sp, #16]
 8013ea4:	f8bd 9010 	ldrh.w	r9, [sp, #16]
 8013ea8:	9a08      	ldr	r2, [sp, #32]
 8013eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013eac:	9308      	str	r3, [sp, #32]
 8013eae:	fa1f fb84 	uxth.w	fp, r4
 8013eb2:	f109 31ff 	add.w	r1, r9, #4294967295
 8013eb6:	4459      	add	r1, fp
 8013eb8:	b209      	sxth	r1, r1
 8013eba:	f000 fa73 	bl	80143a4 <lcdDrawHLine>
  lcdDrawVLine(x        , y + r    , h - r - r, color); // Left
 8013ebe:	9b07      	ldr	r3, [sp, #28]
 8013ec0:	eb08 010b 	add.w	r1, r8, fp
 8013ec4:	eba9 0203 	sub.w	r2, r9, r3
 8013ec8:	9b08      	ldr	r3, [sp, #32]
 8013eca:	b209      	sxth	r1, r1
 8013ecc:	b212      	sxth	r2, r2
 8013ece:	b228      	sxth	r0, r5
 8013ed0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013ed4:	9107      	str	r1, [sp, #28]
 8013ed6:	f000 fa3f 	bl	8014358 <lcdDrawVLine>
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8013eda:	9a06      	ldr	r2, [sp, #24]
 8013edc:	9b05      	ldr	r3, [sp, #20]
 8013ede:	9907      	ldr	r1, [sp, #28]
 8013ee0:	1e50      	subs	r0, r2, #1
 8013ee2:	4418      	add	r0, r3

  // draw four corners
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8013ee4:	eb05 0806 	add.w	r8, r5, r6
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8013ee8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013eec:	b200      	sxth	r0, r0
 8013eee:	f000 fa33 	bl	8014358 <lcdDrawVLine>
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8013ef2:	1931      	adds	r1, r6, r4
 8013ef4:	4632      	mov	r2, r6
 8013ef6:	4640      	mov	r0, r8
 8013ef8:	f8cd a000 	str.w	sl, [sp]
 8013efc:	2301      	movs	r3, #1
 8013efe:	9105      	str	r1, [sp, #20]
 8013f00:	f7ff ff10 	bl	8013d24 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + r        , r, 2, color);
 8013f04:	9803      	ldr	r0, [sp, #12]
 8013f06:	9905      	ldr	r1, [sp, #20]
 8013f08:	f8cd a000 	str.w	sl, [sp]
 8013f0c:	4428      	add	r0, r5
 8013f0e:	1b80      	subs	r0, r0, r6
 8013f10:	3801      	subs	r0, #1
 8013f12:	4632      	mov	r2, r6
 8013f14:	2302      	movs	r3, #2
 8013f16:	9003      	str	r0, [sp, #12]
 8013f18:	f7ff ff04 	bl	8013d24 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8013f1c:	9904      	ldr	r1, [sp, #16]
 8013f1e:	9803      	ldr	r0, [sp, #12]
 8013f20:	f8cd a000 	str.w	sl, [sp]
 8013f24:	4421      	add	r1, r4
 8013f26:	1b89      	subs	r1, r1, r6
 8013f28:	3901      	subs	r1, #1
 8013f2a:	4632      	mov	r2, r6
 8013f2c:	2304      	movs	r3, #4
 8013f2e:	9103      	str	r1, [sp, #12]
 8013f30:	f7ff fef8 	bl	8013d24 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8013f34:	9903      	ldr	r1, [sp, #12]
 8013f36:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 8013f3a:	2308      	movs	r3, #8
 8013f3c:	4632      	mov	r2, r6
 8013f3e:	4640      	mov	r0, r8
}
 8013f40:	b00a      	add	sp, #40	; 0x28
 8013f42:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8013f46:	f7ff beed 	b.w	8013d24 <lcdDrawCircleHelper>
 8013f4a:	bf00      	nop

08013f4c <lcdDrawFillCircleHelper>:

LCD_OPT_DEF void lcdDrawFillCircleHelper(int32_t x0, int32_t y0, int32_t r, uint8_t cornername, int32_t delta, uint32_t color)
{
 8013f4c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8013f50:	4690      	mov	r8, r2
 8013f52:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -r - r;
 8013f54:	f1c8 0a00 	rsb	sl, r8, #0
  int32_t y     = 0;

  delta++;

  while (y < r)
 8013f58:	f1b8 0f00 	cmp.w	r8, #0
{
 8013f5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -r - r;
 8013f5e:	ebaa 0a08 	sub.w	sl, sl, r8
  while (y < r)
 8013f62:	dd6f      	ble.n	8014044 <lcdDrawFillCircleHelper+0xf8>
 8013f64:	3201      	adds	r2, #1
 8013f66:	b292      	uxth	r2, r2
 8013f68:	1c95      	adds	r5, r2, #2
 8013f6a:	9204      	str	r2, [sp, #16]
 8013f6c:	f003 0201 	and.w	r2, r3, #1
 8013f70:	f003 0302 	and.w	r3, r3, #2
 8013f74:	9302      	str	r3, [sp, #8]
    ddF_x += 2;
    f     += ddF_x;

    if (cornername & 0x1)
    {
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8013f76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013f78:	9203      	str	r2, [sp, #12]
 8013f7a:	b280      	uxth	r0, r0
 8013f7c:	b289      	uxth	r1, r1
 8013f7e:	f1c8 0401 	rsb	r4, r8, #1
 8013f82:	9000      	str	r0, [sp, #0]
 8013f84:	9101      	str	r1, [sp, #4]
 8013f86:	b2ad      	uxth	r5, r5
  int32_t y     = 0;
 8013f88:	2600      	movs	r6, #0
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8013f8a:	b29b      	uxth	r3, r3
 8013f8c:	e006      	b.n	8013f9c <lcdDrawFillCircleHelper+0x50>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
    }
    if (cornername & 0x2)
 8013f8e:	9a02      	ldr	r2, [sp, #8]
 8013f90:	2a00      	cmp	r2, #0
 8013f92:	d133      	bne.n	8013ffc <lcdDrawFillCircleHelper+0xb0>
  while (y < r)
 8013f94:	3502      	adds	r5, #2
 8013f96:	45b0      	cmp	r8, r6
 8013f98:	b2ad      	uxth	r5, r5
 8013f9a:	dd53      	ble.n	8014044 <lcdDrawFillCircleHelper+0xf8>
    if (f >= 0)
 8013f9c:	2c00      	cmp	r4, #0
    y++;
 8013f9e:	f106 0601 	add.w	r6, r6, #1
    if (f >= 0)
 8013fa2:	db04      	blt.n	8013fae <lcdDrawFillCircleHelper+0x62>
      ddF_y += 2;
 8013fa4:	f10a 0a02 	add.w	sl, sl, #2
      r--;
 8013fa8:	f108 38ff 	add.w	r8, r8, #4294967295
      f     += ddF_y;
 8013fac:	4454      	add	r4, sl
    if (cornername & 0x1)
 8013fae:	9a03      	ldr	r2, [sp, #12]
    f     += ddF_x;
 8013fb0:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8013fb4:	3401      	adds	r4, #1
    if (cornername & 0x1)
 8013fb6:	2a00      	cmp	r2, #0
 8013fb8:	d0e9      	beq.n	8013f8e <lcdDrawFillCircleHelper+0x42>
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8013fba:	9a04      	ldr	r2, [sp, #16]
 8013fbc:	9901      	ldr	r1, [sp, #4]
 8013fbe:	9800      	ldr	r0, [sp, #0]
 8013fc0:	9305      	str	r3, [sp, #20]
 8013fc2:	fa1f f988 	uxth.w	r9, r8
 8013fc6:	fa1f fb86 	uxth.w	fp, r6
 8013fca:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8013fce:	4459      	add	r1, fp
 8013fd0:	eba0 0009 	sub.w	r0, r0, r9
 8013fd4:	b212      	sxth	r2, r2
 8013fd6:	b209      	sxth	r1, r1
 8013fd8:	b200      	sxth	r0, r0
 8013fda:	f000 f9e3 	bl	80143a4 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8013fde:	9901      	ldr	r1, [sp, #4]
 8013fe0:	9800      	ldr	r0, [sp, #0]
 8013fe2:	9b05      	ldr	r3, [sp, #20]
 8013fe4:	4449      	add	r1, r9
 8013fe6:	eba0 000b 	sub.w	r0, r0, fp
 8013fea:	b22a      	sxth	r2, r5
 8013fec:	b209      	sxth	r1, r1
 8013fee:	b200      	sxth	r0, r0
 8013ff0:	f000 f9d8 	bl	80143a4 <lcdDrawHLine>
    if (cornername & 0x2)
 8013ff4:	9a02      	ldr	r2, [sp, #8]
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8013ff6:	9b05      	ldr	r3, [sp, #20]
    if (cornername & 0x2)
 8013ff8:	2a00      	cmp	r2, #0
 8013ffa:	d0cb      	beq.n	8013f94 <lcdDrawFillCircleHelper+0x48>
    {
      lcdDrawHLine(x0 - r, y0 - y, r + r + delta, color); // 11995, 1090
 8013ffc:	9a04      	ldr	r2, [sp, #16]
 8013ffe:	9901      	ldr	r1, [sp, #4]
 8014000:	9800      	ldr	r0, [sp, #0]
 8014002:	9305      	str	r3, [sp, #20]
 8014004:	fa1f f988 	uxth.w	r9, r8
 8014008:	fa1f fb86 	uxth.w	fp, r6
 801400c:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8014010:	eba1 010b 	sub.w	r1, r1, fp
 8014014:	eba0 0009 	sub.w	r0, r0, r9
 8014018:	b212      	sxth	r2, r2
 801401a:	b209      	sxth	r1, r1
 801401c:	b200      	sxth	r0, r0
 801401e:	f000 f9c1 	bl	80143a4 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8014022:	9901      	ldr	r1, [sp, #4]
 8014024:	9800      	ldr	r0, [sp, #0]
 8014026:	9b05      	ldr	r3, [sp, #20]
 8014028:	eba1 0109 	sub.w	r1, r1, r9
 801402c:	eba0 000b 	sub.w	r0, r0, fp
 8014030:	b22a      	sxth	r2, r5
 8014032:	b209      	sxth	r1, r1
 8014034:	b200      	sxth	r0, r0
 8014036:	f000 f9b5 	bl	80143a4 <lcdDrawHLine>
  while (y < r)
 801403a:	3502      	adds	r5, #2
 801403c:	45b0      	cmp	r8, r6
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 801403e:	9b05      	ldr	r3, [sp, #20]
  while (y < r)
 8014040:	b2ad      	uxth	r5, r5
 8014042:	dcab      	bgt.n	8013f9c <lcdDrawFillCircleHelper+0x50>
    }
  }
}
 8014044:	b006      	add	sp, #24
 8014046:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 801404a:	bf00      	nop

0801404c <lcdDrawFillRoundRect>:

LCD_OPT_DEF void lcdDrawFillRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 801404c:	e92d 4770 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, lr}
 8014050:	b085      	sub	sp, #20
 8014052:	e9dd 690c 	ldrd	r6, r9, [sp, #48]	; 0x30
 8014056:	4688      	mov	r8, r1
 8014058:	4614      	mov	r4, r2
  // smarter version
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 801405a:	b2b1      	uxth	r1, r6
 801405c:	fa1f f289 	uxth.w	r2, r9
{
 8014060:	461d      	mov	r5, r3
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8014062:	9200      	str	r2, [sp, #0]
 8014064:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8014068:	b222      	sxth	r2, r4
 801406a:	4441      	add	r1, r8

  // draw four corners
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 801406c:	eba4 0446 	sub.w	r4, r4, r6, lsl #1
 8014070:	4445      	add	r5, r8
{
 8014072:	4682      	mov	sl, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8014074:	3c01      	subs	r4, #1
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8014076:	b21b      	sxth	r3, r3
 8014078:	b209      	sxth	r1, r1
 801407a:	b200      	sxth	r0, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 801407c:	1bad      	subs	r5, r5, r6
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 801407e:	f000 f9b7 	bl	80143f0 <lcdDrawFillRect>
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8014082:	eb0a 0006 	add.w	r0, sl, r6
 8014086:	1e69      	subs	r1, r5, #1
 8014088:	4632      	mov	r2, r6
 801408a:	e9cd 4900 	strd	r4, r9, [sp]
 801408e:	2301      	movs	r3, #1
 8014090:	9003      	str	r0, [sp, #12]
 8014092:	f7ff ff5b 	bl	8013f4c <lcdDrawFillCircleHelper>
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8014096:	9803      	ldr	r0, [sp, #12]
 8014098:	2302      	movs	r3, #2
 801409a:	4632      	mov	r2, r6
 801409c:	eb08 0106 	add.w	r1, r8, r6
 80140a0:	e9cd 490c 	strd	r4, r9, [sp, #48]	; 0x30
}
 80140a4:	b005      	add	sp, #20
 80140a6:	e8bd 4770 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, lr}
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 80140aa:	f7ff bf4f 	b.w	8013f4c <lcdDrawFillCircleHelper>
 80140ae:	bf00      	nop

080140b0 <lcdGetFps>:
    lcdDrawLine(x1, y1, line[i].x, line[i].y, color);
  }
}

uint32_t lcdGetFps(void)
{
 80140b0:	b480      	push	{r7}
 80140b2:	af00      	add	r7, sp, #0
  return fps_count;
 80140b4:	4b03      	ldr	r3, [pc, #12]	; (80140c4 <lcdGetFps+0x14>)
 80140b6:	681b      	ldr	r3, [r3, #0]
}
 80140b8:	4618      	mov	r0, r3
 80140ba:	46bd      	mov	sp, r7
 80140bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c0:	4770      	bx	lr
 80140c2:	bf00      	nop
 80140c4:	200009fc 	.word	0x200009fc

080140c8 <lcdGetFpsTime>:

uint32_t lcdGetFpsTime(void)
{
 80140c8:	b480      	push	{r7}
 80140ca:	af00      	add	r7, sp, #0
  return fps_time;
 80140cc:	4b03      	ldr	r3, [pc, #12]	; (80140dc <lcdGetFpsTime+0x14>)
 80140ce:	681b      	ldr	r3, [r3, #0]
}
 80140d0:	4618      	mov	r0, r3
 80140d2:	46bd      	mov	sp, r7
 80140d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d8:	4770      	bx	lr
 80140da:	bf00      	nop
 80140dc:	200009f8 	.word	0x200009f8

080140e0 <lcdDrawAvailable>:

bool lcdDrawAvailable(void)
{
 80140e0:	b480      	push	{r7}
 80140e2:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 80140e4:	4b08      	ldr	r3, [pc, #32]	; (8014108 <lcdDrawAvailable+0x28>)
 80140e6:	781b      	ldrb	r3, [r3, #0]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	bf14      	ite	ne
 80140ec:	2301      	movne	r3, #1
 80140ee:	2300      	moveq	r3, #0
 80140f0:	b2db      	uxtb	r3, r3
 80140f2:	f083 0301 	eor.w	r3, r3, #1
 80140f6:	b2db      	uxtb	r3, r3
 80140f8:	f003 0301 	and.w	r3, r3, #1
 80140fc:	b2db      	uxtb	r3, r3
}
 80140fe:	4618      	mov	r0, r3
 8014100:	46bd      	mov	sp, r7
 8014102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014106:	4770      	bx	lr
 8014108:	200009f2 	.word	0x200009f2

0801410c <lcdRequestDraw>:

bool lcdRequestDraw(void)
{
 801410c:	b598      	push	{r3, r4, r7, lr}
 801410e:	af00      	add	r7, sp, #0
  if (is_init != true)
 8014110:	4b15      	ldr	r3, [pc, #84]	; (8014168 <lcdRequestDraw+0x5c>)
 8014112:	781b      	ldrb	r3, [r3, #0]
 8014114:	f083 0301 	eor.w	r3, r3, #1
 8014118:	b2db      	uxtb	r3, r3
 801411a:	2b00      	cmp	r3, #0
 801411c:	d001      	beq.n	8014122 <lcdRequestDraw+0x16>
  {
    return false;
 801411e:	2300      	movs	r3, #0
 8014120:	e020      	b.n	8014164 <lcdRequestDraw+0x58>
  }
  if (lcd_request_draw == true)
 8014122:	4b12      	ldr	r3, [pc, #72]	; (801416c <lcdRequestDraw+0x60>)
 8014124:	781b      	ldrb	r3, [r3, #0]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d001      	beq.n	801412e <lcdRequestDraw+0x22>
  {
    return false;
 801412a:	2300      	movs	r3, #0
 801412c:	e01a      	b.n	8014164 <lcdRequestDraw+0x58>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 801412e:	4b10      	ldr	r3, [pc, #64]	; (8014170 <lcdRequestDraw+0x64>)
 8014130:	689c      	ldr	r4, [r3, #8]
 8014132:	237f      	movs	r3, #127	; 0x7f
 8014134:	229f      	movs	r2, #159	; 0x9f
 8014136:	2100      	movs	r1, #0
 8014138:	2000      	movs	r0, #0
 801413a:	47a0      	blx	r4

  lcd_request_draw = true;
 801413c:	4b0b      	ldr	r3, [pc, #44]	; (801416c <lcdRequestDraw+0x60>)
 801413e:	2201      	movs	r2, #1
 8014140:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 8014142:	4b0b      	ldr	r3, [pc, #44]	; (8014170 <lcdRequestDraw+0x64>)
 8014144:	699c      	ldr	r4, [r3, #24]
 8014146:	4b0b      	ldr	r3, [pc, #44]	; (8014174 <lcdRequestDraw+0x68>)
 8014148:	781b      	ldrb	r3, [r3, #0]
 801414a:	461a      	mov	r2, r3
 801414c:	4613      	mov	r3, r2
 801414e:	009b      	lsls	r3, r3, #2
 8014150:	4413      	add	r3, r2
 8014152:	035b      	lsls	r3, r3, #13
 8014154:	4a08      	ldr	r2, [pc, #32]	; (8014178 <lcdRequestDraw+0x6c>)
 8014156:	4413      	add	r3, r2
 8014158:	2200      	movs	r2, #0
 801415a:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 801415e:	4618      	mov	r0, r3
 8014160:	47a0      	blx	r4

  return true;
 8014162:	2301      	movs	r3, #1
}
 8014164:	4618      	mov	r0, r3
 8014166:	bd98      	pop	{r3, r4, r7, pc}
 8014168:	200009f0 	.word	0x200009f0
 801416c:	200009f2 	.word	0x200009f2
 8014170:	200009d4 	.word	0x200009d4
 8014174:	200009f1 	.word	0x200009f1
 8014178:	20000a40 	.word	0x20000a40

0801417c <lcdUpdateDraw>:

void lcdUpdateDraw(void)
{
 801417c:	b580      	push	{r7, lr}
 801417e:	b082      	sub	sp, #8
 8014180:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  if (is_init != true)
 8014182:	4b13      	ldr	r3, [pc, #76]	; (80141d0 <lcdUpdateDraw+0x54>)
 8014184:	781b      	ldrb	r3, [r3, #0]
 8014186:	f083 0301 	eor.w	r3, r3, #1
 801418a:	b2db      	uxtb	r3, r3
 801418c:	2b00      	cmp	r3, #0
 801418e:	d118      	bne.n	80141c2 <lcdUpdateDraw+0x46>
  {
    return;
  }

  lcdRequestDraw();
 8014190:	f7ff ffbc 	bl	801410c <lcdRequestDraw>

  pre_time = millis();
 8014194:	f7fd fc73 	bl	8011a7e <millis>
 8014198:	6078      	str	r0, [r7, #4]
  while(lcdDrawAvailable() != true)
 801419a:	e009      	b.n	80141b0 <lcdUpdateDraw+0x34>
  {
    delay(1);
 801419c:	2001      	movs	r0, #1
 801419e:	f7fd fc63 	bl	8011a68 <delay>
    if (millis()-pre_time >= 100)
 80141a2:	f7fd fc6c 	bl	8011a7e <millis>
 80141a6:	4602      	mov	r2, r0
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	1ad3      	subs	r3, r2, r3
 80141ac:	2b63      	cmp	r3, #99	; 0x63
 80141ae:	d80a      	bhi.n	80141c6 <lcdUpdateDraw+0x4a>
  while(lcdDrawAvailable() != true)
 80141b0:	f7ff ff96 	bl	80140e0 <lcdDrawAvailable>
 80141b4:	4603      	mov	r3, r0
 80141b6:	f083 0301 	eor.w	r3, r3, #1
 80141ba:	b2db      	uxtb	r3, r3
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d1ed      	bne.n	801419c <lcdUpdateDraw+0x20>
 80141c0:	e002      	b.n	80141c8 <lcdUpdateDraw+0x4c>
    return;
 80141c2:	bf00      	nop
 80141c4:	e000      	b.n	80141c8 <lcdUpdateDraw+0x4c>
    {
      break;
 80141c6:	bf00      	nop
    }
  }
}
 80141c8:	3708      	adds	r7, #8
 80141ca:	46bd      	mov	sp, r7
 80141cc:	bd80      	pop	{r7, pc}
 80141ce:	bf00      	nop
 80141d0:	200009f0 	.word	0x200009f0

080141d4 <lcdGetFrameBuffer>:

  lcd.setWindow(x, y, w, h);
}

uint16_t *lcdGetFrameBuffer(void)
{
 80141d4:	b480      	push	{r7}
 80141d6:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 80141d8:	4b03      	ldr	r3, [pc, #12]	; (80141e8 <lcdGetFrameBuffer+0x14>)
 80141da:	681b      	ldr	r3, [r3, #0]
}
 80141dc:	4618      	mov	r0, r3
 80141de:	46bd      	mov	sp, r7
 80141e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141e4:	4770      	bx	lr
 80141e6:	bf00      	nop
 80141e8:	20000a00 	.word	0x20000a00

080141ec <lcdDrawLine>:
  return LCD_HEIGHT;
}


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80141ec:	b590      	push	{r4, r7, lr}
 80141ee:	b089      	sub	sp, #36	; 0x24
 80141f0:	af00      	add	r7, sp, #0
 80141f2:	4604      	mov	r4, r0
 80141f4:	4608      	mov	r0, r1
 80141f6:	4611      	mov	r1, r2
 80141f8:	461a      	mov	r2, r3
 80141fa:	4623      	mov	r3, r4
 80141fc:	80fb      	strh	r3, [r7, #6]
 80141fe:	4603      	mov	r3, r0
 8014200:	80bb      	strh	r3, [r7, #4]
 8014202:	460b      	mov	r3, r1
 8014204:	807b      	strh	r3, [r7, #2]
 8014206:	4613      	mov	r3, r2
 8014208:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 801420a:	f9b7 2000 	ldrsh.w	r2, [r7]
 801420e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8014212:	1ad3      	subs	r3, r2, r3
 8014214:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8014218:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 801421c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8014220:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014224:	1acb      	subs	r3, r1, r3
 8014226:	2b00      	cmp	r3, #0
 8014228:	bfb8      	it	lt
 801422a:	425b      	neglt	r3, r3
 801422c:	429a      	cmp	r2, r3
 801422e:	bfcc      	ite	gt
 8014230:	2301      	movgt	r3, #1
 8014232:	2300      	movle	r3, #0
 8014234:	b2db      	uxtb	r3, r3
 8014236:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 8014238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801423c:	2b00      	cmp	r3, #0
 801423e:	da01      	bge.n	8014244 <lcdDrawLine+0x58>
 8014240:	2300      	movs	r3, #0
 8014242:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 8014244:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8014248:	2b00      	cmp	r3, #0
 801424a:	da01      	bge.n	8014250 <lcdDrawLine+0x64>
 801424c:	2300      	movs	r3, #0
 801424e:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 8014250:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014254:	2b00      	cmp	r3, #0
 8014256:	da01      	bge.n	801425c <lcdDrawLine+0x70>
 8014258:	2300      	movs	r3, #0
 801425a:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 801425c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8014260:	2b00      	cmp	r3, #0
 8014262:	da01      	bge.n	8014268 <lcdDrawLine+0x7c>
 8014264:	2300      	movs	r3, #0
 8014266:	803b      	strh	r3, [r7, #0]


  if (steep)
 8014268:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 801426c:	2b00      	cmp	r3, #0
 801426e:	d00b      	beq.n	8014288 <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 8014270:	88fb      	ldrh	r3, [r7, #6]
 8014272:	833b      	strh	r3, [r7, #24]
 8014274:	88bb      	ldrh	r3, [r7, #4]
 8014276:	80fb      	strh	r3, [r7, #6]
 8014278:	8b3b      	ldrh	r3, [r7, #24]
 801427a:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 801427c:	887b      	ldrh	r3, [r7, #2]
 801427e:	82fb      	strh	r3, [r7, #22]
 8014280:	883b      	ldrh	r3, [r7, #0]
 8014282:	807b      	strh	r3, [r7, #2]
 8014284:	8afb      	ldrh	r3, [r7, #22]
 8014286:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8014288:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801428c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014290:	429a      	cmp	r2, r3
 8014292:	dd0b      	ble.n	80142ac <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 8014294:	88fb      	ldrh	r3, [r7, #6]
 8014296:	82bb      	strh	r3, [r7, #20]
 8014298:	887b      	ldrh	r3, [r7, #2]
 801429a:	80fb      	strh	r3, [r7, #6]
 801429c:	8abb      	ldrh	r3, [r7, #20]
 801429e:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 80142a0:	88bb      	ldrh	r3, [r7, #4]
 80142a2:	827b      	strh	r3, [r7, #18]
 80142a4:	883b      	ldrh	r3, [r7, #0]
 80142a6:	80bb      	strh	r3, [r7, #4]
 80142a8:	8a7b      	ldrh	r3, [r7, #18]
 80142aa:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 80142ac:	887a      	ldrh	r2, [r7, #2]
 80142ae:	88fb      	ldrh	r3, [r7, #6]
 80142b0:	1ad3      	subs	r3, r2, r3
 80142b2:	b29b      	uxth	r3, r3
 80142b4:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 80142b6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80142ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80142be:	1ad3      	subs	r3, r2, r3
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	bfb8      	it	lt
 80142c4:	425b      	neglt	r3, r3
 80142c6:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 80142c8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80142cc:	0fda      	lsrs	r2, r3, #31
 80142ce:	4413      	add	r3, r2
 80142d0:	105b      	asrs	r3, r3, #1
 80142d2:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 80142d4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80142d8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80142dc:	429a      	cmp	r2, r3
 80142de:	da02      	bge.n	80142e6 <lcdDrawLine+0xfa>
  {
    ystep = 1;
 80142e0:	2301      	movs	r3, #1
 80142e2:	83bb      	strh	r3, [r7, #28]
 80142e4:	e02d      	b.n	8014342 <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 80142e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80142ea:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 80142ec:	e029      	b.n	8014342 <lcdDrawLine+0x156>
  {
    if (steep)
 80142ee:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d006      	beq.n	8014304 <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 80142f6:	88bb      	ldrh	r3, [r7, #4]
 80142f8:	88f9      	ldrh	r1, [r7, #6]
 80142fa:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80142fc:	4618      	mov	r0, r3
 80142fe:	f7ff fcf7 	bl	8013cf0 <lcdDrawPixel>
 8014302:	e005      	b.n	8014310 <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 8014304:	88fb      	ldrh	r3, [r7, #6]
 8014306:	88b9      	ldrh	r1, [r7, #4]
 8014308:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 801430a:	4618      	mov	r0, r3
 801430c:	f7ff fcf0 	bl	8013cf0 <lcdDrawPixel>
    }
    err -= dy;
 8014310:	8bfa      	ldrh	r2, [r7, #30]
 8014312:	89fb      	ldrh	r3, [r7, #14]
 8014314:	1ad3      	subs	r3, r2, r3
 8014316:	b29b      	uxth	r3, r3
 8014318:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 801431a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801431e:	2b00      	cmp	r3, #0
 8014320:	da09      	bge.n	8014336 <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 8014322:	88ba      	ldrh	r2, [r7, #4]
 8014324:	8bbb      	ldrh	r3, [r7, #28]
 8014326:	4413      	add	r3, r2
 8014328:	b29b      	uxth	r3, r3
 801432a:	80bb      	strh	r3, [r7, #4]
      err += dx;
 801432c:	8bfa      	ldrh	r2, [r7, #30]
 801432e:	8a3b      	ldrh	r3, [r7, #16]
 8014330:	4413      	add	r3, r2
 8014332:	b29b      	uxth	r3, r3
 8014334:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 8014336:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801433a:	b29b      	uxth	r3, r3
 801433c:	3301      	adds	r3, #1
 801433e:	b29b      	uxth	r3, r3
 8014340:	80fb      	strh	r3, [r7, #6]
 8014342:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014346:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801434a:	429a      	cmp	r2, r3
 801434c:	ddcf      	ble.n	80142ee <lcdDrawLine+0x102>
    }
  }
}
 801434e:	bf00      	nop
 8014350:	bf00      	nop
 8014352:	3724      	adds	r7, #36	; 0x24
 8014354:	46bd      	mov	sp, r7
 8014356:	bd90      	pop	{r4, r7, pc}

08014358 <lcdDrawVLine>:
    }
  }
}

void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8014358:	b590      	push	{r4, r7, lr}
 801435a:	b085      	sub	sp, #20
 801435c:	af02      	add	r7, sp, #8
 801435e:	4604      	mov	r4, r0
 8014360:	4608      	mov	r0, r1
 8014362:	4611      	mov	r1, r2
 8014364:	461a      	mov	r2, r3
 8014366:	4623      	mov	r3, r4
 8014368:	80fb      	strh	r3, [r7, #6]
 801436a:	4603      	mov	r3, r0
 801436c:	80bb      	strh	r3, [r7, #4]
 801436e:	460b      	mov	r3, r1
 8014370:	807b      	strh	r3, [r7, #2]
 8014372:	4613      	mov	r3, r2
 8014374:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 8014376:	88ba      	ldrh	r2, [r7, #4]
 8014378:	887b      	ldrh	r3, [r7, #2]
 801437a:	4413      	add	r3, r2
 801437c:	b29b      	uxth	r3, r3
 801437e:	3b01      	subs	r3, #1
 8014380:	b29b      	uxth	r3, r3
 8014382:	b21c      	sxth	r4, r3
 8014384:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014388:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 801438c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8014390:	883b      	ldrh	r3, [r7, #0]
 8014392:	9300      	str	r3, [sp, #0]
 8014394:	4623      	mov	r3, r4
 8014396:	f7ff ff29 	bl	80141ec <lcdDrawLine>
}
 801439a:	bf00      	nop
 801439c:	370c      	adds	r7, #12
 801439e:	46bd      	mov	sp, r7
 80143a0:	bd90      	pop	{r4, r7, pc}
 80143a2:	bf00      	nop

080143a4 <lcdDrawHLine>:

void lcdDrawHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 80143a4:	b590      	push	{r4, r7, lr}
 80143a6:	b085      	sub	sp, #20
 80143a8:	af02      	add	r7, sp, #8
 80143aa:	4604      	mov	r4, r0
 80143ac:	4608      	mov	r0, r1
 80143ae:	4611      	mov	r1, r2
 80143b0:	461a      	mov	r2, r3
 80143b2:	4623      	mov	r3, r4
 80143b4:	80fb      	strh	r3, [r7, #6]
 80143b6:	4603      	mov	r3, r0
 80143b8:	80bb      	strh	r3, [r7, #4]
 80143ba:	460b      	mov	r3, r1
 80143bc:	807b      	strh	r3, [r7, #2]
 80143be:	4613      	mov	r3, r2
 80143c0:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x+w-1, y, color);
 80143c2:	88fa      	ldrh	r2, [r7, #6]
 80143c4:	887b      	ldrh	r3, [r7, #2]
 80143c6:	4413      	add	r3, r2
 80143c8:	b29b      	uxth	r3, r3
 80143ca:	3b01      	subs	r3, #1
 80143cc:	b29b      	uxth	r3, r3
 80143ce:	b21a      	sxth	r2, r3
 80143d0:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80143d4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80143d8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80143dc:	883b      	ldrh	r3, [r7, #0]
 80143de:	9300      	str	r3, [sp, #0]
 80143e0:	4623      	mov	r3, r4
 80143e2:	f7ff ff03 	bl	80141ec <lcdDrawLine>
}
 80143e6:	bf00      	nop
 80143e8:	370c      	adds	r7, #12
 80143ea:	46bd      	mov	sp, r7
 80143ec:	bd90      	pop	{r4, r7, pc}
 80143ee:	bf00      	nop

080143f0 <lcdDrawFillRect>:

void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80143f0:	b590      	push	{r4, r7, lr}
 80143f2:	b085      	sub	sp, #20
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	4604      	mov	r4, r0
 80143f8:	4608      	mov	r0, r1
 80143fa:	4611      	mov	r1, r2
 80143fc:	461a      	mov	r2, r3
 80143fe:	4623      	mov	r3, r4
 8014400:	80fb      	strh	r3, [r7, #6]
 8014402:	4603      	mov	r3, r0
 8014404:	80bb      	strh	r3, [r7, #4]
 8014406:	460b      	mov	r3, r1
 8014408:	807b      	strh	r3, [r7, #2]
 801440a:	4613      	mov	r3, r2
 801440c:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 801440e:	88fb      	ldrh	r3, [r7, #6]
 8014410:	81fb      	strh	r3, [r7, #14]
 8014412:	e00e      	b.n	8014432 <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 8014414:	8c3b      	ldrh	r3, [r7, #32]
 8014416:	f9b7 2000 	ldrsh.w	r2, [r7]
 801441a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 801441e:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8014422:	f7ff ff99 	bl	8014358 <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 8014426:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801442a:	b29b      	uxth	r3, r3
 801442c:	3301      	adds	r3, #1
 801442e:	b29b      	uxth	r3, r3
 8014430:	81fb      	strh	r3, [r7, #14]
 8014432:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8014436:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 801443a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801443e:	440b      	add	r3, r1
 8014440:	429a      	cmp	r2, r3
 8014442:	dbe7      	blt.n	8014414 <lcdDrawFillRect+0x24>
  }
}
 8014444:	bf00      	nop
 8014446:	bf00      	nop
 8014448:	3714      	adds	r7, #20
 801444a:	46bd      	mov	sp, r7
 801444c:	bd90      	pop	{r4, r7, pc}
 801444e:	bf00      	nop

08014450 <lcdDrawBufferImage>:
    if((y + h - 1) >= LCD_HEIGHT) return;

    lcd.setWindow(x, y, x+w-1, y+h-1);
    lcd.sendBuffer((uint8_t *)data, sizeof(uint16_t)*w*h, 10);
}
void lcdDrawBufferImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8014450:	b590      	push	{r4, r7, lr}
 8014452:	b085      	sub	sp, #20
 8014454:	af00      	add	r7, sp, #0
 8014456:	4604      	mov	r4, r0
 8014458:	4608      	mov	r0, r1
 801445a:	4611      	mov	r1, r2
 801445c:	461a      	mov	r2, r3
 801445e:	4623      	mov	r3, r4
 8014460:	80fb      	strh	r3, [r7, #6]
 8014462:	4603      	mov	r3, r0
 8014464:	80bb      	strh	r3, [r7, #4]
 8014466:	460b      	mov	r3, r1
 8014468:	807b      	strh	r3, [r7, #2]
 801446a:	4613      	mov	r3, r2
 801446c:	803b      	strh	r3, [r7, #0]
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 801446e:	88fb      	ldrh	r3, [r7, #6]
 8014470:	2b9f      	cmp	r3, #159	; 0x9f
 8014472:	d83b      	bhi.n	80144ec <lcdDrawBufferImage+0x9c>
 8014474:	88bb      	ldrh	r3, [r7, #4]
 8014476:	2b7f      	cmp	r3, #127	; 0x7f
 8014478:	d838      	bhi.n	80144ec <lcdDrawBufferImage+0x9c>
    if((x + w - 1) >= LCD_WIDTH) return;
 801447a:	88fa      	ldrh	r2, [r7, #6]
 801447c:	887b      	ldrh	r3, [r7, #2]
 801447e:	4413      	add	r3, r2
 8014480:	2ba0      	cmp	r3, #160	; 0xa0
 8014482:	dc35      	bgt.n	80144f0 <lcdDrawBufferImage+0xa0>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8014484:	88ba      	ldrh	r2, [r7, #4]
 8014486:	883b      	ldrh	r3, [r7, #0]
 8014488:	4413      	add	r3, r2
 801448a:	2b80      	cmp	r3, #128	; 0x80
 801448c:	dc32      	bgt.n	80144f4 <lcdDrawBufferImage+0xa4>

    uint16_t pixel_cnt = 0;
 801448e:	2300      	movs	r3, #0
 8014490:	81fb      	strh	r3, [r7, #14]

    for (int16_t i=y; i<y+h; i++)
 8014492:	88bb      	ldrh	r3, [r7, #4]
 8014494:	81bb      	strh	r3, [r7, #12]
 8014496:	e021      	b.n	80144dc <lcdDrawBufferImage+0x8c>
    {
		for (int16_t j=x; j<x+w; j++)
 8014498:	88fb      	ldrh	r3, [r7, #6]
 801449a:	817b      	strh	r3, [r7, #10]
 801449c:	e011      	b.n	80144c2 <lcdDrawBufferImage+0x72>
		{
			lcdDrawPixel(j, i, data[pixel_cnt++]);
 801449e:	8978      	ldrh	r0, [r7, #10]
 80144a0:	89b9      	ldrh	r1, [r7, #12]
 80144a2:	89fb      	ldrh	r3, [r7, #14]
 80144a4:	1c5a      	adds	r2, r3, #1
 80144a6:	81fa      	strh	r2, [r7, #14]
 80144a8:	005b      	lsls	r3, r3, #1
 80144aa:	6a3a      	ldr	r2, [r7, #32]
 80144ac:	4413      	add	r3, r2
 80144ae:	881b      	ldrh	r3, [r3, #0]
 80144b0:	461a      	mov	r2, r3
 80144b2:	f7ff fc1d 	bl	8013cf0 <lcdDrawPixel>
		for (int16_t j=x; j<x+w; j++)
 80144b6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80144ba:	b29b      	uxth	r3, r3
 80144bc:	3301      	adds	r3, #1
 80144be:	b29b      	uxth	r3, r3
 80144c0:	817b      	strh	r3, [r7, #10]
 80144c2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80144c6:	88f9      	ldrh	r1, [r7, #6]
 80144c8:	887b      	ldrh	r3, [r7, #2]
 80144ca:	440b      	add	r3, r1
 80144cc:	429a      	cmp	r2, r3
 80144ce:	dbe6      	blt.n	801449e <lcdDrawBufferImage+0x4e>
    for (int16_t i=y; i<y+h; i++)
 80144d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80144d4:	b29b      	uxth	r3, r3
 80144d6:	3301      	adds	r3, #1
 80144d8:	b29b      	uxth	r3, r3
 80144da:	81bb      	strh	r3, [r7, #12]
 80144dc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80144e0:	88b9      	ldrh	r1, [r7, #4]
 80144e2:	883b      	ldrh	r3, [r7, #0]
 80144e4:	440b      	add	r3, r1
 80144e6:	429a      	cmp	r2, r3
 80144e8:	dbd6      	blt.n	8014498 <lcdDrawBufferImage+0x48>
 80144ea:	e004      	b.n	80144f6 <lcdDrawBufferImage+0xa6>
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 80144ec:	bf00      	nop
 80144ee:	e002      	b.n	80144f6 <lcdDrawBufferImage+0xa6>
    if((x + w - 1) >= LCD_WIDTH) return;
 80144f0:	bf00      	nop
 80144f2:	e000      	b.n	80144f6 <lcdDrawBufferImage+0xa6>
    if((y + h - 1) >= LCD_HEIGHT) return;
 80144f4:	bf00      	nop
		}
    }
}
 80144f6:	3714      	adds	r7, #20
 80144f8:	46bd      	mov	sp, r7
 80144fa:	bd90      	pop	{r4, r7, pc}

080144fc <lcdPrintf>:
{
  lcdDrawFillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, color);
}

void lcdPrintf(int x, int y, uint16_t color,  const char *fmt, ...)
{
 80144fc:	b408      	push	{r3}
 80144fe:	b590      	push	{r4, r7, lr}
 8014500:	b0d8      	sub	sp, #352	; 0x160
 8014502:	af02      	add	r7, sp, #8
 8014504:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014508:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801450c:	6018      	str	r0, [r3, #0]
 801450e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014512:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8014516:	6019      	str	r1, [r3, #0]
 8014518:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801451c:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8014520:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 8014522:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8014526:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 801452a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801452e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8014532:	681b      	ldr	r3, [r3, #0]
 8014534:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  han_font_t FontBuf;
  uint8_t font_width;
  uint8_t font_height;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 8014538:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 801453c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8014540:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8014544:	21ff      	movs	r1, #255	; 0xff
 8014546:	f011 fa9d 	bl	8025a84 <vsniprintf>
 801454a:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
  va_end (arg);

  if (font_tbl[lcd_font]->data != NULL)
 801454e:	4b80      	ldr	r3, [pc, #512]	; (8014750 <lcdPrintf+0x254>)
 8014550:	781b      	ldrb	r3, [r3, #0]
 8014552:	461a      	mov	r2, r3
 8014554:	4b7f      	ldr	r3, [pc, #508]	; (8014754 <lcdPrintf+0x258>)
 8014556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801455a:	685b      	ldr	r3, [r3, #4]
 801455c:	2b00      	cmp	r3, #0
 801455e:	d072      	beq.n	8014646 <lcdPrintf+0x14a>
  {
    for( i=0; i<len; i+=Size_Char )
 8014560:	2300      	movs	r3, #0
 8014562:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8014566:	e067      	b.n	8014638 <lcdPrintf+0x13c>
    {
      disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 8014568:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801456c:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 8014570:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8014574:	4413      	add	r3, r2
 8014576:	781a      	ldrb	r2, [r3, #0]
 8014578:	4b75      	ldr	r3, [pc, #468]	; (8014750 <lcdPrintf+0x254>)
 801457a:	781b      	ldrb	r3, [r3, #0]
 801457c:	4619      	mov	r1, r3
 801457e:	4b75      	ldr	r3, [pc, #468]	; (8014754 <lcdPrintf+0x258>)
 8014580:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8014584:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014588:	f5a3 71a8 	sub.w	r1, r3, #336	; 0x150
 801458c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014590:	f5a3 70a6 	sub.w	r0, r3, #332	; 0x14c
 8014594:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014598:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 801459c:	881b      	ldrh	r3, [r3, #0]
 801459e:	9300      	str	r3, [sp, #0]
 80145a0:	4623      	mov	r3, r4
 80145a2:	6809      	ldr	r1, [r1, #0]
 80145a4:	6800      	ldr	r0, [r0, #0]
 80145a6:	f000 f92d 	bl	8014804 <disEngFont>

      Size_Char = 1;
 80145aa:	2301      	movs	r3, #1
 80145ac:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      font_width = font_tbl[lcd_font]->width;
 80145b0:	4b67      	ldr	r3, [pc, #412]	; (8014750 <lcdPrintf+0x254>)
 80145b2:	781b      	ldrb	r3, [r3, #0]
 80145b4:	461a      	mov	r2, r3
 80145b6:	4b67      	ldr	r3, [pc, #412]	; (8014754 <lcdPrintf+0x258>)
 80145b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80145bc:	781b      	ldrb	r3, [r3, #0]
 80145be:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
      font_height = font_tbl[lcd_font]->height;
 80145c2:	4b63      	ldr	r3, [pc, #396]	; (8014750 <lcdPrintf+0x254>)
 80145c4:	781b      	ldrb	r3, [r3, #0]
 80145c6:	461a      	mov	r2, r3
 80145c8:	4b62      	ldr	r3, [pc, #392]	; (8014754 <lcdPrintf+0x258>)
 80145ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80145ce:	785b      	ldrb	r3, [r3, #1]
 80145d0:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
      x += font_width;
 80145d4:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80145d8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80145dc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80145e0:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 80145e4:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 80145e8:	6809      	ldr	r1, [r1, #0]
 80145ea:	440a      	add	r2, r1
 80145ec:	601a      	str	r2, [r3, #0]

      if ((x+font_width) > HW_LCD_WIDTH)
 80145ee:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80145f2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80145f6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	4413      	add	r3, r2
 80145fe:	2ba0      	cmp	r3, #160	; 0xa0
 8014600:	dd13      	ble.n	801462a <lcdPrintf+0x12e>
      {
        x  = x_Pre;
 8014602:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014606:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801460a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 801460e:	601a      	str	r2, [r3, #0]
        y += font_height;
 8014610:	f897 2143 	ldrb.w	r2, [r7, #323]	; 0x143
 8014614:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014618:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801461c:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8014620:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 8014624:	6809      	ldr	r1, [r1, #0]
 8014626:	440a      	add	r2, r1
 8014628:	601a      	str	r2, [r3, #0]
    for( i=0; i<len; i+=Size_Char )
 801462a:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 801462e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8014632:	4413      	add	r3, r2
 8014634:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8014638:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 801463c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8014640:	429a      	cmp	r2, r3
 8014642:	db91      	blt.n	8014568 <lcdPrintf+0x6c>
      }

      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
    }
  }
}
 8014644:	e07b      	b.n	801473e <lcdPrintf+0x242>
    for( i=0; i<len; i+=Size_Char )
 8014646:	2300      	movs	r3, #0
 8014648:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 801464c:	e06f      	b.n	801472e <lcdPrintf+0x232>
      hanFontLoad( &print_buffer[i], &FontBuf );
 801464e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8014652:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8014656:	4413      	add	r3, r2
 8014658:	f107 0214 	add.w	r2, r7, #20
 801465c:	4611      	mov	r1, r2
 801465e:	4618      	mov	r0, r3
 8014660:	f003 faa4 	bl	8017bac <hanFontLoad>
      disHanFont( x, y, &FontBuf, color);
 8014664:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014668:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 801466c:	881b      	ldrh	r3, [r3, #0]
 801466e:	f107 0214 	add.w	r2, r7, #20
 8014672:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8014676:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 801467a:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801467e:	f5a0 70a6 	sub.w	r0, r0, #332	; 0x14c
 8014682:	6809      	ldr	r1, [r1, #0]
 8014684:	6800      	ldr	r0, [r0, #0]
 8014686:	f000 f867 	bl	8014758 <disHanFont>
      Size_Char = FontBuf.Size_Char;
 801468a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801468e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8014692:	885b      	ldrh	r3, [r3, #2]
 8014694:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      if (Size_Char >= 2)
 8014698:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 801469c:	2b01      	cmp	r3, #1
 801469e:	dd0e      	ble.n	80146be <lcdPrintf+0x1c2>
        font_width = 16;
 80146a0:	2310      	movs	r3, #16
 80146a2:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 2*8;
 80146a6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146aa:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80146ae:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80146b2:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 80146b6:	6812      	ldr	r2, [r2, #0]
 80146b8:	3210      	adds	r2, #16
 80146ba:	601a      	str	r2, [r3, #0]
 80146bc:	e00d      	b.n	80146da <lcdPrintf+0x1de>
        font_width = 8;
 80146be:	2308      	movs	r3, #8
 80146c0:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 1*8;
 80146c4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146c8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80146cc:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80146d0:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 80146d4:	6812      	ldr	r2, [r2, #0]
 80146d6:	3208      	adds	r2, #8
 80146d8:	601a      	str	r2, [r3, #0]
      if ((x+font_width) > HW_LCD_WIDTH)
 80146da:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80146de:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146e2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	4413      	add	r3, r2
 80146ea:	2ba0      	cmp	r3, #160	; 0xa0
 80146ec:	dd11      	ble.n	8014712 <lcdPrintf+0x216>
        x  = x_Pre;
 80146ee:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146f2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80146f6:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80146fa:	601a      	str	r2, [r3, #0]
        y += 16;
 80146fc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014700:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8014704:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8014708:	f5a2 72a8 	sub.w	r2, r2, #336	; 0x150
 801470c:	6812      	ldr	r2, [r2, #0]
 801470e:	3210      	adds	r2, #16
 8014710:	601a      	str	r2, [r3, #0]
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 8014712:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014716:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801471a:	889b      	ldrh	r3, [r3, #4]
 801471c:	2b04      	cmp	r3, #4
 801471e:	d00d      	beq.n	801473c <lcdPrintf+0x240>
    for( i=0; i<len; i+=Size_Char )
 8014720:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8014724:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8014728:	4413      	add	r3, r2
 801472a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 801472e:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8014732:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8014736:	429a      	cmp	r2, r3
 8014738:	db89      	blt.n	801464e <lcdPrintf+0x152>
}
 801473a:	e000      	b.n	801473e <lcdPrintf+0x242>
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 801473c:	bf00      	nop
}
 801473e:	bf00      	nop
 8014740:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8014744:	46bd      	mov	sp, r7
 8014746:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 801474a:	b001      	add	sp, #4
 801474c:	4770      	bx	lr
 801474e:	bf00      	nop
 8014750:	200000bd 	.word	0x200000bd
 8014754:	200000c0 	.word	0x200000c0

08014758 <disHanFont>:

  return str_len;
}

void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b088      	sub	sp, #32
 801475c:	af00      	add	r7, sp, #0
 801475e:	60f8      	str	r0, [r7, #12]
 8014760:	60b9      	str	r1, [r7, #8]
 8014762:	607a      	str	r2, [r7, #4]
 8014764:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	885b      	ldrh	r3, [r3, #2]
 801476a:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 801476c:	8b3b      	ldrh	r3, [r7, #24]
 801476e:	2b02      	cmp	r3, #2
 8014770:	d901      	bls.n	8014776 <disHanFont+0x1e>
  {
    FontSize = 2;
 8014772:	2302      	movs	r3, #2
 8014774:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8014776:	2300      	movs	r3, #0
 8014778:	83fb      	strh	r3, [r7, #30]
 801477a:	e03a      	b.n	80147f2 <disHanFont+0x9a>
  {
    index_x = 0;
 801477c:	2300      	movs	r3, #0
 801477e:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8014780:	2300      	movs	r3, #0
 8014782:	83bb      	strh	r3, [r7, #28]
 8014784:	e02e      	b.n	80147e4 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 8014786:	8bfb      	ldrh	r3, [r7, #30]
 8014788:	8b3a      	ldrh	r2, [r7, #24]
 801478a:	fb03 f202 	mul.w	r2, r3, r2
 801478e:	8bbb      	ldrh	r3, [r7, #28]
 8014790:	4413      	add	r3, r2
 8014792:	687a      	ldr	r2, [r7, #4]
 8014794:	4413      	add	r3, r2
 8014796:	799b      	ldrb	r3, [r3, #6]
 8014798:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 801479a:	2300      	movs	r3, #0
 801479c:	837b      	strh	r3, [r7, #26]
 801479e:	e01b      	b.n	80147d8 <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 80147a0:	7d7a      	ldrb	r2, [r7, #21]
 80147a2:	8b7b      	ldrh	r3, [r7, #26]
 80147a4:	fa02 f303 	lsl.w	r3, r2, r3
 80147a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d00d      	beq.n	80147cc <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	b29a      	uxth	r2, r3
 80147b4:	8afb      	ldrh	r3, [r7, #22]
 80147b6:	4413      	add	r3, r2
 80147b8:	b298      	uxth	r0, r3
 80147ba:	68bb      	ldr	r3, [r7, #8]
 80147bc:	b29a      	uxth	r2, r3
 80147be:	8bfb      	ldrh	r3, [r7, #30]
 80147c0:	4413      	add	r3, r2
 80147c2:	b29b      	uxth	r3, r3
 80147c4:	887a      	ldrh	r2, [r7, #2]
 80147c6:	4619      	mov	r1, r3
 80147c8:	f7ff fa92 	bl	8013cf0 <lcdDrawPixel>
        }
        index_x++;
 80147cc:	8afb      	ldrh	r3, [r7, #22]
 80147ce:	3301      	adds	r3, #1
 80147d0:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 80147d2:	8b7b      	ldrh	r3, [r7, #26]
 80147d4:	3301      	adds	r3, #1
 80147d6:	837b      	strh	r3, [r7, #26]
 80147d8:	8b7b      	ldrh	r3, [r7, #26]
 80147da:	2b07      	cmp	r3, #7
 80147dc:	d9e0      	bls.n	80147a0 <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 80147de:	8bbb      	ldrh	r3, [r7, #28]
 80147e0:	3301      	adds	r3, #1
 80147e2:	83bb      	strh	r3, [r7, #28]
 80147e4:	8bba      	ldrh	r2, [r7, #28]
 80147e6:	8b3b      	ldrh	r3, [r7, #24]
 80147e8:	429a      	cmp	r2, r3
 80147ea:	d3cc      	bcc.n	8014786 <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 80147ec:	8bfb      	ldrh	r3, [r7, #30]
 80147ee:	3301      	adds	r3, #1
 80147f0:	83fb      	strh	r3, [r7, #30]
 80147f2:	8bfb      	ldrh	r3, [r7, #30]
 80147f4:	2b0f      	cmp	r3, #15
 80147f6:	d9c1      	bls.n	801477c <disHanFont+0x24>
      }
    }
  }
}
 80147f8:	bf00      	nop
 80147fa:	bf00      	nop
 80147fc:	3720      	adds	r7, #32
 80147fe:	46bd      	mov	sp, r7
 8014800:	bd80      	pop	{r7, pc}
 8014802:	bf00      	nop

08014804 <disEngFont>:

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 8014804:	b580      	push	{r7, lr}
 8014806:	b088      	sub	sp, #32
 8014808:	af00      	add	r7, sp, #0
 801480a:	60f8      	str	r0, [r7, #12]
 801480c:	60b9      	str	r1, [r7, #8]
 801480e:	603b      	str	r3, [r7, #0]
 8014810:	4613      	mov	r3, r2
 8014812:	71fb      	strb	r3, [r7, #7]
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 8014814:	2300      	movs	r3, #0
 8014816:	61fb      	str	r3, [r7, #28]
 8014818:	e035      	b.n	8014886 <disEngFont+0x82>
  {
    b = font->data[(ch - 32) * font->height + i];
 801481a:	683b      	ldr	r3, [r7, #0]
 801481c:	685a      	ldr	r2, [r3, #4]
 801481e:	79fb      	ldrb	r3, [r7, #7]
 8014820:	3b20      	subs	r3, #32
 8014822:	6839      	ldr	r1, [r7, #0]
 8014824:	7849      	ldrb	r1, [r1, #1]
 8014826:	fb01 f303 	mul.w	r3, r1, r3
 801482a:	4619      	mov	r1, r3
 801482c:	69fb      	ldr	r3, [r7, #28]
 801482e:	440b      	add	r3, r1
 8014830:	005b      	lsls	r3, r3, #1
 8014832:	4413      	add	r3, r2
 8014834:	881b      	ldrh	r3, [r3, #0]
 8014836:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->width; j++)
 8014838:	2300      	movs	r3, #0
 801483a:	61bb      	str	r3, [r7, #24]
 801483c:	e01a      	b.n	8014874 <disEngFont+0x70>
    {
      if ((b << j) & 0x8000)
 801483e:	697a      	ldr	r2, [r7, #20]
 8014840:	69bb      	ldr	r3, [r7, #24]
 8014842:	fa02 f303 	lsl.w	r3, r2, r3
 8014846:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801484a:	2b00      	cmp	r3, #0
 801484c:	d00f      	beq.n	801486e <disEngFont+0x6a>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	b29a      	uxth	r2, r3
 8014852:	69bb      	ldr	r3, [r7, #24]
 8014854:	b29b      	uxth	r3, r3
 8014856:	4413      	add	r3, r2
 8014858:	b298      	uxth	r0, r3
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	b29a      	uxth	r2, r3
 801485e:	69fb      	ldr	r3, [r7, #28]
 8014860:	b29b      	uxth	r3, r3
 8014862:	4413      	add	r3, r2
 8014864:	b29b      	uxth	r3, r3
 8014866:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8014868:	4619      	mov	r1, r3
 801486a:	f7ff fa41 	bl	8013cf0 <lcdDrawPixel>
    for (j = 0; j < font->width; j++)
 801486e:	69bb      	ldr	r3, [r7, #24]
 8014870:	3301      	adds	r3, #1
 8014872:	61bb      	str	r3, [r7, #24]
 8014874:	683b      	ldr	r3, [r7, #0]
 8014876:	781b      	ldrb	r3, [r3, #0]
 8014878:	461a      	mov	r2, r3
 801487a:	69bb      	ldr	r3, [r7, #24]
 801487c:	4293      	cmp	r3, r2
 801487e:	d3de      	bcc.n	801483e <disEngFont+0x3a>
  for (i = 0; i < font->height; i++)
 8014880:	69fb      	ldr	r3, [r7, #28]
 8014882:	3301      	adds	r3, #1
 8014884:	61fb      	str	r3, [r7, #28]
 8014886:	683b      	ldr	r3, [r7, #0]
 8014888:	785b      	ldrb	r3, [r3, #1]
 801488a:	461a      	mov	r2, r3
 801488c:	69fb      	ldr	r3, [r7, #28]
 801488e:	4293      	cmp	r3, r2
 8014890:	d3c3      	bcc.n	801481a <disEngFont+0x16>
      }
    }
  }
}
 8014892:	bf00      	nop
 8014894:	bf00      	nop
 8014896:	3720      	adds	r7, #32
 8014898:	46bd      	mov	sp, r7
 801489a:	bd80      	pop	{r7, pc}

0801489c <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
 801489c:	b480      	push	{r7}
 801489e:	b083      	sub	sp, #12
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	4603      	mov	r3, r0
 80148a4:	71fb      	strb	r3, [r7, #7]
  lcd_font = font;
 80148a6:	4a04      	ldr	r2, [pc, #16]	; (80148b8 <lcdSetFont+0x1c>)
 80148a8:	79fb      	ldrb	r3, [r7, #7]
 80148aa:	7013      	strb	r3, [r2, #0]
}
 80148ac:	bf00      	nop
 80148ae:	370c      	adds	r7, #12
 80148b0:	46bd      	mov	sp, r7
 80148b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148b6:	4770      	bx	lr
 80148b8:	200000bd 	.word	0x200000bd

080148bc <cliLcd>:
  return lcd_font;
}

#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 80148bc:	b580      	push	{r7, lr}
 80148be:	b086      	sub	sp, #24
 80148c0:	af02      	add	r7, sp, #8
 80148c2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80148c4:	2300      	movs	r3, #0
 80148c6:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	881b      	ldrh	r3, [r3, #0]
 80148cc:	2b01      	cmp	r3, #1
 80148ce:	d163      	bne.n	8014998 <cliLcd+0xdc>
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	695b      	ldr	r3, [r3, #20]
 80148d4:	494e      	ldr	r1, [pc, #312]	; (8014a10 <cliLcd+0x154>)
 80148d6:	2000      	movs	r0, #0
 80148d8:	4798      	blx	r3
 80148da:	4603      	mov	r3, r0
 80148dc:	2b00      	cmp	r3, #0
 80148de:	d05b      	beq.n	8014998 <cliLcd+0xdc>
  {
    lcdSetFont(LCD_FONT_HAN);
 80148e0:	2003      	movs	r0, #3
 80148e2:	f7ff ffdb 	bl	801489c <lcdSetFont>

    while(cliKeepLoop())
 80148e6:	e04b      	b.n	8014980 <cliLcd+0xc4>
    {
      if (lcdDrawAvailable() == true)
 80148e8:	f7ff fbfa 	bl	80140e0 <lcdDrawAvailable>
 80148ec:	4603      	mov	r3, r0
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	d046      	beq.n	8014980 <cliLcd+0xc4>
      {
        lcdClearBuffer(black);
 80148f2:	2000      	movs	r0, #0
 80148f4:	f7ff fa08 	bl	8013d08 <lcdClearBuffer>

        lcdPrintf(25,16*0, green, "[LCD ]");
 80148f8:	4b46      	ldr	r3, [pc, #280]	; (8014a14 <cliLcd+0x158>)
 80148fa:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80148fe:	2100      	movs	r1, #0
 8014900:	2019      	movs	r0, #25
 8014902:	f7ff fdfb 	bl	80144fc <lcdPrintf>

        lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 8014906:	f7ff fbd3 	bl	80140b0 <lcdGetFps>
 801490a:	4603      	mov	r3, r0
 801490c:	9300      	str	r3, [sp, #0]
 801490e:	4b42      	ldr	r3, [pc, #264]	; (8014a18 <cliLcd+0x15c>)
 8014910:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014914:	2110      	movs	r1, #16
 8014916:	2000      	movs	r0, #0
 8014918:	f7ff fdf0 	bl	80144fc <lcdPrintf>
        lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 801491c:	f7ff fbd4 	bl	80140c8 <lcdGetFpsTime>
 8014920:	4603      	mov	r3, r0
 8014922:	9300      	str	r3, [sp, #0]
 8014924:	4b3d      	ldr	r3, [pc, #244]	; (8014a1c <cliLcd+0x160>)
 8014926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801492a:	2120      	movs	r1, #32
 801492c:	2000      	movs	r0, #0
 801492e:	f7ff fde5 	bl	80144fc <lcdPrintf>
        lcdPrintf(0,16*3, white, "%d ms" , millis());
 8014932:	f7fd f8a4 	bl	8011a7e <millis>
 8014936:	4603      	mov	r3, r0
 8014938:	9300      	str	r3, [sp, #0]
 801493a:	4b38      	ldr	r3, [pc, #224]	; (8014a1c <cliLcd+0x160>)
 801493c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014940:	2130      	movs	r1, #48	; 0x30
 8014942:	2000      	movs	r0, #0
 8014944:	f7ff fdda 	bl	80144fc <lcdPrintf>

        lcdDrawFillRect( 0, 70, 10, 10, red);
 8014948:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 801494c:	9300      	str	r3, [sp, #0]
 801494e:	230a      	movs	r3, #10
 8014950:	220a      	movs	r2, #10
 8014952:	2146      	movs	r1, #70	; 0x46
 8014954:	2000      	movs	r0, #0
 8014956:	f7ff fd4b 	bl	80143f0 <lcdDrawFillRect>
        lcdDrawFillRect(10, 70, 10, 10, green);
 801495a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 801495e:	9300      	str	r3, [sp, #0]
 8014960:	230a      	movs	r3, #10
 8014962:	220a      	movs	r2, #10
 8014964:	2146      	movs	r1, #70	; 0x46
 8014966:	200a      	movs	r0, #10
 8014968:	f7ff fd42 	bl	80143f0 <lcdDrawFillRect>
        lcdDrawFillRect(20, 70, 10, 10, blue);
 801496c:	231f      	movs	r3, #31
 801496e:	9300      	str	r3, [sp, #0]
 8014970:	230a      	movs	r3, #10
 8014972:	220a      	movs	r2, #10
 8014974:	2146      	movs	r1, #70	; 0x46
 8014976:	2014      	movs	r0, #20
 8014978:	f7ff fd3a 	bl	80143f0 <lcdDrawFillRect>

        lcdRequestDraw();
 801497c:	f7ff fbc6 	bl	801410c <lcdRequestDraw>
    while(cliKeepLoop())
 8014980:	f7fd fe84 	bl	801268c <cliKeepLoop>
 8014984:	4603      	mov	r3, r0
 8014986:	2b00      	cmp	r3, #0
 8014988:	d1ae      	bne.n	80148e8 <cliLcd+0x2c>
      }
    }

    lcdClearBuffer(black);
 801498a:	2000      	movs	r0, #0
 801498c:	f7ff f9bc 	bl	8013d08 <lcdClearBuffer>
    lcdUpdateDraw();
 8014990:	f7ff fbf4 	bl	801417c <lcdUpdateDraw>

    ret = true;
 8014994:	2301      	movs	r3, #1
 8014996:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "image") == true)
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	881b      	ldrh	r3, [r3, #0]
 801499c:	2b01      	cmp	r3, #1
 801499e:	d126      	bne.n	80149ee <cliLcd+0x132>
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	695b      	ldr	r3, [r3, #20]
 80149a4:	491e      	ldr	r1, [pc, #120]	; (8014a20 <cliLcd+0x164>)
 80149a6:	2000      	movs	r0, #0
 80149a8:	4798      	blx	r3
 80149aa:	4603      	mov	r3, r0
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d01e      	beq.n	80149ee <cliLcd+0x132>
  {
	  lcdClearBuffer(black);
 80149b0:	2000      	movs	r0, #0
 80149b2:	f7ff f9a9 	bl	8013d08 <lcdClearBuffer>
	  lcdUpdateDraw();
 80149b6:	f7ff fbe1 	bl	801417c <lcdUpdateDraw>
	  while(cliKeepLoop())
 80149ba:	e00c      	b.n	80149d6 <cliLcd+0x11a>
	  {
		  static bool blink = 0;
		  blink = get_blink();
 80149bc:	f002 ffd0 	bl	8017960 <get_blink>
 80149c0:	4603      	mov	r3, r0
 80149c2:	461a      	mov	r2, r3
 80149c4:	4b17      	ldr	r3, [pc, #92]	; (8014a24 <cliLcd+0x168>)
 80149c6:	701a      	strb	r2, [r3, #0]
		  draw_fan_status(0, 0, blink);
 80149c8:	4b16      	ldr	r3, [pc, #88]	; (8014a24 <cliLcd+0x168>)
 80149ca:	781b      	ldrb	r3, [r3, #0]
 80149cc:	461a      	mov	r2, r3
 80149ce:	2100      	movs	r1, #0
 80149d0:	2000      	movs	r0, #0
 80149d2:	f002 ff7b 	bl	80178cc <draw_fan_status>
	  while(cliKeepLoop())
 80149d6:	f7fd fe59 	bl	801268c <cliKeepLoop>
 80149da:	4603      	mov	r3, r0
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d1ed      	bne.n	80149bc <cliLcd+0x100>
	  }
	  lcdClearBuffer(black);
 80149e0:	2000      	movs	r0, #0
 80149e2:	f7ff f991 	bl	8013d08 <lcdClearBuffer>
	  lcdUpdateDraw();
 80149e6:	f7ff fbc9 	bl	801417c <lcdUpdateDraw>

	  ret = true;
 80149ea:	2301      	movs	r3, #1
 80149ec:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 80149ee:	7bfb      	ldrb	r3, [r7, #15]
 80149f0:	f083 0301 	eor.w	r3, r3, #1
 80149f4:	b2db      	uxtb	r3, r3
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d005      	beq.n	8014a06 <cliLcd+0x14a>
  {
    cliPrintf("lcd test\n");
 80149fa:	480b      	ldr	r0, [pc, #44]	; (8014a28 <cliLcd+0x16c>)
 80149fc:	f7fd fd4c 	bl	8012498 <cliPrintf>
    cliPrintf("lcd image\n");
 8014a00:	480a      	ldr	r0, [pc, #40]	; (8014a2c <cliLcd+0x170>)
 8014a02:	f7fd fd49 	bl	8012498 <cliPrintf>
  }
}
 8014a06:	bf00      	nop
 8014a08:	3710      	adds	r7, #16
 8014a0a:	46bd      	mov	sp, r7
 8014a0c:	bd80      	pop	{r7, pc}
 8014a0e:	bf00      	nop
 8014a10:	08028f08 	.word	0x08028f08
 8014a14:	08028f10 	.word	0x08028f10
 8014a18:	08028f20 	.word	0x08028f20
 8014a1c:	08028f28 	.word	0x08028f28
 8014a20:	08028f30 	.word	0x08028f30
 8014a24:	2000aa40 	.word	0x2000aa40
 8014a28:	08028f38 	.word	0x08028f38
 8014a2c:	08028f44 	.word	0x08028f44

08014a30 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	b088      	sub	sp, #32
 8014a34:	af00      	add	r7, sp, #0
  bool ret = true;
 8014a36:	2301      	movs	r3, #1
 8014a38:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014a3a:	1d3b      	adds	r3, r7, #4
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	601a      	str	r2, [r3, #0]
 8014a40:	605a      	str	r2, [r3, #4]
 8014a42:	609a      	str	r2, [r3, #8]
 8014a44:	60da      	str	r2, [r3, #12]
 8014a46:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8014a48:	2300      	movs	r3, #0
 8014a4a:	603b      	str	r3, [r7, #0]
 8014a4c:	4b1b      	ldr	r3, [pc, #108]	; (8014abc <ledInit+0x8c>)
 8014a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014a50:	4a1a      	ldr	r2, [pc, #104]	; (8014abc <ledInit+0x8c>)
 8014a52:	f043 0304 	orr.w	r3, r3, #4
 8014a56:	6313      	str	r3, [r2, #48]	; 0x30
 8014a58:	4b18      	ldr	r3, [pc, #96]	; (8014abc <ledInit+0x8c>)
 8014a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014a5c:	f003 0304 	and.w	r3, r3, #4
 8014a60:	603b      	str	r3, [r7, #0]
 8014a62:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8014a64:	2301      	movs	r3, #1
 8014a66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014a68:	2300      	movs	r3, #0
 8014a6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014a6c:	2300      	movs	r3, #0
 8014a6e:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 8014a70:	2300      	movs	r3, #0
 8014a72:	61fb      	str	r3, [r7, #28]
 8014a74:	e016      	b.n	8014aa4 <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8014a76:	4a12      	ldr	r2, [pc, #72]	; (8014ac0 <ledInit+0x90>)
 8014a78:	69fb      	ldr	r3, [r7, #28]
 8014a7a:	00db      	lsls	r3, r3, #3
 8014a7c:	4413      	add	r3, r2
 8014a7e:	889b      	ldrh	r3, [r3, #4]
 8014a80:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8014a82:	4a0f      	ldr	r2, [pc, #60]	; (8014ac0 <ledInit+0x90>)
 8014a84:	69fb      	ldr	r3, [r7, #28]
 8014a86:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014a8a:	1d3a      	adds	r2, r7, #4
 8014a8c:	4611      	mov	r1, r2
 8014a8e:	4618      	mov	r0, r3
 8014a90:	f009 fc76 	bl	801e380 <HAL_GPIO_Init>

    ledOff(i);
 8014a94:	69fb      	ldr	r3, [r7, #28]
 8014a96:	b2db      	uxtb	r3, r3
 8014a98:	4618      	mov	r0, r3
 8014a9a:	f000 f817 	bl	8014acc <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8014a9e:	69fb      	ldr	r3, [r7, #28]
 8014aa0:	3301      	adds	r3, #1
 8014aa2:	61fb      	str	r3, [r7, #28]
 8014aa4:	69fb      	ldr	r3, [r7, #28]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	dde5      	ble.n	8014a76 <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 8014aaa:	4906      	ldr	r1, [pc, #24]	; (8014ac4 <ledInit+0x94>)
 8014aac:	4806      	ldr	r0, [pc, #24]	; (8014ac8 <ledInit+0x98>)
 8014aae:	f7fd fe03 	bl	80126b8 <cliAdd>
#endif

  return ret;
 8014ab2:	7efb      	ldrb	r3, [r7, #27]
}
 8014ab4:	4618      	mov	r0, r3
 8014ab6:	3720      	adds	r7, #32
 8014ab8:	46bd      	mov	sp, r7
 8014aba:	bd80      	pop	{r7, pc}
 8014abc:	40023800 	.word	0x40023800
 8014ac0:	200000d0 	.word	0x200000d0
 8014ac4:	08014b45 	.word	0x08014b45
 8014ac8:	08028bf8 	.word	0x08028bf8

08014acc <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8014acc:	b580      	push	{r7, lr}
 8014ace:	b082      	sub	sp, #8
 8014ad0:	af00      	add	r7, sp, #0
 8014ad2:	4603      	mov	r3, r0
 8014ad4:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8014ad6:	79fb      	ldrb	r3, [r7, #7]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d111      	bne.n	8014b00 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8014adc:	79fb      	ldrb	r3, [r7, #7]
 8014ade:	4a0a      	ldr	r2, [pc, #40]	; (8014b08 <ledOff+0x3c>)
 8014ae0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8014ae4:	79fb      	ldrb	r3, [r7, #7]
 8014ae6:	4a08      	ldr	r2, [pc, #32]	; (8014b08 <ledOff+0x3c>)
 8014ae8:	00db      	lsls	r3, r3, #3
 8014aea:	4413      	add	r3, r2
 8014aec:	8899      	ldrh	r1, [r3, #4]
 8014aee:	79fb      	ldrb	r3, [r7, #7]
 8014af0:	4a05      	ldr	r2, [pc, #20]	; (8014b08 <ledOff+0x3c>)
 8014af2:	00db      	lsls	r3, r3, #3
 8014af4:	4413      	add	r3, r2
 8014af6:	79db      	ldrb	r3, [r3, #7]
 8014af8:	461a      	mov	r2, r3
 8014afa:	f009 fec1 	bl	801e880 <HAL_GPIO_WritePin>
 8014afe:	e000      	b.n	8014b02 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8014b00:	bf00      	nop
}
 8014b02:	3708      	adds	r7, #8
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bd80      	pop	{r7, pc}
 8014b08:	200000d0 	.word	0x200000d0

08014b0c <ledToggle>:

void ledToggle(uint8_t ch)
{
 8014b0c:	b580      	push	{r7, lr}
 8014b0e:	b082      	sub	sp, #8
 8014b10:	af00      	add	r7, sp, #0
 8014b12:	4603      	mov	r3, r0
 8014b14:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8014b16:	79fb      	ldrb	r3, [r7, #7]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d10d      	bne.n	8014b38 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8014b1c:	79fb      	ldrb	r3, [r7, #7]
 8014b1e:	4a08      	ldr	r2, [pc, #32]	; (8014b40 <ledToggle+0x34>)
 8014b20:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8014b24:	79fb      	ldrb	r3, [r7, #7]
 8014b26:	4906      	ldr	r1, [pc, #24]	; (8014b40 <ledToggle+0x34>)
 8014b28:	00db      	lsls	r3, r3, #3
 8014b2a:	440b      	add	r3, r1
 8014b2c:	889b      	ldrh	r3, [r3, #4]
 8014b2e:	4619      	mov	r1, r3
 8014b30:	4610      	mov	r0, r2
 8014b32:	f009 febe 	bl	801e8b2 <HAL_GPIO_TogglePin>
 8014b36:	e000      	b.n	8014b3a <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8014b38:	bf00      	nop
}
 8014b3a:	3708      	adds	r7, #8
 8014b3c:	46bd      	mov	sp, r7
 8014b3e:	bd80      	pop	{r7, pc}
 8014b40:	200000d0 	.word	0x200000d0

08014b44 <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 8014b44:	b580      	push	{r7, lr}
 8014b46:	b086      	sub	sp, #24
 8014b48:	af00      	add	r7, sp, #0
 8014b4a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	881b      	ldrh	r3, [r3, #0]
 8014b54:	2b03      	cmp	r3, #3
 8014b56:	d133      	bne.n	8014bc0 <cliLed+0x7c>
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	695b      	ldr	r3, [r3, #20]
 8014b5c:	491f      	ldr	r1, [pc, #124]	; (8014bdc <cliLed+0x98>)
 8014b5e:	2000      	movs	r0, #0
 8014b60:	4798      	blx	r3
 8014b62:	4603      	mov	r3, r0
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d02b      	beq.n	8014bc0 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	689b      	ldr	r3, [r3, #8]
 8014b6c:	2001      	movs	r0, #1
 8014b6e:	4798      	blx	r3
 8014b70:	4603      	mov	r3, r0
 8014b72:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	689b      	ldr	r3, [r3, #8]
 8014b78:	2002      	movs	r0, #2
 8014b7a:	4798      	blx	r3
 8014b7c:	4603      	mov	r3, r0
 8014b7e:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8014b80:	7dbb      	ldrb	r3, [r7, #22]
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d002      	beq.n	8014b8c <cliLed+0x48>
    {
      led_ch--;
 8014b86:	7dbb      	ldrb	r3, [r7, #22]
 8014b88:	3b01      	subs	r3, #1
 8014b8a:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8014b8c:	f7fc ff77 	bl	8011a7e <millis>
 8014b90:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8014b92:	e00e      	b.n	8014bb2 <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 8014b94:	f7fc ff73 	bl	8011a7e <millis>
 8014b98:	4602      	mov	r2, r0
 8014b9a:	693b      	ldr	r3, [r7, #16]
 8014b9c:	1ad3      	subs	r3, r2, r3
 8014b9e:	68fa      	ldr	r2, [r7, #12]
 8014ba0:	429a      	cmp	r2, r3
 8014ba2:	d806      	bhi.n	8014bb2 <cliLed+0x6e>
      {
        pre_time = millis();
 8014ba4:	f7fc ff6b 	bl	8011a7e <millis>
 8014ba8:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 8014baa:	7dbb      	ldrb	r3, [r7, #22]
 8014bac:	4618      	mov	r0, r3
 8014bae:	f7ff ffad 	bl	8014b0c <ledToggle>
    while(cliKeepLoop())
 8014bb2:	f7fd fd6b 	bl	801268c <cliKeepLoop>
 8014bb6:	4603      	mov	r3, r0
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d1eb      	bne.n	8014b94 <cliLed+0x50>
      }
    }

    ret = true;
 8014bbc:	2301      	movs	r3, #1
 8014bbe:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8014bc0:	7dfb      	ldrb	r3, [r7, #23]
 8014bc2:	f083 0301 	eor.w	r3, r3, #1
 8014bc6:	b2db      	uxtb	r3, r3
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	d003      	beq.n	8014bd4 <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 8014bcc:	2101      	movs	r1, #1
 8014bce:	4804      	ldr	r0, [pc, #16]	; (8014be0 <cliLed+0x9c>)
 8014bd0:	f7fd fc62 	bl	8012498 <cliPrintf>
  }
}
 8014bd4:	bf00      	nop
 8014bd6:	3718      	adds	r7, #24
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	bd80      	pop	{r7, pc}
 8014bdc:	08028bfc 	.word	0x08028bfc
 8014be0:	08028c04 	.word	0x08028c04

08014be4 <menuSetCallBack>:
#ifdef _USE_HW_CLI
static void cliMenu(cli_args_t *args);
#endif

void menuSetCallBack(void (*callback)(uint8_t layer))
{
 8014be4:	b480      	push	{r7}
 8014be6:	b083      	sub	sp, #12
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
	menu_node.callback = callback;
 8014bec:	4b06      	ldr	r3, [pc, #24]	; (8014c08 <menuSetCallBack+0x24>)
 8014bee:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014bf2:	461a      	mov	r2, r3
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8014bfa:	bf00      	nop
 8014bfc:	370c      	adds	r7, #12
 8014bfe:	46bd      	mov	sp, r7
 8014c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c04:	4770      	bx	lr
 8014c06:	bf00      	nop
 8014c08:	2000aa44 	.word	0x2000aa44

08014c0c <menuInit>:

bool menuInit(void)
{
 8014c0c:	b580      	push	{r7, lr}
 8014c0e:	af00      	add	r7, sp, #0
	menu_node.node = 1;
 8014c10:	4b1f      	ldr	r3, [pc, #124]	; (8014c90 <menuInit+0x84>)
 8014c12:	2201      	movs	r2, #1
 8014c14:	701a      	strb	r2, [r3, #0]
	menu_node.main = 0;
 8014c16:	4b1e      	ldr	r3, [pc, #120]	; (8014c90 <menuInit+0x84>)
 8014c18:	2200      	movs	r2, #0
 8014c1a:	705a      	strb	r2, [r3, #1]
	menu_node.layer = 0;
 8014c1c:	4b1c      	ldr	r3, [pc, #112]	; (8014c90 <menuInit+0x84>)
 8014c1e:	2200      	movs	r2, #0
 8014c20:	709a      	strb	r2, [r3, #2]
	menu_node.menu_count = 0;
 8014c22:	4b1b      	ldr	r3, [pc, #108]	; (8014c90 <menuInit+0x84>)
 8014c24:	2200      	movs	r2, #0
 8014c26:	70da      	strb	r2, [r3, #3]
	menu_node.menu_args.getData  = menuArgsGetData;
 8014c28:	4b19      	ldr	r3, [pc, #100]	; (8014c90 <menuInit+0x84>)
 8014c2a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c2e:	461a      	mov	r2, r3
 8014c30:	4b18      	ldr	r3, [pc, #96]	; (8014c94 <menuInit+0x88>)
 8014c32:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	menu_node.menu_args.getFloat = menuArgsGetFloat;
 8014c36:	4b16      	ldr	r3, [pc, #88]	; (8014c90 <menuInit+0x84>)
 8014c38:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c3c:	461a      	mov	r2, r3
 8014c3e:	4b16      	ldr	r3, [pc, #88]	; (8014c98 <menuInit+0x8c>)
 8014c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	menu_node.menu_args.getStr   = menuArgsGetStr;
 8014c44:	4b12      	ldr	r3, [pc, #72]	; (8014c90 <menuInit+0x84>)
 8014c46:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c4a:	461a      	mov	r2, r3
 8014c4c:	4b13      	ldr	r3, [pc, #76]	; (8014c9c <menuInit+0x90>)
 8014c4e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	menu_node.menu_args.isStr    = menuArgsIsStr;
 8014c52:	4b0f      	ldr	r3, [pc, #60]	; (8014c90 <menuInit+0x84>)
 8014c54:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c58:	461a      	mov	r2, r3
 8014c5a:	4b11      	ldr	r3, [pc, #68]	; (8014ca0 <menuInit+0x94>)
 8014c5c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	menu_node.callback = NULL;
 8014c60:	4b0b      	ldr	r3, [pc, #44]	; (8014c90 <menuInit+0x84>)
 8014c62:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c66:	461a      	mov	r2, r3
 8014c68:	2300      	movs	r3, #0
 8014c6a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

	menuAdd("Relay1", 0, menu_relay1);
 8014c6e:	4a0d      	ldr	r2, [pc, #52]	; (8014ca4 <menuInit+0x98>)
 8014c70:	2100      	movs	r1, #0
 8014c72:	480d      	ldr	r0, [pc, #52]	; (8014ca8 <menuInit+0x9c>)
 8014c74:	f000 f938 	bl	8014ee8 <menuAdd>
	menuAdd("Relay2", 0, menu_relay2);
 8014c78:	4a0c      	ldr	r2, [pc, #48]	; (8014cac <menuInit+0xa0>)
 8014c7a:	2100      	movs	r1, #0
 8014c7c:	480c      	ldr	r0, [pc, #48]	; (8014cb0 <menuInit+0xa4>)
 8014c7e:	f000 f933 	bl	8014ee8 <menuAdd>

#ifdef _USE_HW_CLI
  cliAdd("menu", cliMenu);
 8014c82:	490c      	ldr	r1, [pc, #48]	; (8014cb4 <menuInit+0xa8>)
 8014c84:	480c      	ldr	r0, [pc, #48]	; (8014cb8 <menuInit+0xac>)
 8014c86:	f7fd fd17 	bl	80126b8 <cliAdd>
#endif

	return true;
 8014c8a:	2301      	movs	r3, #1
}
 8014c8c:	4618      	mov	r0, r3
 8014c8e:	bd80      	pop	{r7, pc}
 8014c90:	2000aa44 	.word	0x2000aa44
 8014c94:	08014d85 	.word	0x08014d85
 8014c98:	08014ddd 	.word	0x08014ddd
 8014c9c:	08014e3d 	.word	0x08014e3d
 8014ca0:	08014e8d 	.word	0x08014e8d
 8014ca4:	08014f75 	.word	0x08014f75
 8014ca8:	08028c24 	.word	0x08028c24
 8014cac:	08014f91 	.word	0x08014f91
 8014cb0:	08028c2c 	.word	0x08028c2c
 8014cb4:	08014fad 	.word	0x08014fad
 8014cb8:	08028c34 	.word	0x08028c34

08014cbc <menuMain>:

bool menuMain(void)
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	af00      	add	r7, sp, #0
  if (menu_node.node == 0)
 8014cc0:	4b07      	ldr	r3, [pc, #28]	; (8014ce0 <menuMain+0x24>)
 8014cc2:	781b      	ldrb	r3, [r3, #0]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d101      	bne.n	8014ccc <menuMain+0x10>
  {
    return false;
 8014cc8:	2300      	movs	r3, #0
 8014cca:	e007      	b.n	8014cdc <menuMain+0x20>
  }

  if (menu_node.node >= 1)
 8014ccc:	4b04      	ldr	r3, [pc, #16]	; (8014ce0 <menuMain+0x24>)
 8014cce:	781b      	ldrb	r3, [r3, #0]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d002      	beq.n	8014cda <menuMain+0x1e>
  {
    menuUpdate(&menu_node);
 8014cd4:	4802      	ldr	r0, [pc, #8]	; (8014ce0 <menuMain+0x24>)
 8014cd6:	f000 f805 	bl	8014ce4 <menuUpdate>
  }

  return true;
 8014cda:	2301      	movs	r3, #1
}
 8014cdc:	4618      	mov	r0, r3
 8014cde:	bd80      	pop	{r7, pc}
 8014ce0:	2000aa44 	.word	0x2000aa44

08014ce4 <menuUpdate>:

bool menuUpdate(menu_t *p_menu)
{
 8014ce4:	b580      	push	{r7, lr}
 8014ce6:	b084      	sub	sp, #16
 8014ce8:	af00      	add	r7, sp, #0
 8014cea:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014cec:	2300      	movs	r3, #0
 8014cee:	73fb      	strb	r3, [r7, #15]

  if(p_menu->callback != NULL)
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014cf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d008      	beq.n	8014d10 <menuUpdate+0x2c>
  {
	  (*p_menu->callback)(p_menu->layer);
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014d04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014d08:	687a      	ldr	r2, [r7, #4]
 8014d0a:	7892      	ldrb	r2, [r2, #2]
 8014d0c:	4610      	mov	r0, r2
 8014d0e:	4798      	blx	r3
  }

  return ret;
 8014d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d12:	4618      	mov	r0, r3
 8014d14:	3710      	adds	r7, #16
 8014d16:	46bd      	mov	sp, r7
 8014d18:	bd80      	pop	{r7, pc}

08014d1a <menu_strToUpper>:

void menu_strToUpper(char *str)
{
 8014d1a:	b480      	push	{r7}
 8014d1c:	b085      	sub	sp, #20
 8014d1e:	af00      	add	r7, sp, #0
 8014d20:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<MENU_NAME_MAX; i++)
 8014d22:	2300      	movs	r3, #0
 8014d24:	81fb      	strh	r3, [r7, #14]
 8014d26:	e018      	b.n	8014d5a <menu_strToUpper+0x40>
  {
    str_ch = str[i];
 8014d28:	89fb      	ldrh	r3, [r7, #14]
 8014d2a:	687a      	ldr	r2, [r7, #4]
 8014d2c:	4413      	add	r3, r2
 8014d2e:	781b      	ldrb	r3, [r3, #0]
 8014d30:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8014d32:	7b7b      	ldrb	r3, [r7, #13]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d014      	beq.n	8014d62 <menu_strToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8014d38:	7b7b      	ldrb	r3, [r7, #13]
 8014d3a:	2b60      	cmp	r3, #96	; 0x60
 8014d3c:	d905      	bls.n	8014d4a <menu_strToUpper+0x30>
 8014d3e:	7b7b      	ldrb	r3, [r7, #13]
 8014d40:	2b7a      	cmp	r3, #122	; 0x7a
 8014d42:	d802      	bhi.n	8014d4a <menu_strToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8014d44:	7b7b      	ldrb	r3, [r7, #13]
 8014d46:	3b20      	subs	r3, #32
 8014d48:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8014d4a:	89fb      	ldrh	r3, [r7, #14]
 8014d4c:	687a      	ldr	r2, [r7, #4]
 8014d4e:	4413      	add	r3, r2
 8014d50:	7b7a      	ldrb	r2, [r7, #13]
 8014d52:	701a      	strb	r2, [r3, #0]
  for (i=0; i<MENU_NAME_MAX; i++)
 8014d54:	89fb      	ldrh	r3, [r7, #14]
 8014d56:	3301      	adds	r3, #1
 8014d58:	81fb      	strh	r3, [r7, #14]
 8014d5a:	89fb      	ldrh	r3, [r7, #14]
 8014d5c:	2bff      	cmp	r3, #255	; 0xff
 8014d5e:	d9e3      	bls.n	8014d28 <menu_strToUpper+0xe>
 8014d60:	e000      	b.n	8014d64 <menu_strToUpper+0x4a>
      break;
 8014d62:	bf00      	nop
  }

  if (i == MENU_NAME_MAX)
 8014d64:	89fb      	ldrh	r3, [r7, #14]
 8014d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014d6a:	d105      	bne.n	8014d78 <menu_strToUpper+0x5e>
  {
    str[i-1] = 0;
 8014d6c:	89fb      	ldrh	r3, [r7, #14]
 8014d6e:	3b01      	subs	r3, #1
 8014d70:	687a      	ldr	r2, [r7, #4]
 8014d72:	4413      	add	r3, r2
 8014d74:	2200      	movs	r2, #0
 8014d76:	701a      	strb	r2, [r3, #0]
  }
}
 8014d78:	bf00      	nop
 8014d7a:	3714      	adds	r7, #20
 8014d7c:	46bd      	mov	sp, r7
 8014d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d82:	4770      	bx	lr

08014d84 <menuArgsGetData>:


int32_t menuArgsGetData(uint8_t index)
{
 8014d84:	b580      	push	{r7, lr}
 8014d86:	b084      	sub	sp, #16
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	4603      	mov	r3, r0
 8014d8c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8014d8e:	2300      	movs	r3, #0
 8014d90:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8014d92:	4b11      	ldr	r3, [pc, #68]	; (8014dd8 <menuArgsGetData+0x54>)
 8014d94:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014d96:	79fb      	ldrb	r3, [r7, #7]
 8014d98:	b29a      	uxth	r2, r3
 8014d9a:	68bb      	ldr	r3, [r7, #8]
 8014d9c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014da0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014da4:	429a      	cmp	r2, r3
 8014da6:	d301      	bcc.n	8014dac <menuArgsGetData+0x28>
  {
    return 0;
 8014da8:	2300      	movs	r3, #0
 8014daa:	e010      	b.n	8014dce <menuArgsGetData+0x4a>
  }

  ret = (int32_t)strtoul((const char * ) p_menu->menu_args.argv[index], (char **)NULL, (int) 0);
 8014dac:	68bb      	ldr	r3, [r7, #8]
 8014dae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014db2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014db6:	79fb      	ldrb	r3, [r7, #7]
 8014db8:	009b      	lsls	r3, r3, #2
 8014dba:	4413      	add	r3, r2
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	2200      	movs	r2, #0
 8014dc0:	2100      	movs	r1, #0
 8014dc2:	4618      	mov	r0, r3
 8014dc4:	f010 fe28 	bl	8025a18 <strtoul>
 8014dc8:	4603      	mov	r3, r0
 8014dca:	60fb      	str	r3, [r7, #12]

  return ret;
 8014dcc:	68fb      	ldr	r3, [r7, #12]
}
 8014dce:	4618      	mov	r0, r3
 8014dd0:	3710      	adds	r7, #16
 8014dd2:	46bd      	mov	sp, r7
 8014dd4:	bd80      	pop	{r7, pc}
 8014dd6:	bf00      	nop
 8014dd8:	2000aa44 	.word	0x2000aa44

08014ddc <menuArgsGetFloat>:

float menuArgsGetFloat(uint8_t index)
{
 8014ddc:	b580      	push	{r7, lr}
 8014dde:	b084      	sub	sp, #16
 8014de0:	af00      	add	r7, sp, #0
 8014de2:	4603      	mov	r3, r0
 8014de4:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8014de6:	f04f 0300 	mov.w	r3, #0
 8014dea:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8014dec:	4b12      	ldr	r3, [pc, #72]	; (8014e38 <menuArgsGetFloat+0x5c>)
 8014dee:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014df0:	79fb      	ldrb	r3, [r7, #7]
 8014df2:	b29a      	uxth	r2, r3
 8014df4:	68bb      	ldr	r3, [r7, #8]
 8014df6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014dfa:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014dfe:	429a      	cmp	r2, r3
 8014e00:	d302      	bcc.n	8014e08 <menuArgsGetFloat+0x2c>
  {
    return 0;
 8014e02:	f04f 0300 	mov.w	r3, #0
 8014e06:	e00f      	b.n	8014e28 <menuArgsGetFloat+0x4c>
  }

  ret = (float)strtof((const char * ) p_menu->menu_args.argv[index], (char **)NULL);
 8014e08:	68bb      	ldr	r3, [r7, #8]
 8014e0a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e0e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014e12:	79fb      	ldrb	r3, [r7, #7]
 8014e14:	009b      	lsls	r3, r3, #2
 8014e16:	4413      	add	r3, r2
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	2100      	movs	r1, #0
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	f010 fd2d 	bl	802587c <strtof>
 8014e22:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8014e26:	68fb      	ldr	r3, [r7, #12]
}
 8014e28:	ee07 3a90 	vmov	s15, r3
 8014e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8014e30:	3710      	adds	r7, #16
 8014e32:	46bd      	mov	sp, r7
 8014e34:	bd80      	pop	{r7, pc}
 8014e36:	bf00      	nop
 8014e38:	2000aa44 	.word	0x2000aa44

08014e3c <menuArgsGetStr>:

char *menuArgsGetStr(uint8_t index)
{
 8014e3c:	b480      	push	{r7}
 8014e3e:	b085      	sub	sp, #20
 8014e40:	af00      	add	r7, sp, #0
 8014e42:	4603      	mov	r3, r0
 8014e44:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8014e46:	2300      	movs	r3, #0
 8014e48:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8014e4a:	4b0f      	ldr	r3, [pc, #60]	; (8014e88 <menuArgsGetStr+0x4c>)
 8014e4c:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014e4e:	79fb      	ldrb	r3, [r7, #7]
 8014e50:	b29a      	uxth	r2, r3
 8014e52:	68bb      	ldr	r3, [r7, #8]
 8014e54:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e58:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014e5c:	429a      	cmp	r2, r3
 8014e5e:	d301      	bcc.n	8014e64 <menuArgsGetStr+0x28>
  {
    return 0;
 8014e60:	2300      	movs	r3, #0
 8014e62:	e00a      	b.n	8014e7a <menuArgsGetStr+0x3e>
  }

  ret = p_menu->menu_args.argv[index];
 8014e64:	68bb      	ldr	r3, [r7, #8]
 8014e66:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014e6e:	79fb      	ldrb	r3, [r7, #7]
 8014e70:	009b      	lsls	r3, r3, #2
 8014e72:	4413      	add	r3, r2
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	60fb      	str	r3, [r7, #12]

  return ret;
 8014e78:	68fb      	ldr	r3, [r7, #12]
}
 8014e7a:	4618      	mov	r0, r3
 8014e7c:	3714      	adds	r7, #20
 8014e7e:	46bd      	mov	sp, r7
 8014e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e84:	4770      	bx	lr
 8014e86:	bf00      	nop
 8014e88:	2000aa44 	.word	0x2000aa44

08014e8c <menuArgsIsStr>:

bool menuArgsIsStr(uint8_t index, char *p_str)
{
 8014e8c:	b580      	push	{r7, lr}
 8014e8e:	b084      	sub	sp, #16
 8014e90:	af00      	add	r7, sp, #0
 8014e92:	4603      	mov	r3, r0
 8014e94:	6039      	str	r1, [r7, #0]
 8014e96:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8014e98:	2300      	movs	r3, #0
 8014e9a:	73fb      	strb	r3, [r7, #15]
  menu_t *p_menu = &menu_node;
 8014e9c:	4b11      	ldr	r3, [pc, #68]	; (8014ee4 <menuArgsIsStr+0x58>)
 8014e9e:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014ea0:	79fb      	ldrb	r3, [r7, #7]
 8014ea2:	b29a      	uxth	r2, r3
 8014ea4:	68bb      	ldr	r3, [r7, #8]
 8014ea6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014eaa:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014eae:	429a      	cmp	r2, r3
 8014eb0:	d301      	bcc.n	8014eb6 <menuArgsIsStr+0x2a>
  {
    return 0;
 8014eb2:	2300      	movs	r3, #0
 8014eb4:	e012      	b.n	8014edc <menuArgsIsStr+0x50>
  }

  if(strcmp(p_str, p_menu->menu_args.argv[index]) == 0)
 8014eb6:	68bb      	ldr	r3, [r7, #8]
 8014eb8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014ebc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014ec0:	79fb      	ldrb	r3, [r7, #7]
 8014ec2:	009b      	lsls	r3, r3, #2
 8014ec4:	4413      	add	r3, r2
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	4619      	mov	r1, r3
 8014eca:	6838      	ldr	r0, [r7, #0]
 8014ecc:	f7fb fcd8 	bl	8010880 <strcmp>
 8014ed0:	4603      	mov	r3, r0
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d101      	bne.n	8014eda <menuArgsIsStr+0x4e>
  {
    ret = true;
 8014ed6:	2301      	movs	r3, #1
 8014ed8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8014eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8014edc:	4618      	mov	r0, r3
 8014ede:	3710      	adds	r7, #16
 8014ee0:	46bd      	mov	sp, r7
 8014ee2:	bd80      	pop	{r7, pc}
 8014ee4:	2000aa44 	.word	0x2000aa44

08014ee8 <menuAdd>:

bool menuAdd(const char *menu_str, uint8_t layer, void (*p_func)(menu_args_t *))
{
 8014ee8:	b580      	push	{r7, lr}
 8014eea:	b088      	sub	sp, #32
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	60f8      	str	r0, [r7, #12]
 8014ef0:	460b      	mov	r3, r1
 8014ef2:	607a      	str	r2, [r7, #4]
 8014ef4:	72fb      	strb	r3, [r7, #11]
  bool ret = true;
 8014ef6:	2301      	movs	r3, #1
 8014ef8:	77fb      	strb	r3, [r7, #31]
  menu_t *p_menu = &menu_node;
 8014efa:	4b1d      	ldr	r3, [pc, #116]	; (8014f70 <menuAdd+0x88>)
 8014efc:	61bb      	str	r3, [r7, #24]
  uint16_t index;

  if (p_menu->menu_count >= MENU_LIST_MAX)
 8014efe:	69bb      	ldr	r3, [r7, #24]
 8014f00:	78db      	ldrb	r3, [r3, #3]
 8014f02:	2b1f      	cmp	r3, #31
 8014f04:	d901      	bls.n	8014f0a <menuAdd+0x22>
  {
    return false;
 8014f06:	2300      	movs	r3, #0
 8014f08:	e02e      	b.n	8014f68 <menuAdd+0x80>
  }

  index = p_menu->menu_count;
 8014f0a:	69bb      	ldr	r3, [r7, #24]
 8014f0c:	78db      	ldrb	r3, [r3, #3]
 8014f0e:	82fb      	strh	r3, [r7, #22]
  p_menu->layer = layer;
 8014f10:	69bb      	ldr	r3, [r7, #24]
 8014f12:	7afa      	ldrb	r2, [r7, #11]
 8014f14:	709a      	strb	r2, [r3, #2]

  strcpy(p_menu->menu_list[index].menu_str, menu_str);
 8014f16:	8afa      	ldrh	r2, [r7, #22]
 8014f18:	4613      	mov	r3, r2
 8014f1a:	019b      	lsls	r3, r3, #6
 8014f1c:	4413      	add	r3, r2
 8014f1e:	009b      	lsls	r3, r3, #2
 8014f20:	69ba      	ldr	r2, [r7, #24]
 8014f22:	4413      	add	r3, r2
 8014f24:	3304      	adds	r3, #4
 8014f26:	68f9      	ldr	r1, [r7, #12]
 8014f28:	4618      	mov	r0, r3
 8014f2a:	f00f fe7d 	bl	8024c28 <strcpy>
  p_menu->menu_list[index].menu_func = p_func;
 8014f2e:	8afa      	ldrh	r2, [r7, #22]
 8014f30:	69b9      	ldr	r1, [r7, #24]
 8014f32:	4613      	mov	r3, r2
 8014f34:	019b      	lsls	r3, r3, #6
 8014f36:	4413      	add	r3, r2
 8014f38:	009b      	lsls	r3, r3, #2
 8014f3a:	440b      	add	r3, r1
 8014f3c:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8014f40:	687a      	ldr	r2, [r7, #4]
 8014f42:	601a      	str	r2, [r3, #0]

  menu_strToUpper(p_menu->menu_list[index].menu_str);
 8014f44:	8afa      	ldrh	r2, [r7, #22]
 8014f46:	4613      	mov	r3, r2
 8014f48:	019b      	lsls	r3, r3, #6
 8014f4a:	4413      	add	r3, r2
 8014f4c:	009b      	lsls	r3, r3, #2
 8014f4e:	69ba      	ldr	r2, [r7, #24]
 8014f50:	4413      	add	r3, r2
 8014f52:	3304      	adds	r3, #4
 8014f54:	4618      	mov	r0, r3
 8014f56:	f7ff fee0 	bl	8014d1a <menu_strToUpper>

  p_menu->menu_count++;
 8014f5a:	69bb      	ldr	r3, [r7, #24]
 8014f5c:	78db      	ldrb	r3, [r3, #3]
 8014f5e:	3301      	adds	r3, #1
 8014f60:	b2da      	uxtb	r2, r3
 8014f62:	69bb      	ldr	r3, [r7, #24]
 8014f64:	70da      	strb	r2, [r3, #3]

  return ret;
 8014f66:	7ffb      	ldrb	r3, [r7, #31]
}
 8014f68:	4618      	mov	r0, r3
 8014f6a:	3720      	adds	r7, #32
 8014f6c:	46bd      	mov	sp, r7
 8014f6e:	bd80      	pop	{r7, pc}
 8014f70:	2000aa44 	.word	0x2000aa44

08014f74 <menu_relay1>:

void menu_relay1(menu_args_t *args)
{
 8014f74:	b480      	push	{r7}
 8014f76:	b085      	sub	sp, #20
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	6078      	str	r0, [r7, #4]
	menu_t *p_menu = &menu_node;
 8014f7c:	4b03      	ldr	r3, [pc, #12]	; (8014f8c <menu_relay1+0x18>)
 8014f7e:	60fb      	str	r3, [r7, #12]

}
 8014f80:	bf00      	nop
 8014f82:	3714      	adds	r7, #20
 8014f84:	46bd      	mov	sp, r7
 8014f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f8a:	4770      	bx	lr
 8014f8c:	2000aa44 	.word	0x2000aa44

08014f90 <menu_relay2>:

void menu_relay2(menu_args_t *args)
{
 8014f90:	b480      	push	{r7}
 8014f92:	b085      	sub	sp, #20
 8014f94:	af00      	add	r7, sp, #0
 8014f96:	6078      	str	r0, [r7, #4]
	menu_t *p_menu = &menu_node;
 8014f98:	4b03      	ldr	r3, [pc, #12]	; (8014fa8 <menu_relay2+0x18>)
 8014f9a:	60fb      	str	r3, [r7, #12]

}
 8014f9c:	bf00      	nop
 8014f9e:	3714      	adds	r7, #20
 8014fa0:	46bd      	mov	sp, r7
 8014fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fa6:	4770      	bx	lr
 8014fa8:	2000aa44 	.word	0x2000aa44

08014fac <cliMenu>:

#ifdef _USE_HW_CLI

void cliMenu(cli_args_t *args)
{
 8014fac:	b580      	push	{r7, lr}
 8014fae:	b086      	sub	sp, #24
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014fb4:	2300      	movs	r3, #0
 8014fb6:	75fb      	strb	r3, [r7, #23]

  menu_t *p_menu = &menu_node;
 8014fb8:	4b1a      	ldr	r3, [pc, #104]	; (8015024 <cliMenu+0x78>)
 8014fba:	60fb      	str	r3, [r7, #12]


  if (args->argc == 1 && args->isStr(0, "show"))
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	881b      	ldrh	r3, [r3, #0]
 8014fc0:	2b01      	cmp	r3, #1
 8014fc2:	d121      	bne.n	8015008 <cliMenu+0x5c>
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	695b      	ldr	r3, [r3, #20]
 8014fc8:	4917      	ldr	r1, [pc, #92]	; (8015028 <cliMenu+0x7c>)
 8014fca:	2000      	movs	r0, #0
 8014fcc:	4798      	blx	r3
 8014fce:	4603      	mov	r3, r0
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d019      	beq.n	8015008 <cliMenu+0x5c>
  {
      for (int i=0; i<2; i++)
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	613b      	str	r3, [r7, #16]
 8014fd8:	e00e      	b.n	8014ff8 <cliMenu+0x4c>
      {
        cliPrintf("%s\n", p_menu->menu_list[i].menu_str);
 8014fda:	693a      	ldr	r2, [r7, #16]
 8014fdc:	4613      	mov	r3, r2
 8014fde:	019b      	lsls	r3, r3, #6
 8014fe0:	4413      	add	r3, r2
 8014fe2:	009b      	lsls	r3, r3, #2
 8014fe4:	68fa      	ldr	r2, [r7, #12]
 8014fe6:	4413      	add	r3, r2
 8014fe8:	3304      	adds	r3, #4
 8014fea:	4619      	mov	r1, r3
 8014fec:	480f      	ldr	r0, [pc, #60]	; (801502c <cliMenu+0x80>)
 8014fee:	f7fd fa53 	bl	8012498 <cliPrintf>
      for (int i=0; i<2; i++)
 8014ff2:	693b      	ldr	r3, [r7, #16]
 8014ff4:	3301      	adds	r3, #1
 8014ff6:	613b      	str	r3, [r7, #16]
 8014ff8:	693b      	ldr	r3, [r7, #16]
 8014ffa:	2b01      	cmp	r3, #1
 8014ffc:	dded      	ble.n	8014fda <cliMenu+0x2e>
      }
      cliPrintf("\n");
 8014ffe:	480c      	ldr	r0, [pc, #48]	; (8015030 <cliMenu+0x84>)
 8015000:	f7fd fa4a 	bl	8012498 <cliPrintf>
    ret = true;
 8015004:	2301      	movs	r3, #1
 8015006:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8015008:	7dfb      	ldrb	r3, [r7, #23]
 801500a:	f083 0301 	eor.w	r3, r3, #1
 801500e:	b2db      	uxtb	r3, r3
 8015010:	2b00      	cmp	r3, #0
 8015012:	d002      	beq.n	801501a <cliMenu+0x6e>
  {
    cliPrintf("menu show\n");
 8015014:	4807      	ldr	r0, [pc, #28]	; (8015034 <cliMenu+0x88>)
 8015016:	f7fd fa3f 	bl	8012498 <cliPrintf>
  }
}
 801501a:	bf00      	nop
 801501c:	3718      	adds	r7, #24
 801501e:	46bd      	mov	sp, r7
 8015020:	bd80      	pop	{r7, pc}
 8015022:	bf00      	nop
 8015024:	2000aa44 	.word	0x2000aa44
 8015028:	08028c3c 	.word	0x08028c3c
 801502c:	08028c44 	.word	0x08028c44
 8015030:	08028c48 	.word	0x08028c48
 8015034:	08028c4c 	.word	0x08028c4c

08015038 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8015038:	b580      	push	{r7, lr}
 801503a:	b084      	sub	sp, #16
 801503c:	af00      	add	r7, sp, #0
 801503e:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8015040:	4b0d      	ldr	r3, [pc, #52]	; (8015078 <DWT_Delay_us+0x40>)
 8015042:	685b      	ldr	r3, [r3, #4]
 8015044:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8015046:	f00a f869 	bl	801f11c <HAL_RCC_GetHCLKFreq>
 801504a:	4603      	mov	r3, r0
 801504c:	4a0b      	ldr	r2, [pc, #44]	; (801507c <DWT_Delay_us+0x44>)
 801504e:	fba2 2303 	umull	r2, r3, r2, r3
 8015052:	0c9b      	lsrs	r3, r3, #18
 8015054:	687a      	ldr	r2, [r7, #4]
 8015056:	fb02 f303 	mul.w	r3, r2, r3
 801505a:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 801505c:	bf00      	nop
 801505e:	4b06      	ldr	r3, [pc, #24]	; (8015078 <DWT_Delay_us+0x40>)
 8015060:	685a      	ldr	r2, [r3, #4]
 8015062:	68fb      	ldr	r3, [r7, #12]
 8015064:	1ad2      	subs	r2, r2, r3
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	429a      	cmp	r2, r3
 801506a:	d3f8      	bcc.n	801505e <DWT_Delay_us+0x26>
}
 801506c:	bf00      	nop
 801506e:	bf00      	nop
 8015070:	3710      	adds	r7, #16
 8015072:	46bd      	mov	sp, r7
 8015074:	bd80      	pop	{r7, pc}
 8015076:	bf00      	nop
 8015078:	e0001000 	.word	0xe0001000
 801507c:	431bde83 	.word	0x431bde83

08015080 <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 8015080:	b480      	push	{r7}
 8015082:	b083      	sub	sp, #12
 8015084:	af00      	add	r7, sp, #0
 8015086:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	889b      	ldrh	r3, [r3, #4]
 801508c:	041a      	lsls	r2, r3, #16
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	619a      	str	r2, [r3, #24]
}
 8015094:	bf00      	nop
 8015096:	370c      	adds	r7, #12
 8015098:	46bd      	mov	sp, r7
 801509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801509e:	4770      	bx	lr

080150a0 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 80150a0:	b480      	push	{r7}
 80150a2:	b083      	sub	sp, #12
 80150a4:	af00      	add	r7, sp, #0
 80150a6:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	889a      	ldrh	r2, [r3, #4]
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	619a      	str	r2, [r3, #24]
}
 80150b2:	bf00      	nop
 80150b4:	370c      	adds	r7, #12
 80150b6:	46bd      	mov	sp, r7
 80150b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150bc:	4770      	bx	lr

080150be <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 80150be:	b580      	push	{r7, lr}
 80150c0:	b088      	sub	sp, #32
 80150c2:	af00      	add	r7, sp, #0
 80150c4:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 80150c6:	2300      	movs	r3, #0
 80150c8:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 80150ca:	2300      	movs	r3, #0
 80150cc:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 80150ce:	2302      	movs	r3, #2
 80150d0:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	889b      	ldrh	r3, [r3, #4]
 80150d6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	f107 020c 	add.w	r2, r7, #12
 80150e0:	4611      	mov	r1, r2
 80150e2:	4618      	mov	r0, r3
 80150e4:	f009 f94c 	bl	801e380 <HAL_GPIO_Init>
}
 80150e8:	bf00      	nop
 80150ea:	3720      	adds	r7, #32
 80150ec:	46bd      	mov	sp, r7
 80150ee:	bd80      	pop	{r7, pc}

080150f0 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 80150f0:	b580      	push	{r7, lr}
 80150f2:	b088      	sub	sp, #32
 80150f4:	af00      	add	r7, sp, #0
 80150f6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 80150f8:	2311      	movs	r3, #17
 80150fa:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 80150fc:	2300      	movs	r3, #0
 80150fe:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8015100:	2302      	movs	r3, #2
 8015102:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	889b      	ldrh	r3, [r3, #4]
 8015108:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	f107 020c 	add.w	r2, r7, #12
 8015112:	4611      	mov	r1, r2
 8015114:	4618      	mov	r0, r3
 8015116:	f009 f933 	bl	801e380 <HAL_GPIO_Init>

}
 801511a:	bf00      	nop
 801511c:	3720      	adds	r7, #32
 801511e:	46bd      	mov	sp, r7
 8015120:	bd80      	pop	{r7, pc}

08015122 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8015122:	b580      	push	{r7, lr}
 8015124:	b084      	sub	sp, #16
 8015126:	af00      	add	r7, sp, #0
 8015128:	60f8      	str	r0, [r7, #12]
 801512a:	60b9      	str	r1, [r7, #8]
 801512c:	4613      	mov	r3, r2
 801512e:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	68ba      	ldr	r2, [r7, #8]
 8015134:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	88fa      	ldrh	r2, [r7, #6]
 801513a:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 801513c:	68f8      	ldr	r0, [r7, #12]
 801513e:	f7ff ffd7 	bl	80150f0 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 8015142:	68f8      	ldr	r0, [r7, #12]
 8015144:	f7ff ffac 	bl	80150a0 <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 8015148:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801514c:	f7ff ff74 	bl	8015038 <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 8015150:	68f8      	ldr	r0, [r7, #12]
 8015152:	f7ff ff95 	bl	8015080 <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 8015156:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801515a:	f7ff ff6d 	bl	8015038 <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 801515e:	68f8      	ldr	r0, [r7, #12]
 8015160:	f7ff ff9e 	bl	80150a0 <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 8015164:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8015168:	f7ff ff66 	bl	8015038 <DWT_Delay_us>
}
 801516c:	bf00      	nop
 801516e:	3710      	adds	r7, #16
 8015170:	46bd      	mov	sp, r7
 8015172:	bd80      	pop	{r7, pc}

08015174 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 8015174:	b580      	push	{r7, lr}
 8015176:	b084      	sub	sp, #16
 8015178:	af00      	add	r7, sp, #0
 801517a:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 801517c:	6878      	ldr	r0, [r7, #4]
 801517e:	f7ff ff7f 	bl	8015080 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8015182:	6878      	ldr	r0, [r7, #4]
 8015184:	f7ff ffb4 	bl	80150f0 <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 8015188:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 801518c:	f7ff ff54 	bl	8015038 <DWT_Delay_us>
	DWT_Delay_us(20);
 8015190:	2014      	movs	r0, #20
 8015192:	f7ff ff51 	bl	8015038 <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8015196:	6878      	ldr	r0, [r7, #4]
 8015198:	f7ff ff91 	bl	80150be <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 801519c:	2046      	movs	r0, #70	; 0x46
 801519e:	f7ff ff4b 	bl	8015038 <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	681a      	ldr	r2, [r3, #0]
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	889b      	ldrh	r3, [r3, #4]
 80151aa:	4619      	mov	r1, r3
 80151ac:	4610      	mov	r0, r2
 80151ae:	f009 fb4f 	bl	801e850 <HAL_GPIO_ReadPin>
 80151b2:	4603      	mov	r3, r0
 80151b4:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 80151b6:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80151ba:	f7ff ff3d 	bl	8015038 <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 80151be:	7bfb      	ldrb	r3, [r7, #15]
}
 80151c0:	4618      	mov	r0, r3
 80151c2:	3710      	adds	r7, #16
 80151c4:	46bd      	mov	sp, r7
 80151c6:	bd80      	pop	{r7, pc}

080151c8 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 80151c8:	b580      	push	{r7, lr}
 80151ca:	b082      	sub	sp, #8
 80151cc:	af00      	add	r7, sp, #0
 80151ce:	6078      	str	r0, [r7, #4]
 80151d0:	460b      	mov	r3, r1
 80151d2:	70fb      	strb	r3, [r7, #3]
	if (bit)
 80151d4:	78fb      	ldrb	r3, [r7, #3]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d012      	beq.n	8015200 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 80151da:	6878      	ldr	r0, [r7, #4]
 80151dc:	f7ff ff50 	bl	8015080 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f7ff ff85 	bl	80150f0 <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 80151e6:	200a      	movs	r0, #10
 80151e8:	f7ff ff26 	bl	8015038 <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 80151ec:	6878      	ldr	r0, [r7, #4]
 80151ee:	f7ff ff66 	bl	80150be <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 80151f2:	2037      	movs	r0, #55	; 0x37
 80151f4:	f7ff ff20 	bl	8015038 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80151f8:	6878      	ldr	r0, [r7, #4]
 80151fa:	f7ff ff60 	bl	80150be <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 80151fe:	e011      	b.n	8015224 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 8015200:	6878      	ldr	r0, [r7, #4]
 8015202:	f7ff ff3d 	bl	8015080 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8015206:	6878      	ldr	r0, [r7, #4]
 8015208:	f7ff ff72 	bl	80150f0 <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 801520c:	2041      	movs	r0, #65	; 0x41
 801520e:	f7ff ff13 	bl	8015038 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8015212:	6878      	ldr	r0, [r7, #4]
 8015214:	f7ff ff53 	bl	80150be <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 8015218:	2005      	movs	r0, #5
 801521a:	f7ff ff0d 	bl	8015038 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 801521e:	6878      	ldr	r0, [r7, #4]
 8015220:	f7ff ff4d 	bl	80150be <ONEWIRE_INPUT>
}
 8015224:	bf00      	nop
 8015226:	3708      	adds	r7, #8
 8015228:	46bd      	mov	sp, r7
 801522a:	bd80      	pop	{r7, pc}

0801522c <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 801522c:	b580      	push	{r7, lr}
 801522e:	b084      	sub	sp, #16
 8015230:	af00      	add	r7, sp, #0
 8015232:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8015234:	2300      	movs	r3, #0
 8015236:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8015238:	6878      	ldr	r0, [r7, #4]
 801523a:	f7ff ff21 	bl	8015080 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 801523e:	6878      	ldr	r0, [r7, #4]
 8015240:	f7ff ff56 	bl	80150f0 <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 8015244:	2002      	movs	r0, #2
 8015246:	f7ff fef7 	bl	8015038 <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 801524a:	6878      	ldr	r0, [r7, #4]
 801524c:	f7ff ff37 	bl	80150be <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 8015250:	200a      	movs	r0, #10
 8015252:	f7ff fef1 	bl	8015038 <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	681a      	ldr	r2, [r3, #0]
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	889b      	ldrh	r3, [r3, #4]
 801525e:	4619      	mov	r1, r3
 8015260:	4610      	mov	r0, r2
 8015262:	f009 faf5 	bl	801e850 <HAL_GPIO_ReadPin>
 8015266:	4603      	mov	r3, r0
 8015268:	2b00      	cmp	r3, #0
 801526a:	d001      	beq.n	8015270 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 801526c:	2301      	movs	r3, #1
 801526e:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 8015270:	2032      	movs	r0, #50	; 0x32
 8015272:	f7ff fee1 	bl	8015038 <DWT_Delay_us>

	/* Return bit value */
	return bit;
 8015276:	7bfb      	ldrb	r3, [r7, #15]
}
 8015278:	4618      	mov	r0, r3
 801527a:	3710      	adds	r7, #16
 801527c:	46bd      	mov	sp, r7
 801527e:	bd80      	pop	{r7, pc}

08015280 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8015280:	b580      	push	{r7, lr}
 8015282:	b084      	sub	sp, #16
 8015284:	af00      	add	r7, sp, #0
 8015286:	6078      	str	r0, [r7, #4]
 8015288:	460b      	mov	r3, r1
 801528a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 801528c:	2308      	movs	r3, #8
 801528e:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8015290:	e00a      	b.n	80152a8 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8015292:	78fb      	ldrb	r3, [r7, #3]
 8015294:	f003 0301 	and.w	r3, r3, #1
 8015298:	b2db      	uxtb	r3, r3
 801529a:	4619      	mov	r1, r3
 801529c:	6878      	ldr	r0, [r7, #4]
 801529e:	f7ff ff93 	bl	80151c8 <OneWire_WriteBit>
		byte >>= 1;
 80152a2:	78fb      	ldrb	r3, [r7, #3]
 80152a4:	085b      	lsrs	r3, r3, #1
 80152a6:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 80152a8:	7bfb      	ldrb	r3, [r7, #15]
 80152aa:	1e5a      	subs	r2, r3, #1
 80152ac:	73fa      	strb	r2, [r7, #15]
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d1ef      	bne.n	8015292 <OneWire_WriteByte+0x12>
	}
}
 80152b2:	bf00      	nop
 80152b4:	bf00      	nop
 80152b6:	3710      	adds	r7, #16
 80152b8:	46bd      	mov	sp, r7
 80152ba:	bd80      	pop	{r7, pc}

080152bc <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 80152bc:	b580      	push	{r7, lr}
 80152be:	b084      	sub	sp, #16
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 80152c4:	2308      	movs	r3, #8
 80152c6:	73fb      	strb	r3, [r7, #15]
 80152c8:	2300      	movs	r3, #0
 80152ca:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80152cc:	e00d      	b.n	80152ea <OneWire_ReadByte+0x2e>
		byte >>= 1;
 80152ce:	7bbb      	ldrb	r3, [r7, #14]
 80152d0:	085b      	lsrs	r3, r3, #1
 80152d2:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 80152d4:	6878      	ldr	r0, [r7, #4]
 80152d6:	f7ff ffa9 	bl	801522c <OneWire_ReadBit>
 80152da:	4603      	mov	r3, r0
 80152dc:	01db      	lsls	r3, r3, #7
 80152de:	b25a      	sxtb	r2, r3
 80152e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80152e4:	4313      	orrs	r3, r2
 80152e6:	b25b      	sxtb	r3, r3
 80152e8:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80152ea:	7bfb      	ldrb	r3, [r7, #15]
 80152ec:	1e5a      	subs	r2, r3, #1
 80152ee:	73fa      	strb	r2, [r7, #15]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d1ec      	bne.n	80152ce <OneWire_ReadByte+0x12>
	}

	return byte;
 80152f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80152f6:	4618      	mov	r0, r3
 80152f8:	3710      	adds	r7, #16
 80152fa:	46bd      	mov	sp, r7
 80152fc:	bd80      	pop	{r7, pc}

080152fe <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 80152fe:	b580      	push	{r7, lr}
 8015300:	b082      	sub	sp, #8
 8015302:	af00      	add	r7, sp, #0
 8015304:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8015306:	6878      	ldr	r0, [r7, #4]
 8015308:	f000 f816 	bl	8015338 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 801530c:	21f0      	movs	r1, #240	; 0xf0
 801530e:	6878      	ldr	r0, [r7, #4]
 8015310:	f000 f825 	bl	801535e <OneWire_Search>
 8015314:	4603      	mov	r3, r0
}
 8015316:	4618      	mov	r0, r3
 8015318:	3708      	adds	r7, #8
 801531a:	46bd      	mov	sp, r7
 801531c:	bd80      	pop	{r7, pc}

0801531e <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 801531e:	b580      	push	{r7, lr}
 8015320:	b082      	sub	sp, #8
 8015322:	af00      	add	r7, sp, #0
 8015324:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8015326:	21f0      	movs	r1, #240	; 0xf0
 8015328:	6878      	ldr	r0, [r7, #4]
 801532a:	f000 f818 	bl	801535e <OneWire_Search>
 801532e:	4603      	mov	r3, r0
}
 8015330:	4618      	mov	r0, r3
 8015332:	3708      	adds	r7, #8
 8015334:	46bd      	mov	sp, r7
 8015336:	bd80      	pop	{r7, pc}

08015338 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8015338:	b480      	push	{r7}
 801533a:	b083      	sub	sp, #12
 801533c:	af00      	add	r7, sp, #0
 801533e:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	2200      	movs	r2, #0
 8015344:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	2200      	movs	r2, #0
 801534a:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	2200      	movs	r2, #0
 8015350:	71da      	strb	r2, [r3, #7]
}
 8015352:	bf00      	nop
 8015354:	370c      	adds	r7, #12
 8015356:	46bd      	mov	sp, r7
 8015358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801535c:	4770      	bx	lr

0801535e <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 801535e:	b580      	push	{r7, lr}
 8015360:	b084      	sub	sp, #16
 8015362:	af00      	add	r7, sp, #0
 8015364:	6078      	str	r0, [r7, #4]
 8015366:	460b      	mov	r3, r1
 8015368:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 801536a:	2301      	movs	r3, #1
 801536c:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 801536e:	2300      	movs	r3, #0
 8015370:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8015372:	2300      	movs	r3, #0
 8015374:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8015376:	2301      	movs	r3, #1
 8015378:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 801537a:	2300      	movs	r3, #0
 801537c:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	7a1b      	ldrb	r3, [r3, #8]
 8015382:	2b00      	cmp	r3, #0
 8015384:	f040 809a 	bne.w	80154bc <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 8015388:	6878      	ldr	r0, [r7, #4]
 801538a:	f7ff fef3 	bl	8015174 <OneWire_Reset>
 801538e:	4603      	mov	r3, r0
 8015390:	2b00      	cmp	r3, #0
 8015392:	d00a      	beq.n	80153aa <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	2200      	movs	r2, #0
 8015398:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	2200      	movs	r2, #0
 801539e:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	2200      	movs	r2, #0
 80153a4:	71da      	strb	r2, [r3, #7]
			return 0;
 80153a6:	2300      	movs	r3, #0
 80153a8:	e09b      	b.n	80154e2 <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 80153aa:	78fb      	ldrb	r3, [r7, #3]
 80153ac:	4619      	mov	r1, r3
 80153ae:	6878      	ldr	r0, [r7, #4]
 80153b0:	f7ff ff66 	bl	8015280 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 80153b4:	6878      	ldr	r0, [r7, #4]
 80153b6:	f7ff ff39 	bl	801522c <OneWire_ReadBit>
 80153ba:	4603      	mov	r3, r0
 80153bc:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 80153be:	6878      	ldr	r0, [r7, #4]
 80153c0:	f7ff ff34 	bl	801522c <OneWire_ReadBit>
 80153c4:	4603      	mov	r3, r0
 80153c6:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 80153c8:	7a7b      	ldrb	r3, [r7, #9]
 80153ca:	2b01      	cmp	r3, #1
 80153cc:	d102      	bne.n	80153d4 <OneWire_Search+0x76>
 80153ce:	7a3b      	ldrb	r3, [r7, #8]
 80153d0:	2b01      	cmp	r3, #1
 80153d2:	d064      	beq.n	801549e <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 80153d4:	7a7a      	ldrb	r2, [r7, #9]
 80153d6:	7a3b      	ldrb	r3, [r7, #8]
 80153d8:	429a      	cmp	r2, r3
 80153da:	d002      	beq.n	80153e2 <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 80153dc:	7a7b      	ldrb	r3, [r7, #9]
 80153de:	72bb      	strb	r3, [r7, #10]
 80153e0:	e026      	b.n	8015430 <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	799b      	ldrb	r3, [r3, #6]
 80153e6:	7bfa      	ldrb	r2, [r7, #15]
 80153e8:	429a      	cmp	r2, r3
 80153ea:	d20d      	bcs.n	8015408 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 80153ec:	7b7b      	ldrb	r3, [r7, #13]
 80153ee:	687a      	ldr	r2, [r7, #4]
 80153f0:	4413      	add	r3, r2
 80153f2:	7a5a      	ldrb	r2, [r3, #9]
 80153f4:	7afb      	ldrb	r3, [r7, #11]
 80153f6:	4013      	ands	r3, r2
 80153f8:	b2db      	uxtb	r3, r3
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	bf14      	ite	ne
 80153fe:	2301      	movne	r3, #1
 8015400:	2300      	moveq	r3, #0
 8015402:	b2db      	uxtb	r3, r3
 8015404:	72bb      	strb	r3, [r7, #10]
 8015406:	e008      	b.n	801541a <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	799b      	ldrb	r3, [r3, #6]
 801540c:	7bfa      	ldrb	r2, [r7, #15]
 801540e:	429a      	cmp	r2, r3
 8015410:	bf0c      	ite	eq
 8015412:	2301      	moveq	r3, #1
 8015414:	2300      	movne	r3, #0
 8015416:	b2db      	uxtb	r3, r3
 8015418:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 801541a:	7abb      	ldrb	r3, [r7, #10]
 801541c:	2b00      	cmp	r3, #0
 801541e:	d107      	bne.n	8015430 <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8015420:	7bfb      	ldrb	r3, [r7, #15]
 8015422:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8015424:	7bbb      	ldrb	r3, [r7, #14]
 8015426:	2b08      	cmp	r3, #8
 8015428:	d802      	bhi.n	8015430 <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	7bba      	ldrb	r2, [r7, #14]
 801542e:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8015430:	7abb      	ldrb	r3, [r7, #10]
 8015432:	2b01      	cmp	r3, #1
 8015434:	d10c      	bne.n	8015450 <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8015436:	7b7b      	ldrb	r3, [r7, #13]
 8015438:	687a      	ldr	r2, [r7, #4]
 801543a:	4413      	add	r3, r2
 801543c:	7a59      	ldrb	r1, [r3, #9]
 801543e:	7b7b      	ldrb	r3, [r7, #13]
 8015440:	7afa      	ldrb	r2, [r7, #11]
 8015442:	430a      	orrs	r2, r1
 8015444:	b2d1      	uxtb	r1, r2
 8015446:	687a      	ldr	r2, [r7, #4]
 8015448:	4413      	add	r3, r2
 801544a:	460a      	mov	r2, r1
 801544c:	725a      	strb	r2, [r3, #9]
 801544e:	e010      	b.n	8015472 <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8015450:	7b7b      	ldrb	r3, [r7, #13]
 8015452:	687a      	ldr	r2, [r7, #4]
 8015454:	4413      	add	r3, r2
 8015456:	7a5b      	ldrb	r3, [r3, #9]
 8015458:	b25a      	sxtb	r2, r3
 801545a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801545e:	43db      	mvns	r3, r3
 8015460:	b25b      	sxtb	r3, r3
 8015462:	4013      	ands	r3, r2
 8015464:	b25a      	sxtb	r2, r3
 8015466:	7b7b      	ldrb	r3, [r7, #13]
 8015468:	b2d1      	uxtb	r1, r2
 801546a:	687a      	ldr	r2, [r7, #4]
 801546c:	4413      	add	r3, r2
 801546e:	460a      	mov	r2, r1
 8015470:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8015472:	7abb      	ldrb	r3, [r7, #10]
 8015474:	4619      	mov	r1, r3
 8015476:	6878      	ldr	r0, [r7, #4]
 8015478:	f7ff fea6 	bl	80151c8 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 801547c:	7bfb      	ldrb	r3, [r7, #15]
 801547e:	3301      	adds	r3, #1
 8015480:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8015482:	7afb      	ldrb	r3, [r7, #11]
 8015484:	005b      	lsls	r3, r3, #1
 8015486:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8015488:	7afb      	ldrb	r3, [r7, #11]
 801548a:	2b00      	cmp	r3, #0
 801548c:	d104      	bne.n	8015498 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 801548e:	7b7b      	ldrb	r3, [r7, #13]
 8015490:	3301      	adds	r3, #1
 8015492:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8015494:	2301      	movs	r3, #1
 8015496:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8015498:	7b7b      	ldrb	r3, [r7, #13]
 801549a:	2b07      	cmp	r3, #7
 801549c:	d98a      	bls.n	80153b4 <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 801549e:	7bfb      	ldrb	r3, [r7, #15]
 80154a0:	2b40      	cmp	r3, #64	; 0x40
 80154a2:	d90b      	bls.n	80154bc <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	7bba      	ldrb	r2, [r7, #14]
 80154a8:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	799b      	ldrb	r3, [r3, #6]
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d102      	bne.n	80154b8 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	2201      	movs	r2, #1
 80154b6:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 80154b8:	2301      	movs	r3, #1
 80154ba:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 80154bc:	7b3b      	ldrb	r3, [r7, #12]
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d003      	beq.n	80154ca <OneWire_Search+0x16c>
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	7a5b      	ldrb	r3, [r3, #9]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d10a      	bne.n	80154e0 <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	2200      	movs	r2, #0
 80154ce:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	2200      	movs	r2, #0
 80154d4:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	2200      	movs	r2, #0
 80154da:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 80154dc:	2300      	movs	r3, #0
 80154de:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 80154e0:	7b3b      	ldrb	r3, [r7, #12]
}
 80154e2:	4618      	mov	r0, r3
 80154e4:	3710      	adds	r7, #16
 80154e6:	46bd      	mov	sp, r7
 80154e8:	bd80      	pop	{r7, pc}

080154ea <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 80154ea:	b580      	push	{r7, lr}
 80154ec:	b084      	sub	sp, #16
 80154ee:	af00      	add	r7, sp, #0
 80154f0:	6078      	str	r0, [r7, #4]
 80154f2:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 80154f4:	2155      	movs	r1, #85	; 0x55
 80154f6:	6878      	ldr	r0, [r7, #4]
 80154f8:	f7ff fec2 	bl	8015280 <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 80154fc:	2300      	movs	r3, #0
 80154fe:	73fb      	strb	r3, [r7, #15]
 8015500:	e00a      	b.n	8015518 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8015502:	7bfb      	ldrb	r3, [r7, #15]
 8015504:	683a      	ldr	r2, [r7, #0]
 8015506:	4413      	add	r3, r2
 8015508:	781b      	ldrb	r3, [r3, #0]
 801550a:	4619      	mov	r1, r3
 801550c:	6878      	ldr	r0, [r7, #4]
 801550e:	f7ff feb7 	bl	8015280 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8015512:	7bfb      	ldrb	r3, [r7, #15]
 8015514:	3301      	adds	r3, #1
 8015516:	73fb      	strb	r3, [r7, #15]
 8015518:	7bfb      	ldrb	r3, [r7, #15]
 801551a:	2b07      	cmp	r3, #7
 801551c:	d9f1      	bls.n	8015502 <OneWire_SelectWithPointer+0x18>
	}
}
 801551e:	bf00      	nop
 8015520:	bf00      	nop
 8015522:	3710      	adds	r7, #16
 8015524:	46bd      	mov	sp, r7
 8015526:	bd80      	pop	{r7, pc}

08015528 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8015528:	b480      	push	{r7}
 801552a:	b085      	sub	sp, #20
 801552c:	af00      	add	r7, sp, #0
 801552e:	6078      	str	r0, [r7, #4]
 8015530:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8015532:	2300      	movs	r3, #0
 8015534:	73fb      	strb	r3, [r7, #15]
 8015536:	e00a      	b.n	801554e <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8015538:	7bfa      	ldrb	r2, [r7, #15]
 801553a:	7bfb      	ldrb	r3, [r7, #15]
 801553c:	6839      	ldr	r1, [r7, #0]
 801553e:	440b      	add	r3, r1
 8015540:	6879      	ldr	r1, [r7, #4]
 8015542:	440a      	add	r2, r1
 8015544:	7a52      	ldrb	r2, [r2, #9]
 8015546:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8015548:	7bfb      	ldrb	r3, [r7, #15]
 801554a:	3301      	adds	r3, #1
 801554c:	73fb      	strb	r3, [r7, #15]
 801554e:	7bfb      	ldrb	r3, [r7, #15]
 8015550:	2b07      	cmp	r3, #7
 8015552:	d9f1      	bls.n	8015538 <OneWire_GetFullROM+0x10>
	}
}
 8015554:	bf00      	nop
 8015556:	bf00      	nop
 8015558:	3714      	adds	r7, #20
 801555a:	46bd      	mov	sp, r7
 801555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015560:	4770      	bx	lr

08015562 <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8015562:	b480      	push	{r7}
 8015564:	b085      	sub	sp, #20
 8015566:	af00      	add	r7, sp, #0
 8015568:	6078      	str	r0, [r7, #4]
 801556a:	460b      	mov	r3, r1
 801556c:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 801556e:	2300      	movs	r3, #0
 8015570:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8015572:	e022      	b.n	80155ba <OneWire_CRC8+0x58>
		inbyte = *addr++;
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	1c5a      	adds	r2, r3, #1
 8015578:	607a      	str	r2, [r7, #4]
 801557a:	781b      	ldrb	r3, [r3, #0]
 801557c:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 801557e:	2308      	movs	r3, #8
 8015580:	737b      	strb	r3, [r7, #13]
 8015582:	e017      	b.n	80155b4 <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8015584:	7bfa      	ldrb	r2, [r7, #15]
 8015586:	7bbb      	ldrb	r3, [r7, #14]
 8015588:	4053      	eors	r3, r2
 801558a:	b2db      	uxtb	r3, r3
 801558c:	f003 0301 	and.w	r3, r3, #1
 8015590:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8015592:	7bfb      	ldrb	r3, [r7, #15]
 8015594:	085b      	lsrs	r3, r3, #1
 8015596:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8015598:	7b3b      	ldrb	r3, [r7, #12]
 801559a:	2b00      	cmp	r3, #0
 801559c:	d004      	beq.n	80155a8 <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 801559e:	7bfb      	ldrb	r3, [r7, #15]
 80155a0:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 80155a4:	43db      	mvns	r3, r3
 80155a6:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 80155a8:	7bbb      	ldrb	r3, [r7, #14]
 80155aa:	085b      	lsrs	r3, r3, #1
 80155ac:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 80155ae:	7b7b      	ldrb	r3, [r7, #13]
 80155b0:	3b01      	subs	r3, #1
 80155b2:	737b      	strb	r3, [r7, #13]
 80155b4:	7b7b      	ldrb	r3, [r7, #13]
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d1e4      	bne.n	8015584 <OneWire_CRC8+0x22>
	while (len--) {
 80155ba:	78fb      	ldrb	r3, [r7, #3]
 80155bc:	1e5a      	subs	r2, r3, #1
 80155be:	70fa      	strb	r2, [r7, #3]
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d1d7      	bne.n	8015574 <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 80155c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80155c6:	4618      	mov	r0, r3
 80155c8:	3714      	adds	r7, #20
 80155ca:	46bd      	mov	sp, r7
 80155cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155d0:	4770      	bx	lr
	...

080155d4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80155d4:	b480      	push	{r7}
 80155d6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80155d8:	f3bf 8f4f 	dsb	sy
}
 80155dc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80155de:	4b06      	ldr	r3, [pc, #24]	; (80155f8 <__NVIC_SystemReset+0x24>)
 80155e0:	68db      	ldr	r3, [r3, #12]
 80155e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80155e6:	4904      	ldr	r1, [pc, #16]	; (80155f8 <__NVIC_SystemReset+0x24>)
 80155e8:	4b04      	ldr	r3, [pc, #16]	; (80155fc <__NVIC_SystemReset+0x28>)
 80155ea:	4313      	orrs	r3, r2
 80155ec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80155ee:	f3bf 8f4f 	dsb	sy
}
 80155f2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80155f4:	bf00      	nop
 80155f6:	e7fd      	b.n	80155f4 <__NVIC_SystemReset+0x20>
 80155f8:	e000ed00 	.word	0xe000ed00
 80155fc:	05fa0004 	.word	0x05fa0004

08015600 <resetInit>:
  }
}


bool resetInit(void)
{
 8015600:	b480      	push	{r7}
 8015602:	b083      	sub	sp, #12
 8015604:	af00      	add	r7, sp, #0
  bool ret = true;
 8015606:	2301      	movs	r3, #1
 8015608:	71fb      	strb	r3, [r7, #7]
  }

  rtcBackupRegWrite(1, 0);
#endif

  return ret;
 801560a:	79fb      	ldrb	r3, [r7, #7]
}
 801560c:	4618      	mov	r0, r3
 801560e:	370c      	adds	r7, #12
 8015610:	46bd      	mov	sp, r7
 8015612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015616:	4770      	bx	lr

08015618 <resetToBoot>:
{
  return reset_count;
}

void resetToBoot(uint32_t timeout)
{
 8015618:	b580      	push	{r7, lr}
 801561a:	b082      	sub	sp, #8
 801561c:	af00      	add	r7, sp, #0
 801561e:	6078      	str	r0, [r7, #4]
  if (timeout == 0)
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	2b00      	cmp	r3, #0
 8015624:	d102      	bne.n	801562c <resetToBoot+0x14>
  {
    resetToRunBoot();
 8015626:	f000 f80b 	bl	8015640 <resetToRunBoot>
  }
  else
  {
    run_timeout_count = timeout;
  }
}
 801562a:	e002      	b.n	8015632 <resetToBoot+0x1a>
    run_timeout_count = timeout;
 801562c:	4a03      	ldr	r2, [pc, #12]	; (801563c <resetToBoot+0x24>)
 801562e:	687b      	ldr	r3, [r7, #4]
 8015630:	6013      	str	r3, [r2, #0]
}
 8015632:	bf00      	nop
 8015634:	3708      	adds	r7, #8
 8015636:	46bd      	mov	sp, r7
 8015638:	bd80      	pop	{r7, pc}
 801563a:	bf00      	nop
 801563c:	2000cae4 	.word	0x2000cae4

08015640 <resetToRunBoot>:

void resetToRunBoot(void)
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b082      	sub	sp, #8
 8015644:	af00      	add	r7, sp, #0
  uint32_t reg;

  reg = rtcBackupRegRead(0);
 8015646:	2000      	movs	r0, #0
 8015648:	f000 f848 	bl	80156dc <rtcBackupRegRead>
 801564c:	6078      	str	r0, [r7, #4]

  reg |= (1<<0);
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	f043 0301 	orr.w	r3, r3, #1
 8015654:	607b      	str	r3, [r7, #4]
  rtcBackupRegWrite(0, reg);
 8015656:	6879      	ldr	r1, [r7, #4]
 8015658:	2000      	movs	r0, #0
 801565a:	f000 f84f 	bl	80156fc <rtcBackupRegWrite>
  NVIC_SystemReset();
 801565e:	f7ff ffb9 	bl	80155d4 <__NVIC_SystemReset>
	...

08015664 <rtcInit>:
static RTC_HandleTypeDef hrtc;



bool rtcInit(void)
{
 8015664:	b580      	push	{r7, lr}
 8015666:	b082      	sub	sp, #8
 8015668:	af00      	add	r7, sp, #0
  bool ret = true;
 801566a:	2301      	movs	r3, #1
 801566c:	71fb      	strb	r3, [r7, #7]


  __HAL_RCC_GPIOC_CLK_ENABLE();
 801566e:	2300      	movs	r3, #0
 8015670:	603b      	str	r3, [r7, #0]
 8015672:	4b17      	ldr	r3, [pc, #92]	; (80156d0 <rtcInit+0x6c>)
 8015674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015676:	4a16      	ldr	r2, [pc, #88]	; (80156d0 <rtcInit+0x6c>)
 8015678:	f043 0304 	orr.w	r3, r3, #4
 801567c:	6313      	str	r3, [r2, #48]	; 0x30
 801567e:	4b14      	ldr	r3, [pc, #80]	; (80156d0 <rtcInit+0x6c>)
 8015680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015682:	f003 0304 	and.w	r3, r3, #4
 8015686:	603b      	str	r3, [r7, #0]
 8015688:	683b      	ldr	r3, [r7, #0]


  hrtc.Instance = RTC;
 801568a:	4b12      	ldr	r3, [pc, #72]	; (80156d4 <rtcInit+0x70>)
 801568c:	4a12      	ldr	r2, [pc, #72]	; (80156d8 <rtcInit+0x74>)
 801568e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8015690:	4b10      	ldr	r3, [pc, #64]	; (80156d4 <rtcInit+0x70>)
 8015692:	2200      	movs	r2, #0
 8015694:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8015696:	4b0f      	ldr	r3, [pc, #60]	; (80156d4 <rtcInit+0x70>)
 8015698:	227f      	movs	r2, #127	; 0x7f
 801569a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 801569c:	4b0d      	ldr	r3, [pc, #52]	; (80156d4 <rtcInit+0x70>)
 801569e:	22ff      	movs	r2, #255	; 0xff
 80156a0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80156a2:	4b0c      	ldr	r3, [pc, #48]	; (80156d4 <rtcInit+0x70>)
 80156a4:	2200      	movs	r2, #0
 80156a6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80156a8:	4b0a      	ldr	r3, [pc, #40]	; (80156d4 <rtcInit+0x70>)
 80156aa:	2200      	movs	r2, #0
 80156ac:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80156ae:	4b09      	ldr	r3, [pc, #36]	; (80156d4 <rtcInit+0x70>)
 80156b0:	2200      	movs	r2, #0
 80156b2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80156b4:	4807      	ldr	r0, [pc, #28]	; (80156d4 <rtcInit+0x70>)
 80156b6:	f009 fe55 	bl	801f364 <HAL_RTC_Init>
 80156ba:	4603      	mov	r3, r0
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d001      	beq.n	80156c4 <rtcInit+0x60>
  {
    Error_Handler();
 80156c0:	f7fc fa66 	bl	8011b90 <Error_Handler>
  }

  return ret;
 80156c4:	79fb      	ldrb	r3, [r7, #7]
}
 80156c6:	4618      	mov	r0, r3
 80156c8:	3708      	adds	r7, #8
 80156ca:	46bd      	mov	sp, r7
 80156cc:	bd80      	pop	{r7, pc}
 80156ce:	bf00      	nop
 80156d0:	40023800 	.word	0x40023800
 80156d4:	2000cae8 	.word	0x2000cae8
 80156d8:	40002800 	.word	0x40002800

080156dc <rtcBackupRegRead>:

uint32_t rtcBackupRegRead(uint32_t index)
{
 80156dc:	b580      	push	{r7, lr}
 80156de:	b082      	sub	sp, #8
 80156e0:	af00      	add	r7, sp, #0
 80156e2:	6078      	str	r0, [r7, #4]
  return HAL_RTCEx_BKUPRead(&hrtc, index);
 80156e4:	6879      	ldr	r1, [r7, #4]
 80156e6:	4804      	ldr	r0, [pc, #16]	; (80156f8 <rtcBackupRegRead+0x1c>)
 80156e8:	f009 ff3b 	bl	801f562 <HAL_RTCEx_BKUPRead>
 80156ec:	4603      	mov	r3, r0
}
 80156ee:	4618      	mov	r0, r3
 80156f0:	3708      	adds	r7, #8
 80156f2:	46bd      	mov	sp, r7
 80156f4:	bd80      	pop	{r7, pc}
 80156f6:	bf00      	nop
 80156f8:	2000cae8 	.word	0x2000cae8

080156fc <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b082      	sub	sp, #8
 8015700:	af00      	add	r7, sp, #0
 8015702:	6078      	str	r0, [r7, #4]
 8015704:	6039      	str	r1, [r7, #0]
  HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 8015706:	683a      	ldr	r2, [r7, #0]
 8015708:	6879      	ldr	r1, [r7, #4]
 801570a:	4803      	ldr	r0, [pc, #12]	; (8015718 <rtcBackupRegWrite+0x1c>)
 801570c:	f009 ff0f 	bl	801f52e <HAL_RTCEx_BKUPWrite>
}
 8015710:	bf00      	nop
 8015712:	3708      	adds	r7, #8
 8015714:	46bd      	mov	sp, r7
 8015716:	bd80      	pop	{r7, pc}
 8015718:	2000cae8 	.word	0x2000cae8

0801571c <HAL_RTC_MspInit>:




void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 801571c:	b480      	push	{r7}
 801571e:	b083      	sub	sp, #12
 8015720:	af00      	add	r7, sp, #0
 8015722:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	4a05      	ldr	r2, [pc, #20]	; (8015740 <HAL_RTC_MspInit+0x24>)
 801572a:	4293      	cmp	r3, r2
 801572c:	d102      	bne.n	8015734 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 801572e:	4b05      	ldr	r3, [pc, #20]	; (8015744 <HAL_RTC_MspInit+0x28>)
 8015730:	2201      	movs	r2, #1
 8015732:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8015734:	bf00      	nop
 8015736:	370c      	adds	r7, #12
 8015738:	46bd      	mov	sp, r7
 801573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801573e:	4770      	bx	lr
 8015740:	40002800 	.word	0x40002800
 8015744:	42470e3c 	.word	0x42470e3c

08015748 <sdInit>:
static void cliSd(cli_args_t *args);
#endif


bool sdInit(void)
{
 8015748:	b580      	push	{r7, lr}
 801574a:	b082      	sub	sp, #8
 801574c:	af00      	add	r7, sp, #0
  bool ret = false;
 801574e:	2300      	movs	r3, #0
 8015750:	71fb      	strb	r3, [r7, #7]


  hsd.Instance            = SDIO;
 8015752:	4b1d      	ldr	r3, [pc, #116]	; (80157c8 <sdInit+0x80>)
 8015754:	4a1d      	ldr	r2, [pc, #116]	; (80157cc <sdInit+0x84>)
 8015756:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge      = SDIO_CLOCK_EDGE_RISING;
 8015758:	4b1b      	ldr	r3, [pc, #108]	; (80157c8 <sdInit+0x80>)
 801575a:	2200      	movs	r2, #0
 801575c:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass    = SDIO_CLOCK_BYPASS_DISABLE;
 801575e:	4b1a      	ldr	r3, [pc, #104]	; (80157c8 <sdInit+0x80>)
 8015760:	2200      	movs	r2, #0
 8015762:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8015764:	4b18      	ldr	r3, [pc, #96]	; (80157c8 <sdInit+0x80>)
 8015766:	2200      	movs	r2, #0
 8015768:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide        = SDIO_BUS_WIDE_1B;
 801576a:	4b17      	ldr	r3, [pc, #92]	; (80157c8 <sdInit+0x80>)
 801576c:	2200      	movs	r2, #0
 801576e:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8015770:	4b15      	ldr	r3, [pc, #84]	; (80157c8 <sdInit+0x80>)
 8015772:	2200      	movs	r2, #0
 8015774:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv       = SDIO_TRANSFER_CLK_DIV;
 8015776:	4b14      	ldr	r3, [pc, #80]	; (80157c8 <sdInit+0x80>)
 8015778:	2200      	movs	r2, #0
 801577a:	619a      	str	r2, [r3, #24]


  is_detected = false;
 801577c:	4b14      	ldr	r3, [pc, #80]	; (80157d0 <sdInit+0x88>)
 801577e:	2200      	movs	r2, #0
 8015780:	701a      	strb	r2, [r3, #0]
  if (true)//if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
  {
    is_detected = true;
 8015782:	4b13      	ldr	r3, [pc, #76]	; (80157d0 <sdInit+0x88>)
 8015784:	2201      	movs	r2, #1
 8015786:	701a      	strb	r2, [r3, #0]
  }

  if (is_detected == true)
 8015788:	4b11      	ldr	r3, [pc, #68]	; (80157d0 <sdInit+0x88>)
 801578a:	781b      	ldrb	r3, [r3, #0]
 801578c:	2b00      	cmp	r3, #0
 801578e:	d00f      	beq.n	80157b0 <sdInit+0x68>
  {
    if (HAL_SD_Init(&hsd) == HAL_OK)
 8015790:	480d      	ldr	r0, [pc, #52]	; (80157c8 <sdInit+0x80>)
 8015792:	f009 fefe 	bl	801f592 <HAL_SD_Init>
 8015796:	4603      	mov	r3, r0
 8015798:	2b00      	cmp	r3, #0
 801579a:	d109      	bne.n	80157b0 <sdInit+0x68>
    {
      if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) == HAL_OK)
 801579c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80157a0:	4809      	ldr	r0, [pc, #36]	; (80157c8 <sdInit+0x80>)
 80157a2:	f00a fccb 	bl	802013c <HAL_SD_ConfigWideBusOperation>
 80157a6:	4603      	mov	r3, r0
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d101      	bne.n	80157b0 <sdInit+0x68>
      {
        ret = true;
 80157ac:	2301      	movs	r3, #1
 80157ae:	71fb      	strb	r3, [r7, #7]
      }
    }
  }

  is_init = ret;
 80157b0:	4a08      	ldr	r2, [pc, #32]	; (80157d4 <sdInit+0x8c>)
 80157b2:	79fb      	ldrb	r3, [r7, #7]
 80157b4:	7013      	strb	r3, [r2, #0]


#ifdef _USE_HW_CLI
  cliAdd("sd", cliSd);
 80157b6:	4908      	ldr	r1, [pc, #32]	; (80157d8 <sdInit+0x90>)
 80157b8:	4808      	ldr	r0, [pc, #32]	; (80157dc <sdInit+0x94>)
 80157ba:	f7fc ff7d 	bl	80126b8 <cliAdd>
#endif

  return ret;
 80157be:	79fb      	ldrb	r3, [r7, #7]
}
 80157c0:	4618      	mov	r0, r3
 80157c2:	3708      	adds	r7, #8
 80157c4:	46bd      	mov	sp, r7
 80157c6:	bd80      	pop	{r7, pc}
 80157c8:	2000cb0c 	.word	0x2000cb0c
 80157cc:	40012c00 	.word	0x40012c00
 80157d0:	2000cb09 	.word	0x2000cb09
 80157d4:	2000cb08 	.word	0x2000cb08
 80157d8:	08015cc9 	.word	0x08015cc9
 80157dc:	08028c58 	.word	0x08028c58

080157e0 <sdIsInit>:

  return ret;
}

bool sdIsInit(void)
{
 80157e0:	b480      	push	{r7}
 80157e2:	af00      	add	r7, sp, #0
  return is_init;
 80157e4:	4b03      	ldr	r3, [pc, #12]	; (80157f4 <sdIsInit+0x14>)
 80157e6:	781b      	ldrb	r3, [r3, #0]
}
 80157e8:	4618      	mov	r0, r3
 80157ea:	46bd      	mov	sp, r7
 80157ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157f0:	4770      	bx	lr
 80157f2:	bf00      	nop
 80157f4:	2000cb08 	.word	0x2000cb08

080157f8 <sdIsDetected>:

bool sdIsDetected(void)
{
 80157f8:	b580      	push	{r7, lr}
 80157fa:	af00      	add	r7, sp, #0
  if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
 80157fc:	2000      	movs	r0, #0
 80157fe:	f7fe f8d1 	bl	80139a4 <gpioPinRead>
 8015802:	4603      	mov	r3, r0
 8015804:	2b00      	cmp	r3, #0
 8015806:	d003      	beq.n	8015810 <sdIsDetected+0x18>
  {
    is_detected = true;
 8015808:	4b05      	ldr	r3, [pc, #20]	; (8015820 <sdIsDetected+0x28>)
 801580a:	2201      	movs	r2, #1
 801580c:	701a      	strb	r2, [r3, #0]
 801580e:	e002      	b.n	8015816 <sdIsDetected+0x1e>
  }
  else
  {
    is_detected = false;
 8015810:	4b03      	ldr	r3, [pc, #12]	; (8015820 <sdIsDetected+0x28>)
 8015812:	2200      	movs	r2, #0
 8015814:	701a      	strb	r2, [r3, #0]
  }

  return is_detected;
 8015816:	4b02      	ldr	r3, [pc, #8]	; (8015820 <sdIsDetected+0x28>)
 8015818:	781b      	ldrb	r3, [r3, #0]
}
 801581a:	4618      	mov	r0, r3
 801581c:	bd80      	pop	{r7, pc}
 801581e:	bf00      	nop
 8015820:	2000cb09 	.word	0x2000cb09

08015824 <sdGetInfo>:

bool sdGetInfo(sd_info_t *p_info)
{
 8015824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015828:	b08c      	sub	sp, #48	; 0x30
 801582a:	af00      	add	r7, sp, #0
 801582c:	6078      	str	r0, [r7, #4]
  bool ret = false;
 801582e:	2300      	movs	r3, #0
 8015830:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t *p_sd_info = (sd_info_t *)p_info;
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_SD_CardInfoTypeDef card_info;


  if (is_init == true)
 8015838:	4b24      	ldr	r3, [pc, #144]	; (80158cc <sdGetInfo+0xa8>)
 801583a:	781b      	ldrb	r3, [r3, #0]
 801583c:	2b00      	cmp	r3, #0
 801583e:	d03d      	beq.n	80158bc <sdGetInfo+0x98>
  {
    HAL_SD_GetCardInfo(&hsd, &card_info);
 8015840:	f107 0308 	add.w	r3, r7, #8
 8015844:	4619      	mov	r1, r3
 8015846:	4822      	ldr	r0, [pc, #136]	; (80158d0 <sdGetInfo+0xac>)
 8015848:	f00a fc4c 	bl	80200e4 <HAL_SD_GetCardInfo>

    p_sd_info->card_type          = card_info.CardType;
 801584c:	68ba      	ldr	r2, [r7, #8]
 801584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015850:	601a      	str	r2, [r3, #0]
    p_sd_info->card_version       = card_info.CardVersion;
 8015852:	68fa      	ldr	r2, [r7, #12]
 8015854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015856:	605a      	str	r2, [r3, #4]
    p_sd_info->card_class         = card_info.Class;
 8015858:	693a      	ldr	r2, [r7, #16]
 801585a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801585c:	609a      	str	r2, [r3, #8]
    p_sd_info->rel_card_Add       = card_info.RelCardAdd;
 801585e:	697a      	ldr	r2, [r7, #20]
 8015860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015862:	60da      	str	r2, [r3, #12]
    p_sd_info->block_numbers      = card_info.BlockNbr;
 8015864:	69ba      	ldr	r2, [r7, #24]
 8015866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015868:	611a      	str	r2, [r3, #16]
    p_sd_info->block_size         = card_info.BlockSize;
 801586a:	69fa      	ldr	r2, [r7, #28]
 801586c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801586e:	615a      	str	r2, [r3, #20]
    p_sd_info->log_block_numbers  = card_info.LogBlockNbr;
 8015870:	6a3a      	ldr	r2, [r7, #32]
 8015872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015874:	619a      	str	r2, [r3, #24]
    p_sd_info->log_block_size     = card_info.LogBlockSize;
 8015876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801587a:	61da      	str	r2, [r3, #28]
    p_sd_info->card_size          =  (uint32_t)((uint64_t)p_sd_info->block_numbers * (uint64_t)p_sd_info->block_size / (uint64_t)1024 / (uint64_t)1024);
 801587c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801587e:	691b      	ldr	r3, [r3, #16]
 8015880:	2200      	movs	r2, #0
 8015882:	469a      	mov	sl, r3
 8015884:	4693      	mov	fp, r2
 8015886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015888:	695b      	ldr	r3, [r3, #20]
 801588a:	2200      	movs	r2, #0
 801588c:	4698      	mov	r8, r3
 801588e:	4691      	mov	r9, r2
 8015890:	fb08 f20b 	mul.w	r2, r8, fp
 8015894:	fb0a f309 	mul.w	r3, sl, r9
 8015898:	4413      	add	r3, r2
 801589a:	fbaa 4508 	umull	r4, r5, sl, r8
 801589e:	442b      	add	r3, r5
 80158a0:	461d      	mov	r5, r3
 80158a2:	f04f 0200 	mov.w	r2, #0
 80158a6:	f04f 0300 	mov.w	r3, #0
 80158aa:	0d22      	lsrs	r2, r4, #20
 80158ac:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 80158b0:	0d2b      	lsrs	r3, r5, #20
 80158b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80158b4:	621a      	str	r2, [r3, #32]
    ret = true;
 80158b6:	2301      	movs	r3, #1
 80158b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return ret;
 80158bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80158c0:	4618      	mov	r0, r3
 80158c2:	3730      	adds	r7, #48	; 0x30
 80158c4:	46bd      	mov	sp, r7
 80158c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80158ca:	bf00      	nop
 80158cc:	2000cb08 	.word	0x2000cb08
 80158d0:	2000cb0c 	.word	0x2000cb0c

080158d4 <sdIsBusy>:

bool sdIsBusy(void)
{
 80158d4:	b580      	push	{r7, lr}
 80158d6:	b082      	sub	sp, #8
 80158d8:	af00      	add	r7, sp, #0
  bool is_busy;


  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER )
 80158da:	4808      	ldr	r0, [pc, #32]	; (80158fc <sdIsBusy+0x28>)
 80158dc:	f00a fcaa 	bl	8020234 <HAL_SD_GetCardState>
 80158e0:	4603      	mov	r3, r0
 80158e2:	2b04      	cmp	r3, #4
 80158e4:	d102      	bne.n	80158ec <sdIsBusy+0x18>
  {
    is_busy = false;
 80158e6:	2300      	movs	r3, #0
 80158e8:	71fb      	strb	r3, [r7, #7]
 80158ea:	e001      	b.n	80158f0 <sdIsBusy+0x1c>
  }
  else
  {
    is_busy = true;
 80158ec:	2301      	movs	r3, #1
 80158ee:	71fb      	strb	r3, [r7, #7]
  }

  return is_busy;
 80158f0:	79fb      	ldrb	r3, [r7, #7]
}
 80158f2:	4618      	mov	r0, r3
 80158f4:	3708      	adds	r7, #8
 80158f6:	46bd      	mov	sp, r7
 80158f8:	bd80      	pop	{r7, pc}
 80158fa:	bf00      	nop
 80158fc:	2000cb0c 	.word	0x2000cb0c

08015900 <sdIsReady>:

bool sdIsReady(uint32_t timeout)
{
 8015900:	b580      	push	{r7, lr}
 8015902:	b084      	sub	sp, #16
 8015904:	af00      	add	r7, sp, #0
 8015906:	6078      	str	r0, [r7, #4]
  uint32_t pre_time;

  pre_time = millis();
 8015908:	f7fc f8b9 	bl	8011a7e <millis>
 801590c:	60f8      	str	r0, [r7, #12]

  while(millis() - pre_time < timeout)
 801590e:	e009      	b.n	8015924 <sdIsReady+0x24>
  {
    if (sdIsBusy() == false)
 8015910:	f7ff ffe0 	bl	80158d4 <sdIsBusy>
 8015914:	4603      	mov	r3, r0
 8015916:	f083 0301 	eor.w	r3, r3, #1
 801591a:	b2db      	uxtb	r3, r3
 801591c:	2b00      	cmp	r3, #0
 801591e:	d001      	beq.n	8015924 <sdIsReady+0x24>
    {
      return true;
 8015920:	2301      	movs	r3, #1
 8015922:	e008      	b.n	8015936 <sdIsReady+0x36>
  while(millis() - pre_time < timeout)
 8015924:	f7fc f8ab 	bl	8011a7e <millis>
 8015928:	4602      	mov	r2, r0
 801592a:	68fb      	ldr	r3, [r7, #12]
 801592c:	1ad3      	subs	r3, r2, r3
 801592e:	687a      	ldr	r2, [r7, #4]
 8015930:	429a      	cmp	r2, r3
 8015932:	d8ed      	bhi.n	8015910 <sdIsReady+0x10>
    }
  }

  return false;
 8015934:	2300      	movs	r3, #0
}
 8015936:	4618      	mov	r0, r3
 8015938:	3710      	adds	r7, #16
 801593a:	46bd      	mov	sp, r7
 801593c:	bd80      	pop	{r7, pc}
	...

08015940 <sdReadBlocks>:

bool sdReadBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8015940:	b580      	push	{r7, lr}
 8015942:	b086      	sub	sp, #24
 8015944:	af00      	add	r7, sp, #0
 8015946:	60f8      	str	r0, [r7, #12]
 8015948:	60b9      	str	r1, [r7, #8]
 801594a:	607a      	str	r2, [r7, #4]
 801594c:	603b      	str	r3, [r7, #0]
  bool ret = false;
 801594e:	2300      	movs	r3, #0
 8015950:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_rx_done = false;
 8015952:	4b1e      	ldr	r3, [pc, #120]	; (80159cc <sdReadBlocks+0x8c>)
 8015954:	2200      	movs	r2, #0
 8015956:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	68fa      	ldr	r2, [r7, #12]
 801595c:	68b9      	ldr	r1, [r7, #8]
 801595e:	481c      	ldr	r0, [pc, #112]	; (80159d0 <sdReadBlocks+0x90>)
 8015960:	f009 fea8 	bl	801f6b4 <HAL_SD_ReadBlocks_DMA>
 8015964:	4603      	mov	r3, r0
 8015966:	2b00      	cmp	r3, #0
 8015968:	d12a      	bne.n	80159c0 <sdReadBlocks+0x80>
  {

    pre_time = millis();
 801596a:	f7fc f888 	bl	8011a7e <millis>
 801596e:	6138      	str	r0, [r7, #16]
    while(is_rx_done == false)
 8015970:	e007      	b.n	8015982 <sdReadBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8015972:	f7fc f884 	bl	8011a7e <millis>
 8015976:	4602      	mov	r2, r0
 8015978:	693b      	ldr	r3, [r7, #16]
 801597a:	1ad3      	subs	r3, r2, r3
 801597c:	683a      	ldr	r2, [r7, #0]
 801597e:	429a      	cmp	r2, r3
 8015980:	d908      	bls.n	8015994 <sdReadBlocks+0x54>
    while(is_rx_done == false)
 8015982:	4b12      	ldr	r3, [pc, #72]	; (80159cc <sdReadBlocks+0x8c>)
 8015984:	781b      	ldrb	r3, [r3, #0]
 8015986:	b2db      	uxtb	r3, r3
 8015988:	f083 0301 	eor.w	r3, r3, #1
 801598c:	b2db      	uxtb	r3, r3
 801598e:	2b00      	cmp	r3, #0
 8015990:	d1ef      	bne.n	8015972 <sdReadBlocks+0x32>
 8015992:	e00d      	b.n	80159b0 <sdReadBlocks+0x70>
      {
        break;
 8015994:	bf00      	nop
      }
    }
    while(sdIsBusy() == true)
 8015996:	e00b      	b.n	80159b0 <sdReadBlocks+0x70>
    {
      if (millis()-pre_time >= timeout_ms)
 8015998:	f7fc f871 	bl	8011a7e <millis>
 801599c:	4602      	mov	r2, r0
 801599e:	693b      	ldr	r3, [r7, #16]
 80159a0:	1ad3      	subs	r3, r2, r3
 80159a2:	683a      	ldr	r2, [r7, #0]
 80159a4:	429a      	cmp	r2, r3
 80159a6:	d803      	bhi.n	80159b0 <sdReadBlocks+0x70>
      {
        is_rx_done = false;
 80159a8:	4b08      	ldr	r3, [pc, #32]	; (80159cc <sdReadBlocks+0x8c>)
 80159aa:	2200      	movs	r2, #0
 80159ac:	701a      	strb	r2, [r3, #0]
        break;
 80159ae:	e004      	b.n	80159ba <sdReadBlocks+0x7a>
    while(sdIsBusy() == true)
 80159b0:	f7ff ff90 	bl	80158d4 <sdIsBusy>
 80159b4:	4603      	mov	r3, r0
 80159b6:	2b00      	cmp	r3, #0
 80159b8:	d1ee      	bne.n	8015998 <sdReadBlocks+0x58>
      }
    }
    ret = is_rx_done;
 80159ba:	4b04      	ldr	r3, [pc, #16]	; (80159cc <sdReadBlocks+0x8c>)
 80159bc:	781b      	ldrb	r3, [r3, #0]
 80159be:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80159c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80159c2:	4618      	mov	r0, r3
 80159c4:	3718      	adds	r7, #24
 80159c6:	46bd      	mov	sp, r7
 80159c8:	bd80      	pop	{r7, pc}
 80159ca:	bf00      	nop
 80159cc:	2000cb0a 	.word	0x2000cb0a
 80159d0:	2000cb0c 	.word	0x2000cb0c

080159d4 <sdWriteBlocks>:

bool sdWriteBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	b086      	sub	sp, #24
 80159d8:	af00      	add	r7, sp, #0
 80159da:	60f8      	str	r0, [r7, #12]
 80159dc:	60b9      	str	r1, [r7, #8]
 80159de:	607a      	str	r2, [r7, #4]
 80159e0:	603b      	str	r3, [r7, #0]
  bool ret = false;
 80159e2:	2300      	movs	r3, #0
 80159e4:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_tx_done = false;
 80159e6:	4b1f      	ldr	r3, [pc, #124]	; (8015a64 <sdWriteBlocks+0x90>)
 80159e8:	2200      	movs	r2, #0
 80159ea:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	68fa      	ldr	r2, [r7, #12]
 80159f0:	68b9      	ldr	r1, [r7, #8]
 80159f2:	481d      	ldr	r0, [pc, #116]	; (8015a68 <sdWriteBlocks+0x94>)
 80159f4:	f009 ff48 	bl	801f888 <HAL_SD_WriteBlocks_DMA>
 80159f8:	4603      	mov	r3, r0
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d12d      	bne.n	8015a5a <sdWriteBlocks+0x86>
  {
    pre_time = millis();
 80159fe:	f7fc f83e 	bl	8011a7e <millis>
 8015a02:	6138      	str	r0, [r7, #16]
    while(is_tx_done == false)
 8015a04:	e007      	b.n	8015a16 <sdWriteBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8015a06:	f7fc f83a 	bl	8011a7e <millis>
 8015a0a:	4602      	mov	r2, r0
 8015a0c:	693b      	ldr	r3, [r7, #16]
 8015a0e:	1ad3      	subs	r3, r2, r3
 8015a10:	683a      	ldr	r2, [r7, #0]
 8015a12:	429a      	cmp	r2, r3
 8015a14:	d908      	bls.n	8015a28 <sdWriteBlocks+0x54>
    while(is_tx_done == false)
 8015a16:	4b13      	ldr	r3, [pc, #76]	; (8015a64 <sdWriteBlocks+0x90>)
 8015a18:	781b      	ldrb	r3, [r3, #0]
 8015a1a:	b2db      	uxtb	r3, r3
 8015a1c:	f083 0301 	eor.w	r3, r3, #1
 8015a20:	b2db      	uxtb	r3, r3
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d1ef      	bne.n	8015a06 <sdWriteBlocks+0x32>
 8015a26:	e000      	b.n	8015a2a <sdWriteBlocks+0x56>
      {
        break;
 8015a28:	bf00      	nop
      }
    }
    pre_time = millis();
 8015a2a:	f7fc f828 	bl	8011a7e <millis>
 8015a2e:	6138      	str	r0, [r7, #16]
    while(sdIsBusy() == true)
 8015a30:	e00b      	b.n	8015a4a <sdWriteBlocks+0x76>
    {
      if (millis()-pre_time >= timeout_ms)
 8015a32:	f7fc f824 	bl	8011a7e <millis>
 8015a36:	4602      	mov	r2, r0
 8015a38:	693b      	ldr	r3, [r7, #16]
 8015a3a:	1ad3      	subs	r3, r2, r3
 8015a3c:	683a      	ldr	r2, [r7, #0]
 8015a3e:	429a      	cmp	r2, r3
 8015a40:	d803      	bhi.n	8015a4a <sdWriteBlocks+0x76>
      {
        is_tx_done = false;
 8015a42:	4b08      	ldr	r3, [pc, #32]	; (8015a64 <sdWriteBlocks+0x90>)
 8015a44:	2200      	movs	r2, #0
 8015a46:	701a      	strb	r2, [r3, #0]
        break;
 8015a48:	e004      	b.n	8015a54 <sdWriteBlocks+0x80>
    while(sdIsBusy() == true)
 8015a4a:	f7ff ff43 	bl	80158d4 <sdIsBusy>
 8015a4e:	4603      	mov	r3, r0
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d1ee      	bne.n	8015a32 <sdWriteBlocks+0x5e>
      }
    }
    ret = is_tx_done;
 8015a54:	4b03      	ldr	r3, [pc, #12]	; (8015a64 <sdWriteBlocks+0x90>)
 8015a56:	781b      	ldrb	r3, [r3, #0]
 8015a58:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8015a5c:	4618      	mov	r0, r3
 8015a5e:	3718      	adds	r7, #24
 8015a60:	46bd      	mov	sp, r7
 8015a62:	bd80      	pop	{r7, pc}
 8015a64:	2000cb0b 	.word	0x2000cb0b
 8015a68:	2000cb0c 	.word	0x2000cb0c

08015a6c <HAL_SD_RxCpltCallback>:




void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015a6c:	b480      	push	{r7}
 8015a6e:	b083      	sub	sp, #12
 8015a70:	af00      	add	r7, sp, #0
 8015a72:	6078      	str	r0, [r7, #4]
  is_rx_done = true;
 8015a74:	4b04      	ldr	r3, [pc, #16]	; (8015a88 <HAL_SD_RxCpltCallback+0x1c>)
 8015a76:	2201      	movs	r2, #1
 8015a78:	701a      	strb	r2, [r3, #0]
}
 8015a7a:	bf00      	nop
 8015a7c:	370c      	adds	r7, #12
 8015a7e:	46bd      	mov	sp, r7
 8015a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a84:	4770      	bx	lr
 8015a86:	bf00      	nop
 8015a88:	2000cb0a 	.word	0x2000cb0a

08015a8c <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015a8c:	b480      	push	{r7}
 8015a8e:	b083      	sub	sp, #12
 8015a90:	af00      	add	r7, sp, #0
 8015a92:	6078      	str	r0, [r7, #4]
  is_tx_done = true;
 8015a94:	4b04      	ldr	r3, [pc, #16]	; (8015aa8 <HAL_SD_TxCpltCallback+0x1c>)
 8015a96:	2201      	movs	r2, #1
 8015a98:	701a      	strb	r2, [r3, #0]
}
 8015a9a:	bf00      	nop
 8015a9c:	370c      	adds	r7, #12
 8015a9e:	46bd      	mov	sp, r7
 8015aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aa4:	4770      	bx	lr
 8015aa6:	bf00      	nop
 8015aa8:	2000cb0b 	.word	0x2000cb0b

08015aac <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8015aac:	b580      	push	{r7, lr}
 8015aae:	b08c      	sub	sp, #48	; 0x30
 8015ab0:	af00      	add	r7, sp, #0
 8015ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015ab4:	f107 031c 	add.w	r3, r7, #28
 8015ab8:	2200      	movs	r2, #0
 8015aba:	601a      	str	r2, [r3, #0]
 8015abc:	605a      	str	r2, [r3, #4]
 8015abe:	609a      	str	r2, [r3, #8]
 8015ac0:	60da      	str	r2, [r3, #12]
 8015ac2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	681b      	ldr	r3, [r3, #0]
 8015ac8:	4a77      	ldr	r2, [pc, #476]	; (8015ca8 <HAL_SD_MspInit+0x1fc>)
 8015aca:	4293      	cmp	r3, r2
 8015acc:	f040 80e8 	bne.w	8015ca0 <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8015ad0:	2300      	movs	r3, #0
 8015ad2:	61bb      	str	r3, [r7, #24]
 8015ad4:	4b75      	ldr	r3, [pc, #468]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ad8:	4a74      	ldr	r2, [pc, #464]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015ada:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8015ade:	6313      	str	r3, [r2, #48]	; 0x30
 8015ae0:	4b72      	ldr	r3, [pc, #456]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ae4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8015ae8:	61bb      	str	r3, [r7, #24]
 8015aea:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8015aec:	2300      	movs	r3, #0
 8015aee:	617b      	str	r3, [r7, #20]
 8015af0:	4b6e      	ldr	r3, [pc, #440]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015af4:	4a6d      	ldr	r2, [pc, #436]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015af6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015afa:	6453      	str	r3, [r2, #68]	; 0x44
 8015afc:	4b6b      	ldr	r3, [pc, #428]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015b04:	617b      	str	r3, [r7, #20]
 8015b06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015b08:	2300      	movs	r3, #0
 8015b0a:	613b      	str	r3, [r7, #16]
 8015b0c:	4b67      	ldr	r3, [pc, #412]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b10:	4a66      	ldr	r2, [pc, #408]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015b12:	f043 0301 	orr.w	r3, r3, #1
 8015b16:	6313      	str	r3, [r2, #48]	; 0x30
 8015b18:	4b64      	ldr	r3, [pc, #400]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b1c:	f003 0301 	and.w	r3, r3, #1
 8015b20:	613b      	str	r3, [r7, #16]
 8015b22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015b24:	2300      	movs	r3, #0
 8015b26:	60fb      	str	r3, [r7, #12]
 8015b28:	4b60      	ldr	r3, [pc, #384]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b2c:	4a5f      	ldr	r2, [pc, #380]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015b2e:	f043 0302 	orr.w	r3, r3, #2
 8015b32:	6313      	str	r3, [r2, #48]	; 0x30
 8015b34:	4b5d      	ldr	r3, [pc, #372]	; (8015cac <HAL_SD_MspInit+0x200>)
 8015b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b38:	f003 0302 	and.w	r3, r3, #2
 8015b3c:	60fb      	str	r3, [r7, #12]
 8015b3e:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8015b40:	f44f 7350 	mov.w	r3, #832	; 0x340
 8015b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b46:	2302      	movs	r3, #2
 8015b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b4a:	2300      	movs	r3, #0
 8015b4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8015b4e:	2301      	movs	r3, #1
 8015b50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8015b52:	230c      	movs	r3, #12
 8015b54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015b56:	f107 031c 	add.w	r3, r7, #28
 8015b5a:	4619      	mov	r1, r3
 8015b5c:	4854      	ldr	r0, [pc, #336]	; (8015cb0 <HAL_SD_MspInit+0x204>)
 8015b5e:	f008 fc0f 	bl	801e380 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8015b62:	f248 03a0 	movw	r3, #32928	; 0x80a0
 8015b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b68:	2302      	movs	r3, #2
 8015b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b6c:	2300      	movs	r3, #0
 8015b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8015b70:	2301      	movs	r3, #1
 8015b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8015b74:	230c      	movs	r3, #12
 8015b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015b78:	f107 031c 	add.w	r3, r7, #28
 8015b7c:	4619      	mov	r1, r3
 8015b7e:	484d      	ldr	r0, [pc, #308]	; (8015cb4 <HAL_SD_MspInit+0x208>)
 8015b80:	f008 fbfe 	bl	801e380 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8015b84:	4b4c      	ldr	r3, [pc, #304]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015b86:	4a4d      	ldr	r2, [pc, #308]	; (8015cbc <HAL_SD_MspInit+0x210>)
 8015b88:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8015b8a:	4b4b      	ldr	r3, [pc, #300]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015b8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8015b90:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8015b92:	4b49      	ldr	r3, [pc, #292]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015b94:	2200      	movs	r2, #0
 8015b96:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8015b98:	4b47      	ldr	r3, [pc, #284]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8015b9e:	4b46      	ldr	r3, [pc, #280]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015ba4:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015ba6:	4b44      	ldr	r3, [pc, #272]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015ba8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8015bac:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8015bae:	4b42      	ldr	r3, [pc, #264]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bb0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015bb4:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8015bb6:	4b40      	ldr	r3, [pc, #256]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bb8:	2220      	movs	r2, #32
 8015bba:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8015bbc:	4b3e      	ldr	r3, [pc, #248]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bbe:	2200      	movs	r2, #0
 8015bc0:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015bc2:	4b3d      	ldr	r3, [pc, #244]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bc4:	2204      	movs	r2, #4
 8015bc6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8015bc8:	4b3b      	ldr	r3, [pc, #236]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bca:	2203      	movs	r2, #3
 8015bcc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8015bce:	4b3a      	ldr	r3, [pc, #232]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bd0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8015bd4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8015bd6:	4b38      	ldr	r3, [pc, #224]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bd8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8015bdc:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8015bde:	4836      	ldr	r0, [pc, #216]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015be0:	f007 fcea 	bl	801d5b8 <HAL_DMA_Init>
 8015be4:	4603      	mov	r3, r0
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d001      	beq.n	8015bee <HAL_SD_MspInit+0x142>
    {
      Error_Handler();
 8015bea:	f7fb ffd1 	bl	8011b90 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	4a31      	ldr	r2, [pc, #196]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bf2:	641a      	str	r2, [r3, #64]	; 0x40
 8015bf4:	4a30      	ldr	r2, [pc, #192]	; (8015cb8 <HAL_SD_MspInit+0x20c>)
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8015bfa:	4b31      	ldr	r3, [pc, #196]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015bfc:	4a31      	ldr	r2, [pc, #196]	; (8015cc4 <HAL_SD_MspInit+0x218>)
 8015bfe:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8015c00:	4b2f      	ldr	r3, [pc, #188]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8015c06:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8015c08:	4b2d      	ldr	r3, [pc, #180]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c0a:	2240      	movs	r2, #64	; 0x40
 8015c0c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8015c0e:	4b2c      	ldr	r3, [pc, #176]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c10:	2200      	movs	r2, #0
 8015c12:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8015c14:	4b2a      	ldr	r3, [pc, #168]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015c1a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015c1c:	4b28      	ldr	r3, [pc, #160]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8015c22:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8015c24:	4b26      	ldr	r3, [pc, #152]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015c2a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8015c2c:	4b24      	ldr	r3, [pc, #144]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c2e:	2220      	movs	r2, #32
 8015c30:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8015c32:	4b23      	ldr	r3, [pc, #140]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c34:	2200      	movs	r2, #0
 8015c36:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015c38:	4b21      	ldr	r3, [pc, #132]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c3a:	2204      	movs	r2, #4
 8015c3c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8015c3e:	4b20      	ldr	r3, [pc, #128]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c40:	2203      	movs	r2, #3
 8015c42:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8015c44:	4b1e      	ldr	r3, [pc, #120]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c46:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8015c4a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8015c4c:	4b1c      	ldr	r3, [pc, #112]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c4e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8015c52:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8015c54:	481a      	ldr	r0, [pc, #104]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c56:	f007 fcaf 	bl	801d5b8 <HAL_DMA_Init>
 8015c5a:	4603      	mov	r3, r0
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	d001      	beq.n	8015c64 <HAL_SD_MspInit+0x1b8>
    {
      Error_Handler();
 8015c60:	f7fb ff96 	bl	8011b90 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	4a16      	ldr	r2, [pc, #88]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c68:	63da      	str	r2, [r3, #60]	; 0x3c
 8015c6a:	4a15      	ldr	r2, [pc, #84]	; (8015cc0 <HAL_SD_MspInit+0x214>)
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 8015c70:	2200      	movs	r2, #0
 8015c72:	2103      	movs	r1, #3
 8015c74:	2031      	movs	r0, #49	; 0x31
 8015c76:	f007 fc5a 	bl	801d52e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8015c7a:	2031      	movs	r0, #49	; 0x31
 8015c7c:	f007 fc73 	bl	801d566 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

    /* DMA interrupt init */
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8015c80:	2200      	movs	r2, #0
 8015c82:	2103      	movs	r1, #3
 8015c84:	203b      	movs	r0, #59	; 0x3b
 8015c86:	f007 fc52 	bl	801d52e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8015c8a:	203b      	movs	r0, #59	; 0x3b
 8015c8c:	f007 fc6b 	bl	801d566 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8015c90:	2200      	movs	r2, #0
 8015c92:	2103      	movs	r1, #3
 8015c94:	2045      	movs	r0, #69	; 0x45
 8015c96:	f007 fc4a 	bl	801d52e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8015c9a:	2045      	movs	r0, #69	; 0x45
 8015c9c:	f007 fc63 	bl	801d566 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8015ca0:	bf00      	nop
 8015ca2:	3730      	adds	r7, #48	; 0x30
 8015ca4:	46bd      	mov	sp, r7
 8015ca6:	bd80      	pop	{r7, pc}
 8015ca8:	40012c00 	.word	0x40012c00
 8015cac:	40023800 	.word	0x40023800
 8015cb0:	40020000 	.word	0x40020000
 8015cb4:	40020400 	.word	0x40020400
 8015cb8:	2000cb90 	.word	0x2000cb90
 8015cbc:	400264a0 	.word	0x400264a0
 8015cc0:	2000cbf0 	.word	0x2000cbf0
 8015cc4:	40026458 	.word	0x40026458

08015cc8 <cliSd>:



#ifdef _USE_HW_CLI
void cliSd(cli_args_t *args)
{
 8015cc8:	b590      	push	{r4, r7, lr}
 8015cca:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 8015cce:	af00      	add	r7, sp, #0
 8015cd0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015cd4:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015cd8:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8015cda:	2300      	movs	r3, #0
 8015cdc:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8015ce0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015ce4:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015ce8:	681b      	ldr	r3, [r3, #0]
 8015cea:	881b      	ldrh	r3, [r3, #0]
 8015cec:	2b01      	cmp	r3, #1
 8015cee:	f040 8094 	bne.w	8015e1a <cliSd+0x152>
 8015cf2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015cf6:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	695b      	ldr	r3, [r3, #20]
 8015cfe:	4979      	ldr	r1, [pc, #484]	; (8015ee4 <cliSd+0x21c>)
 8015d00:	2000      	movs	r0, #0
 8015d02:	4798      	blx	r3
 8015d04:	4603      	mov	r3, r0
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	f000 8087 	beq.w	8015e1a <cliSd+0x152>
  {
    sd_info_t sd_info;

    cliPrintf("sd init      : %d\n", is_init);
 8015d0c:	4b76      	ldr	r3, [pc, #472]	; (8015ee8 <cliSd+0x220>)
 8015d0e:	781b      	ldrb	r3, [r3, #0]
 8015d10:	4619      	mov	r1, r3
 8015d12:	4876      	ldr	r0, [pc, #472]	; (8015eec <cliSd+0x224>)
 8015d14:	f7fc fbc0 	bl	8012498 <cliPrintf>
    cliPrintf("sd connected : %d\n", is_detected);
 8015d18:	4b75      	ldr	r3, [pc, #468]	; (8015ef0 <cliSd+0x228>)
 8015d1a:	781b      	ldrb	r3, [r3, #0]
 8015d1c:	4619      	mov	r1, r3
 8015d1e:	4875      	ldr	r0, [pc, #468]	; (8015ef4 <cliSd+0x22c>)
 8015d20:	f7fc fbba 	bl	8012498 <cliPrintf>

    if (is_init == true)
 8015d24:	4b70      	ldr	r3, [pc, #448]	; (8015ee8 <cliSd+0x220>)
 8015d26:	781b      	ldrb	r3, [r3, #0]
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	d073      	beq.n	8015e14 <cliSd+0x14c>
    {
      if (sdGetInfo(&sd_info) == true)
 8015d2c:	f107 030c 	add.w	r3, r7, #12
 8015d30:	4618      	mov	r0, r3
 8015d32:	f7ff fd77 	bl	8015824 <sdGetInfo>
 8015d36:	4603      	mov	r3, r0
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d06b      	beq.n	8015e14 <cliSd+0x14c>
      {
        cliPrintf("   card_type            : %d\n", sd_info.card_type);
 8015d3c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d40:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	4619      	mov	r1, r3
 8015d48:	486b      	ldr	r0, [pc, #428]	; (8015ef8 <cliSd+0x230>)
 8015d4a:	f7fc fba5 	bl	8012498 <cliPrintf>
        cliPrintf("   card_version         : %d\n", sd_info.card_version);
 8015d4e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d52:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d56:	685b      	ldr	r3, [r3, #4]
 8015d58:	4619      	mov	r1, r3
 8015d5a:	4868      	ldr	r0, [pc, #416]	; (8015efc <cliSd+0x234>)
 8015d5c:	f7fc fb9c 	bl	8012498 <cliPrintf>
        cliPrintf("   card_class           : %d\n", sd_info.card_class);
 8015d60:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d64:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d68:	689b      	ldr	r3, [r3, #8]
 8015d6a:	4619      	mov	r1, r3
 8015d6c:	4864      	ldr	r0, [pc, #400]	; (8015f00 <cliSd+0x238>)
 8015d6e:	f7fc fb93 	bl	8012498 <cliPrintf>
        cliPrintf("   rel_card_Add         : %d\n", sd_info.rel_card_Add);
 8015d72:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d76:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d7a:	68db      	ldr	r3, [r3, #12]
 8015d7c:	4619      	mov	r1, r3
 8015d7e:	4861      	ldr	r0, [pc, #388]	; (8015f04 <cliSd+0x23c>)
 8015d80:	f7fc fb8a 	bl	8012498 <cliPrintf>
        cliPrintf("   block_numbers        : %d\n", sd_info.block_numbers);
 8015d84:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d88:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d8c:	691b      	ldr	r3, [r3, #16]
 8015d8e:	4619      	mov	r1, r3
 8015d90:	485d      	ldr	r0, [pc, #372]	; (8015f08 <cliSd+0x240>)
 8015d92:	f7fc fb81 	bl	8012498 <cliPrintf>
        cliPrintf("   block_size           : %d\n", sd_info.block_size);
 8015d96:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d9a:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d9e:	695b      	ldr	r3, [r3, #20]
 8015da0:	4619      	mov	r1, r3
 8015da2:	485a      	ldr	r0, [pc, #360]	; (8015f0c <cliSd+0x244>)
 8015da4:	f7fc fb78 	bl	8012498 <cliPrintf>
        cliPrintf("   log_block_numbers    : %d\n", sd_info.log_block_numbers);
 8015da8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015dac:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015db0:	699b      	ldr	r3, [r3, #24]
 8015db2:	4619      	mov	r1, r3
 8015db4:	4856      	ldr	r0, [pc, #344]	; (8015f10 <cliSd+0x248>)
 8015db6:	f7fc fb6f 	bl	8012498 <cliPrintf>
        cliPrintf("   log_block_size       : %d\n", sd_info.log_block_size);
 8015dba:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015dbe:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dc2:	69db      	ldr	r3, [r3, #28]
 8015dc4:	4619      	mov	r1, r3
 8015dc6:	4853      	ldr	r0, [pc, #332]	; (8015f14 <cliSd+0x24c>)
 8015dc8:	f7fc fb66 	bl	8012498 <cliPrintf>
        cliPrintf("   card_size            : %d MB, %d.%d GB\n", sd_info.card_size, sd_info.card_size/1024, ((sd_info.card_size * 10)/1024) % 10);
 8015dcc:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015dd0:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dd4:	6a18      	ldr	r0, [r3, #32]
 8015dd6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015dda:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dde:	6a1b      	ldr	r3, [r3, #32]
 8015de0:	0a9c      	lsrs	r4, r3, #10
 8015de2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015de6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dea:	6a1a      	ldr	r2, [r3, #32]
 8015dec:	4613      	mov	r3, r2
 8015dee:	009b      	lsls	r3, r3, #2
 8015df0:	4413      	add	r3, r2
 8015df2:	005b      	lsls	r3, r3, #1
 8015df4:	0a99      	lsrs	r1, r3, #10
 8015df6:	4b48      	ldr	r3, [pc, #288]	; (8015f18 <cliSd+0x250>)
 8015df8:	fba3 2301 	umull	r2, r3, r3, r1
 8015dfc:	08da      	lsrs	r2, r3, #3
 8015dfe:	4613      	mov	r3, r2
 8015e00:	009b      	lsls	r3, r3, #2
 8015e02:	4413      	add	r3, r2
 8015e04:	005b      	lsls	r3, r3, #1
 8015e06:	1aca      	subs	r2, r1, r3
 8015e08:	4613      	mov	r3, r2
 8015e0a:	4622      	mov	r2, r4
 8015e0c:	4601      	mov	r1, r0
 8015e0e:	4843      	ldr	r0, [pc, #268]	; (8015f1c <cliSd+0x254>)
 8015e10:	f7fc fb42 	bl	8012498 <cliPrintf>
      }
    }
    ret = true;
 8015e14:	2301      	movs	r3, #1
 8015e16:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8015e1a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e1e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	881b      	ldrh	r3, [r3, #0]
 8015e26:	2b02      	cmp	r3, #2
 8015e28:	d146      	bne.n	8015eb8 <cliSd+0x1f0>
 8015e2a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e2e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	695b      	ldr	r3, [r3, #20]
 8015e36:	493a      	ldr	r1, [pc, #232]	; (8015f20 <cliSd+0x258>)
 8015e38:	2000      	movs	r0, #0
 8015e3a:	4798      	blx	r3
 8015e3c:	4603      	mov	r3, r0
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d03a      	beq.n	8015eb8 <cliSd+0x1f0>
  {
    uint32_t number;
    uint32_t buf[512/4];

    number = args->getData(1);
 8015e42:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e46:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015e4a:	681b      	ldr	r3, [r3, #0]
 8015e4c:	689b      	ldr	r3, [r3, #8]
 8015e4e:	2001      	movs	r0, #1
 8015e50:	4798      	blx	r3
 8015e52:	4603      	mov	r3, r0
 8015e54:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c

    if (sdReadBlocks(number, (uint8_t *)buf, 1, 100) == true)
 8015e58:	f107 010c 	add.w	r1, r7, #12
 8015e5c:	2364      	movs	r3, #100	; 0x64
 8015e5e:	2201      	movs	r2, #1
 8015e60:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8015e64:	f7ff fd6c 	bl	8015940 <sdReadBlocks>
 8015e68:	4603      	mov	r3, r0
 8015e6a:	2b00      	cmp	r3, #0
 8015e6c:	d01e      	beq.n	8015eac <cliSd+0x1e4>
    {
      for (int i=0; i<512/4; i++)
 8015e6e:	2300      	movs	r3, #0
 8015e70:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8015e74:	e015      	b.n	8015ea2 <cliSd+0x1da>
      {
        cliPrintf("%d:%04d : 0x%08X\n", number, i*4, buf[i]);
 8015e76:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8015e7a:	0099      	lsls	r1, r3, #2
 8015e7c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e80:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015e84:	f8d7 2210 	ldr.w	r2, [r7, #528]	; 0x210
 8015e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e8c:	460a      	mov	r2, r1
 8015e8e:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 8015e92:	4824      	ldr	r0, [pc, #144]	; (8015f24 <cliSd+0x25c>)
 8015e94:	f7fc fb00 	bl	8012498 <cliPrintf>
      for (int i=0; i<512/4; i++)
 8015e98:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8015e9c:	3301      	adds	r3, #1
 8015e9e:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8015ea2:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8015ea6:	2b7f      	cmp	r3, #127	; 0x7f
 8015ea8:	dde5      	ble.n	8015e76 <cliSd+0x1ae>
 8015eaa:	e002      	b.n	8015eb2 <cliSd+0x1ea>
      }
    }
    else
    {
      cliPrintf("sdRead Fail\n");
 8015eac:	481e      	ldr	r0, [pc, #120]	; (8015f28 <cliSd+0x260>)
 8015eae:	f7fc faf3 	bl	8012498 <cliPrintf>
    }

    ret = true;
 8015eb2:	2301      	movs	r3, #1
 8015eb4:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (ret != true)
 8015eb8:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 8015ebc:	f083 0301 	eor.w	r3, r3, #1
 8015ec0:	b2db      	uxtb	r3, r3
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d009      	beq.n	8015eda <cliSd+0x212>
  {
    cliPrintf("sd info\n");
 8015ec6:	4819      	ldr	r0, [pc, #100]	; (8015f2c <cliSd+0x264>)
 8015ec8:	f7fc fae6 	bl	8012498 <cliPrintf>

    if (is_init == true)
 8015ecc:	4b06      	ldr	r3, [pc, #24]	; (8015ee8 <cliSd+0x220>)
 8015ece:	781b      	ldrb	r3, [r3, #0]
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d002      	beq.n	8015eda <cliSd+0x212>
    {
      cliPrintf("sd read block_number\n");
 8015ed4:	4816      	ldr	r0, [pc, #88]	; (8015f30 <cliSd+0x268>)
 8015ed6:	f7fc fadf 	bl	8012498 <cliPrintf>
    }
  }
}
 8015eda:	bf00      	nop
 8015edc:	f507 7707 	add.w	r7, r7, #540	; 0x21c
 8015ee0:	46bd      	mov	sp, r7
 8015ee2:	bd90      	pop	{r4, r7, pc}
 8015ee4:	08028c5c 	.word	0x08028c5c
 8015ee8:	2000cb08 	.word	0x2000cb08
 8015eec:	08028c64 	.word	0x08028c64
 8015ef0:	2000cb09 	.word	0x2000cb09
 8015ef4:	08028c78 	.word	0x08028c78
 8015ef8:	08028c8c 	.word	0x08028c8c
 8015efc:	08028cac 	.word	0x08028cac
 8015f00:	08028ccc 	.word	0x08028ccc
 8015f04:	08028cec 	.word	0x08028cec
 8015f08:	08028d0c 	.word	0x08028d0c
 8015f0c:	08028d2c 	.word	0x08028d2c
 8015f10:	08028d4c 	.word	0x08028d4c
 8015f14:	08028d6c 	.word	0x08028d6c
 8015f18:	cccccccd 	.word	0xcccccccd
 8015f1c:	08028d8c 	.word	0x08028d8c
 8015f20:	08028db8 	.word	0x08028db8
 8015f24:	08028dc0 	.word	0x08028dc0
 8015f28:	08028dd4 	.word	0x08028dd4
 8015f2c:	08028de4 	.word	0x08028de4
 8015f30:	08028df0 	.word	0x08028df0

08015f34 <DWT_Delay_us>:
{
 8015f34:	b580      	push	{r7, lr}
 8015f36:	b084      	sub	sp, #16
 8015f38:	af00      	add	r7, sp, #0
 8015f3a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8015f3c:	4b0d      	ldr	r3, [pc, #52]	; (8015f74 <DWT_Delay_us+0x40>)
 8015f3e:	685b      	ldr	r3, [r3, #4]
 8015f40:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8015f42:	f009 f8eb 	bl	801f11c <HAL_RCC_GetHCLKFreq>
 8015f46:	4603      	mov	r3, r0
 8015f48:	4a0b      	ldr	r2, [pc, #44]	; (8015f78 <DWT_Delay_us+0x44>)
 8015f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8015f4e:	0c9b      	lsrs	r3, r3, #18
 8015f50:	687a      	ldr	r2, [r7, #4]
 8015f52:	fb02 f303 	mul.w	r3, r2, r3
 8015f56:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8015f58:	bf00      	nop
 8015f5a:	4b06      	ldr	r3, [pc, #24]	; (8015f74 <DWT_Delay_us+0x40>)
 8015f5c:	685a      	ldr	r2, [r3, #4]
 8015f5e:	68fb      	ldr	r3, [r7, #12]
 8015f60:	1ad2      	subs	r2, r2, r3
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	429a      	cmp	r2, r3
 8015f66:	d3f8      	bcc.n	8015f5a <DWT_Delay_us+0x26>
}
 8015f68:	bf00      	nop
 8015f6a:	bf00      	nop
 8015f6c:	3710      	adds	r7, #16
 8015f6e:	46bd      	mov	sp, r7
 8015f70:	bd80      	pop	{r7, pc}
 8015f72:	bf00      	nop
 8015f74:	e0001000 	.word	0xe0001000
 8015f78:	431bde83 	.word	0x431bde83

08015f7c <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b08c      	sub	sp, #48	; 0x30
 8015f80:	af00      	add	r7, sp, #0
	bool ret = false;
 8015f82:	2300      	movs	r3, #0
 8015f84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8015f88:	f107 031c 	add.w	r3, r7, #28
 8015f8c:	2200      	movs	r2, #0
 8015f8e:	601a      	str	r2, [r3, #0]
 8015f90:	605a      	str	r2, [r3, #4]
 8015f92:	609a      	str	r2, [r3, #8]
 8015f94:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015f96:	f107 0314 	add.w	r3, r7, #20
 8015f9a:	2200      	movs	r2, #0
 8015f9c:	601a      	str	r2, [r3, #0]
 8015f9e:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 8015fa0:	1d3b      	adds	r3, r7, #4
 8015fa2:	2200      	movs	r2, #0
 8015fa4:	601a      	str	r2, [r3, #0]
 8015fa6:	605a      	str	r2, [r3, #4]
 8015fa8:	609a      	str	r2, [r3, #8]
 8015faa:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 8015fac:	4b2e      	ldr	r3, [pc, #184]	; (8016068 <sonarInit+0xec>)
 8015fae:	4a2f      	ldr	r2, [pc, #188]	; (801606c <sonarInit+0xf0>)
 8015fb0:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 96-1;
 8015fb2:	4b2d      	ldr	r3, [pc, #180]	; (8016068 <sonarInit+0xec>)
 8015fb4:	225f      	movs	r2, #95	; 0x5f
 8015fb6:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015fb8:	4b2b      	ldr	r3, [pc, #172]	; (8016068 <sonarInit+0xec>)
 8015fba:	2200      	movs	r2, #0
 8015fbc:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 8015fbe:	4b2a      	ldr	r3, [pc, #168]	; (8016068 <sonarInit+0xec>)
 8015fc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015fc4:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015fc6:	4b28      	ldr	r3, [pc, #160]	; (8016068 <sonarInit+0xec>)
 8015fc8:	2200      	movs	r2, #0
 8015fca:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8015fcc:	4b26      	ldr	r3, [pc, #152]	; (8016068 <sonarInit+0xec>)
 8015fce:	2200      	movs	r2, #0
 8015fd0:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8015fd2:	4825      	ldr	r0, [pc, #148]	; (8016068 <sonarInit+0xec>)
 8015fd4:	f00b fb0e 	bl	80215f4 <HAL_TIM_Base_Init>
 8015fd8:	4603      	mov	r3, r0
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d001      	beq.n	8015fe2 <sonarInit+0x66>
	  {
	    Error_Handler();
 8015fde:	f7fb fdd7 	bl	8011b90 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8015fe2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8015fe6:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8015fe8:	f107 031c 	add.w	r3, r7, #28
 8015fec:	4619      	mov	r1, r3
 8015fee:	481e      	ldr	r0, [pc, #120]	; (8016068 <sonarInit+0xec>)
 8015ff0:	f00b fd6c 	bl	8021acc <HAL_TIM_ConfigClockSource>
 8015ff4:	4603      	mov	r3, r0
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d001      	beq.n	8015ffe <sonarInit+0x82>
	  {
	    Error_Handler();
 8015ffa:	f7fb fdc9 	bl	8011b90 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8015ffe:	481a      	ldr	r0, [pc, #104]	; (8016068 <sonarInit+0xec>)
 8016000:	f00b fb23 	bl	802164a <HAL_TIM_IC_Init>
 8016004:	4603      	mov	r3, r0
 8016006:	2b00      	cmp	r3, #0
 8016008:	d001      	beq.n	801600e <sonarInit+0x92>
	  {
	    Error_Handler();
 801600a:	f7fb fdc1 	bl	8011b90 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801600e:	2300      	movs	r3, #0
 8016010:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8016012:	2300      	movs	r3, #0
 8016014:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8016016:	f107 0314 	add.w	r3, r7, #20
 801601a:	4619      	mov	r1, r3
 801601c:	4812      	ldr	r0, [pc, #72]	; (8016068 <sonarInit+0xec>)
 801601e:	f00c f89f 	bl	8022160 <HAL_TIMEx_MasterConfigSynchronization>
 8016022:	4603      	mov	r3, r0
 8016024:	2b00      	cmp	r3, #0
 8016026:	d001      	beq.n	801602c <sonarInit+0xb0>
	  {
	    Error_Handler();
 8016028:	f7fb fdb2 	bl	8011b90 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 801602c:	2300      	movs	r3, #0
 801602e:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8016030:	2301      	movs	r3, #1
 8016032:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8016034:	2300      	movs	r3, #0
 8016036:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 8016038:	2300      	movs	r3, #0
 801603a:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 801603c:	1d3b      	adds	r3, r7, #4
 801603e:	220c      	movs	r2, #12
 8016040:	4619      	mov	r1, r3
 8016042:	4809      	ldr	r0, [pc, #36]	; (8016068 <sonarInit+0xec>)
 8016044:	f00b fca6 	bl	8021994 <HAL_TIM_IC_ConfigChannel>
 8016048:	4603      	mov	r3, r0
 801604a:	2b00      	cmp	r3, #0
 801604c:	d001      	beq.n	8016052 <sonarInit+0xd6>
	  {
	    Error_Handler();
 801604e:	f7fb fd9f 	bl	8011b90 <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 8016052:	210c      	movs	r1, #12
 8016054:	4804      	ldr	r0, [pc, #16]	; (8016068 <sonarInit+0xec>)
 8016056:	f00b fb2d 	bl	80216b4 <HAL_TIM_IC_Start_IT>

	return ret;
 801605a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801605e:	4618      	mov	r0, r3
 8016060:	3730      	adds	r7, #48	; 0x30
 8016062:	46bd      	mov	sp, r7
 8016064:	bd80      	pop	{r7, pc}
 8016066:	bf00      	nop
 8016068:	2000cc50 	.word	0x2000cc50
 801606c:	40000400 	.word	0x40000400

08016070 <Sonar_measure>:

bool Sonar_measure(void)
{
 8016070:	b580      	push	{r7, lr}
 8016072:	b082      	sub	sp, #8
 8016074:	af00      	add	r7, sp, #0
	bool ret = false;
 8016076:	2300      	movs	r3, #0
 8016078:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint32_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 801607a:	4b5d      	ldr	r3, [pc, #372]	; (80161f0 <Sonar_measure+0x180>)
 801607c:	785b      	ldrb	r3, [r3, #1]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d002      	beq.n	8016088 <Sonar_measure+0x18>
 8016082:	2b01      	cmp	r3, #1
 8016084:	d022      	beq.n	80160cc <Sonar_measure+0x5c>
 8016086:	e0a9      	b.n	80161dc <Sonar_measure+0x16c>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 8016088:	2103      	movs	r1, #3
 801608a:	2007      	movs	r0, #7
 801608c:	f7fd fbc6 	bl	801381c <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 8016090:	2101      	movs	r1, #1
 8016092:	2007      	movs	r0, #7
 8016094:	f7fd fc34 	bl	8013900 <gpioPinWrite>
			DWT_Delay_us(5);
 8016098:	2005      	movs	r0, #5
 801609a:	f7ff ff4b 	bl	8015f34 <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 801609e:	2100      	movs	r1, #0
 80160a0:	2007      	movs	r0, #7
 80160a2:	f7fd fc2d 	bl	8013900 <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 80160a6:	2106      	movs	r1, #6
 80160a8:	2007      	movs	r0, #7
 80160aa:	f7fd fbb7 	bl	801381c <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 80160ae:	4b50      	ldr	r3, [pc, #320]	; (80161f0 <Sonar_measure+0x180>)
 80160b0:	2201      	movs	r2, #1
 80160b2:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 80160b4:	4b4e      	ldr	r3, [pc, #312]	; (80161f0 <Sonar_measure+0x180>)
 80160b6:	785b      	ldrb	r3, [r3, #1]
 80160b8:	3301      	adds	r3, #1
 80160ba:	b2da      	uxtb	r2, r3
 80160bc:	4b4c      	ldr	r3, [pc, #304]	; (80161f0 <Sonar_measure+0x180>)
 80160be:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 80160c0:	f7fb fcdd 	bl	8011a7e <millis>
 80160c4:	4603      	mov	r3, r0
 80160c6:	4a4b      	ldr	r2, [pc, #300]	; (80161f4 <Sonar_measure+0x184>)
 80160c8:	6013      	str	r3, [r2, #0]
			break;
 80160ca:	e087      	b.n	80161dc <Sonar_measure+0x16c>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 80160cc:	4b48      	ldr	r3, [pc, #288]	; (80161f0 <Sonar_measure+0x180>)
 80160ce:	781b      	ldrb	r3, [r3, #0]
 80160d0:	f083 0301 	eor.w	r3, r3, #1
 80160d4:	b2db      	uxtb	r3, r3
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d06a      	beq.n	80161b0 <Sonar_measure+0x140>
			{
				if(sonar_tbl[0].falling_time > sonar_tbl[0].rising_time)
 80160da:	4b45      	ldr	r3, [pc, #276]	; (80161f0 <Sonar_measure+0x180>)
 80160dc:	689a      	ldr	r2, [r3, #8]
 80160de:	4b44      	ldr	r3, [pc, #272]	; (80161f0 <Sonar_measure+0x180>)
 80160e0:	685b      	ldr	r3, [r3, #4]
 80160e2:	429a      	cmp	r2, r3
 80160e4:	d907      	bls.n	80160f6 <Sonar_measure+0x86>
				{
					sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 80160e6:	4b42      	ldr	r3, [pc, #264]	; (80161f0 <Sonar_measure+0x180>)
 80160e8:	689a      	ldr	r2, [r3, #8]
 80160ea:	4b41      	ldr	r3, [pc, #260]	; (80161f0 <Sonar_measure+0x180>)
 80160ec:	685b      	ldr	r3, [r3, #4]
 80160ee:	1ad3      	subs	r3, r2, r3
 80160f0:	4a3f      	ldr	r2, [pc, #252]	; (80161f0 <Sonar_measure+0x180>)
 80160f2:	60d3      	str	r3, [r2, #12]
 80160f4:	e00e      	b.n	8016114 <Sonar_measure+0xa4>
				}
				else if(sonar_tbl[0].falling_time < sonar_tbl[0].rising_time)
 80160f6:	4b3e      	ldr	r3, [pc, #248]	; (80161f0 <Sonar_measure+0x180>)
 80160f8:	689a      	ldr	r2, [r3, #8]
 80160fa:	4b3d      	ldr	r3, [pc, #244]	; (80161f0 <Sonar_measure+0x180>)
 80160fc:	685b      	ldr	r3, [r3, #4]
 80160fe:	429a      	cmp	r2, r3
 8016100:	d208      	bcs.n	8016114 <Sonar_measure+0xa4>
				{
					sonar_tbl[0].duty_time = 65536 - sonar_tbl[0].rising_time + sonar_tbl[0].falling_time;
 8016102:	4b3b      	ldr	r3, [pc, #236]	; (80161f0 <Sonar_measure+0x180>)
 8016104:	689a      	ldr	r2, [r3, #8]
 8016106:	4b3a      	ldr	r3, [pc, #232]	; (80161f0 <Sonar_measure+0x180>)
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	1ad3      	subs	r3, r2, r3
 801610c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8016110:	4a37      	ldr	r2, [pc, #220]	; (80161f0 <Sonar_measure+0x180>)
 8016112:	60d3      	str	r3, [r2, #12]
				}

				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 8016114:	4b36      	ldr	r3, [pc, #216]	; (80161f0 <Sonar_measure+0x180>)
 8016116:	68da      	ldr	r2, [r3, #12]
 8016118:	4613      	mov	r3, r2
 801611a:	009b      	lsls	r3, r3, #2
 801611c:	4413      	add	r3, r2
 801611e:	005b      	lsls	r3, r3, #1
 8016120:	4618      	mov	r0, r3
 8016122:	f7fa fd57 	bl	8010bd4 <__aeabi_ui2d>
 8016126:	a330      	add	r3, pc, #192	; (adr r3, 80161e8 <Sonar_measure+0x178>)
 8016128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801612c:	f7fa fdcc 	bl	8010cc8 <__aeabi_dmul>
 8016130:	4602      	mov	r2, r0
 8016132:	460b      	mov	r3, r1
 8016134:	4610      	mov	r0, r2
 8016136:	4619      	mov	r1, r3
 8016138:	f7fb f89e 	bl	8011278 <__aeabi_d2uiz>
 801613c:	4603      	mov	r3, r0
 801613e:	4a2c      	ldr	r2, [pc, #176]	; (80161f0 <Sonar_measure+0x180>)
 8016140:	6153      	str	r3, [r2, #20]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 8016142:	4b2d      	ldr	r3, [pc, #180]	; (80161f8 <Sonar_measure+0x188>)
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	b2db      	uxtb	r3, r3
 8016148:	3301      	adds	r3, #1
 801614a:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 801614c:	79bb      	ldrb	r3, [r7, #6]
 801614e:	2b0b      	cmp	r3, #11
 8016150:	d101      	bne.n	8016156 <Sonar_measure+0xe6>
 8016152:	2300      	movs	r3, #0
 8016154:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 8016156:	4b26      	ldr	r3, [pc, #152]	; (80161f0 <Sonar_measure+0x180>)
 8016158:	695a      	ldr	r2, [r3, #20]
 801615a:	4b27      	ldr	r3, [pc, #156]	; (80161f8 <Sonar_measure+0x188>)
 801615c:	681b      	ldr	r3, [r3, #0]
 801615e:	b211      	sxth	r1, r2
 8016160:	4a26      	ldr	r2, [pc, #152]	; (80161fc <Sonar_measure+0x18c>)
 8016162:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 8016166:	4b24      	ldr	r3, [pc, #144]	; (80161f8 <Sonar_measure+0x188>)
 8016168:	681b      	ldr	r3, [r3, #0]
 801616a:	4a24      	ldr	r2, [pc, #144]	; (80161fc <Sonar_measure+0x18c>)
 801616c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8016170:	461a      	mov	r2, r3
 8016172:	4b23      	ldr	r3, [pc, #140]	; (8016200 <Sonar_measure+0x190>)
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	4413      	add	r3, r2
 8016178:	4a21      	ldr	r2, [pc, #132]	; (8016200 <Sonar_measure+0x190>)
 801617a:	6013      	str	r3, [r2, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 801617c:	4b20      	ldr	r3, [pc, #128]	; (8016200 <Sonar_measure+0x190>)
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	79ba      	ldrb	r2, [r7, #6]
 8016182:	491e      	ldr	r1, [pc, #120]	; (80161fc <Sonar_measure+0x18c>)
 8016184:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8016188:	1a9b      	subs	r3, r3, r2
 801618a:	4a1d      	ldr	r2, [pc, #116]	; (8016200 <Sonar_measure+0x190>)
 801618c:	6013      	str	r3, [r2, #0]
				sonarHistIdx = indexplus1;
 801618e:	79bb      	ldrb	r3, [r7, #6]
 8016190:	4a19      	ldr	r2, [pc, #100]	; (80161f8 <Sonar_measure+0x188>)
 8016192:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 8016194:	4b1a      	ldr	r3, [pc, #104]	; (8016200 <Sonar_measure+0x190>)
 8016196:	681b      	ldr	r3, [r3, #0]
 8016198:	4a1a      	ldr	r2, [pc, #104]	; (8016204 <Sonar_measure+0x194>)
 801619a:	fba2 2303 	umull	r2, r3, r2, r3
 801619e:	08db      	lsrs	r3, r3, #3
 80161a0:	4a13      	ldr	r2, [pc, #76]	; (80161f0 <Sonar_measure+0x180>)
 80161a2:	6193      	str	r3, [r2, #24]

				sonar_tbl[0].state = 0;
 80161a4:	4b12      	ldr	r3, [pc, #72]	; (80161f0 <Sonar_measure+0x180>)
 80161a6:	2200      	movs	r2, #0
 80161a8:	705a      	strb	r2, [r3, #1]
				ret = true;
 80161aa:	2301      	movs	r3, #1
 80161ac:	71fb      	strb	r3, [r7, #7]
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
					ret = false;
				}
			}
			break;
 80161ae:	e014      	b.n	80161da <Sonar_measure+0x16a>
				if(millis()-pre_time >= 25)
 80161b0:	f7fb fc65 	bl	8011a7e <millis>
 80161b4:	4602      	mov	r2, r0
 80161b6:	4b0f      	ldr	r3, [pc, #60]	; (80161f4 <Sonar_measure+0x184>)
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	1ad3      	subs	r3, r2, r3
 80161bc:	2b18      	cmp	r3, #24
 80161be:	d90c      	bls.n	80161da <Sonar_measure+0x16a>
					sonar_tbl[0].time_out_cnt++;
 80161c0:	4b0b      	ldr	r3, [pc, #44]	; (80161f0 <Sonar_measure+0x180>)
 80161c2:	691b      	ldr	r3, [r3, #16]
 80161c4:	3301      	adds	r3, #1
 80161c6:	4a0a      	ldr	r2, [pc, #40]	; (80161f0 <Sonar_measure+0x180>)
 80161c8:	6113      	str	r3, [r2, #16]
					sonar_tbl[0].wait_flag = false;
 80161ca:	4b09      	ldr	r3, [pc, #36]	; (80161f0 <Sonar_measure+0x180>)
 80161cc:	2200      	movs	r2, #0
 80161ce:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 80161d0:	4b07      	ldr	r3, [pc, #28]	; (80161f0 <Sonar_measure+0x180>)
 80161d2:	2200      	movs	r2, #0
 80161d4:	705a      	strb	r2, [r3, #1]
					ret = false;
 80161d6:	2300      	movs	r3, #0
 80161d8:	71fb      	strb	r3, [r7, #7]
			break;
 80161da:	bf00      	nop
	}
	return ret;
 80161dc:	79fb      	ldrb	r3, [r7, #7]
}
 80161de:	4618      	mov	r0, r3
 80161e0:	3708      	adds	r7, #8
 80161e2:	46bd      	mov	sp, r7
 80161e4:	bd80      	pop	{r7, pc}
 80161e6:	bf00      	nop
 80161e8:	75f6fd22 	.word	0x75f6fd22
 80161ec:	3f919ce0 	.word	0x3f919ce0
 80161f0:	2000cc90 	.word	0x2000cc90
 80161f4:	2000ccac 	.word	0x2000ccac
 80161f8:	2000ccb0 	.word	0x2000ccb0
 80161fc:	2000ccb4 	.word	0x2000ccb4
 8016200:	2000cccc 	.word	0x2000cccc
 8016204:	cccccccd 	.word	0xcccccccd

08016208 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8016208:	b580      	push	{r7, lr}
 801620a:	b08a      	sub	sp, #40	; 0x28
 801620c:	af00      	add	r7, sp, #0
 801620e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016210:	f107 0314 	add.w	r3, r7, #20
 8016214:	2200      	movs	r2, #0
 8016216:	601a      	str	r2, [r3, #0]
 8016218:	605a      	str	r2, [r3, #4]
 801621a:	609a      	str	r2, [r3, #8]
 801621c:	60da      	str	r2, [r3, #12]
 801621e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	681b      	ldr	r3, [r3, #0]
 8016224:	4a1d      	ldr	r2, [pc, #116]	; (801629c <HAL_TIM_Base_MspInit+0x94>)
 8016226:	4293      	cmp	r3, r2
 8016228:	d133      	bne.n	8016292 <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 801622a:	2300      	movs	r3, #0
 801622c:	613b      	str	r3, [r7, #16]
 801622e:	4b1c      	ldr	r3, [pc, #112]	; (80162a0 <HAL_TIM_Base_MspInit+0x98>)
 8016230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016232:	4a1b      	ldr	r2, [pc, #108]	; (80162a0 <HAL_TIM_Base_MspInit+0x98>)
 8016234:	f043 0302 	orr.w	r3, r3, #2
 8016238:	6413      	str	r3, [r2, #64]	; 0x40
 801623a:	4b19      	ldr	r3, [pc, #100]	; (80162a0 <HAL_TIM_Base_MspInit+0x98>)
 801623c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801623e:	f003 0302 	and.w	r3, r3, #2
 8016242:	613b      	str	r3, [r7, #16]
 8016244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8016246:	2300      	movs	r3, #0
 8016248:	60fb      	str	r3, [r7, #12]
 801624a:	4b15      	ldr	r3, [pc, #84]	; (80162a0 <HAL_TIM_Base_MspInit+0x98>)
 801624c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801624e:	4a14      	ldr	r2, [pc, #80]	; (80162a0 <HAL_TIM_Base_MspInit+0x98>)
 8016250:	f043 0302 	orr.w	r3, r3, #2
 8016254:	6313      	str	r3, [r2, #48]	; 0x30
 8016256:	4b12      	ldr	r3, [pc, #72]	; (80162a0 <HAL_TIM_Base_MspInit+0x98>)
 8016258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801625a:	f003 0302 	and.w	r3, r3, #2
 801625e:	60fb      	str	r3, [r7, #12]
 8016260:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8016262:	2302      	movs	r3, #2
 8016264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016266:	2302      	movs	r3, #2
 8016268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801626a:	2300      	movs	r3, #0
 801626c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801626e:	2300      	movs	r3, #0
 8016270:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8016272:	2302      	movs	r3, #2
 8016274:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8016276:	f107 0314 	add.w	r3, r7, #20
 801627a:	4619      	mov	r1, r3
 801627c:	4809      	ldr	r0, [pc, #36]	; (80162a4 <HAL_TIM_Base_MspInit+0x9c>)
 801627e:	f008 f87f 	bl	801e380 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8016282:	2200      	movs	r2, #0
 8016284:	2101      	movs	r1, #1
 8016286:	201d      	movs	r0, #29
 8016288:	f007 f951 	bl	801d52e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 801628c:	201d      	movs	r0, #29
 801628e:	f007 f96a 	bl	801d566 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8016292:	bf00      	nop
 8016294:	3728      	adds	r7, #40	; 0x28
 8016296:	46bd      	mov	sp, r7
 8016298:	bd80      	pop	{r7, pc}
 801629a:	bf00      	nop
 801629c:	40000400 	.word	0x40000400
 80162a0:	40023800 	.word	0x40023800
 80162a4:	40020400 	.word	0x40020400

080162a8 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80162a8:	b480      	push	{r7}
 80162aa:	b083      	sub	sp, #12
 80162ac:	af00      	add	r7, sp, #0
 80162ae:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	7f1b      	ldrb	r3, [r3, #28]
 80162b4:	2b08      	cmp	r3, #8
 80162b6:	d129      	bne.n	801630c <HAL_TIM_IC_CaptureCallback+0x64>
 80162b8:	687b      	ldr	r3, [r7, #4]
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	4a16      	ldr	r2, [pc, #88]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162be:	4293      	cmp	r3, r2
 80162c0:	d124      	bne.n	801630c <HAL_TIM_IC_CaptureCallback+0x64>
 80162c2:	4b16      	ldr	r3, [pc, #88]	; (801631c <HAL_TIM_IC_CaptureCallback+0x74>)
 80162c4:	781b      	ldrb	r3, [r3, #0]
 80162c6:	2b00      	cmp	r3, #0
 80162c8:	d020      	beq.n	801630c <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN) //(TIM3->CCER & TIM_CCER_CC4P) == 0
 80162ca:	4b15      	ldr	r3, [pc, #84]	; (8016320 <HAL_TIM_IC_CaptureCallback+0x78>)
 80162cc:	691b      	ldr	r3, [r3, #16]
 80162ce:	f003 0302 	and.w	r3, r3, #2
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d00d      	beq.n	80162f2 <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 80162d6:	4b10      	ldr	r3, [pc, #64]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162d8:	2200      	movs	r2, #0
 80162da:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 80162dc:	4b0e      	ldr	r3, [pc, #56]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80162e0:	4a0e      	ldr	r2, [pc, #56]	; (801631c <HAL_TIM_IC_CaptureCallback+0x74>)
 80162e2:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 80162e4:	4b0c      	ldr	r3, [pc, #48]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162e6:	6a1b      	ldr	r3, [r3, #32]
 80162e8:	4a0b      	ldr	r2, [pc, #44]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80162ee:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 80162f0:	e00c      	b.n	801630c <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 80162f2:	4b09      	ldr	r3, [pc, #36]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80162f6:	4a09      	ldr	r2, [pc, #36]	; (801631c <HAL_TIM_IC_CaptureCallback+0x74>)
 80162f8:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 80162fa:	4b07      	ldr	r3, [pc, #28]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162fc:	6a1b      	ldr	r3, [r3, #32]
 80162fe:	4a06      	ldr	r2, [pc, #24]	; (8016318 <HAL_TIM_IC_CaptureCallback+0x70>)
 8016300:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8016304:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 8016306:	4b05      	ldr	r3, [pc, #20]	; (801631c <HAL_TIM_IC_CaptureCallback+0x74>)
 8016308:	2200      	movs	r2, #0
 801630a:	701a      	strb	r2, [r3, #0]
}
 801630c:	bf00      	nop
 801630e:	370c      	adds	r7, #12
 8016310:	46bd      	mov	sp, r7
 8016312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016316:	4770      	bx	lr
 8016318:	40000400 	.word	0x40000400
 801631c:	2000cc90 	.word	0x2000cc90
 8016320:	40020400 	.word	0x40020400

08016324 <spiInit>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;


bool spiInit(void)
{
 8016324:	b480      	push	{r7}
 8016326:	b083      	sub	sp, #12
 8016328:	af00      	add	r7, sp, #0
  bool ret = true;
 801632a:	2301      	movs	r3, #1
 801632c:	70fb      	strb	r3, [r7, #3]


  for (int i=0; i<SPI_MAX_CH; i++)
 801632e:	2300      	movs	r3, #0
 8016330:	607b      	str	r3, [r7, #4]
 8016332:	e03d      	b.n	80163b0 <spiInit+0x8c>
  {
    spi_tbl[i].is_open = false;
 8016334:	4923      	ldr	r1, [pc, #140]	; (80163c4 <spiInit+0xa0>)
 8016336:	687a      	ldr	r2, [r7, #4]
 8016338:	4613      	mov	r3, r2
 801633a:	009b      	lsls	r3, r3, #2
 801633c:	4413      	add	r3, r2
 801633e:	009b      	lsls	r3, r3, #2
 8016340:	440b      	add	r3, r1
 8016342:	2200      	movs	r2, #0
 8016344:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_tx_done = true;
 8016346:	491f      	ldr	r1, [pc, #124]	; (80163c4 <spiInit+0xa0>)
 8016348:	687a      	ldr	r2, [r7, #4]
 801634a:	4613      	mov	r3, r2
 801634c:	009b      	lsls	r3, r3, #2
 801634e:	4413      	add	r3, r2
 8016350:	009b      	lsls	r3, r3, #2
 8016352:	440b      	add	r3, r1
 8016354:	3301      	adds	r3, #1
 8016356:	2201      	movs	r2, #1
 8016358:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_error = false;
 801635a:	491a      	ldr	r1, [pc, #104]	; (80163c4 <spiInit+0xa0>)
 801635c:	687a      	ldr	r2, [r7, #4]
 801635e:	4613      	mov	r3, r2
 8016360:	009b      	lsls	r3, r3, #2
 8016362:	4413      	add	r3, r2
 8016364:	009b      	lsls	r3, r3, #2
 8016366:	440b      	add	r3, r1
 8016368:	3302      	adds	r3, #2
 801636a:	2200      	movs	r2, #0
 801636c:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].func_tx = NULL;
 801636e:	4915      	ldr	r1, [pc, #84]	; (80163c4 <spiInit+0xa0>)
 8016370:	687a      	ldr	r2, [r7, #4]
 8016372:	4613      	mov	r3, r2
 8016374:	009b      	lsls	r3, r3, #2
 8016376:	4413      	add	r3, r2
 8016378:	009b      	lsls	r3, r3, #2
 801637a:	440b      	add	r3, r1
 801637c:	3304      	adds	r3, #4
 801637e:	2200      	movs	r2, #0
 8016380:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_rx = NULL;
 8016382:	4910      	ldr	r1, [pc, #64]	; (80163c4 <spiInit+0xa0>)
 8016384:	687a      	ldr	r2, [r7, #4]
 8016386:	4613      	mov	r3, r2
 8016388:	009b      	lsls	r3, r3, #2
 801638a:	4413      	add	r3, r2
 801638c:	009b      	lsls	r3, r3, #2
 801638e:	440b      	add	r3, r1
 8016390:	3310      	adds	r3, #16
 8016392:	2200      	movs	r2, #0
 8016394:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_tx = NULL;
 8016396:	490b      	ldr	r1, [pc, #44]	; (80163c4 <spiInit+0xa0>)
 8016398:	687a      	ldr	r2, [r7, #4]
 801639a:	4613      	mov	r3, r2
 801639c:	009b      	lsls	r3, r3, #2
 801639e:	4413      	add	r3, r2
 80163a0:	009b      	lsls	r3, r3, #2
 80163a2:	440b      	add	r3, r1
 80163a4:	330c      	adds	r3, #12
 80163a6:	2200      	movs	r2, #0
 80163a8:	601a      	str	r2, [r3, #0]
  for (int i=0; i<SPI_MAX_CH; i++)
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	3301      	adds	r3, #1
 80163ae:	607b      	str	r3, [r7, #4]
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	ddbe      	ble.n	8016334 <spiInit+0x10>
  }

  return ret;
 80163b6:	78fb      	ldrb	r3, [r7, #3]
}
 80163b8:	4618      	mov	r0, r3
 80163ba:	370c      	adds	r7, #12
 80163bc:	46bd      	mov	sp, r7
 80163be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163c2:	4770      	bx	lr
 80163c4:	2000ccd0 	.word	0x2000ccd0

080163c8 <spiBegin>:

bool spiBegin(uint8_t ch)
{
 80163c8:	b580      	push	{r7, lr}
 80163ca:	b084      	sub	sp, #16
 80163cc:	af00      	add	r7, sp, #0
 80163ce:	4603      	mov	r3, r0
 80163d0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80163d2:	2300      	movs	r3, #0
 80163d4:	73fb      	strb	r3, [r7, #15]
  spi_t *p_spi = &spi_tbl[ch];
 80163d6:	79fa      	ldrb	r2, [r7, #7]
 80163d8:	4613      	mov	r3, r2
 80163da:	009b      	lsls	r3, r3, #2
 80163dc:	4413      	add	r3, r2
 80163de:	009b      	lsls	r3, r3, #2
 80163e0:	4a23      	ldr	r2, [pc, #140]	; (8016470 <spiBegin+0xa8>)
 80163e2:	4413      	add	r3, r2
 80163e4:	60bb      	str	r3, [r7, #8]

  switch(ch)
 80163e6:	79fb      	ldrb	r3, [r7, #7]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d001      	beq.n	80163f0 <spiBegin+0x28>
 80163ec:	2b01      	cmp	r3, #1
        ret = true;
      }
      break;

    case _DEF_SPI2:
      break;
 80163ee:	e03a      	b.n	8016466 <spiBegin+0x9e>
      p_spi->h_spi = &hspi1;
 80163f0:	68bb      	ldr	r3, [r7, #8]
 80163f2:	4a20      	ldr	r2, [pc, #128]	; (8016474 <spiBegin+0xac>)
 80163f4:	609a      	str	r2, [r3, #8]
      p_spi->h_dma_tx = &hdma_spi1_tx;
 80163f6:	68bb      	ldr	r3, [r7, #8]
 80163f8:	4a1f      	ldr	r2, [pc, #124]	; (8016478 <spiBegin+0xb0>)
 80163fa:	60da      	str	r2, [r3, #12]
      hspi1.Instance = SPI1;
 80163fc:	4b1d      	ldr	r3, [pc, #116]	; (8016474 <spiBegin+0xac>)
 80163fe:	4a1f      	ldr	r2, [pc, #124]	; (801647c <spiBegin+0xb4>)
 8016400:	601a      	str	r2, [r3, #0]
      hspi1.Init.Mode = SPI_MODE_MASTER;
 8016402:	4b1c      	ldr	r3, [pc, #112]	; (8016474 <spiBegin+0xac>)
 8016404:	f44f 7282 	mov.w	r2, #260	; 0x104
 8016408:	605a      	str	r2, [r3, #4]
      hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 801640a:	4b1a      	ldr	r3, [pc, #104]	; (8016474 <spiBegin+0xac>)
 801640c:	2200      	movs	r2, #0
 801640e:	609a      	str	r2, [r3, #8]
      hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8016410:	4b18      	ldr	r3, [pc, #96]	; (8016474 <spiBegin+0xac>)
 8016412:	2200      	movs	r2, #0
 8016414:	60da      	str	r2, [r3, #12]
      hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8016416:	4b17      	ldr	r3, [pc, #92]	; (8016474 <spiBegin+0xac>)
 8016418:	2200      	movs	r2, #0
 801641a:	611a      	str	r2, [r3, #16]
      hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 801641c:	4b15      	ldr	r3, [pc, #84]	; (8016474 <spiBegin+0xac>)
 801641e:	2200      	movs	r2, #0
 8016420:	615a      	str	r2, [r3, #20]
      hspi1.Init.NSS = SPI_NSS_SOFT;
 8016422:	4b14      	ldr	r3, [pc, #80]	; (8016474 <spiBegin+0xac>)
 8016424:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016428:	619a      	str	r2, [r3, #24]
      hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801642a:	4b12      	ldr	r3, [pc, #72]	; (8016474 <spiBegin+0xac>)
 801642c:	2200      	movs	r2, #0
 801642e:	61da      	str	r2, [r3, #28]
      hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8016430:	4b10      	ldr	r3, [pc, #64]	; (8016474 <spiBegin+0xac>)
 8016432:	2200      	movs	r2, #0
 8016434:	621a      	str	r2, [r3, #32]
      hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8016436:	4b0f      	ldr	r3, [pc, #60]	; (8016474 <spiBegin+0xac>)
 8016438:	2200      	movs	r2, #0
 801643a:	625a      	str	r2, [r3, #36]	; 0x24
      hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801643c:	4b0d      	ldr	r3, [pc, #52]	; (8016474 <spiBegin+0xac>)
 801643e:	2200      	movs	r2, #0
 8016440:	629a      	str	r2, [r3, #40]	; 0x28
      hspi1.Init.CRCPolynomial = 10;
 8016442:	4b0c      	ldr	r3, [pc, #48]	; (8016474 <spiBegin+0xac>)
 8016444:	220a      	movs	r2, #10
 8016446:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SPI_DeInit(&hspi1);
 8016448:	480a      	ldr	r0, [pc, #40]	; (8016474 <spiBegin+0xac>)
 801644a:	f00a fc0f 	bl	8020c6c <HAL_SPI_DeInit>
      if (HAL_SPI_Init(&hspi1) == HAL_OK)
 801644e:	4809      	ldr	r0, [pc, #36]	; (8016474 <spiBegin+0xac>)
 8016450:	f00a fba8 	bl	8020ba4 <HAL_SPI_Init>
 8016454:	4603      	mov	r3, r0
 8016456:	2b00      	cmp	r3, #0
 8016458:	d104      	bne.n	8016464 <spiBegin+0x9c>
        p_spi->is_open = true;
 801645a:	68bb      	ldr	r3, [r7, #8]
 801645c:	2201      	movs	r2, #1
 801645e:	701a      	strb	r2, [r3, #0]
        ret = true;
 8016460:	2301      	movs	r3, #1
 8016462:	73fb      	strb	r3, [r7, #15]
      break;
 8016464:	bf00      	nop
  }

  return ret;
 8016466:	7bfb      	ldrb	r3, [r7, #15]
}
 8016468:	4618      	mov	r0, r3
 801646a:	3710      	adds	r7, #16
 801646c:	46bd      	mov	sp, r7
 801646e:	bd80      	pop	{r7, pc}
 8016470:	2000ccd0 	.word	0x2000ccd0
 8016474:	2000cce4 	.word	0x2000cce4
 8016478:	2000cd3c 	.word	0x2000cd3c
 801647c:	40013000 	.word	0x40013000

08016480 <spiSetDataMode>:

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
 8016480:	b580      	push	{r7, lr}
 8016482:	b084      	sub	sp, #16
 8016484:	af00      	add	r7, sp, #0
 8016486:	4603      	mov	r3, r0
 8016488:	460a      	mov	r2, r1
 801648a:	71fb      	strb	r3, [r7, #7]
 801648c:	4613      	mov	r3, r2
 801648e:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8016490:	79fa      	ldrb	r2, [r7, #7]
 8016492:	4613      	mov	r3, r2
 8016494:	009b      	lsls	r3, r3, #2
 8016496:	4413      	add	r3, r2
 8016498:	009b      	lsls	r3, r3, #2
 801649a:	4a2a      	ldr	r2, [pc, #168]	; (8016544 <spiSetDataMode+0xc4>)
 801649c:	4413      	add	r3, r2
 801649e:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return;
 80164a0:	68fb      	ldr	r3, [r7, #12]
 80164a2:	781b      	ldrb	r3, [r3, #0]
 80164a4:	f083 0301 	eor.w	r3, r3, #1
 80164a8:	b2db      	uxtb	r3, r3
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	d146      	bne.n	801653c <spiSetDataMode+0xbc>


  switch( dataMode )
 80164ae:	79bb      	ldrb	r3, [r7, #6]
 80164b0:	2b03      	cmp	r3, #3
 80164b2:	d844      	bhi.n	801653e <spiSetDataMode+0xbe>
 80164b4:	a201      	add	r2, pc, #4	; (adr r2, 80164bc <spiSetDataMode+0x3c>)
 80164b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80164ba:	bf00      	nop
 80164bc:	080164cd 	.word	0x080164cd
 80164c0:	080164e9 	.word	0x080164e9
 80164c4:	08016505 	.word	0x08016505
 80164c8:	08016521 	.word	0x08016521
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	689b      	ldr	r3, [r3, #8]
 80164d0:	2200      	movs	r2, #0
 80164d2:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	689b      	ldr	r3, [r3, #8]
 80164d8:	2200      	movs	r2, #0
 80164da:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80164dc:	68fb      	ldr	r3, [r7, #12]
 80164de:	689b      	ldr	r3, [r3, #8]
 80164e0:	4618      	mov	r0, r3
 80164e2:	f00a fb5f 	bl	8020ba4 <HAL_SPI_Init>
      break;
 80164e6:	e02a      	b.n	801653e <spiSetDataMode+0xbe>

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	689b      	ldr	r3, [r3, #8]
 80164ec:	2200      	movs	r2, #0
 80164ee:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 80164f0:	68fb      	ldr	r3, [r7, #12]
 80164f2:	689b      	ldr	r3, [r3, #8]
 80164f4:	2201      	movs	r2, #1
 80164f6:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80164f8:	68fb      	ldr	r3, [r7, #12]
 80164fa:	689b      	ldr	r3, [r3, #8]
 80164fc:	4618      	mov	r0, r3
 80164fe:	f00a fb51 	bl	8020ba4 <HAL_SPI_Init>
      break;
 8016502:	e01c      	b.n	801653e <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	689b      	ldr	r3, [r3, #8]
 8016508:	2202      	movs	r2, #2
 801650a:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	689b      	ldr	r3, [r3, #8]
 8016510:	2200      	movs	r2, #0
 8016512:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8016514:	68fb      	ldr	r3, [r7, #12]
 8016516:	689b      	ldr	r3, [r3, #8]
 8016518:	4618      	mov	r0, r3
 801651a:	f00a fb43 	bl	8020ba4 <HAL_SPI_Init>
      break;
 801651e:	e00e      	b.n	801653e <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	689b      	ldr	r3, [r3, #8]
 8016524:	2202      	movs	r2, #2
 8016526:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	689b      	ldr	r3, [r3, #8]
 801652c:	2201      	movs	r2, #1
 801652e:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	689b      	ldr	r3, [r3, #8]
 8016534:	4618      	mov	r0, r3
 8016536:	f00a fb35 	bl	8020ba4 <HAL_SPI_Init>
      break;
 801653a:	e000      	b.n	801653e <spiSetDataMode+0xbe>
  if (p_spi->is_open == false) return;
 801653c:	bf00      	nop
  }
}
 801653e:	3710      	adds	r7, #16
 8016540:	46bd      	mov	sp, r7
 8016542:	bd80      	pop	{r7, pc}
 8016544:	2000ccd0 	.word	0x2000ccd0

08016548 <spiSetBitWidth>:

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
 8016548:	b580      	push	{r7, lr}
 801654a:	b084      	sub	sp, #16
 801654c:	af00      	add	r7, sp, #0
 801654e:	4603      	mov	r3, r0
 8016550:	460a      	mov	r2, r1
 8016552:	71fb      	strb	r3, [r7, #7]
 8016554:	4613      	mov	r3, r2
 8016556:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8016558:	79fa      	ldrb	r2, [r7, #7]
 801655a:	4613      	mov	r3, r2
 801655c:	009b      	lsls	r3, r3, #2
 801655e:	4413      	add	r3, r2
 8016560:	009b      	lsls	r3, r3, #2
 8016562:	4a10      	ldr	r2, [pc, #64]	; (80165a4 <spiSetBitWidth+0x5c>)
 8016564:	4413      	add	r3, r2
 8016566:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false) return;
 8016568:	68fb      	ldr	r3, [r7, #12]
 801656a:	781b      	ldrb	r3, [r3, #0]
 801656c:	f083 0301 	eor.w	r3, r3, #1
 8016570:	b2db      	uxtb	r3, r3
 8016572:	2b00      	cmp	r3, #0
 8016574:	d111      	bne.n	801659a <spiSetBitWidth+0x52>

  p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	689b      	ldr	r3, [r3, #8]
 801657a:	2200      	movs	r2, #0
 801657c:	60da      	str	r2, [r3, #12]

  if (bit_width == 16)
 801657e:	79bb      	ldrb	r3, [r7, #6]
 8016580:	2b10      	cmp	r3, #16
 8016582:	d104      	bne.n	801658e <spiSetBitWidth+0x46>
  {
    p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	689b      	ldr	r3, [r3, #8]
 8016588:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801658c:	60da      	str	r2, [r3, #12]
  }
  HAL_SPI_Init(p_spi->h_spi);
 801658e:	68fb      	ldr	r3, [r7, #12]
 8016590:	689b      	ldr	r3, [r3, #8]
 8016592:	4618      	mov	r0, r3
 8016594:	f00a fb06 	bl	8020ba4 <HAL_SPI_Init>
 8016598:	e000      	b.n	801659c <spiSetBitWidth+0x54>
  if (p_spi->is_open == false) return;
 801659a:	bf00      	nop
}
 801659c:	3710      	adds	r7, #16
 801659e:	46bd      	mov	sp, r7
 80165a0:	bd80      	pop	{r7, pc}
 80165a2:	bf00      	nop
 80165a4:	2000ccd0 	.word	0x2000ccd0

080165a8 <spiTransfer8>:

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
 80165a8:	b580      	push	{r7, lr}
 80165aa:	b086      	sub	sp, #24
 80165ac:	af02      	add	r7, sp, #8
 80165ae:	4603      	mov	r3, r0
 80165b0:	460a      	mov	r2, r1
 80165b2:	71fb      	strb	r3, [r7, #7]
 80165b4:	4613      	mov	r3, r2
 80165b6:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];
 80165b8:	79fa      	ldrb	r2, [r7, #7]
 80165ba:	4613      	mov	r3, r2
 80165bc:	009b      	lsls	r3, r3, #2
 80165be:	4413      	add	r3, r2
 80165c0:	009b      	lsls	r3, r3, #2
 80165c2:	4a0d      	ldr	r2, [pc, #52]	; (80165f8 <spiTransfer8+0x50>)
 80165c4:	4413      	add	r3, r2
 80165c6:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return 0;
 80165c8:	68fb      	ldr	r3, [r7, #12]
 80165ca:	781b      	ldrb	r3, [r3, #0]
 80165cc:	f083 0301 	eor.w	r3, r3, #1
 80165d0:	b2db      	uxtb	r3, r3
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	d001      	beq.n	80165da <spiTransfer8+0x32>
 80165d6:	2300      	movs	r3, #0
 80165d8:	e00a      	b.n	80165f0 <spiTransfer8+0x48>

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);
 80165da:	68fb      	ldr	r3, [r7, #12]
 80165dc:	6898      	ldr	r0, [r3, #8]
 80165de:	f107 020b 	add.w	r2, r7, #11
 80165e2:	1db9      	adds	r1, r7, #6
 80165e4:	230a      	movs	r3, #10
 80165e6:	9300      	str	r3, [sp, #0]
 80165e8:	2301      	movs	r3, #1
 80165ea:	f00a fb67 	bl	8020cbc <HAL_SPI_TransmitReceive>

  return ret;
 80165ee:	7afb      	ldrb	r3, [r7, #11]
}
 80165f0:	4618      	mov	r0, r3
 80165f2:	3710      	adds	r7, #16
 80165f4:	46bd      	mov	sp, r7
 80165f6:	bd80      	pop	{r7, pc}
 80165f8:	2000ccd0 	.word	0x2000ccd0

080165fc <spiDmaTxStart>:

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
 80165fc:	b580      	push	{r7, lr}
 80165fe:	b086      	sub	sp, #24
 8016600:	af00      	add	r7, sp, #0
 8016602:	4603      	mov	r3, r0
 8016604:	60b9      	str	r1, [r7, #8]
 8016606:	607a      	str	r2, [r7, #4]
 8016608:	73fb      	strb	r3, [r7, #15]
  spi_t  *p_spi = &spi_tbl[spi_ch];
 801660a:	7bfa      	ldrb	r2, [r7, #15]
 801660c:	4613      	mov	r3, r2
 801660e:	009b      	lsls	r3, r3, #2
 8016610:	4413      	add	r3, r2
 8016612:	009b      	lsls	r3, r3, #2
 8016614:	4a0c      	ldr	r2, [pc, #48]	; (8016648 <spiDmaTxStart+0x4c>)
 8016616:	4413      	add	r3, r2
 8016618:	617b      	str	r3, [r7, #20]

  if (p_spi->is_open == false) return;
 801661a:	697b      	ldr	r3, [r7, #20]
 801661c:	781b      	ldrb	r3, [r3, #0]
 801661e:	f083 0301 	eor.w	r3, r3, #1
 8016622:	b2db      	uxtb	r3, r3
 8016624:	2b00      	cmp	r3, #0
 8016626:	d10b      	bne.n	8016640 <spiDmaTxStart+0x44>

  p_spi->is_tx_done = false;
 8016628:	697b      	ldr	r3, [r7, #20]
 801662a:	2200      	movs	r2, #0
 801662c:	705a      	strb	r2, [r3, #1]
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
 801662e:	697b      	ldr	r3, [r7, #20]
 8016630:	689b      	ldr	r3, [r3, #8]
 8016632:	687a      	ldr	r2, [r7, #4]
 8016634:	b292      	uxth	r2, r2
 8016636:	68b9      	ldr	r1, [r7, #8]
 8016638:	4618      	mov	r0, r3
 801663a:	f00a fce1 	bl	8021000 <HAL_SPI_Transmit_DMA>
 801663e:	e000      	b.n	8016642 <spiDmaTxStart+0x46>
  if (p_spi->is_open == false) return;
 8016640:	bf00      	nop
}
 8016642:	3718      	adds	r7, #24
 8016644:	46bd      	mov	sp, r7
 8016646:	bd80      	pop	{r7, pc}
 8016648:	2000ccd0 	.word	0x2000ccd0

0801664c <spiDmaTxTransfer>:

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
 801664c:	b580      	push	{r7, lr}
 801664e:	b086      	sub	sp, #24
 8016650:	af00      	add	r7, sp, #0
 8016652:	60b9      	str	r1, [r7, #8]
 8016654:	607a      	str	r2, [r7, #4]
 8016656:	603b      	str	r3, [r7, #0]
 8016658:	4603      	mov	r3, r0
 801665a:	73fb      	strb	r3, [r7, #15]
  bool ret = true;
 801665c:	2301      	movs	r3, #1
 801665e:	75fb      	strb	r3, [r7, #23]
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);
 8016660:	7bfb      	ldrb	r3, [r7, #15]
 8016662:	687a      	ldr	r2, [r7, #4]
 8016664:	68b9      	ldr	r1, [r7, #8]
 8016666:	4618      	mov	r0, r3
 8016668:	f7ff ffc8 	bl	80165fc <spiDmaTxStart>

  t_time = millis();
 801666c:	f7fb fa07 	bl	8011a7e <millis>
 8016670:	6138      	str	r0, [r7, #16]

  if (timeout == 0) return true;
 8016672:	683b      	ldr	r3, [r7, #0]
 8016674:	2b00      	cmp	r3, #0
 8016676:	d101      	bne.n	801667c <spiDmaTxTransfer+0x30>
 8016678:	2301      	movs	r3, #1
 801667a:	e013      	b.n	80166a4 <spiDmaTxTransfer+0x58>

  while(1)
  {
    if(spiDmaTxIsDone(ch))
 801667c:	7bfb      	ldrb	r3, [r7, #15]
 801667e:	4618      	mov	r0, r3
 8016680:	f000 f814 	bl	80166ac <spiDmaTxIsDone>
 8016684:	4603      	mov	r3, r0
 8016686:	2b00      	cmp	r3, #0
 8016688:	d10a      	bne.n	80166a0 <spiDmaTxTransfer+0x54>
    {
      break;
    }
    if((millis()-t_time) > timeout)
 801668a:	f7fb f9f8 	bl	8011a7e <millis>
 801668e:	4602      	mov	r2, r0
 8016690:	693b      	ldr	r3, [r7, #16]
 8016692:	1ad3      	subs	r3, r2, r3
 8016694:	683a      	ldr	r2, [r7, #0]
 8016696:	429a      	cmp	r2, r3
 8016698:	d2f0      	bcs.n	801667c <spiDmaTxTransfer+0x30>
    {
      ret = false;
 801669a:	2300      	movs	r3, #0
 801669c:	75fb      	strb	r3, [r7, #23]
      break;
 801669e:	e000      	b.n	80166a2 <spiDmaTxTransfer+0x56>
      break;
 80166a0:	bf00      	nop
    }
  }

  return ret;
 80166a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80166a4:	4618      	mov	r0, r3
 80166a6:	3718      	adds	r7, #24
 80166a8:	46bd      	mov	sp, r7
 80166aa:	bd80      	pop	{r7, pc}

080166ac <spiDmaTxIsDone>:

bool spiDmaTxIsDone(uint8_t ch)
{
 80166ac:	b480      	push	{r7}
 80166ae:	b085      	sub	sp, #20
 80166b0:	af00      	add	r7, sp, #0
 80166b2:	4603      	mov	r3, r0
 80166b4:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 80166b6:	79fa      	ldrb	r2, [r7, #7]
 80166b8:	4613      	mov	r3, r2
 80166ba:	009b      	lsls	r3, r3, #2
 80166bc:	4413      	add	r3, r2
 80166be:	009b      	lsls	r3, r3, #2
 80166c0:	4a09      	ldr	r2, [pc, #36]	; (80166e8 <spiDmaTxIsDone+0x3c>)
 80166c2:	4413      	add	r3, r2
 80166c4:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false)     return true;
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	781b      	ldrb	r3, [r3, #0]
 80166ca:	f083 0301 	eor.w	r3, r3, #1
 80166ce:	b2db      	uxtb	r3, r3
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d001      	beq.n	80166d8 <spiDmaTxIsDone+0x2c>
 80166d4:	2301      	movs	r3, #1
 80166d6:	e001      	b.n	80166dc <spiDmaTxIsDone+0x30>

  return p_spi->is_tx_done;
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	785b      	ldrb	r3, [r3, #1]
}
 80166dc:	4618      	mov	r0, r3
 80166de:	3714      	adds	r7, #20
 80166e0:	46bd      	mov	sp, r7
 80166e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e6:	4770      	bx	lr
 80166e8:	2000ccd0 	.word	0x2000ccd0

080166ec <spiAttachTxInterrupt>:

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
 80166ec:	b480      	push	{r7}
 80166ee:	b085      	sub	sp, #20
 80166f0:	af00      	add	r7, sp, #0
 80166f2:	4603      	mov	r3, r0
 80166f4:	6039      	str	r1, [r7, #0]
 80166f6:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 80166f8:	79fa      	ldrb	r2, [r7, #7]
 80166fa:	4613      	mov	r3, r2
 80166fc:	009b      	lsls	r3, r3, #2
 80166fe:	4413      	add	r3, r2
 8016700:	009b      	lsls	r3, r3, #2
 8016702:	4a0a      	ldr	r2, [pc, #40]	; (801672c <spiAttachTxInterrupt+0x40>)
 8016704:	4413      	add	r3, r2
 8016706:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false)     return;
 8016708:	68fb      	ldr	r3, [r7, #12]
 801670a:	781b      	ldrb	r3, [r3, #0]
 801670c:	f083 0301 	eor.w	r3, r3, #1
 8016710:	b2db      	uxtb	r3, r3
 8016712:	2b00      	cmp	r3, #0
 8016714:	d103      	bne.n	801671e <spiAttachTxInterrupt+0x32>

  p_spi->func_tx = func;
 8016716:	68fb      	ldr	r3, [r7, #12]
 8016718:	683a      	ldr	r2, [r7, #0]
 801671a:	605a      	str	r2, [r3, #4]
 801671c:	e000      	b.n	8016720 <spiAttachTxInterrupt+0x34>
  if (p_spi->is_open == false)     return;
 801671e:	bf00      	nop
}
 8016720:	3714      	adds	r7, #20
 8016722:	46bd      	mov	sp, r7
 8016724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016728:	4770      	bx	lr
 801672a:	bf00      	nop
 801672c:	2000ccd0 	.word	0x2000ccd0

08016730 <HAL_SPI_ErrorCallback>:



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8016730:	b480      	push	{r7}
 8016732:	b083      	sub	sp, #12
 8016734:	af00      	add	r7, sp, #0
 8016736:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	681a      	ldr	r2, [r3, #0]
 801673c:	4b06      	ldr	r3, [pc, #24]	; (8016758 <HAL_SPI_ErrorCallback+0x28>)
 801673e:	689b      	ldr	r3, [r3, #8]
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	429a      	cmp	r2, r3
 8016744:	d102      	bne.n	801674c <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 8016746:	4b04      	ldr	r3, [pc, #16]	; (8016758 <HAL_SPI_ErrorCallback+0x28>)
 8016748:	2201      	movs	r2, #1
 801674a:	709a      	strb	r2, [r3, #2]
  }
}
 801674c:	bf00      	nop
 801674e:	370c      	adds	r7, #12
 8016750:	46bd      	mov	sp, r7
 8016752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016756:	4770      	bx	lr
 8016758:	2000ccd0 	.word	0x2000ccd0

0801675c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801675c:	b580      	push	{r7, lr}
 801675e:	b084      	sub	sp, #16
 8016760:	af00      	add	r7, sp, #0
 8016762:	6078      	str	r0, [r7, #4]
  spi_t  *p_spi;

  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8016764:	687b      	ldr	r3, [r7, #4]
 8016766:	681a      	ldr	r2, [r3, #0]
 8016768:	4b0a      	ldr	r3, [pc, #40]	; (8016794 <HAL_SPI_TxCpltCallback+0x38>)
 801676a:	689b      	ldr	r3, [r3, #8]
 801676c:	681b      	ldr	r3, [r3, #0]
 801676e:	429a      	cmp	r2, r3
 8016770:	d10b      	bne.n	801678a <HAL_SPI_TxCpltCallback+0x2e>
  {
    p_spi = &spi_tbl[_DEF_SPI1];
 8016772:	4b08      	ldr	r3, [pc, #32]	; (8016794 <HAL_SPI_TxCpltCallback+0x38>)
 8016774:	60fb      	str	r3, [r7, #12]

    p_spi->is_tx_done = true;
 8016776:	68fb      	ldr	r3, [r7, #12]
 8016778:	2201      	movs	r2, #1
 801677a:	705a      	strb	r2, [r3, #1]

    if (p_spi->func_tx != NULL)
 801677c:	68fb      	ldr	r3, [r7, #12]
 801677e:	685b      	ldr	r3, [r3, #4]
 8016780:	2b00      	cmp	r3, #0
 8016782:	d002      	beq.n	801678a <HAL_SPI_TxCpltCallback+0x2e>
    {
      (*p_spi->func_tx)();
 8016784:	68fb      	ldr	r3, [r7, #12]
 8016786:	685b      	ldr	r3, [r3, #4]
 8016788:	4798      	blx	r3
    }
  }
}
 801678a:	bf00      	nop
 801678c:	3710      	adds	r7, #16
 801678e:	46bd      	mov	sp, r7
 8016790:	bd80      	pop	{r7, pc}
 8016792:	bf00      	nop
 8016794:	2000ccd0 	.word	0x2000ccd0

08016798 <HAL_SPI_MspInit>:
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b08a      	sub	sp, #40	; 0x28
 801679c:	af00      	add	r7, sp, #0
 801679e:	6078      	str	r0, [r7, #4]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80167a0:	f107 0314 	add.w	r3, r7, #20
 80167a4:	2200      	movs	r2, #0
 80167a6:	601a      	str	r2, [r3, #0]
 80167a8:	605a      	str	r2, [r3, #4]
 80167aa:	609a      	str	r2, [r3, #8]
 80167ac:	60da      	str	r2, [r3, #12]
 80167ae:	611a      	str	r2, [r3, #16]
	  if(spiHandle->Instance==SPI1)
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	681b      	ldr	r3, [r3, #0]
 80167b4:	4a40      	ldr	r2, [pc, #256]	; (80168b8 <HAL_SPI_MspInit+0x120>)
 80167b6:	4293      	cmp	r3, r2
 80167b8:	d179      	bne.n	80168ae <HAL_SPI_MspInit+0x116>
	  {
	  /* USER CODE BEGIN SPI1_MspInit 0 */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 80167ba:	2300      	movs	r3, #0
 80167bc:	613b      	str	r3, [r7, #16]
 80167be:	4b3f      	ldr	r3, [pc, #252]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167c2:	4a3e      	ldr	r2, [pc, #248]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80167c8:	6313      	str	r3, [r2, #48]	; 0x30
 80167ca:	4b3c      	ldr	r3, [pc, #240]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80167d2:	613b      	str	r3, [r7, #16]
 80167d4:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END SPI1_MspInit 0 */
	    /* SPI1 clock enable */
	    __HAL_RCC_SPI1_CLK_ENABLE();
 80167d6:	2300      	movs	r3, #0
 80167d8:	60fb      	str	r3, [r7, #12]
 80167da:	4b38      	ldr	r3, [pc, #224]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80167de:	4a37      	ldr	r2, [pc, #220]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80167e4:	6453      	str	r3, [r2, #68]	; 0x44
 80167e6:	4b35      	ldr	r3, [pc, #212]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80167ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80167ee:	60fb      	str	r3, [r7, #12]
 80167f0:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80167f2:	2300      	movs	r3, #0
 80167f4:	60bb      	str	r3, [r7, #8]
 80167f6:	4b31      	ldr	r3, [pc, #196]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167fa:	4a30      	ldr	r2, [pc, #192]	; (80168bc <HAL_SPI_MspInit+0x124>)
 80167fc:	f043 0301 	orr.w	r3, r3, #1
 8016800:	6313      	str	r3, [r2, #48]	; 0x30
 8016802:	4b2e      	ldr	r3, [pc, #184]	; (80168bc <HAL_SPI_MspInit+0x124>)
 8016804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016806:	f003 0301 	and.w	r3, r3, #1
 801680a:	60bb      	str	r3, [r7, #8]
 801680c:	68bb      	ldr	r3, [r7, #8]
	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 801680e:	23a0      	movs	r3, #160	; 0xa0
 8016810:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016812:	2302      	movs	r3, #2
 8016814:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016816:	2300      	movs	r3, #0
 8016818:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801681a:	2303      	movs	r3, #3
 801681c:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 801681e:	2305      	movs	r3, #5
 8016820:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016822:	f107 0314 	add.w	r3, r7, #20
 8016826:	4619      	mov	r1, r3
 8016828:	4825      	ldr	r0, [pc, #148]	; (80168c0 <HAL_SPI_MspInit+0x128>)
 801682a:	f007 fda9 	bl	801e380 <HAL_GPIO_Init>

	    /* SPI1 DMA Init */
	    /* SPI1_TX Init */
	    hdma_spi1_tx.Instance = DMA2_Stream5;
 801682e:	4b25      	ldr	r3, [pc, #148]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016830:	4a25      	ldr	r2, [pc, #148]	; (80168c8 <HAL_SPI_MspInit+0x130>)
 8016832:	601a      	str	r2, [r3, #0]
	    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8016834:	4b23      	ldr	r3, [pc, #140]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016836:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 801683a:	605a      	str	r2, [r3, #4]
	    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801683c:	4b21      	ldr	r3, [pc, #132]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 801683e:	2240      	movs	r2, #64	; 0x40
 8016840:	609a      	str	r2, [r3, #8]
	    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8016842:	4b20      	ldr	r3, [pc, #128]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016844:	2200      	movs	r2, #0
 8016846:	60da      	str	r2, [r3, #12]
	    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8016848:	4b1e      	ldr	r3, [pc, #120]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 801684a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801684e:	611a      	str	r2, [r3, #16]
	    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8016850:	4b1c      	ldr	r3, [pc, #112]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016852:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8016856:	615a      	str	r2, [r3, #20]
	    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8016858:	4b1a      	ldr	r3, [pc, #104]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 801685a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801685e:	619a      	str	r2, [r3, #24]
	    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8016860:	4b18      	ldr	r3, [pc, #96]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016862:	2200      	movs	r2, #0
 8016864:	61da      	str	r2, [r3, #28]
	    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8016866:	4b17      	ldr	r3, [pc, #92]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016868:	2200      	movs	r2, #0
 801686a:	621a      	str	r2, [r3, #32]
	    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801686c:	4b15      	ldr	r3, [pc, #84]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 801686e:	2200      	movs	r2, #0
 8016870:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8016872:	4814      	ldr	r0, [pc, #80]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016874:	f006 fea0 	bl	801d5b8 <HAL_DMA_Init>
 8016878:	4603      	mov	r3, r0
 801687a:	2b00      	cmp	r3, #0
 801687c:	d001      	beq.n	8016882 <HAL_SPI_MspInit+0xea>
	    {
	      Error_Handler();
 801687e:	f7fb f987 	bl	8011b90 <Error_Handler>
	    }

	    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	4a0f      	ldr	r2, [pc, #60]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 8016886:	649a      	str	r2, [r3, #72]	; 0x48
 8016888:	4a0e      	ldr	r2, [pc, #56]	; (80168c4 <HAL_SPI_MspInit+0x12c>)
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	6393      	str	r3, [r2, #56]	; 0x38

	    /* SPI1 interrupt Init */
	    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 801688e:	2200      	movs	r2, #0
 8016890:	2100      	movs	r1, #0
 8016892:	2023      	movs	r0, #35	; 0x23
 8016894:	f006 fe4b 	bl	801d52e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8016898:	2023      	movs	r0, #35	; 0x23
 801689a:	f006 fe64 	bl	801d566 <HAL_NVIC_EnableIRQ>
	  /* USER CODE BEGIN SPI1_MspInit 1 */
	    /* DMA2_Stream3_IRQn interrupt configuration */
	    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 801689e:	2200      	movs	r2, #0
 80168a0:	2105      	movs	r1, #5
 80168a2:	2044      	movs	r0, #68	; 0x44
 80168a4:	f006 fe43 	bl	801d52e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80168a8:	2044      	movs	r0, #68	; 0x44
 80168aa:	f006 fe5c 	bl	801d566 <HAL_NVIC_EnableIRQ>
	  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80168ae:	bf00      	nop
 80168b0:	3728      	adds	r7, #40	; 0x28
 80168b2:	46bd      	mov	sp, r7
 80168b4:	bd80      	pop	{r7, pc}
 80168b6:	bf00      	nop
 80168b8:	40013000 	.word	0x40013000
 80168bc:	40023800 	.word	0x40023800
 80168c0:	40020000 	.word	0x40020000
 80168c4:	2000cd3c 	.word	0x2000cd3c
 80168c8:	40026488 	.word	0x40026488

080168cc <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80168cc:	b580      	push	{r7, lr}
 80168ce:	b082      	sub	sp, #8
 80168d0:	af00      	add	r7, sp, #0
 80168d2:	6078      	str	r0, [r7, #4]

	  if(spiHandle->Instance==SPI1)
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	4a0c      	ldr	r2, [pc, #48]	; (801690c <HAL_SPI_MspDeInit+0x40>)
 80168da:	4293      	cmp	r3, r2
 80168dc:	d111      	bne.n	8016902 <HAL_SPI_MspDeInit+0x36>
	  {
	  /* USER CODE BEGIN SPI1_MspDeInit 0 */

	  /* USER CODE END SPI1_MspDeInit 0 */
	    /* Peripheral clock disable */
	    __HAL_RCC_SPI1_CLK_DISABLE();
 80168de:	4b0c      	ldr	r3, [pc, #48]	; (8016910 <HAL_SPI_MspDeInit+0x44>)
 80168e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80168e2:	4a0b      	ldr	r2, [pc, #44]	; (8016910 <HAL_SPI_MspDeInit+0x44>)
 80168e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80168e8:	6453      	str	r3, [r2, #68]	; 0x44

	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 80168ea:	21a0      	movs	r1, #160	; 0xa0
 80168ec:	4809      	ldr	r0, [pc, #36]	; (8016914 <HAL_SPI_MspDeInit+0x48>)
 80168ee:	f007 fecb 	bl	801e688 <HAL_GPIO_DeInit>

	    /* SPI1 DMA DeInit */
	    HAL_DMA_DeInit(spiHandle->hdmatx);
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80168f6:	4618      	mov	r0, r3
 80168f8:	f006 ff0c 	bl	801d714 <HAL_DMA_DeInit>

	    /* SPI1 interrupt Deinit */
	    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 80168fc:	2023      	movs	r0, #35	; 0x23
 80168fe:	f006 fe40 	bl	801d582 <HAL_NVIC_DisableIRQ>
	  /* USER CODE BEGIN SPI1_MspDeInit 1 */

	  /* USER CODE END SPI1_MspDeInit 1 */
	  }
}
 8016902:	bf00      	nop
 8016904:	3708      	adds	r7, #8
 8016906:	46bd      	mov	sp, r7
 8016908:	bd80      	pop	{r7, pc}
 801690a:	bf00      	nop
 801690c:	40013000 	.word	0x40013000
 8016910:	40023800 	.word	0x40023800
 8016914:	40020000 	.word	0x40020000

08016918 <tdsInit>:

tds_tbl_t tds_tbl[HW_TDS_MAX_CH];


bool tdsInit(void)
{
 8016918:	b580      	push	{r7, lr}
 801691a:	b086      	sub	sp, #24
 801691c:	af00      	add	r7, sp, #0
	bool ret = true;
 801691e:	2301      	movs	r3, #1
 8016920:	75fb      	strb	r3, [r7, #23]
	tds_tbl[0].aref = 3.3;
 8016922:	4b31      	ldr	r3, [pc, #196]	; (80169e8 <tdsInit+0xd0>)
 8016924:	2203      	movs	r2, #3
 8016926:	701a      	strb	r2, [r3, #0]
	tds_tbl[0].temperature = 25.0;
 8016928:	4b2f      	ldr	r3, [pc, #188]	; (80169e8 <tdsInit+0xd0>)
 801692a:	4a30      	ldr	r2, [pc, #192]	; (80169ec <tdsInit+0xd4>)
 801692c:	609a      	str	r2, [r3, #8]
	tds_tbl[0].adcRange = 4096.0;
 801692e:	4b2e      	ldr	r3, [pc, #184]	; (80169e8 <tdsInit+0xd0>)
 8016930:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8016934:	60da      	str	r2, [r3, #12]
	tds_tbl[0].kValue = 1.0;
 8016936:	4b2c      	ldr	r3, [pc, #176]	; (80169e8 <tdsInit+0xd0>)
 8016938:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 801693c:	605a      	str	r2, [r3, #4]

	  ADC_ChannelConfTypeDef sConfig = {0};
 801693e:	1d3b      	adds	r3, r7, #4
 8016940:	2200      	movs	r2, #0
 8016942:	601a      	str	r2, [r3, #0]
 8016944:	605a      	str	r2, [r3, #4]
 8016946:	609a      	str	r2, [r3, #8]
 8016948:	60da      	str	r2, [r3, #12]

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 801694a:	4b29      	ldr	r3, [pc, #164]	; (80169f0 <tdsInit+0xd8>)
 801694c:	4a29      	ldr	r2, [pc, #164]	; (80169f4 <tdsInit+0xdc>)
 801694e:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8016950:	4b27      	ldr	r3, [pc, #156]	; (80169f0 <tdsInit+0xd8>)
 8016952:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8016956:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8016958:	4b25      	ldr	r3, [pc, #148]	; (80169f0 <tdsInit+0xd8>)
 801695a:	2200      	movs	r2, #0
 801695c:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 801695e:	4b24      	ldr	r3, [pc, #144]	; (80169f0 <tdsInit+0xd8>)
 8016960:	2201      	movs	r2, #1
 8016962:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8016964:	4b22      	ldr	r3, [pc, #136]	; (80169f0 <tdsInit+0xd8>)
 8016966:	2201      	movs	r2, #1
 8016968:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 801696a:	4b21      	ldr	r3, [pc, #132]	; (80169f0 <tdsInit+0xd8>)
 801696c:	2200      	movs	r2, #0
 801696e:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8016972:	4b1f      	ldr	r3, [pc, #124]	; (80169f0 <tdsInit+0xd8>)
 8016974:	2200      	movs	r2, #0
 8016976:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8016978:	4b1d      	ldr	r3, [pc, #116]	; (80169f0 <tdsInit+0xd8>)
 801697a:	4a1f      	ldr	r2, [pc, #124]	; (80169f8 <tdsInit+0xe0>)
 801697c:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 801697e:	4b1c      	ldr	r3, [pc, #112]	; (80169f0 <tdsInit+0xd8>)
 8016980:	2200      	movs	r2, #0
 8016982:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 8016984:	4b1a      	ldr	r3, [pc, #104]	; (80169f0 <tdsInit+0xd8>)
 8016986:	2201      	movs	r2, #1
 8016988:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 801698a:	4b19      	ldr	r3, [pc, #100]	; (80169f0 <tdsInit+0xd8>)
 801698c:	2201      	movs	r2, #1
 801698e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8016992:	4b17      	ldr	r3, [pc, #92]	; (80169f0 <tdsInit+0xd8>)
 8016994:	2201      	movs	r2, #1
 8016996:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8016998:	4815      	ldr	r0, [pc, #84]	; (80169f0 <tdsInit+0xd8>)
 801699a:	f005 ff8f 	bl	801c8bc <HAL_ADC_Init>
 801699e:	4603      	mov	r3, r0
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	d001      	beq.n	80169a8 <tdsInit+0x90>
	  {
	    Error_Handler();
 80169a4:	f7fb f8f4 	bl	8011b90 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 80169a8:	2301      	movs	r3, #1
 80169aa:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80169ac:	2301      	movs	r3, #1
 80169ae:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80169b0:	2307      	movs	r3, #7
 80169b2:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80169b4:	1d3b      	adds	r3, r7, #4
 80169b6:	4619      	mov	r1, r3
 80169b8:	480d      	ldr	r0, [pc, #52]	; (80169f0 <tdsInit+0xd8>)
 80169ba:	f006 f9ff 	bl	801cdbc <HAL_ADC_ConfigChannel>
 80169be:	4603      	mov	r3, r0
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d001      	beq.n	80169c8 <tdsInit+0xb0>
	  {
	    Error_Handler();
 80169c4:	f7fb f8e4 	bl	8011b90 <Error_Handler>
	  }
	if (HAL_ADC_Start_DMA(&hadc1, &tds_tbl[0].analogValue, 1) != HAL_OK)
 80169c8:	2201      	movs	r2, #1
 80169ca:	490c      	ldr	r1, [pc, #48]	; (80169fc <tdsInit+0xe4>)
 80169cc:	4808      	ldr	r0, [pc, #32]	; (80169f0 <tdsInit+0xd8>)
 80169ce:	f006 f8f9 	bl	801cbc4 <HAL_ADC_Start_DMA>
 80169d2:	4603      	mov	r3, r0
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d001      	beq.n	80169dc <tdsInit+0xc4>
	{
		Error_Handler();
 80169d8:	f7fb f8da 	bl	8011b90 <Error_Handler>
	}

	return ret;
 80169dc:	7dfb      	ldrb	r3, [r7, #23]

}
 80169de:	4618      	mov	r0, r3
 80169e0:	3718      	adds	r7, #24
 80169e2:	46bd      	mov	sp, r7
 80169e4:	bd80      	pop	{r7, pc}
 80169e6:	bf00      	nop
 80169e8:	2000ce44 	.word	0x2000ce44
 80169ec:	41c80000 	.word	0x41c80000
 80169f0:	2000cd9c 	.word	0x2000cd9c
 80169f4:	40012000 	.word	0x40012000
 80169f8:	0f000001 	.word	0x0f000001
 80169fc:	2000ce54 	.word	0x2000ce54

08016a00 <tds_measure>:
bool tds_measure(void)
{
 8016a00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8016a04:	b082      	sub	sp, #8
 8016a06:	af00      	add	r7, sp, #0
	bool ret = true;
 8016a08:	2301      	movs	r3, #1
 8016a0a:	71bb      	strb	r3, [r7, #6]
	static int16_t tdsHistTab[11];
	static int tdsHistIdx = 0;
	static uint32_t tdsValueSum = 0;

	tds_tbl_t *tds = &tds_tbl[0];
 8016a0c:	4b8e      	ldr	r3, [pc, #568]	; (8016c48 <tds_measure+0x248>)
 8016a0e:	603b      	str	r3, [r7, #0]

	tds->voltage = tds->analogValue/tds->adcRange*tds->aref;
 8016a10:	683b      	ldr	r3, [r7, #0]
 8016a12:	691b      	ldr	r3, [r3, #16]
 8016a14:	ee07 3a90 	vmov	s15, r3
 8016a18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016a1c:	683b      	ldr	r3, [r7, #0]
 8016a1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8016a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016a26:	683b      	ldr	r3, [r7, #0]
 8016a28:	781b      	ldrb	r3, [r3, #0]
 8016a2a:	ee07 3a90 	vmov	s15, r3
 8016a2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016a36:	683b      	ldr	r3, [r7, #0]
 8016a38:	edc3 7a05 	vstr	s15, [r3, #20]
	tds->ecValue=(133.42*tds->voltage*tds->voltage*tds->voltage - 255.86*tds->voltage*tds->voltage + 857.39*tds->voltage)*tds->kValue;
 8016a3c:	683b      	ldr	r3, [r7, #0]
 8016a3e:	695b      	ldr	r3, [r3, #20]
 8016a40:	4618      	mov	r0, r3
 8016a42:	f7fa f8e9 	bl	8010c18 <__aeabi_f2d>
 8016a46:	a378      	add	r3, pc, #480	; (adr r3, 8016c28 <tds_measure+0x228>)
 8016a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a4c:	f7fa f93c 	bl	8010cc8 <__aeabi_dmul>
 8016a50:	4602      	mov	r2, r0
 8016a52:	460b      	mov	r3, r1
 8016a54:	4614      	mov	r4, r2
 8016a56:	461d      	mov	r5, r3
 8016a58:	683b      	ldr	r3, [r7, #0]
 8016a5a:	695b      	ldr	r3, [r3, #20]
 8016a5c:	4618      	mov	r0, r3
 8016a5e:	f7fa f8db 	bl	8010c18 <__aeabi_f2d>
 8016a62:	4602      	mov	r2, r0
 8016a64:	460b      	mov	r3, r1
 8016a66:	4620      	mov	r0, r4
 8016a68:	4629      	mov	r1, r5
 8016a6a:	f7fa f92d 	bl	8010cc8 <__aeabi_dmul>
 8016a6e:	4602      	mov	r2, r0
 8016a70:	460b      	mov	r3, r1
 8016a72:	4614      	mov	r4, r2
 8016a74:	461d      	mov	r5, r3
 8016a76:	683b      	ldr	r3, [r7, #0]
 8016a78:	695b      	ldr	r3, [r3, #20]
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	f7fa f8cc 	bl	8010c18 <__aeabi_f2d>
 8016a80:	4602      	mov	r2, r0
 8016a82:	460b      	mov	r3, r1
 8016a84:	4620      	mov	r0, r4
 8016a86:	4629      	mov	r1, r5
 8016a88:	f7fa f91e 	bl	8010cc8 <__aeabi_dmul>
 8016a8c:	4602      	mov	r2, r0
 8016a8e:	460b      	mov	r3, r1
 8016a90:	4614      	mov	r4, r2
 8016a92:	461d      	mov	r5, r3
 8016a94:	683b      	ldr	r3, [r7, #0]
 8016a96:	695b      	ldr	r3, [r3, #20]
 8016a98:	4618      	mov	r0, r3
 8016a9a:	f7fa f8bd 	bl	8010c18 <__aeabi_f2d>
 8016a9e:	a364      	add	r3, pc, #400	; (adr r3, 8016c30 <tds_measure+0x230>)
 8016aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016aa4:	f7fa f910 	bl	8010cc8 <__aeabi_dmul>
 8016aa8:	4602      	mov	r2, r0
 8016aaa:	460b      	mov	r3, r1
 8016aac:	4690      	mov	r8, r2
 8016aae:	4699      	mov	r9, r3
 8016ab0:	683b      	ldr	r3, [r7, #0]
 8016ab2:	695b      	ldr	r3, [r3, #20]
 8016ab4:	4618      	mov	r0, r3
 8016ab6:	f7fa f8af 	bl	8010c18 <__aeabi_f2d>
 8016aba:	4602      	mov	r2, r0
 8016abc:	460b      	mov	r3, r1
 8016abe:	4640      	mov	r0, r8
 8016ac0:	4649      	mov	r1, r9
 8016ac2:	f7fa f901 	bl	8010cc8 <__aeabi_dmul>
 8016ac6:	4602      	mov	r2, r0
 8016ac8:	460b      	mov	r3, r1
 8016aca:	4620      	mov	r0, r4
 8016acc:	4629      	mov	r1, r5
 8016ace:	f7f9 ff43 	bl	8010958 <__aeabi_dsub>
 8016ad2:	4602      	mov	r2, r0
 8016ad4:	460b      	mov	r3, r1
 8016ad6:	4614      	mov	r4, r2
 8016ad8:	461d      	mov	r5, r3
 8016ada:	683b      	ldr	r3, [r7, #0]
 8016adc:	695b      	ldr	r3, [r3, #20]
 8016ade:	4618      	mov	r0, r3
 8016ae0:	f7fa f89a 	bl	8010c18 <__aeabi_f2d>
 8016ae4:	a354      	add	r3, pc, #336	; (adr r3, 8016c38 <tds_measure+0x238>)
 8016ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016aea:	f7fa f8ed 	bl	8010cc8 <__aeabi_dmul>
 8016aee:	4602      	mov	r2, r0
 8016af0:	460b      	mov	r3, r1
 8016af2:	4620      	mov	r0, r4
 8016af4:	4629      	mov	r1, r5
 8016af6:	f7f9 ff31 	bl	801095c <__adddf3>
 8016afa:	4602      	mov	r2, r0
 8016afc:	460b      	mov	r3, r1
 8016afe:	4614      	mov	r4, r2
 8016b00:	461d      	mov	r5, r3
 8016b02:	683b      	ldr	r3, [r7, #0]
 8016b04:	685b      	ldr	r3, [r3, #4]
 8016b06:	4618      	mov	r0, r3
 8016b08:	f7fa f886 	bl	8010c18 <__aeabi_f2d>
 8016b0c:	4602      	mov	r2, r0
 8016b0e:	460b      	mov	r3, r1
 8016b10:	4620      	mov	r0, r4
 8016b12:	4629      	mov	r1, r5
 8016b14:	f7fa f8d8 	bl	8010cc8 <__aeabi_dmul>
 8016b18:	4602      	mov	r2, r0
 8016b1a:	460b      	mov	r3, r1
 8016b1c:	4610      	mov	r0, r2
 8016b1e:	4619      	mov	r1, r3
 8016b20:	f7fa fbca 	bl	80112b8 <__aeabi_d2f>
 8016b24:	4602      	mov	r2, r0
 8016b26:	683b      	ldr	r3, [r7, #0]
 8016b28:	619a      	str	r2, [r3, #24]
	tds->ecValue25  =  tds->ecValue / (1.0+0.02*(tds->temperature-25.0));  //temperature compensation
 8016b2a:	683b      	ldr	r3, [r7, #0]
 8016b2c:	699b      	ldr	r3, [r3, #24]
 8016b2e:	4618      	mov	r0, r3
 8016b30:	f7fa f872 	bl	8010c18 <__aeabi_f2d>
 8016b34:	4604      	mov	r4, r0
 8016b36:	460d      	mov	r5, r1
 8016b38:	683b      	ldr	r3, [r7, #0]
 8016b3a:	689b      	ldr	r3, [r3, #8]
 8016b3c:	4618      	mov	r0, r3
 8016b3e:	f7fa f86b 	bl	8010c18 <__aeabi_f2d>
 8016b42:	f04f 0200 	mov.w	r2, #0
 8016b46:	4b41      	ldr	r3, [pc, #260]	; (8016c4c <tds_measure+0x24c>)
 8016b48:	f7f9 ff06 	bl	8010958 <__aeabi_dsub>
 8016b4c:	4602      	mov	r2, r0
 8016b4e:	460b      	mov	r3, r1
 8016b50:	4610      	mov	r0, r2
 8016b52:	4619      	mov	r1, r3
 8016b54:	a33a      	add	r3, pc, #232	; (adr r3, 8016c40 <tds_measure+0x240>)
 8016b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b5a:	f7fa f8b5 	bl	8010cc8 <__aeabi_dmul>
 8016b5e:	4602      	mov	r2, r0
 8016b60:	460b      	mov	r3, r1
 8016b62:	4610      	mov	r0, r2
 8016b64:	4619      	mov	r1, r3
 8016b66:	f04f 0200 	mov.w	r2, #0
 8016b6a:	4b39      	ldr	r3, [pc, #228]	; (8016c50 <tds_measure+0x250>)
 8016b6c:	f7f9 fef6 	bl	801095c <__adddf3>
 8016b70:	4602      	mov	r2, r0
 8016b72:	460b      	mov	r3, r1
 8016b74:	4620      	mov	r0, r4
 8016b76:	4629      	mov	r1, r5
 8016b78:	f7fa f9d0 	bl	8010f1c <__aeabi_ddiv>
 8016b7c:	4602      	mov	r2, r0
 8016b7e:	460b      	mov	r3, r1
 8016b80:	4610      	mov	r0, r2
 8016b82:	4619      	mov	r1, r3
 8016b84:	f7fa fb98 	bl	80112b8 <__aeabi_d2f>
 8016b88:	4602      	mov	r2, r0
 8016b8a:	683b      	ldr	r3, [r7, #0]
 8016b8c:	61da      	str	r2, [r3, #28]
	tds->tdsValue = tds->ecValue25 * TdsFactor;
 8016b8e:	683b      	ldr	r3, [r7, #0]
 8016b90:	edd3 7a07 	vldr	s15, [r3, #28]
 8016b94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016b98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016b9c:	683b      	ldr	r3, [r7, #0]
 8016b9e:	edc3 7a08 	vstr	s15, [r3, #32]

	uint8_t indexplus1 = (tdsHistIdx + 1);
 8016ba2:	4b2c      	ldr	r3, [pc, #176]	; (8016c54 <tds_measure+0x254>)
 8016ba4:	681b      	ldr	r3, [r3, #0]
 8016ba6:	b2db      	uxtb	r3, r3
 8016ba8:	3301      	adds	r3, #1
 8016baa:	71fb      	strb	r3, [r7, #7]
	if (indexplus1 == 11) indexplus1 = 0;
 8016bac:	79fb      	ldrb	r3, [r7, #7]
 8016bae:	2b0b      	cmp	r3, #11
 8016bb0:	d101      	bne.n	8016bb6 <tds_measure+0x1b6>
 8016bb2:	2300      	movs	r3, #0
 8016bb4:	71fb      	strb	r3, [r7, #7]
	tdsHistTab[tdsHistIdx] = tds->tdsValue;
 8016bb6:	683b      	ldr	r3, [r7, #0]
 8016bb8:	edd3 7a08 	vldr	s15, [r3, #32]
 8016bbc:	4b25      	ldr	r3, [pc, #148]	; (8016c54 <tds_measure+0x254>)
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016bc4:	ee17 2a90 	vmov	r2, s15
 8016bc8:	b211      	sxth	r1, r2
 8016bca:	4a23      	ldr	r2, [pc, #140]	; (8016c58 <tds_measure+0x258>)
 8016bcc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	tdsValueSum += tdsHistTab[tdsHistIdx];
 8016bd0:	4b20      	ldr	r3, [pc, #128]	; (8016c54 <tds_measure+0x254>)
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	4a20      	ldr	r2, [pc, #128]	; (8016c58 <tds_measure+0x258>)
 8016bd6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8016bda:	461a      	mov	r2, r3
 8016bdc:	4b1f      	ldr	r3, [pc, #124]	; (8016c5c <tds_measure+0x25c>)
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	4413      	add	r3, r2
 8016be2:	4a1e      	ldr	r2, [pc, #120]	; (8016c5c <tds_measure+0x25c>)
 8016be4:	6013      	str	r3, [r2, #0]
	tdsValueSum -= tdsHistTab[indexplus1];
 8016be6:	4b1d      	ldr	r3, [pc, #116]	; (8016c5c <tds_measure+0x25c>)
 8016be8:	681b      	ldr	r3, [r3, #0]
 8016bea:	79fa      	ldrb	r2, [r7, #7]
 8016bec:	491a      	ldr	r1, [pc, #104]	; (8016c58 <tds_measure+0x258>)
 8016bee:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8016bf2:	1a9b      	subs	r3, r3, r2
 8016bf4:	4a19      	ldr	r2, [pc, #100]	; (8016c5c <tds_measure+0x25c>)
 8016bf6:	6013      	str	r3, [r2, #0]
	tdsHistIdx = indexplus1;
 8016bf8:	79fb      	ldrb	r3, [r7, #7]
 8016bfa:	4a16      	ldr	r2, [pc, #88]	; (8016c54 <tds_measure+0x254>)
 8016bfc:	6013      	str	r3, [r2, #0]
	tds->filter_tdsValue = tdsValueSum / 10;
 8016bfe:	4b17      	ldr	r3, [pc, #92]	; (8016c5c <tds_measure+0x25c>)
 8016c00:	681b      	ldr	r3, [r3, #0]
 8016c02:	4a17      	ldr	r2, [pc, #92]	; (8016c60 <tds_measure+0x260>)
 8016c04:	fba2 2303 	umull	r2, r3, r2, r3
 8016c08:	08db      	lsrs	r3, r3, #3
 8016c0a:	ee07 3a90 	vmov	s15, r3
 8016c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016c12:	683b      	ldr	r3, [r7, #0]
 8016c14:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return ret;
 8016c18:	79bb      	ldrb	r3, [r7, #6]
}
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	3708      	adds	r7, #8
 8016c1e:	46bd      	mov	sp, r7
 8016c20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8016c24:	f3af 8000 	nop.w
 8016c28:	a3d70a3d 	.word	0xa3d70a3d
 8016c2c:	4060ad70 	.word	0x4060ad70
 8016c30:	1eb851ec 	.word	0x1eb851ec
 8016c34:	406ffb85 	.word	0x406ffb85
 8016c38:	b851eb85 	.word	0xb851eb85
 8016c3c:	408acb1e 	.word	0x408acb1e
 8016c40:	47ae147b 	.word	0x47ae147b
 8016c44:	3f947ae1 	.word	0x3f947ae1
 8016c48:	2000ce44 	.word	0x2000ce44
 8016c4c:	40390000 	.word	0x40390000
 8016c50:	3ff00000 	.word	0x3ff00000
 8016c54:	2000ce6c 	.word	0x2000ce6c
 8016c58:	2000ce70 	.word	0x2000ce70
 8016c5c:	2000ce88 	.word	0x2000ce88
 8016c60:	cccccccd 	.word	0xcccccccd

08016c64 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8016c64:	b580      	push	{r7, lr}
 8016c66:	b08a      	sub	sp, #40	; 0x28
 8016c68:	af00      	add	r7, sp, #0
 8016c6a:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016c6c:	f107 0314 	add.w	r3, r7, #20
 8016c70:	2200      	movs	r2, #0
 8016c72:	601a      	str	r2, [r3, #0]
 8016c74:	605a      	str	r2, [r3, #4]
 8016c76:	609a      	str	r2, [r3, #8]
 8016c78:	60da      	str	r2, [r3, #12]
 8016c7a:	611a      	str	r2, [r3, #16]
	  if(adcHandle->Instance==ADC1)
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	681b      	ldr	r3, [r3, #0]
 8016c80:	4a3e      	ldr	r2, [pc, #248]	; (8016d7c <HAL_ADC_MspInit+0x118>)
 8016c82:	4293      	cmp	r3, r2
 8016c84:	d175      	bne.n	8016d72 <HAL_ADC_MspInit+0x10e>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */
		  /* DMA controller clock enable */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 8016c86:	2300      	movs	r3, #0
 8016c88:	613b      	str	r3, [r7, #16]
 8016c8a:	4b3d      	ldr	r3, [pc, #244]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c8e:	4a3c      	ldr	r2, [pc, #240]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016c90:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8016c94:	6313      	str	r3, [r2, #48]	; 0x30
 8016c96:	4b3a      	ldr	r3, [pc, #232]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8016c9e:	613b      	str	r3, [r7, #16]
 8016ca0:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END ADC1_MspInit 0 */
	    /* ADC1 clock enable */
	    __HAL_RCC_ADC1_CLK_ENABLE();
 8016ca2:	2300      	movs	r3, #0
 8016ca4:	60fb      	str	r3, [r7, #12]
 8016ca6:	4b36      	ldr	r3, [pc, #216]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016caa:	4a35      	ldr	r2, [pc, #212]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8016cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8016cb2:	4b33      	ldr	r3, [pc, #204]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016cba:	60fb      	str	r3, [r7, #12]
 8016cbc:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016cbe:	2300      	movs	r3, #0
 8016cc0:	60bb      	str	r3, [r7, #8]
 8016cc2:	4b2f      	ldr	r3, [pc, #188]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cc6:	4a2e      	ldr	r2, [pc, #184]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016cc8:	f043 0301 	orr.w	r3, r3, #1
 8016ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8016cce:	4b2c      	ldr	r3, [pc, #176]	; (8016d80 <HAL_ADC_MspInit+0x11c>)
 8016cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cd2:	f003 0301 	and.w	r3, r3, #1
 8016cd6:	60bb      	str	r3, [r7, #8]
 8016cd8:	68bb      	ldr	r3, [r7, #8]
	    /**ADC1 GPIO Configuration
	    PA1     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8016cda:	2302      	movs	r3, #2
 8016cdc:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8016cde:	2303      	movs	r3, #3
 8016ce0:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016ce2:	2300      	movs	r3, #0
 8016ce4:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016ce6:	f107 0314 	add.w	r3, r7, #20
 8016cea:	4619      	mov	r1, r3
 8016cec:	4825      	ldr	r0, [pc, #148]	; (8016d84 <HAL_ADC_MspInit+0x120>)
 8016cee:	f007 fb47 	bl	801e380 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA2_Stream0;
 8016cf2:	4b25      	ldr	r3, [pc, #148]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016cf4:	4a25      	ldr	r2, [pc, #148]	; (8016d8c <HAL_ADC_MspInit+0x128>)
 8016cf6:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8016cf8:	4b23      	ldr	r3, [pc, #140]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016cfa:	2200      	movs	r2, #0
 8016cfc:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8016cfe:	4b22      	ldr	r3, [pc, #136]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d00:	2200      	movs	r2, #0
 8016d02:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8016d04:	4b20      	ldr	r3, [pc, #128]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d06:	2200      	movs	r2, #0
 8016d08:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8016d0a:	4b1f      	ldr	r3, [pc, #124]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8016d10:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8016d12:	4b1d      	ldr	r3, [pc, #116]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8016d18:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8016d1a:	4b1b      	ldr	r3, [pc, #108]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8016d20:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8016d22:	4b19      	ldr	r3, [pc, #100]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016d28:	61da      	str	r2, [r3, #28]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8016d2a:	4b17      	ldr	r3, [pc, #92]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d2c:	2200      	movs	r2, #0
 8016d2e:	621a      	str	r2, [r3, #32]
	    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8016d30:	4b15      	ldr	r3, [pc, #84]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d32:	2200      	movs	r2, #0
 8016d34:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8016d36:	4814      	ldr	r0, [pc, #80]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d38:	f006 fc3e 	bl	801d5b8 <HAL_DMA_Init>
 8016d3c:	4603      	mov	r3, r0
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d001      	beq.n	8016d46 <HAL_ADC_MspInit+0xe2>
	    {
	      Error_Handler();
 8016d42:	f7fa ff25 	bl	8011b90 <Error_Handler>
	    }

	    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	4a0f      	ldr	r2, [pc, #60]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d4a:	639a      	str	r2, [r3, #56]	; 0x38
 8016d4c:	4a0e      	ldr	r2, [pc, #56]	; (8016d88 <HAL_ADC_MspInit+0x124>)
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	6393      	str	r3, [r2, #56]	; 0x38

	    /* ADC1 interrupt Init */
	    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8016d52:	2200      	movs	r2, #0
 8016d54:	2106      	movs	r1, #6
 8016d56:	2012      	movs	r0, #18
 8016d58:	f006 fbe9 	bl	801d52e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8016d5c:	2012      	movs	r0, #18
 8016d5e:	f006 fc02 	bl	801d566 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8016d62:	2200      	movs	r2, #0
 8016d64:	2106      	movs	r1, #6
 8016d66:	2038      	movs	r0, #56	; 0x38
 8016d68:	f006 fbe1 	bl	801d52e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8016d6c:	2038      	movs	r0, #56	; 0x38
 8016d6e:	f006 fbfa 	bl	801d566 <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8016d72:	bf00      	nop
 8016d74:	3728      	adds	r7, #40	; 0x28
 8016d76:	46bd      	mov	sp, r7
 8016d78:	bd80      	pop	{r7, pc}
 8016d7a:	bf00      	nop
 8016d7c:	40012000 	.word	0x40012000
 8016d80:	40023800 	.word	0x40023800
 8016d84:	40020000 	.word	0x40020000
 8016d88:	2000cde4 	.word	0x2000cde4
 8016d8c:	40026410 	.word	0x40026410

08016d90 <serialize8>:
static void s_struct_partial(uint8_t *cb,uint8_t siz);
//static void s_struct(uint8_t *cb,uint8_t siz);


void serialize8(uint8_t a)
{
 8016d90:	b580      	push	{r7, lr}
 8016d92:	b082      	sub	sp, #8
 8016d94:	af00      	add	r7, sp, #0
 8016d96:	4603      	mov	r3, r0
 8016d98:	71fb      	strb	r3, [r7, #7]
	SerialSerialize(CURRENTPORT,a);
 8016d9a:	4b0a      	ldr	r3, [pc, #40]	; (8016dc4 <serialize8+0x34>)
 8016d9c:	781b      	ldrb	r3, [r3, #0]
 8016d9e:	79fa      	ldrb	r2, [r7, #7]
 8016da0:	4611      	mov	r1, r2
 8016da2:	4618      	mov	r0, r3
 8016da4:	f000 f9d6 	bl	8017154 <SerialSerialize>
	currentPortState->checksum ^= (a & 0xFF);
 8016da8:	4b07      	ldr	r3, [pc, #28]	; (8016dc8 <serialize8+0x38>)
 8016daa:	681b      	ldr	r3, [r3, #0]
 8016dac:	7819      	ldrb	r1, [r3, #0]
 8016dae:	4b06      	ldr	r3, [pc, #24]	; (8016dc8 <serialize8+0x38>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	79fa      	ldrb	r2, [r7, #7]
 8016db4:	404a      	eors	r2, r1
 8016db6:	b2d2      	uxtb	r2, r2
 8016db8:	701a      	strb	r2, [r3, #0]
}
 8016dba:	bf00      	nop
 8016dbc:	3708      	adds	r7, #8
 8016dbe:	46bd      	mov	sp, r7
 8016dc0:	bd80      	pop	{r7, pc}
 8016dc2:	bf00      	nop
 8016dc4:	2000d01a 	.word	0x2000d01a
 8016dc8:	200000d8 	.word	0x200000d8

08016dcc <read8>:
	serialize8((a>>16) & 0xFF);
	serialize8((a>>24) & 0xFF);
}

uint8_t read8(void)
{
 8016dcc:	b480      	push	{r7}
 8016dce:	af00      	add	r7, sp, #0
	return currentPortState->inBuf[currentPortState->indRX++] & 0xff;
 8016dd0:	4b07      	ldr	r3, [pc, #28]	; (8016df0 <read8+0x24>)
 8016dd2:	6819      	ldr	r1, [r3, #0]
 8016dd4:	4b06      	ldr	r3, [pc, #24]	; (8016df0 <read8+0x24>)
 8016dd6:	681b      	ldr	r3, [r3, #0]
 8016dd8:	785a      	ldrb	r2, [r3, #1]
 8016dda:	1c50      	adds	r0, r2, #1
 8016ddc:	b2c0      	uxtb	r0, r0
 8016dde:	7058      	strb	r0, [r3, #1]
 8016de0:	4613      	mov	r3, r2
 8016de2:	440b      	add	r3, r1
 8016de4:	789b      	ldrb	r3, [r3, #2]
}
 8016de6:	4618      	mov	r0, r3
 8016de8:	46bd      	mov	sp, r7
 8016dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dee:	4770      	bx	lr
 8016df0:	200000d8 	.word	0x200000d8

08016df4 <headSerialResponse>:
{
	headSerial(0, s, cmdMSP);
}

void headSerialResponse(uint8_t err, uint8_t s)
{
 8016df4:	b580      	push	{r7, lr}
 8016df6:	b082      	sub	sp, #8
 8016df8:	af00      	add	r7, sp, #0
 8016dfa:	4603      	mov	r3, r0
 8016dfc:	460a      	mov	r2, r1
 8016dfe:	71fb      	strb	r3, [r7, #7]
 8016e00:	4613      	mov	r3, r2
 8016e02:	71bb      	strb	r3, [r7, #6]
	serialize8('$');
 8016e04:	2024      	movs	r0, #36	; 0x24
 8016e06:	f7ff ffc3 	bl	8016d90 <serialize8>
	serialize8('M');
 8016e0a:	204d      	movs	r0, #77	; 0x4d
 8016e0c:	f7ff ffc0 	bl	8016d90 <serialize8>
	serialize8(err ? '!' : '>');
 8016e10:	79fb      	ldrb	r3, [r7, #7]
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d001      	beq.n	8016e1a <headSerialResponse+0x26>
 8016e16:	2321      	movs	r3, #33	; 0x21
 8016e18:	e000      	b.n	8016e1c <headSerialResponse+0x28>
 8016e1a:	233e      	movs	r3, #62	; 0x3e
 8016e1c:	4618      	mov	r0, r3
 8016e1e:	f7ff ffb7 	bl	8016d90 <serialize8>
	currentPortState->checksum = 0;               // start calculating a new checksum
 8016e22:	4b09      	ldr	r3, [pc, #36]	; (8016e48 <headSerialResponse+0x54>)
 8016e24:	681b      	ldr	r3, [r3, #0]
 8016e26:	2200      	movs	r2, #0
 8016e28:	701a      	strb	r2, [r3, #0]
	serialize8(s);
 8016e2a:	79bb      	ldrb	r3, [r7, #6]
 8016e2c:	4618      	mov	r0, r3
 8016e2e:	f7ff ffaf 	bl	8016d90 <serialize8>
	serialize8(currentPortState->cmdMSP);
 8016e32:	4b05      	ldr	r3, [pc, #20]	; (8016e48 <headSerialResponse+0x54>)
 8016e34:	681b      	ldr	r3, [r3, #0]
 8016e36:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8016e3a:	4618      	mov	r0, r3
 8016e3c:	f7ff ffa8 	bl	8016d90 <serialize8>
}
 8016e40:	bf00      	nop
 8016e42:	3708      	adds	r7, #8
 8016e44:	46bd      	mov	sp, r7
 8016e46:	bd80      	pop	{r7, pc}
 8016e48:	200000d8 	.word	0x200000d8

08016e4c <headSerialReply>:

void headSerialReply(uint8_t s)
{
 8016e4c:	b580      	push	{r7, lr}
 8016e4e:	b082      	sub	sp, #8
 8016e50:	af00      	add	r7, sp, #0
 8016e52:	4603      	mov	r3, r0
 8016e54:	71fb      	strb	r3, [r7, #7]
	headSerialResponse(0, s);
 8016e56:	79fb      	ldrb	r3, [r7, #7]
 8016e58:	4619      	mov	r1, r3
 8016e5a:	2000      	movs	r0, #0
 8016e5c:	f7ff ffca 	bl	8016df4 <headSerialResponse>
}
 8016e60:	bf00      	nop
 8016e62:	3708      	adds	r7, #8
 8016e64:	46bd      	mov	sp, r7
 8016e66:	bd80      	pop	{r7, pc}

08016e68 <tailSerialReply>:
{
	headSerialResponse(1, s);
}

void tailSerialReply(void)
{
 8016e68:	b580      	push	{r7, lr}
 8016e6a:	af00      	add	r7, sp, #0
	SerialSerialize(CURRENTPORT,currentPortState->checksum);
 8016e6c:	4b07      	ldr	r3, [pc, #28]	; (8016e8c <tailSerialReply+0x24>)
 8016e6e:	781a      	ldrb	r2, [r3, #0]
 8016e70:	4b07      	ldr	r3, [pc, #28]	; (8016e90 <tailSerialReply+0x28>)
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	781b      	ldrb	r3, [r3, #0]
 8016e76:	4619      	mov	r1, r3
 8016e78:	4610      	mov	r0, r2
 8016e7a:	f000 f96b 	bl	8017154 <SerialSerialize>
	UartSendData(CURRENTPORT);
 8016e7e:	4b03      	ldr	r3, [pc, #12]	; (8016e8c <tailSerialReply+0x24>)
 8016e80:	781b      	ldrb	r3, [r3, #0]
 8016e82:	4618      	mov	r0, r3
 8016e84:	f000 f990 	bl	80171a8 <UartSendData>
	//serialize8(currentPortState->checksum);
}
 8016e88:	bf00      	nop
 8016e8a:	bd80      	pop	{r7, pc}
 8016e8c:	2000d01a 	.word	0x2000d01a
 8016e90:	200000d8 	.word	0x200000d8

08016e94 <s_struct_partial>:

void s_struct_partial(uint8_t *cb,uint8_t siz)
{
 8016e94:	b580      	push	{r7, lr}
 8016e96:	b082      	sub	sp, #8
 8016e98:	af00      	add	r7, sp, #0
 8016e9a:	6078      	str	r0, [r7, #4]
 8016e9c:	460b      	mov	r3, r1
 8016e9e:	70fb      	strb	r3, [r7, #3]
	while(siz--) serialize8(*cb++);
 8016ea0:	e006      	b.n	8016eb0 <s_struct_partial+0x1c>
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	1c5a      	adds	r2, r3, #1
 8016ea6:	607a      	str	r2, [r7, #4]
 8016ea8:	781b      	ldrb	r3, [r3, #0]
 8016eaa:	4618      	mov	r0, r3
 8016eac:	f7ff ff70 	bl	8016d90 <serialize8>
 8016eb0:	78fb      	ldrb	r3, [r7, #3]
 8016eb2:	1e5a      	subs	r2, r3, #1
 8016eb4:	70fa      	strb	r2, [r7, #3]
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d1f3      	bne.n	8016ea2 <s_struct_partial+0xe>
}
 8016eba:	bf00      	nop
 8016ebc:	bf00      	nop
 8016ebe:	3708      	adds	r7, #8
 8016ec0:	46bd      	mov	sp, r7
 8016ec2:	bd80      	pop	{r7, pc}

08016ec4 <s_struct>:

void s_struct(uint8_t *cb,uint8_t siz)
{
 8016ec4:	b580      	push	{r7, lr}
 8016ec6:	b082      	sub	sp, #8
 8016ec8:	af00      	add	r7, sp, #0
 8016eca:	6078      	str	r0, [r7, #4]
 8016ecc:	460b      	mov	r3, r1
 8016ece:	70fb      	strb	r3, [r7, #3]
	headSerialReply(siz);
 8016ed0:	78fb      	ldrb	r3, [r7, #3]
 8016ed2:	4618      	mov	r0, r3
 8016ed4:	f7ff ffba 	bl	8016e4c <headSerialReply>
	s_struct_partial(cb,siz);
 8016ed8:	78fb      	ldrb	r3, [r7, #3]
 8016eda:	4619      	mov	r1, r3
 8016edc:	6878      	ldr	r0, [r7, #4]
 8016ede:	f7ff ffd9 	bl	8016e94 <s_struct_partial>
	tailSerialReply();
 8016ee2:	f7ff ffc1 	bl	8016e68 <tailSerialReply>
}
 8016ee6:	bf00      	nop
 8016ee8:	3708      	adds	r7, #8
 8016eea:	46bd      	mov	sp, r7
 8016eec:	bd80      	pop	{r7, pc}
	...

08016ef0 <SerialCom>:
///////////////////////////////////////////////////

void SerialCom(void)
{
 8016ef0:	b580      	push	{r7, lr}
 8016ef2:	b082      	sub	sp, #8
 8016ef4:	af00      	add	r7, sp, #0
	uint8_t c;

	currentPortState = &ports[_DEF_UART1];
 8016ef6:	4b6f      	ldr	r3, [pc, #444]	; (80170b4 <SerialCom+0x1c4>)
 8016ef8:	4a6f      	ldr	r2, [pc, #444]	; (80170b8 <SerialCom+0x1c8>)
 8016efa:	601a      	str	r2, [r3, #0]
	CURRENTPORT = _DEF_UART1;
 8016efc:	4b6f      	ldr	r3, [pc, #444]	; (80170bc <SerialCom+0x1cc>)
 8016efe:	2200      	movs	r2, #0
 8016f00:	701a      	strb	r2, [r3, #0]
	while(uartAvailable(CURRENTPORT) > 0)
 8016f02:	e0c8      	b.n	8017096 <SerialCom+0x1a6>
	{
		c = uartRead(CURRENTPORT);
 8016f04:	4b6d      	ldr	r3, [pc, #436]	; (80170bc <SerialCom+0x1cc>)
 8016f06:	781b      	ldrb	r3, [r3, #0]
 8016f08:	4618      	mov	r0, r3
 8016f0a:	f000 fb41 	bl	8017590 <uartRead>
 8016f0e:	4603      	mov	r3, r0
 8016f10:	71fb      	strb	r3, [r7, #7]
		if (currentPortState->c_state == IDLE)
 8016f12:	4b68      	ldr	r3, [pc, #416]	; (80170b4 <SerialCom+0x1c4>)
 8016f14:	681b      	ldr	r3, [r3, #0]
 8016f16:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d10a      	bne.n	8016f34 <SerialCom+0x44>
		{
			currentPortState->c_state = (c=='$') ? HEADER_START : IDLE;
 8016f1e:	79fb      	ldrb	r3, [r7, #7]
 8016f20:	2b24      	cmp	r3, #36	; 0x24
 8016f22:	bf0c      	ite	eq
 8016f24:	2301      	moveq	r3, #1
 8016f26:	2300      	movne	r3, #0
 8016f28:	b2da      	uxtb	r2, r3
 8016f2a:	4b62      	ldr	r3, [pc, #392]	; (80170b4 <SerialCom+0x1c4>)
 8016f2c:	681b      	ldr	r3, [r3, #0]
 8016f2e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016f32:	e0b0      	b.n	8017096 <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_START)
 8016f34:	4b5f      	ldr	r3, [pc, #380]	; (80170b4 <SerialCom+0x1c4>)
 8016f36:	681b      	ldr	r3, [r3, #0]
 8016f38:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f3c:	2b01      	cmp	r3, #1
 8016f3e:	d10a      	bne.n	8016f56 <SerialCom+0x66>
		{
			currentPortState->c_state = (c=='M') ? HEADER_M : IDLE;
 8016f40:	79fb      	ldrb	r3, [r7, #7]
 8016f42:	2b4d      	cmp	r3, #77	; 0x4d
 8016f44:	d101      	bne.n	8016f4a <SerialCom+0x5a>
 8016f46:	2202      	movs	r2, #2
 8016f48:	e000      	b.n	8016f4c <SerialCom+0x5c>
 8016f4a:	2200      	movs	r2, #0
 8016f4c:	4b59      	ldr	r3, [pc, #356]	; (80170b4 <SerialCom+0x1c4>)
 8016f4e:	681b      	ldr	r3, [r3, #0]
 8016f50:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016f54:	e09f      	b.n	8017096 <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_M)
 8016f56:	4b57      	ldr	r3, [pc, #348]	; (80170b4 <SerialCom+0x1c4>)
 8016f58:	681b      	ldr	r3, [r3, #0]
 8016f5a:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f5e:	2b02      	cmp	r3, #2
 8016f60:	d10a      	bne.n	8016f78 <SerialCom+0x88>
		{
			currentPortState->c_state = (c=='<') ? HEADER_ARROW : IDLE;
 8016f62:	79fb      	ldrb	r3, [r7, #7]
 8016f64:	2b3c      	cmp	r3, #60	; 0x3c
 8016f66:	d101      	bne.n	8016f6c <SerialCom+0x7c>
 8016f68:	2203      	movs	r2, #3
 8016f6a:	e000      	b.n	8016f6e <SerialCom+0x7e>
 8016f6c:	2200      	movs	r2, #0
 8016f6e:	4b51      	ldr	r3, [pc, #324]	; (80170b4 <SerialCom+0x1c4>)
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016f76:	e08e      	b.n	8017096 <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_ARROW)
 8016f78:	4b4e      	ldr	r3, [pc, #312]	; (80170b4 <SerialCom+0x1c4>)
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f80:	2b03      	cmp	r3, #3
 8016f82:	d129      	bne.n	8016fd8 <SerialCom+0xe8>
		{
			if (c > INBUF_SIZE)
 8016f84:	79fb      	ldrb	r3, [r7, #7]
 8016f86:	2b80      	cmp	r3, #128	; 0x80
 8016f88:	d905      	bls.n	8016f96 <SerialCom+0xa6>
			{  // now we are expecting the payload size
				currentPortState->c_state = IDLE;
 8016f8a:	4b4a      	ldr	r3, [pc, #296]	; (80170b4 <SerialCom+0x1c4>)
 8016f8c:	681b      	ldr	r3, [r3, #0]
 8016f8e:	2200      	movs	r2, #0
 8016f90:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
				continue;
 8016f94:	e07f      	b.n	8017096 <SerialCom+0x1a6>
			}
			currentPortState->dataSize = c;
 8016f96:	4b47      	ldr	r3, [pc, #284]	; (80170b4 <SerialCom+0x1c4>)
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	79fa      	ldrb	r2, [r7, #7]
 8016f9c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			currentPortState->offset = 0;
 8016fa0:	4b44      	ldr	r3, [pc, #272]	; (80170b4 <SerialCom+0x1c4>)
 8016fa2:	681b      	ldr	r3, [r3, #0]
 8016fa4:	2200      	movs	r2, #0
 8016fa6:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			currentPortState->indRX = 0;
 8016faa:	4b42      	ldr	r3, [pc, #264]	; (80170b4 <SerialCom+0x1c4>)
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	2200      	movs	r2, #0
 8016fb0:	705a      	strb	r2, [r3, #1]
			currentPortState->checksum = 0;
 8016fb2:	4b40      	ldr	r3, [pc, #256]	; (80170b4 <SerialCom+0x1c4>)
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	2200      	movs	r2, #0
 8016fb8:	701a      	strb	r2, [r3, #0]
			currentPortState->checksum ^= c;
 8016fba:	4b3e      	ldr	r3, [pc, #248]	; (80170b4 <SerialCom+0x1c4>)
 8016fbc:	681b      	ldr	r3, [r3, #0]
 8016fbe:	7819      	ldrb	r1, [r3, #0]
 8016fc0:	4b3c      	ldr	r3, [pc, #240]	; (80170b4 <SerialCom+0x1c4>)
 8016fc2:	681b      	ldr	r3, [r3, #0]
 8016fc4:	79fa      	ldrb	r2, [r7, #7]
 8016fc6:	404a      	eors	r2, r1
 8016fc8:	b2d2      	uxtb	r2, r2
 8016fca:	701a      	strb	r2, [r3, #0]
			currentPortState->c_state = HEADER_SIZE;
 8016fcc:	4b39      	ldr	r3, [pc, #228]	; (80170b4 <SerialCom+0x1c4>)
 8016fce:	681b      	ldr	r3, [r3, #0]
 8016fd0:	2204      	movs	r2, #4
 8016fd2:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016fd6:	e05e      	b.n	8017096 <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_SIZE)
 8016fd8:	4b36      	ldr	r3, [pc, #216]	; (80170b4 <SerialCom+0x1c4>)
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016fe0:	2b04      	cmp	r3, #4
 8016fe2:	d113      	bne.n	801700c <SerialCom+0x11c>
		{
			currentPortState->cmdMSP = c;
 8016fe4:	4b33      	ldr	r3, [pc, #204]	; (80170b4 <SerialCom+0x1c4>)
 8016fe6:	681b      	ldr	r3, [r3, #0]
 8016fe8:	79fa      	ldrb	r2, [r7, #7]
 8016fea:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
			currentPortState->checksum ^= c;
 8016fee:	4b31      	ldr	r3, [pc, #196]	; (80170b4 <SerialCom+0x1c4>)
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	7819      	ldrb	r1, [r3, #0]
 8016ff4:	4b2f      	ldr	r3, [pc, #188]	; (80170b4 <SerialCom+0x1c4>)
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	79fa      	ldrb	r2, [r7, #7]
 8016ffa:	404a      	eors	r2, r1
 8016ffc:	b2d2      	uxtb	r2, r2
 8016ffe:	701a      	strb	r2, [r3, #0]
			currentPortState->c_state = HEADER_CMD;
 8017000:	4b2c      	ldr	r3, [pc, #176]	; (80170b4 <SerialCom+0x1c4>)
 8017002:	681b      	ldr	r3, [r3, #0]
 8017004:	2205      	movs	r2, #5
 8017006:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 801700a:	e044      	b.n	8017096 <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset < currentPortState->dataSize)
 801700c:	4b29      	ldr	r3, [pc, #164]	; (80170b4 <SerialCom+0x1c4>)
 801700e:	681b      	ldr	r3, [r3, #0]
 8017010:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8017014:	2b05      	cmp	r3, #5
 8017016:	d121      	bne.n	801705c <SerialCom+0x16c>
 8017018:	4b26      	ldr	r3, [pc, #152]	; (80170b4 <SerialCom+0x1c4>)
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8017020:	4b24      	ldr	r3, [pc, #144]	; (80170b4 <SerialCom+0x1c4>)
 8017022:	681b      	ldr	r3, [r3, #0]
 8017024:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8017028:	429a      	cmp	r2, r3
 801702a:	d217      	bcs.n	801705c <SerialCom+0x16c>
		{
			currentPortState->checksum ^= c;
 801702c:	4b21      	ldr	r3, [pc, #132]	; (80170b4 <SerialCom+0x1c4>)
 801702e:	681b      	ldr	r3, [r3, #0]
 8017030:	7819      	ldrb	r1, [r3, #0]
 8017032:	4b20      	ldr	r3, [pc, #128]	; (80170b4 <SerialCom+0x1c4>)
 8017034:	681b      	ldr	r3, [r3, #0]
 8017036:	79fa      	ldrb	r2, [r7, #7]
 8017038:	404a      	eors	r2, r1
 801703a:	b2d2      	uxtb	r2, r2
 801703c:	701a      	strb	r2, [r3, #0]
			currentPortState->inBuf[currentPortState->offset++] = c;
 801703e:	4b1d      	ldr	r3, [pc, #116]	; (80170b4 <SerialCom+0x1c4>)
 8017040:	6819      	ldr	r1, [r3, #0]
 8017042:	4b1c      	ldr	r3, [pc, #112]	; (80170b4 <SerialCom+0x1c4>)
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 801704a:	1c50      	adds	r0, r2, #1
 801704c:	b2c0      	uxtb	r0, r0
 801704e:	f883 0083 	strb.w	r0, [r3, #131]	; 0x83
 8017052:	4613      	mov	r3, r2
 8017054:	440b      	add	r3, r1
 8017056:	79fa      	ldrb	r2, [r7, #7]
 8017058:	709a      	strb	r2, [r3, #2]
 801705a:	e01c      	b.n	8017096 <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset >= currentPortState->dataSize)
 801705c:	4b15      	ldr	r3, [pc, #84]	; (80170b4 <SerialCom+0x1c4>)
 801705e:	681b      	ldr	r3, [r3, #0]
 8017060:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8017064:	2b05      	cmp	r3, #5
 8017066:	d116      	bne.n	8017096 <SerialCom+0x1a6>
 8017068:	4b12      	ldr	r3, [pc, #72]	; (80170b4 <SerialCom+0x1c4>)
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8017070:	4b10      	ldr	r3, [pc, #64]	; (80170b4 <SerialCom+0x1c4>)
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8017078:	429a      	cmp	r2, r3
 801707a:	d30c      	bcc.n	8017096 <SerialCom+0x1a6>
		{
			if (currentPortState->checksum == c)
 801707c:	4b0d      	ldr	r3, [pc, #52]	; (80170b4 <SerialCom+0x1c4>)
 801707e:	681b      	ldr	r3, [r3, #0]
 8017080:	781b      	ldrb	r3, [r3, #0]
 8017082:	79fa      	ldrb	r2, [r7, #7]
 8017084:	429a      	cmp	r2, r3
 8017086:	d101      	bne.n	801708c <SerialCom+0x19c>
			{
				evaluateCommand();
 8017088:	f000 f81a 	bl	80170c0 <evaluateCommand>
			}
			currentPortState->c_state = IDLE;
 801708c:	4b09      	ldr	r3, [pc, #36]	; (80170b4 <SerialCom+0x1c4>)
 801708e:	681b      	ldr	r3, [r3, #0]
 8017090:	2200      	movs	r2, #0
 8017092:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	while(uartAvailable(CURRENTPORT) > 0)
 8017096:	4b09      	ldr	r3, [pc, #36]	; (80170bc <SerialCom+0x1cc>)
 8017098:	781b      	ldrb	r3, [r3, #0]
 801709a:	4618      	mov	r0, r3
 801709c:	f000 fa32 	bl	8017504 <uartAvailable>
 80170a0:	4603      	mov	r3, r0
 80170a2:	2b00      	cmp	r3, #0
 80170a4:	f47f af2e 	bne.w	8016f04 <SerialCom+0x14>
		}
	}
}
 80170a8:	bf00      	nop
 80170aa:	bf00      	nop
 80170ac:	3708      	adds	r7, #8
 80170ae:	46bd      	mov	sp, r7
 80170b0:	bd80      	pop	{r7, pc}
 80170b2:	bf00      	nop
 80170b4:	200000d8 	.word	0x200000d8
 80170b8:	2000d01c 	.word	0x2000d01c
 80170bc:	2000d01a 	.word	0x2000d01a

080170c0 <evaluateCommand>:

void evaluateCommand(void)
{
 80170c0:	b580      	push	{r7, lr}
 80170c2:	b084      	sub	sp, #16
 80170c4:	af00      	add	r7, sp, #0
	uint8_t i=0;
 80170c6:	2300      	movs	r3, #0
 80170c8:	73fb      	strb	r3, [r7, #15]

	switch(currentPortState->cmdMSP)
 80170ca:	4b1c      	ldr	r3, [pc, #112]	; (801713c <evaluateCommand+0x7c>)
 80170cc:	681b      	ldr	r3, [r3, #0]
 80170ce:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80170d2:	2b66      	cmp	r3, #102	; 0x66
 80170d4:	d002      	beq.n	80170dc <evaluateCommand+0x1c>
 80170d6:	2bc8      	cmp	r3, #200	; 0xc8
 80170d8:	d013      	beq.n	8017102 <evaluateCommand+0x42>
			break;

		default:
			//headSerialError();
			//tailSerialReply();
			break;
 80170da:	e02b      	b.n	8017134 <evaluateCommand+0x74>
			data.water_temp = (float)ds18b20[0].Temperature;
 80170dc:	4b18      	ldr	r3, [pc, #96]	; (8017140 <evaluateCommand+0x80>)
 80170de:	689b      	ldr	r3, [r3, #8]
 80170e0:	603b      	str	r3, [r7, #0]
			data.water_level = (uint32_t)sonar_tbl[0].filter_distance_cm/10;
 80170e2:	4b18      	ldr	r3, [pc, #96]	; (8017144 <evaluateCommand+0x84>)
 80170e4:	699b      	ldr	r3, [r3, #24]
 80170e6:	4a18      	ldr	r2, [pc, #96]	; (8017148 <evaluateCommand+0x88>)
 80170e8:	fba2 2303 	umull	r2, r3, r2, r3
 80170ec:	08db      	lsrs	r3, r3, #3
 80170ee:	607b      	str	r3, [r7, #4]
			data.water_tds = (float)tds_tbl[0].filter_tdsValue;
 80170f0:	4b16      	ldr	r3, [pc, #88]	; (801714c <evaluateCommand+0x8c>)
 80170f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170f4:	60bb      	str	r3, [r7, #8]
			s_struct((uint8_t*)&data,12);
 80170f6:	463b      	mov	r3, r7
 80170f8:	210c      	movs	r1, #12
 80170fa:	4618      	mov	r0, r3
 80170fc:	f7ff fee2 	bl	8016ec4 <s_struct>
			break;
 8017100:	e018      	b.n	8017134 <evaluateCommand+0x74>
			Relay[0] = read8();
 8017102:	f7ff fe63 	bl	8016dcc <read8>
 8017106:	4603      	mov	r3, r0
 8017108:	b25a      	sxtb	r2, r3
 801710a:	4b11      	ldr	r3, [pc, #68]	; (8017150 <evaluateCommand+0x90>)
 801710c:	701a      	strb	r2, [r3, #0]
			Relay[1] = read8();
 801710e:	f7ff fe5d 	bl	8016dcc <read8>
 8017112:	4603      	mov	r3, r0
 8017114:	b25a      	sxtb	r2, r3
 8017116:	4b0e      	ldr	r3, [pc, #56]	; (8017150 <evaluateCommand+0x90>)
 8017118:	705a      	strb	r2, [r3, #1]
			Relay[2] = read8();
 801711a:	f7ff fe57 	bl	8016dcc <read8>
 801711e:	4603      	mov	r3, r0
 8017120:	b25a      	sxtb	r2, r3
 8017122:	4b0b      	ldr	r3, [pc, #44]	; (8017150 <evaluateCommand+0x90>)
 8017124:	709a      	strb	r2, [r3, #2]
			Relay[3] = read8();
 8017126:	f7ff fe51 	bl	8016dcc <read8>
 801712a:	4603      	mov	r3, r0
 801712c:	b25a      	sxtb	r2, r3
 801712e:	4b08      	ldr	r3, [pc, #32]	; (8017150 <evaluateCommand+0x90>)
 8017130:	70da      	strb	r2, [r3, #3]
			break;
 8017132:	bf00      	nop
	}

}
 8017134:	bf00      	nop
 8017136:	3710      	adds	r7, #16
 8017138:	46bd      	mov	sp, r7
 801713a:	bd80      	pop	{r7, pc}
 801713c:	200000d8 	.word	0x200000d8
 8017140:	20000768 	.word	0x20000768
 8017144:	2000cc90 	.word	0x2000cc90
 8017148:	cccccccd 	.word	0xcccccccd
 801714c:	2000ce44 	.word	0x2000ce44
 8017150:	2000ce8c 	.word	0x2000ce8c

08017154 <SerialSerialize>:

void SerialSerialize(uint8_t port,uint8_t a) {
 8017154:	b480      	push	{r7}
 8017156:	b085      	sub	sp, #20
 8017158:	af00      	add	r7, sp, #0
 801715a:	4603      	mov	r3, r0
 801715c:	460a      	mov	r2, r1
 801715e:	71fb      	strb	r3, [r7, #7]
 8017160:	4613      	mov	r3, r2
 8017162:	71bb      	strb	r3, [r7, #6]
	uint8_t t = serialHeadTX[port];
 8017164:	79fb      	ldrb	r3, [r7, #7]
 8017166:	4a0e      	ldr	r2, [pc, #56]	; (80171a0 <SerialSerialize+0x4c>)
 8017168:	5cd3      	ldrb	r3, [r2, r3]
 801716a:	73fb      	strb	r3, [r7, #15]
	if (++t >= TX_BUFFER_SIZE) t = 0;
 801716c:	7bfb      	ldrb	r3, [r7, #15]
 801716e:	3301      	adds	r3, #1
 8017170:	73fb      	strb	r3, [r7, #15]
 8017172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017176:	2b00      	cmp	r3, #0
 8017178:	da01      	bge.n	801717e <SerialSerialize+0x2a>
 801717a:	2300      	movs	r3, #0
 801717c:	73fb      	strb	r3, [r7, #15]
	serialBufferTX[t][port] = a;
 801717e:	7bfa      	ldrb	r2, [r7, #15]
 8017180:	79fb      	ldrb	r3, [r7, #7]
 8017182:	4908      	ldr	r1, [pc, #32]	; (80171a4 <SerialSerialize+0x50>)
 8017184:	440a      	add	r2, r1
 8017186:	4413      	add	r3, r2
 8017188:	79ba      	ldrb	r2, [r7, #6]
 801718a:	701a      	strb	r2, [r3, #0]
	serialHeadTX[port] = t;
 801718c:	79fb      	ldrb	r3, [r7, #7]
 801718e:	4904      	ldr	r1, [pc, #16]	; (80171a0 <SerialSerialize+0x4c>)
 8017190:	7bfa      	ldrb	r2, [r7, #15]
 8017192:	54ca      	strb	r2, [r1, r3]
}
 8017194:	bf00      	nop
 8017196:	3714      	adds	r7, #20
 8017198:	46bd      	mov	sp, r7
 801719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801719e:	4770      	bx	lr
 80171a0:	2000ce90 	.word	0x2000ce90
 80171a4:	2000ce98 	.word	0x2000ce98

080171a8 <UartSendData>:

void UartSendData(uint8_t port)
{
 80171a8:	b590      	push	{r4, r7, lr}
 80171aa:	b085      	sub	sp, #20
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	4603      	mov	r3, r0
 80171b0:	71fb      	strb	r3, [r7, #7]
	uint8_t t = serialTailTX[port];
 80171b2:	79fb      	ldrb	r3, [r7, #7]
 80171b4:	4a36      	ldr	r2, [pc, #216]	; (8017290 <UartSendData+0xe8>)
 80171b6:	5cd3      	ldrb	r3, [r2, r3]
 80171b8:	73fb      	strb	r3, [r7, #15]
	switch(port){
 80171ba:	79fb      	ldrb	r3, [r7, #7]
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d01b      	beq.n	80171f8 <UartSendData+0x50>
 80171c0:	2b01      	cmp	r3, #1
 80171c2:	d049      	beq.n	8017258 <UartSendData+0xb0>
			serialTailTX[port] = t;
			uartWriteIT(_DEF_UART2, serialBufTx_1, serialHead_1);
			serialHead_1 = 0;
			break;
	}
}
 80171c4:	e05f      	b.n	8017286 <UartSendData+0xde>
				if (++t >= TX_BUFFER_SIZE) t = 0;
 80171c6:	7bfb      	ldrb	r3, [r7, #15]
 80171c8:	3301      	adds	r3, #1
 80171ca:	73fb      	strb	r3, [r7, #15]
 80171cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	da01      	bge.n	80171d8 <UartSendData+0x30>
 80171d4:	2300      	movs	r3, #0
 80171d6:	73fb      	strb	r3, [r7, #15]
				serialBufTx_0[serialHead_0++] = serialBufferTX[t][port];
 80171d8:	7bf9      	ldrb	r1, [r7, #15]
 80171da:	79fa      	ldrb	r2, [r7, #7]
 80171dc:	4b2d      	ldr	r3, [pc, #180]	; (8017294 <UartSendData+0xec>)
 80171de:	781b      	ldrb	r3, [r3, #0]
 80171e0:	b2db      	uxtb	r3, r3
 80171e2:	1c58      	adds	r0, r3, #1
 80171e4:	b2c4      	uxtb	r4, r0
 80171e6:	482b      	ldr	r0, [pc, #172]	; (8017294 <UartSendData+0xec>)
 80171e8:	7004      	strb	r4, [r0, #0]
 80171ea:	4618      	mov	r0, r3
 80171ec:	4b2a      	ldr	r3, [pc, #168]	; (8017298 <UartSendData+0xf0>)
 80171ee:	440b      	add	r3, r1
 80171f0:	4413      	add	r3, r2
 80171f2:	781a      	ldrb	r2, [r3, #0]
 80171f4:	4b29      	ldr	r3, [pc, #164]	; (801729c <UartSendData+0xf4>)
 80171f6:	541a      	strb	r2, [r3, r0]
			while (serialHeadTX[port] != t)
 80171f8:	79fb      	ldrb	r3, [r7, #7]
 80171fa:	4a29      	ldr	r2, [pc, #164]	; (80172a0 <UartSendData+0xf8>)
 80171fc:	5cd3      	ldrb	r3, [r2, r3]
 80171fe:	b2db      	uxtb	r3, r3
 8017200:	7bfa      	ldrb	r2, [r7, #15]
 8017202:	429a      	cmp	r2, r3
 8017204:	d1df      	bne.n	80171c6 <UartSendData+0x1e>
			serialTailTX[port] = t;
 8017206:	79fb      	ldrb	r3, [r7, #7]
 8017208:	4921      	ldr	r1, [pc, #132]	; (8017290 <UartSendData+0xe8>)
 801720a:	7bfa      	ldrb	r2, [r7, #15]
 801720c:	54ca      	strb	r2, [r1, r3]
			uartWriteIT(_DEF_UART1, serialBufTx_0, serialHead_0);
 801720e:	4b21      	ldr	r3, [pc, #132]	; (8017294 <UartSendData+0xec>)
 8017210:	781b      	ldrb	r3, [r3, #0]
 8017212:	b2db      	uxtb	r3, r3
 8017214:	461a      	mov	r2, r3
 8017216:	4921      	ldr	r1, [pc, #132]	; (801729c <UartSendData+0xf4>)
 8017218:	2000      	movs	r0, #0
 801721a:	f000 fa17 	bl	801764c <uartWriteIT>
			serialHead_0 = 0;
 801721e:	4b1d      	ldr	r3, [pc, #116]	; (8017294 <UartSendData+0xec>)
 8017220:	2200      	movs	r2, #0
 8017222:	701a      	strb	r2, [r3, #0]
			break;
 8017224:	e02f      	b.n	8017286 <UartSendData+0xde>
				if (++t >= TX_BUFFER_SIZE) t = 0;
 8017226:	7bfb      	ldrb	r3, [r7, #15]
 8017228:	3301      	adds	r3, #1
 801722a:	73fb      	strb	r3, [r7, #15]
 801722c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017230:	2b00      	cmp	r3, #0
 8017232:	da01      	bge.n	8017238 <UartSendData+0x90>
 8017234:	2300      	movs	r3, #0
 8017236:	73fb      	strb	r3, [r7, #15]
				serialBufTx_1[serialHead_1++] = serialBufferTX[t][port];
 8017238:	7bf9      	ldrb	r1, [r7, #15]
 801723a:	79fa      	ldrb	r2, [r7, #7]
 801723c:	4b19      	ldr	r3, [pc, #100]	; (80172a4 <UartSendData+0xfc>)
 801723e:	781b      	ldrb	r3, [r3, #0]
 8017240:	b2db      	uxtb	r3, r3
 8017242:	1c58      	adds	r0, r3, #1
 8017244:	b2c4      	uxtb	r4, r0
 8017246:	4817      	ldr	r0, [pc, #92]	; (80172a4 <UartSendData+0xfc>)
 8017248:	7004      	strb	r4, [r0, #0]
 801724a:	4618      	mov	r0, r3
 801724c:	4b12      	ldr	r3, [pc, #72]	; (8017298 <UartSendData+0xf0>)
 801724e:	440b      	add	r3, r1
 8017250:	4413      	add	r3, r2
 8017252:	781a      	ldrb	r2, [r3, #0]
 8017254:	4b14      	ldr	r3, [pc, #80]	; (80172a8 <UartSendData+0x100>)
 8017256:	541a      	strb	r2, [r3, r0]
			while (serialHeadTX[port] != t)
 8017258:	79fb      	ldrb	r3, [r7, #7]
 801725a:	4a11      	ldr	r2, [pc, #68]	; (80172a0 <UartSendData+0xf8>)
 801725c:	5cd3      	ldrb	r3, [r2, r3]
 801725e:	b2db      	uxtb	r3, r3
 8017260:	7bfa      	ldrb	r2, [r7, #15]
 8017262:	429a      	cmp	r2, r3
 8017264:	d1df      	bne.n	8017226 <UartSendData+0x7e>
			serialTailTX[port] = t;
 8017266:	79fb      	ldrb	r3, [r7, #7]
 8017268:	4909      	ldr	r1, [pc, #36]	; (8017290 <UartSendData+0xe8>)
 801726a:	7bfa      	ldrb	r2, [r7, #15]
 801726c:	54ca      	strb	r2, [r1, r3]
			uartWriteIT(_DEF_UART2, serialBufTx_1, serialHead_1);
 801726e:	4b0d      	ldr	r3, [pc, #52]	; (80172a4 <UartSendData+0xfc>)
 8017270:	781b      	ldrb	r3, [r3, #0]
 8017272:	b2db      	uxtb	r3, r3
 8017274:	461a      	mov	r2, r3
 8017276:	490c      	ldr	r1, [pc, #48]	; (80172a8 <UartSendData+0x100>)
 8017278:	2001      	movs	r0, #1
 801727a:	f000 f9e7 	bl	801764c <uartWriteIT>
			serialHead_1 = 0;
 801727e:	4b09      	ldr	r3, [pc, #36]	; (80172a4 <UartSendData+0xfc>)
 8017280:	2200      	movs	r2, #0
 8017282:	701a      	strb	r2, [r3, #0]
			break;
 8017284:	bf00      	nop
}
 8017286:	bf00      	nop
 8017288:	3714      	adds	r7, #20
 801728a:	46bd      	mov	sp, r7
 801728c:	bd90      	pop	{r4, r7, pc}
 801728e:	bf00      	nop
 8017290:	2000ce94 	.word	0x2000ce94
 8017294:	2000d018 	.word	0x2000d018
 8017298:	2000ce98 	.word	0x2000ce98
 801729c:	2000cf18 	.word	0x2000cf18
 80172a0:	2000ce90 	.word	0x2000ce90
 80172a4:	2000d019 	.word	0x2000d019
 80172a8:	2000cf98 	.word	0x2000cf98

080172ac <uartInit>:
#endif



bool uartInit(void)
{
 80172ac:	b480      	push	{r7}
 80172ae:	b083      	sub	sp, #12
 80172b0:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80172b2:	2300      	movs	r3, #0
 80172b4:	607b      	str	r3, [r7, #4]
 80172b6:	e007      	b.n	80172c8 <uartInit+0x1c>
  {
    is_open[i] = false;
 80172b8:	4a08      	ldr	r2, [pc, #32]	; (80172dc <uartInit+0x30>)
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	4413      	add	r3, r2
 80172be:	2200      	movs	r2, #0
 80172c0:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	3301      	adds	r3, #1
 80172c6:	607b      	str	r3, [r7, #4]
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	ddf4      	ble.n	80172b8 <uartInit+0xc>
  }


  return true;
 80172ce:	2301      	movs	r3, #1
}
 80172d0:	4618      	mov	r0, r3
 80172d2:	370c      	adds	r7, #12
 80172d4:	46bd      	mov	sp, r7
 80172d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172da:	4770      	bx	lr
 80172dc:	2000d128 	.word	0x2000d128

080172e0 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80172e0:	b580      	push	{r7, lr}
 80172e2:	b086      	sub	sp, #24
 80172e4:	af00      	add	r7, sp, #0
 80172e6:	4603      	mov	r3, r0
 80172e8:	6039      	str	r1, [r7, #0]
 80172ea:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80172ec:	2300      	movs	r3, #0
 80172ee:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 80172f0:	79fb      	ldrb	r3, [r7, #7]
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d002      	beq.n	80172fc <uartOpen+0x1c>
 80172f6:	2b01      	cmp	r3, #1
 80172f8:	d078      	beq.n	80173ec <uartOpen+0x10c>
 80172fa:	e0ef      	b.n	80174dc <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 80172fc:	4b7a      	ldr	r3, [pc, #488]	; (80174e8 <uartOpen+0x208>)
 80172fe:	4a7b      	ldr	r2, [pc, #492]	; (80174ec <uartOpen+0x20c>)
 8017300:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 8017302:	4a79      	ldr	r2, [pc, #484]	; (80174e8 <uartOpen+0x208>)
 8017304:	683b      	ldr	r3, [r7, #0]
 8017306:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8017308:	4b77      	ldr	r3, [pc, #476]	; (80174e8 <uartOpen+0x208>)
 801730a:	2200      	movs	r2, #0
 801730c:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 801730e:	4b76      	ldr	r3, [pc, #472]	; (80174e8 <uartOpen+0x208>)
 8017310:	2200      	movs	r2, #0
 8017312:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 8017314:	4b74      	ldr	r3, [pc, #464]	; (80174e8 <uartOpen+0x208>)
 8017316:	2200      	movs	r2, #0
 8017318:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 801731a:	4b73      	ldr	r3, [pc, #460]	; (80174e8 <uartOpen+0x208>)
 801731c:	220c      	movs	r2, #12
 801731e:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8017320:	4b71      	ldr	r3, [pc, #452]	; (80174e8 <uartOpen+0x208>)
 8017322:	2200      	movs	r2, #0
 8017324:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 8017326:	4b70      	ldr	r3, [pc, #448]	; (80174e8 <uartOpen+0x208>)
 8017328:	2200      	movs	r2, #0
 801732a:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 801732c:	486e      	ldr	r0, [pc, #440]	; (80174e8 <uartOpen+0x208>)
 801732e:	f00a ffe6 	bl	80222fe <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8017332:	79fb      	ldrb	r3, [r7, #7]
 8017334:	011b      	lsls	r3, r3, #4
 8017336:	4a6e      	ldr	r2, [pc, #440]	; (80174f0 <uartOpen+0x210>)
 8017338:	4413      	add	r3, r2
 801733a:	f44f 7280 	mov.w	r2, #256	; 0x100
 801733e:	496d      	ldr	r1, [pc, #436]	; (80174f4 <uartOpen+0x214>)
 8017340:	4618      	mov	r0, r3
 8017342:	f7fa fdf0 	bl	8011f26 <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8017346:	2300      	movs	r3, #0
 8017348:	613b      	str	r3, [r7, #16]
 801734a:	4b6b      	ldr	r3, [pc, #428]	; (80174f8 <uartOpen+0x218>)
 801734c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801734e:	4a6a      	ldr	r2, [pc, #424]	; (80174f8 <uartOpen+0x218>)
 8017350:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8017354:	6313      	str	r3, [r2, #48]	; 0x30
 8017356:	4b68      	ldr	r3, [pc, #416]	; (80174f8 <uartOpen+0x218>)
 8017358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801735a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801735e:	613b      	str	r3, [r7, #16]
 8017360:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 8017362:	2200      	movs	r2, #0
 8017364:	2104      	movs	r1, #4
 8017366:	203a      	movs	r0, #58	; 0x3a
 8017368:	f006 f8e1 	bl	801d52e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 801736c:	203a      	movs	r0, #58	; 0x3a
 801736e:	f006 f8fa 	bl	801d566 <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 8017372:	2200      	movs	r2, #0
 8017374:	2104      	movs	r1, #4
 8017376:	2046      	movs	r0, #70	; 0x46
 8017378:	f006 f8d9 	bl	801d52e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 801737c:	2046      	movs	r0, #70	; 0x46
 801737e:	f006 f8f2 	bl	801d566 <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 8017382:	4859      	ldr	r0, [pc, #356]	; (80174e8 <uartOpen+0x208>)
 8017384:	f00a ff6e 	bl	8022264 <HAL_UART_Init>
 8017388:	4603      	mov	r3, r0
 801738a:	2b00      	cmp	r3, #0
 801738c:	d002      	beq.n	8017394 <uartOpen+0xb4>
        {
          ret = false;
 801738e:	2300      	movs	r3, #0
 8017390:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 8017392:	e0a3      	b.n	80174dc <uartOpen+0x1fc>
          ret = true;
 8017394:	2301      	movs	r3, #1
 8017396:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 8017398:	79fb      	ldrb	r3, [r7, #7]
 801739a:	4a58      	ldr	r2, [pc, #352]	; (80174fc <uartOpen+0x21c>)
 801739c:	2101      	movs	r1, #1
 801739e:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80173a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80173a4:	4953      	ldr	r1, [pc, #332]	; (80174f4 <uartOpen+0x214>)
 80173a6:	4850      	ldr	r0, [pc, #320]	; (80174e8 <uartOpen+0x208>)
 80173a8:	f00b f8b4 	bl	8022514 <HAL_UART_Receive_DMA>
 80173ac:	4603      	mov	r3, r0
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d001      	beq.n	80173b6 <uartOpen+0xd6>
            ret = false;
 80173b2:	2300      	movs	r3, #0
 80173b4:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80173b6:	79fb      	ldrb	r3, [r7, #7]
 80173b8:	4a4d      	ldr	r2, [pc, #308]	; (80174f0 <uartOpen+0x210>)
 80173ba:	011b      	lsls	r3, r3, #4
 80173bc:	4413      	add	r3, r2
 80173be:	3308      	adds	r3, #8
 80173c0:	6819      	ldr	r1, [r3, #0]
 80173c2:	4b4f      	ldr	r3, [pc, #316]	; (8017500 <uartOpen+0x220>)
 80173c4:	681b      	ldr	r3, [r3, #0]
 80173c6:	685a      	ldr	r2, [r3, #4]
 80173c8:	79fb      	ldrb	r3, [r7, #7]
 80173ca:	1a8a      	subs	r2, r1, r2
 80173cc:	4948      	ldr	r1, [pc, #288]	; (80174f0 <uartOpen+0x210>)
 80173ce:	011b      	lsls	r3, r3, #4
 80173d0:	440b      	add	r3, r1
 80173d2:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 80173d4:	79fa      	ldrb	r2, [r7, #7]
 80173d6:	79fb      	ldrb	r3, [r7, #7]
 80173d8:	4945      	ldr	r1, [pc, #276]	; (80174f0 <uartOpen+0x210>)
 80173da:	0112      	lsls	r2, r2, #4
 80173dc:	440a      	add	r2, r1
 80173de:	6812      	ldr	r2, [r2, #0]
 80173e0:	4943      	ldr	r1, [pc, #268]	; (80174f0 <uartOpen+0x210>)
 80173e2:	011b      	lsls	r3, r3, #4
 80173e4:	440b      	add	r3, r1
 80173e6:	3304      	adds	r3, #4
 80173e8:	601a      	str	r2, [r3, #0]
      break;
 80173ea:	e077      	b.n	80174dc <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 80173ec:	4b3e      	ldr	r3, [pc, #248]	; (80174e8 <uartOpen+0x208>)
 80173ee:	4a3f      	ldr	r2, [pc, #252]	; (80174ec <uartOpen+0x20c>)
 80173f0:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 80173f2:	4a3d      	ldr	r2, [pc, #244]	; (80174e8 <uartOpen+0x208>)
 80173f4:	683b      	ldr	r3, [r7, #0]
 80173f6:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80173f8:	4b3b      	ldr	r3, [pc, #236]	; (80174e8 <uartOpen+0x208>)
 80173fa:	2200      	movs	r2, #0
 80173fc:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 80173fe:	4b3a      	ldr	r3, [pc, #232]	; (80174e8 <uartOpen+0x208>)
 8017400:	2200      	movs	r2, #0
 8017402:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8017404:	4b38      	ldr	r3, [pc, #224]	; (80174e8 <uartOpen+0x208>)
 8017406:	2200      	movs	r2, #0
 8017408:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 801740a:	4b37      	ldr	r3, [pc, #220]	; (80174e8 <uartOpen+0x208>)
 801740c:	220c      	movs	r2, #12
 801740e:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8017410:	4b35      	ldr	r3, [pc, #212]	; (80174e8 <uartOpen+0x208>)
 8017412:	2200      	movs	r2, #0
 8017414:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8017416:	4b34      	ldr	r3, [pc, #208]	; (80174e8 <uartOpen+0x208>)
 8017418:	2200      	movs	r2, #0
 801741a:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 801741c:	4832      	ldr	r0, [pc, #200]	; (80174e8 <uartOpen+0x208>)
 801741e:	f00a ff6e 	bl	80222fe <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8017422:	79fb      	ldrb	r3, [r7, #7]
 8017424:	011b      	lsls	r3, r3, #4
 8017426:	4a32      	ldr	r2, [pc, #200]	; (80174f0 <uartOpen+0x210>)
 8017428:	4413      	add	r3, r2
 801742a:	f44f 7280 	mov.w	r2, #256	; 0x100
 801742e:	4931      	ldr	r1, [pc, #196]	; (80174f4 <uartOpen+0x214>)
 8017430:	4618      	mov	r0, r3
 8017432:	f7fa fd78 	bl	8011f26 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 8017436:	2300      	movs	r3, #0
 8017438:	60fb      	str	r3, [r7, #12]
 801743a:	4b2f      	ldr	r3, [pc, #188]	; (80174f8 <uartOpen+0x218>)
 801743c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801743e:	4a2e      	ldr	r2, [pc, #184]	; (80174f8 <uartOpen+0x218>)
 8017440:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8017444:	6313      	str	r3, [r2, #48]	; 0x30
 8017446:	4b2c      	ldr	r3, [pc, #176]	; (80174f8 <uartOpen+0x218>)
 8017448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801744a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801744e:	60fb      	str	r3, [r7, #12]
 8017450:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 8017452:	2200      	movs	r2, #0
 8017454:	2104      	movs	r1, #4
 8017456:	203a      	movs	r0, #58	; 0x3a
 8017458:	f006 f869 	bl	801d52e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 801745c:	203a      	movs	r0, #58	; 0x3a
 801745e:	f006 f882 	bl	801d566 <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 8017462:	2200      	movs	r2, #0
 8017464:	2104      	movs	r1, #4
 8017466:	2046      	movs	r0, #70	; 0x46
 8017468:	f006 f861 	bl	801d52e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 801746c:	2046      	movs	r0, #70	; 0x46
 801746e:	f006 f87a 	bl	801d566 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8017472:	481d      	ldr	r0, [pc, #116]	; (80174e8 <uartOpen+0x208>)
 8017474:	f00a fef6 	bl	8022264 <HAL_UART_Init>
 8017478:	4603      	mov	r3, r0
 801747a:	2b00      	cmp	r3, #0
 801747c:	d002      	beq.n	8017484 <uartOpen+0x1a4>
      {
        ret = false;
 801747e:	2300      	movs	r3, #0
 8017480:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 8017482:	e02a      	b.n	80174da <uartOpen+0x1fa>
        ret = true;
 8017484:	2301      	movs	r3, #1
 8017486:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8017488:	79fb      	ldrb	r3, [r7, #7]
 801748a:	4a1c      	ldr	r2, [pc, #112]	; (80174fc <uartOpen+0x21c>)
 801748c:	2101      	movs	r1, #1
 801748e:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8017490:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017494:	4917      	ldr	r1, [pc, #92]	; (80174f4 <uartOpen+0x214>)
 8017496:	4814      	ldr	r0, [pc, #80]	; (80174e8 <uartOpen+0x208>)
 8017498:	f00b f83c 	bl	8022514 <HAL_UART_Receive_DMA>
 801749c:	4603      	mov	r3, r0
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d001      	beq.n	80174a6 <uartOpen+0x1c6>
          ret = false;
 80174a2:	2300      	movs	r3, #0
 80174a4:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80174a6:	79fb      	ldrb	r3, [r7, #7]
 80174a8:	4a11      	ldr	r2, [pc, #68]	; (80174f0 <uartOpen+0x210>)
 80174aa:	011b      	lsls	r3, r3, #4
 80174ac:	4413      	add	r3, r2
 80174ae:	3308      	adds	r3, #8
 80174b0:	6819      	ldr	r1, [r3, #0]
 80174b2:	4b13      	ldr	r3, [pc, #76]	; (8017500 <uartOpen+0x220>)
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	685a      	ldr	r2, [r3, #4]
 80174b8:	79fb      	ldrb	r3, [r7, #7]
 80174ba:	1a8a      	subs	r2, r1, r2
 80174bc:	490c      	ldr	r1, [pc, #48]	; (80174f0 <uartOpen+0x210>)
 80174be:	011b      	lsls	r3, r3, #4
 80174c0:	440b      	add	r3, r1
 80174c2:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 80174c4:	79fa      	ldrb	r2, [r7, #7]
 80174c6:	79fb      	ldrb	r3, [r7, #7]
 80174c8:	4909      	ldr	r1, [pc, #36]	; (80174f0 <uartOpen+0x210>)
 80174ca:	0112      	lsls	r2, r2, #4
 80174cc:	440a      	add	r2, r1
 80174ce:	6812      	ldr	r2, [r2, #0]
 80174d0:	4907      	ldr	r1, [pc, #28]	; (80174f0 <uartOpen+0x210>)
 80174d2:	011b      	lsls	r3, r3, #4
 80174d4:	440b      	add	r3, r1
 80174d6:	3304      	adds	r3, #4
 80174d8:	601a      	str	r2, [r3, #0]
      break;
 80174da:	bf00      	nop
  }

  return ret;
 80174dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80174de:	4618      	mov	r0, r3
 80174e0:	3718      	adds	r7, #24
 80174e2:	46bd      	mov	sp, r7
 80174e4:	bd80      	pop	{r7, pc}
 80174e6:	bf00      	nop
 80174e8:	2000d23c 	.word	0x2000d23c
 80174ec:	40011000 	.word	0x40011000
 80174f0:	2000d12c 	.word	0x2000d12c
 80174f4:	2000d13c 	.word	0x2000d13c
 80174f8:	40023800 	.word	0x40023800
 80174fc:	2000d128 	.word	0x2000d128
 8017500:	2000d2dc 	.word	0x2000d2dc

08017504 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b084      	sub	sp, #16
 8017508:	af00      	add	r7, sp, #0
 801750a:	4603      	mov	r3, r0
 801750c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 801750e:	2300      	movs	r3, #0
 8017510:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8017512:	79fb      	ldrb	r3, [r7, #7]
 8017514:	2b00      	cmp	r3, #0
 8017516:	d002      	beq.n	801751e <uartAvailable+0x1a>
 8017518:	2b01      	cmp	r3, #1
 801751a:	d018      	beq.n	801754e <uartAvailable+0x4a>
 801751c:	e02f      	b.n	801757e <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 801751e:	79fb      	ldrb	r3, [r7, #7]
 8017520:	4a19      	ldr	r2, [pc, #100]	; (8017588 <uartAvailable+0x84>)
 8017522:	011b      	lsls	r3, r3, #4
 8017524:	4413      	add	r3, r2
 8017526:	3308      	adds	r3, #8
 8017528:	6819      	ldr	r1, [r3, #0]
 801752a:	4b18      	ldr	r3, [pc, #96]	; (801758c <uartAvailable+0x88>)
 801752c:	681b      	ldr	r3, [r3, #0]
 801752e:	685a      	ldr	r2, [r3, #4]
 8017530:	79fb      	ldrb	r3, [r7, #7]
 8017532:	1a8a      	subs	r2, r1, r2
 8017534:	4914      	ldr	r1, [pc, #80]	; (8017588 <uartAvailable+0x84>)
 8017536:	011b      	lsls	r3, r3, #4
 8017538:	440b      	add	r3, r1
 801753a:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 801753c:	79fb      	ldrb	r3, [r7, #7]
 801753e:	011b      	lsls	r3, r3, #4
 8017540:	4a11      	ldr	r2, [pc, #68]	; (8017588 <uartAvailable+0x84>)
 8017542:	4413      	add	r3, r2
 8017544:	4618      	mov	r0, r3
 8017546:	f7fa fd46 	bl	8011fd6 <qbufferAvailable>
 801754a:	60f8      	str	r0, [r7, #12]
      break;
 801754c:	e017      	b.n	801757e <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 801754e:	79fb      	ldrb	r3, [r7, #7]
 8017550:	4a0d      	ldr	r2, [pc, #52]	; (8017588 <uartAvailable+0x84>)
 8017552:	011b      	lsls	r3, r3, #4
 8017554:	4413      	add	r3, r2
 8017556:	3308      	adds	r3, #8
 8017558:	6819      	ldr	r1, [r3, #0]
 801755a:	4b0c      	ldr	r3, [pc, #48]	; (801758c <uartAvailable+0x88>)
 801755c:	681b      	ldr	r3, [r3, #0]
 801755e:	685a      	ldr	r2, [r3, #4]
 8017560:	79fb      	ldrb	r3, [r7, #7]
 8017562:	1a8a      	subs	r2, r1, r2
 8017564:	4908      	ldr	r1, [pc, #32]	; (8017588 <uartAvailable+0x84>)
 8017566:	011b      	lsls	r3, r3, #4
 8017568:	440b      	add	r3, r1
 801756a:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 801756c:	79fb      	ldrb	r3, [r7, #7]
 801756e:	011b      	lsls	r3, r3, #4
 8017570:	4a05      	ldr	r2, [pc, #20]	; (8017588 <uartAvailable+0x84>)
 8017572:	4413      	add	r3, r2
 8017574:	4618      	mov	r0, r3
 8017576:	f7fa fd2e 	bl	8011fd6 <qbufferAvailable>
 801757a:	60f8      	str	r0, [r7, #12]
      break;
 801757c:	bf00      	nop
  }

  return ret;
 801757e:	68fb      	ldr	r3, [r7, #12]
}
 8017580:	4618      	mov	r0, r3
 8017582:	3710      	adds	r7, #16
 8017584:	46bd      	mov	sp, r7
 8017586:	bd80      	pop	{r7, pc}
 8017588:	2000d12c 	.word	0x2000d12c
 801758c:	2000d2dc 	.word	0x2000d2dc

08017590 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8017590:	b580      	push	{r7, lr}
 8017592:	b084      	sub	sp, #16
 8017594:	af00      	add	r7, sp, #0
 8017596:	4603      	mov	r3, r0
 8017598:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 801759a:	2300      	movs	r3, #0
 801759c:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 801759e:	79fb      	ldrb	r3, [r7, #7]
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d002      	beq.n	80175aa <uartRead+0x1a>
 80175a4:	2b01      	cmp	r3, #1
 80175a6:	d008      	beq.n	80175ba <uartRead+0x2a>
 80175a8:	e00f      	b.n	80175ca <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 80175aa:	f107 030f 	add.w	r3, r7, #15
 80175ae:	2201      	movs	r2, #1
 80175b0:	4619      	mov	r1, r3
 80175b2:	4808      	ldr	r0, [pc, #32]	; (80175d4 <uartRead+0x44>)
 80175b4:	f7fa fcd2 	bl	8011f5c <qbufferRead>
      break;
 80175b8:	e007      	b.n	80175ca <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80175ba:	f107 030f 	add.w	r3, r7, #15
 80175be:	2201      	movs	r2, #1
 80175c0:	4619      	mov	r1, r3
 80175c2:	4805      	ldr	r0, [pc, #20]	; (80175d8 <uartRead+0x48>)
 80175c4:	f7fa fcca 	bl	8011f5c <qbufferRead>
      break;
 80175c8:	bf00      	nop
  }

  return ret;
 80175ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80175cc:	4618      	mov	r0, r3
 80175ce:	3710      	adds	r7, #16
 80175d0:	46bd      	mov	sp, r7
 80175d2:	bd80      	pop	{r7, pc}
 80175d4:	2000d12c 	.word	0x2000d12c
 80175d8:	2000d13c 	.word	0x2000d13c

080175dc <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80175dc:	b580      	push	{r7, lr}
 80175de:	b086      	sub	sp, #24
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	4603      	mov	r3, r0
 80175e4:	60b9      	str	r1, [r7, #8]
 80175e6:	607a      	str	r2, [r7, #4]
 80175e8:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80175ea:	2300      	movs	r3, #0
 80175ec:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 80175ee:	7bfb      	ldrb	r3, [r7, #15]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d002      	beq.n	80175fa <uartWrite+0x1e>
 80175f4:	2b01      	cmp	r3, #1
 80175f6:	d00f      	beq.n	8017618 <uartWrite+0x3c>
 80175f8:	e020      	b.n	801763c <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	b29a      	uxth	r2, r3
 80175fe:	2364      	movs	r3, #100	; 0x64
 8017600:	68b9      	ldr	r1, [r7, #8]
 8017602:	4811      	ldr	r0, [pc, #68]	; (8017648 <uartWrite+0x6c>)
 8017604:	f00a fea7 	bl	8022356 <HAL_UART_Transmit>
 8017608:	4603      	mov	r3, r0
 801760a:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 801760c:	7cfb      	ldrb	r3, [r7, #19]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d111      	bne.n	8017636 <uartWrite+0x5a>
        {
          ret = length;
 8017612:	687b      	ldr	r3, [r7, #4]
 8017614:	617b      	str	r3, [r7, #20]
        }
      break;
 8017616:	e00e      	b.n	8017636 <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	b29a      	uxth	r2, r3
 801761c:	2364      	movs	r3, #100	; 0x64
 801761e:	68b9      	ldr	r1, [r7, #8]
 8017620:	4809      	ldr	r0, [pc, #36]	; (8017648 <uartWrite+0x6c>)
 8017622:	f00a fe98 	bl	8022356 <HAL_UART_Transmit>
 8017626:	4603      	mov	r3, r0
 8017628:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 801762a:	7cfb      	ldrb	r3, [r7, #19]
 801762c:	2b00      	cmp	r3, #0
 801762e:	d104      	bne.n	801763a <uartWrite+0x5e>
      {
        ret = length;
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	617b      	str	r3, [r7, #20]
      }
      break;
 8017634:	e001      	b.n	801763a <uartWrite+0x5e>
      break;
 8017636:	bf00      	nop
 8017638:	e000      	b.n	801763c <uartWrite+0x60>
      break;
 801763a:	bf00      	nop
  }

  return ret;
 801763c:	697b      	ldr	r3, [r7, #20]
}
 801763e:	4618      	mov	r0, r3
 8017640:	3718      	adds	r7, #24
 8017642:	46bd      	mov	sp, r7
 8017644:	bd80      	pop	{r7, pc}
 8017646:	bf00      	nop
 8017648:	2000d23c 	.word	0x2000d23c

0801764c <uartWriteIT>:

uint32_t uartWriteIT(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 801764c:	b580      	push	{r7, lr}
 801764e:	b086      	sub	sp, #24
 8017650:	af00      	add	r7, sp, #0
 8017652:	4603      	mov	r3, r0
 8017654:	60b9      	str	r1, [r7, #8]
 8017656:	607a      	str	r2, [r7, #4]
 8017658:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 801765a:	2300      	movs	r3, #0
 801765c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  switch(ch)
 801765e:	7bfb      	ldrb	r3, [r7, #15]
 8017660:	2b00      	cmp	r3, #0
 8017662:	d001      	beq.n	8017668 <uartWriteIT+0x1c>
 8017664:	2b01      	cmp	r3, #1
//      status = HAL_UART_Transmit_IT(&huart2, p_data, length);
//      if (status == HAL_OK)
//      {
//        ret = length;
//      }
      break;
 8017666:	e00e      	b.n	8017686 <uartWriteIT+0x3a>
      status = HAL_UART_Transmit_IT(&huart1, p_data, length);
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	b29b      	uxth	r3, r3
 801766c:	461a      	mov	r2, r3
 801766e:	68b9      	ldr	r1, [r7, #8]
 8017670:	4807      	ldr	r0, [pc, #28]	; (8017690 <uartWriteIT+0x44>)
 8017672:	f00a ff09 	bl	8022488 <HAL_UART_Transmit_IT>
 8017676:	4603      	mov	r3, r0
 8017678:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 801767a:	7cfb      	ldrb	r3, [r7, #19]
 801767c:	2b00      	cmp	r3, #0
 801767e:	d101      	bne.n	8017684 <uartWriteIT+0x38>
        ret = length;
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	617b      	str	r3, [r7, #20]
      break;
 8017684:	bf00      	nop
  }

  return ret;
 8017686:	697b      	ldr	r3, [r7, #20]
}
 8017688:	4618      	mov	r0, r3
 801768a:	3718      	adds	r7, #24
 801768c:	46bd      	mov	sp, r7
 801768e:	bd80      	pop	{r7, pc}
 8017690:	2000d23c 	.word	0x2000d23c

08017694 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8017694:	b480      	push	{r7}
 8017696:	b083      	sub	sp, #12
 8017698:	af00      	add	r7, sp, #0
 801769a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 801769c:	bf00      	nop
 801769e:	370c      	adds	r7, #12
 80176a0:	46bd      	mov	sp, r7
 80176a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a6:	4770      	bx	lr

080176a8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80176a8:	b480      	push	{r7}
 80176aa:	b083      	sub	sp, #12
 80176ac:	af00      	add	r7, sp, #0
 80176ae:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 80176b0:	bf00      	nop
 80176b2:	370c      	adds	r7, #12
 80176b4:	46bd      	mov	sp, r7
 80176b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ba:	4770      	bx	lr

080176bc <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80176bc:	b580      	push	{r7, lr}
 80176be:	b08a      	sub	sp, #40	; 0x28
 80176c0:	af00      	add	r7, sp, #0
 80176c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80176c4:	f107 0314 	add.w	r3, r7, #20
 80176c8:	2200      	movs	r2, #0
 80176ca:	601a      	str	r2, [r3, #0]
 80176cc:	605a      	str	r2, [r3, #4]
 80176ce:	609a      	str	r2, [r3, #8]
 80176d0:	60da      	str	r2, [r3, #12]
 80176d2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	681b      	ldr	r3, [r3, #0]
 80176d8:	4a5b      	ldr	r2, [pc, #364]	; (8017848 <HAL_UART_MspInit+0x18c>)
 80176da:	4293      	cmp	r3, r2
 80176dc:	f040 80b0 	bne.w	8017840 <HAL_UART_MspInit+0x184>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 80176e0:	2300      	movs	r3, #0
 80176e2:	613b      	str	r3, [r7, #16]
 80176e4:	4b59      	ldr	r3, [pc, #356]	; (801784c <HAL_UART_MspInit+0x190>)
 80176e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80176e8:	4a58      	ldr	r2, [pc, #352]	; (801784c <HAL_UART_MspInit+0x190>)
 80176ea:	f043 0310 	orr.w	r3, r3, #16
 80176ee:	6453      	str	r3, [r2, #68]	; 0x44
 80176f0:	4b56      	ldr	r3, [pc, #344]	; (801784c <HAL_UART_MspInit+0x190>)
 80176f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80176f4:	f003 0310 	and.w	r3, r3, #16
 80176f8:	613b      	str	r3, [r7, #16]
 80176fa:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80176fc:	2300      	movs	r3, #0
 80176fe:	60fb      	str	r3, [r7, #12]
 8017700:	4b52      	ldr	r3, [pc, #328]	; (801784c <HAL_UART_MspInit+0x190>)
 8017702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017704:	4a51      	ldr	r2, [pc, #324]	; (801784c <HAL_UART_MspInit+0x190>)
 8017706:	f043 0301 	orr.w	r3, r3, #1
 801770a:	6313      	str	r3, [r2, #48]	; 0x30
 801770c:	4b4f      	ldr	r3, [pc, #316]	; (801784c <HAL_UART_MspInit+0x190>)
 801770e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017710:	f003 0301 	and.w	r3, r3, #1
 8017714:	60fb      	str	r3, [r7, #12]
 8017716:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8017718:	2300      	movs	r3, #0
 801771a:	60bb      	str	r3, [r7, #8]
 801771c:	4b4b      	ldr	r3, [pc, #300]	; (801784c <HAL_UART_MspInit+0x190>)
 801771e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017720:	4a4a      	ldr	r2, [pc, #296]	; (801784c <HAL_UART_MspInit+0x190>)
 8017722:	f043 0302 	orr.w	r3, r3, #2
 8017726:	6313      	str	r3, [r2, #48]	; 0x30
 8017728:	4b48      	ldr	r3, [pc, #288]	; (801784c <HAL_UART_MspInit+0x190>)
 801772a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801772c:	f003 0302 	and.w	r3, r3, #2
 8017730:	60bb      	str	r3, [r7, #8]
 8017732:	68bb      	ldr	r3, [r7, #8]
	    /**USART1 GPIO Configuration
	    PB6     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8017734:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017738:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801773a:	2302      	movs	r3, #2
 801773c:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801773e:	2300      	movs	r3, #0
 8017740:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017742:	2303      	movs	r3, #3
 8017744:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8017746:	2307      	movs	r3, #7
 8017748:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801774a:	f107 0314 	add.w	r3, r7, #20
 801774e:	4619      	mov	r1, r3
 8017750:	483f      	ldr	r0, [pc, #252]	; (8017850 <HAL_UART_MspInit+0x194>)
 8017752:	f006 fe15 	bl	801e380 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8017756:	2340      	movs	r3, #64	; 0x40
 8017758:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801775a:	2302      	movs	r3, #2
 801775c:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801775e:	2300      	movs	r3, #0
 8017760:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017762:	2303      	movs	r3, #3
 8017764:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8017766:	2307      	movs	r3, #7
 8017768:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801776a:	f107 0314 	add.w	r3, r7, #20
 801776e:	4619      	mov	r1, r3
 8017770:	4838      	ldr	r0, [pc, #224]	; (8017854 <HAL_UART_MspInit+0x198>)
 8017772:	f006 fe05 	bl	801e380 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 8017776:	4b38      	ldr	r3, [pc, #224]	; (8017858 <HAL_UART_MspInit+0x19c>)
 8017778:	4a38      	ldr	r2, [pc, #224]	; (801785c <HAL_UART_MspInit+0x1a0>)
 801777a:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 801777c:	4b36      	ldr	r3, [pc, #216]	; (8017858 <HAL_UART_MspInit+0x19c>)
 801777e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8017782:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8017784:	4b34      	ldr	r3, [pc, #208]	; (8017858 <HAL_UART_MspInit+0x19c>)
 8017786:	2240      	movs	r2, #64	; 0x40
 8017788:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 801778a:	4b33      	ldr	r3, [pc, #204]	; (8017858 <HAL_UART_MspInit+0x19c>)
 801778c:	2200      	movs	r2, #0
 801778e:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8017790:	4b31      	ldr	r3, [pc, #196]	; (8017858 <HAL_UART_MspInit+0x19c>)
 8017792:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8017796:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8017798:	4b2f      	ldr	r3, [pc, #188]	; (8017858 <HAL_UART_MspInit+0x19c>)
 801779a:	2200      	movs	r2, #0
 801779c:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801779e:	4b2e      	ldr	r3, [pc, #184]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177a0:	2200      	movs	r2, #0
 80177a2:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80177a4:	4b2c      	ldr	r3, [pc, #176]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177a6:	2200      	movs	r2, #0
 80177a8:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80177aa:	4b2b      	ldr	r3, [pc, #172]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177ac:	2200      	movs	r2, #0
 80177ae:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80177b0:	4b29      	ldr	r3, [pc, #164]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177b2:	2200      	movs	r2, #0
 80177b4:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80177b6:	4828      	ldr	r0, [pc, #160]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177b8:	f005 fefe 	bl	801d5b8 <HAL_DMA_Init>
 80177bc:	4603      	mov	r3, r0
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d001      	beq.n	80177c6 <HAL_UART_MspInit+0x10a>
	    {
	      Error_Handler();
 80177c2:	f7fa f9e5 	bl	8011b90 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	4a23      	ldr	r2, [pc, #140]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177ca:	631a      	str	r2, [r3, #48]	; 0x30
 80177cc:	4a22      	ldr	r2, [pc, #136]	; (8017858 <HAL_UART_MspInit+0x19c>)
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 80177d2:	4b23      	ldr	r3, [pc, #140]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177d4:	4a23      	ldr	r2, [pc, #140]	; (8017864 <HAL_UART_MspInit+0x1a8>)
 80177d6:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80177d8:	4b21      	ldr	r3, [pc, #132]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80177de:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80177e0:	4b1f      	ldr	r3, [pc, #124]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177e2:	2200      	movs	r2, #0
 80177e4:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80177e6:	4b1e      	ldr	r3, [pc, #120]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177e8:	2200      	movs	r2, #0
 80177ea:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80177ec:	4b1c      	ldr	r3, [pc, #112]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80177f2:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80177f4:	4b1a      	ldr	r3, [pc, #104]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177f6:	2200      	movs	r2, #0
 80177f8:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80177fa:	4b19      	ldr	r3, [pc, #100]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 80177fc:	2200      	movs	r2, #0
 80177fe:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8017800:	4b17      	ldr	r3, [pc, #92]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 8017802:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017806:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8017808:	4b15      	ldr	r3, [pc, #84]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 801780a:	2200      	movs	r2, #0
 801780c:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801780e:	4b14      	ldr	r3, [pc, #80]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 8017810:	2200      	movs	r2, #0
 8017812:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8017814:	4812      	ldr	r0, [pc, #72]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 8017816:	f005 fecf 	bl	801d5b8 <HAL_DMA_Init>
 801781a:	4603      	mov	r3, r0
 801781c:	2b00      	cmp	r3, #0
 801781e:	d001      	beq.n	8017824 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 8017820:	f7fa f9b6 	bl	8011b90 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	4a0e      	ldr	r2, [pc, #56]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 8017828:	635a      	str	r2, [r3, #52]	; 0x34
 801782a:	4a0d      	ldr	r2, [pc, #52]	; (8017860 <HAL_UART_MspInit+0x1a4>)
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8017830:	2200      	movs	r2, #0
 8017832:	2100      	movs	r1, #0
 8017834:	2025      	movs	r0, #37	; 0x25
 8017836:	f005 fe7a 	bl	801d52e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 801783a:	2025      	movs	r0, #37	; 0x25
 801783c:	f005 fe93 	bl	801d566 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8017840:	bf00      	nop
 8017842:	3728      	adds	r7, #40	; 0x28
 8017844:	46bd      	mov	sp, r7
 8017846:	bd80      	pop	{r7, pc}
 8017848:	40011000 	.word	0x40011000
 801784c:	40023800 	.word	0x40023800
 8017850:	40020000 	.word	0x40020000
 8017854:	40020400 	.word	0x40020400
 8017858:	2000d27c 	.word	0x2000d27c
 801785c:	400264b8 	.word	0x400264b8
 8017860:	2000d2dc 	.word	0x2000d2dc
 8017864:	40026440 	.word	0x40026440

08017868 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8017868:	b580      	push	{r7, lr}
 801786a:	b082      	sub	sp, #8
 801786c:	af00      	add	r7, sp, #0
 801786e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	681b      	ldr	r3, [r3, #0]
 8017874:	4a11      	ldr	r2, [pc, #68]	; (80178bc <HAL_UART_MspDeInit+0x54>)
 8017876:	4293      	cmp	r3, r2
 8017878:	d11b      	bne.n	80178b2 <HAL_UART_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 801787a:	4b11      	ldr	r3, [pc, #68]	; (80178c0 <HAL_UART_MspDeInit+0x58>)
 801787c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801787e:	4a10      	ldr	r2, [pc, #64]	; (80178c0 <HAL_UART_MspDeInit+0x58>)
 8017880:	f023 0310 	bic.w	r3, r3, #16
 8017884:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 8017886:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801788a:	480e      	ldr	r0, [pc, #56]	; (80178c4 <HAL_UART_MspDeInit+0x5c>)
 801788c:	f006 fefc 	bl	801e688 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8017890:	2140      	movs	r1, #64	; 0x40
 8017892:	480d      	ldr	r0, [pc, #52]	; (80178c8 <HAL_UART_MspDeInit+0x60>)
 8017894:	f006 fef8 	bl	801e688 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801789c:	4618      	mov	r0, r3
 801789e:	f005 ff39 	bl	801d714 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80178a2:	687b      	ldr	r3, [r7, #4]
 80178a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80178a6:	4618      	mov	r0, r3
 80178a8:	f005 ff34 	bl	801d714 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80178ac:	2025      	movs	r0, #37	; 0x25
 80178ae:	f005 fe68 	bl	801d582 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80178b2:	bf00      	nop
 80178b4:	3708      	adds	r7, #8
 80178b6:	46bd      	mov	sp, r7
 80178b8:	bd80      	pop	{r7, pc}
 80178ba:	bf00      	nop
 80178bc:	40011000 	.word	0x40011000
 80178c0:	40023800 	.word	0x40023800
 80178c4:	40020000 	.word	0x40020000
 80178c8:	40020400 	.word	0x40020400

080178cc <draw_fan_status>:
#include "ui_common.h"
#include "image.h"
#include "lcd.h"


void draw_fan_status(uint16_t x, uint16_t y, const bool blink) {
 80178cc:	b590      	push	{r4, r7, lr}
 80178ce:	b089      	sub	sp, #36	; 0x24
 80178d0:	af02      	add	r7, sp, #8
 80178d2:	4603      	mov	r3, r0
 80178d4:	80fb      	strh	r3, [r7, #6]
 80178d6:	460b      	mov	r3, r1
 80178d8:	80bb      	strh	r3, [r7, #4]
 80178da:	4613      	mov	r3, r2
 80178dc:	70fb      	strb	r3, [r7, #3]
  uint8_t fanSpeed = 50;
 80178de:	2332      	movs	r3, #50	; 0x32
 80178e0:	75fb      	strb	r3, [r7, #23]
  UI_Image image;

  if (fanSpeed >= 127)
 80178e2:	7dfb      	ldrb	r3, [r7, #23]
 80178e4:	2b7e      	cmp	r3, #126	; 0x7e
 80178e6:	d910      	bls.n	801790a <draw_fan_status+0x3e>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 80178e8:	78fb      	ldrb	r3, [r7, #3]
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d006      	beq.n	80178fc <draw_fan_status+0x30>
 80178ee:	4a1a      	ldr	r2, [pc, #104]	; (8017958 <draw_fan_status+0x8c>)
 80178f0:	f107 030c 	add.w	r3, r7, #12
 80178f4:	6810      	ldr	r0, [r2, #0]
 80178f6:	6851      	ldr	r1, [r2, #4]
 80178f8:	c303      	stmia	r3!, {r0, r1}
 80178fa:	e020      	b.n	801793e <draw_fan_status+0x72>
 80178fc:	4a17      	ldr	r2, [pc, #92]	; (801795c <draw_fan_status+0x90>)
 80178fe:	f107 030c 	add.w	r3, r7, #12
 8017902:	6810      	ldr	r0, [r2, #0]
 8017904:	6851      	ldr	r1, [r2, #4]
 8017906:	c303      	stmia	r3!, {r0, r1}
 8017908:	e019      	b.n	801793e <draw_fan_status+0x72>
  }
  else if (fanSpeed > 0)
 801790a:	7dfb      	ldrb	r3, [r7, #23]
 801790c:	2b00      	cmp	r3, #0
 801790e:	d010      	beq.n	8017932 <draw_fan_status+0x66>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 8017910:	78fb      	ldrb	r3, [r7, #3]
 8017912:	2b00      	cmp	r3, #0
 8017914:	d006      	beq.n	8017924 <draw_fan_status+0x58>
 8017916:	4a10      	ldr	r2, [pc, #64]	; (8017958 <draw_fan_status+0x8c>)
 8017918:	f107 030c 	add.w	r3, r7, #12
 801791c:	6810      	ldr	r0, [r2, #0]
 801791e:	6851      	ldr	r1, [r2, #4]
 8017920:	c303      	stmia	r3!, {r0, r1}
 8017922:	e00c      	b.n	801793e <draw_fan_status+0x72>
 8017924:	4a0d      	ldr	r2, [pc, #52]	; (801795c <draw_fan_status+0x90>)
 8017926:	f107 030c 	add.w	r3, r7, #12
 801792a:	6810      	ldr	r0, [r2, #0]
 801792c:	6851      	ldr	r1, [r2, #4]
 801792e:	c303      	stmia	r3!, {r0, r1}
 8017930:	e005      	b.n	801793e <draw_fan_status+0x72>
  }
  else
  {
    image = Fan0_32x32x4;
 8017932:	4a0a      	ldr	r2, [pc, #40]	; (801795c <draw_fan_status+0x90>)
 8017934:	f107 030c 	add.w	r3, r7, #12
 8017938:	6810      	ldr	r0, [r2, #0]
 801793a:	6851      	ldr	r1, [r2, #4]
 801793c:	c303      	stmia	r3!, {r0, r1}
  }
  lcdDrawBufferImage(x, y, image.width, image.height, image.data);
 801793e:	8a3a      	ldrh	r2, [r7, #16]
 8017940:	8a7c      	ldrh	r4, [r7, #18]
 8017942:	68fb      	ldr	r3, [r7, #12]
 8017944:	88b9      	ldrh	r1, [r7, #4]
 8017946:	88f8      	ldrh	r0, [r7, #6]
 8017948:	9300      	str	r3, [sp, #0]
 801794a:	4623      	mov	r3, r4
 801794c:	f7fc fd80 	bl	8014450 <lcdDrawBufferImage>
}
 8017950:	bf00      	nop
 8017952:	371c      	adds	r7, #28
 8017954:	46bd      	mov	sp, r7
 8017956:	bd90      	pop	{r4, r7, pc}
 8017958:	08032748 	.word	0x08032748
 801795c:	08032740 	.word	0x08032740

08017960 <get_blink>:

bool get_blink() {
 8017960:	b580      	push	{r7, lr}
 8017962:	b082      	sub	sp, #8
 8017964:	af00      	add	r7, sp, #0
  static uint8_t blink = 0;
  static millis_t next_blink_ms = 0;
  millis_t ms = millis();
 8017966:	f7fa f88a 	bl	8011a7e <millis>
 801796a:	6078      	str	r0, [r7, #4]
  if (ELAPSED(ms, next_blink_ms)) {
 801796c:	4b0d      	ldr	r3, [pc, #52]	; (80179a4 <get_blink+0x44>)
 801796e:	681b      	ldr	r3, [r3, #0]
 8017970:	687a      	ldr	r2, [r7, #4]
 8017972:	1ad3      	subs	r3, r2, r3
 8017974:	2b00      	cmp	r3, #0
 8017976:	db0a      	blt.n	801798e <get_blink+0x2e>
    blink ^= 0xFF;
 8017978:	4b0b      	ldr	r3, [pc, #44]	; (80179a8 <get_blink+0x48>)
 801797a:	781b      	ldrb	r3, [r3, #0]
 801797c:	43db      	mvns	r3, r3
 801797e:	b2da      	uxtb	r2, r3
 8017980:	4b09      	ldr	r3, [pc, #36]	; (80179a8 <get_blink+0x48>)
 8017982:	701a      	strb	r2, [r3, #0]
    next_blink_ms = ms + 1000 - (100) / 2;
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	f203 33b6 	addw	r3, r3, #950	; 0x3b6
 801798a:	4a06      	ldr	r2, [pc, #24]	; (80179a4 <get_blink+0x44>)
 801798c:	6013      	str	r3, [r2, #0]
  }
  return blink != 0;
 801798e:	4b06      	ldr	r3, [pc, #24]	; (80179a8 <get_blink+0x48>)
 8017990:	781b      	ldrb	r3, [r3, #0]
 8017992:	2b00      	cmp	r3, #0
 8017994:	bf14      	ite	ne
 8017996:	2301      	movne	r3, #1
 8017998:	2300      	moveq	r3, #0
 801799a:	b2db      	uxtb	r3, r3
}
 801799c:	4618      	mov	r0, r3
 801799e:	3708      	adds	r7, #8
 80179a0:	46bd      	mov	sp, r7
 80179a2:	bd80      	pop	{r7, pc}
 80179a4:	2000d33c 	.word	0x2000d33c
 80179a8:	2000d340 	.word	0x2000d340

080179ac <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 80179ac:	b580      	push	{r7, lr}
 80179ae:	b082      	sub	sp, #8
 80179b0:	af00      	add	r7, sp, #0
 80179b2:	4603      	mov	r3, r0
 80179b4:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 80179b6:	4b1d      	ldr	r3, [pc, #116]	; (8017a2c <SD_CheckStatus+0x80>)
 80179b8:	2200      	movs	r2, #0
 80179ba:	701a      	strb	r2, [r3, #0]


  if (sdIsInit() != true)
 80179bc:	f7fd ff10 	bl	80157e0 <sdIsInit>
 80179c0:	4603      	mov	r3, r0
 80179c2:	f083 0301 	eor.w	r3, r3, #1
 80179c6:	b2db      	uxtb	r3, r3
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d007      	beq.n	80179dc <SD_CheckStatus+0x30>
  {
    Stat |= STA_NOINIT;
 80179cc:	4b17      	ldr	r3, [pc, #92]	; (8017a2c <SD_CheckStatus+0x80>)
 80179ce:	781b      	ldrb	r3, [r3, #0]
 80179d0:	b2db      	uxtb	r3, r3
 80179d2:	f043 0301 	orr.w	r3, r3, #1
 80179d6:	b2da      	uxtb	r2, r3
 80179d8:	4b14      	ldr	r3, [pc, #80]	; (8017a2c <SD_CheckStatus+0x80>)
 80179da:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsDetected() != true)
 80179dc:	f7fd ff0c 	bl	80157f8 <sdIsDetected>
 80179e0:	4603      	mov	r3, r0
 80179e2:	f083 0301 	eor.w	r3, r3, #1
 80179e6:	b2db      	uxtb	r3, r3
 80179e8:	2b00      	cmp	r3, #0
 80179ea:	d007      	beq.n	80179fc <SD_CheckStatus+0x50>
  {
    Stat |= STA_NODISK;
 80179ec:	4b0f      	ldr	r3, [pc, #60]	; (8017a2c <SD_CheckStatus+0x80>)
 80179ee:	781b      	ldrb	r3, [r3, #0]
 80179f0:	b2db      	uxtb	r3, r3
 80179f2:	f043 0302 	orr.w	r3, r3, #2
 80179f6:	b2da      	uxtb	r2, r3
 80179f8:	4b0c      	ldr	r3, [pc, #48]	; (8017a2c <SD_CheckStatus+0x80>)
 80179fa:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsReady(10) != true)
 80179fc:	200a      	movs	r0, #10
 80179fe:	f7fd ff7f 	bl	8015900 <sdIsReady>
 8017a02:	4603      	mov	r3, r0
 8017a04:	f083 0301 	eor.w	r3, r3, #1
 8017a08:	b2db      	uxtb	r3, r3
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d007      	beq.n	8017a1e <SD_CheckStatus+0x72>
  {
    Stat |= STA_NOINIT;
 8017a0e:	4b07      	ldr	r3, [pc, #28]	; (8017a2c <SD_CheckStatus+0x80>)
 8017a10:	781b      	ldrb	r3, [r3, #0]
 8017a12:	b2db      	uxtb	r3, r3
 8017a14:	f043 0301 	orr.w	r3, r3, #1
 8017a18:	b2da      	uxtb	r2, r3
 8017a1a:	4b04      	ldr	r3, [pc, #16]	; (8017a2c <SD_CheckStatus+0x80>)
 8017a1c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8017a1e:	4b03      	ldr	r3, [pc, #12]	; (8017a2c <SD_CheckStatus+0x80>)
 8017a20:	781b      	ldrb	r3, [r3, #0]
 8017a22:	b2db      	uxtb	r3, r3
}
 8017a24:	4618      	mov	r0, r3
 8017a26:	3708      	adds	r7, #8
 8017a28:	46bd      	mov	sp, r7
 8017a2a:	bd80      	pop	{r7, pc}
 8017a2c:	200000dc 	.word	0x200000dc

08017a30 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8017a30:	b580      	push	{r7, lr}
 8017a32:	b082      	sub	sp, #8
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	4603      	mov	r3, r0
 8017a38:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8017a3a:	4b0d      	ldr	r3, [pc, #52]	; (8017a70 <SD_initialize+0x40>)
 8017a3c:	2200      	movs	r2, #0
 8017a3e:	701a      	strb	r2, [r3, #0]

  if (sdIsInit() != true)
 8017a40:	f7fd fece 	bl	80157e0 <sdIsInit>
 8017a44:	4603      	mov	r3, r0
 8017a46:	f083 0301 	eor.w	r3, r3, #1
 8017a4a:	b2db      	uxtb	r3, r3
 8017a4c:	2b00      	cmp	r3, #0
 8017a4e:	d007      	beq.n	8017a60 <SD_initialize+0x30>
  {
    Stat |= STA_NOINIT;
 8017a50:	4b07      	ldr	r3, [pc, #28]	; (8017a70 <SD_initialize+0x40>)
 8017a52:	781b      	ldrb	r3, [r3, #0]
 8017a54:	b2db      	uxtb	r3, r3
 8017a56:	f043 0301 	orr.w	r3, r3, #1
 8017a5a:	b2da      	uxtb	r2, r3
 8017a5c:	4b04      	ldr	r3, [pc, #16]	; (8017a70 <SD_initialize+0x40>)
 8017a5e:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8017a60:	4b03      	ldr	r3, [pc, #12]	; (8017a70 <SD_initialize+0x40>)
 8017a62:	781b      	ldrb	r3, [r3, #0]
 8017a64:	b2db      	uxtb	r3, r3
}
 8017a66:	4618      	mov	r0, r3
 8017a68:	3708      	adds	r7, #8
 8017a6a:	46bd      	mov	sp, r7
 8017a6c:	bd80      	pop	{r7, pc}
 8017a6e:	bf00      	nop
 8017a70:	200000dc 	.word	0x200000dc

08017a74 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8017a74:	b580      	push	{r7, lr}
 8017a76:	b082      	sub	sp, #8
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	4603      	mov	r3, r0
 8017a7c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8017a7e:	79fb      	ldrb	r3, [r7, #7]
 8017a80:	4618      	mov	r0, r3
 8017a82:	f7ff ff93 	bl	80179ac <SD_CheckStatus>
 8017a86:	4603      	mov	r3, r0
}
 8017a88:	4618      	mov	r0, r3
 8017a8a:	3708      	adds	r7, #8
 8017a8c:	46bd      	mov	sp, r7
 8017a8e:	bd80      	pop	{r7, pc}

08017a90 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8017a90:	b580      	push	{r7, lr}
 8017a92:	b086      	sub	sp, #24
 8017a94:	af00      	add	r7, sp, #0
 8017a96:	60b9      	str	r1, [r7, #8]
 8017a98:	607a      	str	r2, [r7, #4]
 8017a9a:	603b      	str	r3, [r7, #0]
 8017a9c:	4603      	mov	r3, r0
 8017a9e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8017aa0:	2301      	movs	r3, #1
 8017aa2:	75fb      	strb	r3, [r7, #23]


  if (sdReadBlocks(sector, buff, count, SD_TIMEOUT) == true)
 8017aa4:	f242 7310 	movw	r3, #10000	; 0x2710
 8017aa8:	683a      	ldr	r2, [r7, #0]
 8017aaa:	68b9      	ldr	r1, [r7, #8]
 8017aac:	6878      	ldr	r0, [r7, #4]
 8017aae:	f7fd ff47 	bl	8015940 <sdReadBlocks>
 8017ab2:	4603      	mov	r3, r0
 8017ab4:	2b00      	cmp	r3, #0
 8017ab6:	d001      	beq.n	8017abc <SD_read+0x2c>
  {
    res = RES_OK;
 8017ab8:	2300      	movs	r3, #0
 8017aba:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8017abc:	7dfb      	ldrb	r3, [r7, #23]
}
 8017abe:	4618      	mov	r0, r3
 8017ac0:	3718      	adds	r7, #24
 8017ac2:	46bd      	mov	sp, r7
 8017ac4:	bd80      	pop	{r7, pc}

08017ac6 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8017ac6:	b580      	push	{r7, lr}
 8017ac8:	b086      	sub	sp, #24
 8017aca:	af00      	add	r7, sp, #0
 8017acc:	60b9      	str	r1, [r7, #8]
 8017ace:	607a      	str	r2, [r7, #4]
 8017ad0:	603b      	str	r3, [r7, #0]
 8017ad2:	4603      	mov	r3, r0
 8017ad4:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8017ad6:	2301      	movs	r3, #1
 8017ad8:	75fb      	strb	r3, [r7, #23]

  if (sdWriteBlocks(sector, (uint8_t *)buff, count, SD_TIMEOUT) == true)
 8017ada:	f242 7310 	movw	r3, #10000	; 0x2710
 8017ade:	683a      	ldr	r2, [r7, #0]
 8017ae0:	68b9      	ldr	r1, [r7, #8]
 8017ae2:	6878      	ldr	r0, [r7, #4]
 8017ae4:	f7fd ff76 	bl	80159d4 <sdWriteBlocks>
 8017ae8:	4603      	mov	r3, r0
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	d001      	beq.n	8017af2 <SD_write+0x2c>
  {
    res = RES_OK;
 8017aee:	2300      	movs	r3, #0
 8017af0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8017af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8017af4:	4618      	mov	r0, r3
 8017af6:	3718      	adds	r7, #24
 8017af8:	46bd      	mov	sp, r7
 8017afa:	bd80      	pop	{r7, pc}

08017afc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8017afc:	b580      	push	{r7, lr}
 8017afe:	b08c      	sub	sp, #48	; 0x30
 8017b00:	af00      	add	r7, sp, #0
 8017b02:	4603      	mov	r3, r0
 8017b04:	603a      	str	r2, [r7, #0]
 8017b06:	71fb      	strb	r3, [r7, #7]
 8017b08:	460b      	mov	r3, r1
 8017b0a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8017b0c:	2301      	movs	r3, #1
 8017b0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t sd_info;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8017b12:	4b25      	ldr	r3, [pc, #148]	; (8017ba8 <SD_ioctl+0xac>)
 8017b14:	781b      	ldrb	r3, [r3, #0]
 8017b16:	b2db      	uxtb	r3, r3
 8017b18:	f003 0301 	and.w	r3, r3, #1
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d001      	beq.n	8017b24 <SD_ioctl+0x28>
 8017b20:	2303      	movs	r3, #3
 8017b22:	e03c      	b.n	8017b9e <SD_ioctl+0xa2>

  switch (cmd)
 8017b24:	79bb      	ldrb	r3, [r7, #6]
 8017b26:	2b03      	cmp	r3, #3
 8017b28:	d834      	bhi.n	8017b94 <SD_ioctl+0x98>
 8017b2a:	a201      	add	r2, pc, #4	; (adr r2, 8017b30 <SD_ioctl+0x34>)
 8017b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b30:	08017b41 	.word	0x08017b41
 8017b34:	08017b49 	.word	0x08017b49
 8017b38:	08017b61 	.word	0x08017b61
 8017b3c:	08017b7b 	.word	0x08017b7b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8017b40:	2300      	movs	r3, #0
 8017b42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b46:	e028      	b.n	8017b9a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    sdGetInfo(&sd_info);
 8017b48:	f107 0308 	add.w	r3, r7, #8
 8017b4c:	4618      	mov	r0, r3
 8017b4e:	f7fd fe69 	bl	8015824 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_numbers;
 8017b52:	6a3a      	ldr	r2, [r7, #32]
 8017b54:	683b      	ldr	r3, [r7, #0]
 8017b56:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8017b58:	2300      	movs	r3, #0
 8017b5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b5e:	e01c      	b.n	8017b9a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    sdGetInfo(&sd_info);
 8017b60:	f107 0308 	add.w	r3, r7, #8
 8017b64:	4618      	mov	r0, r3
 8017b66:	f7fd fe5d 	bl	8015824 <sdGetInfo>
    *(WORD*)buff = sd_info.log_block_size;
 8017b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b6c:	b29a      	uxth	r2, r3
 8017b6e:	683b      	ldr	r3, [r7, #0]
 8017b70:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8017b72:	2300      	movs	r3, #0
 8017b74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b78:	e00f      	b.n	8017b9a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    sdGetInfo(&sd_info);
 8017b7a:	f107 0308 	add.w	r3, r7, #8
 8017b7e:	4618      	mov	r0, r3
 8017b80:	f7fd fe50 	bl	8015824 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_size / SD_DEFAULT_BLOCK_SIZE;
 8017b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b86:	0a5a      	lsrs	r2, r3, #9
 8017b88:	683b      	ldr	r3, [r7, #0]
 8017b8a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8017b8c:	2300      	movs	r3, #0
 8017b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b92:	e002      	b.n	8017b9a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8017b94:	2304      	movs	r3, #4
 8017b96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8017b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8017b9e:	4618      	mov	r0, r3
 8017ba0:	3730      	adds	r7, #48	; 0x30
 8017ba2:	46bd      	mov	sp, r7
 8017ba4:	bd80      	pop	{r7, pc}
 8017ba6:	bf00      	nop
 8017ba8:	200000dc 	.word	0x200000dc

08017bac <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 8017bac:	b580      	push	{r7, lr}
 8017bae:	b084      	sub	sp, #16
 8017bb0:	af00      	add	r7, sp, #0
 8017bb2:	6078      	str	r0, [r7, #4]
 8017bb4:	6039      	str	r1, [r7, #0]
  //  
  memset(FontPtr->FontBuffer, 0x00, 32);
 8017bb6:	683b      	ldr	r3, [r7, #0]
 8017bb8:	3306      	adds	r3, #6
 8017bba:	2220      	movs	r2, #32
 8017bbc:	2100      	movs	r1, #0
 8017bbe:	4618      	mov	r0, r3
 8017bc0:	f00c fad0 	bl	8024164 <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 8017bc4:	683b      	ldr	r3, [r7, #0]
 8017bc6:	2200      	movs	r2, #0
 8017bc8:	809a      	strh	r2, [r3, #4]
  //  
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   //  
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	781b      	ldrb	r3, [r3, #0]
 8017bce:	2b00      	cmp	r3, #0
 8017bd0:	d003      	beq.n	8017bda <hanFontLoad+0x2e>
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	781b      	ldrb	r3, [r3, #0]
 8017bd6:	2b0a      	cmp	r3, #10
 8017bd8:	d107      	bne.n	8017bea <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 8017bda:	683b      	ldr	r3, [r7, #0]
 8017bdc:	2204      	movs	r2, #4
 8017bde:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8017be0:	683b      	ldr	r3, [r7, #0]
 8017be2:	2201      	movs	r2, #1
 8017be4:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 8017be6:	2304      	movs	r3, #4
 8017be8:	e03b      	b.n	8017c62 <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              //  
 8017bea:	687b      	ldr	r3, [r7, #4]
 8017bec:	781b      	ldrb	r3, [r3, #0]
 8017bee:	b25b      	sxtb	r3, r3
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	da2b      	bge.n	8017c4c <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	781b      	ldrb	r3, [r3, #0]
 8017bf8:	041a      	lsls	r2, r3, #16
 8017bfa:	687b      	ldr	r3, [r7, #4]
 8017bfc:	3301      	adds	r3, #1
 8017bfe:	781b      	ldrb	r3, [r3, #0]
 8017c00:	021b      	lsls	r3, r3, #8
 8017c02:	4313      	orrs	r3, r2
 8017c04:	687a      	ldr	r2, [r7, #4]
 8017c06:	3202      	adds	r2, #2
 8017c08:	7812      	ldrb	r2, [r2, #0]
 8017c0a:	4313      	orrs	r3, r2
 8017c0c:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8017c0e:	68fb      	ldr	r3, [r7, #12]
 8017c10:	4a16      	ldr	r2, [pc, #88]	; (8017c6c <hanFontLoad+0xc0>)
 8017c12:	4293      	cmp	r3, r2
 8017c14:	d30e      	bcc.n	8017c34 <hanFontLoad+0x88>
 8017c16:	68fb      	ldr	r3, [r7, #12]
 8017c18:	4a15      	ldr	r2, [pc, #84]	; (8017c70 <hanFontLoad+0xc4>)
 8017c1a:	4293      	cmp	r3, r2
 8017c1c:	d80a      	bhi.n	8017c34 <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8017c1e:	683b      	ldr	r3, [r7, #0]
 8017c20:	2201      	movs	r2, #1
 8017c22:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 8017c24:	683b      	ldr	r3, [r7, #0]
 8017c26:	2203      	movs	r2, #3
 8017c28:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8017c2a:	6839      	ldr	r1, [r7, #0]
 8017c2c:	6878      	ldr	r0, [r7, #4]
 8017c2e:	f000 f91f 	bl	8017e70 <hanUniFontLoad>
 8017c32:	e009      	b.n	8017c48 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8017c34:	683b      	ldr	r3, [r7, #0]
 8017c36:	2201      	movs	r2, #1
 8017c38:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 8017c3a:	683b      	ldr	r3, [r7, #0]
 8017c3c:	2202      	movs	r2, #2
 8017c3e:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 8017c40:	6839      	ldr	r1, [r7, #0]
 8017c42:	6878      	ldr	r0, [r7, #4]
 8017c44:	f000 f816 	bl	8017c74 <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 8017c48:	2301      	movs	r3, #1
 8017c4a:	e00a      	b.n	8017c62 <hanFontLoad+0xb6>
  }
  else                                      //  
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 8017c4c:	683b      	ldr	r3, [r7, #0]
 8017c4e:	2202      	movs	r2, #2
 8017c50:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8017c52:	683b      	ldr	r3, [r7, #0]
 8017c54:	2201      	movs	r2, #1
 8017c56:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 8017c58:	6839      	ldr	r1, [r7, #0]
 8017c5a:	6878      	ldr	r0, [r7, #4]
 8017c5c:	f000 fa30 	bl	80180c0 <hanEngFontLoad>
    return PHAN_ENG_CODE;
 8017c60:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 8017c62:	4618      	mov	r0, r3
 8017c64:	3710      	adds	r7, #16
 8017c66:	46bd      	mov	sp, r7
 8017c68:	bd80      	pop	{r7, pc}
 8017c6a:	bf00      	nop
 8017c6c:	00eab080 	.word	0x00eab080
 8017c70:	00ed9fb0 	.word	0x00ed9fb0

08017c74 <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /*     */
{
 8017c74:	b580      	push	{r7, lr}
 8017c76:	b084      	sub	sp, #16
 8017c78:	af00      	add	r7, sp, #0
 8017c7a:	6078      	str	r0, [r7, #4]
 8017c7c:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration    .
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 8017c7e:	687b      	ldr	r3, [r7, #4]
 8017c80:	781b      	ldrb	r3, [r3, #0]
 8017c82:	021b      	lsls	r3, r3, #8
 8017c84:	b21a      	sxth	r2, r3
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	3301      	adds	r3, #1
 8017c8a:	781b      	ldrb	r3, [r3, #0]
 8017c8c:	b21b      	sxth	r3, r3
 8017c8e:	4313      	orrs	r3, r2
 8017c90:	b21b      	sxth	r3, r3
 8017c92:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8017c94:	89bb      	ldrh	r3, [r7, #12]
 8017c96:	4618      	mov	r0, r3
 8017c98:	f000 fa3c 	bl	8018114 <hanCnvCodeWan2Johab>
 8017c9c:	4603      	mov	r3, r0
 8017c9e:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 8017ca0:	89bb      	ldrh	r3, [r7, #12]
 8017ca2:	0a9b      	lsrs	r3, r3, #10
 8017ca4:	b29b      	uxth	r3, r3
 8017ca6:	f003 031f 	and.w	r3, r3, #31
 8017caa:	b29a      	uxth	r2, r3
 8017cac:	4b63      	ldr	r3, [pc, #396]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017cae:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 8017cb0:	89bb      	ldrh	r3, [r7, #12]
 8017cb2:	095b      	lsrs	r3, r3, #5
 8017cb4:	b29b      	uxth	r3, r3
 8017cb6:	f003 031f 	and.w	r3, r3, #31
 8017cba:	b29a      	uxth	r2, r3
 8017cbc:	4b60      	ldr	r3, [pc, #384]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017cbe:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 8017cc0:	89bb      	ldrh	r3, [r7, #12]
 8017cc2:	f003 031f 	and.w	r3, r3, #31
 8017cc6:	b29a      	uxth	r2, r3
 8017cc8:	4b5e      	ldr	r3, [pc, #376]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017cca:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 8017ccc:	4b5b      	ldr	r3, [pc, #364]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017cce:	881b      	ldrh	r3, [r3, #0]
 8017cd0:	461a      	mov	r2, r3
 8017cd2:	4b5d      	ldr	r3, [pc, #372]	; (8017e48 <hanWanFontLoad+0x1d4>)
 8017cd4:	5c9b      	ldrb	r3, [r3, r2]
 8017cd6:	b29a      	uxth	r2, r3
 8017cd8:	4b58      	ldr	r3, [pc, #352]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017cda:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 8017cdc:	4b58      	ldr	r3, [pc, #352]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017cde:	881b      	ldrh	r3, [r3, #0]
 8017ce0:	461a      	mov	r2, r3
 8017ce2:	4b5a      	ldr	r3, [pc, #360]	; (8017e4c <hanWanFontLoad+0x1d8>)
 8017ce4:	5c9b      	ldrb	r3, [r3, r2]
 8017ce6:	b29a      	uxth	r2, r3
 8017ce8:	4b55      	ldr	r3, [pc, #340]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017cea:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 8017cec:	4b55      	ldr	r3, [pc, #340]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017cee:	881b      	ldrh	r3, [r3, #0]
 8017cf0:	461a      	mov	r2, r3
 8017cf2:	4b57      	ldr	r3, [pc, #348]	; (8017e50 <hanWanFontLoad+0x1dc>)
 8017cf4:	5c9b      	ldrb	r3, [r3, r2]
 8017cf6:	b29a      	uxth	r2, r3
 8017cf8:	4b52      	ldr	r3, [pc, #328]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017cfa:	801a      	strh	r2, [r3, #0]

  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8017cfc:	4b51      	ldr	r3, [pc, #324]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017cfe:	881b      	ldrh	r3, [r3, #0]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d006      	beq.n	8017d12 <hanWanFontLoad+0x9e>
 8017d04:	4b4e      	ldr	r3, [pc, #312]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017d06:	881b      	ldrh	r3, [r3, #0]
 8017d08:	461a      	mov	r2, r3
 8017d0a:	4b52      	ldr	r3, [pc, #328]	; (8017e54 <hanWanFontLoad+0x1e0>)
 8017d0c:	5c9b      	ldrb	r3, [r3, r2]
 8017d0e:	b29b      	uxth	r3, r3
 8017d10:	e005      	b.n	8017d1e <hanWanFontLoad+0xaa>
 8017d12:	4b4b      	ldr	r3, [pc, #300]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017d14:	881b      	ldrh	r3, [r3, #0]
 8017d16:	461a      	mov	r2, r3
 8017d18:	4b4f      	ldr	r3, [pc, #316]	; (8017e58 <hanWanFontLoad+0x1e4>)
 8017d1a:	5c9b      	ldrb	r3, [r3, r2]
 8017d1c:	b29b      	uxth	r3, r3
 8017d1e:	4a4f      	ldr	r2, [pc, #316]	; (8017e5c <hanWanFontLoad+0x1e8>)
 8017d20:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8017d22:	4b46      	ldr	r3, [pc, #280]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017d24:	881b      	ldrh	r3, [r3, #0]
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d009      	beq.n	8017d3e <hanWanFontLoad+0xca>
 8017d2a:	4b44      	ldr	r3, [pc, #272]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017d2c:	881b      	ldrh	r3, [r3, #0]
 8017d2e:	2b01      	cmp	r3, #1
 8017d30:	d005      	beq.n	8017d3e <hanWanFontLoad+0xca>
 8017d32:	4b42      	ldr	r3, [pc, #264]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017d34:	881b      	ldrh	r3, [r3, #0]
 8017d36:	2b10      	cmp	r3, #16
 8017d38:	d001      	beq.n	8017d3e <hanWanFontLoad+0xca>
 8017d3a:	2301      	movs	r3, #1
 8017d3c:	e000      	b.n	8017d40 <hanWanFontLoad+0xcc>
 8017d3e:	2300      	movs	r3, #0
 8017d40:	b29b      	uxth	r3, r3
 8017d42:	4a40      	ldr	r2, [pc, #256]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017d44:	8812      	ldrh	r2, [r2, #0]
 8017d46:	2a00      	cmp	r2, #0
 8017d48:	d001      	beq.n	8017d4e <hanWanFontLoad+0xda>
 8017d4a:	2202      	movs	r2, #2
 8017d4c:	e000      	b.n	8017d50 <hanWanFontLoad+0xdc>
 8017d4e:	2200      	movs	r2, #0
 8017d50:	4413      	add	r3, r2
 8017d52:	b29a      	uxth	r2, r3
 8017d54:	4b42      	ldr	r3, [pc, #264]	; (8017e60 <hanWanFontLoad+0x1ec>)
 8017d56:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8017d58:	4b39      	ldr	r3, [pc, #228]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017d5a:	881b      	ldrh	r3, [r3, #0]
 8017d5c:	461a      	mov	r2, r3
 8017d5e:	4b41      	ldr	r3, [pc, #260]	; (8017e64 <hanWanFontLoad+0x1f0>)
 8017d60:	5c9b      	ldrb	r3, [r3, r2]
 8017d62:	b29a      	uxth	r2, r3
 8017d64:	4b40      	ldr	r3, [pc, #256]	; (8017e68 <hanWanFontLoad+0x1f4>)
 8017d66:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8017d68:	2300      	movs	r3, #0
 8017d6a:	81fb      	strh	r3, [r7, #14]
 8017d6c:	e035      	b.n	8017dda <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 8017d6e:	4b3b      	ldr	r3, [pc, #236]	; (8017e5c <hanWanFontLoad+0x1e8>)
 8017d70:	881b      	ldrh	r3, [r3, #0]
 8017d72:	461a      	mov	r2, r3
 8017d74:	4613      	mov	r3, r2
 8017d76:	009b      	lsls	r3, r3, #2
 8017d78:	4413      	add	r3, r2
 8017d7a:	009b      	lsls	r3, r3, #2
 8017d7c:	461a      	mov	r2, r3
 8017d7e:	4b2f      	ldr	r3, [pc, #188]	; (8017e3c <hanWanFontLoad+0x1c8>)
 8017d80:	881b      	ldrh	r3, [r3, #0]
 8017d82:	441a      	add	r2, r3
 8017d84:	89fb      	ldrh	r3, [r7, #14]
 8017d86:	4939      	ldr	r1, [pc, #228]	; (8017e6c <hanWanFontLoad+0x1f8>)
 8017d88:	0152      	lsls	r2, r2, #5
 8017d8a:	4413      	add	r3, r2
 8017d8c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8017d90:	89fb      	ldrh	r3, [r7, #14]
 8017d92:	b2d1      	uxtb	r1, r2
 8017d94:	683a      	ldr	r2, [r7, #0]
 8017d96:	4413      	add	r3, r2
 8017d98:	460a      	mov	r2, r1
 8017d9a:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8017d9c:	89fb      	ldrh	r3, [r7, #14]
 8017d9e:	683a      	ldr	r2, [r7, #0]
 8017da0:	4413      	add	r3, r2
 8017da2:	7999      	ldrb	r1, [r3, #6]
 8017da4:	4b2e      	ldr	r3, [pc, #184]	; (8017e60 <hanWanFontLoad+0x1ec>)
 8017da6:	881b      	ldrh	r3, [r3, #0]
 8017da8:	461a      	mov	r2, r3
 8017daa:	2316      	movs	r3, #22
 8017dac:	fb02 f303 	mul.w	r3, r2, r3
 8017db0:	33a0      	adds	r3, #160	; 0xa0
 8017db2:	4a23      	ldr	r2, [pc, #140]	; (8017e40 <hanWanFontLoad+0x1cc>)
 8017db4:	8812      	ldrh	r2, [r2, #0]
 8017db6:	441a      	add	r2, r3
 8017db8:	89fb      	ldrh	r3, [r7, #14]
 8017dba:	482c      	ldr	r0, [pc, #176]	; (8017e6c <hanWanFontLoad+0x1f8>)
 8017dbc:	0152      	lsls	r2, r2, #5
 8017dbe:	4413      	add	r3, r2
 8017dc0:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8017dc4:	b2da      	uxtb	r2, r3
 8017dc6:	89fb      	ldrh	r3, [r7, #14]
 8017dc8:	430a      	orrs	r2, r1
 8017dca:	b2d1      	uxtb	r1, r2
 8017dcc:	683a      	ldr	r2, [r7, #0]
 8017dce:	4413      	add	r3, r2
 8017dd0:	460a      	mov	r2, r1
 8017dd2:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8017dd4:	89fb      	ldrh	r3, [r7, #14]
 8017dd6:	3301      	adds	r3, #1
 8017dd8:	81fb      	strh	r3, [r7, #14]
 8017dda:	89fb      	ldrh	r3, [r7, #14]
 8017ddc:	2b1f      	cmp	r3, #31
 8017dde:	d9c6      	bls.n	8017d6e <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 8017de0:	4b18      	ldr	r3, [pc, #96]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017de2:	881b      	ldrh	r3, [r3, #0]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d025      	beq.n	8017e34 <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8017de8:	2300      	movs	r3, #0
 8017dea:	81fb      	strh	r3, [r7, #14]
 8017dec:	e01f      	b.n	8017e2e <hanWanFontLoad+0x1ba>
 8017dee:	89fb      	ldrh	r3, [r7, #14]
 8017df0:	683a      	ldr	r2, [r7, #0]
 8017df2:	4413      	add	r3, r2
 8017df4:	7999      	ldrb	r1, [r3, #6]
 8017df6:	4b1c      	ldr	r3, [pc, #112]	; (8017e68 <hanWanFontLoad+0x1f4>)
 8017df8:	881b      	ldrh	r3, [r3, #0]
 8017dfa:	461a      	mov	r2, r3
 8017dfc:	4613      	mov	r3, r2
 8017dfe:	00db      	lsls	r3, r3, #3
 8017e00:	1a9b      	subs	r3, r3, r2
 8017e02:	009b      	lsls	r3, r3, #2
 8017e04:	33f8      	adds	r3, #248	; 0xf8
 8017e06:	4a0f      	ldr	r2, [pc, #60]	; (8017e44 <hanWanFontLoad+0x1d0>)
 8017e08:	8812      	ldrh	r2, [r2, #0]
 8017e0a:	441a      	add	r2, r3
 8017e0c:	89fb      	ldrh	r3, [r7, #14]
 8017e0e:	4817      	ldr	r0, [pc, #92]	; (8017e6c <hanWanFontLoad+0x1f8>)
 8017e10:	0152      	lsls	r2, r2, #5
 8017e12:	4413      	add	r3, r2
 8017e14:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8017e18:	b2da      	uxtb	r2, r3
 8017e1a:	89fb      	ldrh	r3, [r7, #14]
 8017e1c:	430a      	orrs	r2, r1
 8017e1e:	b2d1      	uxtb	r1, r2
 8017e20:	683a      	ldr	r2, [r7, #0]
 8017e22:	4413      	add	r3, r2
 8017e24:	460a      	mov	r2, r1
 8017e26:	719a      	strb	r2, [r3, #6]
 8017e28:	89fb      	ldrh	r3, [r7, #14]
 8017e2a:	3301      	adds	r3, #1
 8017e2c:	81fb      	strh	r3, [r7, #14]
 8017e2e:	89fb      	ldrh	r3, [r7, #14]
 8017e30:	2b1f      	cmp	r3, #31
 8017e32:	d9dc      	bls.n	8017dee <hanWanFontLoad+0x17a>
  }
}
 8017e34:	bf00      	nop
 8017e36:	3710      	adds	r7, #16
 8017e38:	46bd      	mov	sp, r7
 8017e3a:	bd80      	pop	{r7, pc}
 8017e3c:	2000d342 	.word	0x2000d342
 8017e40:	2000d344 	.word	0x2000d344
 8017e44:	2000d346 	.word	0x2000d346
 8017e48:	0802a764 	.word	0x0802a764
 8017e4c:	0802a784 	.word	0x0802a784
 8017e50:	0802a7a4 	.word	0x0802a7a4
 8017e54:	0802a83c 	.word	0x0802a83c
 8017e58:	0802a824 	.word	0x0802a824
 8017e5c:	2000d348 	.word	0x2000d348
 8017e60:	2000d34a 	.word	0x2000d34a
 8017e64:	0802a854 	.word	0x0802a854
 8017e68:	2000d34c 	.word	0x2000d34c
 8017e6c:	0802cd40 	.word	0x0802cd40

08017e70 <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8017e70:	b480      	push	{r7}
 8017e72:	b085      	sub	sp, #20
 8017e74:	af00      	add	r7, sp, #0
 8017e76:	6078      	str	r0, [r7, #4]
 8017e78:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8017e7a:	687b      	ldr	r3, [r7, #4]
 8017e7c:	781b      	ldrb	r3, [r3, #0]
 8017e7e:	031b      	lsls	r3, r3, #12
 8017e80:	b21a      	sxth	r2, r3
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	3301      	adds	r3, #1
 8017e86:	781b      	ldrb	r3, [r3, #0]
 8017e88:	019b      	lsls	r3, r3, #6
 8017e8a:	b21b      	sxth	r3, r3
 8017e8c:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 8017e90:	b21b      	sxth	r3, r3
 8017e92:	4313      	orrs	r3, r2
 8017e94:	b21a      	sxth	r2, r3
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	3302      	adds	r3, #2
 8017e9a:	781b      	ldrb	r3, [r3, #0]
 8017e9c:	b21b      	sxth	r3, r3
 8017e9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017ea2:	b21b      	sxth	r3, r3
 8017ea4:	4313      	orrs	r3, r2
 8017ea6:	b21b      	sxth	r3, r3
 8017ea8:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 8017eaa:	89bb      	ldrh	r3, [r7, #12]
 8017eac:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 8017eb0:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 8017eb2:	89ba      	ldrh	r2, [r7, #12]
 8017eb4:	0893      	lsrs	r3, r2, #2
 8017eb6:	4973      	ldr	r1, [pc, #460]	; (8018084 <hanUniFontLoad+0x214>)
 8017eb8:	fba1 3103 	umull	r3, r1, r1, r3
 8017ebc:	460b      	mov	r3, r1
 8017ebe:	00db      	lsls	r3, r3, #3
 8017ec0:	1a5b      	subs	r3, r3, r1
 8017ec2:	009b      	lsls	r3, r3, #2
 8017ec4:	1ad3      	subs	r3, r2, r3
 8017ec6:	b29a      	uxth	r2, r3
 8017ec8:	4b6f      	ldr	r3, [pc, #444]	; (8018088 <hanUniFontLoad+0x218>)
 8017eca:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 8017ecc:	89bb      	ldrh	r3, [r7, #12]
 8017ece:	089b      	lsrs	r3, r3, #2
 8017ed0:	4a6c      	ldr	r2, [pc, #432]	; (8018084 <hanUniFontLoad+0x214>)
 8017ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8017ed6:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 8017ed8:	89b9      	ldrh	r1, [r7, #12]
 8017eda:	4b6c      	ldr	r3, [pc, #432]	; (801808c <hanUniFontLoad+0x21c>)
 8017edc:	fba3 2301 	umull	r2, r3, r3, r1
 8017ee0:	1aca      	subs	r2, r1, r3
 8017ee2:	0852      	lsrs	r2, r2, #1
 8017ee4:	4413      	add	r3, r2
 8017ee6:	091a      	lsrs	r2, r3, #4
 8017ee8:	4613      	mov	r3, r2
 8017eea:	005b      	lsls	r3, r3, #1
 8017eec:	4413      	add	r3, r2
 8017eee:	00da      	lsls	r2, r3, #3
 8017ef0:	1ad2      	subs	r2, r2, r3
 8017ef2:	1a8b      	subs	r3, r1, r2
 8017ef4:	b29a      	uxth	r2, r3
 8017ef6:	4b66      	ldr	r3, [pc, #408]	; (8018090 <hanUniFontLoad+0x220>)
 8017ef8:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 8017efa:	89ba      	ldrh	r2, [r7, #12]
 8017efc:	4b63      	ldr	r3, [pc, #396]	; (801808c <hanUniFontLoad+0x21c>)
 8017efe:	fba3 1302 	umull	r1, r3, r3, r2
 8017f02:	1ad2      	subs	r2, r2, r3
 8017f04:	0852      	lsrs	r2, r2, #1
 8017f06:	4413      	add	r3, r2
 8017f08:	091b      	lsrs	r3, r3, #4
 8017f0a:	b29a      	uxth	r2, r3
 8017f0c:	4b61      	ldr	r3, [pc, #388]	; (8018094 <hanUniFontLoad+0x224>)
 8017f0e:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 8017f10:	4b60      	ldr	r3, [pc, #384]	; (8018094 <hanUniFontLoad+0x224>)
 8017f12:	881b      	ldrh	r3, [r3, #0]
 8017f14:	461a      	mov	r2, r3
 8017f16:	4b60      	ldr	r3, [pc, #384]	; (8018098 <hanUniFontLoad+0x228>)
 8017f18:	5c9b      	ldrb	r3, [r3, r2]
 8017f1a:	b29a      	uxth	r2, r3
 8017f1c:	4b5d      	ldr	r3, [pc, #372]	; (8018094 <hanUniFontLoad+0x224>)
 8017f1e:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 8017f20:	4b5b      	ldr	r3, [pc, #364]	; (8018090 <hanUniFontLoad+0x220>)
 8017f22:	881b      	ldrh	r3, [r3, #0]
 8017f24:	461a      	mov	r2, r3
 8017f26:	4b5d      	ldr	r3, [pc, #372]	; (801809c <hanUniFontLoad+0x22c>)
 8017f28:	5c9b      	ldrb	r3, [r3, r2]
 8017f2a:	b29a      	uxth	r2, r3
 8017f2c:	4b58      	ldr	r3, [pc, #352]	; (8018090 <hanUniFontLoad+0x220>)
 8017f2e:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 8017f30:	4b55      	ldr	r3, [pc, #340]	; (8018088 <hanUniFontLoad+0x218>)
 8017f32:	881b      	ldrh	r3, [r3, #0]
 8017f34:	461a      	mov	r2, r3
 8017f36:	4b5a      	ldr	r3, [pc, #360]	; (80180a0 <hanUniFontLoad+0x230>)
 8017f38:	5c9b      	ldrb	r3, [r3, r2]
 8017f3a:	b29a      	uxth	r2, r3
 8017f3c:	4b52      	ldr	r3, [pc, #328]	; (8018088 <hanUniFontLoad+0x218>)
 8017f3e:	801a      	strh	r2, [r3, #0]


  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8017f40:	4b51      	ldr	r3, [pc, #324]	; (8018088 <hanUniFontLoad+0x218>)
 8017f42:	881b      	ldrh	r3, [r3, #0]
 8017f44:	2b00      	cmp	r3, #0
 8017f46:	d006      	beq.n	8017f56 <hanUniFontLoad+0xe6>
 8017f48:	4b51      	ldr	r3, [pc, #324]	; (8018090 <hanUniFontLoad+0x220>)
 8017f4a:	881b      	ldrh	r3, [r3, #0]
 8017f4c:	461a      	mov	r2, r3
 8017f4e:	4b55      	ldr	r3, [pc, #340]	; (80180a4 <hanUniFontLoad+0x234>)
 8017f50:	5c9b      	ldrb	r3, [r3, r2]
 8017f52:	b29b      	uxth	r3, r3
 8017f54:	e005      	b.n	8017f62 <hanUniFontLoad+0xf2>
 8017f56:	4b4e      	ldr	r3, [pc, #312]	; (8018090 <hanUniFontLoad+0x220>)
 8017f58:	881b      	ldrh	r3, [r3, #0]
 8017f5a:	461a      	mov	r2, r3
 8017f5c:	4b52      	ldr	r3, [pc, #328]	; (80180a8 <hanUniFontLoad+0x238>)
 8017f5e:	5c9b      	ldrb	r3, [r3, r2]
 8017f60:	b29b      	uxth	r3, r3
 8017f62:	4a52      	ldr	r2, [pc, #328]	; (80180ac <hanUniFontLoad+0x23c>)
 8017f64:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8017f66:	4b4b      	ldr	r3, [pc, #300]	; (8018094 <hanUniFontLoad+0x224>)
 8017f68:	881b      	ldrh	r3, [r3, #0]
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d009      	beq.n	8017f82 <hanUniFontLoad+0x112>
 8017f6e:	4b49      	ldr	r3, [pc, #292]	; (8018094 <hanUniFontLoad+0x224>)
 8017f70:	881b      	ldrh	r3, [r3, #0]
 8017f72:	2b01      	cmp	r3, #1
 8017f74:	d005      	beq.n	8017f82 <hanUniFontLoad+0x112>
 8017f76:	4b47      	ldr	r3, [pc, #284]	; (8018094 <hanUniFontLoad+0x224>)
 8017f78:	881b      	ldrh	r3, [r3, #0]
 8017f7a:	2b10      	cmp	r3, #16
 8017f7c:	d001      	beq.n	8017f82 <hanUniFontLoad+0x112>
 8017f7e:	2301      	movs	r3, #1
 8017f80:	e000      	b.n	8017f84 <hanUniFontLoad+0x114>
 8017f82:	2300      	movs	r3, #0
 8017f84:	b29b      	uxth	r3, r3
 8017f86:	4a40      	ldr	r2, [pc, #256]	; (8018088 <hanUniFontLoad+0x218>)
 8017f88:	8812      	ldrh	r2, [r2, #0]
 8017f8a:	2a00      	cmp	r2, #0
 8017f8c:	d001      	beq.n	8017f92 <hanUniFontLoad+0x122>
 8017f8e:	2202      	movs	r2, #2
 8017f90:	e000      	b.n	8017f94 <hanUniFontLoad+0x124>
 8017f92:	2200      	movs	r2, #0
 8017f94:	4413      	add	r3, r2
 8017f96:	b29a      	uxth	r2, r3
 8017f98:	4b45      	ldr	r3, [pc, #276]	; (80180b0 <hanUniFontLoad+0x240>)
 8017f9a:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8017f9c:	4b3c      	ldr	r3, [pc, #240]	; (8018090 <hanUniFontLoad+0x220>)
 8017f9e:	881b      	ldrh	r3, [r3, #0]
 8017fa0:	461a      	mov	r2, r3
 8017fa2:	4b44      	ldr	r3, [pc, #272]	; (80180b4 <hanUniFontLoad+0x244>)
 8017fa4:	5c9b      	ldrb	r3, [r3, r2]
 8017fa6:	b29a      	uxth	r2, r3
 8017fa8:	4b43      	ldr	r3, [pc, #268]	; (80180b8 <hanUniFontLoad+0x248>)
 8017faa:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8017fac:	2300      	movs	r3, #0
 8017fae:	81fb      	strh	r3, [r7, #14]
 8017fb0:	e035      	b.n	801801e <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 8017fb2:	4b3e      	ldr	r3, [pc, #248]	; (80180ac <hanUniFontLoad+0x23c>)
 8017fb4:	881b      	ldrh	r3, [r3, #0]
 8017fb6:	461a      	mov	r2, r3
 8017fb8:	4613      	mov	r3, r2
 8017fba:	009b      	lsls	r3, r3, #2
 8017fbc:	4413      	add	r3, r2
 8017fbe:	009b      	lsls	r3, r3, #2
 8017fc0:	461a      	mov	r2, r3
 8017fc2:	4b34      	ldr	r3, [pc, #208]	; (8018094 <hanUniFontLoad+0x224>)
 8017fc4:	881b      	ldrh	r3, [r3, #0]
 8017fc6:	441a      	add	r2, r3
 8017fc8:	89fb      	ldrh	r3, [r7, #14]
 8017fca:	493c      	ldr	r1, [pc, #240]	; (80180bc <hanUniFontLoad+0x24c>)
 8017fcc:	0152      	lsls	r2, r2, #5
 8017fce:	4413      	add	r3, r2
 8017fd0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8017fd4:	89fb      	ldrh	r3, [r7, #14]
 8017fd6:	b2d1      	uxtb	r1, r2
 8017fd8:	683a      	ldr	r2, [r7, #0]
 8017fda:	4413      	add	r3, r2
 8017fdc:	460a      	mov	r2, r1
 8017fde:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 8017fe0:	89fb      	ldrh	r3, [r7, #14]
 8017fe2:	683a      	ldr	r2, [r7, #0]
 8017fe4:	4413      	add	r3, r2
 8017fe6:	7999      	ldrb	r1, [r3, #6]
 8017fe8:	4b31      	ldr	r3, [pc, #196]	; (80180b0 <hanUniFontLoad+0x240>)
 8017fea:	881b      	ldrh	r3, [r3, #0]
 8017fec:	461a      	mov	r2, r3
 8017fee:	2316      	movs	r3, #22
 8017ff0:	fb02 f303 	mul.w	r3, r2, r3
 8017ff4:	33a0      	adds	r3, #160	; 0xa0
 8017ff6:	4a26      	ldr	r2, [pc, #152]	; (8018090 <hanUniFontLoad+0x220>)
 8017ff8:	8812      	ldrh	r2, [r2, #0]
 8017ffa:	441a      	add	r2, r3
 8017ffc:	89fb      	ldrh	r3, [r7, #14]
 8017ffe:	482f      	ldr	r0, [pc, #188]	; (80180bc <hanUniFontLoad+0x24c>)
 8018000:	0152      	lsls	r2, r2, #5
 8018002:	4413      	add	r3, r2
 8018004:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8018008:	b2da      	uxtb	r2, r3
 801800a:	89fb      	ldrh	r3, [r7, #14]
 801800c:	430a      	orrs	r2, r1
 801800e:	b2d1      	uxtb	r1, r2
 8018010:	683a      	ldr	r2, [r7, #0]
 8018012:	4413      	add	r3, r2
 8018014:	460a      	mov	r2, r1
 8018016:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8018018:	89fb      	ldrh	r3, [r7, #14]
 801801a:	3301      	adds	r3, #1
 801801c:	81fb      	strh	r3, [r7, #14]
 801801e:	89fb      	ldrh	r3, [r7, #14]
 8018020:	2b1f      	cmp	r3, #31
 8018022:	d9c6      	bls.n	8017fb2 <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 8018024:	4b18      	ldr	r3, [pc, #96]	; (8018088 <hanUniFontLoad+0x218>)
 8018026:	881b      	ldrh	r3, [r3, #0]
 8018028:	2b00      	cmp	r3, #0
 801802a:	d025      	beq.n	8018078 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 801802c:	2300      	movs	r3, #0
 801802e:	81fb      	strh	r3, [r7, #14]
 8018030:	e01f      	b.n	8018072 <hanUniFontLoad+0x202>
 8018032:	89fb      	ldrh	r3, [r7, #14]
 8018034:	683a      	ldr	r2, [r7, #0]
 8018036:	4413      	add	r3, r2
 8018038:	7999      	ldrb	r1, [r3, #6]
 801803a:	4b1f      	ldr	r3, [pc, #124]	; (80180b8 <hanUniFontLoad+0x248>)
 801803c:	881b      	ldrh	r3, [r3, #0]
 801803e:	461a      	mov	r2, r3
 8018040:	4613      	mov	r3, r2
 8018042:	00db      	lsls	r3, r3, #3
 8018044:	1a9b      	subs	r3, r3, r2
 8018046:	009b      	lsls	r3, r3, #2
 8018048:	33f8      	adds	r3, #248	; 0xf8
 801804a:	4a0f      	ldr	r2, [pc, #60]	; (8018088 <hanUniFontLoad+0x218>)
 801804c:	8812      	ldrh	r2, [r2, #0]
 801804e:	441a      	add	r2, r3
 8018050:	89fb      	ldrh	r3, [r7, #14]
 8018052:	481a      	ldr	r0, [pc, #104]	; (80180bc <hanUniFontLoad+0x24c>)
 8018054:	0152      	lsls	r2, r2, #5
 8018056:	4413      	add	r3, r2
 8018058:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 801805c:	b2da      	uxtb	r2, r3
 801805e:	89fb      	ldrh	r3, [r7, #14]
 8018060:	430a      	orrs	r2, r1
 8018062:	b2d1      	uxtb	r1, r2
 8018064:	683a      	ldr	r2, [r7, #0]
 8018066:	4413      	add	r3, r2
 8018068:	460a      	mov	r2, r1
 801806a:	719a      	strb	r2, [r3, #6]
 801806c:	89fb      	ldrh	r3, [r7, #14]
 801806e:	3301      	adds	r3, #1
 8018070:	81fb      	strh	r3, [r7, #14]
 8018072:	89fb      	ldrh	r3, [r7, #14]
 8018074:	2b1f      	cmp	r3, #31
 8018076:	d9dc      	bls.n	8018032 <hanUniFontLoad+0x1c2>
  }
}
 8018078:	bf00      	nop
 801807a:	3714      	adds	r7, #20
 801807c:	46bd      	mov	sp, r7
 801807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018082:	4770      	bx	lr
 8018084:	24924925 	.word	0x24924925
 8018088:	2000d34e 	.word	0x2000d34e
 801808c:	86186187 	.word	0x86186187
 8018090:	2000d350 	.word	0x2000d350
 8018094:	2000d352 	.word	0x2000d352
 8018098:	0802a7c4 	.word	0x0802a7c4
 801809c:	0802a7e4 	.word	0x0802a7e4
 80180a0:	0802a804 	.word	0x0802a804
 80180a4:	0802a83c 	.word	0x0802a83c
 80180a8:	0802a824 	.word	0x0802a824
 80180ac:	2000d354 	.word	0x2000d354
 80180b0:	2000d356 	.word	0x2000d356
 80180b4:	0802a854 	.word	0x0802a854
 80180b8:	2000d358 	.word	0x2000d358
 80180bc:	0802cd40 	.word	0x0802cd40

080180c0 <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 80180c0:	b480      	push	{r7}
 80180c2:	b085      	sub	sp, #20
 80180c4:	af00      	add	r7, sp, #0
 80180c6:	6078      	str	r0, [r7, #4]
 80180c8:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	781b      	ldrb	r3, [r3, #0]
 80180ce:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT   .
 80180d0:	7b7b      	ldrb	r3, [r7, #13]
 80180d2:	3b20      	subs	r3, #32
 80180d4:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 80180d6:	2300      	movs	r3, #0
 80180d8:	81fb      	strh	r3, [r7, #14]
 80180da:	e00f      	b.n	80180fc <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 80180dc:	7b7a      	ldrb	r2, [r7, #13]
 80180de:	89fb      	ldrh	r3, [r7, #14]
 80180e0:	490b      	ldr	r1, [pc, #44]	; (8018110 <hanEngFontLoad+0x50>)
 80180e2:	0112      	lsls	r2, r2, #4
 80180e4:	4413      	add	r3, r2
 80180e6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80180ea:	89fb      	ldrh	r3, [r7, #14]
 80180ec:	b2d1      	uxtb	r1, r2
 80180ee:	683a      	ldr	r2, [r7, #0]
 80180f0:	4413      	add	r3, r2
 80180f2:	460a      	mov	r2, r1
 80180f4:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 80180f6:	89fb      	ldrh	r3, [r7, #14]
 80180f8:	3301      	adds	r3, #1
 80180fa:	81fb      	strh	r3, [r7, #14]
 80180fc:	89fb      	ldrh	r3, [r7, #14]
 80180fe:	2b0f      	cmp	r3, #15
 8018100:	d9ec      	bls.n	80180dc <hanEngFontLoad+0x1c>
  }
}
 8018102:	bf00      	nop
 8018104:	bf00      	nop
 8018106:	3714      	adds	r7, #20
 8018108:	46bd      	mov	sp, r7
 801810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801810e:	4770      	bx	lr
 8018110:	08028f64 	.word	0x08028f64

08018114 <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 8018114:	b480      	push	{r7}
 8018116:	b085      	sub	sp, #20
 8018118:	af00      	add	r7, sp, #0
 801811a:	4603      	mov	r3, r0
 801811c:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 801811e:	88fb      	ldrh	r3, [r7, #6]
 8018120:	0a1b      	lsrs	r3, r3, #8
 8018122:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 8018124:	88fb      	ldrh	r3, [r7, #6]
 8018126:	b2db      	uxtb	r3, r3
 8018128:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 801812a:	89fb      	ldrh	r3, [r7, #14]
 801812c:	3bb0      	subs	r3, #176	; 0xb0
 801812e:	225e      	movs	r2, #94	; 0x5e
 8018130:	fb03 f202 	mul.w	r2, r3, r2
 8018134:	89bb      	ldrh	r3, [r7, #12]
 8018136:	3ba1      	subs	r3, #161	; 0xa1
 8018138:	4413      	add	r3, r2
 801813a:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 801813c:	4a05      	ldr	r2, [pc, #20]	; (8018154 <hanCnvCodeWan2Johab+0x40>)
 801813e:	68bb      	ldr	r3, [r7, #8]
 8018140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018144:	b29b      	uxth	r3, r3
}
 8018146:	4618      	mov	r0, r3
 8018148:	3714      	adds	r7, #20
 801814a:	46bd      	mov	sp, r7
 801814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018150:	4770      	bx	lr
 8018152:	bf00      	nop
 8018154:	0802a880 	.word	0x0802a880

08018158 <TransferDoneISR>:
static void st7735SetRotation(uint8_t m);
static bool st7735Reset(void);


static void TransferDoneISR(void)
{
 8018158:	b580      	push	{r7, lr}
 801815a:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 801815c:	4b0a      	ldr	r3, [pc, #40]	; (8018188 <TransferDoneISR+0x30>)
 801815e:	781b      	ldrb	r3, [r3, #0]
 8018160:	b2db      	uxtb	r3, r3
 8018162:	2b00      	cmp	r3, #0
 8018164:	d00d      	beq.n	8018182 <TransferDoneISR+0x2a>
  {
    is_write_frame = false;
 8018166:	4b08      	ldr	r3, [pc, #32]	; (8018188 <TransferDoneISR+0x30>)
 8018168:	2200      	movs	r2, #0
 801816a:	701a      	strb	r2, [r3, #0]
    gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 801816c:	2101      	movs	r1, #1
 801816e:	2002      	movs	r0, #2
 8018170:	f7fb fbc6 	bl	8013900 <gpioPinWrite>

    if (frameCallBack != NULL)
 8018174:	4b05      	ldr	r3, [pc, #20]	; (801818c <TransferDoneISR+0x34>)
 8018176:	681b      	ldr	r3, [r3, #0]
 8018178:	2b00      	cmp	r3, #0
 801817a:	d002      	beq.n	8018182 <TransferDoneISR+0x2a>
    {
      frameCallBack();
 801817c:	4b03      	ldr	r3, [pc, #12]	; (801818c <TransferDoneISR+0x34>)
 801817e:	681b      	ldr	r3, [r3, #0]
 8018180:	4798      	blx	r3
    }
  }
}
 8018182:	bf00      	nop
 8018184:	bd80      	pop	{r7, pc}
 8018186:	bf00      	nop
 8018188:	2000d360 	.word	0x2000d360
 801818c:	2000d35c 	.word	0x2000d35c

08018190 <st7735Init>:


bool st7735Init(void)
{
 8018190:	b580      	push	{r7, lr}
 8018192:	b082      	sub	sp, #8
 8018194:	af00      	add	r7, sp, #0
  bool ret;

  ret = st7735Reset();
 8018196:	f000 f835 	bl	8018204 <st7735Reset>
 801819a:	4603      	mov	r3, r0
 801819c:	71fb      	strb	r3, [r7, #7]

  return ret;
 801819e:	79fb      	ldrb	r3, [r7, #7]
}
 80181a0:	4618      	mov	r0, r3
 80181a2:	3708      	adds	r7, #8
 80181a4:	46bd      	mov	sp, r7
 80181a6:	bd80      	pop	{r7, pc}

080181a8 <st7735InitDriver>:

bool st7735InitDriver(lcd_driver_t *p_driver)
{
 80181a8:	b480      	push	{r7}
 80181aa:	b083      	sub	sp, #12
 80181ac:	af00      	add	r7, sp, #0
 80181ae:	6078      	str	r0, [r7, #4]
  p_driver->init = st7735Init;
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	4a0d      	ldr	r2, [pc, #52]	; (80181e8 <st7735InitDriver+0x40>)
 80181b4:	601a      	str	r2, [r3, #0]
  p_driver->reset = st7735Reset;
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	4a0c      	ldr	r2, [pc, #48]	; (80181ec <st7735InitDriver+0x44>)
 80181ba:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = st7735SetWindow;
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	4a0c      	ldr	r2, [pc, #48]	; (80181f0 <st7735InitDriver+0x48>)
 80181c0:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = st7735GetWidth;
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	4a0b      	ldr	r2, [pc, #44]	; (80181f4 <st7735InitDriver+0x4c>)
 80181c6:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = st7735GetHeight;
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	4a0b      	ldr	r2, [pc, #44]	; (80181f8 <st7735InitDriver+0x50>)
 80181cc:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = st7735SetCallBack;
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	4a0a      	ldr	r2, [pc, #40]	; (80181fc <st7735InitDriver+0x54>)
 80181d2:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = st7735SendBuffer;
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	4a0a      	ldr	r2, [pc, #40]	; (8018200 <st7735InitDriver+0x58>)
 80181d8:	619a      	str	r2, [r3, #24]
  return true;
 80181da:	2301      	movs	r3, #1
}
 80181dc:	4618      	mov	r0, r3
 80181de:	370c      	adds	r7, #12
 80181e0:	46bd      	mov	sp, r7
 80181e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181e6:	4770      	bx	lr
 80181e8:	08018191 	.word	0x08018191
 80181ec:	08018205 	.word	0x08018205
 80181f0:	080184c9 	.word	0x080184c9
 80181f4:	0801827d 	.word	0x0801827d
 80181f8:	0801828d 	.word	0x0801828d
 80181fc:	08018721 	.word	0x08018721
 8018200:	080186d5 	.word	0x080186d5

08018204 <st7735Reset>:

bool st7735Reset(void)
{
 8018204:	b580      	push	{r7, lr}
 8018206:	b082      	sub	sp, #8
 8018208:	af02      	add	r7, sp, #8
  spiBegin(spi_ch);
 801820a:	4b1a      	ldr	r3, [pc, #104]	; (8018274 <st7735Reset+0x70>)
 801820c:	781b      	ldrb	r3, [r3, #0]
 801820e:	4618      	mov	r0, r3
 8018210:	f7fe f8da 	bl	80163c8 <spiBegin>
  spiSetDataMode(spi_ch, SPI_MODE0);
 8018214:	4b17      	ldr	r3, [pc, #92]	; (8018274 <st7735Reset+0x70>)
 8018216:	781b      	ldrb	r3, [r3, #0]
 8018218:	2100      	movs	r1, #0
 801821a:	4618      	mov	r0, r3
 801821c:	f7fe f930 	bl	8016480 <spiSetDataMode>

  spiAttachTxInterrupt(spi_ch, TransferDoneISR);
 8018220:	4b14      	ldr	r3, [pc, #80]	; (8018274 <st7735Reset+0x70>)
 8018222:	781b      	ldrb	r3, [r3, #0]
 8018224:	4914      	ldr	r1, [pc, #80]	; (8018278 <st7735Reset+0x74>)
 8018226:	4618      	mov	r0, r3
 8018228:	f7fe fa60 	bl	80166ec <spiAttachTxInterrupt>

  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 801822c:	2100      	movs	r1, #0
 801822e:	2001      	movs	r0, #1
 8018230:	f7fb fb66 	bl	8013900 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_DC,  _DEF_HIGH);
 8018234:	2101      	movs	r1, #1
 8018236:	2003      	movs	r0, #3
 8018238:	f7fb fb62 	bl	8013900 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS,  _DEF_HIGH);
 801823c:	2101      	movs	r1, #1
 801823e:	2002      	movs	r0, #2
 8018240:	f7fb fb5e 	bl	8013900 <gpioPinWrite>
  delay(10);
 8018244:	200a      	movs	r0, #10
 8018246:	f7f9 fc0f 	bl	8011a68 <delay>

  st7735InitRegs();
 801824a:	f000 f863 	bl	8018314 <st7735InitRegs>


  st7735SetRotation(1);
 801824e:	2001      	movs	r0, #1
 8018250:	f000 f910 	bl	8018474 <st7735SetRotation>
  st7735FillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, black);
 8018254:	2300      	movs	r3, #0
 8018256:	9300      	str	r3, [sp, #0]
 8018258:	2380      	movs	r3, #128	; 0x80
 801825a:	22a0      	movs	r2, #160	; 0xa0
 801825c:	2100      	movs	r1, #0
 801825e:	2000      	movs	r0, #0
 8018260:	f000 f97e 	bl	8018560 <st7735FillRect>
  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 8018264:	2100      	movs	r1, #0
 8018266:	2001      	movs	r0, #1
 8018268:	f7fb fb4a 	bl	8013900 <gpioPinWrite>
  return true;
 801826c:	2301      	movs	r3, #1
}
 801826e:	4618      	mov	r0, r3
 8018270:	46bd      	mov	sp, r7
 8018272:	bd80      	pop	{r7, pc}
 8018274:	2000d35a 	.word	0x2000d35a
 8018278:	08018159 	.word	0x08018159

0801827c <st7735GetWidth>:

uint16_t st7735GetWidth(void)
{
 801827c:	b480      	push	{r7}
 801827e:	af00      	add	r7, sp, #0
  return HW_LCD_WIDTH;
 8018280:	23a0      	movs	r3, #160	; 0xa0
}
 8018282:	4618      	mov	r0, r3
 8018284:	46bd      	mov	sp, r7
 8018286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801828a:	4770      	bx	lr

0801828c <st7735GetHeight>:

uint16_t st7735GetHeight(void)
{
 801828c:	b480      	push	{r7}
 801828e:	af00      	add	r7, sp, #0
  return HW_LCD_HEIGHT;
 8018290:	2380      	movs	r3, #128	; 0x80
}
 8018292:	4618      	mov	r0, r3
 8018294:	46bd      	mov	sp, r7
 8018296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801829a:	4770      	bx	lr

0801829c <writecommand>:

void writecommand(uint8_t c)
{
 801829c:	b580      	push	{r7, lr}
 801829e:	b082      	sub	sp, #8
 80182a0:	af00      	add	r7, sp, #0
 80182a2:	4603      	mov	r3, r0
 80182a4:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_LOW);
 80182a6:	2100      	movs	r1, #0
 80182a8:	2003      	movs	r0, #3
 80182aa:	f7fb fb29 	bl	8013900 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80182ae:	2100      	movs	r1, #0
 80182b0:	2002      	movs	r0, #2
 80182b2:	f7fb fb25 	bl	8013900 <gpioPinWrite>

  spiTransfer8(spi_ch, c);
 80182b6:	4b07      	ldr	r3, [pc, #28]	; (80182d4 <writecommand+0x38>)
 80182b8:	781b      	ldrb	r3, [r3, #0]
 80182ba:	79fa      	ldrb	r2, [r7, #7]
 80182bc:	4611      	mov	r1, r2
 80182be:	4618      	mov	r0, r3
 80182c0:	f7fe f972 	bl	80165a8 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80182c4:	2101      	movs	r1, #1
 80182c6:	2002      	movs	r0, #2
 80182c8:	f7fb fb1a 	bl	8013900 <gpioPinWrite>
}
 80182cc:	bf00      	nop
 80182ce:	3708      	adds	r7, #8
 80182d0:	46bd      	mov	sp, r7
 80182d2:	bd80      	pop	{r7, pc}
 80182d4:	2000d35a 	.word	0x2000d35a

080182d8 <writedata>:

void writedata(uint8_t d)
{
 80182d8:	b580      	push	{r7, lr}
 80182da:	b082      	sub	sp, #8
 80182dc:	af00      	add	r7, sp, #0
 80182de:	4603      	mov	r3, r0
 80182e0:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 80182e2:	2101      	movs	r1, #1
 80182e4:	2003      	movs	r0, #3
 80182e6:	f7fb fb0b 	bl	8013900 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80182ea:	2100      	movs	r1, #0
 80182ec:	2002      	movs	r0, #2
 80182ee:	f7fb fb07 	bl	8013900 <gpioPinWrite>

  spiTransfer8(spi_ch, d);
 80182f2:	4b07      	ldr	r3, [pc, #28]	; (8018310 <writedata+0x38>)
 80182f4:	781b      	ldrb	r3, [r3, #0]
 80182f6:	79fa      	ldrb	r2, [r7, #7]
 80182f8:	4611      	mov	r1, r2
 80182fa:	4618      	mov	r0, r3
 80182fc:	f7fe f954 	bl	80165a8 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8018300:	2101      	movs	r1, #1
 8018302:	2002      	movs	r0, #2
 8018304:	f7fb fafc 	bl	8013900 <gpioPinWrite>
}
 8018308:	bf00      	nop
 801830a:	3708      	adds	r7, #8
 801830c:	46bd      	mov	sp, r7
 801830e:	bd80      	pop	{r7, pc}
 8018310:	2000d35a 	.word	0x2000d35a

08018314 <st7735InitRegs>:

void st7735InitRegs(void)
{
 8018314:	b580      	push	{r7, lr}
 8018316:	af00      	add	r7, sp, #0
  writecommand(ST7735_SWRESET); //  1: Software reset, 0 args, w/delay
 8018318:	2001      	movs	r0, #1
 801831a:	f7ff ffbf 	bl	801829c <writecommand>
  delay(10);
 801831e:	200a      	movs	r0, #10
 8018320:	f7f9 fba2 	bl	8011a68 <delay>

  writecommand(ST7735_SLPOUT);  //  2: Out of sleep mode, 0 args, w/delay
 8018324:	2011      	movs	r0, #17
 8018326:	f7ff ffb9 	bl	801829c <writecommand>
  delay(10);
 801832a:	200a      	movs	r0, #10
 801832c:	f7f9 fb9c 	bl	8011a68 <delay>

  writecommand(ST7735_FRMCTR1); //  3: Frame rate ctrl - normal mode, 3 args:
 8018330:	20b1      	movs	r0, #177	; 0xb1
 8018332:	f7ff ffb3 	bl	801829c <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 8018336:	2001      	movs	r0, #1
 8018338:	f7ff ffce 	bl	80182d8 <writedata>
  writedata(0x2C);
 801833c:	202c      	movs	r0, #44	; 0x2c
 801833e:	f7ff ffcb 	bl	80182d8 <writedata>
  writedata(0x2D);
 8018342:	202d      	movs	r0, #45	; 0x2d
 8018344:	f7ff ffc8 	bl	80182d8 <writedata>

  writecommand(ST7735_FRMCTR2); //  4: Frame rate control - idle mode, 3 args:
 8018348:	20b2      	movs	r0, #178	; 0xb2
 801834a:	f7ff ffa7 	bl	801829c <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 801834e:	2001      	movs	r0, #1
 8018350:	f7ff ffc2 	bl	80182d8 <writedata>
  writedata(0x2C);
 8018354:	202c      	movs	r0, #44	; 0x2c
 8018356:	f7ff ffbf 	bl	80182d8 <writedata>
  writedata(0x2D);
 801835a:	202d      	movs	r0, #45	; 0x2d
 801835c:	f7ff ffbc 	bl	80182d8 <writedata>

  writecommand(ST7735_FRMCTR3); //  5: Frame rate ctrl - partial mode, 6 args:
 8018360:	20b3      	movs	r0, #179	; 0xb3
 8018362:	f7ff ff9b 	bl	801829c <writecommand>
  writedata(0x01);              //     Dot inversion mode
 8018366:	2001      	movs	r0, #1
 8018368:	f7ff ffb6 	bl	80182d8 <writedata>
  writedata(0x2C);
 801836c:	202c      	movs	r0, #44	; 0x2c
 801836e:	f7ff ffb3 	bl	80182d8 <writedata>
  writedata(0x2D);
 8018372:	202d      	movs	r0, #45	; 0x2d
 8018374:	f7ff ffb0 	bl	80182d8 <writedata>
  writedata(0x01);              //     Line inversion mode
 8018378:	2001      	movs	r0, #1
 801837a:	f7ff ffad 	bl	80182d8 <writedata>
  writedata(0x2C);
 801837e:	202c      	movs	r0, #44	; 0x2c
 8018380:	f7ff ffaa 	bl	80182d8 <writedata>
  writedata(0x2D);
 8018384:	202d      	movs	r0, #45	; 0x2d
 8018386:	f7ff ffa7 	bl	80182d8 <writedata>

  writecommand(ST7735_INVCTR);  //  6: Display inversion ctrl, 1 arg, no delay:
 801838a:	20b4      	movs	r0, #180	; 0xb4
 801838c:	f7ff ff86 	bl	801829c <writecommand>
  writedata(0x07);              //     No inversion
 8018390:	2007      	movs	r0, #7
 8018392:	f7ff ffa1 	bl	80182d8 <writedata>

  writecommand(ST7735_PWCTR1);  //  7: Power control, 3 args, no delay:
 8018396:	20c0      	movs	r0, #192	; 0xc0
 8018398:	f7ff ff80 	bl	801829c <writecommand>
  writedata(0xA2);
 801839c:	20a2      	movs	r0, #162	; 0xa2
 801839e:	f7ff ff9b 	bl	80182d8 <writedata>
  writedata(0x02);              //     -4.6V
 80183a2:	2002      	movs	r0, #2
 80183a4:	f7ff ff98 	bl	80182d8 <writedata>
  writedata(0x84);              //     AUTO mode
 80183a8:	2084      	movs	r0, #132	; 0x84
 80183aa:	f7ff ff95 	bl	80182d8 <writedata>

  writecommand(ST7735_PWCTR2);  //  8: Power control, 1 arg, no delay:
 80183ae:	20c1      	movs	r0, #193	; 0xc1
 80183b0:	f7ff ff74 	bl	801829c <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 80183b4:	20c5      	movs	r0, #197	; 0xc5
 80183b6:	f7ff ff8f 	bl	80182d8 <writedata>

  writecommand(ST7735_PWCTR3);  //  9: Power control, 2 args, no delay:
 80183ba:	20c2      	movs	r0, #194	; 0xc2
 80183bc:	f7ff ff6e 	bl	801829c <writecommand>
  writedata(0x0A);              //     Opamp current small
 80183c0:	200a      	movs	r0, #10
 80183c2:	f7ff ff89 	bl	80182d8 <writedata>
  writedata(0x00);              //     Boost frequency
 80183c6:	2000      	movs	r0, #0
 80183c8:	f7ff ff86 	bl	80182d8 <writedata>

  writecommand(ST7735_PWCTR4);  // 10: Power control, 2 args, no delay:
 80183cc:	20c3      	movs	r0, #195	; 0xc3
 80183ce:	f7ff ff65 	bl	801829c <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 80183d2:	208a      	movs	r0, #138	; 0x8a
 80183d4:	f7ff ff80 	bl	80182d8 <writedata>
  writedata(0x2A);
 80183d8:	202a      	movs	r0, #42	; 0x2a
 80183da:	f7ff ff7d 	bl	80182d8 <writedata>

  writecommand(ST7735_PWCTR5);  // 11: Power control, 2 args, no delay:
 80183de:	20c4      	movs	r0, #196	; 0xc4
 80183e0:	f7ff ff5c 	bl	801829c <writecommand>
  writedata(0x8A);
 80183e4:	208a      	movs	r0, #138	; 0x8a
 80183e6:	f7ff ff77 	bl	80182d8 <writedata>
  writedata(0xEE);
 80183ea:	20ee      	movs	r0, #238	; 0xee
 80183ec:	f7ff ff74 	bl	80182d8 <writedata>

  writecommand(ST7735_VMCTR1);  // 12: Power control, 1 arg, no delay:
 80183f0:	20c5      	movs	r0, #197	; 0xc5
 80183f2:	f7ff ff53 	bl	801829c <writecommand>
  writedata(0x0E);
 80183f6:	200e      	movs	r0, #14
 80183f8:	f7ff ff6e 	bl	80182d8 <writedata>

#if HW_ST7735_MODEL == 0
  writecommand(ST7735_INVON);   // 13: Don't invert display, no args, no delay
#else
  writecommand(ST7735_INVOFF);  // 13: Don't invert display, no args, no delay
 80183fc:	2020      	movs	r0, #32
 80183fe:	f7ff ff4d 	bl	801829c <writecommand>
#endif

  writecommand(ST7735_MADCTL);  // 14: Memory access control (directions), 1 arg:
 8018402:	2036      	movs	r0, #54	; 0x36
 8018404:	f7ff ff4a 	bl	801829c <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 8018408:	20c8      	movs	r0, #200	; 0xc8
 801840a:	f7ff ff65 	bl	80182d8 <writedata>

  writecommand(ST7735_COLMOD);  // 15: set color mode, 1 arg, no delay:
 801840e:	203a      	movs	r0, #58	; 0x3a
 8018410:	f7ff ff44 	bl	801829c <writecommand>
  writedata(0x05);              //     16-bit color
 8018414:	2005      	movs	r0, #5
 8018416:	f7ff ff5f 	bl	80182d8 <writedata>


  writecommand(ST7735_CASET);   //  1: Column addr set, 4 args, no delay:
 801841a:	202a      	movs	r0, #42	; 0x2a
 801841c:	f7ff ff3e 	bl	801829c <writecommand>
  writedata(0x00);
 8018420:	2000      	movs	r0, #0
 8018422:	f7ff ff59 	bl	80182d8 <writedata>
  writedata(0x00);              //     XSTART = 0
 8018426:	2000      	movs	r0, #0
 8018428:	f7ff ff56 	bl	80182d8 <writedata>
  writedata(0x00);
 801842c:	2000      	movs	r0, #0
 801842e:	f7ff ff53 	bl	80182d8 <writedata>
  writedata(HW_LCD_WIDTH-1);    //     XEND = 159
 8018432:	209f      	movs	r0, #159	; 0x9f
 8018434:	f7ff ff50 	bl	80182d8 <writedata>

  writecommand(ST7735_RASET);   //  2: Row addr set, 4 args, no delay:
 8018438:	202b      	movs	r0, #43	; 0x2b
 801843a:	f7ff ff2f 	bl	801829c <writecommand>
  writedata(0x00);
 801843e:	2000      	movs	r0, #0
 8018440:	f7ff ff4a 	bl	80182d8 <writedata>
  writedata(0x00);              //     XSTART = 0
 8018444:	2000      	movs	r0, #0
 8018446:	f7ff ff47 	bl	80182d8 <writedata>
  writedata(0x00);
 801844a:	2000      	movs	r0, #0
 801844c:	f7ff ff44 	bl	80182d8 <writedata>
  writedata(HW_LCD_HEIGHT-1);   //     XEND = 79
 8018450:	207f      	movs	r0, #127	; 0x7f
 8018452:	f7ff ff41 	bl	80182d8 <writedata>


  writecommand(ST7735_NORON);   //  3: Normal display on, no args, w/delay
 8018456:	2013      	movs	r0, #19
 8018458:	f7ff ff20 	bl	801829c <writecommand>
  delay(10);
 801845c:	200a      	movs	r0, #10
 801845e:	f7f9 fb03 	bl	8011a68 <delay>
  writecommand(ST7735_DISPON);  //  4: Main screen turn on, no args w/delay
 8018462:	2029      	movs	r0, #41	; 0x29
 8018464:	f7ff ff1a 	bl	801829c <writecommand>
  delay(10);
 8018468:	200a      	movs	r0, #10
 801846a:	f7f9 fafd 	bl	8011a68 <delay>
}
 801846e:	bf00      	nop
 8018470:	bd80      	pop	{r7, pc}
	...

08018474 <st7735SetRotation>:

void st7735SetRotation(uint8_t mode)
{
 8018474:	b580      	push	{r7, lr}
 8018476:	b082      	sub	sp, #8
 8018478:	af00      	add	r7, sp, #0
 801847a:	4603      	mov	r3, r0
 801847c:	71fb      	strb	r3, [r7, #7]
  writecommand(ST7735_MADCTL);
 801847e:	2036      	movs	r0, #54	; 0x36
 8018480:	f7ff ff0c 	bl	801829c <writecommand>

  switch (mode)
 8018484:	79fb      	ldrb	r3, [r7, #7]
 8018486:	2b03      	cmp	r3, #3
 8018488:	d81a      	bhi.n	80184c0 <st7735SetRotation+0x4c>
 801848a:	a201      	add	r2, pc, #4	; (adr r2, 8018490 <st7735SetRotation+0x1c>)
 801848c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018490:	080184a1 	.word	0x080184a1
 8018494:	080184a9 	.word	0x080184a9
 8018498:	080184b1 	.word	0x080184b1
 801849c:	080184b9 	.word	0x080184b9
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 80184a0:	20c0      	movs	r0, #192	; 0xc0
 80184a2:	f7ff ff19 	bl	80182d8 <writedata>
     break;
 80184a6:	e00b      	b.n	80184c0 <st7735SetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 80184a8:	20a0      	movs	r0, #160	; 0xa0
 80184aa:	f7ff ff15 	bl	80182d8 <writedata>
     break;
 80184ae:	e007      	b.n	80184c0 <st7735SetRotation+0x4c>

  case 2:
    writedata(MADCTL_RGB);
 80184b0:	2000      	movs	r0, #0
 80184b2:	f7ff ff11 	bl	80182d8 <writedata>
    break;
 80184b6:	e003      	b.n	80184c0 <st7735SetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 80184b8:	2060      	movs	r0, #96	; 0x60
 80184ba:	f7ff ff0d 	bl	80182d8 <writedata>
     break;
 80184be:	bf00      	nop
  }
}
 80184c0:	bf00      	nop
 80184c2:	3708      	adds	r7, #8
 80184c4:	46bd      	mov	sp, r7
 80184c6:	bd80      	pop	{r7, pc}

080184c8 <st7735SetWindow>:

void st7735SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 80184c8:	b580      	push	{r7, lr}
 80184ca:	b084      	sub	sp, #16
 80184cc:	af00      	add	r7, sp, #0
 80184ce:	60f8      	str	r0, [r7, #12]
 80184d0:	60b9      	str	r1, [r7, #8]
 80184d2:	607a      	str	r2, [r7, #4]
 80184d4:	603b      	str	r3, [r7, #0]
  spiSetBitWidth(spi_ch, 8);
 80184d6:	4b21      	ldr	r3, [pc, #132]	; (801855c <st7735SetWindow+0x94>)
 80184d8:	781b      	ldrb	r3, [r3, #0]
 80184da:	2108      	movs	r1, #8
 80184dc:	4618      	mov	r0, r3
 80184de:	f7fe f833 	bl	8016548 <spiSetBitWidth>

  writecommand(ST7735_CASET); // Column addr set
 80184e2:	202a      	movs	r0, #42	; 0x2a
 80184e4:	f7ff feda 	bl	801829c <writecommand>
  writedata(0x00);
 80184e8:	2000      	movs	r0, #0
 80184ea:	f7ff fef5 	bl	80182d8 <writedata>
  writedata(x0+colstart);     // XSTART
 80184ee:	68fb      	ldr	r3, [r7, #12]
 80184f0:	b2da      	uxtb	r2, r3
 80184f2:	2300      	movs	r3, #0
 80184f4:	b2db      	uxtb	r3, r3
 80184f6:	4413      	add	r3, r2
 80184f8:	b2db      	uxtb	r3, r3
 80184fa:	4618      	mov	r0, r3
 80184fc:	f7ff feec 	bl	80182d8 <writedata>
  writedata(0x00);
 8018500:	2000      	movs	r0, #0
 8018502:	f7ff fee9 	bl	80182d8 <writedata>
  writedata(x1+colstart);     // XEND
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	b2da      	uxtb	r2, r3
 801850a:	2300      	movs	r3, #0
 801850c:	b2db      	uxtb	r3, r3
 801850e:	4413      	add	r3, r2
 8018510:	b2db      	uxtb	r3, r3
 8018512:	4618      	mov	r0, r3
 8018514:	f7ff fee0 	bl	80182d8 <writedata>

  writecommand(ST7735_RASET); // Row addr set
 8018518:	202b      	movs	r0, #43	; 0x2b
 801851a:	f7ff febf 	bl	801829c <writecommand>
  writedata(0x00);
 801851e:	2000      	movs	r0, #0
 8018520:	f7ff feda 	bl	80182d8 <writedata>
  writedata(y0+rowstart);     // YSTART
 8018524:	68bb      	ldr	r3, [r7, #8]
 8018526:	b2da      	uxtb	r2, r3
 8018528:	2300      	movs	r3, #0
 801852a:	b2db      	uxtb	r3, r3
 801852c:	4413      	add	r3, r2
 801852e:	b2db      	uxtb	r3, r3
 8018530:	4618      	mov	r0, r3
 8018532:	f7ff fed1 	bl	80182d8 <writedata>
  writedata(0x00);
 8018536:	2000      	movs	r0, #0
 8018538:	f7ff fece 	bl	80182d8 <writedata>
  writedata(y1+rowstart);     // YEND
 801853c:	683b      	ldr	r3, [r7, #0]
 801853e:	b2da      	uxtb	r2, r3
 8018540:	2300      	movs	r3, #0
 8018542:	b2db      	uxtb	r3, r3
 8018544:	4413      	add	r3, r2
 8018546:	b2db      	uxtb	r3, r3
 8018548:	4618      	mov	r0, r3
 801854a:	f7ff fec5 	bl	80182d8 <writedata>

  writecommand(ST7735_RAMWR); // write to RAM
 801854e:	202c      	movs	r0, #44	; 0x2c
 8018550:	f7ff fea4 	bl	801829c <writecommand>
}
 8018554:	bf00      	nop
 8018556:	3710      	adds	r7, #16
 8018558:	46bd      	mov	sp, r7
 801855a:	bd80      	pop	{r7, pc}
 801855c:	2000d35a 	.word	0x2000d35a

08018560 <st7735FillRect>:

void st7735FillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 8018560:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018564:	b089      	sub	sp, #36	; 0x24
 8018566:	af00      	add	r7, sp, #0
 8018568:	60f8      	str	r0, [r7, #12]
 801856a:	60b9      	str	r1, [r7, #8]
 801856c:	607a      	str	r2, [r7, #4]
 801856e:	603b      	str	r3, [r7, #0]
 8018570:	466b      	mov	r3, sp
 8018572:	461e      	mov	r6, r3
  uint16_t line_buf[w];
 8018574:	6879      	ldr	r1, [r7, #4]
 8018576:	1e4b      	subs	r3, r1, #1
 8018578:	617b      	str	r3, [r7, #20]
 801857a:	460a      	mov	r2, r1
 801857c:	2300      	movs	r3, #0
 801857e:	4690      	mov	r8, r2
 8018580:	4699      	mov	r9, r3
 8018582:	f04f 0200 	mov.w	r2, #0
 8018586:	f04f 0300 	mov.w	r3, #0
 801858a:	ea4f 1309 	mov.w	r3, r9, lsl #4
 801858e:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8018592:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8018596:	460a      	mov	r2, r1
 8018598:	2300      	movs	r3, #0
 801859a:	4614      	mov	r4, r2
 801859c:	461d      	mov	r5, r3
 801859e:	f04f 0200 	mov.w	r2, #0
 80185a2:	f04f 0300 	mov.w	r3, #0
 80185a6:	012b      	lsls	r3, r5, #4
 80185a8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80185ac:	0122      	lsls	r2, r4, #4
 80185ae:	460b      	mov	r3, r1
 80185b0:	005b      	lsls	r3, r3, #1
 80185b2:	3307      	adds	r3, #7
 80185b4:	08db      	lsrs	r3, r3, #3
 80185b6:	00db      	lsls	r3, r3, #3
 80185b8:	ebad 0d03 	sub.w	sp, sp, r3
 80185bc:	466b      	mov	r3, sp
 80185be:	3301      	adds	r3, #1
 80185c0:	085b      	lsrs	r3, r3, #1
 80185c2:	005b      	lsls	r3, r3, #1
 80185c4:	613b      	str	r3, [r7, #16]

  // Clipping
  if ((x >= _width) || (y >= _height)) return;
 80185c6:	22a0      	movs	r2, #160	; 0xa0
 80185c8:	68fb      	ldr	r3, [r7, #12]
 80185ca:	4293      	cmp	r3, r2
 80185cc:	da78      	bge.n	80186c0 <st7735FillRect+0x160>
 80185ce:	2280      	movs	r2, #128	; 0x80
 80185d0:	68bb      	ldr	r3, [r7, #8]
 80185d2:	4293      	cmp	r3, r2
 80185d4:	da74      	bge.n	80186c0 <st7735FillRect+0x160>

  if (x < 0) { w += x; x = 0; }
 80185d6:	68fb      	ldr	r3, [r7, #12]
 80185d8:	2b00      	cmp	r3, #0
 80185da:	da05      	bge.n	80185e8 <st7735FillRect+0x88>
 80185dc:	687a      	ldr	r2, [r7, #4]
 80185de:	68fb      	ldr	r3, [r7, #12]
 80185e0:	4413      	add	r3, r2
 80185e2:	607b      	str	r3, [r7, #4]
 80185e4:	2300      	movs	r3, #0
 80185e6:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 80185e8:	68bb      	ldr	r3, [r7, #8]
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	da05      	bge.n	80185fa <st7735FillRect+0x9a>
 80185ee:	683a      	ldr	r2, [r7, #0]
 80185f0:	68bb      	ldr	r3, [r7, #8]
 80185f2:	4413      	add	r3, r2
 80185f4:	603b      	str	r3, [r7, #0]
 80185f6:	2300      	movs	r3, #0
 80185f8:	60bb      	str	r3, [r7, #8]

  if ((x + w) > _width)  w = _width  - x;
 80185fa:	68fa      	ldr	r2, [r7, #12]
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	4413      	add	r3, r2
 8018600:	22a0      	movs	r2, #160	; 0xa0
 8018602:	4293      	cmp	r3, r2
 8018604:	dd03      	ble.n	801860e <st7735FillRect+0xae>
 8018606:	22a0      	movs	r2, #160	; 0xa0
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	1ad3      	subs	r3, r2, r3
 801860c:	607b      	str	r3, [r7, #4]
  if ((y + h) > _height) h = _height - y;
 801860e:	68ba      	ldr	r2, [r7, #8]
 8018610:	683b      	ldr	r3, [r7, #0]
 8018612:	4413      	add	r3, r2
 8018614:	2280      	movs	r2, #128	; 0x80
 8018616:	4293      	cmp	r3, r2
 8018618:	dd03      	ble.n	8018622 <st7735FillRect+0xc2>
 801861a:	2280      	movs	r2, #128	; 0x80
 801861c:	68bb      	ldr	r3, [r7, #8]
 801861e:	1ad3      	subs	r3, r2, r3
 8018620:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	2b00      	cmp	r3, #0
 8018626:	dd4d      	ble.n	80186c4 <st7735FillRect+0x164>
 8018628:	683b      	ldr	r3, [r7, #0]
 801862a:	2b00      	cmp	r3, #0
 801862c:	dd4a      	ble.n	80186c4 <st7735FillRect+0x164>


  st7735SetWindow(x, y, x + w - 1, y + h - 1);
 801862e:	68fa      	ldr	r2, [r7, #12]
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	4413      	add	r3, r2
 8018634:	1e59      	subs	r1, r3, #1
 8018636:	68ba      	ldr	r2, [r7, #8]
 8018638:	683b      	ldr	r3, [r7, #0]
 801863a:	4413      	add	r3, r2
 801863c:	3b01      	subs	r3, #1
 801863e:	460a      	mov	r2, r1
 8018640:	68b9      	ldr	r1, [r7, #8]
 8018642:	68f8      	ldr	r0, [r7, #12]
 8018644:	f7ff ff40 	bl	80184c8 <st7735SetWindow>
  spiSetBitWidth(spi_ch, 16);
 8018648:	4b21      	ldr	r3, [pc, #132]	; (80186d0 <st7735FillRect+0x170>)
 801864a:	781b      	ldrb	r3, [r3, #0]
 801864c:	2110      	movs	r1, #16
 801864e:	4618      	mov	r0, r3
 8018650:	f7fd ff7a 	bl	8016548 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8018654:	2101      	movs	r1, #1
 8018656:	2003      	movs	r0, #3
 8018658:	f7fb f952 	bl	8013900 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 801865c:	2100      	movs	r1, #0
 801865e:	2002      	movs	r0, #2
 8018660:	f7fb f94e 	bl	8013900 <gpioPinWrite>

  for (int i=0; i<w; i++)
 8018664:	2300      	movs	r3, #0
 8018666:	61fb      	str	r3, [r7, #28]
 8018668:	e008      	b.n	801867c <st7735FillRect+0x11c>
  {
    line_buf[i] = color;
 801866a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801866c:	b299      	uxth	r1, r3
 801866e:	693b      	ldr	r3, [r7, #16]
 8018670:	69fa      	ldr	r2, [r7, #28]
 8018672:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int i=0; i<w; i++)
 8018676:	69fb      	ldr	r3, [r7, #28]
 8018678:	3301      	adds	r3, #1
 801867a:	61fb      	str	r3, [r7, #28]
 801867c:	69fa      	ldr	r2, [r7, #28]
 801867e:	687b      	ldr	r3, [r7, #4]
 8018680:	429a      	cmp	r2, r3
 8018682:	dbf2      	blt.n	801866a <st7735FillRect+0x10a>
  }
  for (int i=0; i<h; i++)
 8018684:	2300      	movs	r3, #0
 8018686:	61bb      	str	r3, [r7, #24]
 8018688:	e00e      	b.n	80186a8 <st7735FillRect+0x148>
  {
    if (spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10) != true)
 801868a:	687a      	ldr	r2, [r7, #4]
 801868c:	230a      	movs	r3, #10
 801868e:	6939      	ldr	r1, [r7, #16]
 8018690:	2000      	movs	r0, #0
 8018692:	f7fd ffdb 	bl	801664c <spiDmaTxTransfer>
 8018696:	4603      	mov	r3, r0
 8018698:	f083 0301 	eor.w	r3, r3, #1
 801869c:	b2db      	uxtb	r3, r3
 801869e:	2b00      	cmp	r3, #0
 80186a0:	d107      	bne.n	80186b2 <st7735FillRect+0x152>
  for (int i=0; i<h; i++)
 80186a2:	69bb      	ldr	r3, [r7, #24]
 80186a4:	3301      	adds	r3, #1
 80186a6:	61bb      	str	r3, [r7, #24]
 80186a8:	69ba      	ldr	r2, [r7, #24]
 80186aa:	683b      	ldr	r3, [r7, #0]
 80186ac:	429a      	cmp	r2, r3
 80186ae:	dbec      	blt.n	801868a <st7735FillRect+0x12a>
 80186b0:	e000      	b.n	80186b4 <st7735FillRect+0x154>
    {
      break;
 80186b2:	bf00      	nop
    }
  }
  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80186b4:	2101      	movs	r1, #1
 80186b6:	2002      	movs	r0, #2
 80186b8:	f7fb f922 	bl	8013900 <gpioPinWrite>
 80186bc:	46b5      	mov	sp, r6
 80186be:	e003      	b.n	80186c8 <st7735FillRect+0x168>
  if ((x >= _width) || (y >= _height)) return;
 80186c0:	bf00      	nop
 80186c2:	e000      	b.n	80186c6 <st7735FillRect+0x166>
  if ((w < 1) || (h < 1)) return;
 80186c4:	bf00      	nop
 80186c6:	46b5      	mov	sp, r6
}
 80186c8:	3724      	adds	r7, #36	; 0x24
 80186ca:	46bd      	mov	sp, r7
 80186cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80186d0:	2000d35a 	.word	0x2000d35a

080186d4 <st7735SendBuffer>:

bool st7735SendBuffer(uint8_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 80186d4:	b580      	push	{r7, lr}
 80186d6:	b084      	sub	sp, #16
 80186d8:	af00      	add	r7, sp, #0
 80186da:	60f8      	str	r0, [r7, #12]
 80186dc:	60b9      	str	r1, [r7, #8]
 80186de:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 80186e0:	4b0d      	ldr	r3, [pc, #52]	; (8018718 <st7735SendBuffer+0x44>)
 80186e2:	2201      	movs	r2, #1
 80186e4:	701a      	strb	r2, [r3, #0]

  spiSetBitWidth(spi_ch, 16);
 80186e6:	4b0d      	ldr	r3, [pc, #52]	; (801871c <st7735SendBuffer+0x48>)
 80186e8:	781b      	ldrb	r3, [r3, #0]
 80186ea:	2110      	movs	r1, #16
 80186ec:	4618      	mov	r0, r3
 80186ee:	f7fd ff2b 	bl	8016548 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 80186f2:	2101      	movs	r1, #1
 80186f4:	2003      	movs	r0, #3
 80186f6:	f7fb f903 	bl	8013900 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80186fa:	2100      	movs	r1, #0
 80186fc:	2002      	movs	r0, #2
 80186fe:	f7fb f8ff 	bl	8013900 <gpioPinWrite>

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
 8018702:	2300      	movs	r3, #0
 8018704:	68ba      	ldr	r2, [r7, #8]
 8018706:	68f9      	ldr	r1, [r7, #12]
 8018708:	2000      	movs	r0, #0
 801870a:	f7fd ff9f 	bl	801664c <spiDmaTxTransfer>
  return true;
 801870e:	2301      	movs	r3, #1
}
 8018710:	4618      	mov	r0, r3
 8018712:	3710      	adds	r7, #16
 8018714:	46bd      	mov	sp, r7
 8018716:	bd80      	pop	{r7, pc}
 8018718:	2000d360 	.word	0x2000d360
 801871c:	2000d35a 	.word	0x2000d35a

08018720 <st7735SetCallBack>:

bool st7735SetCallBack(void (*p_func)(void))
{
 8018720:	b480      	push	{r7}
 8018722:	b083      	sub	sp, #12
 8018724:	af00      	add	r7, sp, #0
 8018726:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 8018728:	4a04      	ldr	r2, [pc, #16]	; (801873c <st7735SetCallBack+0x1c>)
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	6013      	str	r3, [r2, #0]

  return true;
 801872e:	2301      	movs	r3, #1
}
 8018730:	4618      	mov	r0, r3
 8018732:	370c      	adds	r7, #12
 8018734:	46bd      	mov	sp, r7
 8018736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801873a:	4770      	bx	lr
 801873c:	2000d35c 	.word	0x2000d35c

08018740 <hwInit>:
        "Firmware"
    };


void hwInit(void)
{
 8018740:	b580      	push	{r7, lr}
 8018742:	af00      	add	r7, sp, #0
  bspInit();
 8018744:	f7f9 f966 	bl	8011a14 <bspInit>

  rtcInit();
 8018748:	f7fc ff8c 	bl	8015664 <rtcInit>
  resetInit();
 801874c:	f7fc ff58 	bl	8015600 <resetInit>
  cliInit();
 8018750:	f7f9 fe1e 	bl	8012390 <cliInit>
  ledInit();
 8018754:	f7fc f96c 	bl	8014a30 <ledInit>
  uartInit();
 8018758:	f7fe fda8 	bl	80172ac <uartInit>
  spiInit();
 801875c:	f7fd fde2 	bl	8016324 <spiInit>
  DWT_Delay_Init();
 8018760:	f7f9 fc52 	bl	8012008 <DWT_Delay_Init>
  buttonInit();
 8018764:	f7f9 fc80 	bl	8012068 <buttonInit>
  gpioInit();
 8018768:	f7fb f800 	bl	801376c <gpioInit>
  flashInit();
 801876c:	f7fa fe2c 	bl	80133c8 <flashInit>
  Ds18b20_Init();
 8018770:	f7fa f8c6 	bl	8012900 <Ds18b20_Init>
  sonarInit();
 8018774:	f7fd fc02 	bl	8015f7c <sonarInit>

  //LCD_INIT();
  lcdInit();
 8018778:	f7fb fa24 	bl	8013bc4 <lcdInit>
  tdsInit();
 801877c:	f7fe f8cc 	bl	8016918 <tdsInit>

  if (sdInit() == true)
 8018780:	f7fc ffe2 	bl	8015748 <sdInit>
 8018784:	4603      	mov	r3, r0
 8018786:	2b00      	cmp	r3, #0
 8018788:	d001      	beq.n	801878e <hwInit+0x4e>
  {
    fatfsInit();
 801878a:	f7fa fc1f 	bl	8012fcc <fatfsInit>
  }

  menuInit();
 801878e:	f7fc fa3d 	bl	8014c0c <menuInit>
}
 8018792:	bf00      	nop
 8018794:	bd80      	pop	{r7, pc}
	...

08018798 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8018798:	b580      	push	{r7, lr}
 801879a:	b084      	sub	sp, #16
 801879c:	af00      	add	r7, sp, #0
 801879e:	4603      	mov	r3, r0
 80187a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80187a2:	79fb      	ldrb	r3, [r7, #7]
 80187a4:	4a08      	ldr	r2, [pc, #32]	; (80187c8 <disk_status+0x30>)
 80187a6:	009b      	lsls	r3, r3, #2
 80187a8:	4413      	add	r3, r2
 80187aa:	685b      	ldr	r3, [r3, #4]
 80187ac:	685b      	ldr	r3, [r3, #4]
 80187ae:	79fa      	ldrb	r2, [r7, #7]
 80187b0:	4905      	ldr	r1, [pc, #20]	; (80187c8 <disk_status+0x30>)
 80187b2:	440a      	add	r2, r1
 80187b4:	7b12      	ldrb	r2, [r2, #12]
 80187b6:	4610      	mov	r0, r2
 80187b8:	4798      	blx	r3
 80187ba:	4603      	mov	r3, r0
 80187bc:	73fb      	strb	r3, [r7, #15]
  return stat;
 80187be:	7bfb      	ldrb	r3, [r7, #15]
}
 80187c0:	4618      	mov	r0, r3
 80187c2:	3710      	adds	r7, #16
 80187c4:	46bd      	mov	sp, r7
 80187c6:	bd80      	pop	{r7, pc}
 80187c8:	2000d390 	.word	0x2000d390

080187cc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80187cc:	b580      	push	{r7, lr}
 80187ce:	b084      	sub	sp, #16
 80187d0:	af00      	add	r7, sp, #0
 80187d2:	4603      	mov	r3, r0
 80187d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80187d6:	2300      	movs	r3, #0
 80187d8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80187da:	79fb      	ldrb	r3, [r7, #7]
 80187dc:	4a0d      	ldr	r2, [pc, #52]	; (8018814 <disk_initialize+0x48>)
 80187de:	5cd3      	ldrb	r3, [r2, r3]
 80187e0:	2b00      	cmp	r3, #0
 80187e2:	d111      	bne.n	8018808 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80187e4:	79fb      	ldrb	r3, [r7, #7]
 80187e6:	4a0b      	ldr	r2, [pc, #44]	; (8018814 <disk_initialize+0x48>)
 80187e8:	2101      	movs	r1, #1
 80187ea:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80187ec:	79fb      	ldrb	r3, [r7, #7]
 80187ee:	4a09      	ldr	r2, [pc, #36]	; (8018814 <disk_initialize+0x48>)
 80187f0:	009b      	lsls	r3, r3, #2
 80187f2:	4413      	add	r3, r2
 80187f4:	685b      	ldr	r3, [r3, #4]
 80187f6:	681b      	ldr	r3, [r3, #0]
 80187f8:	79fa      	ldrb	r2, [r7, #7]
 80187fa:	4906      	ldr	r1, [pc, #24]	; (8018814 <disk_initialize+0x48>)
 80187fc:	440a      	add	r2, r1
 80187fe:	7b12      	ldrb	r2, [r2, #12]
 8018800:	4610      	mov	r0, r2
 8018802:	4798      	blx	r3
 8018804:	4603      	mov	r3, r0
 8018806:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8018808:	7bfb      	ldrb	r3, [r7, #15]
}
 801880a:	4618      	mov	r0, r3
 801880c:	3710      	adds	r7, #16
 801880e:	46bd      	mov	sp, r7
 8018810:	bd80      	pop	{r7, pc}
 8018812:	bf00      	nop
 8018814:	2000d390 	.word	0x2000d390

08018818 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8018818:	b590      	push	{r4, r7, lr}
 801881a:	b087      	sub	sp, #28
 801881c:	af00      	add	r7, sp, #0
 801881e:	60b9      	str	r1, [r7, #8]
 8018820:	607a      	str	r2, [r7, #4]
 8018822:	603b      	str	r3, [r7, #0]
 8018824:	4603      	mov	r3, r0
 8018826:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8018828:	7bfb      	ldrb	r3, [r7, #15]
 801882a:	4a0a      	ldr	r2, [pc, #40]	; (8018854 <disk_read+0x3c>)
 801882c:	009b      	lsls	r3, r3, #2
 801882e:	4413      	add	r3, r2
 8018830:	685b      	ldr	r3, [r3, #4]
 8018832:	689c      	ldr	r4, [r3, #8]
 8018834:	7bfb      	ldrb	r3, [r7, #15]
 8018836:	4a07      	ldr	r2, [pc, #28]	; (8018854 <disk_read+0x3c>)
 8018838:	4413      	add	r3, r2
 801883a:	7b18      	ldrb	r0, [r3, #12]
 801883c:	683b      	ldr	r3, [r7, #0]
 801883e:	687a      	ldr	r2, [r7, #4]
 8018840:	68b9      	ldr	r1, [r7, #8]
 8018842:	47a0      	blx	r4
 8018844:	4603      	mov	r3, r0
 8018846:	75fb      	strb	r3, [r7, #23]
  return res;
 8018848:	7dfb      	ldrb	r3, [r7, #23]
}
 801884a:	4618      	mov	r0, r3
 801884c:	371c      	adds	r7, #28
 801884e:	46bd      	mov	sp, r7
 8018850:	bd90      	pop	{r4, r7, pc}
 8018852:	bf00      	nop
 8018854:	2000d390 	.word	0x2000d390

08018858 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8018858:	b590      	push	{r4, r7, lr}
 801885a:	b087      	sub	sp, #28
 801885c:	af00      	add	r7, sp, #0
 801885e:	60b9      	str	r1, [r7, #8]
 8018860:	607a      	str	r2, [r7, #4]
 8018862:	603b      	str	r3, [r7, #0]
 8018864:	4603      	mov	r3, r0
 8018866:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8018868:	7bfb      	ldrb	r3, [r7, #15]
 801886a:	4a0a      	ldr	r2, [pc, #40]	; (8018894 <disk_write+0x3c>)
 801886c:	009b      	lsls	r3, r3, #2
 801886e:	4413      	add	r3, r2
 8018870:	685b      	ldr	r3, [r3, #4]
 8018872:	68dc      	ldr	r4, [r3, #12]
 8018874:	7bfb      	ldrb	r3, [r7, #15]
 8018876:	4a07      	ldr	r2, [pc, #28]	; (8018894 <disk_write+0x3c>)
 8018878:	4413      	add	r3, r2
 801887a:	7b18      	ldrb	r0, [r3, #12]
 801887c:	683b      	ldr	r3, [r7, #0]
 801887e:	687a      	ldr	r2, [r7, #4]
 8018880:	68b9      	ldr	r1, [r7, #8]
 8018882:	47a0      	blx	r4
 8018884:	4603      	mov	r3, r0
 8018886:	75fb      	strb	r3, [r7, #23]
  return res;
 8018888:	7dfb      	ldrb	r3, [r7, #23]
}
 801888a:	4618      	mov	r0, r3
 801888c:	371c      	adds	r7, #28
 801888e:	46bd      	mov	sp, r7
 8018890:	bd90      	pop	{r4, r7, pc}
 8018892:	bf00      	nop
 8018894:	2000d390 	.word	0x2000d390

08018898 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8018898:	b580      	push	{r7, lr}
 801889a:	b084      	sub	sp, #16
 801889c:	af00      	add	r7, sp, #0
 801889e:	4603      	mov	r3, r0
 80188a0:	603a      	str	r2, [r7, #0]
 80188a2:	71fb      	strb	r3, [r7, #7]
 80188a4:	460b      	mov	r3, r1
 80188a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80188a8:	79fb      	ldrb	r3, [r7, #7]
 80188aa:	4a09      	ldr	r2, [pc, #36]	; (80188d0 <disk_ioctl+0x38>)
 80188ac:	009b      	lsls	r3, r3, #2
 80188ae:	4413      	add	r3, r2
 80188b0:	685b      	ldr	r3, [r3, #4]
 80188b2:	691b      	ldr	r3, [r3, #16]
 80188b4:	79fa      	ldrb	r2, [r7, #7]
 80188b6:	4906      	ldr	r1, [pc, #24]	; (80188d0 <disk_ioctl+0x38>)
 80188b8:	440a      	add	r2, r1
 80188ba:	7b10      	ldrb	r0, [r2, #12]
 80188bc:	79b9      	ldrb	r1, [r7, #6]
 80188be:	683a      	ldr	r2, [r7, #0]
 80188c0:	4798      	blx	r3
 80188c2:	4603      	mov	r3, r0
 80188c4:	73fb      	strb	r3, [r7, #15]
  return res;
 80188c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80188c8:	4618      	mov	r0, r3
 80188ca:	3710      	adds	r7, #16
 80188cc:	46bd      	mov	sp, r7
 80188ce:	bd80      	pop	{r7, pc}
 80188d0:	2000d390 	.word	0x2000d390

080188d4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 80188d4:	b480      	push	{r7}
 80188d6:	af00      	add	r7, sp, #0
  return 0;
 80188d8:	2300      	movs	r3, #0
}
 80188da:	4618      	mov	r0, r3
 80188dc:	46bd      	mov	sp, r7
 80188de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188e2:	4770      	bx	lr

080188e4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80188e4:	b480      	push	{r7}
 80188e6:	b085      	sub	sp, #20
 80188e8:	af00      	add	r7, sp, #0
 80188ea:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	3301      	adds	r3, #1
 80188f0:	781b      	ldrb	r3, [r3, #0]
 80188f2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80188f4:	89fb      	ldrh	r3, [r7, #14]
 80188f6:	021b      	lsls	r3, r3, #8
 80188f8:	b21a      	sxth	r2, r3
 80188fa:	687b      	ldr	r3, [r7, #4]
 80188fc:	781b      	ldrb	r3, [r3, #0]
 80188fe:	b21b      	sxth	r3, r3
 8018900:	4313      	orrs	r3, r2
 8018902:	b21b      	sxth	r3, r3
 8018904:	81fb      	strh	r3, [r7, #14]
	return rv;
 8018906:	89fb      	ldrh	r3, [r7, #14]
}
 8018908:	4618      	mov	r0, r3
 801890a:	3714      	adds	r7, #20
 801890c:	46bd      	mov	sp, r7
 801890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018912:	4770      	bx	lr

08018914 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8018914:	b480      	push	{r7}
 8018916:	b085      	sub	sp, #20
 8018918:	af00      	add	r7, sp, #0
 801891a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801891c:	687b      	ldr	r3, [r7, #4]
 801891e:	3303      	adds	r3, #3
 8018920:	781b      	ldrb	r3, [r3, #0]
 8018922:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8018924:	68fb      	ldr	r3, [r7, #12]
 8018926:	021b      	lsls	r3, r3, #8
 8018928:	687a      	ldr	r2, [r7, #4]
 801892a:	3202      	adds	r2, #2
 801892c:	7812      	ldrb	r2, [r2, #0]
 801892e:	4313      	orrs	r3, r2
 8018930:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8018932:	68fb      	ldr	r3, [r7, #12]
 8018934:	021b      	lsls	r3, r3, #8
 8018936:	687a      	ldr	r2, [r7, #4]
 8018938:	3201      	adds	r2, #1
 801893a:	7812      	ldrb	r2, [r2, #0]
 801893c:	4313      	orrs	r3, r2
 801893e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	021b      	lsls	r3, r3, #8
 8018944:	687a      	ldr	r2, [r7, #4]
 8018946:	7812      	ldrb	r2, [r2, #0]
 8018948:	4313      	orrs	r3, r2
 801894a:	60fb      	str	r3, [r7, #12]
	return rv;
 801894c:	68fb      	ldr	r3, [r7, #12]
}
 801894e:	4618      	mov	r0, r3
 8018950:	3714      	adds	r7, #20
 8018952:	46bd      	mov	sp, r7
 8018954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018958:	4770      	bx	lr

0801895a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801895a:	b480      	push	{r7}
 801895c:	b083      	sub	sp, #12
 801895e:	af00      	add	r7, sp, #0
 8018960:	6078      	str	r0, [r7, #4]
 8018962:	460b      	mov	r3, r1
 8018964:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	1c5a      	adds	r2, r3, #1
 801896a:	607a      	str	r2, [r7, #4]
 801896c:	887a      	ldrh	r2, [r7, #2]
 801896e:	b2d2      	uxtb	r2, r2
 8018970:	701a      	strb	r2, [r3, #0]
 8018972:	887b      	ldrh	r3, [r7, #2]
 8018974:	0a1b      	lsrs	r3, r3, #8
 8018976:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8018978:	687b      	ldr	r3, [r7, #4]
 801897a:	1c5a      	adds	r2, r3, #1
 801897c:	607a      	str	r2, [r7, #4]
 801897e:	887a      	ldrh	r2, [r7, #2]
 8018980:	b2d2      	uxtb	r2, r2
 8018982:	701a      	strb	r2, [r3, #0]
}
 8018984:	bf00      	nop
 8018986:	370c      	adds	r7, #12
 8018988:	46bd      	mov	sp, r7
 801898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801898e:	4770      	bx	lr

08018990 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8018990:	b480      	push	{r7}
 8018992:	b083      	sub	sp, #12
 8018994:	af00      	add	r7, sp, #0
 8018996:	6078      	str	r0, [r7, #4]
 8018998:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	1c5a      	adds	r2, r3, #1
 801899e:	607a      	str	r2, [r7, #4]
 80189a0:	683a      	ldr	r2, [r7, #0]
 80189a2:	b2d2      	uxtb	r2, r2
 80189a4:	701a      	strb	r2, [r3, #0]
 80189a6:	683b      	ldr	r3, [r7, #0]
 80189a8:	0a1b      	lsrs	r3, r3, #8
 80189aa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	1c5a      	adds	r2, r3, #1
 80189b0:	607a      	str	r2, [r7, #4]
 80189b2:	683a      	ldr	r2, [r7, #0]
 80189b4:	b2d2      	uxtb	r2, r2
 80189b6:	701a      	strb	r2, [r3, #0]
 80189b8:	683b      	ldr	r3, [r7, #0]
 80189ba:	0a1b      	lsrs	r3, r3, #8
 80189bc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	1c5a      	adds	r2, r3, #1
 80189c2:	607a      	str	r2, [r7, #4]
 80189c4:	683a      	ldr	r2, [r7, #0]
 80189c6:	b2d2      	uxtb	r2, r2
 80189c8:	701a      	strb	r2, [r3, #0]
 80189ca:	683b      	ldr	r3, [r7, #0]
 80189cc:	0a1b      	lsrs	r3, r3, #8
 80189ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	1c5a      	adds	r2, r3, #1
 80189d4:	607a      	str	r2, [r7, #4]
 80189d6:	683a      	ldr	r2, [r7, #0]
 80189d8:	b2d2      	uxtb	r2, r2
 80189da:	701a      	strb	r2, [r3, #0]
}
 80189dc:	bf00      	nop
 80189de:	370c      	adds	r7, #12
 80189e0:	46bd      	mov	sp, r7
 80189e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189e6:	4770      	bx	lr

080189e8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80189e8:	b480      	push	{r7}
 80189ea:	b087      	sub	sp, #28
 80189ec:	af00      	add	r7, sp, #0
 80189ee:	60f8      	str	r0, [r7, #12]
 80189f0:	60b9      	str	r1, [r7, #8]
 80189f2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80189f8:	68bb      	ldr	r3, [r7, #8]
 80189fa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	d00d      	beq.n	8018a1e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8018a02:	693a      	ldr	r2, [r7, #16]
 8018a04:	1c53      	adds	r3, r2, #1
 8018a06:	613b      	str	r3, [r7, #16]
 8018a08:	697b      	ldr	r3, [r7, #20]
 8018a0a:	1c59      	adds	r1, r3, #1
 8018a0c:	6179      	str	r1, [r7, #20]
 8018a0e:	7812      	ldrb	r2, [r2, #0]
 8018a10:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8018a12:	687b      	ldr	r3, [r7, #4]
 8018a14:	3b01      	subs	r3, #1
 8018a16:	607b      	str	r3, [r7, #4]
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	2b00      	cmp	r3, #0
 8018a1c:	d1f1      	bne.n	8018a02 <mem_cpy+0x1a>
	}
}
 8018a1e:	bf00      	nop
 8018a20:	371c      	adds	r7, #28
 8018a22:	46bd      	mov	sp, r7
 8018a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a28:	4770      	bx	lr

08018a2a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8018a2a:	b480      	push	{r7}
 8018a2c:	b087      	sub	sp, #28
 8018a2e:	af00      	add	r7, sp, #0
 8018a30:	60f8      	str	r0, [r7, #12]
 8018a32:	60b9      	str	r1, [r7, #8]
 8018a34:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8018a36:	68fb      	ldr	r3, [r7, #12]
 8018a38:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8018a3a:	697b      	ldr	r3, [r7, #20]
 8018a3c:	1c5a      	adds	r2, r3, #1
 8018a3e:	617a      	str	r2, [r7, #20]
 8018a40:	68ba      	ldr	r2, [r7, #8]
 8018a42:	b2d2      	uxtb	r2, r2
 8018a44:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8018a46:	687b      	ldr	r3, [r7, #4]
 8018a48:	3b01      	subs	r3, #1
 8018a4a:	607b      	str	r3, [r7, #4]
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	2b00      	cmp	r3, #0
 8018a50:	d1f3      	bne.n	8018a3a <mem_set+0x10>
}
 8018a52:	bf00      	nop
 8018a54:	bf00      	nop
 8018a56:	371c      	adds	r7, #28
 8018a58:	46bd      	mov	sp, r7
 8018a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a5e:	4770      	bx	lr

08018a60 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8018a60:	b480      	push	{r7}
 8018a62:	b089      	sub	sp, #36	; 0x24
 8018a64:	af00      	add	r7, sp, #0
 8018a66:	60f8      	str	r0, [r7, #12]
 8018a68:	60b9      	str	r1, [r7, #8]
 8018a6a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	61fb      	str	r3, [r7, #28]
 8018a70:	68bb      	ldr	r3, [r7, #8]
 8018a72:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8018a74:	2300      	movs	r3, #0
 8018a76:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8018a78:	69fb      	ldr	r3, [r7, #28]
 8018a7a:	1c5a      	adds	r2, r3, #1
 8018a7c:	61fa      	str	r2, [r7, #28]
 8018a7e:	781b      	ldrb	r3, [r3, #0]
 8018a80:	4619      	mov	r1, r3
 8018a82:	69bb      	ldr	r3, [r7, #24]
 8018a84:	1c5a      	adds	r2, r3, #1
 8018a86:	61ba      	str	r2, [r7, #24]
 8018a88:	781b      	ldrb	r3, [r3, #0]
 8018a8a:	1acb      	subs	r3, r1, r3
 8018a8c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	3b01      	subs	r3, #1
 8018a92:	607b      	str	r3, [r7, #4]
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	2b00      	cmp	r3, #0
 8018a98:	d002      	beq.n	8018aa0 <mem_cmp+0x40>
 8018a9a:	697b      	ldr	r3, [r7, #20]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d0eb      	beq.n	8018a78 <mem_cmp+0x18>

	return r;
 8018aa0:	697b      	ldr	r3, [r7, #20]
}
 8018aa2:	4618      	mov	r0, r3
 8018aa4:	3724      	adds	r7, #36	; 0x24
 8018aa6:	46bd      	mov	sp, r7
 8018aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aac:	4770      	bx	lr

08018aae <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8018aae:	b480      	push	{r7}
 8018ab0:	b083      	sub	sp, #12
 8018ab2:	af00      	add	r7, sp, #0
 8018ab4:	6078      	str	r0, [r7, #4]
 8018ab6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8018ab8:	e002      	b.n	8018ac0 <chk_chr+0x12>
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	3301      	adds	r3, #1
 8018abe:	607b      	str	r3, [r7, #4]
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	781b      	ldrb	r3, [r3, #0]
 8018ac4:	2b00      	cmp	r3, #0
 8018ac6:	d005      	beq.n	8018ad4 <chk_chr+0x26>
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	781b      	ldrb	r3, [r3, #0]
 8018acc:	461a      	mov	r2, r3
 8018ace:	683b      	ldr	r3, [r7, #0]
 8018ad0:	4293      	cmp	r3, r2
 8018ad2:	d1f2      	bne.n	8018aba <chk_chr+0xc>
	return *str;
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	781b      	ldrb	r3, [r3, #0]
}
 8018ad8:	4618      	mov	r0, r3
 8018ada:	370c      	adds	r7, #12
 8018adc:	46bd      	mov	sp, r7
 8018ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ae2:	4770      	bx	lr

08018ae4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8018ae4:	b480      	push	{r7}
 8018ae6:	b085      	sub	sp, #20
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	6078      	str	r0, [r7, #4]
 8018aec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8018aee:	2300      	movs	r3, #0
 8018af0:	60bb      	str	r3, [r7, #8]
 8018af2:	68bb      	ldr	r3, [r7, #8]
 8018af4:	60fb      	str	r3, [r7, #12]
 8018af6:	e029      	b.n	8018b4c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8018af8:	4a27      	ldr	r2, [pc, #156]	; (8018b98 <chk_lock+0xb4>)
 8018afa:	68fb      	ldr	r3, [r7, #12]
 8018afc:	011b      	lsls	r3, r3, #4
 8018afe:	4413      	add	r3, r2
 8018b00:	681b      	ldr	r3, [r3, #0]
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d01d      	beq.n	8018b42 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8018b06:	4a24      	ldr	r2, [pc, #144]	; (8018b98 <chk_lock+0xb4>)
 8018b08:	68fb      	ldr	r3, [r7, #12]
 8018b0a:	011b      	lsls	r3, r3, #4
 8018b0c:	4413      	add	r3, r2
 8018b0e:	681a      	ldr	r2, [r3, #0]
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	681b      	ldr	r3, [r3, #0]
 8018b14:	429a      	cmp	r2, r3
 8018b16:	d116      	bne.n	8018b46 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8018b18:	4a1f      	ldr	r2, [pc, #124]	; (8018b98 <chk_lock+0xb4>)
 8018b1a:	68fb      	ldr	r3, [r7, #12]
 8018b1c:	011b      	lsls	r3, r3, #4
 8018b1e:	4413      	add	r3, r2
 8018b20:	3304      	adds	r3, #4
 8018b22:	681a      	ldr	r2, [r3, #0]
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8018b28:	429a      	cmp	r2, r3
 8018b2a:	d10c      	bne.n	8018b46 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8018b2c:	4a1a      	ldr	r2, [pc, #104]	; (8018b98 <chk_lock+0xb4>)
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	011b      	lsls	r3, r3, #4
 8018b32:	4413      	add	r3, r2
 8018b34:	3308      	adds	r3, #8
 8018b36:	681a      	ldr	r2, [r3, #0]
 8018b38:	687b      	ldr	r3, [r7, #4]
 8018b3a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8018b3c:	429a      	cmp	r2, r3
 8018b3e:	d102      	bne.n	8018b46 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8018b40:	e007      	b.n	8018b52 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8018b42:	2301      	movs	r3, #1
 8018b44:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8018b46:	68fb      	ldr	r3, [r7, #12]
 8018b48:	3301      	adds	r3, #1
 8018b4a:	60fb      	str	r3, [r7, #12]
 8018b4c:	68fb      	ldr	r3, [r7, #12]
 8018b4e:	2b01      	cmp	r3, #1
 8018b50:	d9d2      	bls.n	8018af8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8018b52:	68fb      	ldr	r3, [r7, #12]
 8018b54:	2b02      	cmp	r3, #2
 8018b56:	d109      	bne.n	8018b6c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8018b58:	68bb      	ldr	r3, [r7, #8]
 8018b5a:	2b00      	cmp	r3, #0
 8018b5c:	d102      	bne.n	8018b64 <chk_lock+0x80>
 8018b5e:	683b      	ldr	r3, [r7, #0]
 8018b60:	2b02      	cmp	r3, #2
 8018b62:	d101      	bne.n	8018b68 <chk_lock+0x84>
 8018b64:	2300      	movs	r3, #0
 8018b66:	e010      	b.n	8018b8a <chk_lock+0xa6>
 8018b68:	2312      	movs	r3, #18
 8018b6a:	e00e      	b.n	8018b8a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8018b6c:	683b      	ldr	r3, [r7, #0]
 8018b6e:	2b00      	cmp	r3, #0
 8018b70:	d108      	bne.n	8018b84 <chk_lock+0xa0>
 8018b72:	4a09      	ldr	r2, [pc, #36]	; (8018b98 <chk_lock+0xb4>)
 8018b74:	68fb      	ldr	r3, [r7, #12]
 8018b76:	011b      	lsls	r3, r3, #4
 8018b78:	4413      	add	r3, r2
 8018b7a:	330c      	adds	r3, #12
 8018b7c:	881b      	ldrh	r3, [r3, #0]
 8018b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018b82:	d101      	bne.n	8018b88 <chk_lock+0xa4>
 8018b84:	2310      	movs	r3, #16
 8018b86:	e000      	b.n	8018b8a <chk_lock+0xa6>
 8018b88:	2300      	movs	r3, #0
}
 8018b8a:	4618      	mov	r0, r3
 8018b8c:	3714      	adds	r7, #20
 8018b8e:	46bd      	mov	sp, r7
 8018b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b94:	4770      	bx	lr
 8018b96:	bf00      	nop
 8018b98:	2000d370 	.word	0x2000d370

08018b9c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8018b9c:	b480      	push	{r7}
 8018b9e:	b083      	sub	sp, #12
 8018ba0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8018ba2:	2300      	movs	r3, #0
 8018ba4:	607b      	str	r3, [r7, #4]
 8018ba6:	e002      	b.n	8018bae <enq_lock+0x12>
 8018ba8:	687b      	ldr	r3, [r7, #4]
 8018baa:	3301      	adds	r3, #1
 8018bac:	607b      	str	r3, [r7, #4]
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	2b01      	cmp	r3, #1
 8018bb2:	d806      	bhi.n	8018bc2 <enq_lock+0x26>
 8018bb4:	4a09      	ldr	r2, [pc, #36]	; (8018bdc <enq_lock+0x40>)
 8018bb6:	687b      	ldr	r3, [r7, #4]
 8018bb8:	011b      	lsls	r3, r3, #4
 8018bba:	4413      	add	r3, r2
 8018bbc:	681b      	ldr	r3, [r3, #0]
 8018bbe:	2b00      	cmp	r3, #0
 8018bc0:	d1f2      	bne.n	8018ba8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8018bc2:	687b      	ldr	r3, [r7, #4]
 8018bc4:	2b02      	cmp	r3, #2
 8018bc6:	bf14      	ite	ne
 8018bc8:	2301      	movne	r3, #1
 8018bca:	2300      	moveq	r3, #0
 8018bcc:	b2db      	uxtb	r3, r3
}
 8018bce:	4618      	mov	r0, r3
 8018bd0:	370c      	adds	r7, #12
 8018bd2:	46bd      	mov	sp, r7
 8018bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bd8:	4770      	bx	lr
 8018bda:	bf00      	nop
 8018bdc:	2000d370 	.word	0x2000d370

08018be0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8018be0:	b480      	push	{r7}
 8018be2:	b085      	sub	sp, #20
 8018be4:	af00      	add	r7, sp, #0
 8018be6:	6078      	str	r0, [r7, #4]
 8018be8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8018bea:	2300      	movs	r3, #0
 8018bec:	60fb      	str	r3, [r7, #12]
 8018bee:	e01f      	b.n	8018c30 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8018bf0:	4a41      	ldr	r2, [pc, #260]	; (8018cf8 <inc_lock+0x118>)
 8018bf2:	68fb      	ldr	r3, [r7, #12]
 8018bf4:	011b      	lsls	r3, r3, #4
 8018bf6:	4413      	add	r3, r2
 8018bf8:	681a      	ldr	r2, [r3, #0]
 8018bfa:	687b      	ldr	r3, [r7, #4]
 8018bfc:	681b      	ldr	r3, [r3, #0]
 8018bfe:	429a      	cmp	r2, r3
 8018c00:	d113      	bne.n	8018c2a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8018c02:	4a3d      	ldr	r2, [pc, #244]	; (8018cf8 <inc_lock+0x118>)
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	011b      	lsls	r3, r3, #4
 8018c08:	4413      	add	r3, r2
 8018c0a:	3304      	adds	r3, #4
 8018c0c:	681a      	ldr	r2, [r3, #0]
 8018c0e:	687b      	ldr	r3, [r7, #4]
 8018c10:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8018c12:	429a      	cmp	r2, r3
 8018c14:	d109      	bne.n	8018c2a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8018c16:	4a38      	ldr	r2, [pc, #224]	; (8018cf8 <inc_lock+0x118>)
 8018c18:	68fb      	ldr	r3, [r7, #12]
 8018c1a:	011b      	lsls	r3, r3, #4
 8018c1c:	4413      	add	r3, r2
 8018c1e:	3308      	adds	r3, #8
 8018c20:	681a      	ldr	r2, [r3, #0]
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8018c26:	429a      	cmp	r2, r3
 8018c28:	d006      	beq.n	8018c38 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8018c2a:	68fb      	ldr	r3, [r7, #12]
 8018c2c:	3301      	adds	r3, #1
 8018c2e:	60fb      	str	r3, [r7, #12]
 8018c30:	68fb      	ldr	r3, [r7, #12]
 8018c32:	2b01      	cmp	r3, #1
 8018c34:	d9dc      	bls.n	8018bf0 <inc_lock+0x10>
 8018c36:	e000      	b.n	8018c3a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8018c38:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8018c3a:	68fb      	ldr	r3, [r7, #12]
 8018c3c:	2b02      	cmp	r3, #2
 8018c3e:	d132      	bne.n	8018ca6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8018c40:	2300      	movs	r3, #0
 8018c42:	60fb      	str	r3, [r7, #12]
 8018c44:	e002      	b.n	8018c4c <inc_lock+0x6c>
 8018c46:	68fb      	ldr	r3, [r7, #12]
 8018c48:	3301      	adds	r3, #1
 8018c4a:	60fb      	str	r3, [r7, #12]
 8018c4c:	68fb      	ldr	r3, [r7, #12]
 8018c4e:	2b01      	cmp	r3, #1
 8018c50:	d806      	bhi.n	8018c60 <inc_lock+0x80>
 8018c52:	4a29      	ldr	r2, [pc, #164]	; (8018cf8 <inc_lock+0x118>)
 8018c54:	68fb      	ldr	r3, [r7, #12]
 8018c56:	011b      	lsls	r3, r3, #4
 8018c58:	4413      	add	r3, r2
 8018c5a:	681b      	ldr	r3, [r3, #0]
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d1f2      	bne.n	8018c46 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	2b02      	cmp	r3, #2
 8018c64:	d101      	bne.n	8018c6a <inc_lock+0x8a>
 8018c66:	2300      	movs	r3, #0
 8018c68:	e040      	b.n	8018cec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8018c6a:	687b      	ldr	r3, [r7, #4]
 8018c6c:	681a      	ldr	r2, [r3, #0]
 8018c6e:	4922      	ldr	r1, [pc, #136]	; (8018cf8 <inc_lock+0x118>)
 8018c70:	68fb      	ldr	r3, [r7, #12]
 8018c72:	011b      	lsls	r3, r3, #4
 8018c74:	440b      	add	r3, r1
 8018c76:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	689a      	ldr	r2, [r3, #8]
 8018c7c:	491e      	ldr	r1, [pc, #120]	; (8018cf8 <inc_lock+0x118>)
 8018c7e:	68fb      	ldr	r3, [r7, #12]
 8018c80:	011b      	lsls	r3, r3, #4
 8018c82:	440b      	add	r3, r1
 8018c84:	3304      	adds	r3, #4
 8018c86:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8018c88:	687b      	ldr	r3, [r7, #4]
 8018c8a:	695a      	ldr	r2, [r3, #20]
 8018c8c:	491a      	ldr	r1, [pc, #104]	; (8018cf8 <inc_lock+0x118>)
 8018c8e:	68fb      	ldr	r3, [r7, #12]
 8018c90:	011b      	lsls	r3, r3, #4
 8018c92:	440b      	add	r3, r1
 8018c94:	3308      	adds	r3, #8
 8018c96:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8018c98:	4a17      	ldr	r2, [pc, #92]	; (8018cf8 <inc_lock+0x118>)
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	011b      	lsls	r3, r3, #4
 8018c9e:	4413      	add	r3, r2
 8018ca0:	330c      	adds	r3, #12
 8018ca2:	2200      	movs	r2, #0
 8018ca4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8018ca6:	683b      	ldr	r3, [r7, #0]
 8018ca8:	2b00      	cmp	r3, #0
 8018caa:	d009      	beq.n	8018cc0 <inc_lock+0xe0>
 8018cac:	4a12      	ldr	r2, [pc, #72]	; (8018cf8 <inc_lock+0x118>)
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	011b      	lsls	r3, r3, #4
 8018cb2:	4413      	add	r3, r2
 8018cb4:	330c      	adds	r3, #12
 8018cb6:	881b      	ldrh	r3, [r3, #0]
 8018cb8:	2b00      	cmp	r3, #0
 8018cba:	d001      	beq.n	8018cc0 <inc_lock+0xe0>
 8018cbc:	2300      	movs	r3, #0
 8018cbe:	e015      	b.n	8018cec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8018cc0:	683b      	ldr	r3, [r7, #0]
 8018cc2:	2b00      	cmp	r3, #0
 8018cc4:	d108      	bne.n	8018cd8 <inc_lock+0xf8>
 8018cc6:	4a0c      	ldr	r2, [pc, #48]	; (8018cf8 <inc_lock+0x118>)
 8018cc8:	68fb      	ldr	r3, [r7, #12]
 8018cca:	011b      	lsls	r3, r3, #4
 8018ccc:	4413      	add	r3, r2
 8018cce:	330c      	adds	r3, #12
 8018cd0:	881b      	ldrh	r3, [r3, #0]
 8018cd2:	3301      	adds	r3, #1
 8018cd4:	b29a      	uxth	r2, r3
 8018cd6:	e001      	b.n	8018cdc <inc_lock+0xfc>
 8018cd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8018cdc:	4906      	ldr	r1, [pc, #24]	; (8018cf8 <inc_lock+0x118>)
 8018cde:	68fb      	ldr	r3, [r7, #12]
 8018ce0:	011b      	lsls	r3, r3, #4
 8018ce2:	440b      	add	r3, r1
 8018ce4:	330c      	adds	r3, #12
 8018ce6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8018ce8:	68fb      	ldr	r3, [r7, #12]
 8018cea:	3301      	adds	r3, #1
}
 8018cec:	4618      	mov	r0, r3
 8018cee:	3714      	adds	r7, #20
 8018cf0:	46bd      	mov	sp, r7
 8018cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cf6:	4770      	bx	lr
 8018cf8:	2000d370 	.word	0x2000d370

08018cfc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8018cfc:	b480      	push	{r7}
 8018cfe:	b085      	sub	sp, #20
 8018d00:	af00      	add	r7, sp, #0
 8018d02:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8018d04:	687b      	ldr	r3, [r7, #4]
 8018d06:	3b01      	subs	r3, #1
 8018d08:	607b      	str	r3, [r7, #4]
 8018d0a:	687b      	ldr	r3, [r7, #4]
 8018d0c:	2b01      	cmp	r3, #1
 8018d0e:	d825      	bhi.n	8018d5c <dec_lock+0x60>
		n = Files[i].ctr;
 8018d10:	4a17      	ldr	r2, [pc, #92]	; (8018d70 <dec_lock+0x74>)
 8018d12:	687b      	ldr	r3, [r7, #4]
 8018d14:	011b      	lsls	r3, r3, #4
 8018d16:	4413      	add	r3, r2
 8018d18:	330c      	adds	r3, #12
 8018d1a:	881b      	ldrh	r3, [r3, #0]
 8018d1c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8018d1e:	89fb      	ldrh	r3, [r7, #14]
 8018d20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018d24:	d101      	bne.n	8018d2a <dec_lock+0x2e>
 8018d26:	2300      	movs	r3, #0
 8018d28:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8018d2a:	89fb      	ldrh	r3, [r7, #14]
 8018d2c:	2b00      	cmp	r3, #0
 8018d2e:	d002      	beq.n	8018d36 <dec_lock+0x3a>
 8018d30:	89fb      	ldrh	r3, [r7, #14]
 8018d32:	3b01      	subs	r3, #1
 8018d34:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8018d36:	4a0e      	ldr	r2, [pc, #56]	; (8018d70 <dec_lock+0x74>)
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	011b      	lsls	r3, r3, #4
 8018d3c:	4413      	add	r3, r2
 8018d3e:	330c      	adds	r3, #12
 8018d40:	89fa      	ldrh	r2, [r7, #14]
 8018d42:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8018d44:	89fb      	ldrh	r3, [r7, #14]
 8018d46:	2b00      	cmp	r3, #0
 8018d48:	d105      	bne.n	8018d56 <dec_lock+0x5a>
 8018d4a:	4a09      	ldr	r2, [pc, #36]	; (8018d70 <dec_lock+0x74>)
 8018d4c:	687b      	ldr	r3, [r7, #4]
 8018d4e:	011b      	lsls	r3, r3, #4
 8018d50:	4413      	add	r3, r2
 8018d52:	2200      	movs	r2, #0
 8018d54:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8018d56:	2300      	movs	r3, #0
 8018d58:	737b      	strb	r3, [r7, #13]
 8018d5a:	e001      	b.n	8018d60 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8018d5c:	2302      	movs	r3, #2
 8018d5e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8018d60:	7b7b      	ldrb	r3, [r7, #13]
}
 8018d62:	4618      	mov	r0, r3
 8018d64:	3714      	adds	r7, #20
 8018d66:	46bd      	mov	sp, r7
 8018d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d6c:	4770      	bx	lr
 8018d6e:	bf00      	nop
 8018d70:	2000d370 	.word	0x2000d370

08018d74 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8018d74:	b480      	push	{r7}
 8018d76:	b085      	sub	sp, #20
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8018d7c:	2300      	movs	r3, #0
 8018d7e:	60fb      	str	r3, [r7, #12]
 8018d80:	e010      	b.n	8018da4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8018d82:	4a0d      	ldr	r2, [pc, #52]	; (8018db8 <clear_lock+0x44>)
 8018d84:	68fb      	ldr	r3, [r7, #12]
 8018d86:	011b      	lsls	r3, r3, #4
 8018d88:	4413      	add	r3, r2
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	687a      	ldr	r2, [r7, #4]
 8018d8e:	429a      	cmp	r2, r3
 8018d90:	d105      	bne.n	8018d9e <clear_lock+0x2a>
 8018d92:	4a09      	ldr	r2, [pc, #36]	; (8018db8 <clear_lock+0x44>)
 8018d94:	68fb      	ldr	r3, [r7, #12]
 8018d96:	011b      	lsls	r3, r3, #4
 8018d98:	4413      	add	r3, r2
 8018d9a:	2200      	movs	r2, #0
 8018d9c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8018d9e:	68fb      	ldr	r3, [r7, #12]
 8018da0:	3301      	adds	r3, #1
 8018da2:	60fb      	str	r3, [r7, #12]
 8018da4:	68fb      	ldr	r3, [r7, #12]
 8018da6:	2b01      	cmp	r3, #1
 8018da8:	d9eb      	bls.n	8018d82 <clear_lock+0xe>
	}
}
 8018daa:	bf00      	nop
 8018dac:	bf00      	nop
 8018dae:	3714      	adds	r7, #20
 8018db0:	46bd      	mov	sp, r7
 8018db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018db6:	4770      	bx	lr
 8018db8:	2000d370 	.word	0x2000d370

08018dbc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8018dbc:	b580      	push	{r7, lr}
 8018dbe:	b086      	sub	sp, #24
 8018dc0:	af00      	add	r7, sp, #0
 8018dc2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8018dc4:	2300      	movs	r3, #0
 8018dc6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8018dc8:	687b      	ldr	r3, [r7, #4]
 8018dca:	78db      	ldrb	r3, [r3, #3]
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d034      	beq.n	8018e3a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8018dd0:	687b      	ldr	r3, [r7, #4]
 8018dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018dd4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8018dd6:	687b      	ldr	r3, [r7, #4]
 8018dd8:	7858      	ldrb	r0, [r3, #1]
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018de0:	2301      	movs	r3, #1
 8018de2:	697a      	ldr	r2, [r7, #20]
 8018de4:	f7ff fd38 	bl	8018858 <disk_write>
 8018de8:	4603      	mov	r3, r0
 8018dea:	2b00      	cmp	r3, #0
 8018dec:	d002      	beq.n	8018df4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8018dee:	2301      	movs	r3, #1
 8018df0:	73fb      	strb	r3, [r7, #15]
 8018df2:	e022      	b.n	8018e3a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	2200      	movs	r2, #0
 8018df8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018dfe:	697a      	ldr	r2, [r7, #20]
 8018e00:	1ad2      	subs	r2, r2, r3
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	69db      	ldr	r3, [r3, #28]
 8018e06:	429a      	cmp	r2, r3
 8018e08:	d217      	bcs.n	8018e3a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8018e0a:	687b      	ldr	r3, [r7, #4]
 8018e0c:	789b      	ldrb	r3, [r3, #2]
 8018e0e:	613b      	str	r3, [r7, #16]
 8018e10:	e010      	b.n	8018e34 <sync_window+0x78>
					wsect += fs->fsize;
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	69db      	ldr	r3, [r3, #28]
 8018e16:	697a      	ldr	r2, [r7, #20]
 8018e18:	4413      	add	r3, r2
 8018e1a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	7858      	ldrb	r0, [r3, #1]
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018e26:	2301      	movs	r3, #1
 8018e28:	697a      	ldr	r2, [r7, #20]
 8018e2a:	f7ff fd15 	bl	8018858 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8018e2e:	693b      	ldr	r3, [r7, #16]
 8018e30:	3b01      	subs	r3, #1
 8018e32:	613b      	str	r3, [r7, #16]
 8018e34:	693b      	ldr	r3, [r7, #16]
 8018e36:	2b01      	cmp	r3, #1
 8018e38:	d8eb      	bhi.n	8018e12 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8018e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8018e3c:	4618      	mov	r0, r3
 8018e3e:	3718      	adds	r7, #24
 8018e40:	46bd      	mov	sp, r7
 8018e42:	bd80      	pop	{r7, pc}

08018e44 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8018e44:	b580      	push	{r7, lr}
 8018e46:	b084      	sub	sp, #16
 8018e48:	af00      	add	r7, sp, #0
 8018e4a:	6078      	str	r0, [r7, #4]
 8018e4c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8018e4e:	2300      	movs	r3, #0
 8018e50:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018e56:	683a      	ldr	r2, [r7, #0]
 8018e58:	429a      	cmp	r2, r3
 8018e5a:	d01b      	beq.n	8018e94 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8018e5c:	6878      	ldr	r0, [r7, #4]
 8018e5e:	f7ff ffad 	bl	8018dbc <sync_window>
 8018e62:	4603      	mov	r3, r0
 8018e64:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8018e66:	7bfb      	ldrb	r3, [r7, #15]
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d113      	bne.n	8018e94 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8018e6c:	687b      	ldr	r3, [r7, #4]
 8018e6e:	7858      	ldrb	r0, [r3, #1]
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018e76:	2301      	movs	r3, #1
 8018e78:	683a      	ldr	r2, [r7, #0]
 8018e7a:	f7ff fccd 	bl	8018818 <disk_read>
 8018e7e:	4603      	mov	r3, r0
 8018e80:	2b00      	cmp	r3, #0
 8018e82:	d004      	beq.n	8018e8e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8018e84:	f04f 33ff 	mov.w	r3, #4294967295
 8018e88:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8018e8a:	2301      	movs	r3, #1
 8018e8c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	683a      	ldr	r2, [r7, #0]
 8018e92:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8018e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8018e96:	4618      	mov	r0, r3
 8018e98:	3710      	adds	r7, #16
 8018e9a:	46bd      	mov	sp, r7
 8018e9c:	bd80      	pop	{r7, pc}
	...

08018ea0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8018ea0:	b580      	push	{r7, lr}
 8018ea2:	b084      	sub	sp, #16
 8018ea4:	af00      	add	r7, sp, #0
 8018ea6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8018ea8:	6878      	ldr	r0, [r7, #4]
 8018eaa:	f7ff ff87 	bl	8018dbc <sync_window>
 8018eae:	4603      	mov	r3, r0
 8018eb0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8018eb2:	7bfb      	ldrb	r3, [r7, #15]
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	d158      	bne.n	8018f6a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8018eb8:	687b      	ldr	r3, [r7, #4]
 8018eba:	781b      	ldrb	r3, [r3, #0]
 8018ebc:	2b03      	cmp	r3, #3
 8018ebe:	d148      	bne.n	8018f52 <sync_fs+0xb2>
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	791b      	ldrb	r3, [r3, #4]
 8018ec4:	2b01      	cmp	r3, #1
 8018ec6:	d144      	bne.n	8018f52 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8018ec8:	687b      	ldr	r3, [r7, #4]
 8018eca:	3334      	adds	r3, #52	; 0x34
 8018ecc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018ed0:	2100      	movs	r1, #0
 8018ed2:	4618      	mov	r0, r3
 8018ed4:	f7ff fda9 	bl	8018a2a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	3334      	adds	r3, #52	; 0x34
 8018edc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8018ee0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8018ee4:	4618      	mov	r0, r3
 8018ee6:	f7ff fd38 	bl	801895a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8018eea:	687b      	ldr	r3, [r7, #4]
 8018eec:	3334      	adds	r3, #52	; 0x34
 8018eee:	4921      	ldr	r1, [pc, #132]	; (8018f74 <sync_fs+0xd4>)
 8018ef0:	4618      	mov	r0, r3
 8018ef2:	f7ff fd4d 	bl	8018990 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8018ef6:	687b      	ldr	r3, [r7, #4]
 8018ef8:	3334      	adds	r3, #52	; 0x34
 8018efa:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8018efe:	491e      	ldr	r1, [pc, #120]	; (8018f78 <sync_fs+0xd8>)
 8018f00:	4618      	mov	r0, r3
 8018f02:	f7ff fd45 	bl	8018990 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	3334      	adds	r3, #52	; 0x34
 8018f0a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	695b      	ldr	r3, [r3, #20]
 8018f12:	4619      	mov	r1, r3
 8018f14:	4610      	mov	r0, r2
 8018f16:	f7ff fd3b 	bl	8018990 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	3334      	adds	r3, #52	; 0x34
 8018f1e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8018f22:	687b      	ldr	r3, [r7, #4]
 8018f24:	691b      	ldr	r3, [r3, #16]
 8018f26:	4619      	mov	r1, r3
 8018f28:	4610      	mov	r0, r2
 8018f2a:	f7ff fd31 	bl	8018990 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	6a1b      	ldr	r3, [r3, #32]
 8018f32:	1c5a      	adds	r2, r3, #1
 8018f34:	687b      	ldr	r3, [r7, #4]
 8018f36:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	7858      	ldrb	r0, [r3, #1]
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018f42:	687b      	ldr	r3, [r7, #4]
 8018f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8018f46:	2301      	movs	r3, #1
 8018f48:	f7ff fc86 	bl	8018858 <disk_write>
			fs->fsi_flag = 0;
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	2200      	movs	r2, #0
 8018f50:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8018f52:	687b      	ldr	r3, [r7, #4]
 8018f54:	785b      	ldrb	r3, [r3, #1]
 8018f56:	2200      	movs	r2, #0
 8018f58:	2100      	movs	r1, #0
 8018f5a:	4618      	mov	r0, r3
 8018f5c:	f7ff fc9c 	bl	8018898 <disk_ioctl>
 8018f60:	4603      	mov	r3, r0
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d001      	beq.n	8018f6a <sync_fs+0xca>
 8018f66:	2301      	movs	r3, #1
 8018f68:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8018f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8018f6c:	4618      	mov	r0, r3
 8018f6e:	3710      	adds	r7, #16
 8018f70:	46bd      	mov	sp, r7
 8018f72:	bd80      	pop	{r7, pc}
 8018f74:	41615252 	.word	0x41615252
 8018f78:	61417272 	.word	0x61417272

08018f7c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8018f7c:	b480      	push	{r7}
 8018f7e:	b083      	sub	sp, #12
 8018f80:	af00      	add	r7, sp, #0
 8018f82:	6078      	str	r0, [r7, #4]
 8018f84:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8018f86:	683b      	ldr	r3, [r7, #0]
 8018f88:	3b02      	subs	r3, #2
 8018f8a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8018f8c:	687b      	ldr	r3, [r7, #4]
 8018f8e:	699b      	ldr	r3, [r3, #24]
 8018f90:	3b02      	subs	r3, #2
 8018f92:	683a      	ldr	r2, [r7, #0]
 8018f94:	429a      	cmp	r2, r3
 8018f96:	d301      	bcc.n	8018f9c <clust2sect+0x20>
 8018f98:	2300      	movs	r3, #0
 8018f9a:	e008      	b.n	8018fae <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	895b      	ldrh	r3, [r3, #10]
 8018fa0:	461a      	mov	r2, r3
 8018fa2:	683b      	ldr	r3, [r7, #0]
 8018fa4:	fb03 f202 	mul.w	r2, r3, r2
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018fac:	4413      	add	r3, r2
}
 8018fae:	4618      	mov	r0, r3
 8018fb0:	370c      	adds	r7, #12
 8018fb2:	46bd      	mov	sp, r7
 8018fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fb8:	4770      	bx	lr

08018fba <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8018fba:	b580      	push	{r7, lr}
 8018fbc:	b086      	sub	sp, #24
 8018fbe:	af00      	add	r7, sp, #0
 8018fc0:	6078      	str	r0, [r7, #4]
 8018fc2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8018fc4:	687b      	ldr	r3, [r7, #4]
 8018fc6:	681b      	ldr	r3, [r3, #0]
 8018fc8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8018fca:	683b      	ldr	r3, [r7, #0]
 8018fcc:	2b01      	cmp	r3, #1
 8018fce:	d904      	bls.n	8018fda <get_fat+0x20>
 8018fd0:	693b      	ldr	r3, [r7, #16]
 8018fd2:	699b      	ldr	r3, [r3, #24]
 8018fd4:	683a      	ldr	r2, [r7, #0]
 8018fd6:	429a      	cmp	r2, r3
 8018fd8:	d302      	bcc.n	8018fe0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8018fda:	2301      	movs	r3, #1
 8018fdc:	617b      	str	r3, [r7, #20]
 8018fde:	e08f      	b.n	8019100 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8018fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8018fe4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8018fe6:	693b      	ldr	r3, [r7, #16]
 8018fe8:	781b      	ldrb	r3, [r3, #0]
 8018fea:	2b03      	cmp	r3, #3
 8018fec:	d062      	beq.n	80190b4 <get_fat+0xfa>
 8018fee:	2b03      	cmp	r3, #3
 8018ff0:	dc7c      	bgt.n	80190ec <get_fat+0x132>
 8018ff2:	2b01      	cmp	r3, #1
 8018ff4:	d002      	beq.n	8018ffc <get_fat+0x42>
 8018ff6:	2b02      	cmp	r3, #2
 8018ff8:	d042      	beq.n	8019080 <get_fat+0xc6>
 8018ffa:	e077      	b.n	80190ec <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8018ffc:	683b      	ldr	r3, [r7, #0]
 8018ffe:	60fb      	str	r3, [r7, #12]
 8019000:	68fb      	ldr	r3, [r7, #12]
 8019002:	085b      	lsrs	r3, r3, #1
 8019004:	68fa      	ldr	r2, [r7, #12]
 8019006:	4413      	add	r3, r2
 8019008:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801900a:	693b      	ldr	r3, [r7, #16]
 801900c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801900e:	68fb      	ldr	r3, [r7, #12]
 8019010:	0a5b      	lsrs	r3, r3, #9
 8019012:	4413      	add	r3, r2
 8019014:	4619      	mov	r1, r3
 8019016:	6938      	ldr	r0, [r7, #16]
 8019018:	f7ff ff14 	bl	8018e44 <move_window>
 801901c:	4603      	mov	r3, r0
 801901e:	2b00      	cmp	r3, #0
 8019020:	d167      	bne.n	80190f2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8019022:	68fb      	ldr	r3, [r7, #12]
 8019024:	1c5a      	adds	r2, r3, #1
 8019026:	60fa      	str	r2, [r7, #12]
 8019028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801902c:	693a      	ldr	r2, [r7, #16]
 801902e:	4413      	add	r3, r2
 8019030:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8019034:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8019036:	693b      	ldr	r3, [r7, #16]
 8019038:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801903a:	68fb      	ldr	r3, [r7, #12]
 801903c:	0a5b      	lsrs	r3, r3, #9
 801903e:	4413      	add	r3, r2
 8019040:	4619      	mov	r1, r3
 8019042:	6938      	ldr	r0, [r7, #16]
 8019044:	f7ff fefe 	bl	8018e44 <move_window>
 8019048:	4603      	mov	r3, r0
 801904a:	2b00      	cmp	r3, #0
 801904c:	d153      	bne.n	80190f6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 801904e:	68fb      	ldr	r3, [r7, #12]
 8019050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019054:	693a      	ldr	r2, [r7, #16]
 8019056:	4413      	add	r3, r2
 8019058:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801905c:	021b      	lsls	r3, r3, #8
 801905e:	461a      	mov	r2, r3
 8019060:	68bb      	ldr	r3, [r7, #8]
 8019062:	4313      	orrs	r3, r2
 8019064:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8019066:	683b      	ldr	r3, [r7, #0]
 8019068:	f003 0301 	and.w	r3, r3, #1
 801906c:	2b00      	cmp	r3, #0
 801906e:	d002      	beq.n	8019076 <get_fat+0xbc>
 8019070:	68bb      	ldr	r3, [r7, #8]
 8019072:	091b      	lsrs	r3, r3, #4
 8019074:	e002      	b.n	801907c <get_fat+0xc2>
 8019076:	68bb      	ldr	r3, [r7, #8]
 8019078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801907c:	617b      	str	r3, [r7, #20]
			break;
 801907e:	e03f      	b.n	8019100 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8019080:	693b      	ldr	r3, [r7, #16]
 8019082:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019084:	683b      	ldr	r3, [r7, #0]
 8019086:	0a1b      	lsrs	r3, r3, #8
 8019088:	4413      	add	r3, r2
 801908a:	4619      	mov	r1, r3
 801908c:	6938      	ldr	r0, [r7, #16]
 801908e:	f7ff fed9 	bl	8018e44 <move_window>
 8019092:	4603      	mov	r3, r0
 8019094:	2b00      	cmp	r3, #0
 8019096:	d130      	bne.n	80190fa <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8019098:	693b      	ldr	r3, [r7, #16]
 801909a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801909e:	683b      	ldr	r3, [r7, #0]
 80190a0:	005b      	lsls	r3, r3, #1
 80190a2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80190a6:	4413      	add	r3, r2
 80190a8:	4618      	mov	r0, r3
 80190aa:	f7ff fc1b 	bl	80188e4 <ld_word>
 80190ae:	4603      	mov	r3, r0
 80190b0:	617b      	str	r3, [r7, #20]
			break;
 80190b2:	e025      	b.n	8019100 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80190b4:	693b      	ldr	r3, [r7, #16]
 80190b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80190b8:	683b      	ldr	r3, [r7, #0]
 80190ba:	09db      	lsrs	r3, r3, #7
 80190bc:	4413      	add	r3, r2
 80190be:	4619      	mov	r1, r3
 80190c0:	6938      	ldr	r0, [r7, #16]
 80190c2:	f7ff febf 	bl	8018e44 <move_window>
 80190c6:	4603      	mov	r3, r0
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d118      	bne.n	80190fe <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80190cc:	693b      	ldr	r3, [r7, #16]
 80190ce:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80190d2:	683b      	ldr	r3, [r7, #0]
 80190d4:	009b      	lsls	r3, r3, #2
 80190d6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80190da:	4413      	add	r3, r2
 80190dc:	4618      	mov	r0, r3
 80190de:	f7ff fc19 	bl	8018914 <ld_dword>
 80190e2:	4603      	mov	r3, r0
 80190e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80190e8:	617b      	str	r3, [r7, #20]
			break;
 80190ea:	e009      	b.n	8019100 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80190ec:	2301      	movs	r3, #1
 80190ee:	617b      	str	r3, [r7, #20]
 80190f0:	e006      	b.n	8019100 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80190f2:	bf00      	nop
 80190f4:	e004      	b.n	8019100 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80190f6:	bf00      	nop
 80190f8:	e002      	b.n	8019100 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80190fa:	bf00      	nop
 80190fc:	e000      	b.n	8019100 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80190fe:	bf00      	nop
		}
	}

	return val;
 8019100:	697b      	ldr	r3, [r7, #20]
}
 8019102:	4618      	mov	r0, r3
 8019104:	3718      	adds	r7, #24
 8019106:	46bd      	mov	sp, r7
 8019108:	bd80      	pop	{r7, pc}

0801910a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801910a:	b590      	push	{r4, r7, lr}
 801910c:	b089      	sub	sp, #36	; 0x24
 801910e:	af00      	add	r7, sp, #0
 8019110:	60f8      	str	r0, [r7, #12]
 8019112:	60b9      	str	r1, [r7, #8]
 8019114:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8019116:	2302      	movs	r3, #2
 8019118:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801911a:	68bb      	ldr	r3, [r7, #8]
 801911c:	2b01      	cmp	r3, #1
 801911e:	f240 80d2 	bls.w	80192c6 <put_fat+0x1bc>
 8019122:	68fb      	ldr	r3, [r7, #12]
 8019124:	699b      	ldr	r3, [r3, #24]
 8019126:	68ba      	ldr	r2, [r7, #8]
 8019128:	429a      	cmp	r2, r3
 801912a:	f080 80cc 	bcs.w	80192c6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 801912e:	68fb      	ldr	r3, [r7, #12]
 8019130:	781b      	ldrb	r3, [r3, #0]
 8019132:	2b03      	cmp	r3, #3
 8019134:	f000 8096 	beq.w	8019264 <put_fat+0x15a>
 8019138:	2b03      	cmp	r3, #3
 801913a:	f300 80cd 	bgt.w	80192d8 <put_fat+0x1ce>
 801913e:	2b01      	cmp	r3, #1
 8019140:	d002      	beq.n	8019148 <put_fat+0x3e>
 8019142:	2b02      	cmp	r3, #2
 8019144:	d06e      	beq.n	8019224 <put_fat+0x11a>
 8019146:	e0c7      	b.n	80192d8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8019148:	68bb      	ldr	r3, [r7, #8]
 801914a:	61bb      	str	r3, [r7, #24]
 801914c:	69bb      	ldr	r3, [r7, #24]
 801914e:	085b      	lsrs	r3, r3, #1
 8019150:	69ba      	ldr	r2, [r7, #24]
 8019152:	4413      	add	r3, r2
 8019154:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8019156:	68fb      	ldr	r3, [r7, #12]
 8019158:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801915a:	69bb      	ldr	r3, [r7, #24]
 801915c:	0a5b      	lsrs	r3, r3, #9
 801915e:	4413      	add	r3, r2
 8019160:	4619      	mov	r1, r3
 8019162:	68f8      	ldr	r0, [r7, #12]
 8019164:	f7ff fe6e 	bl	8018e44 <move_window>
 8019168:	4603      	mov	r3, r0
 801916a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801916c:	7ffb      	ldrb	r3, [r7, #31]
 801916e:	2b00      	cmp	r3, #0
 8019170:	f040 80ab 	bne.w	80192ca <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8019174:	68fb      	ldr	r3, [r7, #12]
 8019176:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801917a:	69bb      	ldr	r3, [r7, #24]
 801917c:	1c59      	adds	r1, r3, #1
 801917e:	61b9      	str	r1, [r7, #24]
 8019180:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019184:	4413      	add	r3, r2
 8019186:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8019188:	68bb      	ldr	r3, [r7, #8]
 801918a:	f003 0301 	and.w	r3, r3, #1
 801918e:	2b00      	cmp	r3, #0
 8019190:	d00d      	beq.n	80191ae <put_fat+0xa4>
 8019192:	697b      	ldr	r3, [r7, #20]
 8019194:	781b      	ldrb	r3, [r3, #0]
 8019196:	b25b      	sxtb	r3, r3
 8019198:	f003 030f 	and.w	r3, r3, #15
 801919c:	b25a      	sxtb	r2, r3
 801919e:	687b      	ldr	r3, [r7, #4]
 80191a0:	b2db      	uxtb	r3, r3
 80191a2:	011b      	lsls	r3, r3, #4
 80191a4:	b25b      	sxtb	r3, r3
 80191a6:	4313      	orrs	r3, r2
 80191a8:	b25b      	sxtb	r3, r3
 80191aa:	b2db      	uxtb	r3, r3
 80191ac:	e001      	b.n	80191b2 <put_fat+0xa8>
 80191ae:	687b      	ldr	r3, [r7, #4]
 80191b0:	b2db      	uxtb	r3, r3
 80191b2:	697a      	ldr	r2, [r7, #20]
 80191b4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80191b6:	68fb      	ldr	r3, [r7, #12]
 80191b8:	2201      	movs	r2, #1
 80191ba:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80191bc:	68fb      	ldr	r3, [r7, #12]
 80191be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80191c0:	69bb      	ldr	r3, [r7, #24]
 80191c2:	0a5b      	lsrs	r3, r3, #9
 80191c4:	4413      	add	r3, r2
 80191c6:	4619      	mov	r1, r3
 80191c8:	68f8      	ldr	r0, [r7, #12]
 80191ca:	f7ff fe3b 	bl	8018e44 <move_window>
 80191ce:	4603      	mov	r3, r0
 80191d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80191d2:	7ffb      	ldrb	r3, [r7, #31]
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d17a      	bne.n	80192ce <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80191d8:	68fb      	ldr	r3, [r7, #12]
 80191da:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80191de:	69bb      	ldr	r3, [r7, #24]
 80191e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80191e4:	4413      	add	r3, r2
 80191e6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80191e8:	68bb      	ldr	r3, [r7, #8]
 80191ea:	f003 0301 	and.w	r3, r3, #1
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d003      	beq.n	80191fa <put_fat+0xf0>
 80191f2:	687b      	ldr	r3, [r7, #4]
 80191f4:	091b      	lsrs	r3, r3, #4
 80191f6:	b2db      	uxtb	r3, r3
 80191f8:	e00e      	b.n	8019218 <put_fat+0x10e>
 80191fa:	697b      	ldr	r3, [r7, #20]
 80191fc:	781b      	ldrb	r3, [r3, #0]
 80191fe:	b25b      	sxtb	r3, r3
 8019200:	f023 030f 	bic.w	r3, r3, #15
 8019204:	b25a      	sxtb	r2, r3
 8019206:	687b      	ldr	r3, [r7, #4]
 8019208:	0a1b      	lsrs	r3, r3, #8
 801920a:	b25b      	sxtb	r3, r3
 801920c:	f003 030f 	and.w	r3, r3, #15
 8019210:	b25b      	sxtb	r3, r3
 8019212:	4313      	orrs	r3, r2
 8019214:	b25b      	sxtb	r3, r3
 8019216:	b2db      	uxtb	r3, r3
 8019218:	697a      	ldr	r2, [r7, #20]
 801921a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801921c:	68fb      	ldr	r3, [r7, #12]
 801921e:	2201      	movs	r2, #1
 8019220:	70da      	strb	r2, [r3, #3]
			break;
 8019222:	e059      	b.n	80192d8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8019224:	68fb      	ldr	r3, [r7, #12]
 8019226:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019228:	68bb      	ldr	r3, [r7, #8]
 801922a:	0a1b      	lsrs	r3, r3, #8
 801922c:	4413      	add	r3, r2
 801922e:	4619      	mov	r1, r3
 8019230:	68f8      	ldr	r0, [r7, #12]
 8019232:	f7ff fe07 	bl	8018e44 <move_window>
 8019236:	4603      	mov	r3, r0
 8019238:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801923a:	7ffb      	ldrb	r3, [r7, #31]
 801923c:	2b00      	cmp	r3, #0
 801923e:	d148      	bne.n	80192d2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8019240:	68fb      	ldr	r3, [r7, #12]
 8019242:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019246:	68bb      	ldr	r3, [r7, #8]
 8019248:	005b      	lsls	r3, r3, #1
 801924a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801924e:	4413      	add	r3, r2
 8019250:	687a      	ldr	r2, [r7, #4]
 8019252:	b292      	uxth	r2, r2
 8019254:	4611      	mov	r1, r2
 8019256:	4618      	mov	r0, r3
 8019258:	f7ff fb7f 	bl	801895a <st_word>
			fs->wflag = 1;
 801925c:	68fb      	ldr	r3, [r7, #12]
 801925e:	2201      	movs	r2, #1
 8019260:	70da      	strb	r2, [r3, #3]
			break;
 8019262:	e039      	b.n	80192d8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8019264:	68fb      	ldr	r3, [r7, #12]
 8019266:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019268:	68bb      	ldr	r3, [r7, #8]
 801926a:	09db      	lsrs	r3, r3, #7
 801926c:	4413      	add	r3, r2
 801926e:	4619      	mov	r1, r3
 8019270:	68f8      	ldr	r0, [r7, #12]
 8019272:	f7ff fde7 	bl	8018e44 <move_window>
 8019276:	4603      	mov	r3, r0
 8019278:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801927a:	7ffb      	ldrb	r3, [r7, #31]
 801927c:	2b00      	cmp	r3, #0
 801927e:	d12a      	bne.n	80192d6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8019280:	687b      	ldr	r3, [r7, #4]
 8019282:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8019286:	68fb      	ldr	r3, [r7, #12]
 8019288:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801928c:	68bb      	ldr	r3, [r7, #8]
 801928e:	009b      	lsls	r3, r3, #2
 8019290:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8019294:	4413      	add	r3, r2
 8019296:	4618      	mov	r0, r3
 8019298:	f7ff fb3c 	bl	8018914 <ld_dword>
 801929c:	4603      	mov	r3, r0
 801929e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80192a2:	4323      	orrs	r3, r4
 80192a4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80192a6:	68fb      	ldr	r3, [r7, #12]
 80192a8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80192ac:	68bb      	ldr	r3, [r7, #8]
 80192ae:	009b      	lsls	r3, r3, #2
 80192b0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80192b4:	4413      	add	r3, r2
 80192b6:	6879      	ldr	r1, [r7, #4]
 80192b8:	4618      	mov	r0, r3
 80192ba:	f7ff fb69 	bl	8018990 <st_dword>
			fs->wflag = 1;
 80192be:	68fb      	ldr	r3, [r7, #12]
 80192c0:	2201      	movs	r2, #1
 80192c2:	70da      	strb	r2, [r3, #3]
			break;
 80192c4:	e008      	b.n	80192d8 <put_fat+0x1ce>
		}
	}
 80192c6:	bf00      	nop
 80192c8:	e006      	b.n	80192d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192ca:	bf00      	nop
 80192cc:	e004      	b.n	80192d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192ce:	bf00      	nop
 80192d0:	e002      	b.n	80192d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192d2:	bf00      	nop
 80192d4:	e000      	b.n	80192d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192d6:	bf00      	nop
	return res;
 80192d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80192da:	4618      	mov	r0, r3
 80192dc:	3724      	adds	r7, #36	; 0x24
 80192de:	46bd      	mov	sp, r7
 80192e0:	bd90      	pop	{r4, r7, pc}

080192e2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80192e2:	b580      	push	{r7, lr}
 80192e4:	b088      	sub	sp, #32
 80192e6:	af00      	add	r7, sp, #0
 80192e8:	60f8      	str	r0, [r7, #12]
 80192ea:	60b9      	str	r1, [r7, #8]
 80192ec:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80192ee:	2300      	movs	r3, #0
 80192f0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80192f2:	68fb      	ldr	r3, [r7, #12]
 80192f4:	681b      	ldr	r3, [r3, #0]
 80192f6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80192f8:	68bb      	ldr	r3, [r7, #8]
 80192fa:	2b01      	cmp	r3, #1
 80192fc:	d904      	bls.n	8019308 <remove_chain+0x26>
 80192fe:	69bb      	ldr	r3, [r7, #24]
 8019300:	699b      	ldr	r3, [r3, #24]
 8019302:	68ba      	ldr	r2, [r7, #8]
 8019304:	429a      	cmp	r2, r3
 8019306:	d301      	bcc.n	801930c <remove_chain+0x2a>
 8019308:	2302      	movs	r3, #2
 801930a:	e04b      	b.n	80193a4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801930c:	687b      	ldr	r3, [r7, #4]
 801930e:	2b00      	cmp	r3, #0
 8019310:	d00c      	beq.n	801932c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8019312:	f04f 32ff 	mov.w	r2, #4294967295
 8019316:	6879      	ldr	r1, [r7, #4]
 8019318:	69b8      	ldr	r0, [r7, #24]
 801931a:	f7ff fef6 	bl	801910a <put_fat>
 801931e:	4603      	mov	r3, r0
 8019320:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8019322:	7ffb      	ldrb	r3, [r7, #31]
 8019324:	2b00      	cmp	r3, #0
 8019326:	d001      	beq.n	801932c <remove_chain+0x4a>
 8019328:	7ffb      	ldrb	r3, [r7, #31]
 801932a:	e03b      	b.n	80193a4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801932c:	68b9      	ldr	r1, [r7, #8]
 801932e:	68f8      	ldr	r0, [r7, #12]
 8019330:	f7ff fe43 	bl	8018fba <get_fat>
 8019334:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8019336:	697b      	ldr	r3, [r7, #20]
 8019338:	2b00      	cmp	r3, #0
 801933a:	d031      	beq.n	80193a0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801933c:	697b      	ldr	r3, [r7, #20]
 801933e:	2b01      	cmp	r3, #1
 8019340:	d101      	bne.n	8019346 <remove_chain+0x64>
 8019342:	2302      	movs	r3, #2
 8019344:	e02e      	b.n	80193a4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8019346:	697b      	ldr	r3, [r7, #20]
 8019348:	f1b3 3fff 	cmp.w	r3, #4294967295
 801934c:	d101      	bne.n	8019352 <remove_chain+0x70>
 801934e:	2301      	movs	r3, #1
 8019350:	e028      	b.n	80193a4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8019352:	2200      	movs	r2, #0
 8019354:	68b9      	ldr	r1, [r7, #8]
 8019356:	69b8      	ldr	r0, [r7, #24]
 8019358:	f7ff fed7 	bl	801910a <put_fat>
 801935c:	4603      	mov	r3, r0
 801935e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8019360:	7ffb      	ldrb	r3, [r7, #31]
 8019362:	2b00      	cmp	r3, #0
 8019364:	d001      	beq.n	801936a <remove_chain+0x88>
 8019366:	7ffb      	ldrb	r3, [r7, #31]
 8019368:	e01c      	b.n	80193a4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801936a:	69bb      	ldr	r3, [r7, #24]
 801936c:	695a      	ldr	r2, [r3, #20]
 801936e:	69bb      	ldr	r3, [r7, #24]
 8019370:	699b      	ldr	r3, [r3, #24]
 8019372:	3b02      	subs	r3, #2
 8019374:	429a      	cmp	r2, r3
 8019376:	d20b      	bcs.n	8019390 <remove_chain+0xae>
			fs->free_clst++;
 8019378:	69bb      	ldr	r3, [r7, #24]
 801937a:	695b      	ldr	r3, [r3, #20]
 801937c:	1c5a      	adds	r2, r3, #1
 801937e:	69bb      	ldr	r3, [r7, #24]
 8019380:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8019382:	69bb      	ldr	r3, [r7, #24]
 8019384:	791b      	ldrb	r3, [r3, #4]
 8019386:	f043 0301 	orr.w	r3, r3, #1
 801938a:	b2da      	uxtb	r2, r3
 801938c:	69bb      	ldr	r3, [r7, #24]
 801938e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8019390:	697b      	ldr	r3, [r7, #20]
 8019392:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8019394:	69bb      	ldr	r3, [r7, #24]
 8019396:	699b      	ldr	r3, [r3, #24]
 8019398:	68ba      	ldr	r2, [r7, #8]
 801939a:	429a      	cmp	r2, r3
 801939c:	d3c6      	bcc.n	801932c <remove_chain+0x4a>
 801939e:	e000      	b.n	80193a2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80193a0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80193a2:	2300      	movs	r3, #0
}
 80193a4:	4618      	mov	r0, r3
 80193a6:	3720      	adds	r7, #32
 80193a8:	46bd      	mov	sp, r7
 80193aa:	bd80      	pop	{r7, pc}

080193ac <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80193ac:	b580      	push	{r7, lr}
 80193ae:	b088      	sub	sp, #32
 80193b0:	af00      	add	r7, sp, #0
 80193b2:	6078      	str	r0, [r7, #4]
 80193b4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80193b6:	687b      	ldr	r3, [r7, #4]
 80193b8:	681b      	ldr	r3, [r3, #0]
 80193ba:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80193bc:	683b      	ldr	r3, [r7, #0]
 80193be:	2b00      	cmp	r3, #0
 80193c0:	d10d      	bne.n	80193de <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80193c2:	693b      	ldr	r3, [r7, #16]
 80193c4:	691b      	ldr	r3, [r3, #16]
 80193c6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80193c8:	69bb      	ldr	r3, [r7, #24]
 80193ca:	2b00      	cmp	r3, #0
 80193cc:	d004      	beq.n	80193d8 <create_chain+0x2c>
 80193ce:	693b      	ldr	r3, [r7, #16]
 80193d0:	699b      	ldr	r3, [r3, #24]
 80193d2:	69ba      	ldr	r2, [r7, #24]
 80193d4:	429a      	cmp	r2, r3
 80193d6:	d31b      	bcc.n	8019410 <create_chain+0x64>
 80193d8:	2301      	movs	r3, #1
 80193da:	61bb      	str	r3, [r7, #24]
 80193dc:	e018      	b.n	8019410 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80193de:	6839      	ldr	r1, [r7, #0]
 80193e0:	6878      	ldr	r0, [r7, #4]
 80193e2:	f7ff fdea 	bl	8018fba <get_fat>
 80193e6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80193e8:	68fb      	ldr	r3, [r7, #12]
 80193ea:	2b01      	cmp	r3, #1
 80193ec:	d801      	bhi.n	80193f2 <create_chain+0x46>
 80193ee:	2301      	movs	r3, #1
 80193f0:	e070      	b.n	80194d4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80193f2:	68fb      	ldr	r3, [r7, #12]
 80193f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80193f8:	d101      	bne.n	80193fe <create_chain+0x52>
 80193fa:	68fb      	ldr	r3, [r7, #12]
 80193fc:	e06a      	b.n	80194d4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80193fe:	693b      	ldr	r3, [r7, #16]
 8019400:	699b      	ldr	r3, [r3, #24]
 8019402:	68fa      	ldr	r2, [r7, #12]
 8019404:	429a      	cmp	r2, r3
 8019406:	d201      	bcs.n	801940c <create_chain+0x60>
 8019408:	68fb      	ldr	r3, [r7, #12]
 801940a:	e063      	b.n	80194d4 <create_chain+0x128>
		scl = clst;
 801940c:	683b      	ldr	r3, [r7, #0]
 801940e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8019410:	69bb      	ldr	r3, [r7, #24]
 8019412:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8019414:	69fb      	ldr	r3, [r7, #28]
 8019416:	3301      	adds	r3, #1
 8019418:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801941a:	693b      	ldr	r3, [r7, #16]
 801941c:	699b      	ldr	r3, [r3, #24]
 801941e:	69fa      	ldr	r2, [r7, #28]
 8019420:	429a      	cmp	r2, r3
 8019422:	d307      	bcc.n	8019434 <create_chain+0x88>
				ncl = 2;
 8019424:	2302      	movs	r3, #2
 8019426:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8019428:	69fa      	ldr	r2, [r7, #28]
 801942a:	69bb      	ldr	r3, [r7, #24]
 801942c:	429a      	cmp	r2, r3
 801942e:	d901      	bls.n	8019434 <create_chain+0x88>
 8019430:	2300      	movs	r3, #0
 8019432:	e04f      	b.n	80194d4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8019434:	69f9      	ldr	r1, [r7, #28]
 8019436:	6878      	ldr	r0, [r7, #4]
 8019438:	f7ff fdbf 	bl	8018fba <get_fat>
 801943c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801943e:	68fb      	ldr	r3, [r7, #12]
 8019440:	2b00      	cmp	r3, #0
 8019442:	d00e      	beq.n	8019462 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8019444:	68fb      	ldr	r3, [r7, #12]
 8019446:	2b01      	cmp	r3, #1
 8019448:	d003      	beq.n	8019452 <create_chain+0xa6>
 801944a:	68fb      	ldr	r3, [r7, #12]
 801944c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019450:	d101      	bne.n	8019456 <create_chain+0xaa>
 8019452:	68fb      	ldr	r3, [r7, #12]
 8019454:	e03e      	b.n	80194d4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8019456:	69fa      	ldr	r2, [r7, #28]
 8019458:	69bb      	ldr	r3, [r7, #24]
 801945a:	429a      	cmp	r2, r3
 801945c:	d1da      	bne.n	8019414 <create_chain+0x68>
 801945e:	2300      	movs	r3, #0
 8019460:	e038      	b.n	80194d4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8019462:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8019464:	f04f 32ff 	mov.w	r2, #4294967295
 8019468:	69f9      	ldr	r1, [r7, #28]
 801946a:	6938      	ldr	r0, [r7, #16]
 801946c:	f7ff fe4d 	bl	801910a <put_fat>
 8019470:	4603      	mov	r3, r0
 8019472:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8019474:	7dfb      	ldrb	r3, [r7, #23]
 8019476:	2b00      	cmp	r3, #0
 8019478:	d109      	bne.n	801948e <create_chain+0xe2>
 801947a:	683b      	ldr	r3, [r7, #0]
 801947c:	2b00      	cmp	r3, #0
 801947e:	d006      	beq.n	801948e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8019480:	69fa      	ldr	r2, [r7, #28]
 8019482:	6839      	ldr	r1, [r7, #0]
 8019484:	6938      	ldr	r0, [r7, #16]
 8019486:	f7ff fe40 	bl	801910a <put_fat>
 801948a:	4603      	mov	r3, r0
 801948c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801948e:	7dfb      	ldrb	r3, [r7, #23]
 8019490:	2b00      	cmp	r3, #0
 8019492:	d116      	bne.n	80194c2 <create_chain+0x116>
		fs->last_clst = ncl;
 8019494:	693b      	ldr	r3, [r7, #16]
 8019496:	69fa      	ldr	r2, [r7, #28]
 8019498:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801949a:	693b      	ldr	r3, [r7, #16]
 801949c:	695a      	ldr	r2, [r3, #20]
 801949e:	693b      	ldr	r3, [r7, #16]
 80194a0:	699b      	ldr	r3, [r3, #24]
 80194a2:	3b02      	subs	r3, #2
 80194a4:	429a      	cmp	r2, r3
 80194a6:	d804      	bhi.n	80194b2 <create_chain+0x106>
 80194a8:	693b      	ldr	r3, [r7, #16]
 80194aa:	695b      	ldr	r3, [r3, #20]
 80194ac:	1e5a      	subs	r2, r3, #1
 80194ae:	693b      	ldr	r3, [r7, #16]
 80194b0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80194b2:	693b      	ldr	r3, [r7, #16]
 80194b4:	791b      	ldrb	r3, [r3, #4]
 80194b6:	f043 0301 	orr.w	r3, r3, #1
 80194ba:	b2da      	uxtb	r2, r3
 80194bc:	693b      	ldr	r3, [r7, #16]
 80194be:	711a      	strb	r2, [r3, #4]
 80194c0:	e007      	b.n	80194d2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80194c2:	7dfb      	ldrb	r3, [r7, #23]
 80194c4:	2b01      	cmp	r3, #1
 80194c6:	d102      	bne.n	80194ce <create_chain+0x122>
 80194c8:	f04f 33ff 	mov.w	r3, #4294967295
 80194cc:	e000      	b.n	80194d0 <create_chain+0x124>
 80194ce:	2301      	movs	r3, #1
 80194d0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80194d2:	69fb      	ldr	r3, [r7, #28]
}
 80194d4:	4618      	mov	r0, r3
 80194d6:	3720      	adds	r7, #32
 80194d8:	46bd      	mov	sp, r7
 80194da:	bd80      	pop	{r7, pc}

080194dc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80194dc:	b480      	push	{r7}
 80194de:	b087      	sub	sp, #28
 80194e0:	af00      	add	r7, sp, #0
 80194e2:	6078      	str	r0, [r7, #4]
 80194e4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	681b      	ldr	r3, [r3, #0]
 80194ea:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80194f0:	3304      	adds	r3, #4
 80194f2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80194f4:	683b      	ldr	r3, [r7, #0]
 80194f6:	0a5b      	lsrs	r3, r3, #9
 80194f8:	68fa      	ldr	r2, [r7, #12]
 80194fa:	8952      	ldrh	r2, [r2, #10]
 80194fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8019500:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8019502:	693b      	ldr	r3, [r7, #16]
 8019504:	1d1a      	adds	r2, r3, #4
 8019506:	613a      	str	r2, [r7, #16]
 8019508:	681b      	ldr	r3, [r3, #0]
 801950a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801950c:	68bb      	ldr	r3, [r7, #8]
 801950e:	2b00      	cmp	r3, #0
 8019510:	d101      	bne.n	8019516 <clmt_clust+0x3a>
 8019512:	2300      	movs	r3, #0
 8019514:	e010      	b.n	8019538 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8019516:	697a      	ldr	r2, [r7, #20]
 8019518:	68bb      	ldr	r3, [r7, #8]
 801951a:	429a      	cmp	r2, r3
 801951c:	d307      	bcc.n	801952e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 801951e:	697a      	ldr	r2, [r7, #20]
 8019520:	68bb      	ldr	r3, [r7, #8]
 8019522:	1ad3      	subs	r3, r2, r3
 8019524:	617b      	str	r3, [r7, #20]
 8019526:	693b      	ldr	r3, [r7, #16]
 8019528:	3304      	adds	r3, #4
 801952a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801952c:	e7e9      	b.n	8019502 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 801952e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8019530:	693b      	ldr	r3, [r7, #16]
 8019532:	681a      	ldr	r2, [r3, #0]
 8019534:	697b      	ldr	r3, [r7, #20]
 8019536:	4413      	add	r3, r2
}
 8019538:	4618      	mov	r0, r3
 801953a:	371c      	adds	r7, #28
 801953c:	46bd      	mov	sp, r7
 801953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019542:	4770      	bx	lr

08019544 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8019544:	b580      	push	{r7, lr}
 8019546:	b086      	sub	sp, #24
 8019548:	af00      	add	r7, sp, #0
 801954a:	6078      	str	r0, [r7, #4]
 801954c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801954e:	687b      	ldr	r3, [r7, #4]
 8019550:	681b      	ldr	r3, [r3, #0]
 8019552:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8019554:	683b      	ldr	r3, [r7, #0]
 8019556:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801955a:	d204      	bcs.n	8019566 <dir_sdi+0x22>
 801955c:	683b      	ldr	r3, [r7, #0]
 801955e:	f003 031f 	and.w	r3, r3, #31
 8019562:	2b00      	cmp	r3, #0
 8019564:	d001      	beq.n	801956a <dir_sdi+0x26>
		return FR_INT_ERR;
 8019566:	2302      	movs	r3, #2
 8019568:	e063      	b.n	8019632 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	683a      	ldr	r2, [r7, #0]
 801956e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	689b      	ldr	r3, [r3, #8]
 8019574:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8019576:	697b      	ldr	r3, [r7, #20]
 8019578:	2b00      	cmp	r3, #0
 801957a:	d106      	bne.n	801958a <dir_sdi+0x46>
 801957c:	693b      	ldr	r3, [r7, #16]
 801957e:	781b      	ldrb	r3, [r3, #0]
 8019580:	2b02      	cmp	r3, #2
 8019582:	d902      	bls.n	801958a <dir_sdi+0x46>
		clst = fs->dirbase;
 8019584:	693b      	ldr	r3, [r7, #16]
 8019586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019588:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801958a:	697b      	ldr	r3, [r7, #20]
 801958c:	2b00      	cmp	r3, #0
 801958e:	d10c      	bne.n	80195aa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8019590:	683b      	ldr	r3, [r7, #0]
 8019592:	095b      	lsrs	r3, r3, #5
 8019594:	693a      	ldr	r2, [r7, #16]
 8019596:	8912      	ldrh	r2, [r2, #8]
 8019598:	4293      	cmp	r3, r2
 801959a:	d301      	bcc.n	80195a0 <dir_sdi+0x5c>
 801959c:	2302      	movs	r3, #2
 801959e:	e048      	b.n	8019632 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80195a0:	693b      	ldr	r3, [r7, #16]
 80195a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80195a4:	687b      	ldr	r3, [r7, #4]
 80195a6:	61da      	str	r2, [r3, #28]
 80195a8:	e029      	b.n	80195fe <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80195aa:	693b      	ldr	r3, [r7, #16]
 80195ac:	895b      	ldrh	r3, [r3, #10]
 80195ae:	025b      	lsls	r3, r3, #9
 80195b0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80195b2:	e019      	b.n	80195e8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80195b4:	687b      	ldr	r3, [r7, #4]
 80195b6:	6979      	ldr	r1, [r7, #20]
 80195b8:	4618      	mov	r0, r3
 80195ba:	f7ff fcfe 	bl	8018fba <get_fat>
 80195be:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80195c0:	697b      	ldr	r3, [r7, #20]
 80195c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80195c6:	d101      	bne.n	80195cc <dir_sdi+0x88>
 80195c8:	2301      	movs	r3, #1
 80195ca:	e032      	b.n	8019632 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80195cc:	697b      	ldr	r3, [r7, #20]
 80195ce:	2b01      	cmp	r3, #1
 80195d0:	d904      	bls.n	80195dc <dir_sdi+0x98>
 80195d2:	693b      	ldr	r3, [r7, #16]
 80195d4:	699b      	ldr	r3, [r3, #24]
 80195d6:	697a      	ldr	r2, [r7, #20]
 80195d8:	429a      	cmp	r2, r3
 80195da:	d301      	bcc.n	80195e0 <dir_sdi+0x9c>
 80195dc:	2302      	movs	r3, #2
 80195de:	e028      	b.n	8019632 <dir_sdi+0xee>
			ofs -= csz;
 80195e0:	683a      	ldr	r2, [r7, #0]
 80195e2:	68fb      	ldr	r3, [r7, #12]
 80195e4:	1ad3      	subs	r3, r2, r3
 80195e6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80195e8:	683a      	ldr	r2, [r7, #0]
 80195ea:	68fb      	ldr	r3, [r7, #12]
 80195ec:	429a      	cmp	r2, r3
 80195ee:	d2e1      	bcs.n	80195b4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80195f0:	6979      	ldr	r1, [r7, #20]
 80195f2:	6938      	ldr	r0, [r7, #16]
 80195f4:	f7ff fcc2 	bl	8018f7c <clust2sect>
 80195f8:	4602      	mov	r2, r0
 80195fa:	687b      	ldr	r3, [r7, #4]
 80195fc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80195fe:	687b      	ldr	r3, [r7, #4]
 8019600:	697a      	ldr	r2, [r7, #20]
 8019602:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8019604:	687b      	ldr	r3, [r7, #4]
 8019606:	69db      	ldr	r3, [r3, #28]
 8019608:	2b00      	cmp	r3, #0
 801960a:	d101      	bne.n	8019610 <dir_sdi+0xcc>
 801960c:	2302      	movs	r3, #2
 801960e:	e010      	b.n	8019632 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	69da      	ldr	r2, [r3, #28]
 8019614:	683b      	ldr	r3, [r7, #0]
 8019616:	0a5b      	lsrs	r3, r3, #9
 8019618:	441a      	add	r2, r3
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801961e:	693b      	ldr	r3, [r7, #16]
 8019620:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019624:	683b      	ldr	r3, [r7, #0]
 8019626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801962a:	441a      	add	r2, r3
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8019630:	2300      	movs	r3, #0
}
 8019632:	4618      	mov	r0, r3
 8019634:	3718      	adds	r7, #24
 8019636:	46bd      	mov	sp, r7
 8019638:	bd80      	pop	{r7, pc}

0801963a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801963a:	b580      	push	{r7, lr}
 801963c:	b086      	sub	sp, #24
 801963e:	af00      	add	r7, sp, #0
 8019640:	6078      	str	r0, [r7, #4]
 8019642:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	681b      	ldr	r3, [r3, #0]
 8019648:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801964a:	687b      	ldr	r3, [r7, #4]
 801964c:	695b      	ldr	r3, [r3, #20]
 801964e:	3320      	adds	r3, #32
 8019650:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	69db      	ldr	r3, [r3, #28]
 8019656:	2b00      	cmp	r3, #0
 8019658:	d003      	beq.n	8019662 <dir_next+0x28>
 801965a:	68bb      	ldr	r3, [r7, #8]
 801965c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8019660:	d301      	bcc.n	8019666 <dir_next+0x2c>
 8019662:	2304      	movs	r3, #4
 8019664:	e0aa      	b.n	80197bc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8019666:	68bb      	ldr	r3, [r7, #8]
 8019668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801966c:	2b00      	cmp	r3, #0
 801966e:	f040 8098 	bne.w	80197a2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	69db      	ldr	r3, [r3, #28]
 8019676:	1c5a      	adds	r2, r3, #1
 8019678:	687b      	ldr	r3, [r7, #4]
 801967a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	699b      	ldr	r3, [r3, #24]
 8019680:	2b00      	cmp	r3, #0
 8019682:	d10b      	bne.n	801969c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8019684:	68bb      	ldr	r3, [r7, #8]
 8019686:	095b      	lsrs	r3, r3, #5
 8019688:	68fa      	ldr	r2, [r7, #12]
 801968a:	8912      	ldrh	r2, [r2, #8]
 801968c:	4293      	cmp	r3, r2
 801968e:	f0c0 8088 	bcc.w	80197a2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	2200      	movs	r2, #0
 8019696:	61da      	str	r2, [r3, #28]
 8019698:	2304      	movs	r3, #4
 801969a:	e08f      	b.n	80197bc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801969c:	68bb      	ldr	r3, [r7, #8]
 801969e:	0a5b      	lsrs	r3, r3, #9
 80196a0:	68fa      	ldr	r2, [r7, #12]
 80196a2:	8952      	ldrh	r2, [r2, #10]
 80196a4:	3a01      	subs	r2, #1
 80196a6:	4013      	ands	r3, r2
 80196a8:	2b00      	cmp	r3, #0
 80196aa:	d17a      	bne.n	80197a2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80196ac:	687a      	ldr	r2, [r7, #4]
 80196ae:	687b      	ldr	r3, [r7, #4]
 80196b0:	699b      	ldr	r3, [r3, #24]
 80196b2:	4619      	mov	r1, r3
 80196b4:	4610      	mov	r0, r2
 80196b6:	f7ff fc80 	bl	8018fba <get_fat>
 80196ba:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80196bc:	697b      	ldr	r3, [r7, #20]
 80196be:	2b01      	cmp	r3, #1
 80196c0:	d801      	bhi.n	80196c6 <dir_next+0x8c>
 80196c2:	2302      	movs	r3, #2
 80196c4:	e07a      	b.n	80197bc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80196c6:	697b      	ldr	r3, [r7, #20]
 80196c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80196cc:	d101      	bne.n	80196d2 <dir_next+0x98>
 80196ce:	2301      	movs	r3, #1
 80196d0:	e074      	b.n	80197bc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80196d2:	68fb      	ldr	r3, [r7, #12]
 80196d4:	699b      	ldr	r3, [r3, #24]
 80196d6:	697a      	ldr	r2, [r7, #20]
 80196d8:	429a      	cmp	r2, r3
 80196da:	d358      	bcc.n	801978e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80196dc:	683b      	ldr	r3, [r7, #0]
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d104      	bne.n	80196ec <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	2200      	movs	r2, #0
 80196e6:	61da      	str	r2, [r3, #28]
 80196e8:	2304      	movs	r3, #4
 80196ea:	e067      	b.n	80197bc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80196ec:	687a      	ldr	r2, [r7, #4]
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	699b      	ldr	r3, [r3, #24]
 80196f2:	4619      	mov	r1, r3
 80196f4:	4610      	mov	r0, r2
 80196f6:	f7ff fe59 	bl	80193ac <create_chain>
 80196fa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80196fc:	697b      	ldr	r3, [r7, #20]
 80196fe:	2b00      	cmp	r3, #0
 8019700:	d101      	bne.n	8019706 <dir_next+0xcc>
 8019702:	2307      	movs	r3, #7
 8019704:	e05a      	b.n	80197bc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8019706:	697b      	ldr	r3, [r7, #20]
 8019708:	2b01      	cmp	r3, #1
 801970a:	d101      	bne.n	8019710 <dir_next+0xd6>
 801970c:	2302      	movs	r3, #2
 801970e:	e055      	b.n	80197bc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8019710:	697b      	ldr	r3, [r7, #20]
 8019712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019716:	d101      	bne.n	801971c <dir_next+0xe2>
 8019718:	2301      	movs	r3, #1
 801971a:	e04f      	b.n	80197bc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801971c:	68f8      	ldr	r0, [r7, #12]
 801971e:	f7ff fb4d 	bl	8018dbc <sync_window>
 8019722:	4603      	mov	r3, r0
 8019724:	2b00      	cmp	r3, #0
 8019726:	d001      	beq.n	801972c <dir_next+0xf2>
 8019728:	2301      	movs	r3, #1
 801972a:	e047      	b.n	80197bc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801972c:	68fb      	ldr	r3, [r7, #12]
 801972e:	3334      	adds	r3, #52	; 0x34
 8019730:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019734:	2100      	movs	r1, #0
 8019736:	4618      	mov	r0, r3
 8019738:	f7ff f977 	bl	8018a2a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801973c:	2300      	movs	r3, #0
 801973e:	613b      	str	r3, [r7, #16]
 8019740:	6979      	ldr	r1, [r7, #20]
 8019742:	68f8      	ldr	r0, [r7, #12]
 8019744:	f7ff fc1a 	bl	8018f7c <clust2sect>
 8019748:	4602      	mov	r2, r0
 801974a:	68fb      	ldr	r3, [r7, #12]
 801974c:	631a      	str	r2, [r3, #48]	; 0x30
 801974e:	e012      	b.n	8019776 <dir_next+0x13c>
						fs->wflag = 1;
 8019750:	68fb      	ldr	r3, [r7, #12]
 8019752:	2201      	movs	r2, #1
 8019754:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8019756:	68f8      	ldr	r0, [r7, #12]
 8019758:	f7ff fb30 	bl	8018dbc <sync_window>
 801975c:	4603      	mov	r3, r0
 801975e:	2b00      	cmp	r3, #0
 8019760:	d001      	beq.n	8019766 <dir_next+0x12c>
 8019762:	2301      	movs	r3, #1
 8019764:	e02a      	b.n	80197bc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8019766:	693b      	ldr	r3, [r7, #16]
 8019768:	3301      	adds	r3, #1
 801976a:	613b      	str	r3, [r7, #16]
 801976c:	68fb      	ldr	r3, [r7, #12]
 801976e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019770:	1c5a      	adds	r2, r3, #1
 8019772:	68fb      	ldr	r3, [r7, #12]
 8019774:	631a      	str	r2, [r3, #48]	; 0x30
 8019776:	68fb      	ldr	r3, [r7, #12]
 8019778:	895b      	ldrh	r3, [r3, #10]
 801977a:	461a      	mov	r2, r3
 801977c:	693b      	ldr	r3, [r7, #16]
 801977e:	4293      	cmp	r3, r2
 8019780:	d3e6      	bcc.n	8019750 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8019782:	68fb      	ldr	r3, [r7, #12]
 8019784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8019786:	693b      	ldr	r3, [r7, #16]
 8019788:	1ad2      	subs	r2, r2, r3
 801978a:	68fb      	ldr	r3, [r7, #12]
 801978c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	697a      	ldr	r2, [r7, #20]
 8019792:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8019794:	6979      	ldr	r1, [r7, #20]
 8019796:	68f8      	ldr	r0, [r7, #12]
 8019798:	f7ff fbf0 	bl	8018f7c <clust2sect>
 801979c:	4602      	mov	r2, r0
 801979e:	687b      	ldr	r3, [r7, #4]
 80197a0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80197a2:	687b      	ldr	r3, [r7, #4]
 80197a4:	68ba      	ldr	r2, [r7, #8]
 80197a6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80197ae:	68bb      	ldr	r3, [r7, #8]
 80197b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80197b4:	441a      	add	r2, r3
 80197b6:	687b      	ldr	r3, [r7, #4]
 80197b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80197ba:	2300      	movs	r3, #0
}
 80197bc:	4618      	mov	r0, r3
 80197be:	3718      	adds	r7, #24
 80197c0:	46bd      	mov	sp, r7
 80197c2:	bd80      	pop	{r7, pc}

080197c4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80197c4:	b580      	push	{r7, lr}
 80197c6:	b086      	sub	sp, #24
 80197c8:	af00      	add	r7, sp, #0
 80197ca:	6078      	str	r0, [r7, #4]
 80197cc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80197ce:	687b      	ldr	r3, [r7, #4]
 80197d0:	681b      	ldr	r3, [r3, #0]
 80197d2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80197d4:	2100      	movs	r1, #0
 80197d6:	6878      	ldr	r0, [r7, #4]
 80197d8:	f7ff feb4 	bl	8019544 <dir_sdi>
 80197dc:	4603      	mov	r3, r0
 80197de:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80197e0:	7dfb      	ldrb	r3, [r7, #23]
 80197e2:	2b00      	cmp	r3, #0
 80197e4:	d12b      	bne.n	801983e <dir_alloc+0x7a>
		n = 0;
 80197e6:	2300      	movs	r3, #0
 80197e8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80197ea:	687b      	ldr	r3, [r7, #4]
 80197ec:	69db      	ldr	r3, [r3, #28]
 80197ee:	4619      	mov	r1, r3
 80197f0:	68f8      	ldr	r0, [r7, #12]
 80197f2:	f7ff fb27 	bl	8018e44 <move_window>
 80197f6:	4603      	mov	r3, r0
 80197f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80197fa:	7dfb      	ldrb	r3, [r7, #23]
 80197fc:	2b00      	cmp	r3, #0
 80197fe:	d11d      	bne.n	801983c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	6a1b      	ldr	r3, [r3, #32]
 8019804:	781b      	ldrb	r3, [r3, #0]
 8019806:	2be5      	cmp	r3, #229	; 0xe5
 8019808:	d004      	beq.n	8019814 <dir_alloc+0x50>
 801980a:	687b      	ldr	r3, [r7, #4]
 801980c:	6a1b      	ldr	r3, [r3, #32]
 801980e:	781b      	ldrb	r3, [r3, #0]
 8019810:	2b00      	cmp	r3, #0
 8019812:	d107      	bne.n	8019824 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8019814:	693b      	ldr	r3, [r7, #16]
 8019816:	3301      	adds	r3, #1
 8019818:	613b      	str	r3, [r7, #16]
 801981a:	693a      	ldr	r2, [r7, #16]
 801981c:	683b      	ldr	r3, [r7, #0]
 801981e:	429a      	cmp	r2, r3
 8019820:	d102      	bne.n	8019828 <dir_alloc+0x64>
 8019822:	e00c      	b.n	801983e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8019824:	2300      	movs	r3, #0
 8019826:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8019828:	2101      	movs	r1, #1
 801982a:	6878      	ldr	r0, [r7, #4]
 801982c:	f7ff ff05 	bl	801963a <dir_next>
 8019830:	4603      	mov	r3, r0
 8019832:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8019834:	7dfb      	ldrb	r3, [r7, #23]
 8019836:	2b00      	cmp	r3, #0
 8019838:	d0d7      	beq.n	80197ea <dir_alloc+0x26>
 801983a:	e000      	b.n	801983e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801983c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801983e:	7dfb      	ldrb	r3, [r7, #23]
 8019840:	2b04      	cmp	r3, #4
 8019842:	d101      	bne.n	8019848 <dir_alloc+0x84>
 8019844:	2307      	movs	r3, #7
 8019846:	75fb      	strb	r3, [r7, #23]
	return res;
 8019848:	7dfb      	ldrb	r3, [r7, #23]
}
 801984a:	4618      	mov	r0, r3
 801984c:	3718      	adds	r7, #24
 801984e:	46bd      	mov	sp, r7
 8019850:	bd80      	pop	{r7, pc}

08019852 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8019852:	b580      	push	{r7, lr}
 8019854:	b084      	sub	sp, #16
 8019856:	af00      	add	r7, sp, #0
 8019858:	6078      	str	r0, [r7, #4]
 801985a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801985c:	683b      	ldr	r3, [r7, #0]
 801985e:	331a      	adds	r3, #26
 8019860:	4618      	mov	r0, r3
 8019862:	f7ff f83f 	bl	80188e4 <ld_word>
 8019866:	4603      	mov	r3, r0
 8019868:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801986a:	687b      	ldr	r3, [r7, #4]
 801986c:	781b      	ldrb	r3, [r3, #0]
 801986e:	2b03      	cmp	r3, #3
 8019870:	d109      	bne.n	8019886 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8019872:	683b      	ldr	r3, [r7, #0]
 8019874:	3314      	adds	r3, #20
 8019876:	4618      	mov	r0, r3
 8019878:	f7ff f834 	bl	80188e4 <ld_word>
 801987c:	4603      	mov	r3, r0
 801987e:	041b      	lsls	r3, r3, #16
 8019880:	68fa      	ldr	r2, [r7, #12]
 8019882:	4313      	orrs	r3, r2
 8019884:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8019886:	68fb      	ldr	r3, [r7, #12]
}
 8019888:	4618      	mov	r0, r3
 801988a:	3710      	adds	r7, #16
 801988c:	46bd      	mov	sp, r7
 801988e:	bd80      	pop	{r7, pc}

08019890 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8019890:	b580      	push	{r7, lr}
 8019892:	b084      	sub	sp, #16
 8019894:	af00      	add	r7, sp, #0
 8019896:	60f8      	str	r0, [r7, #12]
 8019898:	60b9      	str	r1, [r7, #8]
 801989a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801989c:	68bb      	ldr	r3, [r7, #8]
 801989e:	331a      	adds	r3, #26
 80198a0:	687a      	ldr	r2, [r7, #4]
 80198a2:	b292      	uxth	r2, r2
 80198a4:	4611      	mov	r1, r2
 80198a6:	4618      	mov	r0, r3
 80198a8:	f7ff f857 	bl	801895a <st_word>
	if (fs->fs_type == FS_FAT32) {
 80198ac:	68fb      	ldr	r3, [r7, #12]
 80198ae:	781b      	ldrb	r3, [r3, #0]
 80198b0:	2b03      	cmp	r3, #3
 80198b2:	d109      	bne.n	80198c8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80198b4:	68bb      	ldr	r3, [r7, #8]
 80198b6:	f103 0214 	add.w	r2, r3, #20
 80198ba:	687b      	ldr	r3, [r7, #4]
 80198bc:	0c1b      	lsrs	r3, r3, #16
 80198be:	b29b      	uxth	r3, r3
 80198c0:	4619      	mov	r1, r3
 80198c2:	4610      	mov	r0, r2
 80198c4:	f7ff f849 	bl	801895a <st_word>
	}
}
 80198c8:	bf00      	nop
 80198ca:	3710      	adds	r7, #16
 80198cc:	46bd      	mov	sp, r7
 80198ce:	bd80      	pop	{r7, pc}

080198d0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80198d0:	b590      	push	{r4, r7, lr}
 80198d2:	b087      	sub	sp, #28
 80198d4:	af00      	add	r7, sp, #0
 80198d6:	6078      	str	r0, [r7, #4]
 80198d8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80198da:	683b      	ldr	r3, [r7, #0]
 80198dc:	331a      	adds	r3, #26
 80198de:	4618      	mov	r0, r3
 80198e0:	f7ff f800 	bl	80188e4 <ld_word>
 80198e4:	4603      	mov	r3, r0
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d001      	beq.n	80198ee <cmp_lfn+0x1e>
 80198ea:	2300      	movs	r3, #0
 80198ec:	e059      	b.n	80199a2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80198ee:	683b      	ldr	r3, [r7, #0]
 80198f0:	781b      	ldrb	r3, [r3, #0]
 80198f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80198f6:	1e5a      	subs	r2, r3, #1
 80198f8:	4613      	mov	r3, r2
 80198fa:	005b      	lsls	r3, r3, #1
 80198fc:	4413      	add	r3, r2
 80198fe:	009b      	lsls	r3, r3, #2
 8019900:	4413      	add	r3, r2
 8019902:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8019904:	2301      	movs	r3, #1
 8019906:	81fb      	strh	r3, [r7, #14]
 8019908:	2300      	movs	r3, #0
 801990a:	613b      	str	r3, [r7, #16]
 801990c:	e033      	b.n	8019976 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801990e:	4a27      	ldr	r2, [pc, #156]	; (80199ac <cmp_lfn+0xdc>)
 8019910:	693b      	ldr	r3, [r7, #16]
 8019912:	4413      	add	r3, r2
 8019914:	781b      	ldrb	r3, [r3, #0]
 8019916:	461a      	mov	r2, r3
 8019918:	683b      	ldr	r3, [r7, #0]
 801991a:	4413      	add	r3, r2
 801991c:	4618      	mov	r0, r3
 801991e:	f7fe ffe1 	bl	80188e4 <ld_word>
 8019922:	4603      	mov	r3, r0
 8019924:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8019926:	89fb      	ldrh	r3, [r7, #14]
 8019928:	2b00      	cmp	r3, #0
 801992a:	d01a      	beq.n	8019962 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 801992c:	697b      	ldr	r3, [r7, #20]
 801992e:	2bfe      	cmp	r3, #254	; 0xfe
 8019930:	d812      	bhi.n	8019958 <cmp_lfn+0x88>
 8019932:	89bb      	ldrh	r3, [r7, #12]
 8019934:	4618      	mov	r0, r3
 8019936:	f002 fea1 	bl	801c67c <ff_wtoupper>
 801993a:	4603      	mov	r3, r0
 801993c:	461c      	mov	r4, r3
 801993e:	697b      	ldr	r3, [r7, #20]
 8019940:	1c5a      	adds	r2, r3, #1
 8019942:	617a      	str	r2, [r7, #20]
 8019944:	005b      	lsls	r3, r3, #1
 8019946:	687a      	ldr	r2, [r7, #4]
 8019948:	4413      	add	r3, r2
 801994a:	881b      	ldrh	r3, [r3, #0]
 801994c:	4618      	mov	r0, r3
 801994e:	f002 fe95 	bl	801c67c <ff_wtoupper>
 8019952:	4603      	mov	r3, r0
 8019954:	429c      	cmp	r4, r3
 8019956:	d001      	beq.n	801995c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8019958:	2300      	movs	r3, #0
 801995a:	e022      	b.n	80199a2 <cmp_lfn+0xd2>
			}
			wc = uc;
 801995c:	89bb      	ldrh	r3, [r7, #12]
 801995e:	81fb      	strh	r3, [r7, #14]
 8019960:	e006      	b.n	8019970 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8019962:	89bb      	ldrh	r3, [r7, #12]
 8019964:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019968:	4293      	cmp	r3, r2
 801996a:	d001      	beq.n	8019970 <cmp_lfn+0xa0>
 801996c:	2300      	movs	r3, #0
 801996e:	e018      	b.n	80199a2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8019970:	693b      	ldr	r3, [r7, #16]
 8019972:	3301      	adds	r3, #1
 8019974:	613b      	str	r3, [r7, #16]
 8019976:	693b      	ldr	r3, [r7, #16]
 8019978:	2b0c      	cmp	r3, #12
 801997a:	d9c8      	bls.n	801990e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801997c:	683b      	ldr	r3, [r7, #0]
 801997e:	781b      	ldrb	r3, [r3, #0]
 8019980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019984:	2b00      	cmp	r3, #0
 8019986:	d00b      	beq.n	80199a0 <cmp_lfn+0xd0>
 8019988:	89fb      	ldrh	r3, [r7, #14]
 801998a:	2b00      	cmp	r3, #0
 801998c:	d008      	beq.n	80199a0 <cmp_lfn+0xd0>
 801998e:	697b      	ldr	r3, [r7, #20]
 8019990:	005b      	lsls	r3, r3, #1
 8019992:	687a      	ldr	r2, [r7, #4]
 8019994:	4413      	add	r3, r2
 8019996:	881b      	ldrh	r3, [r3, #0]
 8019998:	2b00      	cmp	r3, #0
 801999a:	d001      	beq.n	80199a0 <cmp_lfn+0xd0>
 801999c:	2300      	movs	r3, #0
 801999e:	e000      	b.n	80199a2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80199a0:	2301      	movs	r3, #1
}
 80199a2:	4618      	mov	r0, r3
 80199a4:	371c      	adds	r7, #28
 80199a6:	46bd      	mov	sp, r7
 80199a8:	bd90      	pop	{r4, r7, pc}
 80199aa:	bf00      	nop
 80199ac:	080367e4 	.word	0x080367e4

080199b0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 80199b0:	b580      	push	{r7, lr}
 80199b2:	b086      	sub	sp, #24
 80199b4:	af00      	add	r7, sp, #0
 80199b6:	6078      	str	r0, [r7, #4]
 80199b8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 80199ba:	683b      	ldr	r3, [r7, #0]
 80199bc:	331a      	adds	r3, #26
 80199be:	4618      	mov	r0, r3
 80199c0:	f7fe ff90 	bl	80188e4 <ld_word>
 80199c4:	4603      	mov	r3, r0
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d001      	beq.n	80199ce <pick_lfn+0x1e>
 80199ca:	2300      	movs	r3, #0
 80199cc:	e04d      	b.n	8019a6a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 80199ce:	683b      	ldr	r3, [r7, #0]
 80199d0:	781b      	ldrb	r3, [r3, #0]
 80199d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80199d6:	1e5a      	subs	r2, r3, #1
 80199d8:	4613      	mov	r3, r2
 80199da:	005b      	lsls	r3, r3, #1
 80199dc:	4413      	add	r3, r2
 80199de:	009b      	lsls	r3, r3, #2
 80199e0:	4413      	add	r3, r2
 80199e2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80199e4:	2301      	movs	r3, #1
 80199e6:	81fb      	strh	r3, [r7, #14]
 80199e8:	2300      	movs	r3, #0
 80199ea:	613b      	str	r3, [r7, #16]
 80199ec:	e028      	b.n	8019a40 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80199ee:	4a21      	ldr	r2, [pc, #132]	; (8019a74 <pick_lfn+0xc4>)
 80199f0:	693b      	ldr	r3, [r7, #16]
 80199f2:	4413      	add	r3, r2
 80199f4:	781b      	ldrb	r3, [r3, #0]
 80199f6:	461a      	mov	r2, r3
 80199f8:	683b      	ldr	r3, [r7, #0]
 80199fa:	4413      	add	r3, r2
 80199fc:	4618      	mov	r0, r3
 80199fe:	f7fe ff71 	bl	80188e4 <ld_word>
 8019a02:	4603      	mov	r3, r0
 8019a04:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8019a06:	89fb      	ldrh	r3, [r7, #14]
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d00f      	beq.n	8019a2c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8019a0c:	697b      	ldr	r3, [r7, #20]
 8019a0e:	2bfe      	cmp	r3, #254	; 0xfe
 8019a10:	d901      	bls.n	8019a16 <pick_lfn+0x66>
 8019a12:	2300      	movs	r3, #0
 8019a14:	e029      	b.n	8019a6a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8019a16:	89bb      	ldrh	r3, [r7, #12]
 8019a18:	81fb      	strh	r3, [r7, #14]
 8019a1a:	697b      	ldr	r3, [r7, #20]
 8019a1c:	1c5a      	adds	r2, r3, #1
 8019a1e:	617a      	str	r2, [r7, #20]
 8019a20:	005b      	lsls	r3, r3, #1
 8019a22:	687a      	ldr	r2, [r7, #4]
 8019a24:	4413      	add	r3, r2
 8019a26:	89fa      	ldrh	r2, [r7, #14]
 8019a28:	801a      	strh	r2, [r3, #0]
 8019a2a:	e006      	b.n	8019a3a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8019a2c:	89bb      	ldrh	r3, [r7, #12]
 8019a2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019a32:	4293      	cmp	r3, r2
 8019a34:	d001      	beq.n	8019a3a <pick_lfn+0x8a>
 8019a36:	2300      	movs	r3, #0
 8019a38:	e017      	b.n	8019a6a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8019a3a:	693b      	ldr	r3, [r7, #16]
 8019a3c:	3301      	adds	r3, #1
 8019a3e:	613b      	str	r3, [r7, #16]
 8019a40:	693b      	ldr	r3, [r7, #16]
 8019a42:	2b0c      	cmp	r3, #12
 8019a44:	d9d3      	bls.n	80199ee <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8019a46:	683b      	ldr	r3, [r7, #0]
 8019a48:	781b      	ldrb	r3, [r3, #0]
 8019a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019a4e:	2b00      	cmp	r3, #0
 8019a50:	d00a      	beq.n	8019a68 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8019a52:	697b      	ldr	r3, [r7, #20]
 8019a54:	2bfe      	cmp	r3, #254	; 0xfe
 8019a56:	d901      	bls.n	8019a5c <pick_lfn+0xac>
 8019a58:	2300      	movs	r3, #0
 8019a5a:	e006      	b.n	8019a6a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8019a5c:	697b      	ldr	r3, [r7, #20]
 8019a5e:	005b      	lsls	r3, r3, #1
 8019a60:	687a      	ldr	r2, [r7, #4]
 8019a62:	4413      	add	r3, r2
 8019a64:	2200      	movs	r2, #0
 8019a66:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8019a68:	2301      	movs	r3, #1
}
 8019a6a:	4618      	mov	r0, r3
 8019a6c:	3718      	adds	r7, #24
 8019a6e:	46bd      	mov	sp, r7
 8019a70:	bd80      	pop	{r7, pc}
 8019a72:	bf00      	nop
 8019a74:	080367e4 	.word	0x080367e4

08019a78 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8019a78:	b580      	push	{r7, lr}
 8019a7a:	b088      	sub	sp, #32
 8019a7c:	af00      	add	r7, sp, #0
 8019a7e:	60f8      	str	r0, [r7, #12]
 8019a80:	60b9      	str	r1, [r7, #8]
 8019a82:	4611      	mov	r1, r2
 8019a84:	461a      	mov	r2, r3
 8019a86:	460b      	mov	r3, r1
 8019a88:	71fb      	strb	r3, [r7, #7]
 8019a8a:	4613      	mov	r3, r2
 8019a8c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8019a8e:	68bb      	ldr	r3, [r7, #8]
 8019a90:	330d      	adds	r3, #13
 8019a92:	79ba      	ldrb	r2, [r7, #6]
 8019a94:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8019a96:	68bb      	ldr	r3, [r7, #8]
 8019a98:	330b      	adds	r3, #11
 8019a9a:	220f      	movs	r2, #15
 8019a9c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8019a9e:	68bb      	ldr	r3, [r7, #8]
 8019aa0:	330c      	adds	r3, #12
 8019aa2:	2200      	movs	r2, #0
 8019aa4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8019aa6:	68bb      	ldr	r3, [r7, #8]
 8019aa8:	331a      	adds	r3, #26
 8019aaa:	2100      	movs	r1, #0
 8019aac:	4618      	mov	r0, r3
 8019aae:	f7fe ff54 	bl	801895a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8019ab2:	79fb      	ldrb	r3, [r7, #7]
 8019ab4:	1e5a      	subs	r2, r3, #1
 8019ab6:	4613      	mov	r3, r2
 8019ab8:	005b      	lsls	r3, r3, #1
 8019aba:	4413      	add	r3, r2
 8019abc:	009b      	lsls	r3, r3, #2
 8019abe:	4413      	add	r3, r2
 8019ac0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8019ac2:	2300      	movs	r3, #0
 8019ac4:	82fb      	strh	r3, [r7, #22]
 8019ac6:	2300      	movs	r3, #0
 8019ac8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8019aca:	8afb      	ldrh	r3, [r7, #22]
 8019acc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019ad0:	4293      	cmp	r3, r2
 8019ad2:	d007      	beq.n	8019ae4 <put_lfn+0x6c>
 8019ad4:	69fb      	ldr	r3, [r7, #28]
 8019ad6:	1c5a      	adds	r2, r3, #1
 8019ad8:	61fa      	str	r2, [r7, #28]
 8019ada:	005b      	lsls	r3, r3, #1
 8019adc:	68fa      	ldr	r2, [r7, #12]
 8019ade:	4413      	add	r3, r2
 8019ae0:	881b      	ldrh	r3, [r3, #0]
 8019ae2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8019ae4:	4a17      	ldr	r2, [pc, #92]	; (8019b44 <put_lfn+0xcc>)
 8019ae6:	69bb      	ldr	r3, [r7, #24]
 8019ae8:	4413      	add	r3, r2
 8019aea:	781b      	ldrb	r3, [r3, #0]
 8019aec:	461a      	mov	r2, r3
 8019aee:	68bb      	ldr	r3, [r7, #8]
 8019af0:	4413      	add	r3, r2
 8019af2:	8afa      	ldrh	r2, [r7, #22]
 8019af4:	4611      	mov	r1, r2
 8019af6:	4618      	mov	r0, r3
 8019af8:	f7fe ff2f 	bl	801895a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8019afc:	8afb      	ldrh	r3, [r7, #22]
 8019afe:	2b00      	cmp	r3, #0
 8019b00:	d102      	bne.n	8019b08 <put_lfn+0x90>
 8019b02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019b06:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8019b08:	69bb      	ldr	r3, [r7, #24]
 8019b0a:	3301      	adds	r3, #1
 8019b0c:	61bb      	str	r3, [r7, #24]
 8019b0e:	69bb      	ldr	r3, [r7, #24]
 8019b10:	2b0c      	cmp	r3, #12
 8019b12:	d9da      	bls.n	8019aca <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8019b14:	8afb      	ldrh	r3, [r7, #22]
 8019b16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019b1a:	4293      	cmp	r3, r2
 8019b1c:	d006      	beq.n	8019b2c <put_lfn+0xb4>
 8019b1e:	69fb      	ldr	r3, [r7, #28]
 8019b20:	005b      	lsls	r3, r3, #1
 8019b22:	68fa      	ldr	r2, [r7, #12]
 8019b24:	4413      	add	r3, r2
 8019b26:	881b      	ldrh	r3, [r3, #0]
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	d103      	bne.n	8019b34 <put_lfn+0xbc>
 8019b2c:	79fb      	ldrb	r3, [r7, #7]
 8019b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019b32:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8019b34:	68bb      	ldr	r3, [r7, #8]
 8019b36:	79fa      	ldrb	r2, [r7, #7]
 8019b38:	701a      	strb	r2, [r3, #0]
}
 8019b3a:	bf00      	nop
 8019b3c:	3720      	adds	r7, #32
 8019b3e:	46bd      	mov	sp, r7
 8019b40:	bd80      	pop	{r7, pc}
 8019b42:	bf00      	nop
 8019b44:	080367e4 	.word	0x080367e4

08019b48 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8019b48:	b580      	push	{r7, lr}
 8019b4a:	b08c      	sub	sp, #48	; 0x30
 8019b4c:	af00      	add	r7, sp, #0
 8019b4e:	60f8      	str	r0, [r7, #12]
 8019b50:	60b9      	str	r1, [r7, #8]
 8019b52:	607a      	str	r2, [r7, #4]
 8019b54:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8019b56:	220b      	movs	r2, #11
 8019b58:	68b9      	ldr	r1, [r7, #8]
 8019b5a:	68f8      	ldr	r0, [r7, #12]
 8019b5c:	f7fe ff44 	bl	80189e8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8019b60:	683b      	ldr	r3, [r7, #0]
 8019b62:	2b05      	cmp	r3, #5
 8019b64:	d92b      	bls.n	8019bbe <gen_numname+0x76>
		sr = seq;
 8019b66:	683b      	ldr	r3, [r7, #0]
 8019b68:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8019b6a:	e022      	b.n	8019bb2 <gen_numname+0x6a>
			wc = *lfn++;
 8019b6c:	687b      	ldr	r3, [r7, #4]
 8019b6e:	1c9a      	adds	r2, r3, #2
 8019b70:	607a      	str	r2, [r7, #4]
 8019b72:	881b      	ldrh	r3, [r3, #0]
 8019b74:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8019b76:	2300      	movs	r3, #0
 8019b78:	62bb      	str	r3, [r7, #40]	; 0x28
 8019b7a:	e017      	b.n	8019bac <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8019b7c:	69fb      	ldr	r3, [r7, #28]
 8019b7e:	005a      	lsls	r2, r3, #1
 8019b80:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b82:	f003 0301 	and.w	r3, r3, #1
 8019b86:	4413      	add	r3, r2
 8019b88:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8019b8a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b8c:	085b      	lsrs	r3, r3, #1
 8019b8e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8019b90:	69fb      	ldr	r3, [r7, #28]
 8019b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8019b96:	2b00      	cmp	r3, #0
 8019b98:	d005      	beq.n	8019ba6 <gen_numname+0x5e>
 8019b9a:	69fb      	ldr	r3, [r7, #28]
 8019b9c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8019ba0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8019ba4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8019ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ba8:	3301      	adds	r3, #1
 8019baa:	62bb      	str	r3, [r7, #40]	; 0x28
 8019bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bae:	2b0f      	cmp	r3, #15
 8019bb0:	d9e4      	bls.n	8019b7c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	881b      	ldrh	r3, [r3, #0]
 8019bb6:	2b00      	cmp	r3, #0
 8019bb8:	d1d8      	bne.n	8019b6c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8019bba:	69fb      	ldr	r3, [r7, #28]
 8019bbc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8019bbe:	2307      	movs	r3, #7
 8019bc0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8019bc2:	683b      	ldr	r3, [r7, #0]
 8019bc4:	b2db      	uxtb	r3, r3
 8019bc6:	f003 030f 	and.w	r3, r3, #15
 8019bca:	b2db      	uxtb	r3, r3
 8019bcc:	3330      	adds	r3, #48	; 0x30
 8019bce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8019bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019bd6:	2b39      	cmp	r3, #57	; 0x39
 8019bd8:	d904      	bls.n	8019be4 <gen_numname+0x9c>
 8019bda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019bde:	3307      	adds	r3, #7
 8019be0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8019be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019be6:	1e5a      	subs	r2, r3, #1
 8019be8:	62ba      	str	r2, [r7, #40]	; 0x28
 8019bea:	3330      	adds	r3, #48	; 0x30
 8019bec:	443b      	add	r3, r7
 8019bee:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8019bf2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8019bf6:	683b      	ldr	r3, [r7, #0]
 8019bf8:	091b      	lsrs	r3, r3, #4
 8019bfa:	603b      	str	r3, [r7, #0]
	} while (seq);
 8019bfc:	683b      	ldr	r3, [r7, #0]
 8019bfe:	2b00      	cmp	r3, #0
 8019c00:	d1df      	bne.n	8019bc2 <gen_numname+0x7a>
	ns[i] = '~';
 8019c02:	f107 0214 	add.w	r2, r7, #20
 8019c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c08:	4413      	add	r3, r2
 8019c0a:	227e      	movs	r2, #126	; 0x7e
 8019c0c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8019c0e:	2300      	movs	r3, #0
 8019c10:	627b      	str	r3, [r7, #36]	; 0x24
 8019c12:	e002      	b.n	8019c1a <gen_numname+0xd2>
 8019c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c16:	3301      	adds	r3, #1
 8019c18:	627b      	str	r3, [r7, #36]	; 0x24
 8019c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c1e:	429a      	cmp	r2, r3
 8019c20:	d205      	bcs.n	8019c2e <gen_numname+0xe6>
 8019c22:	68fa      	ldr	r2, [r7, #12]
 8019c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c26:	4413      	add	r3, r2
 8019c28:	781b      	ldrb	r3, [r3, #0]
 8019c2a:	2b20      	cmp	r3, #32
 8019c2c:	d1f2      	bne.n	8019c14 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8019c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c30:	2b07      	cmp	r3, #7
 8019c32:	d807      	bhi.n	8019c44 <gen_numname+0xfc>
 8019c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c36:	1c5a      	adds	r2, r3, #1
 8019c38:	62ba      	str	r2, [r7, #40]	; 0x28
 8019c3a:	3330      	adds	r3, #48	; 0x30
 8019c3c:	443b      	add	r3, r7
 8019c3e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8019c42:	e000      	b.n	8019c46 <gen_numname+0xfe>
 8019c44:	2120      	movs	r1, #32
 8019c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c48:	1c5a      	adds	r2, r3, #1
 8019c4a:	627a      	str	r2, [r7, #36]	; 0x24
 8019c4c:	68fa      	ldr	r2, [r7, #12]
 8019c4e:	4413      	add	r3, r2
 8019c50:	460a      	mov	r2, r1
 8019c52:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8019c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c56:	2b07      	cmp	r3, #7
 8019c58:	d9e9      	bls.n	8019c2e <gen_numname+0xe6>
}
 8019c5a:	bf00      	nop
 8019c5c:	bf00      	nop
 8019c5e:	3730      	adds	r7, #48	; 0x30
 8019c60:	46bd      	mov	sp, r7
 8019c62:	bd80      	pop	{r7, pc}

08019c64 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8019c64:	b480      	push	{r7}
 8019c66:	b085      	sub	sp, #20
 8019c68:	af00      	add	r7, sp, #0
 8019c6a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8019c6c:	2300      	movs	r3, #0
 8019c6e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8019c70:	230b      	movs	r3, #11
 8019c72:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8019c74:	7bfb      	ldrb	r3, [r7, #15]
 8019c76:	b2da      	uxtb	r2, r3
 8019c78:	0852      	lsrs	r2, r2, #1
 8019c7a:	01db      	lsls	r3, r3, #7
 8019c7c:	4313      	orrs	r3, r2
 8019c7e:	b2da      	uxtb	r2, r3
 8019c80:	687b      	ldr	r3, [r7, #4]
 8019c82:	1c59      	adds	r1, r3, #1
 8019c84:	6079      	str	r1, [r7, #4]
 8019c86:	781b      	ldrb	r3, [r3, #0]
 8019c88:	4413      	add	r3, r2
 8019c8a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8019c8c:	68bb      	ldr	r3, [r7, #8]
 8019c8e:	3b01      	subs	r3, #1
 8019c90:	60bb      	str	r3, [r7, #8]
 8019c92:	68bb      	ldr	r3, [r7, #8]
 8019c94:	2b00      	cmp	r3, #0
 8019c96:	d1ed      	bne.n	8019c74 <sum_sfn+0x10>
	return sum;
 8019c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8019c9a:	4618      	mov	r0, r3
 8019c9c:	3714      	adds	r7, #20
 8019c9e:	46bd      	mov	sp, r7
 8019ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ca4:	4770      	bx	lr

08019ca6 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8019ca6:	b580      	push	{r7, lr}
 8019ca8:	b086      	sub	sp, #24
 8019caa:	af00      	add	r7, sp, #0
 8019cac:	6078      	str	r0, [r7, #4]
 8019cae:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8019cb0:	2304      	movs	r3, #4
 8019cb2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8019cb4:	687b      	ldr	r3, [r7, #4]
 8019cb6:	681b      	ldr	r3, [r3, #0]
 8019cb8:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8019cba:	23ff      	movs	r3, #255	; 0xff
 8019cbc:	757b      	strb	r3, [r7, #21]
 8019cbe:	23ff      	movs	r3, #255	; 0xff
 8019cc0:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8019cc2:	e081      	b.n	8019dc8 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8019cc4:	687b      	ldr	r3, [r7, #4]
 8019cc6:	69db      	ldr	r3, [r3, #28]
 8019cc8:	4619      	mov	r1, r3
 8019cca:	6938      	ldr	r0, [r7, #16]
 8019ccc:	f7ff f8ba 	bl	8018e44 <move_window>
 8019cd0:	4603      	mov	r3, r0
 8019cd2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8019cd4:	7dfb      	ldrb	r3, [r7, #23]
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d17c      	bne.n	8019dd4 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	6a1b      	ldr	r3, [r3, #32]
 8019cde:	781b      	ldrb	r3, [r3, #0]
 8019ce0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8019ce2:	7dbb      	ldrb	r3, [r7, #22]
 8019ce4:	2b00      	cmp	r3, #0
 8019ce6:	d102      	bne.n	8019cee <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8019ce8:	2304      	movs	r3, #4
 8019cea:	75fb      	strb	r3, [r7, #23]
 8019cec:	e077      	b.n	8019dde <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8019cee:	687b      	ldr	r3, [r7, #4]
 8019cf0:	6a1b      	ldr	r3, [r3, #32]
 8019cf2:	330b      	adds	r3, #11
 8019cf4:	781b      	ldrb	r3, [r3, #0]
 8019cf6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019cfa:	73fb      	strb	r3, [r7, #15]
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	7bfa      	ldrb	r2, [r7, #15]
 8019d00:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8019d02:	7dbb      	ldrb	r3, [r7, #22]
 8019d04:	2be5      	cmp	r3, #229	; 0xe5
 8019d06:	d00e      	beq.n	8019d26 <dir_read+0x80>
 8019d08:	7dbb      	ldrb	r3, [r7, #22]
 8019d0a:	2b2e      	cmp	r3, #46	; 0x2e
 8019d0c:	d00b      	beq.n	8019d26 <dir_read+0x80>
 8019d0e:	7bfb      	ldrb	r3, [r7, #15]
 8019d10:	f023 0320 	bic.w	r3, r3, #32
 8019d14:	2b08      	cmp	r3, #8
 8019d16:	bf0c      	ite	eq
 8019d18:	2301      	moveq	r3, #1
 8019d1a:	2300      	movne	r3, #0
 8019d1c:	b2db      	uxtb	r3, r3
 8019d1e:	461a      	mov	r2, r3
 8019d20:	683b      	ldr	r3, [r7, #0]
 8019d22:	4293      	cmp	r3, r2
 8019d24:	d002      	beq.n	8019d2c <dir_read+0x86>
				ord = 0xFF;
 8019d26:	23ff      	movs	r3, #255	; 0xff
 8019d28:	757b      	strb	r3, [r7, #21]
 8019d2a:	e044      	b.n	8019db6 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8019d2c:	7bfb      	ldrb	r3, [r7, #15]
 8019d2e:	2b0f      	cmp	r3, #15
 8019d30:	d12f      	bne.n	8019d92 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8019d32:	7dbb      	ldrb	r3, [r7, #22]
 8019d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d00d      	beq.n	8019d58 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8019d3c:	687b      	ldr	r3, [r7, #4]
 8019d3e:	6a1b      	ldr	r3, [r3, #32]
 8019d40:	7b5b      	ldrb	r3, [r3, #13]
 8019d42:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8019d44:	7dbb      	ldrb	r3, [r7, #22]
 8019d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8019d4a:	75bb      	strb	r3, [r7, #22]
 8019d4c:	7dbb      	ldrb	r3, [r7, #22]
 8019d4e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8019d50:	687b      	ldr	r3, [r7, #4]
 8019d52:	695a      	ldr	r2, [r3, #20]
 8019d54:	687b      	ldr	r3, [r7, #4]
 8019d56:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8019d58:	7dba      	ldrb	r2, [r7, #22]
 8019d5a:	7d7b      	ldrb	r3, [r7, #21]
 8019d5c:	429a      	cmp	r2, r3
 8019d5e:	d115      	bne.n	8019d8c <dir_read+0xe6>
 8019d60:	687b      	ldr	r3, [r7, #4]
 8019d62:	6a1b      	ldr	r3, [r3, #32]
 8019d64:	330d      	adds	r3, #13
 8019d66:	781b      	ldrb	r3, [r3, #0]
 8019d68:	7d3a      	ldrb	r2, [r7, #20]
 8019d6a:	429a      	cmp	r2, r3
 8019d6c:	d10e      	bne.n	8019d8c <dir_read+0xe6>
 8019d6e:	693b      	ldr	r3, [r7, #16]
 8019d70:	68da      	ldr	r2, [r3, #12]
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	6a1b      	ldr	r3, [r3, #32]
 8019d76:	4619      	mov	r1, r3
 8019d78:	4610      	mov	r0, r2
 8019d7a:	f7ff fe19 	bl	80199b0 <pick_lfn>
 8019d7e:	4603      	mov	r3, r0
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	d003      	beq.n	8019d8c <dir_read+0xe6>
 8019d84:	7d7b      	ldrb	r3, [r7, #21]
 8019d86:	3b01      	subs	r3, #1
 8019d88:	b2db      	uxtb	r3, r3
 8019d8a:	e000      	b.n	8019d8e <dir_read+0xe8>
 8019d8c:	23ff      	movs	r3, #255	; 0xff
 8019d8e:	757b      	strb	r3, [r7, #21]
 8019d90:	e011      	b.n	8019db6 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8019d92:	7d7b      	ldrb	r3, [r7, #21]
 8019d94:	2b00      	cmp	r3, #0
 8019d96:	d109      	bne.n	8019dac <dir_read+0x106>
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	6a1b      	ldr	r3, [r3, #32]
 8019d9c:	4618      	mov	r0, r3
 8019d9e:	f7ff ff61 	bl	8019c64 <sum_sfn>
 8019da2:	4603      	mov	r3, r0
 8019da4:	461a      	mov	r2, r3
 8019da6:	7d3b      	ldrb	r3, [r7, #20]
 8019da8:	4293      	cmp	r3, r2
 8019daa:	d015      	beq.n	8019dd8 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8019dac:	687b      	ldr	r3, [r7, #4]
 8019dae:	f04f 32ff 	mov.w	r2, #4294967295
 8019db2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8019db4:	e010      	b.n	8019dd8 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8019db6:	2100      	movs	r1, #0
 8019db8:	6878      	ldr	r0, [r7, #4]
 8019dba:	f7ff fc3e 	bl	801963a <dir_next>
 8019dbe:	4603      	mov	r3, r0
 8019dc0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8019dc2:	7dfb      	ldrb	r3, [r7, #23]
 8019dc4:	2b00      	cmp	r3, #0
 8019dc6:	d109      	bne.n	8019ddc <dir_read+0x136>
	while (dp->sect) {
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	69db      	ldr	r3, [r3, #28]
 8019dcc:	2b00      	cmp	r3, #0
 8019dce:	f47f af79 	bne.w	8019cc4 <dir_read+0x1e>
 8019dd2:	e004      	b.n	8019dde <dir_read+0x138>
		if (res != FR_OK) break;
 8019dd4:	bf00      	nop
 8019dd6:	e002      	b.n	8019dde <dir_read+0x138>
					break;
 8019dd8:	bf00      	nop
 8019dda:	e000      	b.n	8019dde <dir_read+0x138>
		if (res != FR_OK) break;
 8019ddc:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8019dde:	7dfb      	ldrb	r3, [r7, #23]
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	d002      	beq.n	8019dea <dir_read+0x144>
 8019de4:	687b      	ldr	r3, [r7, #4]
 8019de6:	2200      	movs	r2, #0
 8019de8:	61da      	str	r2, [r3, #28]
	return res;
 8019dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8019dec:	4618      	mov	r0, r3
 8019dee:	3718      	adds	r7, #24
 8019df0:	46bd      	mov	sp, r7
 8019df2:	bd80      	pop	{r7, pc}

08019df4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8019df4:	b580      	push	{r7, lr}
 8019df6:	b086      	sub	sp, #24
 8019df8:	af00      	add	r7, sp, #0
 8019dfa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8019dfc:	687b      	ldr	r3, [r7, #4]
 8019dfe:	681b      	ldr	r3, [r3, #0]
 8019e00:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8019e02:	2100      	movs	r1, #0
 8019e04:	6878      	ldr	r0, [r7, #4]
 8019e06:	f7ff fb9d 	bl	8019544 <dir_sdi>
 8019e0a:	4603      	mov	r3, r0
 8019e0c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8019e0e:	7dfb      	ldrb	r3, [r7, #23]
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d001      	beq.n	8019e18 <dir_find+0x24>
 8019e14:	7dfb      	ldrb	r3, [r7, #23]
 8019e16:	e0a9      	b.n	8019f6c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8019e18:	23ff      	movs	r3, #255	; 0xff
 8019e1a:	753b      	strb	r3, [r7, #20]
 8019e1c:	7d3b      	ldrb	r3, [r7, #20]
 8019e1e:	757b      	strb	r3, [r7, #21]
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	f04f 32ff 	mov.w	r2, #4294967295
 8019e26:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8019e28:	687b      	ldr	r3, [r7, #4]
 8019e2a:	69db      	ldr	r3, [r3, #28]
 8019e2c:	4619      	mov	r1, r3
 8019e2e:	6938      	ldr	r0, [r7, #16]
 8019e30:	f7ff f808 	bl	8018e44 <move_window>
 8019e34:	4603      	mov	r3, r0
 8019e36:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8019e38:	7dfb      	ldrb	r3, [r7, #23]
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	f040 8090 	bne.w	8019f60 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	6a1b      	ldr	r3, [r3, #32]
 8019e44:	781b      	ldrb	r3, [r3, #0]
 8019e46:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8019e48:	7dbb      	ldrb	r3, [r7, #22]
 8019e4a:	2b00      	cmp	r3, #0
 8019e4c:	d102      	bne.n	8019e54 <dir_find+0x60>
 8019e4e:	2304      	movs	r3, #4
 8019e50:	75fb      	strb	r3, [r7, #23]
 8019e52:	e08a      	b.n	8019f6a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8019e54:	687b      	ldr	r3, [r7, #4]
 8019e56:	6a1b      	ldr	r3, [r3, #32]
 8019e58:	330b      	adds	r3, #11
 8019e5a:	781b      	ldrb	r3, [r3, #0]
 8019e5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019e60:	73fb      	strb	r3, [r7, #15]
 8019e62:	687b      	ldr	r3, [r7, #4]
 8019e64:	7bfa      	ldrb	r2, [r7, #15]
 8019e66:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8019e68:	7dbb      	ldrb	r3, [r7, #22]
 8019e6a:	2be5      	cmp	r3, #229	; 0xe5
 8019e6c:	d007      	beq.n	8019e7e <dir_find+0x8a>
 8019e6e:	7bfb      	ldrb	r3, [r7, #15]
 8019e70:	f003 0308 	and.w	r3, r3, #8
 8019e74:	2b00      	cmp	r3, #0
 8019e76:	d009      	beq.n	8019e8c <dir_find+0x98>
 8019e78:	7bfb      	ldrb	r3, [r7, #15]
 8019e7a:	2b0f      	cmp	r3, #15
 8019e7c:	d006      	beq.n	8019e8c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8019e7e:	23ff      	movs	r3, #255	; 0xff
 8019e80:	757b      	strb	r3, [r7, #21]
 8019e82:	687b      	ldr	r3, [r7, #4]
 8019e84:	f04f 32ff 	mov.w	r2, #4294967295
 8019e88:	631a      	str	r2, [r3, #48]	; 0x30
 8019e8a:	e05e      	b.n	8019f4a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8019e8c:	7bfb      	ldrb	r3, [r7, #15]
 8019e8e:	2b0f      	cmp	r3, #15
 8019e90:	d136      	bne.n	8019f00 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d154      	bne.n	8019f4a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8019ea0:	7dbb      	ldrb	r3, [r7, #22]
 8019ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d00d      	beq.n	8019ec6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	6a1b      	ldr	r3, [r3, #32]
 8019eae:	7b5b      	ldrb	r3, [r3, #13]
 8019eb0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8019eb2:	7dbb      	ldrb	r3, [r7, #22]
 8019eb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8019eb8:	75bb      	strb	r3, [r7, #22]
 8019eba:	7dbb      	ldrb	r3, [r7, #22]
 8019ebc:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	695a      	ldr	r2, [r3, #20]
 8019ec2:	687b      	ldr	r3, [r7, #4]
 8019ec4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8019ec6:	7dba      	ldrb	r2, [r7, #22]
 8019ec8:	7d7b      	ldrb	r3, [r7, #21]
 8019eca:	429a      	cmp	r2, r3
 8019ecc:	d115      	bne.n	8019efa <dir_find+0x106>
 8019ece:	687b      	ldr	r3, [r7, #4]
 8019ed0:	6a1b      	ldr	r3, [r3, #32]
 8019ed2:	330d      	adds	r3, #13
 8019ed4:	781b      	ldrb	r3, [r3, #0]
 8019ed6:	7d3a      	ldrb	r2, [r7, #20]
 8019ed8:	429a      	cmp	r2, r3
 8019eda:	d10e      	bne.n	8019efa <dir_find+0x106>
 8019edc:	693b      	ldr	r3, [r7, #16]
 8019ede:	68da      	ldr	r2, [r3, #12]
 8019ee0:	687b      	ldr	r3, [r7, #4]
 8019ee2:	6a1b      	ldr	r3, [r3, #32]
 8019ee4:	4619      	mov	r1, r3
 8019ee6:	4610      	mov	r0, r2
 8019ee8:	f7ff fcf2 	bl	80198d0 <cmp_lfn>
 8019eec:	4603      	mov	r3, r0
 8019eee:	2b00      	cmp	r3, #0
 8019ef0:	d003      	beq.n	8019efa <dir_find+0x106>
 8019ef2:	7d7b      	ldrb	r3, [r7, #21]
 8019ef4:	3b01      	subs	r3, #1
 8019ef6:	b2db      	uxtb	r3, r3
 8019ef8:	e000      	b.n	8019efc <dir_find+0x108>
 8019efa:	23ff      	movs	r3, #255	; 0xff
 8019efc:	757b      	strb	r3, [r7, #21]
 8019efe:	e024      	b.n	8019f4a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8019f00:	7d7b      	ldrb	r3, [r7, #21]
 8019f02:	2b00      	cmp	r3, #0
 8019f04:	d109      	bne.n	8019f1a <dir_find+0x126>
 8019f06:	687b      	ldr	r3, [r7, #4]
 8019f08:	6a1b      	ldr	r3, [r3, #32]
 8019f0a:	4618      	mov	r0, r3
 8019f0c:	f7ff feaa 	bl	8019c64 <sum_sfn>
 8019f10:	4603      	mov	r3, r0
 8019f12:	461a      	mov	r2, r3
 8019f14:	7d3b      	ldrb	r3, [r7, #20]
 8019f16:	4293      	cmp	r3, r2
 8019f18:	d024      	beq.n	8019f64 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8019f1a:	687b      	ldr	r3, [r7, #4]
 8019f1c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019f20:	f003 0301 	and.w	r3, r3, #1
 8019f24:	2b00      	cmp	r3, #0
 8019f26:	d10a      	bne.n	8019f3e <dir_find+0x14a>
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	6a18      	ldr	r0, [r3, #32]
 8019f2c:	687b      	ldr	r3, [r7, #4]
 8019f2e:	3324      	adds	r3, #36	; 0x24
 8019f30:	220b      	movs	r2, #11
 8019f32:	4619      	mov	r1, r3
 8019f34:	f7fe fd94 	bl	8018a60 <mem_cmp>
 8019f38:	4603      	mov	r3, r0
 8019f3a:	2b00      	cmp	r3, #0
 8019f3c:	d014      	beq.n	8019f68 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8019f3e:	23ff      	movs	r3, #255	; 0xff
 8019f40:	757b      	strb	r3, [r7, #21]
 8019f42:	687b      	ldr	r3, [r7, #4]
 8019f44:	f04f 32ff 	mov.w	r2, #4294967295
 8019f48:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8019f4a:	2100      	movs	r1, #0
 8019f4c:	6878      	ldr	r0, [r7, #4]
 8019f4e:	f7ff fb74 	bl	801963a <dir_next>
 8019f52:	4603      	mov	r3, r0
 8019f54:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8019f56:	7dfb      	ldrb	r3, [r7, #23]
 8019f58:	2b00      	cmp	r3, #0
 8019f5a:	f43f af65 	beq.w	8019e28 <dir_find+0x34>
 8019f5e:	e004      	b.n	8019f6a <dir_find+0x176>
		if (res != FR_OK) break;
 8019f60:	bf00      	nop
 8019f62:	e002      	b.n	8019f6a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8019f64:	bf00      	nop
 8019f66:	e000      	b.n	8019f6a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8019f68:	bf00      	nop

	return res;
 8019f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8019f6c:	4618      	mov	r0, r3
 8019f6e:	3718      	adds	r7, #24
 8019f70:	46bd      	mov	sp, r7
 8019f72:	bd80      	pop	{r7, pc}

08019f74 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8019f74:	b580      	push	{r7, lr}
 8019f76:	b08c      	sub	sp, #48	; 0x30
 8019f78:	af00      	add	r7, sp, #0
 8019f7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	681b      	ldr	r3, [r3, #0]
 8019f80:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019f88:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d001      	beq.n	8019f94 <dir_register+0x20>
 8019f90:	2306      	movs	r3, #6
 8019f92:	e0e0      	b.n	801a156 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8019f94:	2300      	movs	r3, #0
 8019f96:	627b      	str	r3, [r7, #36]	; 0x24
 8019f98:	e002      	b.n	8019fa0 <dir_register+0x2c>
 8019f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f9c:	3301      	adds	r3, #1
 8019f9e:	627b      	str	r3, [r7, #36]	; 0x24
 8019fa0:	69fb      	ldr	r3, [r7, #28]
 8019fa2:	68da      	ldr	r2, [r3, #12]
 8019fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fa6:	005b      	lsls	r3, r3, #1
 8019fa8:	4413      	add	r3, r2
 8019faa:	881b      	ldrh	r3, [r3, #0]
 8019fac:	2b00      	cmp	r3, #0
 8019fae:	d1f4      	bne.n	8019f9a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8019fb6:	f107 030c 	add.w	r3, r7, #12
 8019fba:	220c      	movs	r2, #12
 8019fbc:	4618      	mov	r0, r3
 8019fbe:	f7fe fd13 	bl	80189e8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8019fc2:	7dfb      	ldrb	r3, [r7, #23]
 8019fc4:	f003 0301 	and.w	r3, r3, #1
 8019fc8:	2b00      	cmp	r3, #0
 8019fca:	d032      	beq.n	801a032 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8019fcc:	687b      	ldr	r3, [r7, #4]
 8019fce:	2240      	movs	r2, #64	; 0x40
 8019fd0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8019fd4:	2301      	movs	r3, #1
 8019fd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8019fd8:	e016      	b.n	801a008 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8019fda:	687b      	ldr	r3, [r7, #4]
 8019fdc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8019fe0:	69fb      	ldr	r3, [r7, #28]
 8019fe2:	68da      	ldr	r2, [r3, #12]
 8019fe4:	f107 010c 	add.w	r1, r7, #12
 8019fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fea:	f7ff fdad 	bl	8019b48 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8019fee:	6878      	ldr	r0, [r7, #4]
 8019ff0:	f7ff ff00 	bl	8019df4 <dir_find>
 8019ff4:	4603      	mov	r3, r0
 8019ff6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8019ffa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019ffe:	2b00      	cmp	r3, #0
 801a000:	d106      	bne.n	801a010 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801a002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a004:	3301      	adds	r3, #1
 801a006:	62bb      	str	r3, [r7, #40]	; 0x28
 801a008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a00a:	2b63      	cmp	r3, #99	; 0x63
 801a00c:	d9e5      	bls.n	8019fda <dir_register+0x66>
 801a00e:	e000      	b.n	801a012 <dir_register+0x9e>
			if (res != FR_OK) break;
 801a010:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801a012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a014:	2b64      	cmp	r3, #100	; 0x64
 801a016:	d101      	bne.n	801a01c <dir_register+0xa8>
 801a018:	2307      	movs	r3, #7
 801a01a:	e09c      	b.n	801a156 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801a01c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a020:	2b04      	cmp	r3, #4
 801a022:	d002      	beq.n	801a02a <dir_register+0xb6>
 801a024:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a028:	e095      	b.n	801a156 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801a02a:	7dfa      	ldrb	r2, [r7, #23]
 801a02c:	687b      	ldr	r3, [r7, #4]
 801a02e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801a032:	7dfb      	ldrb	r3, [r7, #23]
 801a034:	f003 0302 	and.w	r3, r3, #2
 801a038:	2b00      	cmp	r3, #0
 801a03a:	d007      	beq.n	801a04c <dir_register+0xd8>
 801a03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a03e:	330c      	adds	r3, #12
 801a040:	4a47      	ldr	r2, [pc, #284]	; (801a160 <dir_register+0x1ec>)
 801a042:	fba2 2303 	umull	r2, r3, r2, r3
 801a046:	089b      	lsrs	r3, r3, #2
 801a048:	3301      	adds	r3, #1
 801a04a:	e000      	b.n	801a04e <dir_register+0xda>
 801a04c:	2301      	movs	r3, #1
 801a04e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 801a050:	6a39      	ldr	r1, [r7, #32]
 801a052:	6878      	ldr	r0, [r7, #4]
 801a054:	f7ff fbb6 	bl	80197c4 <dir_alloc>
 801a058:	4603      	mov	r3, r0
 801a05a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801a05e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a062:	2b00      	cmp	r3, #0
 801a064:	d148      	bne.n	801a0f8 <dir_register+0x184>
 801a066:	6a3b      	ldr	r3, [r7, #32]
 801a068:	3b01      	subs	r3, #1
 801a06a:	623b      	str	r3, [r7, #32]
 801a06c:	6a3b      	ldr	r3, [r7, #32]
 801a06e:	2b00      	cmp	r3, #0
 801a070:	d042      	beq.n	801a0f8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	695a      	ldr	r2, [r3, #20]
 801a076:	6a3b      	ldr	r3, [r7, #32]
 801a078:	015b      	lsls	r3, r3, #5
 801a07a:	1ad3      	subs	r3, r2, r3
 801a07c:	4619      	mov	r1, r3
 801a07e:	6878      	ldr	r0, [r7, #4]
 801a080:	f7ff fa60 	bl	8019544 <dir_sdi>
 801a084:	4603      	mov	r3, r0
 801a086:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801a08a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a08e:	2b00      	cmp	r3, #0
 801a090:	d132      	bne.n	801a0f8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801a092:	687b      	ldr	r3, [r7, #4]
 801a094:	3324      	adds	r3, #36	; 0x24
 801a096:	4618      	mov	r0, r3
 801a098:	f7ff fde4 	bl	8019c64 <sum_sfn>
 801a09c:	4603      	mov	r3, r0
 801a09e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 801a0a0:	687b      	ldr	r3, [r7, #4]
 801a0a2:	69db      	ldr	r3, [r3, #28]
 801a0a4:	4619      	mov	r1, r3
 801a0a6:	69f8      	ldr	r0, [r7, #28]
 801a0a8:	f7fe fecc 	bl	8018e44 <move_window>
 801a0ac:	4603      	mov	r3, r0
 801a0ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 801a0b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0b6:	2b00      	cmp	r3, #0
 801a0b8:	d11d      	bne.n	801a0f6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801a0ba:	69fb      	ldr	r3, [r7, #28]
 801a0bc:	68d8      	ldr	r0, [r3, #12]
 801a0be:	687b      	ldr	r3, [r7, #4]
 801a0c0:	6a19      	ldr	r1, [r3, #32]
 801a0c2:	6a3b      	ldr	r3, [r7, #32]
 801a0c4:	b2da      	uxtb	r2, r3
 801a0c6:	7efb      	ldrb	r3, [r7, #27]
 801a0c8:	f7ff fcd6 	bl	8019a78 <put_lfn>
				fs->wflag = 1;
 801a0cc:	69fb      	ldr	r3, [r7, #28]
 801a0ce:	2201      	movs	r2, #1
 801a0d0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801a0d2:	2100      	movs	r1, #0
 801a0d4:	6878      	ldr	r0, [r7, #4]
 801a0d6:	f7ff fab0 	bl	801963a <dir_next>
 801a0da:	4603      	mov	r3, r0
 801a0dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 801a0e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d107      	bne.n	801a0f8 <dir_register+0x184>
 801a0e8:	6a3b      	ldr	r3, [r7, #32]
 801a0ea:	3b01      	subs	r3, #1
 801a0ec:	623b      	str	r3, [r7, #32]
 801a0ee:	6a3b      	ldr	r3, [r7, #32]
 801a0f0:	2b00      	cmp	r3, #0
 801a0f2:	d1d5      	bne.n	801a0a0 <dir_register+0x12c>
 801a0f4:	e000      	b.n	801a0f8 <dir_register+0x184>
				if (res != FR_OK) break;
 801a0f6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801a0f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	d128      	bne.n	801a152 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	69db      	ldr	r3, [r3, #28]
 801a104:	4619      	mov	r1, r3
 801a106:	69f8      	ldr	r0, [r7, #28]
 801a108:	f7fe fe9c 	bl	8018e44 <move_window>
 801a10c:	4603      	mov	r3, r0
 801a10e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801a112:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a116:	2b00      	cmp	r3, #0
 801a118:	d11b      	bne.n	801a152 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	6a1b      	ldr	r3, [r3, #32]
 801a11e:	2220      	movs	r2, #32
 801a120:	2100      	movs	r1, #0
 801a122:	4618      	mov	r0, r3
 801a124:	f7fe fc81 	bl	8018a2a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	6a18      	ldr	r0, [r3, #32]
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	3324      	adds	r3, #36	; 0x24
 801a130:	220b      	movs	r2, #11
 801a132:	4619      	mov	r1, r3
 801a134:	f7fe fc58 	bl	80189e8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 801a13e:	687b      	ldr	r3, [r7, #4]
 801a140:	6a1b      	ldr	r3, [r3, #32]
 801a142:	330c      	adds	r3, #12
 801a144:	f002 0218 	and.w	r2, r2, #24
 801a148:	b2d2      	uxtb	r2, r2
 801a14a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 801a14c:	69fb      	ldr	r3, [r7, #28]
 801a14e:	2201      	movs	r2, #1
 801a150:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801a152:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801a156:	4618      	mov	r0, r3
 801a158:	3730      	adds	r7, #48	; 0x30
 801a15a:	46bd      	mov	sp, r7
 801a15c:	bd80      	pop	{r7, pc}
 801a15e:	bf00      	nop
 801a160:	4ec4ec4f 	.word	0x4ec4ec4f

0801a164 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 801a164:	b580      	push	{r7, lr}
 801a166:	b088      	sub	sp, #32
 801a168:	af00      	add	r7, sp, #0
 801a16a:	6078      	str	r0, [r7, #4]
 801a16c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	681b      	ldr	r3, [r3, #0]
 801a172:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 801a174:	683b      	ldr	r3, [r7, #0]
 801a176:	2200      	movs	r2, #0
 801a178:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801a17a:	687b      	ldr	r3, [r7, #4]
 801a17c:	69db      	ldr	r3, [r3, #28]
 801a17e:	2b00      	cmp	r3, #0
 801a180:	f000 80c9 	beq.w	801a316 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 801a184:	687b      	ldr	r3, [r7, #4]
 801a186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a188:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a18c:	d032      	beq.n	801a1f4 <get_fileinfo+0x90>
			i = j = 0;
 801a18e:	2300      	movs	r3, #0
 801a190:	61bb      	str	r3, [r7, #24]
 801a192:	69bb      	ldr	r3, [r7, #24]
 801a194:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 801a196:	e01b      	b.n	801a1d0 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 801a198:	89fb      	ldrh	r3, [r7, #14]
 801a19a:	2100      	movs	r1, #0
 801a19c:	4618      	mov	r0, r3
 801a19e:	f002 fa31 	bl	801c604 <ff_convert>
 801a1a2:	4603      	mov	r3, r0
 801a1a4:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 801a1a6:	89fb      	ldrh	r3, [r7, #14]
 801a1a8:	2b00      	cmp	r3, #0
 801a1aa:	d102      	bne.n	801a1b2 <get_fileinfo+0x4e>
 801a1ac:	2300      	movs	r3, #0
 801a1ae:	61fb      	str	r3, [r7, #28]
 801a1b0:	e01a      	b.n	801a1e8 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 801a1b2:	69fb      	ldr	r3, [r7, #28]
 801a1b4:	2bfe      	cmp	r3, #254	; 0xfe
 801a1b6:	d902      	bls.n	801a1be <get_fileinfo+0x5a>
 801a1b8:	2300      	movs	r3, #0
 801a1ba:	61fb      	str	r3, [r7, #28]
 801a1bc:	e014      	b.n	801a1e8 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 801a1be:	69fb      	ldr	r3, [r7, #28]
 801a1c0:	1c5a      	adds	r2, r3, #1
 801a1c2:	61fa      	str	r2, [r7, #28]
 801a1c4:	89fa      	ldrh	r2, [r7, #14]
 801a1c6:	b2d1      	uxtb	r1, r2
 801a1c8:	683a      	ldr	r2, [r7, #0]
 801a1ca:	4413      	add	r3, r2
 801a1cc:	460a      	mov	r2, r1
 801a1ce:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 801a1d0:	693b      	ldr	r3, [r7, #16]
 801a1d2:	68da      	ldr	r2, [r3, #12]
 801a1d4:	69bb      	ldr	r3, [r7, #24]
 801a1d6:	1c59      	adds	r1, r3, #1
 801a1d8:	61b9      	str	r1, [r7, #24]
 801a1da:	005b      	lsls	r3, r3, #1
 801a1dc:	4413      	add	r3, r2
 801a1de:	881b      	ldrh	r3, [r3, #0]
 801a1e0:	81fb      	strh	r3, [r7, #14]
 801a1e2:	89fb      	ldrh	r3, [r7, #14]
 801a1e4:	2b00      	cmp	r3, #0
 801a1e6:	d1d7      	bne.n	801a198 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 801a1e8:	683a      	ldr	r2, [r7, #0]
 801a1ea:	69fb      	ldr	r3, [r7, #28]
 801a1ec:	4413      	add	r3, r2
 801a1ee:	3316      	adds	r3, #22
 801a1f0:	2200      	movs	r2, #0
 801a1f2:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 801a1f4:	2300      	movs	r3, #0
 801a1f6:	61bb      	str	r3, [r7, #24]
 801a1f8:	69bb      	ldr	r3, [r7, #24]
 801a1fa:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 801a1fc:	683a      	ldr	r2, [r7, #0]
 801a1fe:	69fb      	ldr	r3, [r7, #28]
 801a200:	4413      	add	r3, r2
 801a202:	3316      	adds	r3, #22
 801a204:	781b      	ldrb	r3, [r3, #0]
 801a206:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 801a208:	e04c      	b.n	801a2a4 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 801a20a:	687b      	ldr	r3, [r7, #4]
 801a20c:	6a1a      	ldr	r2, [r3, #32]
 801a20e:	69fb      	ldr	r3, [r7, #28]
 801a210:	1c59      	adds	r1, r3, #1
 801a212:	61f9      	str	r1, [r7, #28]
 801a214:	4413      	add	r3, r2
 801a216:	781b      	ldrb	r3, [r3, #0]
 801a218:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 801a21a:	7dfb      	ldrb	r3, [r7, #23]
 801a21c:	2b20      	cmp	r3, #32
 801a21e:	d100      	bne.n	801a222 <get_fileinfo+0xbe>
 801a220:	e040      	b.n	801a2a4 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 801a222:	7dfb      	ldrb	r3, [r7, #23]
 801a224:	2b05      	cmp	r3, #5
 801a226:	d101      	bne.n	801a22c <get_fileinfo+0xc8>
 801a228:	23e5      	movs	r3, #229	; 0xe5
 801a22a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 801a22c:	69fb      	ldr	r3, [r7, #28]
 801a22e:	2b09      	cmp	r3, #9
 801a230:	d10f      	bne.n	801a252 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 801a232:	89bb      	ldrh	r3, [r7, #12]
 801a234:	2b00      	cmp	r3, #0
 801a236:	d105      	bne.n	801a244 <get_fileinfo+0xe0>
 801a238:	683a      	ldr	r2, [r7, #0]
 801a23a:	69bb      	ldr	r3, [r7, #24]
 801a23c:	4413      	add	r3, r2
 801a23e:	3316      	adds	r3, #22
 801a240:	222e      	movs	r2, #46	; 0x2e
 801a242:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 801a244:	69bb      	ldr	r3, [r7, #24]
 801a246:	1c5a      	adds	r2, r3, #1
 801a248:	61ba      	str	r2, [r7, #24]
 801a24a:	683a      	ldr	r2, [r7, #0]
 801a24c:	4413      	add	r3, r2
 801a24e:	222e      	movs	r2, #46	; 0x2e
 801a250:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 801a252:	683a      	ldr	r2, [r7, #0]
 801a254:	69bb      	ldr	r3, [r7, #24]
 801a256:	4413      	add	r3, r2
 801a258:	3309      	adds	r3, #9
 801a25a:	7dfa      	ldrb	r2, [r7, #23]
 801a25c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 801a25e:	89bb      	ldrh	r3, [r7, #12]
 801a260:	2b00      	cmp	r3, #0
 801a262:	d11c      	bne.n	801a29e <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 801a264:	7dfb      	ldrb	r3, [r7, #23]
 801a266:	2b40      	cmp	r3, #64	; 0x40
 801a268:	d913      	bls.n	801a292 <get_fileinfo+0x12e>
 801a26a:	7dfb      	ldrb	r3, [r7, #23]
 801a26c:	2b5a      	cmp	r3, #90	; 0x5a
 801a26e:	d810      	bhi.n	801a292 <get_fileinfo+0x12e>
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	6a1b      	ldr	r3, [r3, #32]
 801a274:	330c      	adds	r3, #12
 801a276:	781b      	ldrb	r3, [r3, #0]
 801a278:	461a      	mov	r2, r3
 801a27a:	69fb      	ldr	r3, [r7, #28]
 801a27c:	2b08      	cmp	r3, #8
 801a27e:	d901      	bls.n	801a284 <get_fileinfo+0x120>
 801a280:	2310      	movs	r3, #16
 801a282:	e000      	b.n	801a286 <get_fileinfo+0x122>
 801a284:	2308      	movs	r3, #8
 801a286:	4013      	ands	r3, r2
 801a288:	2b00      	cmp	r3, #0
 801a28a:	d002      	beq.n	801a292 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 801a28c:	7dfb      	ldrb	r3, [r7, #23]
 801a28e:	3320      	adds	r3, #32
 801a290:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 801a292:	683a      	ldr	r2, [r7, #0]
 801a294:	69bb      	ldr	r3, [r7, #24]
 801a296:	4413      	add	r3, r2
 801a298:	3316      	adds	r3, #22
 801a29a:	7dfa      	ldrb	r2, [r7, #23]
 801a29c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 801a29e:	69bb      	ldr	r3, [r7, #24]
 801a2a0:	3301      	adds	r3, #1
 801a2a2:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 801a2a4:	69fb      	ldr	r3, [r7, #28]
 801a2a6:	2b0a      	cmp	r3, #10
 801a2a8:	d9af      	bls.n	801a20a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 801a2aa:	89bb      	ldrh	r3, [r7, #12]
 801a2ac:	2b00      	cmp	r3, #0
 801a2ae:	d10d      	bne.n	801a2cc <get_fileinfo+0x168>
		fno->fname[j] = 0;
 801a2b0:	683a      	ldr	r2, [r7, #0]
 801a2b2:	69bb      	ldr	r3, [r7, #24]
 801a2b4:	4413      	add	r3, r2
 801a2b6:	3316      	adds	r3, #22
 801a2b8:	2200      	movs	r2, #0
 801a2ba:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	6a1b      	ldr	r3, [r3, #32]
 801a2c0:	330c      	adds	r3, #12
 801a2c2:	781b      	ldrb	r3, [r3, #0]
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	d101      	bne.n	801a2cc <get_fileinfo+0x168>
 801a2c8:	2300      	movs	r3, #0
 801a2ca:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 801a2cc:	683a      	ldr	r2, [r7, #0]
 801a2ce:	69bb      	ldr	r3, [r7, #24]
 801a2d0:	4413      	add	r3, r2
 801a2d2:	3309      	adds	r3, #9
 801a2d4:	2200      	movs	r2, #0
 801a2d6:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 801a2d8:	687b      	ldr	r3, [r7, #4]
 801a2da:	6a1b      	ldr	r3, [r3, #32]
 801a2dc:	7ada      	ldrb	r2, [r3, #11]
 801a2de:	683b      	ldr	r3, [r7, #0]
 801a2e0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 801a2e2:	687b      	ldr	r3, [r7, #4]
 801a2e4:	6a1b      	ldr	r3, [r3, #32]
 801a2e6:	331c      	adds	r3, #28
 801a2e8:	4618      	mov	r0, r3
 801a2ea:	f7fe fb13 	bl	8018914 <ld_dword>
 801a2ee:	4602      	mov	r2, r0
 801a2f0:	683b      	ldr	r3, [r7, #0]
 801a2f2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	6a1b      	ldr	r3, [r3, #32]
 801a2f8:	3316      	adds	r3, #22
 801a2fa:	4618      	mov	r0, r3
 801a2fc:	f7fe fb0a 	bl	8018914 <ld_dword>
 801a300:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801a302:	68bb      	ldr	r3, [r7, #8]
 801a304:	b29a      	uxth	r2, r3
 801a306:	683b      	ldr	r3, [r7, #0]
 801a308:	80da      	strh	r2, [r3, #6]
 801a30a:	68bb      	ldr	r3, [r7, #8]
 801a30c:	0c1b      	lsrs	r3, r3, #16
 801a30e:	b29a      	uxth	r2, r3
 801a310:	683b      	ldr	r3, [r7, #0]
 801a312:	809a      	strh	r2, [r3, #4]
 801a314:	e000      	b.n	801a318 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801a316:	bf00      	nop
}
 801a318:	3720      	adds	r7, #32
 801a31a:	46bd      	mov	sp, r7
 801a31c:	bd80      	pop	{r7, pc}
	...

0801a320 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801a320:	b580      	push	{r7, lr}
 801a322:	b08a      	sub	sp, #40	; 0x28
 801a324:	af00      	add	r7, sp, #0
 801a326:	6078      	str	r0, [r7, #4]
 801a328:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801a32a:	683b      	ldr	r3, [r7, #0]
 801a32c:	681b      	ldr	r3, [r3, #0]
 801a32e:	613b      	str	r3, [r7, #16]
 801a330:	687b      	ldr	r3, [r7, #4]
 801a332:	681b      	ldr	r3, [r3, #0]
 801a334:	68db      	ldr	r3, [r3, #12]
 801a336:	60fb      	str	r3, [r7, #12]
 801a338:	2300      	movs	r3, #0
 801a33a:	617b      	str	r3, [r7, #20]
 801a33c:	697b      	ldr	r3, [r7, #20]
 801a33e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801a340:	69bb      	ldr	r3, [r7, #24]
 801a342:	1c5a      	adds	r2, r3, #1
 801a344:	61ba      	str	r2, [r7, #24]
 801a346:	693a      	ldr	r2, [r7, #16]
 801a348:	4413      	add	r3, r2
 801a34a:	781b      	ldrb	r3, [r3, #0]
 801a34c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801a34e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a350:	2b1f      	cmp	r3, #31
 801a352:	d940      	bls.n	801a3d6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801a354:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a356:	2b2f      	cmp	r3, #47	; 0x2f
 801a358:	d006      	beq.n	801a368 <create_name+0x48>
 801a35a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a35c:	2b5c      	cmp	r3, #92	; 0x5c
 801a35e:	d110      	bne.n	801a382 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801a360:	e002      	b.n	801a368 <create_name+0x48>
 801a362:	69bb      	ldr	r3, [r7, #24]
 801a364:	3301      	adds	r3, #1
 801a366:	61bb      	str	r3, [r7, #24]
 801a368:	693a      	ldr	r2, [r7, #16]
 801a36a:	69bb      	ldr	r3, [r7, #24]
 801a36c:	4413      	add	r3, r2
 801a36e:	781b      	ldrb	r3, [r3, #0]
 801a370:	2b2f      	cmp	r3, #47	; 0x2f
 801a372:	d0f6      	beq.n	801a362 <create_name+0x42>
 801a374:	693a      	ldr	r2, [r7, #16]
 801a376:	69bb      	ldr	r3, [r7, #24]
 801a378:	4413      	add	r3, r2
 801a37a:	781b      	ldrb	r3, [r3, #0]
 801a37c:	2b5c      	cmp	r3, #92	; 0x5c
 801a37e:	d0f0      	beq.n	801a362 <create_name+0x42>
			break;
 801a380:	e02a      	b.n	801a3d8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801a382:	697b      	ldr	r3, [r7, #20]
 801a384:	2bfe      	cmp	r3, #254	; 0xfe
 801a386:	d901      	bls.n	801a38c <create_name+0x6c>
 801a388:	2306      	movs	r3, #6
 801a38a:	e17d      	b.n	801a688 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 801a38c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a38e:	b2db      	uxtb	r3, r3
 801a390:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801a392:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a394:	2101      	movs	r1, #1
 801a396:	4618      	mov	r0, r3
 801a398:	f002 f934 	bl	801c604 <ff_convert>
 801a39c:	4603      	mov	r3, r0
 801a39e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 801a3a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3a2:	2b00      	cmp	r3, #0
 801a3a4:	d101      	bne.n	801a3aa <create_name+0x8a>
 801a3a6:	2306      	movs	r3, #6
 801a3a8:	e16e      	b.n	801a688 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801a3aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3ac:	2b7f      	cmp	r3, #127	; 0x7f
 801a3ae:	d809      	bhi.n	801a3c4 <create_name+0xa4>
 801a3b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3b2:	4619      	mov	r1, r3
 801a3b4:	488d      	ldr	r0, [pc, #564]	; (801a5ec <create_name+0x2cc>)
 801a3b6:	f7fe fb7a 	bl	8018aae <chk_chr>
 801a3ba:	4603      	mov	r3, r0
 801a3bc:	2b00      	cmp	r3, #0
 801a3be:	d001      	beq.n	801a3c4 <create_name+0xa4>
 801a3c0:	2306      	movs	r3, #6
 801a3c2:	e161      	b.n	801a688 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801a3c4:	697b      	ldr	r3, [r7, #20]
 801a3c6:	1c5a      	adds	r2, r3, #1
 801a3c8:	617a      	str	r2, [r7, #20]
 801a3ca:	005b      	lsls	r3, r3, #1
 801a3cc:	68fa      	ldr	r2, [r7, #12]
 801a3ce:	4413      	add	r3, r2
 801a3d0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a3d2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801a3d4:	e7b4      	b.n	801a340 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801a3d6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801a3d8:	693a      	ldr	r2, [r7, #16]
 801a3da:	69bb      	ldr	r3, [r7, #24]
 801a3dc:	441a      	add	r2, r3
 801a3de:	683b      	ldr	r3, [r7, #0]
 801a3e0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801a3e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3e4:	2b1f      	cmp	r3, #31
 801a3e6:	d801      	bhi.n	801a3ec <create_name+0xcc>
 801a3e8:	2304      	movs	r3, #4
 801a3ea:	e000      	b.n	801a3ee <create_name+0xce>
 801a3ec:	2300      	movs	r3, #0
 801a3ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801a3f2:	e011      	b.n	801a418 <create_name+0xf8>
		w = lfn[di - 1];
 801a3f4:	697b      	ldr	r3, [r7, #20]
 801a3f6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a3fa:	3b01      	subs	r3, #1
 801a3fc:	005b      	lsls	r3, r3, #1
 801a3fe:	68fa      	ldr	r2, [r7, #12]
 801a400:	4413      	add	r3, r2
 801a402:	881b      	ldrh	r3, [r3, #0]
 801a404:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 801a406:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a408:	2b20      	cmp	r3, #32
 801a40a:	d002      	beq.n	801a412 <create_name+0xf2>
 801a40c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a40e:	2b2e      	cmp	r3, #46	; 0x2e
 801a410:	d106      	bne.n	801a420 <create_name+0x100>
		di--;
 801a412:	697b      	ldr	r3, [r7, #20]
 801a414:	3b01      	subs	r3, #1
 801a416:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801a418:	697b      	ldr	r3, [r7, #20]
 801a41a:	2b00      	cmp	r3, #0
 801a41c:	d1ea      	bne.n	801a3f4 <create_name+0xd4>
 801a41e:	e000      	b.n	801a422 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 801a420:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801a422:	697b      	ldr	r3, [r7, #20]
 801a424:	005b      	lsls	r3, r3, #1
 801a426:	68fa      	ldr	r2, [r7, #12]
 801a428:	4413      	add	r3, r2
 801a42a:	2200      	movs	r2, #0
 801a42c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801a42e:	697b      	ldr	r3, [r7, #20]
 801a430:	2b00      	cmp	r3, #0
 801a432:	d101      	bne.n	801a438 <create_name+0x118>
 801a434:	2306      	movs	r3, #6
 801a436:	e127      	b.n	801a688 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801a438:	687b      	ldr	r3, [r7, #4]
 801a43a:	3324      	adds	r3, #36	; 0x24
 801a43c:	220b      	movs	r2, #11
 801a43e:	2120      	movs	r1, #32
 801a440:	4618      	mov	r0, r3
 801a442:	f7fe faf2 	bl	8018a2a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801a446:	2300      	movs	r3, #0
 801a448:	61bb      	str	r3, [r7, #24]
 801a44a:	e002      	b.n	801a452 <create_name+0x132>
 801a44c:	69bb      	ldr	r3, [r7, #24]
 801a44e:	3301      	adds	r3, #1
 801a450:	61bb      	str	r3, [r7, #24]
 801a452:	69bb      	ldr	r3, [r7, #24]
 801a454:	005b      	lsls	r3, r3, #1
 801a456:	68fa      	ldr	r2, [r7, #12]
 801a458:	4413      	add	r3, r2
 801a45a:	881b      	ldrh	r3, [r3, #0]
 801a45c:	2b20      	cmp	r3, #32
 801a45e:	d0f5      	beq.n	801a44c <create_name+0x12c>
 801a460:	69bb      	ldr	r3, [r7, #24]
 801a462:	005b      	lsls	r3, r3, #1
 801a464:	68fa      	ldr	r2, [r7, #12]
 801a466:	4413      	add	r3, r2
 801a468:	881b      	ldrh	r3, [r3, #0]
 801a46a:	2b2e      	cmp	r3, #46	; 0x2e
 801a46c:	d0ee      	beq.n	801a44c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 801a46e:	69bb      	ldr	r3, [r7, #24]
 801a470:	2b00      	cmp	r3, #0
 801a472:	d009      	beq.n	801a488 <create_name+0x168>
 801a474:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a478:	f043 0303 	orr.w	r3, r3, #3
 801a47c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 801a480:	e002      	b.n	801a488 <create_name+0x168>
 801a482:	697b      	ldr	r3, [r7, #20]
 801a484:	3b01      	subs	r3, #1
 801a486:	617b      	str	r3, [r7, #20]
 801a488:	697b      	ldr	r3, [r7, #20]
 801a48a:	2b00      	cmp	r3, #0
 801a48c:	d009      	beq.n	801a4a2 <create_name+0x182>
 801a48e:	697b      	ldr	r3, [r7, #20]
 801a490:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a494:	3b01      	subs	r3, #1
 801a496:	005b      	lsls	r3, r3, #1
 801a498:	68fa      	ldr	r2, [r7, #12]
 801a49a:	4413      	add	r3, r2
 801a49c:	881b      	ldrh	r3, [r3, #0]
 801a49e:	2b2e      	cmp	r3, #46	; 0x2e
 801a4a0:	d1ef      	bne.n	801a482 <create_name+0x162>

	i = b = 0; ni = 8;
 801a4a2:	2300      	movs	r3, #0
 801a4a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a4a8:	2300      	movs	r3, #0
 801a4aa:	623b      	str	r3, [r7, #32]
 801a4ac:	2308      	movs	r3, #8
 801a4ae:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 801a4b0:	69bb      	ldr	r3, [r7, #24]
 801a4b2:	1c5a      	adds	r2, r3, #1
 801a4b4:	61ba      	str	r2, [r7, #24]
 801a4b6:	005b      	lsls	r3, r3, #1
 801a4b8:	68fa      	ldr	r2, [r7, #12]
 801a4ba:	4413      	add	r3, r2
 801a4bc:	881b      	ldrh	r3, [r3, #0]
 801a4be:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 801a4c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a4c2:	2b00      	cmp	r3, #0
 801a4c4:	f000 8090 	beq.w	801a5e8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 801a4c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a4ca:	2b20      	cmp	r3, #32
 801a4cc:	d006      	beq.n	801a4dc <create_name+0x1bc>
 801a4ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a4d0:	2b2e      	cmp	r3, #46	; 0x2e
 801a4d2:	d10a      	bne.n	801a4ea <create_name+0x1ca>
 801a4d4:	69ba      	ldr	r2, [r7, #24]
 801a4d6:	697b      	ldr	r3, [r7, #20]
 801a4d8:	429a      	cmp	r2, r3
 801a4da:	d006      	beq.n	801a4ea <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 801a4dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a4e0:	f043 0303 	orr.w	r3, r3, #3
 801a4e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a4e8:	e07d      	b.n	801a5e6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801a4ea:	6a3a      	ldr	r2, [r7, #32]
 801a4ec:	69fb      	ldr	r3, [r7, #28]
 801a4ee:	429a      	cmp	r2, r3
 801a4f0:	d203      	bcs.n	801a4fa <create_name+0x1da>
 801a4f2:	69ba      	ldr	r2, [r7, #24]
 801a4f4:	697b      	ldr	r3, [r7, #20]
 801a4f6:	429a      	cmp	r2, r3
 801a4f8:	d123      	bne.n	801a542 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 801a4fa:	69fb      	ldr	r3, [r7, #28]
 801a4fc:	2b0b      	cmp	r3, #11
 801a4fe:	d106      	bne.n	801a50e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 801a500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a504:	f043 0303 	orr.w	r3, r3, #3
 801a508:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a50c:	e075      	b.n	801a5fa <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801a50e:	69ba      	ldr	r2, [r7, #24]
 801a510:	697b      	ldr	r3, [r7, #20]
 801a512:	429a      	cmp	r2, r3
 801a514:	d005      	beq.n	801a522 <create_name+0x202>
 801a516:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a51a:	f043 0303 	orr.w	r3, r3, #3
 801a51e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 801a522:	69ba      	ldr	r2, [r7, #24]
 801a524:	697b      	ldr	r3, [r7, #20]
 801a526:	429a      	cmp	r2, r3
 801a528:	d866      	bhi.n	801a5f8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801a52a:	697b      	ldr	r3, [r7, #20]
 801a52c:	61bb      	str	r3, [r7, #24]
 801a52e:	2308      	movs	r3, #8
 801a530:	623b      	str	r3, [r7, #32]
 801a532:	230b      	movs	r3, #11
 801a534:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801a536:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a53a:	009b      	lsls	r3, r3, #2
 801a53c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a540:	e051      	b.n	801a5e6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801a542:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a544:	2b7f      	cmp	r3, #127	; 0x7f
 801a546:	d914      	bls.n	801a572 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801a548:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a54a:	2100      	movs	r1, #0
 801a54c:	4618      	mov	r0, r3
 801a54e:	f002 f859 	bl	801c604 <ff_convert>
 801a552:	4603      	mov	r3, r0
 801a554:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801a556:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a558:	2b00      	cmp	r3, #0
 801a55a:	d004      	beq.n	801a566 <create_name+0x246>
 801a55c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a55e:	3b80      	subs	r3, #128	; 0x80
 801a560:	4a23      	ldr	r2, [pc, #140]	; (801a5f0 <create_name+0x2d0>)
 801a562:	5cd3      	ldrb	r3, [r2, r3]
 801a564:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801a566:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a56a:	f043 0302 	orr.w	r3, r3, #2
 801a56e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801a572:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a574:	2b00      	cmp	r3, #0
 801a576:	d007      	beq.n	801a588 <create_name+0x268>
 801a578:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a57a:	4619      	mov	r1, r3
 801a57c:	481d      	ldr	r0, [pc, #116]	; (801a5f4 <create_name+0x2d4>)
 801a57e:	f7fe fa96 	bl	8018aae <chk_chr>
 801a582:	4603      	mov	r3, r0
 801a584:	2b00      	cmp	r3, #0
 801a586:	d008      	beq.n	801a59a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801a588:	235f      	movs	r3, #95	; 0x5f
 801a58a:	84bb      	strh	r3, [r7, #36]	; 0x24
 801a58c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a590:	f043 0303 	orr.w	r3, r3, #3
 801a594:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a598:	e01b      	b.n	801a5d2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801a59a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a59c:	2b40      	cmp	r3, #64	; 0x40
 801a59e:	d909      	bls.n	801a5b4 <create_name+0x294>
 801a5a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a5a2:	2b5a      	cmp	r3, #90	; 0x5a
 801a5a4:	d806      	bhi.n	801a5b4 <create_name+0x294>
					b |= 2;
 801a5a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a5aa:	f043 0302 	orr.w	r3, r3, #2
 801a5ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a5b2:	e00e      	b.n	801a5d2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801a5b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a5b6:	2b60      	cmp	r3, #96	; 0x60
 801a5b8:	d90b      	bls.n	801a5d2 <create_name+0x2b2>
 801a5ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a5bc:	2b7a      	cmp	r3, #122	; 0x7a
 801a5be:	d808      	bhi.n	801a5d2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 801a5c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a5c4:	f043 0301 	orr.w	r3, r3, #1
 801a5c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a5cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a5ce:	3b20      	subs	r3, #32
 801a5d0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801a5d2:	6a3b      	ldr	r3, [r7, #32]
 801a5d4:	1c5a      	adds	r2, r3, #1
 801a5d6:	623a      	str	r2, [r7, #32]
 801a5d8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a5da:	b2d1      	uxtb	r1, r2
 801a5dc:	687a      	ldr	r2, [r7, #4]
 801a5de:	4413      	add	r3, r2
 801a5e0:	460a      	mov	r2, r1
 801a5e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 801a5e6:	e763      	b.n	801a4b0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 801a5e8:	bf00      	nop
 801a5ea:	e006      	b.n	801a5fa <create_name+0x2da>
 801a5ec:	08028e08 	.word	0x08028e08
 801a5f0:	08036764 	.word	0x08036764
 801a5f4:	08028e14 	.word	0x08028e14
			if (si > di) break;			/* No extension */
 801a5f8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801a5fa:	687b      	ldr	r3, [r7, #4]
 801a5fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a600:	2be5      	cmp	r3, #229	; 0xe5
 801a602:	d103      	bne.n	801a60c <create_name+0x2ec>
 801a604:	687b      	ldr	r3, [r7, #4]
 801a606:	2205      	movs	r2, #5
 801a608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 801a60c:	69fb      	ldr	r3, [r7, #28]
 801a60e:	2b08      	cmp	r3, #8
 801a610:	d104      	bne.n	801a61c <create_name+0x2fc>
 801a612:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a616:	009b      	lsls	r3, r3, #2
 801a618:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 801a61c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a620:	f003 030c 	and.w	r3, r3, #12
 801a624:	2b0c      	cmp	r3, #12
 801a626:	d005      	beq.n	801a634 <create_name+0x314>
 801a628:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a62c:	f003 0303 	and.w	r3, r3, #3
 801a630:	2b03      	cmp	r3, #3
 801a632:	d105      	bne.n	801a640 <create_name+0x320>
 801a634:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a638:	f043 0302 	orr.w	r3, r3, #2
 801a63c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801a640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a644:	f003 0302 	and.w	r3, r3, #2
 801a648:	2b00      	cmp	r3, #0
 801a64a:	d117      	bne.n	801a67c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 801a64c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a650:	f003 0303 	and.w	r3, r3, #3
 801a654:	2b01      	cmp	r3, #1
 801a656:	d105      	bne.n	801a664 <create_name+0x344>
 801a658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a65c:	f043 0310 	orr.w	r3, r3, #16
 801a660:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801a664:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a668:	f003 030c 	and.w	r3, r3, #12
 801a66c:	2b04      	cmp	r3, #4
 801a66e:	d105      	bne.n	801a67c <create_name+0x35c>
 801a670:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a674:	f043 0308 	orr.w	r3, r3, #8
 801a678:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 801a67c:	687b      	ldr	r3, [r7, #4]
 801a67e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a682:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 801a686:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801a688:	4618      	mov	r0, r3
 801a68a:	3728      	adds	r7, #40	; 0x28
 801a68c:	46bd      	mov	sp, r7
 801a68e:	bd80      	pop	{r7, pc}

0801a690 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801a690:	b580      	push	{r7, lr}
 801a692:	b086      	sub	sp, #24
 801a694:	af00      	add	r7, sp, #0
 801a696:	6078      	str	r0, [r7, #4]
 801a698:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801a69a:	687b      	ldr	r3, [r7, #4]
 801a69c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801a69e:	693b      	ldr	r3, [r7, #16]
 801a6a0:	681b      	ldr	r3, [r3, #0]
 801a6a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801a6a4:	e002      	b.n	801a6ac <follow_path+0x1c>
 801a6a6:	683b      	ldr	r3, [r7, #0]
 801a6a8:	3301      	adds	r3, #1
 801a6aa:	603b      	str	r3, [r7, #0]
 801a6ac:	683b      	ldr	r3, [r7, #0]
 801a6ae:	781b      	ldrb	r3, [r3, #0]
 801a6b0:	2b2f      	cmp	r3, #47	; 0x2f
 801a6b2:	d0f8      	beq.n	801a6a6 <follow_path+0x16>
 801a6b4:	683b      	ldr	r3, [r7, #0]
 801a6b6:	781b      	ldrb	r3, [r3, #0]
 801a6b8:	2b5c      	cmp	r3, #92	; 0x5c
 801a6ba:	d0f4      	beq.n	801a6a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 801a6bc:	693b      	ldr	r3, [r7, #16]
 801a6be:	2200      	movs	r2, #0
 801a6c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801a6c2:	683b      	ldr	r3, [r7, #0]
 801a6c4:	781b      	ldrb	r3, [r3, #0]
 801a6c6:	2b1f      	cmp	r3, #31
 801a6c8:	d80a      	bhi.n	801a6e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801a6ca:	687b      	ldr	r3, [r7, #4]
 801a6cc:	2280      	movs	r2, #128	; 0x80
 801a6ce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801a6d2:	2100      	movs	r1, #0
 801a6d4:	6878      	ldr	r0, [r7, #4]
 801a6d6:	f7fe ff35 	bl	8019544 <dir_sdi>
 801a6da:	4603      	mov	r3, r0
 801a6dc:	75fb      	strb	r3, [r7, #23]
 801a6de:	e043      	b.n	801a768 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801a6e0:	463b      	mov	r3, r7
 801a6e2:	4619      	mov	r1, r3
 801a6e4:	6878      	ldr	r0, [r7, #4]
 801a6e6:	f7ff fe1b 	bl	801a320 <create_name>
 801a6ea:	4603      	mov	r3, r0
 801a6ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801a6ee:	7dfb      	ldrb	r3, [r7, #23]
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d134      	bne.n	801a75e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801a6f4:	6878      	ldr	r0, [r7, #4]
 801a6f6:	f7ff fb7d 	bl	8019df4 <dir_find>
 801a6fa:	4603      	mov	r3, r0
 801a6fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801a6fe:	687b      	ldr	r3, [r7, #4]
 801a700:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801a704:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801a706:	7dfb      	ldrb	r3, [r7, #23]
 801a708:	2b00      	cmp	r3, #0
 801a70a:	d00a      	beq.n	801a722 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801a70c:	7dfb      	ldrb	r3, [r7, #23]
 801a70e:	2b04      	cmp	r3, #4
 801a710:	d127      	bne.n	801a762 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801a712:	7afb      	ldrb	r3, [r7, #11]
 801a714:	f003 0304 	and.w	r3, r3, #4
 801a718:	2b00      	cmp	r3, #0
 801a71a:	d122      	bne.n	801a762 <follow_path+0xd2>
 801a71c:	2305      	movs	r3, #5
 801a71e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801a720:	e01f      	b.n	801a762 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801a722:	7afb      	ldrb	r3, [r7, #11]
 801a724:	f003 0304 	and.w	r3, r3, #4
 801a728:	2b00      	cmp	r3, #0
 801a72a:	d11c      	bne.n	801a766 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801a72c:	693b      	ldr	r3, [r7, #16]
 801a72e:	799b      	ldrb	r3, [r3, #6]
 801a730:	f003 0310 	and.w	r3, r3, #16
 801a734:	2b00      	cmp	r3, #0
 801a736:	d102      	bne.n	801a73e <follow_path+0xae>
				res = FR_NO_PATH; break;
 801a738:	2305      	movs	r3, #5
 801a73a:	75fb      	strb	r3, [r7, #23]
 801a73c:	e014      	b.n	801a768 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801a73e:	68fb      	ldr	r3, [r7, #12]
 801a740:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801a744:	687b      	ldr	r3, [r7, #4]
 801a746:	695b      	ldr	r3, [r3, #20]
 801a748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a74c:	4413      	add	r3, r2
 801a74e:	4619      	mov	r1, r3
 801a750:	68f8      	ldr	r0, [r7, #12]
 801a752:	f7ff f87e 	bl	8019852 <ld_clust>
 801a756:	4602      	mov	r2, r0
 801a758:	693b      	ldr	r3, [r7, #16]
 801a75a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801a75c:	e7c0      	b.n	801a6e0 <follow_path+0x50>
			if (res != FR_OK) break;
 801a75e:	bf00      	nop
 801a760:	e002      	b.n	801a768 <follow_path+0xd8>
				break;
 801a762:	bf00      	nop
 801a764:	e000      	b.n	801a768 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801a766:	bf00      	nop
			}
		}
	}

	return res;
 801a768:	7dfb      	ldrb	r3, [r7, #23]
}
 801a76a:	4618      	mov	r0, r3
 801a76c:	3718      	adds	r7, #24
 801a76e:	46bd      	mov	sp, r7
 801a770:	bd80      	pop	{r7, pc}

0801a772 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801a772:	b480      	push	{r7}
 801a774:	b087      	sub	sp, #28
 801a776:	af00      	add	r7, sp, #0
 801a778:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801a77a:	f04f 33ff 	mov.w	r3, #4294967295
 801a77e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801a780:	687b      	ldr	r3, [r7, #4]
 801a782:	681b      	ldr	r3, [r3, #0]
 801a784:	2b00      	cmp	r3, #0
 801a786:	d031      	beq.n	801a7ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801a788:	687b      	ldr	r3, [r7, #4]
 801a78a:	681b      	ldr	r3, [r3, #0]
 801a78c:	617b      	str	r3, [r7, #20]
 801a78e:	e002      	b.n	801a796 <get_ldnumber+0x24>
 801a790:	697b      	ldr	r3, [r7, #20]
 801a792:	3301      	adds	r3, #1
 801a794:	617b      	str	r3, [r7, #20]
 801a796:	697b      	ldr	r3, [r7, #20]
 801a798:	781b      	ldrb	r3, [r3, #0]
 801a79a:	2b1f      	cmp	r3, #31
 801a79c:	d903      	bls.n	801a7a6 <get_ldnumber+0x34>
 801a79e:	697b      	ldr	r3, [r7, #20]
 801a7a0:	781b      	ldrb	r3, [r3, #0]
 801a7a2:	2b3a      	cmp	r3, #58	; 0x3a
 801a7a4:	d1f4      	bne.n	801a790 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801a7a6:	697b      	ldr	r3, [r7, #20]
 801a7a8:	781b      	ldrb	r3, [r3, #0]
 801a7aa:	2b3a      	cmp	r3, #58	; 0x3a
 801a7ac:	d11c      	bne.n	801a7e8 <get_ldnumber+0x76>
			tp = *path;
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	681b      	ldr	r3, [r3, #0]
 801a7b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801a7b4:	68fb      	ldr	r3, [r7, #12]
 801a7b6:	1c5a      	adds	r2, r3, #1
 801a7b8:	60fa      	str	r2, [r7, #12]
 801a7ba:	781b      	ldrb	r3, [r3, #0]
 801a7bc:	3b30      	subs	r3, #48	; 0x30
 801a7be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801a7c0:	68bb      	ldr	r3, [r7, #8]
 801a7c2:	2b09      	cmp	r3, #9
 801a7c4:	d80e      	bhi.n	801a7e4 <get_ldnumber+0x72>
 801a7c6:	68fa      	ldr	r2, [r7, #12]
 801a7c8:	697b      	ldr	r3, [r7, #20]
 801a7ca:	429a      	cmp	r2, r3
 801a7cc:	d10a      	bne.n	801a7e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801a7ce:	68bb      	ldr	r3, [r7, #8]
 801a7d0:	2b01      	cmp	r3, #1
 801a7d2:	d807      	bhi.n	801a7e4 <get_ldnumber+0x72>
					vol = (int)i;
 801a7d4:	68bb      	ldr	r3, [r7, #8]
 801a7d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801a7d8:	697b      	ldr	r3, [r7, #20]
 801a7da:	3301      	adds	r3, #1
 801a7dc:	617b      	str	r3, [r7, #20]
 801a7de:	687b      	ldr	r3, [r7, #4]
 801a7e0:	697a      	ldr	r2, [r7, #20]
 801a7e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801a7e4:	693b      	ldr	r3, [r7, #16]
 801a7e6:	e002      	b.n	801a7ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801a7e8:	2300      	movs	r3, #0
 801a7ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801a7ec:	693b      	ldr	r3, [r7, #16]
}
 801a7ee:	4618      	mov	r0, r3
 801a7f0:	371c      	adds	r7, #28
 801a7f2:	46bd      	mov	sp, r7
 801a7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7f8:	4770      	bx	lr
	...

0801a7fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801a7fc:	b580      	push	{r7, lr}
 801a7fe:	b082      	sub	sp, #8
 801a800:	af00      	add	r7, sp, #0
 801a802:	6078      	str	r0, [r7, #4]
 801a804:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801a806:	687b      	ldr	r3, [r7, #4]
 801a808:	2200      	movs	r2, #0
 801a80a:	70da      	strb	r2, [r3, #3]
 801a80c:	687b      	ldr	r3, [r7, #4]
 801a80e:	f04f 32ff 	mov.w	r2, #4294967295
 801a812:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801a814:	6839      	ldr	r1, [r7, #0]
 801a816:	6878      	ldr	r0, [r7, #4]
 801a818:	f7fe fb14 	bl	8018e44 <move_window>
 801a81c:	4603      	mov	r3, r0
 801a81e:	2b00      	cmp	r3, #0
 801a820:	d001      	beq.n	801a826 <check_fs+0x2a>
 801a822:	2304      	movs	r3, #4
 801a824:	e038      	b.n	801a898 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801a826:	687b      	ldr	r3, [r7, #4]
 801a828:	3334      	adds	r3, #52	; 0x34
 801a82a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801a82e:	4618      	mov	r0, r3
 801a830:	f7fe f858 	bl	80188e4 <ld_word>
 801a834:	4603      	mov	r3, r0
 801a836:	461a      	mov	r2, r3
 801a838:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801a83c:	429a      	cmp	r2, r3
 801a83e:	d001      	beq.n	801a844 <check_fs+0x48>
 801a840:	2303      	movs	r3, #3
 801a842:	e029      	b.n	801a898 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801a844:	687b      	ldr	r3, [r7, #4]
 801a846:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a84a:	2be9      	cmp	r3, #233	; 0xe9
 801a84c:	d009      	beq.n	801a862 <check_fs+0x66>
 801a84e:	687b      	ldr	r3, [r7, #4]
 801a850:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a854:	2beb      	cmp	r3, #235	; 0xeb
 801a856:	d11e      	bne.n	801a896 <check_fs+0x9a>
 801a858:	687b      	ldr	r3, [r7, #4]
 801a85a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801a85e:	2b90      	cmp	r3, #144	; 0x90
 801a860:	d119      	bne.n	801a896 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801a862:	687b      	ldr	r3, [r7, #4]
 801a864:	3334      	adds	r3, #52	; 0x34
 801a866:	3336      	adds	r3, #54	; 0x36
 801a868:	4618      	mov	r0, r3
 801a86a:	f7fe f853 	bl	8018914 <ld_dword>
 801a86e:	4603      	mov	r3, r0
 801a870:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801a874:	4a0a      	ldr	r2, [pc, #40]	; (801a8a0 <check_fs+0xa4>)
 801a876:	4293      	cmp	r3, r2
 801a878:	d101      	bne.n	801a87e <check_fs+0x82>
 801a87a:	2300      	movs	r3, #0
 801a87c:	e00c      	b.n	801a898 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801a87e:	687b      	ldr	r3, [r7, #4]
 801a880:	3334      	adds	r3, #52	; 0x34
 801a882:	3352      	adds	r3, #82	; 0x52
 801a884:	4618      	mov	r0, r3
 801a886:	f7fe f845 	bl	8018914 <ld_dword>
 801a88a:	4603      	mov	r3, r0
 801a88c:	4a05      	ldr	r2, [pc, #20]	; (801a8a4 <check_fs+0xa8>)
 801a88e:	4293      	cmp	r3, r2
 801a890:	d101      	bne.n	801a896 <check_fs+0x9a>
 801a892:	2300      	movs	r3, #0
 801a894:	e000      	b.n	801a898 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801a896:	2302      	movs	r3, #2
}
 801a898:	4618      	mov	r0, r3
 801a89a:	3708      	adds	r7, #8
 801a89c:	46bd      	mov	sp, r7
 801a89e:	bd80      	pop	{r7, pc}
 801a8a0:	00544146 	.word	0x00544146
 801a8a4:	33544146 	.word	0x33544146

0801a8a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801a8a8:	b580      	push	{r7, lr}
 801a8aa:	b096      	sub	sp, #88	; 0x58
 801a8ac:	af00      	add	r7, sp, #0
 801a8ae:	60f8      	str	r0, [r7, #12]
 801a8b0:	60b9      	str	r1, [r7, #8]
 801a8b2:	4613      	mov	r3, r2
 801a8b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801a8b6:	68bb      	ldr	r3, [r7, #8]
 801a8b8:	2200      	movs	r2, #0
 801a8ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801a8bc:	68f8      	ldr	r0, [r7, #12]
 801a8be:	f7ff ff58 	bl	801a772 <get_ldnumber>
 801a8c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801a8c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801a8c6:	2b00      	cmp	r3, #0
 801a8c8:	da01      	bge.n	801a8ce <find_volume+0x26>
 801a8ca:	230b      	movs	r3, #11
 801a8cc:	e22d      	b.n	801ad2a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801a8ce:	4aa1      	ldr	r2, [pc, #644]	; (801ab54 <find_volume+0x2ac>)
 801a8d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801a8d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a8d6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801a8d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d101      	bne.n	801a8e2 <find_volume+0x3a>
 801a8de:	230c      	movs	r3, #12
 801a8e0:	e223      	b.n	801ad2a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801a8e2:	68bb      	ldr	r3, [r7, #8]
 801a8e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801a8e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801a8e8:	79fb      	ldrb	r3, [r7, #7]
 801a8ea:	f023 0301 	bic.w	r3, r3, #1
 801a8ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801a8f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a8f2:	781b      	ldrb	r3, [r3, #0]
 801a8f4:	2b00      	cmp	r3, #0
 801a8f6:	d01a      	beq.n	801a92e <find_volume+0x86>
		stat = disk_status(fs->drv);
 801a8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a8fa:	785b      	ldrb	r3, [r3, #1]
 801a8fc:	4618      	mov	r0, r3
 801a8fe:	f7fd ff4b 	bl	8018798 <disk_status>
 801a902:	4603      	mov	r3, r0
 801a904:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801a908:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a90c:	f003 0301 	and.w	r3, r3, #1
 801a910:	2b00      	cmp	r3, #0
 801a912:	d10c      	bne.n	801a92e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801a914:	79fb      	ldrb	r3, [r7, #7]
 801a916:	2b00      	cmp	r3, #0
 801a918:	d007      	beq.n	801a92a <find_volume+0x82>
 801a91a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a91e:	f003 0304 	and.w	r3, r3, #4
 801a922:	2b00      	cmp	r3, #0
 801a924:	d001      	beq.n	801a92a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801a926:	230a      	movs	r3, #10
 801a928:	e1ff      	b.n	801ad2a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 801a92a:	2300      	movs	r3, #0
 801a92c:	e1fd      	b.n	801ad2a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801a92e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a930:	2200      	movs	r2, #0
 801a932:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801a934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801a936:	b2da      	uxtb	r2, r3
 801a938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a93a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801a93c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a93e:	785b      	ldrb	r3, [r3, #1]
 801a940:	4618      	mov	r0, r3
 801a942:	f7fd ff43 	bl	80187cc <disk_initialize>
 801a946:	4603      	mov	r3, r0
 801a948:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801a94c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a950:	f003 0301 	and.w	r3, r3, #1
 801a954:	2b00      	cmp	r3, #0
 801a956:	d001      	beq.n	801a95c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801a958:	2303      	movs	r3, #3
 801a95a:	e1e6      	b.n	801ad2a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801a95c:	79fb      	ldrb	r3, [r7, #7]
 801a95e:	2b00      	cmp	r3, #0
 801a960:	d007      	beq.n	801a972 <find_volume+0xca>
 801a962:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a966:	f003 0304 	and.w	r3, r3, #4
 801a96a:	2b00      	cmp	r3, #0
 801a96c:	d001      	beq.n	801a972 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801a96e:	230a      	movs	r3, #10
 801a970:	e1db      	b.n	801ad2a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801a972:	2300      	movs	r3, #0
 801a974:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801a976:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801a978:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801a97a:	f7ff ff3f 	bl	801a7fc <check_fs>
 801a97e:	4603      	mov	r3, r0
 801a980:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801a984:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801a988:	2b02      	cmp	r3, #2
 801a98a:	d149      	bne.n	801aa20 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801a98c:	2300      	movs	r3, #0
 801a98e:	643b      	str	r3, [r7, #64]	; 0x40
 801a990:	e01e      	b.n	801a9d0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801a992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a994:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801a998:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a99a:	011b      	lsls	r3, r3, #4
 801a99c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801a9a0:	4413      	add	r3, r2
 801a9a2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801a9a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9a6:	3304      	adds	r3, #4
 801a9a8:	781b      	ldrb	r3, [r3, #0]
 801a9aa:	2b00      	cmp	r3, #0
 801a9ac:	d006      	beq.n	801a9bc <find_volume+0x114>
 801a9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9b0:	3308      	adds	r3, #8
 801a9b2:	4618      	mov	r0, r3
 801a9b4:	f7fd ffae 	bl	8018914 <ld_dword>
 801a9b8:	4602      	mov	r2, r0
 801a9ba:	e000      	b.n	801a9be <find_volume+0x116>
 801a9bc:	2200      	movs	r2, #0
 801a9be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9c0:	009b      	lsls	r3, r3, #2
 801a9c2:	3358      	adds	r3, #88	; 0x58
 801a9c4:	443b      	add	r3, r7
 801a9c6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801a9ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9cc:	3301      	adds	r3, #1
 801a9ce:	643b      	str	r3, [r7, #64]	; 0x40
 801a9d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9d2:	2b03      	cmp	r3, #3
 801a9d4:	d9dd      	bls.n	801a992 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801a9d6:	2300      	movs	r3, #0
 801a9d8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801a9da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9dc:	2b00      	cmp	r3, #0
 801a9de:	d002      	beq.n	801a9e6 <find_volume+0x13e>
 801a9e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9e2:	3b01      	subs	r3, #1
 801a9e4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801a9e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9e8:	009b      	lsls	r3, r3, #2
 801a9ea:	3358      	adds	r3, #88	; 0x58
 801a9ec:	443b      	add	r3, r7
 801a9ee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801a9f2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801a9f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a9f6:	2b00      	cmp	r3, #0
 801a9f8:	d005      	beq.n	801aa06 <find_volume+0x15e>
 801a9fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801a9fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801a9fe:	f7ff fefd 	bl	801a7fc <check_fs>
 801aa02:	4603      	mov	r3, r0
 801aa04:	e000      	b.n	801aa08 <find_volume+0x160>
 801aa06:	2303      	movs	r3, #3
 801aa08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801aa0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801aa10:	2b01      	cmp	r3, #1
 801aa12:	d905      	bls.n	801aa20 <find_volume+0x178>
 801aa14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801aa16:	3301      	adds	r3, #1
 801aa18:	643b      	str	r3, [r7, #64]	; 0x40
 801aa1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801aa1c:	2b03      	cmp	r3, #3
 801aa1e:	d9e2      	bls.n	801a9e6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801aa20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801aa24:	2b04      	cmp	r3, #4
 801aa26:	d101      	bne.n	801aa2c <find_volume+0x184>
 801aa28:	2301      	movs	r3, #1
 801aa2a:	e17e      	b.n	801ad2a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801aa2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801aa30:	2b01      	cmp	r3, #1
 801aa32:	d901      	bls.n	801aa38 <find_volume+0x190>
 801aa34:	230d      	movs	r3, #13
 801aa36:	e178      	b.n	801ad2a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801aa38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa3a:	3334      	adds	r3, #52	; 0x34
 801aa3c:	330b      	adds	r3, #11
 801aa3e:	4618      	mov	r0, r3
 801aa40:	f7fd ff50 	bl	80188e4 <ld_word>
 801aa44:	4603      	mov	r3, r0
 801aa46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801aa4a:	d001      	beq.n	801aa50 <find_volume+0x1a8>
 801aa4c:	230d      	movs	r3, #13
 801aa4e:	e16c      	b.n	801ad2a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801aa50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa52:	3334      	adds	r3, #52	; 0x34
 801aa54:	3316      	adds	r3, #22
 801aa56:	4618      	mov	r0, r3
 801aa58:	f7fd ff44 	bl	80188e4 <ld_word>
 801aa5c:	4603      	mov	r3, r0
 801aa5e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801aa60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801aa62:	2b00      	cmp	r3, #0
 801aa64:	d106      	bne.n	801aa74 <find_volume+0x1cc>
 801aa66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa68:	3334      	adds	r3, #52	; 0x34
 801aa6a:	3324      	adds	r3, #36	; 0x24
 801aa6c:	4618      	mov	r0, r3
 801aa6e:	f7fd ff51 	bl	8018914 <ld_dword>
 801aa72:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 801aa74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801aa78:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801aa7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa7c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801aa80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa82:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801aa84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa86:	789b      	ldrb	r3, [r3, #2]
 801aa88:	2b01      	cmp	r3, #1
 801aa8a:	d005      	beq.n	801aa98 <find_volume+0x1f0>
 801aa8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa8e:	789b      	ldrb	r3, [r3, #2]
 801aa90:	2b02      	cmp	r3, #2
 801aa92:	d001      	beq.n	801aa98 <find_volume+0x1f0>
 801aa94:	230d      	movs	r3, #13
 801aa96:	e148      	b.n	801ad2a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801aa98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa9a:	789b      	ldrb	r3, [r3, #2]
 801aa9c:	461a      	mov	r2, r3
 801aa9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801aaa0:	fb02 f303 	mul.w	r3, r2, r3
 801aaa4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801aaa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801aaac:	b29a      	uxth	r2, r3
 801aaae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aab0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801aab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aab4:	895b      	ldrh	r3, [r3, #10]
 801aab6:	2b00      	cmp	r3, #0
 801aab8:	d008      	beq.n	801aacc <find_volume+0x224>
 801aaba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aabc:	895b      	ldrh	r3, [r3, #10]
 801aabe:	461a      	mov	r2, r3
 801aac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aac2:	895b      	ldrh	r3, [r3, #10]
 801aac4:	3b01      	subs	r3, #1
 801aac6:	4013      	ands	r3, r2
 801aac8:	2b00      	cmp	r3, #0
 801aaca:	d001      	beq.n	801aad0 <find_volume+0x228>
 801aacc:	230d      	movs	r3, #13
 801aace:	e12c      	b.n	801ad2a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801aad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aad2:	3334      	adds	r3, #52	; 0x34
 801aad4:	3311      	adds	r3, #17
 801aad6:	4618      	mov	r0, r3
 801aad8:	f7fd ff04 	bl	80188e4 <ld_word>
 801aadc:	4603      	mov	r3, r0
 801aade:	461a      	mov	r2, r3
 801aae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aae2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801aae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aae6:	891b      	ldrh	r3, [r3, #8]
 801aae8:	f003 030f 	and.w	r3, r3, #15
 801aaec:	b29b      	uxth	r3, r3
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	d001      	beq.n	801aaf6 <find_volume+0x24e>
 801aaf2:	230d      	movs	r3, #13
 801aaf4:	e119      	b.n	801ad2a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801aaf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaf8:	3334      	adds	r3, #52	; 0x34
 801aafa:	3313      	adds	r3, #19
 801aafc:	4618      	mov	r0, r3
 801aafe:	f7fd fef1 	bl	80188e4 <ld_word>
 801ab02:	4603      	mov	r3, r0
 801ab04:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801ab06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d106      	bne.n	801ab1a <find_volume+0x272>
 801ab0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab0e:	3334      	adds	r3, #52	; 0x34
 801ab10:	3320      	adds	r3, #32
 801ab12:	4618      	mov	r0, r3
 801ab14:	f7fd fefe 	bl	8018914 <ld_dword>
 801ab18:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801ab1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab1c:	3334      	adds	r3, #52	; 0x34
 801ab1e:	330e      	adds	r3, #14
 801ab20:	4618      	mov	r0, r3
 801ab22:	f7fd fedf 	bl	80188e4 <ld_word>
 801ab26:	4603      	mov	r3, r0
 801ab28:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801ab2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801ab2c:	2b00      	cmp	r3, #0
 801ab2e:	d101      	bne.n	801ab34 <find_volume+0x28c>
 801ab30:	230d      	movs	r3, #13
 801ab32:	e0fa      	b.n	801ad2a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801ab34:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801ab36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ab38:	4413      	add	r3, r2
 801ab3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801ab3c:	8912      	ldrh	r2, [r2, #8]
 801ab3e:	0912      	lsrs	r2, r2, #4
 801ab40:	b292      	uxth	r2, r2
 801ab42:	4413      	add	r3, r2
 801ab44:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801ab46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801ab48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab4a:	429a      	cmp	r2, r3
 801ab4c:	d204      	bcs.n	801ab58 <find_volume+0x2b0>
 801ab4e:	230d      	movs	r3, #13
 801ab50:	e0eb      	b.n	801ad2a <find_volume+0x482>
 801ab52:	bf00      	nop
 801ab54:	2000d364 	.word	0x2000d364
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801ab58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801ab5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab5c:	1ad3      	subs	r3, r2, r3
 801ab5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801ab60:	8952      	ldrh	r2, [r2, #10]
 801ab62:	fbb3 f3f2 	udiv	r3, r3, r2
 801ab66:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801ab68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab6a:	2b00      	cmp	r3, #0
 801ab6c:	d101      	bne.n	801ab72 <find_volume+0x2ca>
 801ab6e:	230d      	movs	r3, #13
 801ab70:	e0db      	b.n	801ad2a <find_volume+0x482>
		fmt = FS_FAT32;
 801ab72:	2303      	movs	r3, #3
 801ab74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801ab78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab7a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801ab7e:	4293      	cmp	r3, r2
 801ab80:	d802      	bhi.n	801ab88 <find_volume+0x2e0>
 801ab82:	2302      	movs	r3, #2
 801ab84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801ab88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab8a:	f640 72f5 	movw	r2, #4085	; 0xff5
 801ab8e:	4293      	cmp	r3, r2
 801ab90:	d802      	bhi.n	801ab98 <find_volume+0x2f0>
 801ab92:	2301      	movs	r3, #1
 801ab94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801ab98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab9a:	1c9a      	adds	r2, r3, #2
 801ab9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab9e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801aba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aba2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801aba4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801aba6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801aba8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801abaa:	441a      	add	r2, r3
 801abac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abae:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801abb0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801abb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801abb4:	441a      	add	r2, r3
 801abb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abb8:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 801abba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801abbe:	2b03      	cmp	r3, #3
 801abc0:	d11e      	bne.n	801ac00 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801abc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abc4:	3334      	adds	r3, #52	; 0x34
 801abc6:	332a      	adds	r3, #42	; 0x2a
 801abc8:	4618      	mov	r0, r3
 801abca:	f7fd fe8b 	bl	80188e4 <ld_word>
 801abce:	4603      	mov	r3, r0
 801abd0:	2b00      	cmp	r3, #0
 801abd2:	d001      	beq.n	801abd8 <find_volume+0x330>
 801abd4:	230d      	movs	r3, #13
 801abd6:	e0a8      	b.n	801ad2a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801abd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abda:	891b      	ldrh	r3, [r3, #8]
 801abdc:	2b00      	cmp	r3, #0
 801abde:	d001      	beq.n	801abe4 <find_volume+0x33c>
 801abe0:	230d      	movs	r3, #13
 801abe2:	e0a2      	b.n	801ad2a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801abe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abe6:	3334      	adds	r3, #52	; 0x34
 801abe8:	332c      	adds	r3, #44	; 0x2c
 801abea:	4618      	mov	r0, r3
 801abec:	f7fd fe92 	bl	8018914 <ld_dword>
 801abf0:	4602      	mov	r2, r0
 801abf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abf4:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801abf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abf8:	699b      	ldr	r3, [r3, #24]
 801abfa:	009b      	lsls	r3, r3, #2
 801abfc:	647b      	str	r3, [r7, #68]	; 0x44
 801abfe:	e01f      	b.n	801ac40 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801ac00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac02:	891b      	ldrh	r3, [r3, #8]
 801ac04:	2b00      	cmp	r3, #0
 801ac06:	d101      	bne.n	801ac0c <find_volume+0x364>
 801ac08:	230d      	movs	r3, #13
 801ac0a:	e08e      	b.n	801ad2a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801ac0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ac10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ac12:	441a      	add	r2, r3
 801ac14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac16:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801ac18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ac1c:	2b02      	cmp	r3, #2
 801ac1e:	d103      	bne.n	801ac28 <find_volume+0x380>
 801ac20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac22:	699b      	ldr	r3, [r3, #24]
 801ac24:	005b      	lsls	r3, r3, #1
 801ac26:	e00a      	b.n	801ac3e <find_volume+0x396>
 801ac28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac2a:	699a      	ldr	r2, [r3, #24]
 801ac2c:	4613      	mov	r3, r2
 801ac2e:	005b      	lsls	r3, r3, #1
 801ac30:	4413      	add	r3, r2
 801ac32:	085a      	lsrs	r2, r3, #1
 801ac34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac36:	699b      	ldr	r3, [r3, #24]
 801ac38:	f003 0301 	and.w	r3, r3, #1
 801ac3c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801ac3e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801ac40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac42:	69da      	ldr	r2, [r3, #28]
 801ac44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ac46:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801ac4a:	0a5b      	lsrs	r3, r3, #9
 801ac4c:	429a      	cmp	r2, r3
 801ac4e:	d201      	bcs.n	801ac54 <find_volume+0x3ac>
 801ac50:	230d      	movs	r3, #13
 801ac52:	e06a      	b.n	801ad2a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801ac54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac56:	f04f 32ff 	mov.w	r2, #4294967295
 801ac5a:	615a      	str	r2, [r3, #20]
 801ac5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac5e:	695a      	ldr	r2, [r3, #20]
 801ac60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac62:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801ac64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac66:	2280      	movs	r2, #128	; 0x80
 801ac68:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801ac6a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ac6e:	2b03      	cmp	r3, #3
 801ac70:	d149      	bne.n	801ad06 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801ac72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac74:	3334      	adds	r3, #52	; 0x34
 801ac76:	3330      	adds	r3, #48	; 0x30
 801ac78:	4618      	mov	r0, r3
 801ac7a:	f7fd fe33 	bl	80188e4 <ld_word>
 801ac7e:	4603      	mov	r3, r0
 801ac80:	2b01      	cmp	r3, #1
 801ac82:	d140      	bne.n	801ad06 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 801ac84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ac86:	3301      	adds	r3, #1
 801ac88:	4619      	mov	r1, r3
 801ac8a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801ac8c:	f7fe f8da 	bl	8018e44 <move_window>
 801ac90:	4603      	mov	r3, r0
 801ac92:	2b00      	cmp	r3, #0
 801ac94:	d137      	bne.n	801ad06 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 801ac96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac98:	2200      	movs	r2, #0
 801ac9a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801ac9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac9e:	3334      	adds	r3, #52	; 0x34
 801aca0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801aca4:	4618      	mov	r0, r3
 801aca6:	f7fd fe1d 	bl	80188e4 <ld_word>
 801acaa:	4603      	mov	r3, r0
 801acac:	461a      	mov	r2, r3
 801acae:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801acb2:	429a      	cmp	r2, r3
 801acb4:	d127      	bne.n	801ad06 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801acb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acb8:	3334      	adds	r3, #52	; 0x34
 801acba:	4618      	mov	r0, r3
 801acbc:	f7fd fe2a 	bl	8018914 <ld_dword>
 801acc0:	4603      	mov	r3, r0
 801acc2:	4a1c      	ldr	r2, [pc, #112]	; (801ad34 <find_volume+0x48c>)
 801acc4:	4293      	cmp	r3, r2
 801acc6:	d11e      	bne.n	801ad06 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801acc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acca:	3334      	adds	r3, #52	; 0x34
 801accc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801acd0:	4618      	mov	r0, r3
 801acd2:	f7fd fe1f 	bl	8018914 <ld_dword>
 801acd6:	4603      	mov	r3, r0
 801acd8:	4a17      	ldr	r2, [pc, #92]	; (801ad38 <find_volume+0x490>)
 801acda:	4293      	cmp	r3, r2
 801acdc:	d113      	bne.n	801ad06 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801acde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ace0:	3334      	adds	r3, #52	; 0x34
 801ace2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801ace6:	4618      	mov	r0, r3
 801ace8:	f7fd fe14 	bl	8018914 <ld_dword>
 801acec:	4602      	mov	r2, r0
 801acee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acf0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801acf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acf4:	3334      	adds	r3, #52	; 0x34
 801acf6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801acfa:	4618      	mov	r0, r3
 801acfc:	f7fd fe0a 	bl	8018914 <ld_dword>
 801ad00:	4602      	mov	r2, r0
 801ad02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ad04:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801ad06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ad08:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801ad0c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801ad0e:	4b0b      	ldr	r3, [pc, #44]	; (801ad3c <find_volume+0x494>)
 801ad10:	881b      	ldrh	r3, [r3, #0]
 801ad12:	3301      	adds	r3, #1
 801ad14:	b29a      	uxth	r2, r3
 801ad16:	4b09      	ldr	r3, [pc, #36]	; (801ad3c <find_volume+0x494>)
 801ad18:	801a      	strh	r2, [r3, #0]
 801ad1a:	4b08      	ldr	r3, [pc, #32]	; (801ad3c <find_volume+0x494>)
 801ad1c:	881a      	ldrh	r2, [r3, #0]
 801ad1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ad20:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801ad22:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801ad24:	f7fe f826 	bl	8018d74 <clear_lock>
#endif
	return FR_OK;
 801ad28:	2300      	movs	r3, #0
}
 801ad2a:	4618      	mov	r0, r3
 801ad2c:	3758      	adds	r7, #88	; 0x58
 801ad2e:	46bd      	mov	sp, r7
 801ad30:	bd80      	pop	{r7, pc}
 801ad32:	bf00      	nop
 801ad34:	41615252 	.word	0x41615252
 801ad38:	61417272 	.word	0x61417272
 801ad3c:	2000d36c 	.word	0x2000d36c

0801ad40 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801ad40:	b580      	push	{r7, lr}
 801ad42:	b084      	sub	sp, #16
 801ad44:	af00      	add	r7, sp, #0
 801ad46:	6078      	str	r0, [r7, #4]
 801ad48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801ad4a:	2309      	movs	r3, #9
 801ad4c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801ad4e:	687b      	ldr	r3, [r7, #4]
 801ad50:	2b00      	cmp	r3, #0
 801ad52:	d01c      	beq.n	801ad8e <validate+0x4e>
 801ad54:	687b      	ldr	r3, [r7, #4]
 801ad56:	681b      	ldr	r3, [r3, #0]
 801ad58:	2b00      	cmp	r3, #0
 801ad5a:	d018      	beq.n	801ad8e <validate+0x4e>
 801ad5c:	687b      	ldr	r3, [r7, #4]
 801ad5e:	681b      	ldr	r3, [r3, #0]
 801ad60:	781b      	ldrb	r3, [r3, #0]
 801ad62:	2b00      	cmp	r3, #0
 801ad64:	d013      	beq.n	801ad8e <validate+0x4e>
 801ad66:	687b      	ldr	r3, [r7, #4]
 801ad68:	889a      	ldrh	r2, [r3, #4]
 801ad6a:	687b      	ldr	r3, [r7, #4]
 801ad6c:	681b      	ldr	r3, [r3, #0]
 801ad6e:	88db      	ldrh	r3, [r3, #6]
 801ad70:	429a      	cmp	r2, r3
 801ad72:	d10c      	bne.n	801ad8e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801ad74:	687b      	ldr	r3, [r7, #4]
 801ad76:	681b      	ldr	r3, [r3, #0]
 801ad78:	785b      	ldrb	r3, [r3, #1]
 801ad7a:	4618      	mov	r0, r3
 801ad7c:	f7fd fd0c 	bl	8018798 <disk_status>
 801ad80:	4603      	mov	r3, r0
 801ad82:	f003 0301 	and.w	r3, r3, #1
 801ad86:	2b00      	cmp	r3, #0
 801ad88:	d101      	bne.n	801ad8e <validate+0x4e>
			res = FR_OK;
 801ad8a:	2300      	movs	r3, #0
 801ad8c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801ad8e:	7bfb      	ldrb	r3, [r7, #15]
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	d102      	bne.n	801ad9a <validate+0x5a>
 801ad94:	687b      	ldr	r3, [r7, #4]
 801ad96:	681b      	ldr	r3, [r3, #0]
 801ad98:	e000      	b.n	801ad9c <validate+0x5c>
 801ad9a:	2300      	movs	r3, #0
 801ad9c:	683a      	ldr	r2, [r7, #0]
 801ad9e:	6013      	str	r3, [r2, #0]
	return res;
 801ada0:	7bfb      	ldrb	r3, [r7, #15]
}
 801ada2:	4618      	mov	r0, r3
 801ada4:	3710      	adds	r7, #16
 801ada6:	46bd      	mov	sp, r7
 801ada8:	bd80      	pop	{r7, pc}
	...

0801adac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801adac:	b580      	push	{r7, lr}
 801adae:	b088      	sub	sp, #32
 801adb0:	af00      	add	r7, sp, #0
 801adb2:	60f8      	str	r0, [r7, #12]
 801adb4:	60b9      	str	r1, [r7, #8]
 801adb6:	4613      	mov	r3, r2
 801adb8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801adba:	68bb      	ldr	r3, [r7, #8]
 801adbc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801adbe:	f107 0310 	add.w	r3, r7, #16
 801adc2:	4618      	mov	r0, r3
 801adc4:	f7ff fcd5 	bl	801a772 <get_ldnumber>
 801adc8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801adca:	69fb      	ldr	r3, [r7, #28]
 801adcc:	2b00      	cmp	r3, #0
 801adce:	da01      	bge.n	801add4 <f_mount+0x28>
 801add0:	230b      	movs	r3, #11
 801add2:	e02b      	b.n	801ae2c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801add4:	4a17      	ldr	r2, [pc, #92]	; (801ae34 <f_mount+0x88>)
 801add6:	69fb      	ldr	r3, [r7, #28]
 801add8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801addc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801adde:	69bb      	ldr	r3, [r7, #24]
 801ade0:	2b00      	cmp	r3, #0
 801ade2:	d005      	beq.n	801adf0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801ade4:	69b8      	ldr	r0, [r7, #24]
 801ade6:	f7fd ffc5 	bl	8018d74 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801adea:	69bb      	ldr	r3, [r7, #24]
 801adec:	2200      	movs	r2, #0
 801adee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801adf0:	68fb      	ldr	r3, [r7, #12]
 801adf2:	2b00      	cmp	r3, #0
 801adf4:	d002      	beq.n	801adfc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801adf6:	68fb      	ldr	r3, [r7, #12]
 801adf8:	2200      	movs	r2, #0
 801adfa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801adfc:	68fa      	ldr	r2, [r7, #12]
 801adfe:	490d      	ldr	r1, [pc, #52]	; (801ae34 <f_mount+0x88>)
 801ae00:	69fb      	ldr	r3, [r7, #28]
 801ae02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801ae06:	68fb      	ldr	r3, [r7, #12]
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	d002      	beq.n	801ae12 <f_mount+0x66>
 801ae0c:	79fb      	ldrb	r3, [r7, #7]
 801ae0e:	2b01      	cmp	r3, #1
 801ae10:	d001      	beq.n	801ae16 <f_mount+0x6a>
 801ae12:	2300      	movs	r3, #0
 801ae14:	e00a      	b.n	801ae2c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801ae16:	f107 010c 	add.w	r1, r7, #12
 801ae1a:	f107 0308 	add.w	r3, r7, #8
 801ae1e:	2200      	movs	r2, #0
 801ae20:	4618      	mov	r0, r3
 801ae22:	f7ff fd41 	bl	801a8a8 <find_volume>
 801ae26:	4603      	mov	r3, r0
 801ae28:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801ae2a:	7dfb      	ldrb	r3, [r7, #23]
}
 801ae2c:	4618      	mov	r0, r3
 801ae2e:	3720      	adds	r7, #32
 801ae30:	46bd      	mov	sp, r7
 801ae32:	bd80      	pop	{r7, pc}
 801ae34:	2000d364 	.word	0x2000d364

0801ae38 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801ae38:	b580      	push	{r7, lr}
 801ae3a:	b09a      	sub	sp, #104	; 0x68
 801ae3c:	af00      	add	r7, sp, #0
 801ae3e:	60f8      	str	r0, [r7, #12]
 801ae40:	60b9      	str	r1, [r7, #8]
 801ae42:	4613      	mov	r3, r2
 801ae44:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801ae46:	68fb      	ldr	r3, [r7, #12]
 801ae48:	2b00      	cmp	r3, #0
 801ae4a:	d101      	bne.n	801ae50 <f_open+0x18>
 801ae4c:	2309      	movs	r3, #9
 801ae4e:	e1bd      	b.n	801b1cc <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801ae50:	79fb      	ldrb	r3, [r7, #7]
 801ae52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ae56:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801ae58:	79fa      	ldrb	r2, [r7, #7]
 801ae5a:	f107 0110 	add.w	r1, r7, #16
 801ae5e:	f107 0308 	add.w	r3, r7, #8
 801ae62:	4618      	mov	r0, r3
 801ae64:	f7ff fd20 	bl	801a8a8 <find_volume>
 801ae68:	4603      	mov	r3, r0
 801ae6a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801ae6e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801ae72:	2b00      	cmp	r3, #0
 801ae74:	f040 81a1 	bne.w	801b1ba <f_open+0x382>
		dj.obj.fs = fs;
 801ae78:	693b      	ldr	r3, [r7, #16]
 801ae7a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 801ae7c:	f44f 7000 	mov.w	r0, #512	; 0x200
 801ae80:	f001 fba9 	bl	801c5d6 <ff_memalloc>
 801ae84:	65b8      	str	r0, [r7, #88]	; 0x58
 801ae86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801ae88:	2b00      	cmp	r3, #0
 801ae8a:	d101      	bne.n	801ae90 <f_open+0x58>
 801ae8c:	2311      	movs	r3, #17
 801ae8e:	e19d      	b.n	801b1cc <f_open+0x394>
 801ae90:	693b      	ldr	r3, [r7, #16]
 801ae92:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801ae94:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 801ae96:	68ba      	ldr	r2, [r7, #8]
 801ae98:	f107 0314 	add.w	r3, r7, #20
 801ae9c:	4611      	mov	r1, r2
 801ae9e:	4618      	mov	r0, r3
 801aea0:	f7ff fbf6 	bl	801a690 <follow_path>
 801aea4:	4603      	mov	r3, r0
 801aea6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801aeaa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801aeae:	2b00      	cmp	r3, #0
 801aeb0:	d11a      	bne.n	801aee8 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801aeb2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801aeb6:	b25b      	sxtb	r3, r3
 801aeb8:	2b00      	cmp	r3, #0
 801aeba:	da03      	bge.n	801aec4 <f_open+0x8c>
				res = FR_INVALID_NAME;
 801aebc:	2306      	movs	r3, #6
 801aebe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801aec2:	e011      	b.n	801aee8 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801aec4:	79fb      	ldrb	r3, [r7, #7]
 801aec6:	f023 0301 	bic.w	r3, r3, #1
 801aeca:	2b00      	cmp	r3, #0
 801aecc:	bf14      	ite	ne
 801aece:	2301      	movne	r3, #1
 801aed0:	2300      	moveq	r3, #0
 801aed2:	b2db      	uxtb	r3, r3
 801aed4:	461a      	mov	r2, r3
 801aed6:	f107 0314 	add.w	r3, r7, #20
 801aeda:	4611      	mov	r1, r2
 801aedc:	4618      	mov	r0, r3
 801aede:	f7fd fe01 	bl	8018ae4 <chk_lock>
 801aee2:	4603      	mov	r3, r0
 801aee4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801aee8:	79fb      	ldrb	r3, [r7, #7]
 801aeea:	f003 031c 	and.w	r3, r3, #28
 801aeee:	2b00      	cmp	r3, #0
 801aef0:	d07f      	beq.n	801aff2 <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 801aef2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801aef6:	2b00      	cmp	r3, #0
 801aef8:	d017      	beq.n	801af2a <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801aefa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801aefe:	2b04      	cmp	r3, #4
 801af00:	d10e      	bne.n	801af20 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801af02:	f7fd fe4b 	bl	8018b9c <enq_lock>
 801af06:	4603      	mov	r3, r0
 801af08:	2b00      	cmp	r3, #0
 801af0a:	d006      	beq.n	801af1a <f_open+0xe2>
 801af0c:	f107 0314 	add.w	r3, r7, #20
 801af10:	4618      	mov	r0, r3
 801af12:	f7ff f82f 	bl	8019f74 <dir_register>
 801af16:	4603      	mov	r3, r0
 801af18:	e000      	b.n	801af1c <f_open+0xe4>
 801af1a:	2312      	movs	r3, #18
 801af1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801af20:	79fb      	ldrb	r3, [r7, #7]
 801af22:	f043 0308 	orr.w	r3, r3, #8
 801af26:	71fb      	strb	r3, [r7, #7]
 801af28:	e010      	b.n	801af4c <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801af2a:	7ebb      	ldrb	r3, [r7, #26]
 801af2c:	f003 0311 	and.w	r3, r3, #17
 801af30:	2b00      	cmp	r3, #0
 801af32:	d003      	beq.n	801af3c <f_open+0x104>
					res = FR_DENIED;
 801af34:	2307      	movs	r3, #7
 801af36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801af3a:	e007      	b.n	801af4c <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801af3c:	79fb      	ldrb	r3, [r7, #7]
 801af3e:	f003 0304 	and.w	r3, r3, #4
 801af42:	2b00      	cmp	r3, #0
 801af44:	d002      	beq.n	801af4c <f_open+0x114>
 801af46:	2308      	movs	r3, #8
 801af48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801af4c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801af50:	2b00      	cmp	r3, #0
 801af52:	d168      	bne.n	801b026 <f_open+0x1ee>
 801af54:	79fb      	ldrb	r3, [r7, #7]
 801af56:	f003 0308 	and.w	r3, r3, #8
 801af5a:	2b00      	cmp	r3, #0
 801af5c:	d063      	beq.n	801b026 <f_open+0x1ee>
				dw = GET_FATTIME();
 801af5e:	f7fd fcb9 	bl	80188d4 <get_fattime>
 801af62:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801af64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af66:	330e      	adds	r3, #14
 801af68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801af6a:	4618      	mov	r0, r3
 801af6c:	f7fd fd10 	bl	8018990 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801af70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af72:	3316      	adds	r3, #22
 801af74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801af76:	4618      	mov	r0, r3
 801af78:	f7fd fd0a 	bl	8018990 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801af7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af7e:	330b      	adds	r3, #11
 801af80:	2220      	movs	r2, #32
 801af82:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801af84:	693b      	ldr	r3, [r7, #16]
 801af86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801af88:	4611      	mov	r1, r2
 801af8a:	4618      	mov	r0, r3
 801af8c:	f7fe fc61 	bl	8019852 <ld_clust>
 801af90:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801af92:	693b      	ldr	r3, [r7, #16]
 801af94:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801af96:	2200      	movs	r2, #0
 801af98:	4618      	mov	r0, r3
 801af9a:	f7fe fc79 	bl	8019890 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801af9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801afa0:	331c      	adds	r3, #28
 801afa2:	2100      	movs	r1, #0
 801afa4:	4618      	mov	r0, r3
 801afa6:	f7fd fcf3 	bl	8018990 <st_dword>
					fs->wflag = 1;
 801afaa:	693b      	ldr	r3, [r7, #16]
 801afac:	2201      	movs	r2, #1
 801afae:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801afb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801afb2:	2b00      	cmp	r3, #0
 801afb4:	d037      	beq.n	801b026 <f_open+0x1ee>
						dw = fs->winsect;
 801afb6:	693b      	ldr	r3, [r7, #16]
 801afb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801afba:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 801afbc:	f107 0314 	add.w	r3, r7, #20
 801afc0:	2200      	movs	r2, #0
 801afc2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801afc4:	4618      	mov	r0, r3
 801afc6:	f7fe f98c 	bl	80192e2 <remove_chain>
 801afca:	4603      	mov	r3, r0
 801afcc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801afd0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801afd4:	2b00      	cmp	r3, #0
 801afd6:	d126      	bne.n	801b026 <f_open+0x1ee>
							res = move_window(fs, dw);
 801afd8:	693b      	ldr	r3, [r7, #16]
 801afda:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801afdc:	4618      	mov	r0, r3
 801afde:	f7fd ff31 	bl	8018e44 <move_window>
 801afe2:	4603      	mov	r3, r0
 801afe4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801afe8:	693b      	ldr	r3, [r7, #16]
 801afea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801afec:	3a01      	subs	r2, #1
 801afee:	611a      	str	r2, [r3, #16]
 801aff0:	e019      	b.n	801b026 <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801aff2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801aff6:	2b00      	cmp	r3, #0
 801aff8:	d115      	bne.n	801b026 <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801affa:	7ebb      	ldrb	r3, [r7, #26]
 801affc:	f003 0310 	and.w	r3, r3, #16
 801b000:	2b00      	cmp	r3, #0
 801b002:	d003      	beq.n	801b00c <f_open+0x1d4>
					res = FR_NO_FILE;
 801b004:	2304      	movs	r3, #4
 801b006:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801b00a:	e00c      	b.n	801b026 <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801b00c:	79fb      	ldrb	r3, [r7, #7]
 801b00e:	f003 0302 	and.w	r3, r3, #2
 801b012:	2b00      	cmp	r3, #0
 801b014:	d007      	beq.n	801b026 <f_open+0x1ee>
 801b016:	7ebb      	ldrb	r3, [r7, #26]
 801b018:	f003 0301 	and.w	r3, r3, #1
 801b01c:	2b00      	cmp	r3, #0
 801b01e:	d002      	beq.n	801b026 <f_open+0x1ee>
						res = FR_DENIED;
 801b020:	2307      	movs	r3, #7
 801b022:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801b026:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b02a:	2b00      	cmp	r3, #0
 801b02c:	d128      	bne.n	801b080 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801b02e:	79fb      	ldrb	r3, [r7, #7]
 801b030:	f003 0308 	and.w	r3, r3, #8
 801b034:	2b00      	cmp	r3, #0
 801b036:	d003      	beq.n	801b040 <f_open+0x208>
				mode |= FA_MODIFIED;
 801b038:	79fb      	ldrb	r3, [r7, #7]
 801b03a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b03e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801b040:	693b      	ldr	r3, [r7, #16]
 801b042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801b044:	68fb      	ldr	r3, [r7, #12]
 801b046:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801b048:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b04a:	68fb      	ldr	r3, [r7, #12]
 801b04c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801b04e:	79fb      	ldrb	r3, [r7, #7]
 801b050:	f023 0301 	bic.w	r3, r3, #1
 801b054:	2b00      	cmp	r3, #0
 801b056:	bf14      	ite	ne
 801b058:	2301      	movne	r3, #1
 801b05a:	2300      	moveq	r3, #0
 801b05c:	b2db      	uxtb	r3, r3
 801b05e:	461a      	mov	r2, r3
 801b060:	f107 0314 	add.w	r3, r7, #20
 801b064:	4611      	mov	r1, r2
 801b066:	4618      	mov	r0, r3
 801b068:	f7fd fdba 	bl	8018be0 <inc_lock>
 801b06c:	4602      	mov	r2, r0
 801b06e:	68fb      	ldr	r3, [r7, #12]
 801b070:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801b072:	68fb      	ldr	r3, [r7, #12]
 801b074:	691b      	ldr	r3, [r3, #16]
 801b076:	2b00      	cmp	r3, #0
 801b078:	d102      	bne.n	801b080 <f_open+0x248>
 801b07a:	2302      	movs	r3, #2
 801b07c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801b080:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b084:	2b00      	cmp	r3, #0
 801b086:	f040 8095 	bne.w	801b1b4 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801b08a:	693b      	ldr	r3, [r7, #16]
 801b08c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b08e:	4611      	mov	r1, r2
 801b090:	4618      	mov	r0, r3
 801b092:	f7fe fbde 	bl	8019852 <ld_clust>
 801b096:	4602      	mov	r2, r0
 801b098:	68fb      	ldr	r3, [r7, #12]
 801b09a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801b09c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b09e:	331c      	adds	r3, #28
 801b0a0:	4618      	mov	r0, r3
 801b0a2:	f7fd fc37 	bl	8018914 <ld_dword>
 801b0a6:	4602      	mov	r2, r0
 801b0a8:	68fb      	ldr	r3, [r7, #12]
 801b0aa:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801b0ac:	68fb      	ldr	r3, [r7, #12]
 801b0ae:	2200      	movs	r2, #0
 801b0b0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801b0b2:	693a      	ldr	r2, [r7, #16]
 801b0b4:	68fb      	ldr	r3, [r7, #12]
 801b0b6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801b0b8:	693b      	ldr	r3, [r7, #16]
 801b0ba:	88da      	ldrh	r2, [r3, #6]
 801b0bc:	68fb      	ldr	r3, [r7, #12]
 801b0be:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801b0c0:	68fb      	ldr	r3, [r7, #12]
 801b0c2:	79fa      	ldrb	r2, [r7, #7]
 801b0c4:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801b0c6:	68fb      	ldr	r3, [r7, #12]
 801b0c8:	2200      	movs	r2, #0
 801b0ca:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801b0cc:	68fb      	ldr	r3, [r7, #12]
 801b0ce:	2200      	movs	r2, #0
 801b0d0:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801b0d2:	68fb      	ldr	r3, [r7, #12]
 801b0d4:	2200      	movs	r2, #0
 801b0d6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801b0d8:	68fb      	ldr	r3, [r7, #12]
 801b0da:	3330      	adds	r3, #48	; 0x30
 801b0dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b0e0:	2100      	movs	r1, #0
 801b0e2:	4618      	mov	r0, r3
 801b0e4:	f7fd fca1 	bl	8018a2a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801b0e8:	79fb      	ldrb	r3, [r7, #7]
 801b0ea:	f003 0320 	and.w	r3, r3, #32
 801b0ee:	2b00      	cmp	r3, #0
 801b0f0:	d060      	beq.n	801b1b4 <f_open+0x37c>
 801b0f2:	68fb      	ldr	r3, [r7, #12]
 801b0f4:	68db      	ldr	r3, [r3, #12]
 801b0f6:	2b00      	cmp	r3, #0
 801b0f8:	d05c      	beq.n	801b1b4 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801b0fa:	68fb      	ldr	r3, [r7, #12]
 801b0fc:	68da      	ldr	r2, [r3, #12]
 801b0fe:	68fb      	ldr	r3, [r7, #12]
 801b100:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801b102:	693b      	ldr	r3, [r7, #16]
 801b104:	895b      	ldrh	r3, [r3, #10]
 801b106:	025b      	lsls	r3, r3, #9
 801b108:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801b10a:	68fb      	ldr	r3, [r7, #12]
 801b10c:	689b      	ldr	r3, [r3, #8]
 801b10e:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801b110:	68fb      	ldr	r3, [r7, #12]
 801b112:	68db      	ldr	r3, [r3, #12]
 801b114:	65fb      	str	r3, [r7, #92]	; 0x5c
 801b116:	e016      	b.n	801b146 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 801b118:	68fb      	ldr	r3, [r7, #12]
 801b11a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801b11c:	4618      	mov	r0, r3
 801b11e:	f7fd ff4c 	bl	8018fba <get_fat>
 801b122:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801b124:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801b126:	2b01      	cmp	r3, #1
 801b128:	d802      	bhi.n	801b130 <f_open+0x2f8>
 801b12a:	2302      	movs	r3, #2
 801b12c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801b130:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801b132:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b136:	d102      	bne.n	801b13e <f_open+0x306>
 801b138:	2301      	movs	r3, #1
 801b13a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801b13e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801b140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b142:	1ad3      	subs	r3, r2, r3
 801b144:	65fb      	str	r3, [r7, #92]	; 0x5c
 801b146:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b14a:	2b00      	cmp	r3, #0
 801b14c:	d103      	bne.n	801b156 <f_open+0x31e>
 801b14e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801b150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b152:	429a      	cmp	r2, r3
 801b154:	d8e0      	bhi.n	801b118 <f_open+0x2e0>
				}
				fp->clust = clst;
 801b156:	68fb      	ldr	r3, [r7, #12]
 801b158:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801b15a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801b15c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b160:	2b00      	cmp	r3, #0
 801b162:	d127      	bne.n	801b1b4 <f_open+0x37c>
 801b164:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801b166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b16a:	2b00      	cmp	r3, #0
 801b16c:	d022      	beq.n	801b1b4 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801b16e:	693b      	ldr	r3, [r7, #16]
 801b170:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801b172:	4618      	mov	r0, r3
 801b174:	f7fd ff02 	bl	8018f7c <clust2sect>
 801b178:	64b8      	str	r0, [r7, #72]	; 0x48
 801b17a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b17c:	2b00      	cmp	r3, #0
 801b17e:	d103      	bne.n	801b188 <f_open+0x350>
						res = FR_INT_ERR;
 801b180:	2302      	movs	r3, #2
 801b182:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801b186:	e015      	b.n	801b1b4 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801b188:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801b18a:	0a5a      	lsrs	r2, r3, #9
 801b18c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b18e:	441a      	add	r2, r3
 801b190:	68fb      	ldr	r3, [r7, #12]
 801b192:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801b194:	693b      	ldr	r3, [r7, #16]
 801b196:	7858      	ldrb	r0, [r3, #1]
 801b198:	68fb      	ldr	r3, [r7, #12]
 801b19a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b19e:	68fb      	ldr	r3, [r7, #12]
 801b1a0:	6a1a      	ldr	r2, [r3, #32]
 801b1a2:	2301      	movs	r3, #1
 801b1a4:	f7fd fb38 	bl	8018818 <disk_read>
 801b1a8:	4603      	mov	r3, r0
 801b1aa:	2b00      	cmp	r3, #0
 801b1ac:	d002      	beq.n	801b1b4 <f_open+0x37c>
 801b1ae:	2301      	movs	r3, #1
 801b1b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 801b1b4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 801b1b6:	f001 fa1a 	bl	801c5ee <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801b1ba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	d002      	beq.n	801b1c8 <f_open+0x390>
 801b1c2:	68fb      	ldr	r3, [r7, #12]
 801b1c4:	2200      	movs	r2, #0
 801b1c6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801b1c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 801b1cc:	4618      	mov	r0, r3
 801b1ce:	3768      	adds	r7, #104	; 0x68
 801b1d0:	46bd      	mov	sp, r7
 801b1d2:	bd80      	pop	{r7, pc}

0801b1d4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 801b1d4:	b580      	push	{r7, lr}
 801b1d6:	b08e      	sub	sp, #56	; 0x38
 801b1d8:	af00      	add	r7, sp, #0
 801b1da:	60f8      	str	r0, [r7, #12]
 801b1dc:	60b9      	str	r1, [r7, #8]
 801b1de:	607a      	str	r2, [r7, #4]
 801b1e0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801b1e2:	68bb      	ldr	r3, [r7, #8]
 801b1e4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801b1e6:	683b      	ldr	r3, [r7, #0]
 801b1e8:	2200      	movs	r2, #0
 801b1ea:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801b1ec:	68fb      	ldr	r3, [r7, #12]
 801b1ee:	f107 0214 	add.w	r2, r7, #20
 801b1f2:	4611      	mov	r1, r2
 801b1f4:	4618      	mov	r0, r3
 801b1f6:	f7ff fda3 	bl	801ad40 <validate>
 801b1fa:	4603      	mov	r3, r0
 801b1fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801b200:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801b204:	2b00      	cmp	r3, #0
 801b206:	d107      	bne.n	801b218 <f_read+0x44>
 801b208:	68fb      	ldr	r3, [r7, #12]
 801b20a:	7d5b      	ldrb	r3, [r3, #21]
 801b20c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 801b210:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801b214:	2b00      	cmp	r3, #0
 801b216:	d002      	beq.n	801b21e <f_read+0x4a>
 801b218:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801b21c:	e115      	b.n	801b44a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801b21e:	68fb      	ldr	r3, [r7, #12]
 801b220:	7d1b      	ldrb	r3, [r3, #20]
 801b222:	f003 0301 	and.w	r3, r3, #1
 801b226:	2b00      	cmp	r3, #0
 801b228:	d101      	bne.n	801b22e <f_read+0x5a>
 801b22a:	2307      	movs	r3, #7
 801b22c:	e10d      	b.n	801b44a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 801b22e:	68fb      	ldr	r3, [r7, #12]
 801b230:	68da      	ldr	r2, [r3, #12]
 801b232:	68fb      	ldr	r3, [r7, #12]
 801b234:	699b      	ldr	r3, [r3, #24]
 801b236:	1ad3      	subs	r3, r2, r3
 801b238:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801b23a:	687a      	ldr	r2, [r7, #4]
 801b23c:	6a3b      	ldr	r3, [r7, #32]
 801b23e:	429a      	cmp	r2, r3
 801b240:	f240 80fe 	bls.w	801b440 <f_read+0x26c>
 801b244:	6a3b      	ldr	r3, [r7, #32]
 801b246:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801b248:	e0fa      	b.n	801b440 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801b24a:	68fb      	ldr	r3, [r7, #12]
 801b24c:	699b      	ldr	r3, [r3, #24]
 801b24e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b252:	2b00      	cmp	r3, #0
 801b254:	f040 80c6 	bne.w	801b3e4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 801b258:	68fb      	ldr	r3, [r7, #12]
 801b25a:	699b      	ldr	r3, [r3, #24]
 801b25c:	0a5b      	lsrs	r3, r3, #9
 801b25e:	697a      	ldr	r2, [r7, #20]
 801b260:	8952      	ldrh	r2, [r2, #10]
 801b262:	3a01      	subs	r2, #1
 801b264:	4013      	ands	r3, r2
 801b266:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801b268:	69fb      	ldr	r3, [r7, #28]
 801b26a:	2b00      	cmp	r3, #0
 801b26c:	d12f      	bne.n	801b2ce <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801b26e:	68fb      	ldr	r3, [r7, #12]
 801b270:	699b      	ldr	r3, [r3, #24]
 801b272:	2b00      	cmp	r3, #0
 801b274:	d103      	bne.n	801b27e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801b276:	68fb      	ldr	r3, [r7, #12]
 801b278:	689b      	ldr	r3, [r3, #8]
 801b27a:	633b      	str	r3, [r7, #48]	; 0x30
 801b27c:	e013      	b.n	801b2a6 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801b27e:	68fb      	ldr	r3, [r7, #12]
 801b280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b282:	2b00      	cmp	r3, #0
 801b284:	d007      	beq.n	801b296 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801b286:	68fb      	ldr	r3, [r7, #12]
 801b288:	699b      	ldr	r3, [r3, #24]
 801b28a:	4619      	mov	r1, r3
 801b28c:	68f8      	ldr	r0, [r7, #12]
 801b28e:	f7fe f925 	bl	80194dc <clmt_clust>
 801b292:	6338      	str	r0, [r7, #48]	; 0x30
 801b294:	e007      	b.n	801b2a6 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801b296:	68fa      	ldr	r2, [r7, #12]
 801b298:	68fb      	ldr	r3, [r7, #12]
 801b29a:	69db      	ldr	r3, [r3, #28]
 801b29c:	4619      	mov	r1, r3
 801b29e:	4610      	mov	r0, r2
 801b2a0:	f7fd fe8b 	bl	8018fba <get_fat>
 801b2a4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801b2a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b2a8:	2b01      	cmp	r3, #1
 801b2aa:	d804      	bhi.n	801b2b6 <f_read+0xe2>
 801b2ac:	68fb      	ldr	r3, [r7, #12]
 801b2ae:	2202      	movs	r2, #2
 801b2b0:	755a      	strb	r2, [r3, #21]
 801b2b2:	2302      	movs	r3, #2
 801b2b4:	e0c9      	b.n	801b44a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801b2b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b2b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b2bc:	d104      	bne.n	801b2c8 <f_read+0xf4>
 801b2be:	68fb      	ldr	r3, [r7, #12]
 801b2c0:	2201      	movs	r2, #1
 801b2c2:	755a      	strb	r2, [r3, #21]
 801b2c4:	2301      	movs	r3, #1
 801b2c6:	e0c0      	b.n	801b44a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 801b2c8:	68fb      	ldr	r3, [r7, #12]
 801b2ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b2cc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801b2ce:	697a      	ldr	r2, [r7, #20]
 801b2d0:	68fb      	ldr	r3, [r7, #12]
 801b2d2:	69db      	ldr	r3, [r3, #28]
 801b2d4:	4619      	mov	r1, r3
 801b2d6:	4610      	mov	r0, r2
 801b2d8:	f7fd fe50 	bl	8018f7c <clust2sect>
 801b2dc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801b2de:	69bb      	ldr	r3, [r7, #24]
 801b2e0:	2b00      	cmp	r3, #0
 801b2e2:	d104      	bne.n	801b2ee <f_read+0x11a>
 801b2e4:	68fb      	ldr	r3, [r7, #12]
 801b2e6:	2202      	movs	r2, #2
 801b2e8:	755a      	strb	r2, [r3, #21]
 801b2ea:	2302      	movs	r3, #2
 801b2ec:	e0ad      	b.n	801b44a <f_read+0x276>
			sect += csect;
 801b2ee:	69ba      	ldr	r2, [r7, #24]
 801b2f0:	69fb      	ldr	r3, [r7, #28]
 801b2f2:	4413      	add	r3, r2
 801b2f4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801b2f6:	687b      	ldr	r3, [r7, #4]
 801b2f8:	0a5b      	lsrs	r3, r3, #9
 801b2fa:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 801b2fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b2fe:	2b00      	cmp	r3, #0
 801b300:	d039      	beq.n	801b376 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801b302:	69fa      	ldr	r2, [r7, #28]
 801b304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b306:	4413      	add	r3, r2
 801b308:	697a      	ldr	r2, [r7, #20]
 801b30a:	8952      	ldrh	r2, [r2, #10]
 801b30c:	4293      	cmp	r3, r2
 801b30e:	d905      	bls.n	801b31c <f_read+0x148>
					cc = fs->csize - csect;
 801b310:	697b      	ldr	r3, [r7, #20]
 801b312:	895b      	ldrh	r3, [r3, #10]
 801b314:	461a      	mov	r2, r3
 801b316:	69fb      	ldr	r3, [r7, #28]
 801b318:	1ad3      	subs	r3, r2, r3
 801b31a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b31c:	697b      	ldr	r3, [r7, #20]
 801b31e:	7858      	ldrb	r0, [r3, #1]
 801b320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b322:	69ba      	ldr	r2, [r7, #24]
 801b324:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b326:	f7fd fa77 	bl	8018818 <disk_read>
 801b32a:	4603      	mov	r3, r0
 801b32c:	2b00      	cmp	r3, #0
 801b32e:	d004      	beq.n	801b33a <f_read+0x166>
 801b330:	68fb      	ldr	r3, [r7, #12]
 801b332:	2201      	movs	r2, #1
 801b334:	755a      	strb	r2, [r3, #21]
 801b336:	2301      	movs	r3, #1
 801b338:	e087      	b.n	801b44a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801b33a:	68fb      	ldr	r3, [r7, #12]
 801b33c:	7d1b      	ldrb	r3, [r3, #20]
 801b33e:	b25b      	sxtb	r3, r3
 801b340:	2b00      	cmp	r3, #0
 801b342:	da14      	bge.n	801b36e <f_read+0x19a>
 801b344:	68fb      	ldr	r3, [r7, #12]
 801b346:	6a1a      	ldr	r2, [r3, #32]
 801b348:	69bb      	ldr	r3, [r7, #24]
 801b34a:	1ad3      	subs	r3, r2, r3
 801b34c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b34e:	429a      	cmp	r2, r3
 801b350:	d90d      	bls.n	801b36e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801b352:	68fb      	ldr	r3, [r7, #12]
 801b354:	6a1a      	ldr	r2, [r3, #32]
 801b356:	69bb      	ldr	r3, [r7, #24]
 801b358:	1ad3      	subs	r3, r2, r3
 801b35a:	025b      	lsls	r3, r3, #9
 801b35c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b35e:	18d0      	adds	r0, r2, r3
 801b360:	68fb      	ldr	r3, [r7, #12]
 801b362:	3330      	adds	r3, #48	; 0x30
 801b364:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b368:	4619      	mov	r1, r3
 801b36a:	f7fd fb3d 	bl	80189e8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801b36e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b370:	025b      	lsls	r3, r3, #9
 801b372:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801b374:	e050      	b.n	801b418 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801b376:	68fb      	ldr	r3, [r7, #12]
 801b378:	6a1b      	ldr	r3, [r3, #32]
 801b37a:	69ba      	ldr	r2, [r7, #24]
 801b37c:	429a      	cmp	r2, r3
 801b37e:	d02e      	beq.n	801b3de <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801b380:	68fb      	ldr	r3, [r7, #12]
 801b382:	7d1b      	ldrb	r3, [r3, #20]
 801b384:	b25b      	sxtb	r3, r3
 801b386:	2b00      	cmp	r3, #0
 801b388:	da18      	bge.n	801b3bc <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b38a:	697b      	ldr	r3, [r7, #20]
 801b38c:	7858      	ldrb	r0, [r3, #1]
 801b38e:	68fb      	ldr	r3, [r7, #12]
 801b390:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b394:	68fb      	ldr	r3, [r7, #12]
 801b396:	6a1a      	ldr	r2, [r3, #32]
 801b398:	2301      	movs	r3, #1
 801b39a:	f7fd fa5d 	bl	8018858 <disk_write>
 801b39e:	4603      	mov	r3, r0
 801b3a0:	2b00      	cmp	r3, #0
 801b3a2:	d004      	beq.n	801b3ae <f_read+0x1da>
 801b3a4:	68fb      	ldr	r3, [r7, #12]
 801b3a6:	2201      	movs	r2, #1
 801b3a8:	755a      	strb	r2, [r3, #21]
 801b3aa:	2301      	movs	r3, #1
 801b3ac:	e04d      	b.n	801b44a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 801b3ae:	68fb      	ldr	r3, [r7, #12]
 801b3b0:	7d1b      	ldrb	r3, [r3, #20]
 801b3b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b3b6:	b2da      	uxtb	r2, r3
 801b3b8:	68fb      	ldr	r3, [r7, #12]
 801b3ba:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801b3bc:	697b      	ldr	r3, [r7, #20]
 801b3be:	7858      	ldrb	r0, [r3, #1]
 801b3c0:	68fb      	ldr	r3, [r7, #12]
 801b3c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b3c6:	2301      	movs	r3, #1
 801b3c8:	69ba      	ldr	r2, [r7, #24]
 801b3ca:	f7fd fa25 	bl	8018818 <disk_read>
 801b3ce:	4603      	mov	r3, r0
 801b3d0:	2b00      	cmp	r3, #0
 801b3d2:	d004      	beq.n	801b3de <f_read+0x20a>
 801b3d4:	68fb      	ldr	r3, [r7, #12]
 801b3d6:	2201      	movs	r2, #1
 801b3d8:	755a      	strb	r2, [r3, #21]
 801b3da:	2301      	movs	r3, #1
 801b3dc:	e035      	b.n	801b44a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 801b3de:	68fb      	ldr	r3, [r7, #12]
 801b3e0:	69ba      	ldr	r2, [r7, #24]
 801b3e2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801b3e4:	68fb      	ldr	r3, [r7, #12]
 801b3e6:	699b      	ldr	r3, [r3, #24]
 801b3e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b3ec:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801b3f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801b3f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	429a      	cmp	r2, r3
 801b3f8:	d901      	bls.n	801b3fe <f_read+0x22a>
 801b3fa:	687b      	ldr	r3, [r7, #4]
 801b3fc:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 801b3fe:	68fb      	ldr	r3, [r7, #12]
 801b400:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801b404:	68fb      	ldr	r3, [r7, #12]
 801b406:	699b      	ldr	r3, [r3, #24]
 801b408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b40c:	4413      	add	r3, r2
 801b40e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b410:	4619      	mov	r1, r3
 801b412:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801b414:	f7fd fae8 	bl	80189e8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801b418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b41a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b41c:	4413      	add	r3, r2
 801b41e:	627b      	str	r3, [r7, #36]	; 0x24
 801b420:	68fb      	ldr	r3, [r7, #12]
 801b422:	699a      	ldr	r2, [r3, #24]
 801b424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b426:	441a      	add	r2, r3
 801b428:	68fb      	ldr	r3, [r7, #12]
 801b42a:	619a      	str	r2, [r3, #24]
 801b42c:	683b      	ldr	r3, [r7, #0]
 801b42e:	681a      	ldr	r2, [r3, #0]
 801b430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b432:	441a      	add	r2, r3
 801b434:	683b      	ldr	r3, [r7, #0]
 801b436:	601a      	str	r2, [r3, #0]
 801b438:	687a      	ldr	r2, [r7, #4]
 801b43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b43c:	1ad3      	subs	r3, r2, r3
 801b43e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 801b440:	687b      	ldr	r3, [r7, #4]
 801b442:	2b00      	cmp	r3, #0
 801b444:	f47f af01 	bne.w	801b24a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801b448:	2300      	movs	r3, #0
}
 801b44a:	4618      	mov	r0, r3
 801b44c:	3738      	adds	r7, #56	; 0x38
 801b44e:	46bd      	mov	sp, r7
 801b450:	bd80      	pop	{r7, pc}

0801b452 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801b452:	b580      	push	{r7, lr}
 801b454:	b08c      	sub	sp, #48	; 0x30
 801b456:	af00      	add	r7, sp, #0
 801b458:	60f8      	str	r0, [r7, #12]
 801b45a:	60b9      	str	r1, [r7, #8]
 801b45c:	607a      	str	r2, [r7, #4]
 801b45e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801b460:	68bb      	ldr	r3, [r7, #8]
 801b462:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801b464:	683b      	ldr	r3, [r7, #0]
 801b466:	2200      	movs	r2, #0
 801b468:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801b46a:	68fb      	ldr	r3, [r7, #12]
 801b46c:	f107 0210 	add.w	r2, r7, #16
 801b470:	4611      	mov	r1, r2
 801b472:	4618      	mov	r0, r3
 801b474:	f7ff fc64 	bl	801ad40 <validate>
 801b478:	4603      	mov	r3, r0
 801b47a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801b47e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801b482:	2b00      	cmp	r3, #0
 801b484:	d107      	bne.n	801b496 <f_write+0x44>
 801b486:	68fb      	ldr	r3, [r7, #12]
 801b488:	7d5b      	ldrb	r3, [r3, #21]
 801b48a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801b48e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801b492:	2b00      	cmp	r3, #0
 801b494:	d002      	beq.n	801b49c <f_write+0x4a>
 801b496:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801b49a:	e14b      	b.n	801b734 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801b49c:	68fb      	ldr	r3, [r7, #12]
 801b49e:	7d1b      	ldrb	r3, [r3, #20]
 801b4a0:	f003 0302 	and.w	r3, r3, #2
 801b4a4:	2b00      	cmp	r3, #0
 801b4a6:	d101      	bne.n	801b4ac <f_write+0x5a>
 801b4a8:	2307      	movs	r3, #7
 801b4aa:	e143      	b.n	801b734 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801b4ac:	68fb      	ldr	r3, [r7, #12]
 801b4ae:	699a      	ldr	r2, [r3, #24]
 801b4b0:	687b      	ldr	r3, [r7, #4]
 801b4b2:	441a      	add	r2, r3
 801b4b4:	68fb      	ldr	r3, [r7, #12]
 801b4b6:	699b      	ldr	r3, [r3, #24]
 801b4b8:	429a      	cmp	r2, r3
 801b4ba:	f080 812d 	bcs.w	801b718 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	699b      	ldr	r3, [r3, #24]
 801b4c2:	43db      	mvns	r3, r3
 801b4c4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801b4c6:	e127      	b.n	801b718 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801b4c8:	68fb      	ldr	r3, [r7, #12]
 801b4ca:	699b      	ldr	r3, [r3, #24]
 801b4cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	f040 80e3 	bne.w	801b69c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801b4d6:	68fb      	ldr	r3, [r7, #12]
 801b4d8:	699b      	ldr	r3, [r3, #24]
 801b4da:	0a5b      	lsrs	r3, r3, #9
 801b4dc:	693a      	ldr	r2, [r7, #16]
 801b4de:	8952      	ldrh	r2, [r2, #10]
 801b4e0:	3a01      	subs	r2, #1
 801b4e2:	4013      	ands	r3, r2
 801b4e4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801b4e6:	69bb      	ldr	r3, [r7, #24]
 801b4e8:	2b00      	cmp	r3, #0
 801b4ea:	d143      	bne.n	801b574 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801b4ec:	68fb      	ldr	r3, [r7, #12]
 801b4ee:	699b      	ldr	r3, [r3, #24]
 801b4f0:	2b00      	cmp	r3, #0
 801b4f2:	d10c      	bne.n	801b50e <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801b4f4:	68fb      	ldr	r3, [r7, #12]
 801b4f6:	689b      	ldr	r3, [r3, #8]
 801b4f8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801b4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b4fc:	2b00      	cmp	r3, #0
 801b4fe:	d11a      	bne.n	801b536 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801b500:	68fb      	ldr	r3, [r7, #12]
 801b502:	2100      	movs	r1, #0
 801b504:	4618      	mov	r0, r3
 801b506:	f7fd ff51 	bl	80193ac <create_chain>
 801b50a:	62b8      	str	r0, [r7, #40]	; 0x28
 801b50c:	e013      	b.n	801b536 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801b50e:	68fb      	ldr	r3, [r7, #12]
 801b510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b512:	2b00      	cmp	r3, #0
 801b514:	d007      	beq.n	801b526 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801b516:	68fb      	ldr	r3, [r7, #12]
 801b518:	699b      	ldr	r3, [r3, #24]
 801b51a:	4619      	mov	r1, r3
 801b51c:	68f8      	ldr	r0, [r7, #12]
 801b51e:	f7fd ffdd 	bl	80194dc <clmt_clust>
 801b522:	62b8      	str	r0, [r7, #40]	; 0x28
 801b524:	e007      	b.n	801b536 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801b526:	68fa      	ldr	r2, [r7, #12]
 801b528:	68fb      	ldr	r3, [r7, #12]
 801b52a:	69db      	ldr	r3, [r3, #28]
 801b52c:	4619      	mov	r1, r3
 801b52e:	4610      	mov	r0, r2
 801b530:	f7fd ff3c 	bl	80193ac <create_chain>
 801b534:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801b536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b538:	2b00      	cmp	r3, #0
 801b53a:	f000 80f2 	beq.w	801b722 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801b53e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b540:	2b01      	cmp	r3, #1
 801b542:	d104      	bne.n	801b54e <f_write+0xfc>
 801b544:	68fb      	ldr	r3, [r7, #12]
 801b546:	2202      	movs	r2, #2
 801b548:	755a      	strb	r2, [r3, #21]
 801b54a:	2302      	movs	r3, #2
 801b54c:	e0f2      	b.n	801b734 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801b54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b550:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b554:	d104      	bne.n	801b560 <f_write+0x10e>
 801b556:	68fb      	ldr	r3, [r7, #12]
 801b558:	2201      	movs	r2, #1
 801b55a:	755a      	strb	r2, [r3, #21]
 801b55c:	2301      	movs	r3, #1
 801b55e:	e0e9      	b.n	801b734 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801b560:	68fb      	ldr	r3, [r7, #12]
 801b562:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b564:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801b566:	68fb      	ldr	r3, [r7, #12]
 801b568:	689b      	ldr	r3, [r3, #8]
 801b56a:	2b00      	cmp	r3, #0
 801b56c:	d102      	bne.n	801b574 <f_write+0x122>
 801b56e:	68fb      	ldr	r3, [r7, #12]
 801b570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b572:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801b574:	68fb      	ldr	r3, [r7, #12]
 801b576:	7d1b      	ldrb	r3, [r3, #20]
 801b578:	b25b      	sxtb	r3, r3
 801b57a:	2b00      	cmp	r3, #0
 801b57c:	da18      	bge.n	801b5b0 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b57e:	693b      	ldr	r3, [r7, #16]
 801b580:	7858      	ldrb	r0, [r3, #1]
 801b582:	68fb      	ldr	r3, [r7, #12]
 801b584:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b588:	68fb      	ldr	r3, [r7, #12]
 801b58a:	6a1a      	ldr	r2, [r3, #32]
 801b58c:	2301      	movs	r3, #1
 801b58e:	f7fd f963 	bl	8018858 <disk_write>
 801b592:	4603      	mov	r3, r0
 801b594:	2b00      	cmp	r3, #0
 801b596:	d004      	beq.n	801b5a2 <f_write+0x150>
 801b598:	68fb      	ldr	r3, [r7, #12]
 801b59a:	2201      	movs	r2, #1
 801b59c:	755a      	strb	r2, [r3, #21]
 801b59e:	2301      	movs	r3, #1
 801b5a0:	e0c8      	b.n	801b734 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801b5a2:	68fb      	ldr	r3, [r7, #12]
 801b5a4:	7d1b      	ldrb	r3, [r3, #20]
 801b5a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b5aa:	b2da      	uxtb	r2, r3
 801b5ac:	68fb      	ldr	r3, [r7, #12]
 801b5ae:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801b5b0:	693a      	ldr	r2, [r7, #16]
 801b5b2:	68fb      	ldr	r3, [r7, #12]
 801b5b4:	69db      	ldr	r3, [r3, #28]
 801b5b6:	4619      	mov	r1, r3
 801b5b8:	4610      	mov	r0, r2
 801b5ba:	f7fd fcdf 	bl	8018f7c <clust2sect>
 801b5be:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801b5c0:	697b      	ldr	r3, [r7, #20]
 801b5c2:	2b00      	cmp	r3, #0
 801b5c4:	d104      	bne.n	801b5d0 <f_write+0x17e>
 801b5c6:	68fb      	ldr	r3, [r7, #12]
 801b5c8:	2202      	movs	r2, #2
 801b5ca:	755a      	strb	r2, [r3, #21]
 801b5cc:	2302      	movs	r3, #2
 801b5ce:	e0b1      	b.n	801b734 <f_write+0x2e2>
			sect += csect;
 801b5d0:	697a      	ldr	r2, [r7, #20]
 801b5d2:	69bb      	ldr	r3, [r7, #24]
 801b5d4:	4413      	add	r3, r2
 801b5d6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	0a5b      	lsrs	r3, r3, #9
 801b5dc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801b5de:	6a3b      	ldr	r3, [r7, #32]
 801b5e0:	2b00      	cmp	r3, #0
 801b5e2:	d03c      	beq.n	801b65e <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801b5e4:	69ba      	ldr	r2, [r7, #24]
 801b5e6:	6a3b      	ldr	r3, [r7, #32]
 801b5e8:	4413      	add	r3, r2
 801b5ea:	693a      	ldr	r2, [r7, #16]
 801b5ec:	8952      	ldrh	r2, [r2, #10]
 801b5ee:	4293      	cmp	r3, r2
 801b5f0:	d905      	bls.n	801b5fe <f_write+0x1ac>
					cc = fs->csize - csect;
 801b5f2:	693b      	ldr	r3, [r7, #16]
 801b5f4:	895b      	ldrh	r3, [r3, #10]
 801b5f6:	461a      	mov	r2, r3
 801b5f8:	69bb      	ldr	r3, [r7, #24]
 801b5fa:	1ad3      	subs	r3, r2, r3
 801b5fc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b5fe:	693b      	ldr	r3, [r7, #16]
 801b600:	7858      	ldrb	r0, [r3, #1]
 801b602:	6a3b      	ldr	r3, [r7, #32]
 801b604:	697a      	ldr	r2, [r7, #20]
 801b606:	69f9      	ldr	r1, [r7, #28]
 801b608:	f7fd f926 	bl	8018858 <disk_write>
 801b60c:	4603      	mov	r3, r0
 801b60e:	2b00      	cmp	r3, #0
 801b610:	d004      	beq.n	801b61c <f_write+0x1ca>
 801b612:	68fb      	ldr	r3, [r7, #12]
 801b614:	2201      	movs	r2, #1
 801b616:	755a      	strb	r2, [r3, #21]
 801b618:	2301      	movs	r3, #1
 801b61a:	e08b      	b.n	801b734 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801b61c:	68fb      	ldr	r3, [r7, #12]
 801b61e:	6a1a      	ldr	r2, [r3, #32]
 801b620:	697b      	ldr	r3, [r7, #20]
 801b622:	1ad3      	subs	r3, r2, r3
 801b624:	6a3a      	ldr	r2, [r7, #32]
 801b626:	429a      	cmp	r2, r3
 801b628:	d915      	bls.n	801b656 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801b62a:	68fb      	ldr	r3, [r7, #12]
 801b62c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801b630:	68fb      	ldr	r3, [r7, #12]
 801b632:	6a1a      	ldr	r2, [r3, #32]
 801b634:	697b      	ldr	r3, [r7, #20]
 801b636:	1ad3      	subs	r3, r2, r3
 801b638:	025b      	lsls	r3, r3, #9
 801b63a:	69fa      	ldr	r2, [r7, #28]
 801b63c:	4413      	add	r3, r2
 801b63e:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b642:	4619      	mov	r1, r3
 801b644:	f7fd f9d0 	bl	80189e8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801b648:	68fb      	ldr	r3, [r7, #12]
 801b64a:	7d1b      	ldrb	r3, [r3, #20]
 801b64c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b650:	b2da      	uxtb	r2, r3
 801b652:	68fb      	ldr	r3, [r7, #12]
 801b654:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801b656:	6a3b      	ldr	r3, [r7, #32]
 801b658:	025b      	lsls	r3, r3, #9
 801b65a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801b65c:	e03f      	b.n	801b6de <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801b65e:	68fb      	ldr	r3, [r7, #12]
 801b660:	6a1b      	ldr	r3, [r3, #32]
 801b662:	697a      	ldr	r2, [r7, #20]
 801b664:	429a      	cmp	r2, r3
 801b666:	d016      	beq.n	801b696 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 801b668:	68fb      	ldr	r3, [r7, #12]
 801b66a:	699a      	ldr	r2, [r3, #24]
 801b66c:	68fb      	ldr	r3, [r7, #12]
 801b66e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801b670:	429a      	cmp	r2, r3
 801b672:	d210      	bcs.n	801b696 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801b674:	693b      	ldr	r3, [r7, #16]
 801b676:	7858      	ldrb	r0, [r3, #1]
 801b678:	68fb      	ldr	r3, [r7, #12]
 801b67a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b67e:	2301      	movs	r3, #1
 801b680:	697a      	ldr	r2, [r7, #20]
 801b682:	f7fd f8c9 	bl	8018818 <disk_read>
 801b686:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801b688:	2b00      	cmp	r3, #0
 801b68a:	d004      	beq.n	801b696 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 801b68c:	68fb      	ldr	r3, [r7, #12]
 801b68e:	2201      	movs	r2, #1
 801b690:	755a      	strb	r2, [r3, #21]
 801b692:	2301      	movs	r3, #1
 801b694:	e04e      	b.n	801b734 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 801b696:	68fb      	ldr	r3, [r7, #12]
 801b698:	697a      	ldr	r2, [r7, #20]
 801b69a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801b69c:	68fb      	ldr	r3, [r7, #12]
 801b69e:	699b      	ldr	r3, [r3, #24]
 801b6a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b6a4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801b6a8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801b6aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b6ac:	687b      	ldr	r3, [r7, #4]
 801b6ae:	429a      	cmp	r2, r3
 801b6b0:	d901      	bls.n	801b6b6 <f_write+0x264>
 801b6b2:	687b      	ldr	r3, [r7, #4]
 801b6b4:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801b6b6:	68fb      	ldr	r3, [r7, #12]
 801b6b8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801b6bc:	68fb      	ldr	r3, [r7, #12]
 801b6be:	699b      	ldr	r3, [r3, #24]
 801b6c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b6c4:	4413      	add	r3, r2
 801b6c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b6c8:	69f9      	ldr	r1, [r7, #28]
 801b6ca:	4618      	mov	r0, r3
 801b6cc:	f7fd f98c 	bl	80189e8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801b6d0:	68fb      	ldr	r3, [r7, #12]
 801b6d2:	7d1b      	ldrb	r3, [r3, #20]
 801b6d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801b6d8:	b2da      	uxtb	r2, r3
 801b6da:	68fb      	ldr	r3, [r7, #12]
 801b6dc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801b6de:	69fa      	ldr	r2, [r7, #28]
 801b6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6e2:	4413      	add	r3, r2
 801b6e4:	61fb      	str	r3, [r7, #28]
 801b6e6:	68fb      	ldr	r3, [r7, #12]
 801b6e8:	699a      	ldr	r2, [r3, #24]
 801b6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6ec:	441a      	add	r2, r3
 801b6ee:	68fb      	ldr	r3, [r7, #12]
 801b6f0:	619a      	str	r2, [r3, #24]
 801b6f2:	68fb      	ldr	r3, [r7, #12]
 801b6f4:	68da      	ldr	r2, [r3, #12]
 801b6f6:	68fb      	ldr	r3, [r7, #12]
 801b6f8:	699b      	ldr	r3, [r3, #24]
 801b6fa:	429a      	cmp	r2, r3
 801b6fc:	bf38      	it	cc
 801b6fe:	461a      	movcc	r2, r3
 801b700:	68fb      	ldr	r3, [r7, #12]
 801b702:	60da      	str	r2, [r3, #12]
 801b704:	683b      	ldr	r3, [r7, #0]
 801b706:	681a      	ldr	r2, [r3, #0]
 801b708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b70a:	441a      	add	r2, r3
 801b70c:	683b      	ldr	r3, [r7, #0]
 801b70e:	601a      	str	r2, [r3, #0]
 801b710:	687a      	ldr	r2, [r7, #4]
 801b712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b714:	1ad3      	subs	r3, r2, r3
 801b716:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801b718:	687b      	ldr	r3, [r7, #4]
 801b71a:	2b00      	cmp	r3, #0
 801b71c:	f47f aed4 	bne.w	801b4c8 <f_write+0x76>
 801b720:	e000      	b.n	801b724 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801b722:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801b724:	68fb      	ldr	r3, [r7, #12]
 801b726:	7d1b      	ldrb	r3, [r3, #20]
 801b728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b72c:	b2da      	uxtb	r2, r3
 801b72e:	68fb      	ldr	r3, [r7, #12]
 801b730:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801b732:	2300      	movs	r3, #0
}
 801b734:	4618      	mov	r0, r3
 801b736:	3730      	adds	r7, #48	; 0x30
 801b738:	46bd      	mov	sp, r7
 801b73a:	bd80      	pop	{r7, pc}

0801b73c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801b73c:	b580      	push	{r7, lr}
 801b73e:	b086      	sub	sp, #24
 801b740:	af00      	add	r7, sp, #0
 801b742:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801b744:	687b      	ldr	r3, [r7, #4]
 801b746:	f107 0208 	add.w	r2, r7, #8
 801b74a:	4611      	mov	r1, r2
 801b74c:	4618      	mov	r0, r3
 801b74e:	f7ff faf7 	bl	801ad40 <validate>
 801b752:	4603      	mov	r3, r0
 801b754:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801b756:	7dfb      	ldrb	r3, [r7, #23]
 801b758:	2b00      	cmp	r3, #0
 801b75a:	d168      	bne.n	801b82e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801b75c:	687b      	ldr	r3, [r7, #4]
 801b75e:	7d1b      	ldrb	r3, [r3, #20]
 801b760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b764:	2b00      	cmp	r3, #0
 801b766:	d062      	beq.n	801b82e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	7d1b      	ldrb	r3, [r3, #20]
 801b76c:	b25b      	sxtb	r3, r3
 801b76e:	2b00      	cmp	r3, #0
 801b770:	da15      	bge.n	801b79e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801b772:	68bb      	ldr	r3, [r7, #8]
 801b774:	7858      	ldrb	r0, [r3, #1]
 801b776:	687b      	ldr	r3, [r7, #4]
 801b778:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b77c:	687b      	ldr	r3, [r7, #4]
 801b77e:	6a1a      	ldr	r2, [r3, #32]
 801b780:	2301      	movs	r3, #1
 801b782:	f7fd f869 	bl	8018858 <disk_write>
 801b786:	4603      	mov	r3, r0
 801b788:	2b00      	cmp	r3, #0
 801b78a:	d001      	beq.n	801b790 <f_sync+0x54>
 801b78c:	2301      	movs	r3, #1
 801b78e:	e04f      	b.n	801b830 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801b790:	687b      	ldr	r3, [r7, #4]
 801b792:	7d1b      	ldrb	r3, [r3, #20]
 801b794:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b798:	b2da      	uxtb	r2, r3
 801b79a:	687b      	ldr	r3, [r7, #4]
 801b79c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801b79e:	f7fd f899 	bl	80188d4 <get_fattime>
 801b7a2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801b7a4:	68ba      	ldr	r2, [r7, #8]
 801b7a6:	687b      	ldr	r3, [r7, #4]
 801b7a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b7aa:	4619      	mov	r1, r3
 801b7ac:	4610      	mov	r0, r2
 801b7ae:	f7fd fb49 	bl	8018e44 <move_window>
 801b7b2:	4603      	mov	r3, r0
 801b7b4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801b7b6:	7dfb      	ldrb	r3, [r7, #23]
 801b7b8:	2b00      	cmp	r3, #0
 801b7ba:	d138      	bne.n	801b82e <f_sync+0xf2>
					dir = fp->dir_ptr;
 801b7bc:	687b      	ldr	r3, [r7, #4]
 801b7be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b7c0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801b7c2:	68fb      	ldr	r3, [r7, #12]
 801b7c4:	330b      	adds	r3, #11
 801b7c6:	781a      	ldrb	r2, [r3, #0]
 801b7c8:	68fb      	ldr	r3, [r7, #12]
 801b7ca:	330b      	adds	r3, #11
 801b7cc:	f042 0220 	orr.w	r2, r2, #32
 801b7d0:	b2d2      	uxtb	r2, r2
 801b7d2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801b7d4:	687b      	ldr	r3, [r7, #4]
 801b7d6:	6818      	ldr	r0, [r3, #0]
 801b7d8:	687b      	ldr	r3, [r7, #4]
 801b7da:	689b      	ldr	r3, [r3, #8]
 801b7dc:	461a      	mov	r2, r3
 801b7de:	68f9      	ldr	r1, [r7, #12]
 801b7e0:	f7fe f856 	bl	8019890 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801b7e4:	68fb      	ldr	r3, [r7, #12]
 801b7e6:	f103 021c 	add.w	r2, r3, #28
 801b7ea:	687b      	ldr	r3, [r7, #4]
 801b7ec:	68db      	ldr	r3, [r3, #12]
 801b7ee:	4619      	mov	r1, r3
 801b7f0:	4610      	mov	r0, r2
 801b7f2:	f7fd f8cd 	bl	8018990 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801b7f6:	68fb      	ldr	r3, [r7, #12]
 801b7f8:	3316      	adds	r3, #22
 801b7fa:	6939      	ldr	r1, [r7, #16]
 801b7fc:	4618      	mov	r0, r3
 801b7fe:	f7fd f8c7 	bl	8018990 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801b802:	68fb      	ldr	r3, [r7, #12]
 801b804:	3312      	adds	r3, #18
 801b806:	2100      	movs	r1, #0
 801b808:	4618      	mov	r0, r3
 801b80a:	f7fd f8a6 	bl	801895a <st_word>
					fs->wflag = 1;
 801b80e:	68bb      	ldr	r3, [r7, #8]
 801b810:	2201      	movs	r2, #1
 801b812:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801b814:	68bb      	ldr	r3, [r7, #8]
 801b816:	4618      	mov	r0, r3
 801b818:	f7fd fb42 	bl	8018ea0 <sync_fs>
 801b81c:	4603      	mov	r3, r0
 801b81e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801b820:	687b      	ldr	r3, [r7, #4]
 801b822:	7d1b      	ldrb	r3, [r3, #20]
 801b824:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801b828:	b2da      	uxtb	r2, r3
 801b82a:	687b      	ldr	r3, [r7, #4]
 801b82c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801b82e:	7dfb      	ldrb	r3, [r7, #23]
}
 801b830:	4618      	mov	r0, r3
 801b832:	3718      	adds	r7, #24
 801b834:	46bd      	mov	sp, r7
 801b836:	bd80      	pop	{r7, pc}

0801b838 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801b838:	b580      	push	{r7, lr}
 801b83a:	b084      	sub	sp, #16
 801b83c:	af00      	add	r7, sp, #0
 801b83e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801b840:	6878      	ldr	r0, [r7, #4]
 801b842:	f7ff ff7b 	bl	801b73c <f_sync>
 801b846:	4603      	mov	r3, r0
 801b848:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801b84a:	7bfb      	ldrb	r3, [r7, #15]
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d118      	bne.n	801b882 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801b850:	687b      	ldr	r3, [r7, #4]
 801b852:	f107 0208 	add.w	r2, r7, #8
 801b856:	4611      	mov	r1, r2
 801b858:	4618      	mov	r0, r3
 801b85a:	f7ff fa71 	bl	801ad40 <validate>
 801b85e:	4603      	mov	r3, r0
 801b860:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801b862:	7bfb      	ldrb	r3, [r7, #15]
 801b864:	2b00      	cmp	r3, #0
 801b866:	d10c      	bne.n	801b882 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801b868:	687b      	ldr	r3, [r7, #4]
 801b86a:	691b      	ldr	r3, [r3, #16]
 801b86c:	4618      	mov	r0, r3
 801b86e:	f7fd fa45 	bl	8018cfc <dec_lock>
 801b872:	4603      	mov	r3, r0
 801b874:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801b876:	7bfb      	ldrb	r3, [r7, #15]
 801b878:	2b00      	cmp	r3, #0
 801b87a:	d102      	bne.n	801b882 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801b87c:	687b      	ldr	r3, [r7, #4]
 801b87e:	2200      	movs	r2, #0
 801b880:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801b882:	7bfb      	ldrb	r3, [r7, #15]
}
 801b884:	4618      	mov	r0, r3
 801b886:	3710      	adds	r7, #16
 801b888:	46bd      	mov	sp, r7
 801b88a:	bd80      	pop	{r7, pc}

0801b88c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 801b88c:	b580      	push	{r7, lr}
 801b88e:	b090      	sub	sp, #64	; 0x40
 801b890:	af00      	add	r7, sp, #0
 801b892:	6078      	str	r0, [r7, #4]
 801b894:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801b896:	687b      	ldr	r3, [r7, #4]
 801b898:	f107 0208 	add.w	r2, r7, #8
 801b89c:	4611      	mov	r1, r2
 801b89e:	4618      	mov	r0, r3
 801b8a0:	f7ff fa4e 	bl	801ad40 <validate>
 801b8a4:	4603      	mov	r3, r0
 801b8a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801b8aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b8ae:	2b00      	cmp	r3, #0
 801b8b0:	d103      	bne.n	801b8ba <f_lseek+0x2e>
 801b8b2:	687b      	ldr	r3, [r7, #4]
 801b8b4:	7d5b      	ldrb	r3, [r3, #21]
 801b8b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801b8ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b8be:	2b00      	cmp	r3, #0
 801b8c0:	d002      	beq.n	801b8c8 <f_lseek+0x3c>
 801b8c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b8c6:	e1e6      	b.n	801bc96 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 801b8c8:	687b      	ldr	r3, [r7, #4]
 801b8ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b8cc:	2b00      	cmp	r3, #0
 801b8ce:	f000 80d1 	beq.w	801ba74 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801b8d2:	683b      	ldr	r3, [r7, #0]
 801b8d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b8d8:	d15a      	bne.n	801b990 <f_lseek+0x104>
			tbl = fp->cltbl;
 801b8da:	687b      	ldr	r3, [r7, #4]
 801b8dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b8de:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801b8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b8e2:	1d1a      	adds	r2, r3, #4
 801b8e4:	627a      	str	r2, [r7, #36]	; 0x24
 801b8e6:	681b      	ldr	r3, [r3, #0]
 801b8e8:	617b      	str	r3, [r7, #20]
 801b8ea:	2302      	movs	r3, #2
 801b8ec:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801b8ee:	687b      	ldr	r3, [r7, #4]
 801b8f0:	689b      	ldr	r3, [r3, #8]
 801b8f2:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 801b8f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d03a      	beq.n	801b970 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801b8fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8fc:	613b      	str	r3, [r7, #16]
 801b8fe:	2300      	movs	r3, #0
 801b900:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b904:	3302      	adds	r3, #2
 801b906:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 801b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b90a:	60fb      	str	r3, [r7, #12]
 801b90c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b90e:	3301      	adds	r3, #1
 801b910:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801b912:	687b      	ldr	r3, [r7, #4]
 801b914:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801b916:	4618      	mov	r0, r3
 801b918:	f7fd fb4f 	bl	8018fba <get_fat>
 801b91c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801b91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b920:	2b01      	cmp	r3, #1
 801b922:	d804      	bhi.n	801b92e <f_lseek+0xa2>
 801b924:	687b      	ldr	r3, [r7, #4]
 801b926:	2202      	movs	r2, #2
 801b928:	755a      	strb	r2, [r3, #21]
 801b92a:	2302      	movs	r3, #2
 801b92c:	e1b3      	b.n	801bc96 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801b92e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b930:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b934:	d104      	bne.n	801b940 <f_lseek+0xb4>
 801b936:	687b      	ldr	r3, [r7, #4]
 801b938:	2201      	movs	r2, #1
 801b93a:	755a      	strb	r2, [r3, #21]
 801b93c:	2301      	movs	r3, #1
 801b93e:	e1aa      	b.n	801bc96 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801b940:	68fb      	ldr	r3, [r7, #12]
 801b942:	3301      	adds	r3, #1
 801b944:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b946:	429a      	cmp	r2, r3
 801b948:	d0de      	beq.n	801b908 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801b94a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b94c:	697b      	ldr	r3, [r7, #20]
 801b94e:	429a      	cmp	r2, r3
 801b950:	d809      	bhi.n	801b966 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801b952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b954:	1d1a      	adds	r2, r3, #4
 801b956:	627a      	str	r2, [r7, #36]	; 0x24
 801b958:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b95a:	601a      	str	r2, [r3, #0]
 801b95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b95e:	1d1a      	adds	r2, r3, #4
 801b960:	627a      	str	r2, [r7, #36]	; 0x24
 801b962:	693a      	ldr	r2, [r7, #16]
 801b964:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801b966:	68bb      	ldr	r3, [r7, #8]
 801b968:	699b      	ldr	r3, [r3, #24]
 801b96a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b96c:	429a      	cmp	r2, r3
 801b96e:	d3c4      	bcc.n	801b8fa <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801b970:	687b      	ldr	r3, [r7, #4]
 801b972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b974:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b976:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801b978:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b97a:	697b      	ldr	r3, [r7, #20]
 801b97c:	429a      	cmp	r2, r3
 801b97e:	d803      	bhi.n	801b988 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801b980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b982:	2200      	movs	r2, #0
 801b984:	601a      	str	r2, [r3, #0]
 801b986:	e184      	b.n	801bc92 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801b988:	2311      	movs	r3, #17
 801b98a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801b98e:	e180      	b.n	801bc92 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801b990:	687b      	ldr	r3, [r7, #4]
 801b992:	68db      	ldr	r3, [r3, #12]
 801b994:	683a      	ldr	r2, [r7, #0]
 801b996:	429a      	cmp	r2, r3
 801b998:	d902      	bls.n	801b9a0 <f_lseek+0x114>
 801b99a:	687b      	ldr	r3, [r7, #4]
 801b99c:	68db      	ldr	r3, [r3, #12]
 801b99e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801b9a0:	687b      	ldr	r3, [r7, #4]
 801b9a2:	683a      	ldr	r2, [r7, #0]
 801b9a4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801b9a6:	683b      	ldr	r3, [r7, #0]
 801b9a8:	2b00      	cmp	r3, #0
 801b9aa:	f000 8172 	beq.w	801bc92 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 801b9ae:	683b      	ldr	r3, [r7, #0]
 801b9b0:	3b01      	subs	r3, #1
 801b9b2:	4619      	mov	r1, r3
 801b9b4:	6878      	ldr	r0, [r7, #4]
 801b9b6:	f7fd fd91 	bl	80194dc <clmt_clust>
 801b9ba:	4602      	mov	r2, r0
 801b9bc:	687b      	ldr	r3, [r7, #4]
 801b9be:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801b9c0:	68ba      	ldr	r2, [r7, #8]
 801b9c2:	687b      	ldr	r3, [r7, #4]
 801b9c4:	69db      	ldr	r3, [r3, #28]
 801b9c6:	4619      	mov	r1, r3
 801b9c8:	4610      	mov	r0, r2
 801b9ca:	f7fd fad7 	bl	8018f7c <clust2sect>
 801b9ce:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801b9d0:	69bb      	ldr	r3, [r7, #24]
 801b9d2:	2b00      	cmp	r3, #0
 801b9d4:	d104      	bne.n	801b9e0 <f_lseek+0x154>
 801b9d6:	687b      	ldr	r3, [r7, #4]
 801b9d8:	2202      	movs	r2, #2
 801b9da:	755a      	strb	r2, [r3, #21]
 801b9dc:	2302      	movs	r3, #2
 801b9de:	e15a      	b.n	801bc96 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801b9e0:	683b      	ldr	r3, [r7, #0]
 801b9e2:	3b01      	subs	r3, #1
 801b9e4:	0a5b      	lsrs	r3, r3, #9
 801b9e6:	68ba      	ldr	r2, [r7, #8]
 801b9e8:	8952      	ldrh	r2, [r2, #10]
 801b9ea:	3a01      	subs	r2, #1
 801b9ec:	4013      	ands	r3, r2
 801b9ee:	69ba      	ldr	r2, [r7, #24]
 801b9f0:	4413      	add	r3, r2
 801b9f2:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801b9f4:	687b      	ldr	r3, [r7, #4]
 801b9f6:	699b      	ldr	r3, [r3, #24]
 801b9f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b9fc:	2b00      	cmp	r3, #0
 801b9fe:	f000 8148 	beq.w	801bc92 <f_lseek+0x406>
 801ba02:	687b      	ldr	r3, [r7, #4]
 801ba04:	6a1b      	ldr	r3, [r3, #32]
 801ba06:	69ba      	ldr	r2, [r7, #24]
 801ba08:	429a      	cmp	r2, r3
 801ba0a:	f000 8142 	beq.w	801bc92 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	7d1b      	ldrb	r3, [r3, #20]
 801ba12:	b25b      	sxtb	r3, r3
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	da18      	bge.n	801ba4a <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801ba18:	68bb      	ldr	r3, [r7, #8]
 801ba1a:	7858      	ldrb	r0, [r3, #1]
 801ba1c:	687b      	ldr	r3, [r7, #4]
 801ba1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	6a1a      	ldr	r2, [r3, #32]
 801ba26:	2301      	movs	r3, #1
 801ba28:	f7fc ff16 	bl	8018858 <disk_write>
 801ba2c:	4603      	mov	r3, r0
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	d004      	beq.n	801ba3c <f_lseek+0x1b0>
 801ba32:	687b      	ldr	r3, [r7, #4]
 801ba34:	2201      	movs	r2, #1
 801ba36:	755a      	strb	r2, [r3, #21]
 801ba38:	2301      	movs	r3, #1
 801ba3a:	e12c      	b.n	801bc96 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 801ba3c:	687b      	ldr	r3, [r7, #4]
 801ba3e:	7d1b      	ldrb	r3, [r3, #20]
 801ba40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ba44:	b2da      	uxtb	r2, r3
 801ba46:	687b      	ldr	r3, [r7, #4]
 801ba48:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801ba4a:	68bb      	ldr	r3, [r7, #8]
 801ba4c:	7858      	ldrb	r0, [r3, #1]
 801ba4e:	687b      	ldr	r3, [r7, #4]
 801ba50:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801ba54:	2301      	movs	r3, #1
 801ba56:	69ba      	ldr	r2, [r7, #24]
 801ba58:	f7fc fede 	bl	8018818 <disk_read>
 801ba5c:	4603      	mov	r3, r0
 801ba5e:	2b00      	cmp	r3, #0
 801ba60:	d004      	beq.n	801ba6c <f_lseek+0x1e0>
 801ba62:	687b      	ldr	r3, [r7, #4]
 801ba64:	2201      	movs	r2, #1
 801ba66:	755a      	strb	r2, [r3, #21]
 801ba68:	2301      	movs	r3, #1
 801ba6a:	e114      	b.n	801bc96 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 801ba6c:	687b      	ldr	r3, [r7, #4]
 801ba6e:	69ba      	ldr	r2, [r7, #24]
 801ba70:	621a      	str	r2, [r3, #32]
 801ba72:	e10e      	b.n	801bc92 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801ba74:	687b      	ldr	r3, [r7, #4]
 801ba76:	68db      	ldr	r3, [r3, #12]
 801ba78:	683a      	ldr	r2, [r7, #0]
 801ba7a:	429a      	cmp	r2, r3
 801ba7c:	d908      	bls.n	801ba90 <f_lseek+0x204>
 801ba7e:	687b      	ldr	r3, [r7, #4]
 801ba80:	7d1b      	ldrb	r3, [r3, #20]
 801ba82:	f003 0302 	and.w	r3, r3, #2
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d102      	bne.n	801ba90 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 801ba8a:	687b      	ldr	r3, [r7, #4]
 801ba8c:	68db      	ldr	r3, [r3, #12]
 801ba8e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801ba90:	687b      	ldr	r3, [r7, #4]
 801ba92:	699b      	ldr	r3, [r3, #24]
 801ba94:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 801ba96:	2300      	movs	r3, #0
 801ba98:	637b      	str	r3, [r7, #52]	; 0x34
 801ba9a:	687b      	ldr	r3, [r7, #4]
 801ba9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801ba9e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801baa0:	683b      	ldr	r3, [r7, #0]
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	f000 80a7 	beq.w	801bbf6 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801baa8:	68bb      	ldr	r3, [r7, #8]
 801baaa:	895b      	ldrh	r3, [r3, #10]
 801baac:	025b      	lsls	r3, r3, #9
 801baae:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801bab0:	6a3b      	ldr	r3, [r7, #32]
 801bab2:	2b00      	cmp	r3, #0
 801bab4:	d01b      	beq.n	801baee <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801bab6:	683b      	ldr	r3, [r7, #0]
 801bab8:	1e5a      	subs	r2, r3, #1
 801baba:	69fb      	ldr	r3, [r7, #28]
 801babc:	fbb2 f2f3 	udiv	r2, r2, r3
 801bac0:	6a3b      	ldr	r3, [r7, #32]
 801bac2:	1e59      	subs	r1, r3, #1
 801bac4:	69fb      	ldr	r3, [r7, #28]
 801bac6:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801baca:	429a      	cmp	r2, r3
 801bacc:	d30f      	bcc.n	801baee <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801bace:	6a3b      	ldr	r3, [r7, #32]
 801bad0:	1e5a      	subs	r2, r3, #1
 801bad2:	69fb      	ldr	r3, [r7, #28]
 801bad4:	425b      	negs	r3, r3
 801bad6:	401a      	ands	r2, r3
 801bad8:	687b      	ldr	r3, [r7, #4]
 801bada:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801badc:	687b      	ldr	r3, [r7, #4]
 801bade:	699b      	ldr	r3, [r3, #24]
 801bae0:	683a      	ldr	r2, [r7, #0]
 801bae2:	1ad3      	subs	r3, r2, r3
 801bae4:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801bae6:	687b      	ldr	r3, [r7, #4]
 801bae8:	69db      	ldr	r3, [r3, #28]
 801baea:	63bb      	str	r3, [r7, #56]	; 0x38
 801baec:	e022      	b.n	801bb34 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801baee:	687b      	ldr	r3, [r7, #4]
 801baf0:	689b      	ldr	r3, [r3, #8]
 801baf2:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801baf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801baf6:	2b00      	cmp	r3, #0
 801baf8:	d119      	bne.n	801bb2e <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 801bafa:	687b      	ldr	r3, [r7, #4]
 801bafc:	2100      	movs	r1, #0
 801bafe:	4618      	mov	r0, r3
 801bb00:	f7fd fc54 	bl	80193ac <create_chain>
 801bb04:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801bb06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb08:	2b01      	cmp	r3, #1
 801bb0a:	d104      	bne.n	801bb16 <f_lseek+0x28a>
 801bb0c:	687b      	ldr	r3, [r7, #4]
 801bb0e:	2202      	movs	r2, #2
 801bb10:	755a      	strb	r2, [r3, #21]
 801bb12:	2302      	movs	r3, #2
 801bb14:	e0bf      	b.n	801bc96 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801bb16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bb1c:	d104      	bne.n	801bb28 <f_lseek+0x29c>
 801bb1e:	687b      	ldr	r3, [r7, #4]
 801bb20:	2201      	movs	r2, #1
 801bb22:	755a      	strb	r2, [r3, #21]
 801bb24:	2301      	movs	r3, #1
 801bb26:	e0b6      	b.n	801bc96 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 801bb28:	687b      	ldr	r3, [r7, #4]
 801bb2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb2c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801bb2e:	687b      	ldr	r3, [r7, #4]
 801bb30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb32:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801bb34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d05d      	beq.n	801bbf6 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 801bb3a:	e03a      	b.n	801bbb2 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 801bb3c:	683a      	ldr	r2, [r7, #0]
 801bb3e:	69fb      	ldr	r3, [r7, #28]
 801bb40:	1ad3      	subs	r3, r2, r3
 801bb42:	603b      	str	r3, [r7, #0]
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	699a      	ldr	r2, [r3, #24]
 801bb48:	69fb      	ldr	r3, [r7, #28]
 801bb4a:	441a      	add	r2, r3
 801bb4c:	687b      	ldr	r3, [r7, #4]
 801bb4e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801bb50:	687b      	ldr	r3, [r7, #4]
 801bb52:	7d1b      	ldrb	r3, [r3, #20]
 801bb54:	f003 0302 	and.w	r3, r3, #2
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	d00b      	beq.n	801bb74 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801bb5c:	687b      	ldr	r3, [r7, #4]
 801bb5e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801bb60:	4618      	mov	r0, r3
 801bb62:	f7fd fc23 	bl	80193ac <create_chain>
 801bb66:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801bb68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb6a:	2b00      	cmp	r3, #0
 801bb6c:	d108      	bne.n	801bb80 <f_lseek+0x2f4>
							ofs = 0; break;
 801bb6e:	2300      	movs	r3, #0
 801bb70:	603b      	str	r3, [r7, #0]
 801bb72:	e022      	b.n	801bbba <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801bb74:	687b      	ldr	r3, [r7, #4]
 801bb76:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801bb78:	4618      	mov	r0, r3
 801bb7a:	f7fd fa1e 	bl	8018fba <get_fat>
 801bb7e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801bb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb82:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bb86:	d104      	bne.n	801bb92 <f_lseek+0x306>
 801bb88:	687b      	ldr	r3, [r7, #4]
 801bb8a:	2201      	movs	r2, #1
 801bb8c:	755a      	strb	r2, [r3, #21]
 801bb8e:	2301      	movs	r3, #1
 801bb90:	e081      	b.n	801bc96 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801bb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb94:	2b01      	cmp	r3, #1
 801bb96:	d904      	bls.n	801bba2 <f_lseek+0x316>
 801bb98:	68bb      	ldr	r3, [r7, #8]
 801bb9a:	699b      	ldr	r3, [r3, #24]
 801bb9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb9e:	429a      	cmp	r2, r3
 801bba0:	d304      	bcc.n	801bbac <f_lseek+0x320>
 801bba2:	687b      	ldr	r3, [r7, #4]
 801bba4:	2202      	movs	r2, #2
 801bba6:	755a      	strb	r2, [r3, #21]
 801bba8:	2302      	movs	r3, #2
 801bbaa:	e074      	b.n	801bc96 <f_lseek+0x40a>
					fp->clust = clst;
 801bbac:	687b      	ldr	r3, [r7, #4]
 801bbae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bbb0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801bbb2:	683a      	ldr	r2, [r7, #0]
 801bbb4:	69fb      	ldr	r3, [r7, #28]
 801bbb6:	429a      	cmp	r2, r3
 801bbb8:	d8c0      	bhi.n	801bb3c <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 801bbba:	687b      	ldr	r3, [r7, #4]
 801bbbc:	699a      	ldr	r2, [r3, #24]
 801bbbe:	683b      	ldr	r3, [r7, #0]
 801bbc0:	441a      	add	r2, r3
 801bbc2:	687b      	ldr	r3, [r7, #4]
 801bbc4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801bbc6:	683b      	ldr	r3, [r7, #0]
 801bbc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801bbcc:	2b00      	cmp	r3, #0
 801bbce:	d012      	beq.n	801bbf6 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801bbd0:	68bb      	ldr	r3, [r7, #8]
 801bbd2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801bbd4:	4618      	mov	r0, r3
 801bbd6:	f7fd f9d1 	bl	8018f7c <clust2sect>
 801bbda:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801bbdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bbde:	2b00      	cmp	r3, #0
 801bbe0:	d104      	bne.n	801bbec <f_lseek+0x360>
 801bbe2:	687b      	ldr	r3, [r7, #4]
 801bbe4:	2202      	movs	r2, #2
 801bbe6:	755a      	strb	r2, [r3, #21]
 801bbe8:	2302      	movs	r3, #2
 801bbea:	e054      	b.n	801bc96 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 801bbec:	683b      	ldr	r3, [r7, #0]
 801bbee:	0a5b      	lsrs	r3, r3, #9
 801bbf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bbf2:	4413      	add	r3, r2
 801bbf4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801bbf6:	687b      	ldr	r3, [r7, #4]
 801bbf8:	699a      	ldr	r2, [r3, #24]
 801bbfa:	687b      	ldr	r3, [r7, #4]
 801bbfc:	68db      	ldr	r3, [r3, #12]
 801bbfe:	429a      	cmp	r2, r3
 801bc00:	d90a      	bls.n	801bc18 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 801bc02:	687b      	ldr	r3, [r7, #4]
 801bc04:	699a      	ldr	r2, [r3, #24]
 801bc06:	687b      	ldr	r3, [r7, #4]
 801bc08:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801bc0a:	687b      	ldr	r3, [r7, #4]
 801bc0c:	7d1b      	ldrb	r3, [r3, #20]
 801bc0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bc12:	b2da      	uxtb	r2, r3
 801bc14:	687b      	ldr	r3, [r7, #4]
 801bc16:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801bc18:	687b      	ldr	r3, [r7, #4]
 801bc1a:	699b      	ldr	r3, [r3, #24]
 801bc1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801bc20:	2b00      	cmp	r3, #0
 801bc22:	d036      	beq.n	801bc92 <f_lseek+0x406>
 801bc24:	687b      	ldr	r3, [r7, #4]
 801bc26:	6a1b      	ldr	r3, [r3, #32]
 801bc28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc2a:	429a      	cmp	r2, r3
 801bc2c:	d031      	beq.n	801bc92 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801bc2e:	687b      	ldr	r3, [r7, #4]
 801bc30:	7d1b      	ldrb	r3, [r3, #20]
 801bc32:	b25b      	sxtb	r3, r3
 801bc34:	2b00      	cmp	r3, #0
 801bc36:	da18      	bge.n	801bc6a <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801bc38:	68bb      	ldr	r3, [r7, #8]
 801bc3a:	7858      	ldrb	r0, [r3, #1]
 801bc3c:	687b      	ldr	r3, [r7, #4]
 801bc3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801bc42:	687b      	ldr	r3, [r7, #4]
 801bc44:	6a1a      	ldr	r2, [r3, #32]
 801bc46:	2301      	movs	r3, #1
 801bc48:	f7fc fe06 	bl	8018858 <disk_write>
 801bc4c:	4603      	mov	r3, r0
 801bc4e:	2b00      	cmp	r3, #0
 801bc50:	d004      	beq.n	801bc5c <f_lseek+0x3d0>
 801bc52:	687b      	ldr	r3, [r7, #4]
 801bc54:	2201      	movs	r2, #1
 801bc56:	755a      	strb	r2, [r3, #21]
 801bc58:	2301      	movs	r3, #1
 801bc5a:	e01c      	b.n	801bc96 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801bc5c:	687b      	ldr	r3, [r7, #4]
 801bc5e:	7d1b      	ldrb	r3, [r3, #20]
 801bc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801bc64:	b2da      	uxtb	r2, r3
 801bc66:	687b      	ldr	r3, [r7, #4]
 801bc68:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801bc6a:	68bb      	ldr	r3, [r7, #8]
 801bc6c:	7858      	ldrb	r0, [r3, #1]
 801bc6e:	687b      	ldr	r3, [r7, #4]
 801bc70:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801bc74:	2301      	movs	r3, #1
 801bc76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc78:	f7fc fdce 	bl	8018818 <disk_read>
 801bc7c:	4603      	mov	r3, r0
 801bc7e:	2b00      	cmp	r3, #0
 801bc80:	d004      	beq.n	801bc8c <f_lseek+0x400>
 801bc82:	687b      	ldr	r3, [r7, #4]
 801bc84:	2201      	movs	r2, #1
 801bc86:	755a      	strb	r2, [r3, #21]
 801bc88:	2301      	movs	r3, #1
 801bc8a:	e004      	b.n	801bc96 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801bc8c:	687b      	ldr	r3, [r7, #4]
 801bc8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc90:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801bc92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801bc96:	4618      	mov	r0, r3
 801bc98:	3740      	adds	r7, #64	; 0x40
 801bc9a:	46bd      	mov	sp, r7
 801bc9c:	bd80      	pop	{r7, pc}

0801bc9e <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 801bc9e:	b580      	push	{r7, lr}
 801bca0:	b086      	sub	sp, #24
 801bca2:	af00      	add	r7, sp, #0
 801bca4:	6078      	str	r0, [r7, #4]
 801bca6:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 801bca8:	687b      	ldr	r3, [r7, #4]
 801bcaa:	2b00      	cmp	r3, #0
 801bcac:	d101      	bne.n	801bcb2 <f_opendir+0x14>
 801bcae:	2309      	movs	r3, #9
 801bcb0:	e074      	b.n	801bd9c <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 801bcb2:	687b      	ldr	r3, [r7, #4]
 801bcb4:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801bcb6:	f107 0108 	add.w	r1, r7, #8
 801bcba:	463b      	mov	r3, r7
 801bcbc:	2200      	movs	r2, #0
 801bcbe:	4618      	mov	r0, r3
 801bcc0:	f7fe fdf2 	bl	801a8a8 <find_volume>
 801bcc4:	4603      	mov	r3, r0
 801bcc6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801bcc8:	7dfb      	ldrb	r3, [r7, #23]
 801bcca:	2b00      	cmp	r3, #0
 801bccc:	d15f      	bne.n	801bd8e <f_opendir+0xf0>
		obj->fs = fs;
 801bcce:	68ba      	ldr	r2, [r7, #8]
 801bcd0:	693b      	ldr	r3, [r7, #16]
 801bcd2:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 801bcd4:	f44f 7000 	mov.w	r0, #512	; 0x200
 801bcd8:	f000 fc7d 	bl	801c5d6 <ff_memalloc>
 801bcdc:	60f8      	str	r0, [r7, #12]
 801bcde:	68fb      	ldr	r3, [r7, #12]
 801bce0:	2b00      	cmp	r3, #0
 801bce2:	d101      	bne.n	801bce8 <f_opendir+0x4a>
 801bce4:	2311      	movs	r3, #17
 801bce6:	e059      	b.n	801bd9c <f_opendir+0xfe>
 801bce8:	68bb      	ldr	r3, [r7, #8]
 801bcea:	68fa      	ldr	r2, [r7, #12]
 801bcec:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801bcee:	683b      	ldr	r3, [r7, #0]
 801bcf0:	4619      	mov	r1, r3
 801bcf2:	6878      	ldr	r0, [r7, #4]
 801bcf4:	f7fe fccc 	bl	801a690 <follow_path>
 801bcf8:	4603      	mov	r3, r0
 801bcfa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801bcfc:	7dfb      	ldrb	r3, [r7, #23]
 801bcfe:	2b00      	cmp	r3, #0
 801bd00:	d13d      	bne.n	801bd7e <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801bd02:	687b      	ldr	r3, [r7, #4]
 801bd04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801bd08:	b25b      	sxtb	r3, r3
 801bd0a:	2b00      	cmp	r3, #0
 801bd0c:	db12      	blt.n	801bd34 <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 801bd0e:	693b      	ldr	r3, [r7, #16]
 801bd10:	799b      	ldrb	r3, [r3, #6]
 801bd12:	f003 0310 	and.w	r3, r3, #16
 801bd16:	2b00      	cmp	r3, #0
 801bd18:	d00a      	beq.n	801bd30 <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801bd1a:	68ba      	ldr	r2, [r7, #8]
 801bd1c:	687b      	ldr	r3, [r7, #4]
 801bd1e:	6a1b      	ldr	r3, [r3, #32]
 801bd20:	4619      	mov	r1, r3
 801bd22:	4610      	mov	r0, r2
 801bd24:	f7fd fd95 	bl	8019852 <ld_clust>
 801bd28:	4602      	mov	r2, r0
 801bd2a:	693b      	ldr	r3, [r7, #16]
 801bd2c:	609a      	str	r2, [r3, #8]
 801bd2e:	e001      	b.n	801bd34 <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 801bd30:	2305      	movs	r3, #5
 801bd32:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 801bd34:	7dfb      	ldrb	r3, [r7, #23]
 801bd36:	2b00      	cmp	r3, #0
 801bd38:	d121      	bne.n	801bd7e <f_opendir+0xe0>
				obj->id = fs->id;
 801bd3a:	68bb      	ldr	r3, [r7, #8]
 801bd3c:	88da      	ldrh	r2, [r3, #6]
 801bd3e:	693b      	ldr	r3, [r7, #16]
 801bd40:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 801bd42:	2100      	movs	r1, #0
 801bd44:	6878      	ldr	r0, [r7, #4]
 801bd46:	f7fd fbfd 	bl	8019544 <dir_sdi>
 801bd4a:	4603      	mov	r3, r0
 801bd4c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 801bd4e:	7dfb      	ldrb	r3, [r7, #23]
 801bd50:	2b00      	cmp	r3, #0
 801bd52:	d114      	bne.n	801bd7e <f_opendir+0xe0>
					if (obj->sclust) {
 801bd54:	693b      	ldr	r3, [r7, #16]
 801bd56:	689b      	ldr	r3, [r3, #8]
 801bd58:	2b00      	cmp	r3, #0
 801bd5a:	d00d      	beq.n	801bd78 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 801bd5c:	2100      	movs	r1, #0
 801bd5e:	6878      	ldr	r0, [r7, #4]
 801bd60:	f7fc ff3e 	bl	8018be0 <inc_lock>
 801bd64:	4602      	mov	r2, r0
 801bd66:	693b      	ldr	r3, [r7, #16]
 801bd68:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 801bd6a:	693b      	ldr	r3, [r7, #16]
 801bd6c:	691b      	ldr	r3, [r3, #16]
 801bd6e:	2b00      	cmp	r3, #0
 801bd70:	d105      	bne.n	801bd7e <f_opendir+0xe0>
 801bd72:	2312      	movs	r3, #18
 801bd74:	75fb      	strb	r3, [r7, #23]
 801bd76:	e002      	b.n	801bd7e <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 801bd78:	693b      	ldr	r3, [r7, #16]
 801bd7a:	2200      	movs	r2, #0
 801bd7c:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 801bd7e:	68f8      	ldr	r0, [r7, #12]
 801bd80:	f000 fc35 	bl	801c5ee <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801bd84:	7dfb      	ldrb	r3, [r7, #23]
 801bd86:	2b04      	cmp	r3, #4
 801bd88:	d101      	bne.n	801bd8e <f_opendir+0xf0>
 801bd8a:	2305      	movs	r3, #5
 801bd8c:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 801bd8e:	7dfb      	ldrb	r3, [r7, #23]
 801bd90:	2b00      	cmp	r3, #0
 801bd92:	d002      	beq.n	801bd9a <f_opendir+0xfc>
 801bd94:	693b      	ldr	r3, [r7, #16]
 801bd96:	2200      	movs	r2, #0
 801bd98:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801bd9a:	7dfb      	ldrb	r3, [r7, #23]
}
 801bd9c:	4618      	mov	r0, r3
 801bd9e:	3718      	adds	r7, #24
 801bda0:	46bd      	mov	sp, r7
 801bda2:	bd80      	pop	{r7, pc}

0801bda4 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 801bda4:	b580      	push	{r7, lr}
 801bda6:	b084      	sub	sp, #16
 801bda8:	af00      	add	r7, sp, #0
 801bdaa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801bdac:	687b      	ldr	r3, [r7, #4]
 801bdae:	f107 0208 	add.w	r2, r7, #8
 801bdb2:	4611      	mov	r1, r2
 801bdb4:	4618      	mov	r0, r3
 801bdb6:	f7fe ffc3 	bl	801ad40 <validate>
 801bdba:	4603      	mov	r3, r0
 801bdbc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801bdbe:	7bfb      	ldrb	r3, [r7, #15]
 801bdc0:	2b00      	cmp	r3, #0
 801bdc2:	d110      	bne.n	801bde6 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 801bdc4:	687b      	ldr	r3, [r7, #4]
 801bdc6:	691b      	ldr	r3, [r3, #16]
 801bdc8:	2b00      	cmp	r3, #0
 801bdca:	d006      	beq.n	801bdda <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 801bdcc:	687b      	ldr	r3, [r7, #4]
 801bdce:	691b      	ldr	r3, [r3, #16]
 801bdd0:	4618      	mov	r0, r3
 801bdd2:	f7fc ff93 	bl	8018cfc <dec_lock>
 801bdd6:	4603      	mov	r3, r0
 801bdd8:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801bdda:	7bfb      	ldrb	r3, [r7, #15]
 801bddc:	2b00      	cmp	r3, #0
 801bdde:	d102      	bne.n	801bde6 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 801bde0:	687b      	ldr	r3, [r7, #4]
 801bde2:	2200      	movs	r2, #0
 801bde4:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 801bde6:	7bfb      	ldrb	r3, [r7, #15]
}
 801bde8:	4618      	mov	r0, r3
 801bdea:	3710      	adds	r7, #16
 801bdec:	46bd      	mov	sp, r7
 801bdee:	bd80      	pop	{r7, pc}

0801bdf0 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 801bdf0:	b580      	push	{r7, lr}
 801bdf2:	b086      	sub	sp, #24
 801bdf4:	af00      	add	r7, sp, #0
 801bdf6:	6078      	str	r0, [r7, #4]
 801bdf8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 801bdfa:	687b      	ldr	r3, [r7, #4]
 801bdfc:	f107 020c 	add.w	r2, r7, #12
 801be00:	4611      	mov	r1, r2
 801be02:	4618      	mov	r0, r3
 801be04:	f7fe ff9c 	bl	801ad40 <validate>
 801be08:	4603      	mov	r3, r0
 801be0a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801be0c:	7dfb      	ldrb	r3, [r7, #23]
 801be0e:	2b00      	cmp	r3, #0
 801be10:	d136      	bne.n	801be80 <f_readdir+0x90>
		if (!fno) {
 801be12:	683b      	ldr	r3, [r7, #0]
 801be14:	2b00      	cmp	r3, #0
 801be16:	d106      	bne.n	801be26 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 801be18:	2100      	movs	r1, #0
 801be1a:	6878      	ldr	r0, [r7, #4]
 801be1c:	f7fd fb92 	bl	8019544 <dir_sdi>
 801be20:	4603      	mov	r3, r0
 801be22:	75fb      	strb	r3, [r7, #23]
 801be24:	e02c      	b.n	801be80 <f_readdir+0x90>
		} else {
			INIT_NAMBUF(fs);
 801be26:	f44f 7000 	mov.w	r0, #512	; 0x200
 801be2a:	f000 fbd4 	bl	801c5d6 <ff_memalloc>
 801be2e:	6138      	str	r0, [r7, #16]
 801be30:	693b      	ldr	r3, [r7, #16]
 801be32:	2b00      	cmp	r3, #0
 801be34:	d101      	bne.n	801be3a <f_readdir+0x4a>
 801be36:	2311      	movs	r3, #17
 801be38:	e023      	b.n	801be82 <f_readdir+0x92>
 801be3a:	68fb      	ldr	r3, [r7, #12]
 801be3c:	693a      	ldr	r2, [r7, #16]
 801be3e:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 801be40:	2100      	movs	r1, #0
 801be42:	6878      	ldr	r0, [r7, #4]
 801be44:	f7fd ff2f 	bl	8019ca6 <dir_read>
 801be48:	4603      	mov	r3, r0
 801be4a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 801be4c:	7dfb      	ldrb	r3, [r7, #23]
 801be4e:	2b04      	cmp	r3, #4
 801be50:	d101      	bne.n	801be56 <f_readdir+0x66>
 801be52:	2300      	movs	r3, #0
 801be54:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 801be56:	7dfb      	ldrb	r3, [r7, #23]
 801be58:	2b00      	cmp	r3, #0
 801be5a:	d10e      	bne.n	801be7a <f_readdir+0x8a>
				get_fileinfo(dp, fno);		/* Get the object information */
 801be5c:	6839      	ldr	r1, [r7, #0]
 801be5e:	6878      	ldr	r0, [r7, #4]
 801be60:	f7fe f980 	bl	801a164 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 801be64:	2100      	movs	r1, #0
 801be66:	6878      	ldr	r0, [r7, #4]
 801be68:	f7fd fbe7 	bl	801963a <dir_next>
 801be6c:	4603      	mov	r3, r0
 801be6e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 801be70:	7dfb      	ldrb	r3, [r7, #23]
 801be72:	2b04      	cmp	r3, #4
 801be74:	d101      	bne.n	801be7a <f_readdir+0x8a>
 801be76:	2300      	movs	r3, #0
 801be78:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 801be7a:	6938      	ldr	r0, [r7, #16]
 801be7c:	f000 fbb7 	bl	801c5ee <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 801be80:	7dfb      	ldrb	r3, [r7, #23]
}
 801be82:	4618      	mov	r0, r3
 801be84:	3718      	adds	r7, #24
 801be86:	46bd      	mov	sp, r7
 801be88:	bd80      	pop	{r7, pc}

0801be8a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 801be8a:	b580      	push	{r7, lr}
 801be8c:	b092      	sub	sp, #72	; 0x48
 801be8e:	af00      	add	r7, sp, #0
 801be90:	60f8      	str	r0, [r7, #12]
 801be92:	60b9      	str	r1, [r7, #8]
 801be94:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801be96:	f107 0128 	add.w	r1, r7, #40	; 0x28
 801be9a:	f107 030c 	add.w	r3, r7, #12
 801be9e:	2200      	movs	r2, #0
 801bea0:	4618      	mov	r0, r3
 801bea2:	f7fe fd01 	bl	801a8a8 <find_volume>
 801bea6:	4603      	mov	r3, r0
 801bea8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 801beac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801beb0:	2b00      	cmp	r3, #0
 801beb2:	f040 8099 	bne.w	801bfe8 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 801beb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801beb8:	687b      	ldr	r3, [r7, #4]
 801beba:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 801bebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bebe:	695a      	ldr	r2, [r3, #20]
 801bec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bec2:	699b      	ldr	r3, [r3, #24]
 801bec4:	3b02      	subs	r3, #2
 801bec6:	429a      	cmp	r2, r3
 801bec8:	d804      	bhi.n	801bed4 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 801beca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801becc:	695a      	ldr	r2, [r3, #20]
 801bece:	68bb      	ldr	r3, [r7, #8]
 801bed0:	601a      	str	r2, [r3, #0]
 801bed2:	e089      	b.n	801bfe8 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 801bed4:	2300      	movs	r3, #0
 801bed6:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 801bed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801beda:	781b      	ldrb	r3, [r3, #0]
 801bedc:	2b01      	cmp	r3, #1
 801bede:	d128      	bne.n	801bf32 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801bee0:	2302      	movs	r3, #2
 801bee2:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bee6:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 801bee8:	f107 0314 	add.w	r3, r7, #20
 801beec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801beee:	4618      	mov	r0, r3
 801bef0:	f7fd f863 	bl	8018fba <get_fat>
 801bef4:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 801bef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801befc:	d103      	bne.n	801bf06 <f_getfree+0x7c>
 801befe:	2301      	movs	r3, #1
 801bf00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801bf04:	e063      	b.n	801bfce <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 801bf06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bf08:	2b01      	cmp	r3, #1
 801bf0a:	d103      	bne.n	801bf14 <f_getfree+0x8a>
 801bf0c:	2302      	movs	r3, #2
 801bf0e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801bf12:	e05c      	b.n	801bfce <f_getfree+0x144>
					if (stat == 0) nfree++;
 801bf14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bf16:	2b00      	cmp	r3, #0
 801bf18:	d102      	bne.n	801bf20 <f_getfree+0x96>
 801bf1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bf1c:	3301      	adds	r3, #1
 801bf1e:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 801bf20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bf22:	3301      	adds	r3, #1
 801bf24:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bf26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf28:	699b      	ldr	r3, [r3, #24]
 801bf2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801bf2c:	429a      	cmp	r2, r3
 801bf2e:	d3db      	bcc.n	801bee8 <f_getfree+0x5e>
 801bf30:	e04d      	b.n	801bfce <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 801bf32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf34:	699b      	ldr	r3, [r3, #24]
 801bf36:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bf38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bf3c:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 801bf3e:	2300      	movs	r3, #0
 801bf40:	637b      	str	r3, [r7, #52]	; 0x34
 801bf42:	2300      	movs	r3, #0
 801bf44:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 801bf46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf48:	2b00      	cmp	r3, #0
 801bf4a:	d113      	bne.n	801bf74 <f_getfree+0xea>
							res = move_window(fs, sect++);
 801bf4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bf4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bf50:	1c5a      	adds	r2, r3, #1
 801bf52:	63ba      	str	r2, [r7, #56]	; 0x38
 801bf54:	4619      	mov	r1, r3
 801bf56:	f7fc ff75 	bl	8018e44 <move_window>
 801bf5a:	4603      	mov	r3, r0
 801bf5c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 801bf60:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801bf64:	2b00      	cmp	r3, #0
 801bf66:	d131      	bne.n	801bfcc <f_getfree+0x142>
							p = fs->win;
 801bf68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf6a:	3334      	adds	r3, #52	; 0x34
 801bf6c:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 801bf6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801bf72:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 801bf74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf76:	781b      	ldrb	r3, [r3, #0]
 801bf78:	2b02      	cmp	r3, #2
 801bf7a:	d10f      	bne.n	801bf9c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 801bf7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bf7e:	f7fc fcb1 	bl	80188e4 <ld_word>
 801bf82:	4603      	mov	r3, r0
 801bf84:	2b00      	cmp	r3, #0
 801bf86:	d102      	bne.n	801bf8e <f_getfree+0x104>
 801bf88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bf8a:	3301      	adds	r3, #1
 801bf8c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 801bf8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf90:	3302      	adds	r3, #2
 801bf92:	633b      	str	r3, [r7, #48]	; 0x30
 801bf94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf96:	3b02      	subs	r3, #2
 801bf98:	637b      	str	r3, [r7, #52]	; 0x34
 801bf9a:	e010      	b.n	801bfbe <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 801bf9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bf9e:	f7fc fcb9 	bl	8018914 <ld_dword>
 801bfa2:	4603      	mov	r3, r0
 801bfa4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801bfa8:	2b00      	cmp	r3, #0
 801bfaa:	d102      	bne.n	801bfb2 <f_getfree+0x128>
 801bfac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bfae:	3301      	adds	r3, #1
 801bfb0:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 801bfb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bfb4:	3304      	adds	r3, #4
 801bfb6:	633b      	str	r3, [r7, #48]	; 0x30
 801bfb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bfba:	3b04      	subs	r3, #4
 801bfbc:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 801bfbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bfc0:	3b01      	subs	r3, #1
 801bfc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bfc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bfc6:	2b00      	cmp	r3, #0
 801bfc8:	d1bd      	bne.n	801bf46 <f_getfree+0xbc>
 801bfca:	e000      	b.n	801bfce <f_getfree+0x144>
							if (res != FR_OK) break;
 801bfcc:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 801bfce:	68bb      	ldr	r3, [r7, #8]
 801bfd0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801bfd2:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 801bfd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bfd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801bfd8:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 801bfda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bfdc:	791a      	ldrb	r2, [r3, #4]
 801bfde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bfe0:	f042 0201 	orr.w	r2, r2, #1
 801bfe4:	b2d2      	uxtb	r2, r2
 801bfe6:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 801bfe8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801bfec:	4618      	mov	r0, r3
 801bfee:	3748      	adds	r7, #72	; 0x48
 801bff0:	46bd      	mov	sp, r7
 801bff2:	bd80      	pop	{r7, pc}

0801bff4 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 801bff4:	b580      	push	{r7, lr}
 801bff6:	b084      	sub	sp, #16
 801bff8:	af00      	add	r7, sp, #0
 801bffa:	6078      	str	r0, [r7, #4]
 801bffc:	460b      	mov	r3, r1
 801bffe:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 801c000:	78fb      	ldrb	r3, [r7, #3]
 801c002:	2b0a      	cmp	r3, #10
 801c004:	d103      	bne.n	801c00e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801c006:	210d      	movs	r1, #13
 801c008:	6878      	ldr	r0, [r7, #4]
 801c00a:	f7ff fff3 	bl	801bff4 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801c00e:	687b      	ldr	r3, [r7, #4]
 801c010:	685b      	ldr	r3, [r3, #4]
 801c012:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 801c014:	68fb      	ldr	r3, [r7, #12]
 801c016:	2b00      	cmp	r3, #0
 801c018:	db25      	blt.n	801c066 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801c01a:	68fb      	ldr	r3, [r7, #12]
 801c01c:	1c5a      	adds	r2, r3, #1
 801c01e:	60fa      	str	r2, [r7, #12]
 801c020:	687a      	ldr	r2, [r7, #4]
 801c022:	4413      	add	r3, r2
 801c024:	78fa      	ldrb	r2, [r7, #3]
 801c026:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801c028:	68fb      	ldr	r3, [r7, #12]
 801c02a:	2b3c      	cmp	r3, #60	; 0x3c
 801c02c:	dd12      	ble.n	801c054 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801c02e:	687b      	ldr	r3, [r7, #4]
 801c030:	6818      	ldr	r0, [r3, #0]
 801c032:	687b      	ldr	r3, [r7, #4]
 801c034:	f103 010c 	add.w	r1, r3, #12
 801c038:	68fa      	ldr	r2, [r7, #12]
 801c03a:	f107 0308 	add.w	r3, r7, #8
 801c03e:	f7ff fa08 	bl	801b452 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 801c042:	68ba      	ldr	r2, [r7, #8]
 801c044:	68fb      	ldr	r3, [r7, #12]
 801c046:	429a      	cmp	r2, r3
 801c048:	d101      	bne.n	801c04e <putc_bfd+0x5a>
 801c04a:	2300      	movs	r3, #0
 801c04c:	e001      	b.n	801c052 <putc_bfd+0x5e>
 801c04e:	f04f 33ff 	mov.w	r3, #4294967295
 801c052:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801c054:	687b      	ldr	r3, [r7, #4]
 801c056:	68fa      	ldr	r2, [r7, #12]
 801c058:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801c05a:	687b      	ldr	r3, [r7, #4]
 801c05c:	689b      	ldr	r3, [r3, #8]
 801c05e:	1c5a      	adds	r2, r3, #1
 801c060:	687b      	ldr	r3, [r7, #4]
 801c062:	609a      	str	r2, [r3, #8]
 801c064:	e000      	b.n	801c068 <putc_bfd+0x74>
	if (i < 0) return;
 801c066:	bf00      	nop
}
 801c068:	3710      	adds	r7, #16
 801c06a:	46bd      	mov	sp, r7
 801c06c:	bd80      	pop	{r7, pc}

0801c06e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 801c06e:	b580      	push	{r7, lr}
 801c070:	b084      	sub	sp, #16
 801c072:	af00      	add	r7, sp, #0
 801c074:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801c076:	687b      	ldr	r3, [r7, #4]
 801c078:	685b      	ldr	r3, [r3, #4]
 801c07a:	2b00      	cmp	r3, #0
 801c07c:	db16      	blt.n	801c0ac <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 801c07e:	687b      	ldr	r3, [r7, #4]
 801c080:	6818      	ldr	r0, [r3, #0]
 801c082:	687b      	ldr	r3, [r7, #4]
 801c084:	f103 010c 	add.w	r1, r3, #12
 801c088:	687b      	ldr	r3, [r7, #4]
 801c08a:	685b      	ldr	r3, [r3, #4]
 801c08c:	461a      	mov	r2, r3
 801c08e:	f107 030c 	add.w	r3, r7, #12
 801c092:	f7ff f9de 	bl	801b452 <f_write>
 801c096:	4603      	mov	r3, r0
 801c098:	2b00      	cmp	r3, #0
 801c09a:	d107      	bne.n	801c0ac <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801c09c:	687b      	ldr	r3, [r7, #4]
 801c09e:	685b      	ldr	r3, [r3, #4]
 801c0a0:	68fa      	ldr	r2, [r7, #12]
 801c0a2:	4293      	cmp	r3, r2
 801c0a4:	d102      	bne.n	801c0ac <putc_flush+0x3e>
 801c0a6:	687b      	ldr	r3, [r7, #4]
 801c0a8:	689b      	ldr	r3, [r3, #8]
 801c0aa:	e001      	b.n	801c0b0 <putc_flush+0x42>
	return EOF;
 801c0ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c0b0:	4618      	mov	r0, r3
 801c0b2:	3710      	adds	r7, #16
 801c0b4:	46bd      	mov	sp, r7
 801c0b6:	bd80      	pop	{r7, pc}

0801c0b8 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 801c0b8:	b480      	push	{r7}
 801c0ba:	b083      	sub	sp, #12
 801c0bc:	af00      	add	r7, sp, #0
 801c0be:	6078      	str	r0, [r7, #4]
 801c0c0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801c0c2:	687b      	ldr	r3, [r7, #4]
 801c0c4:	683a      	ldr	r2, [r7, #0]
 801c0c6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 801c0c8:	687b      	ldr	r3, [r7, #4]
 801c0ca:	2200      	movs	r2, #0
 801c0cc:	605a      	str	r2, [r3, #4]
 801c0ce:	687b      	ldr	r3, [r7, #4]
 801c0d0:	685a      	ldr	r2, [r3, #4]
 801c0d2:	687b      	ldr	r3, [r7, #4]
 801c0d4:	609a      	str	r2, [r3, #8]
}
 801c0d6:	bf00      	nop
 801c0d8:	370c      	adds	r7, #12
 801c0da:	46bd      	mov	sp, r7
 801c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0e0:	4770      	bx	lr
	...

0801c0e4 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 801c0e4:	b40e      	push	{r1, r2, r3}
 801c0e6:	b580      	push	{r7, lr}
 801c0e8:	b0a7      	sub	sp, #156	; 0x9c
 801c0ea:	af00      	add	r7, sp, #0
 801c0ec:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 801c0ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c0f2:	6879      	ldr	r1, [r7, #4]
 801c0f4:	4618      	mov	r0, r3
 801c0f6:	f7ff ffdf 	bl	801c0b8 <putc_init>

	va_start(arp, fmt);
 801c0fa:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 801c0fe:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 801c100:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c104:	1c5a      	adds	r2, r3, #1
 801c106:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c10a:	781b      	ldrb	r3, [r3, #0]
 801c10c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 801c110:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c114:	2b00      	cmp	r3, #0
 801c116:	f000 81f2 	beq.w	801c4fe <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 801c11a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c11e:	2b25      	cmp	r3, #37	; 0x25
 801c120:	d008      	beq.n	801c134 <f_printf+0x50>
			putc_bfd(&pb, c);
 801c122:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 801c126:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c12a:	4611      	mov	r1, r2
 801c12c:	4618      	mov	r0, r3
 801c12e:	f7ff ff61 	bl	801bff4 <putc_bfd>
			continue;
 801c132:	e1e3      	b.n	801c4fc <f_printf+0x418>
		}
		w = f = 0;
 801c134:	2300      	movs	r3, #0
 801c136:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c13a:	2300      	movs	r3, #0
 801c13c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 801c140:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c144:	1c5a      	adds	r2, r3, #1
 801c146:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c14a:	781b      	ldrb	r3, [r3, #0]
 801c14c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 801c150:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c154:	2b30      	cmp	r3, #48	; 0x30
 801c156:	d10b      	bne.n	801c170 <f_printf+0x8c>
			f = 1; c = *fmt++;
 801c158:	2301      	movs	r3, #1
 801c15a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c15e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c162:	1c5a      	adds	r2, r3, #1
 801c164:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c168:	781b      	ldrb	r3, [r3, #0]
 801c16a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 801c16e:	e024      	b.n	801c1ba <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 801c170:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c174:	2b2d      	cmp	r3, #45	; 0x2d
 801c176:	d120      	bne.n	801c1ba <f_printf+0xd6>
				f = 2; c = *fmt++;
 801c178:	2302      	movs	r3, #2
 801c17a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c17e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c182:	1c5a      	adds	r2, r3, #1
 801c184:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c188:	781b      	ldrb	r3, [r3, #0]
 801c18a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 801c18e:	e014      	b.n	801c1ba <f_printf+0xd6>
			w = w * 10 + c - '0';
 801c190:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c194:	4613      	mov	r3, r2
 801c196:	009b      	lsls	r3, r3, #2
 801c198:	4413      	add	r3, r2
 801c19a:	005b      	lsls	r3, r3, #1
 801c19c:	461a      	mov	r2, r3
 801c19e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1a2:	4413      	add	r3, r2
 801c1a4:	3b30      	subs	r3, #48	; 0x30
 801c1a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 801c1aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c1ae:	1c5a      	adds	r2, r3, #1
 801c1b0:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c1b4:	781b      	ldrb	r3, [r3, #0]
 801c1b6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 801c1ba:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1be:	2b2f      	cmp	r3, #47	; 0x2f
 801c1c0:	d903      	bls.n	801c1ca <f_printf+0xe6>
 801c1c2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1c6:	2b39      	cmp	r3, #57	; 0x39
 801c1c8:	d9e2      	bls.n	801c190 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 801c1ca:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1ce:	2b6c      	cmp	r3, #108	; 0x6c
 801c1d0:	d003      	beq.n	801c1da <f_printf+0xf6>
 801c1d2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1d6:	2b4c      	cmp	r3, #76	; 0x4c
 801c1d8:	d10d      	bne.n	801c1f6 <f_printf+0x112>
			f |= 4; c = *fmt++;
 801c1da:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c1de:	f043 0304 	orr.w	r3, r3, #4
 801c1e2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c1e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c1ea:	1c5a      	adds	r2, r3, #1
 801c1ec:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c1f0:	781b      	ldrb	r3, [r3, #0]
 801c1f2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 801c1f6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1fa:	2b00      	cmp	r3, #0
 801c1fc:	f000 8181 	beq.w	801c502 <f_printf+0x41e>
		d = c;
 801c200:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c204:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 801c208:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c20c:	2b60      	cmp	r3, #96	; 0x60
 801c20e:	d908      	bls.n	801c222 <f_printf+0x13e>
 801c210:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c214:	2b7a      	cmp	r3, #122	; 0x7a
 801c216:	d804      	bhi.n	801c222 <f_printf+0x13e>
 801c218:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c21c:	3b20      	subs	r3, #32
 801c21e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 801c222:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c226:	3b42      	subs	r3, #66	; 0x42
 801c228:	2b16      	cmp	r3, #22
 801c22a:	f200 8098 	bhi.w	801c35e <f_printf+0x27a>
 801c22e:	a201      	add	r2, pc, #4	; (adr r2, 801c234 <f_printf+0x150>)
 801c230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c234:	0801c33f 	.word	0x0801c33f
 801c238:	0801c327 	.word	0x0801c327
 801c23c:	0801c34f 	.word	0x0801c34f
 801c240:	0801c35f 	.word	0x0801c35f
 801c244:	0801c35f 	.word	0x0801c35f
 801c248:	0801c35f 	.word	0x0801c35f
 801c24c:	0801c35f 	.word	0x0801c35f
 801c250:	0801c35f 	.word	0x0801c35f
 801c254:	0801c35f 	.word	0x0801c35f
 801c258:	0801c35f 	.word	0x0801c35f
 801c25c:	0801c35f 	.word	0x0801c35f
 801c260:	0801c35f 	.word	0x0801c35f
 801c264:	0801c35f 	.word	0x0801c35f
 801c268:	0801c347 	.word	0x0801c347
 801c26c:	0801c35f 	.word	0x0801c35f
 801c270:	0801c35f 	.word	0x0801c35f
 801c274:	0801c35f 	.word	0x0801c35f
 801c278:	0801c291 	.word	0x0801c291
 801c27c:	0801c35f 	.word	0x0801c35f
 801c280:	0801c34f 	.word	0x0801c34f
 801c284:	0801c35f 	.word	0x0801c35f
 801c288:	0801c35f 	.word	0x0801c35f
 801c28c:	0801c357 	.word	0x0801c357
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 801c290:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c292:	1d1a      	adds	r2, r3, #4
 801c294:	67ba      	str	r2, [r7, #120]	; 0x78
 801c296:	681b      	ldr	r3, [r3, #0]
 801c298:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 801c29a:	2300      	movs	r3, #0
 801c29c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801c2a0:	e004      	b.n	801c2ac <f_printf+0x1c8>
 801c2a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c2a6:	3301      	adds	r3, #1
 801c2a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801c2ac:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801c2ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c2b2:	4413      	add	r3, r2
 801c2b4:	781b      	ldrb	r3, [r3, #0]
 801c2b6:	2b00      	cmp	r3, #0
 801c2b8:	d1f3      	bne.n	801c2a2 <f_printf+0x1be>
			if (!(f & 2)) {
 801c2ba:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c2be:	f003 0302 	and.w	r3, r3, #2
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d11a      	bne.n	801c2fc <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 801c2c6:	e005      	b.n	801c2d4 <f_printf+0x1f0>
 801c2c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c2cc:	2120      	movs	r1, #32
 801c2ce:	4618      	mov	r0, r3
 801c2d0:	f7ff fe90 	bl	801bff4 <putc_bfd>
 801c2d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c2d8:	1c5a      	adds	r2, r3, #1
 801c2da:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c2de:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c2e2:	429a      	cmp	r2, r3
 801c2e4:	d8f0      	bhi.n	801c2c8 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 801c2e6:	e009      	b.n	801c2fc <f_printf+0x218>
 801c2e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801c2ea:	1c5a      	adds	r2, r3, #1
 801c2ec:	67fa      	str	r2, [r7, #124]	; 0x7c
 801c2ee:	781a      	ldrb	r2, [r3, #0]
 801c2f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c2f4:	4611      	mov	r1, r2
 801c2f6:	4618      	mov	r0, r3
 801c2f8:	f7ff fe7c 	bl	801bff4 <putc_bfd>
 801c2fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801c2fe:	781b      	ldrb	r3, [r3, #0]
 801c300:	2b00      	cmp	r3, #0
 801c302:	d1f1      	bne.n	801c2e8 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 801c304:	e005      	b.n	801c312 <f_printf+0x22e>
 801c306:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c30a:	2120      	movs	r1, #32
 801c30c:	4618      	mov	r0, r3
 801c30e:	f7ff fe71 	bl	801bff4 <putc_bfd>
 801c312:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c316:	1c5a      	adds	r2, r3, #1
 801c318:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c31c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c320:	429a      	cmp	r2, r3
 801c322:	d8f0      	bhi.n	801c306 <f_printf+0x222>
			continue;
 801c324:	e0ea      	b.n	801c4fc <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 801c326:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c328:	1d1a      	adds	r2, r3, #4
 801c32a:	67ba      	str	r2, [r7, #120]	; 0x78
 801c32c:	681b      	ldr	r3, [r3, #0]
 801c32e:	b2da      	uxtb	r2, r3
 801c330:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c334:	4611      	mov	r1, r2
 801c336:	4618      	mov	r0, r3
 801c338:	f7ff fe5c 	bl	801bff4 <putc_bfd>
 801c33c:	e0de      	b.n	801c4fc <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 801c33e:	2302      	movs	r3, #2
 801c340:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c344:	e014      	b.n	801c370 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 801c346:	2308      	movs	r3, #8
 801c348:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c34c:	e010      	b.n	801c370 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 801c34e:	230a      	movs	r3, #10
 801c350:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c354:	e00c      	b.n	801c370 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 801c356:	2310      	movs	r3, #16
 801c358:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c35c:	e008      	b.n	801c370 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 801c35e:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 801c362:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c366:	4611      	mov	r1, r2
 801c368:	4618      	mov	r0, r3
 801c36a:	f7ff fe43 	bl	801bff4 <putc_bfd>
 801c36e:	e0c5      	b.n	801c4fc <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 801c370:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c374:	f003 0304 	and.w	r3, r3, #4
 801c378:	2b00      	cmp	r3, #0
 801c37a:	d004      	beq.n	801c386 <f_printf+0x2a2>
 801c37c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c37e:	1d1a      	adds	r2, r3, #4
 801c380:	67ba      	str	r2, [r7, #120]	; 0x78
 801c382:	681b      	ldr	r3, [r3, #0]
 801c384:	e00c      	b.n	801c3a0 <f_printf+0x2bc>
 801c386:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c38a:	2b44      	cmp	r3, #68	; 0x44
 801c38c:	d104      	bne.n	801c398 <f_printf+0x2b4>
 801c38e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c390:	1d1a      	adds	r2, r3, #4
 801c392:	67ba      	str	r2, [r7, #120]	; 0x78
 801c394:	681b      	ldr	r3, [r3, #0]
 801c396:	e003      	b.n	801c3a0 <f_printf+0x2bc>
 801c398:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c39a:	1d1a      	adds	r2, r3, #4
 801c39c:	67ba      	str	r2, [r7, #120]	; 0x78
 801c39e:	681b      	ldr	r3, [r3, #0]
 801c3a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 801c3a4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c3a8:	2b44      	cmp	r3, #68	; 0x44
 801c3aa:	d10e      	bne.n	801c3ca <f_printf+0x2e6>
 801c3ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c3b0:	2b00      	cmp	r3, #0
 801c3b2:	da0a      	bge.n	801c3ca <f_printf+0x2e6>
			v = 0 - v;
 801c3b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c3b8:	425b      	negs	r3, r3
 801c3ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 801c3be:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c3c2:	f043 0308 	orr.w	r3, r3, #8
 801c3c6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 801c3ca:	2300      	movs	r3, #0
 801c3cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 801c3d0:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 801c3d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c3d8:	fbb3 f1f2 	udiv	r1, r3, r2
 801c3dc:	fb01 f202 	mul.w	r2, r1, r2
 801c3e0:	1a9b      	subs	r3, r3, r2
 801c3e2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 801c3e6:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801c3ea:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801c3ee:	fbb2 f3f3 	udiv	r3, r2, r3
 801c3f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 801c3f6:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c3fa:	2b09      	cmp	r3, #9
 801c3fc:	d90b      	bls.n	801c416 <f_printf+0x332>
 801c3fe:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c402:	2b78      	cmp	r3, #120	; 0x78
 801c404:	d101      	bne.n	801c40a <f_printf+0x326>
 801c406:	2227      	movs	r2, #39	; 0x27
 801c408:	e000      	b.n	801c40c <f_printf+0x328>
 801c40a:	2207      	movs	r2, #7
 801c40c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c410:	4413      	add	r3, r2
 801c412:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 801c416:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c41a:	1c5a      	adds	r2, r3, #1
 801c41c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 801c420:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801c424:	3230      	adds	r2, #48	; 0x30
 801c426:	b2d2      	uxtb	r2, r2
 801c428:	3398      	adds	r3, #152	; 0x98
 801c42a:	443b      	add	r3, r7
 801c42c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 801c430:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c434:	2b00      	cmp	r3, #0
 801c436:	d003      	beq.n	801c440 <f_printf+0x35c>
 801c438:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c43c:	2b1f      	cmp	r3, #31
 801c43e:	d9c7      	bls.n	801c3d0 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 801c440:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c444:	f003 0308 	and.w	r3, r3, #8
 801c448:	2b00      	cmp	r3, #0
 801c44a:	d009      	beq.n	801c460 <f_printf+0x37c>
 801c44c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c450:	1c5a      	adds	r2, r3, #1
 801c452:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 801c456:	3398      	adds	r3, #152	; 0x98
 801c458:	443b      	add	r3, r7
 801c45a:	222d      	movs	r2, #45	; 0x2d
 801c45c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 801c460:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c464:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801c468:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c46c:	f003 0301 	and.w	r3, r3, #1
 801c470:	2b00      	cmp	r3, #0
 801c472:	d001      	beq.n	801c478 <f_printf+0x394>
 801c474:	2330      	movs	r3, #48	; 0x30
 801c476:	e000      	b.n	801c47a <f_printf+0x396>
 801c478:	2320      	movs	r3, #32
 801c47a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 801c47e:	e007      	b.n	801c490 <f_printf+0x3ac>
 801c480:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801c484:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c488:	4611      	mov	r1, r2
 801c48a:	4618      	mov	r0, r3
 801c48c:	f7ff fdb2 	bl	801bff4 <putc_bfd>
 801c490:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c494:	f003 0302 	and.w	r3, r3, #2
 801c498:	2b00      	cmp	r3, #0
 801c49a:	d108      	bne.n	801c4ae <f_printf+0x3ca>
 801c49c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c4a0:	1c5a      	adds	r2, r3, #1
 801c4a2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c4a6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c4aa:	429a      	cmp	r2, r3
 801c4ac:	d8e8      	bhi.n	801c480 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 801c4ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c4b2:	3b01      	subs	r3, #1
 801c4b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801c4b8:	f107 020c 	add.w	r2, r7, #12
 801c4bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c4c0:	4413      	add	r3, r2
 801c4c2:	781a      	ldrb	r2, [r3, #0]
 801c4c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c4c8:	4611      	mov	r1, r2
 801c4ca:	4618      	mov	r0, r3
 801c4cc:	f7ff fd92 	bl	801bff4 <putc_bfd>
		} while (i);
 801c4d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c4d4:	2b00      	cmp	r3, #0
 801c4d6:	d1ea      	bne.n	801c4ae <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 801c4d8:	e007      	b.n	801c4ea <f_printf+0x406>
 801c4da:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801c4de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c4e2:	4611      	mov	r1, r2
 801c4e4:	4618      	mov	r0, r3
 801c4e6:	f7ff fd85 	bl	801bff4 <putc_bfd>
 801c4ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c4ee:	1c5a      	adds	r2, r3, #1
 801c4f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c4f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c4f8:	429a      	cmp	r2, r3
 801c4fa:	d8ee      	bhi.n	801c4da <f_printf+0x3f6>
		c = *fmt++;
 801c4fc:	e600      	b.n	801c100 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 801c4fe:	bf00      	nop
 801c500:	e000      	b.n	801c504 <f_printf+0x420>
		if (!c) break;
 801c502:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 801c504:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c508:	4618      	mov	r0, r3
 801c50a:	f7ff fdb0 	bl	801c06e <putc_flush>
 801c50e:	4603      	mov	r3, r0
}
 801c510:	4618      	mov	r0, r3
 801c512:	379c      	adds	r7, #156	; 0x9c
 801c514:	46bd      	mov	sp, r7
 801c516:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801c51a:	b003      	add	sp, #12
 801c51c:	4770      	bx	lr
 801c51e:	bf00      	nop

0801c520 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801c520:	b480      	push	{r7}
 801c522:	b087      	sub	sp, #28
 801c524:	af00      	add	r7, sp, #0
 801c526:	60f8      	str	r0, [r7, #12]
 801c528:	60b9      	str	r1, [r7, #8]
 801c52a:	4613      	mov	r3, r2
 801c52c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801c52e:	2301      	movs	r3, #1
 801c530:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801c532:	2300      	movs	r3, #0
 801c534:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801c536:	4b1f      	ldr	r3, [pc, #124]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c538:	7b9b      	ldrb	r3, [r3, #14]
 801c53a:	b2db      	uxtb	r3, r3
 801c53c:	2b01      	cmp	r3, #1
 801c53e:	d831      	bhi.n	801c5a4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801c540:	4b1c      	ldr	r3, [pc, #112]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c542:	7b9b      	ldrb	r3, [r3, #14]
 801c544:	b2db      	uxtb	r3, r3
 801c546:	461a      	mov	r2, r3
 801c548:	4b1a      	ldr	r3, [pc, #104]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c54a:	2100      	movs	r1, #0
 801c54c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801c54e:	4b19      	ldr	r3, [pc, #100]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c550:	7b9b      	ldrb	r3, [r3, #14]
 801c552:	b2db      	uxtb	r3, r3
 801c554:	4a17      	ldr	r2, [pc, #92]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c556:	009b      	lsls	r3, r3, #2
 801c558:	4413      	add	r3, r2
 801c55a:	68fa      	ldr	r2, [r7, #12]
 801c55c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801c55e:	4b15      	ldr	r3, [pc, #84]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c560:	7b9b      	ldrb	r3, [r3, #14]
 801c562:	b2db      	uxtb	r3, r3
 801c564:	461a      	mov	r2, r3
 801c566:	4b13      	ldr	r3, [pc, #76]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c568:	4413      	add	r3, r2
 801c56a:	79fa      	ldrb	r2, [r7, #7]
 801c56c:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 801c56e:	4b11      	ldr	r3, [pc, #68]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c570:	7b9b      	ldrb	r3, [r3, #14]
 801c572:	b2db      	uxtb	r3, r3
 801c574:	1c5a      	adds	r2, r3, #1
 801c576:	b2d1      	uxtb	r1, r2
 801c578:	4a0e      	ldr	r2, [pc, #56]	; (801c5b4 <FATFS_LinkDriverEx+0x94>)
 801c57a:	7391      	strb	r1, [r2, #14]
 801c57c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801c57e:	7dbb      	ldrb	r3, [r7, #22]
 801c580:	3330      	adds	r3, #48	; 0x30
 801c582:	b2da      	uxtb	r2, r3
 801c584:	68bb      	ldr	r3, [r7, #8]
 801c586:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801c588:	68bb      	ldr	r3, [r7, #8]
 801c58a:	3301      	adds	r3, #1
 801c58c:	223a      	movs	r2, #58	; 0x3a
 801c58e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801c590:	68bb      	ldr	r3, [r7, #8]
 801c592:	3302      	adds	r3, #2
 801c594:	222f      	movs	r2, #47	; 0x2f
 801c596:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801c598:	68bb      	ldr	r3, [r7, #8]
 801c59a:	3303      	adds	r3, #3
 801c59c:	2200      	movs	r2, #0
 801c59e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801c5a0:	2300      	movs	r3, #0
 801c5a2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801c5a4:	7dfb      	ldrb	r3, [r7, #23]
}
 801c5a6:	4618      	mov	r0, r3
 801c5a8:	371c      	adds	r7, #28
 801c5aa:	46bd      	mov	sp, r7
 801c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c5b0:	4770      	bx	lr
 801c5b2:	bf00      	nop
 801c5b4:	2000d390 	.word	0x2000d390

0801c5b8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801c5b8:	b580      	push	{r7, lr}
 801c5ba:	b082      	sub	sp, #8
 801c5bc:	af00      	add	r7, sp, #0
 801c5be:	6078      	str	r0, [r7, #4]
 801c5c0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801c5c2:	2200      	movs	r2, #0
 801c5c4:	6839      	ldr	r1, [r7, #0]
 801c5c6:	6878      	ldr	r0, [r7, #4]
 801c5c8:	f7ff ffaa 	bl	801c520 <FATFS_LinkDriverEx>
 801c5cc:	4603      	mov	r3, r0
}
 801c5ce:	4618      	mov	r0, r3
 801c5d0:	3708      	adds	r7, #8
 801c5d2:	46bd      	mov	sp, r7
 801c5d4:	bd80      	pop	{r7, pc}

0801c5d6 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 801c5d6:	b580      	push	{r7, lr}
 801c5d8:	b082      	sub	sp, #8
 801c5da:	af00      	add	r7, sp, #0
 801c5dc:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 801c5de:	6878      	ldr	r0, [r7, #4]
 801c5e0:	f007 fda2 	bl	8024128 <malloc>
 801c5e4:	4603      	mov	r3, r0
}
 801c5e6:	4618      	mov	r0, r3
 801c5e8:	3708      	adds	r7, #8
 801c5ea:	46bd      	mov	sp, r7
 801c5ec:	bd80      	pop	{r7, pc}

0801c5ee <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 801c5ee:	b580      	push	{r7, lr}
 801c5f0:	b082      	sub	sp, #8
 801c5f2:	af00      	add	r7, sp, #0
 801c5f4:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 801c5f6:	6878      	ldr	r0, [r7, #4]
 801c5f8:	f007 fd9e 	bl	8024138 <free>
}
 801c5fc:	bf00      	nop
 801c5fe:	3708      	adds	r7, #8
 801c600:	46bd      	mov	sp, r7
 801c602:	bd80      	pop	{r7, pc}

0801c604 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801c604:	b480      	push	{r7}
 801c606:	b085      	sub	sp, #20
 801c608:	af00      	add	r7, sp, #0
 801c60a:	4603      	mov	r3, r0
 801c60c:	6039      	str	r1, [r7, #0]
 801c60e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801c610:	88fb      	ldrh	r3, [r7, #6]
 801c612:	2b7f      	cmp	r3, #127	; 0x7f
 801c614:	d802      	bhi.n	801c61c <ff_convert+0x18>
		c = chr;
 801c616:	88fb      	ldrh	r3, [r7, #6]
 801c618:	81fb      	strh	r3, [r7, #14]
 801c61a:	e025      	b.n	801c668 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801c61c:	683b      	ldr	r3, [r7, #0]
 801c61e:	2b00      	cmp	r3, #0
 801c620:	d00b      	beq.n	801c63a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801c622:	88fb      	ldrh	r3, [r7, #6]
 801c624:	2bff      	cmp	r3, #255	; 0xff
 801c626:	d805      	bhi.n	801c634 <ff_convert+0x30>
 801c628:	88fb      	ldrh	r3, [r7, #6]
 801c62a:	3b80      	subs	r3, #128	; 0x80
 801c62c:	4a12      	ldr	r2, [pc, #72]	; (801c678 <ff_convert+0x74>)
 801c62e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c632:	e000      	b.n	801c636 <ff_convert+0x32>
 801c634:	2300      	movs	r3, #0
 801c636:	81fb      	strh	r3, [r7, #14]
 801c638:	e016      	b.n	801c668 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801c63a:	2300      	movs	r3, #0
 801c63c:	81fb      	strh	r3, [r7, #14]
 801c63e:	e009      	b.n	801c654 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801c640:	89fb      	ldrh	r3, [r7, #14]
 801c642:	4a0d      	ldr	r2, [pc, #52]	; (801c678 <ff_convert+0x74>)
 801c644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c648:	88fa      	ldrh	r2, [r7, #6]
 801c64a:	429a      	cmp	r2, r3
 801c64c:	d006      	beq.n	801c65c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801c64e:	89fb      	ldrh	r3, [r7, #14]
 801c650:	3301      	adds	r3, #1
 801c652:	81fb      	strh	r3, [r7, #14]
 801c654:	89fb      	ldrh	r3, [r7, #14]
 801c656:	2b7f      	cmp	r3, #127	; 0x7f
 801c658:	d9f2      	bls.n	801c640 <ff_convert+0x3c>
 801c65a:	e000      	b.n	801c65e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801c65c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801c65e:	89fb      	ldrh	r3, [r7, #14]
 801c660:	3380      	adds	r3, #128	; 0x80
 801c662:	b29b      	uxth	r3, r3
 801c664:	b2db      	uxtb	r3, r3
 801c666:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 801c668:	89fb      	ldrh	r3, [r7, #14]
}
 801c66a:	4618      	mov	r0, r3
 801c66c:	3714      	adds	r7, #20
 801c66e:	46bd      	mov	sp, r7
 801c670:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c674:	4770      	bx	lr
 801c676:	bf00      	nop
 801c678:	080367f4 	.word	0x080367f4

0801c67c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801c67c:	b480      	push	{r7}
 801c67e:	b087      	sub	sp, #28
 801c680:	af00      	add	r7, sp, #0
 801c682:	4603      	mov	r3, r0
 801c684:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801c686:	88fb      	ldrh	r3, [r7, #6]
 801c688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801c68c:	d201      	bcs.n	801c692 <ff_wtoupper+0x16>
 801c68e:	4b3e      	ldr	r3, [pc, #248]	; (801c788 <ff_wtoupper+0x10c>)
 801c690:	e000      	b.n	801c694 <ff_wtoupper+0x18>
 801c692:	4b3e      	ldr	r3, [pc, #248]	; (801c78c <ff_wtoupper+0x110>)
 801c694:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801c696:	697b      	ldr	r3, [r7, #20]
 801c698:	1c9a      	adds	r2, r3, #2
 801c69a:	617a      	str	r2, [r7, #20]
 801c69c:	881b      	ldrh	r3, [r3, #0]
 801c69e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801c6a0:	8a7b      	ldrh	r3, [r7, #18]
 801c6a2:	2b00      	cmp	r3, #0
 801c6a4:	d068      	beq.n	801c778 <ff_wtoupper+0xfc>
 801c6a6:	88fa      	ldrh	r2, [r7, #6]
 801c6a8:	8a7b      	ldrh	r3, [r7, #18]
 801c6aa:	429a      	cmp	r2, r3
 801c6ac:	d364      	bcc.n	801c778 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801c6ae:	697b      	ldr	r3, [r7, #20]
 801c6b0:	1c9a      	adds	r2, r3, #2
 801c6b2:	617a      	str	r2, [r7, #20]
 801c6b4:	881b      	ldrh	r3, [r3, #0]
 801c6b6:	823b      	strh	r3, [r7, #16]
 801c6b8:	8a3b      	ldrh	r3, [r7, #16]
 801c6ba:	0a1b      	lsrs	r3, r3, #8
 801c6bc:	81fb      	strh	r3, [r7, #14]
 801c6be:	8a3b      	ldrh	r3, [r7, #16]
 801c6c0:	b2db      	uxtb	r3, r3
 801c6c2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801c6c4:	88fa      	ldrh	r2, [r7, #6]
 801c6c6:	8a79      	ldrh	r1, [r7, #18]
 801c6c8:	8a3b      	ldrh	r3, [r7, #16]
 801c6ca:	440b      	add	r3, r1
 801c6cc:	429a      	cmp	r2, r3
 801c6ce:	da49      	bge.n	801c764 <ff_wtoupper+0xe8>
			switch (cmd) {
 801c6d0:	89fb      	ldrh	r3, [r7, #14]
 801c6d2:	2b08      	cmp	r3, #8
 801c6d4:	d84f      	bhi.n	801c776 <ff_wtoupper+0xfa>
 801c6d6:	a201      	add	r2, pc, #4	; (adr r2, 801c6dc <ff_wtoupper+0x60>)
 801c6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c6dc:	0801c701 	.word	0x0801c701
 801c6e0:	0801c713 	.word	0x0801c713
 801c6e4:	0801c729 	.word	0x0801c729
 801c6e8:	0801c731 	.word	0x0801c731
 801c6ec:	0801c739 	.word	0x0801c739
 801c6f0:	0801c741 	.word	0x0801c741
 801c6f4:	0801c749 	.word	0x0801c749
 801c6f8:	0801c751 	.word	0x0801c751
 801c6fc:	0801c759 	.word	0x0801c759
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801c700:	88fa      	ldrh	r2, [r7, #6]
 801c702:	8a7b      	ldrh	r3, [r7, #18]
 801c704:	1ad3      	subs	r3, r2, r3
 801c706:	005b      	lsls	r3, r3, #1
 801c708:	697a      	ldr	r2, [r7, #20]
 801c70a:	4413      	add	r3, r2
 801c70c:	881b      	ldrh	r3, [r3, #0]
 801c70e:	80fb      	strh	r3, [r7, #6]
 801c710:	e027      	b.n	801c762 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801c712:	88fa      	ldrh	r2, [r7, #6]
 801c714:	8a7b      	ldrh	r3, [r7, #18]
 801c716:	1ad3      	subs	r3, r2, r3
 801c718:	b29b      	uxth	r3, r3
 801c71a:	f003 0301 	and.w	r3, r3, #1
 801c71e:	b29b      	uxth	r3, r3
 801c720:	88fa      	ldrh	r2, [r7, #6]
 801c722:	1ad3      	subs	r3, r2, r3
 801c724:	80fb      	strh	r3, [r7, #6]
 801c726:	e01c      	b.n	801c762 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801c728:	88fb      	ldrh	r3, [r7, #6]
 801c72a:	3b10      	subs	r3, #16
 801c72c:	80fb      	strh	r3, [r7, #6]
 801c72e:	e018      	b.n	801c762 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801c730:	88fb      	ldrh	r3, [r7, #6]
 801c732:	3b20      	subs	r3, #32
 801c734:	80fb      	strh	r3, [r7, #6]
 801c736:	e014      	b.n	801c762 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801c738:	88fb      	ldrh	r3, [r7, #6]
 801c73a:	3b30      	subs	r3, #48	; 0x30
 801c73c:	80fb      	strh	r3, [r7, #6]
 801c73e:	e010      	b.n	801c762 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801c740:	88fb      	ldrh	r3, [r7, #6]
 801c742:	3b1a      	subs	r3, #26
 801c744:	80fb      	strh	r3, [r7, #6]
 801c746:	e00c      	b.n	801c762 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801c748:	88fb      	ldrh	r3, [r7, #6]
 801c74a:	3308      	adds	r3, #8
 801c74c:	80fb      	strh	r3, [r7, #6]
 801c74e:	e008      	b.n	801c762 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801c750:	88fb      	ldrh	r3, [r7, #6]
 801c752:	3b50      	subs	r3, #80	; 0x50
 801c754:	80fb      	strh	r3, [r7, #6]
 801c756:	e004      	b.n	801c762 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801c758:	88fb      	ldrh	r3, [r7, #6]
 801c75a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 801c75e:	80fb      	strh	r3, [r7, #6]
 801c760:	bf00      	nop
			}
			break;
 801c762:	e008      	b.n	801c776 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801c764:	89fb      	ldrh	r3, [r7, #14]
 801c766:	2b00      	cmp	r3, #0
 801c768:	d195      	bne.n	801c696 <ff_wtoupper+0x1a>
 801c76a:	8a3b      	ldrh	r3, [r7, #16]
 801c76c:	005b      	lsls	r3, r3, #1
 801c76e:	697a      	ldr	r2, [r7, #20]
 801c770:	4413      	add	r3, r2
 801c772:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801c774:	e78f      	b.n	801c696 <ff_wtoupper+0x1a>
			break;
 801c776:	bf00      	nop
	}

	return chr;
 801c778:	88fb      	ldrh	r3, [r7, #6]
}
 801c77a:	4618      	mov	r0, r3
 801c77c:	371c      	adds	r7, #28
 801c77e:	46bd      	mov	sp, r7
 801c780:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c784:	4770      	bx	lr
 801c786:	bf00      	nop
 801c788:	080368f4 	.word	0x080368f4
 801c78c:	08036ae8 	.word	0x08036ae8

0801c790 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801c790:	b580      	push	{r7, lr}
 801c792:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801c794:	4b0e      	ldr	r3, [pc, #56]	; (801c7d0 <HAL_Init+0x40>)
 801c796:	681b      	ldr	r3, [r3, #0]
 801c798:	4a0d      	ldr	r2, [pc, #52]	; (801c7d0 <HAL_Init+0x40>)
 801c79a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801c79e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 801c7a0:	4b0b      	ldr	r3, [pc, #44]	; (801c7d0 <HAL_Init+0x40>)
 801c7a2:	681b      	ldr	r3, [r3, #0]
 801c7a4:	4a0a      	ldr	r2, [pc, #40]	; (801c7d0 <HAL_Init+0x40>)
 801c7a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801c7aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 801c7ac:	4b08      	ldr	r3, [pc, #32]	; (801c7d0 <HAL_Init+0x40>)
 801c7ae:	681b      	ldr	r3, [r3, #0]
 801c7b0:	4a07      	ldr	r2, [pc, #28]	; (801c7d0 <HAL_Init+0x40>)
 801c7b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801c7b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801c7b8:	2003      	movs	r0, #3
 801c7ba:	f000 fead 	bl	801d518 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801c7be:	2000      	movs	r0, #0
 801c7c0:	f000 f808 	bl	801c7d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 801c7c4:	f7f5 f9ea 	bl	8011b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 801c7c8:	2300      	movs	r3, #0
}
 801c7ca:	4618      	mov	r0, r3
 801c7cc:	bd80      	pop	{r7, pc}
 801c7ce:	bf00      	nop
 801c7d0:	40023c00 	.word	0x40023c00

0801c7d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 801c7d4:	b580      	push	{r7, lr}
 801c7d6:	b082      	sub	sp, #8
 801c7d8:	af00      	add	r7, sp, #0
 801c7da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 801c7dc:	4b12      	ldr	r3, [pc, #72]	; (801c828 <HAL_InitTick+0x54>)
 801c7de:	681a      	ldr	r2, [r3, #0]
 801c7e0:	4b12      	ldr	r3, [pc, #72]	; (801c82c <HAL_InitTick+0x58>)
 801c7e2:	781b      	ldrb	r3, [r3, #0]
 801c7e4:	4619      	mov	r1, r3
 801c7e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c7ea:	fbb3 f3f1 	udiv	r3, r3, r1
 801c7ee:	fbb2 f3f3 	udiv	r3, r2, r3
 801c7f2:	4618      	mov	r0, r3
 801c7f4:	f000 fed3 	bl	801d59e <HAL_SYSTICK_Config>
 801c7f8:	4603      	mov	r3, r0
 801c7fa:	2b00      	cmp	r3, #0
 801c7fc:	d001      	beq.n	801c802 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 801c7fe:	2301      	movs	r3, #1
 801c800:	e00e      	b.n	801c820 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 801c802:	687b      	ldr	r3, [r7, #4]
 801c804:	2b0f      	cmp	r3, #15
 801c806:	d80a      	bhi.n	801c81e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 801c808:	2200      	movs	r2, #0
 801c80a:	6879      	ldr	r1, [r7, #4]
 801c80c:	f04f 30ff 	mov.w	r0, #4294967295
 801c810:	f000 fe8d 	bl	801d52e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 801c814:	4a06      	ldr	r2, [pc, #24]	; (801c830 <HAL_InitTick+0x5c>)
 801c816:	687b      	ldr	r3, [r7, #4]
 801c818:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 801c81a:	2300      	movs	r3, #0
 801c81c:	e000      	b.n	801c820 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 801c81e:	2301      	movs	r3, #1
}
 801c820:	4618      	mov	r0, r3
 801c822:	3708      	adds	r7, #8
 801c824:	46bd      	mov	sp, r7
 801c826:	bd80      	pop	{r7, pc}
 801c828:	20000000 	.word	0x20000000
 801c82c:	20000104 	.word	0x20000104
 801c830:	20000100 	.word	0x20000100

0801c834 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 801c834:	b480      	push	{r7}
 801c836:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 801c838:	4b06      	ldr	r3, [pc, #24]	; (801c854 <HAL_IncTick+0x20>)
 801c83a:	781b      	ldrb	r3, [r3, #0]
 801c83c:	461a      	mov	r2, r3
 801c83e:	4b06      	ldr	r3, [pc, #24]	; (801c858 <HAL_IncTick+0x24>)
 801c840:	681b      	ldr	r3, [r3, #0]
 801c842:	4413      	add	r3, r2
 801c844:	4a04      	ldr	r2, [pc, #16]	; (801c858 <HAL_IncTick+0x24>)
 801c846:	6013      	str	r3, [r2, #0]
}
 801c848:	bf00      	nop
 801c84a:	46bd      	mov	sp, r7
 801c84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c850:	4770      	bx	lr
 801c852:	bf00      	nop
 801c854:	20000104 	.word	0x20000104
 801c858:	2000d3a0 	.word	0x2000d3a0

0801c85c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 801c85c:	b480      	push	{r7}
 801c85e:	af00      	add	r7, sp, #0
  return uwTick;
 801c860:	4b03      	ldr	r3, [pc, #12]	; (801c870 <HAL_GetTick+0x14>)
 801c862:	681b      	ldr	r3, [r3, #0]
}
 801c864:	4618      	mov	r0, r3
 801c866:	46bd      	mov	sp, r7
 801c868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c86c:	4770      	bx	lr
 801c86e:	bf00      	nop
 801c870:	2000d3a0 	.word	0x2000d3a0

0801c874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 801c874:	b580      	push	{r7, lr}
 801c876:	b084      	sub	sp, #16
 801c878:	af00      	add	r7, sp, #0
 801c87a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801c87c:	f7ff ffee 	bl	801c85c <HAL_GetTick>
 801c880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 801c882:	687b      	ldr	r3, [r7, #4]
 801c884:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801c886:	68fb      	ldr	r3, [r7, #12]
 801c888:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c88c:	d005      	beq.n	801c89a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801c88e:	4b0a      	ldr	r3, [pc, #40]	; (801c8b8 <HAL_Delay+0x44>)
 801c890:	781b      	ldrb	r3, [r3, #0]
 801c892:	461a      	mov	r2, r3
 801c894:	68fb      	ldr	r3, [r7, #12]
 801c896:	4413      	add	r3, r2
 801c898:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801c89a:	bf00      	nop
 801c89c:	f7ff ffde 	bl	801c85c <HAL_GetTick>
 801c8a0:	4602      	mov	r2, r0
 801c8a2:	68bb      	ldr	r3, [r7, #8]
 801c8a4:	1ad3      	subs	r3, r2, r3
 801c8a6:	68fa      	ldr	r2, [r7, #12]
 801c8a8:	429a      	cmp	r2, r3
 801c8aa:	d8f7      	bhi.n	801c89c <HAL_Delay+0x28>
  {
  }
}
 801c8ac:	bf00      	nop
 801c8ae:	bf00      	nop
 801c8b0:	3710      	adds	r7, #16
 801c8b2:	46bd      	mov	sp, r7
 801c8b4:	bd80      	pop	{r7, pc}
 801c8b6:	bf00      	nop
 801c8b8:	20000104 	.word	0x20000104

0801c8bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 801c8bc:	b580      	push	{r7, lr}
 801c8be:	b084      	sub	sp, #16
 801c8c0:	af00      	add	r7, sp, #0
 801c8c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801c8c4:	2300      	movs	r3, #0
 801c8c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 801c8c8:	687b      	ldr	r3, [r7, #4]
 801c8ca:	2b00      	cmp	r3, #0
 801c8cc:	d101      	bne.n	801c8d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 801c8ce:	2301      	movs	r3, #1
 801c8d0:	e033      	b.n	801c93a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 801c8d2:	687b      	ldr	r3, [r7, #4]
 801c8d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c8d6:	2b00      	cmp	r3, #0
 801c8d8:	d109      	bne.n	801c8ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 801c8da:	6878      	ldr	r0, [r7, #4]
 801c8dc:	f7fa f9c2 	bl	8016c64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 801c8e0:	687b      	ldr	r3, [r7, #4]
 801c8e2:	2200      	movs	r2, #0
 801c8e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 801c8e6:	687b      	ldr	r3, [r7, #4]
 801c8e8:	2200      	movs	r2, #0
 801c8ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801c8ee:	687b      	ldr	r3, [r7, #4]
 801c8f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c8f2:	f003 0310 	and.w	r3, r3, #16
 801c8f6:	2b00      	cmp	r3, #0
 801c8f8:	d118      	bne.n	801c92c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801c8fa:	687b      	ldr	r3, [r7, #4]
 801c8fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c8fe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801c902:	f023 0302 	bic.w	r3, r3, #2
 801c906:	f043 0202 	orr.w	r2, r3, #2
 801c90a:	687b      	ldr	r3, [r7, #4]
 801c90c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 801c90e:	6878      	ldr	r0, [r7, #4]
 801c910:	f000 fb86 	bl	801d020 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 801c914:	687b      	ldr	r3, [r7, #4]
 801c916:	2200      	movs	r2, #0
 801c918:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801c91a:	687b      	ldr	r3, [r7, #4]
 801c91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c91e:	f023 0303 	bic.w	r3, r3, #3
 801c922:	f043 0201 	orr.w	r2, r3, #1
 801c926:	687b      	ldr	r3, [r7, #4]
 801c928:	641a      	str	r2, [r3, #64]	; 0x40
 801c92a:	e001      	b.n	801c930 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 801c92c:	2301      	movs	r3, #1
 801c92e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 801c930:	687b      	ldr	r3, [r7, #4]
 801c932:	2200      	movs	r2, #0
 801c934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 801c938:	7bfb      	ldrb	r3, [r7, #15]
}
 801c93a:	4618      	mov	r0, r3
 801c93c:	3710      	adds	r7, #16
 801c93e:	46bd      	mov	sp, r7
 801c940:	bd80      	pop	{r7, pc}

0801c942 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 801c942:	b580      	push	{r7, lr}
 801c944:	b084      	sub	sp, #16
 801c946:	af00      	add	r7, sp, #0
 801c948:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 801c94a:	2300      	movs	r3, #0
 801c94c:	60fb      	str	r3, [r7, #12]
 801c94e:	2300      	movs	r3, #0
 801c950:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 801c952:	687b      	ldr	r3, [r7, #4]
 801c954:	681b      	ldr	r3, [r3, #0]
 801c956:	681b      	ldr	r3, [r3, #0]
 801c958:	f003 0302 	and.w	r3, r3, #2
 801c95c:	2b02      	cmp	r3, #2
 801c95e:	bf0c      	ite	eq
 801c960:	2301      	moveq	r3, #1
 801c962:	2300      	movne	r3, #0
 801c964:	b2db      	uxtb	r3, r3
 801c966:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 801c968:	687b      	ldr	r3, [r7, #4]
 801c96a:	681b      	ldr	r3, [r3, #0]
 801c96c:	685b      	ldr	r3, [r3, #4]
 801c96e:	f003 0320 	and.w	r3, r3, #32
 801c972:	2b20      	cmp	r3, #32
 801c974:	bf0c      	ite	eq
 801c976:	2301      	moveq	r3, #1
 801c978:	2300      	movne	r3, #0
 801c97a:	b2db      	uxtb	r3, r3
 801c97c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 801c97e:	68fb      	ldr	r3, [r7, #12]
 801c980:	2b00      	cmp	r3, #0
 801c982:	d049      	beq.n	801ca18 <HAL_ADC_IRQHandler+0xd6>
 801c984:	68bb      	ldr	r3, [r7, #8]
 801c986:	2b00      	cmp	r3, #0
 801c988:	d046      	beq.n	801ca18 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801c98a:	687b      	ldr	r3, [r7, #4]
 801c98c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c98e:	f003 0310 	and.w	r3, r3, #16
 801c992:	2b00      	cmp	r3, #0
 801c994:	d105      	bne.n	801c9a2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 801c996:	687b      	ldr	r3, [r7, #4]
 801c998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c99a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 801c99e:	687b      	ldr	r3, [r7, #4]
 801c9a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801c9a2:	687b      	ldr	r3, [r7, #4]
 801c9a4:	681b      	ldr	r3, [r3, #0]
 801c9a6:	689b      	ldr	r3, [r3, #8]
 801c9a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801c9ac:	2b00      	cmp	r3, #0
 801c9ae:	d12b      	bne.n	801ca08 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801c9b0:	687b      	ldr	r3, [r7, #4]
 801c9b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801c9b4:	2b00      	cmp	r3, #0
 801c9b6:	d127      	bne.n	801ca08 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801c9b8:	687b      	ldr	r3, [r7, #4]
 801c9ba:	681b      	ldr	r3, [r3, #0]
 801c9bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c9be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801c9c2:	2b00      	cmp	r3, #0
 801c9c4:	d006      	beq.n	801c9d4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801c9c6:	687b      	ldr	r3, [r7, #4]
 801c9c8:	681b      	ldr	r3, [r3, #0]
 801c9ca:	689b      	ldr	r3, [r3, #8]
 801c9cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801c9d0:	2b00      	cmp	r3, #0
 801c9d2:	d119      	bne.n	801ca08 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 801c9d4:	687b      	ldr	r3, [r7, #4]
 801c9d6:	681b      	ldr	r3, [r3, #0]
 801c9d8:	685a      	ldr	r2, [r3, #4]
 801c9da:	687b      	ldr	r3, [r7, #4]
 801c9dc:	681b      	ldr	r3, [r3, #0]
 801c9de:	f022 0220 	bic.w	r2, r2, #32
 801c9e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 801c9e4:	687b      	ldr	r3, [r7, #4]
 801c9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c9e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801c9ec:	687b      	ldr	r3, [r7, #4]
 801c9ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801c9f0:	687b      	ldr	r3, [r7, #4]
 801c9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c9f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801c9f8:	2b00      	cmp	r3, #0
 801c9fa:	d105      	bne.n	801ca08 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801c9fc:	687b      	ldr	r3, [r7, #4]
 801c9fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca00:	f043 0201 	orr.w	r2, r3, #1
 801ca04:	687b      	ldr	r3, [r7, #4]
 801ca06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801ca08:	6878      	ldr	r0, [r7, #4]
 801ca0a:	f000 f9af 	bl	801cd6c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 801ca0e:	687b      	ldr	r3, [r7, #4]
 801ca10:	681b      	ldr	r3, [r3, #0]
 801ca12:	f06f 0212 	mvn.w	r2, #18
 801ca16:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 801ca18:	687b      	ldr	r3, [r7, #4]
 801ca1a:	681b      	ldr	r3, [r3, #0]
 801ca1c:	681b      	ldr	r3, [r3, #0]
 801ca1e:	f003 0304 	and.w	r3, r3, #4
 801ca22:	2b04      	cmp	r3, #4
 801ca24:	bf0c      	ite	eq
 801ca26:	2301      	moveq	r3, #1
 801ca28:	2300      	movne	r3, #0
 801ca2a:	b2db      	uxtb	r3, r3
 801ca2c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 801ca2e:	687b      	ldr	r3, [r7, #4]
 801ca30:	681b      	ldr	r3, [r3, #0]
 801ca32:	685b      	ldr	r3, [r3, #4]
 801ca34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801ca38:	2b80      	cmp	r3, #128	; 0x80
 801ca3a:	bf0c      	ite	eq
 801ca3c:	2301      	moveq	r3, #1
 801ca3e:	2300      	movne	r3, #0
 801ca40:	b2db      	uxtb	r3, r3
 801ca42:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 801ca44:	68fb      	ldr	r3, [r7, #12]
 801ca46:	2b00      	cmp	r3, #0
 801ca48:	d057      	beq.n	801cafa <HAL_ADC_IRQHandler+0x1b8>
 801ca4a:	68bb      	ldr	r3, [r7, #8]
 801ca4c:	2b00      	cmp	r3, #0
 801ca4e:	d054      	beq.n	801cafa <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801ca50:	687b      	ldr	r3, [r7, #4]
 801ca52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca54:	f003 0310 	and.w	r3, r3, #16
 801ca58:	2b00      	cmp	r3, #0
 801ca5a:	d105      	bne.n	801ca68 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 801ca5c:	687b      	ldr	r3, [r7, #4]
 801ca5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca60:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 801ca64:	687b      	ldr	r3, [r7, #4]
 801ca66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 801ca68:	687b      	ldr	r3, [r7, #4]
 801ca6a:	681b      	ldr	r3, [r3, #0]
 801ca6c:	689b      	ldr	r3, [r3, #8]
 801ca6e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 801ca72:	2b00      	cmp	r3, #0
 801ca74:	d139      	bne.n	801caea <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 801ca76:	687b      	ldr	r3, [r7, #4]
 801ca78:	681b      	ldr	r3, [r3, #0]
 801ca7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ca7c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	d006      	beq.n	801ca92 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 801ca84:	687b      	ldr	r3, [r7, #4]
 801ca86:	681b      	ldr	r3, [r3, #0]
 801ca88:	689b      	ldr	r3, [r3, #8]
 801ca8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 801ca8e:	2b00      	cmp	r3, #0
 801ca90:	d12b      	bne.n	801caea <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 801ca92:	687b      	ldr	r3, [r7, #4]
 801ca94:	681b      	ldr	r3, [r3, #0]
 801ca96:	685b      	ldr	r3, [r3, #4]
 801ca98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 801ca9c:	2b00      	cmp	r3, #0
 801ca9e:	d124      	bne.n	801caea <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 801caa0:	687b      	ldr	r3, [r7, #4]
 801caa2:	681b      	ldr	r3, [r3, #0]
 801caa4:	689b      	ldr	r3, [r3, #8]
 801caa6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 801caaa:	2b00      	cmp	r3, #0
 801caac:	d11d      	bne.n	801caea <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 801caae:	687b      	ldr	r3, [r7, #4]
 801cab0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 801cab2:	2b00      	cmp	r3, #0
 801cab4:	d119      	bne.n	801caea <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 801cab6:	687b      	ldr	r3, [r7, #4]
 801cab8:	681b      	ldr	r3, [r3, #0]
 801caba:	685a      	ldr	r2, [r3, #4]
 801cabc:	687b      	ldr	r3, [r7, #4]
 801cabe:	681b      	ldr	r3, [r3, #0]
 801cac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801cac4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 801cac6:	687b      	ldr	r3, [r7, #4]
 801cac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801caca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801cace:	687b      	ldr	r3, [r7, #4]
 801cad0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 801cad2:	687b      	ldr	r3, [r7, #4]
 801cad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801cada:	2b00      	cmp	r3, #0
 801cadc:	d105      	bne.n	801caea <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801cade:	687b      	ldr	r3, [r7, #4]
 801cae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cae2:	f043 0201 	orr.w	r2, r3, #1
 801cae6:	687b      	ldr	r3, [r7, #4]
 801cae8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 801caea:	6878      	ldr	r0, [r7, #4]
 801caec:	f000 fc16 	bl	801d31c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 801caf0:	687b      	ldr	r3, [r7, #4]
 801caf2:	681b      	ldr	r3, [r3, #0]
 801caf4:	f06f 020c 	mvn.w	r2, #12
 801caf8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 801cafa:	687b      	ldr	r3, [r7, #4]
 801cafc:	681b      	ldr	r3, [r3, #0]
 801cafe:	681b      	ldr	r3, [r3, #0]
 801cb00:	f003 0301 	and.w	r3, r3, #1
 801cb04:	2b01      	cmp	r3, #1
 801cb06:	bf0c      	ite	eq
 801cb08:	2301      	moveq	r3, #1
 801cb0a:	2300      	movne	r3, #0
 801cb0c:	b2db      	uxtb	r3, r3
 801cb0e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 801cb10:	687b      	ldr	r3, [r7, #4]
 801cb12:	681b      	ldr	r3, [r3, #0]
 801cb14:	685b      	ldr	r3, [r3, #4]
 801cb16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801cb1a:	2b40      	cmp	r3, #64	; 0x40
 801cb1c:	bf0c      	ite	eq
 801cb1e:	2301      	moveq	r3, #1
 801cb20:	2300      	movne	r3, #0
 801cb22:	b2db      	uxtb	r3, r3
 801cb24:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 801cb26:	68fb      	ldr	r3, [r7, #12]
 801cb28:	2b00      	cmp	r3, #0
 801cb2a:	d017      	beq.n	801cb5c <HAL_ADC_IRQHandler+0x21a>
 801cb2c:	68bb      	ldr	r3, [r7, #8]
 801cb2e:	2b00      	cmp	r3, #0
 801cb30:	d014      	beq.n	801cb5c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 801cb32:	687b      	ldr	r3, [r7, #4]
 801cb34:	681b      	ldr	r3, [r3, #0]
 801cb36:	681b      	ldr	r3, [r3, #0]
 801cb38:	f003 0301 	and.w	r3, r3, #1
 801cb3c:	2b01      	cmp	r3, #1
 801cb3e:	d10d      	bne.n	801cb5c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 801cb40:	687b      	ldr	r3, [r7, #4]
 801cb42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cb44:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 801cb48:	687b      	ldr	r3, [r7, #4]
 801cb4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 801cb4c:	6878      	ldr	r0, [r7, #4]
 801cb4e:	f000 f921 	bl	801cd94 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 801cb52:	687b      	ldr	r3, [r7, #4]
 801cb54:	681b      	ldr	r3, [r3, #0]
 801cb56:	f06f 0201 	mvn.w	r2, #1
 801cb5a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 801cb5c:	687b      	ldr	r3, [r7, #4]
 801cb5e:	681b      	ldr	r3, [r3, #0]
 801cb60:	681b      	ldr	r3, [r3, #0]
 801cb62:	f003 0320 	and.w	r3, r3, #32
 801cb66:	2b20      	cmp	r3, #32
 801cb68:	bf0c      	ite	eq
 801cb6a:	2301      	moveq	r3, #1
 801cb6c:	2300      	movne	r3, #0
 801cb6e:	b2db      	uxtb	r3, r3
 801cb70:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 801cb72:	687b      	ldr	r3, [r7, #4]
 801cb74:	681b      	ldr	r3, [r3, #0]
 801cb76:	685b      	ldr	r3, [r3, #4]
 801cb78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801cb7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 801cb80:	bf0c      	ite	eq
 801cb82:	2301      	moveq	r3, #1
 801cb84:	2300      	movne	r3, #0
 801cb86:	b2db      	uxtb	r3, r3
 801cb88:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 801cb8a:	68fb      	ldr	r3, [r7, #12]
 801cb8c:	2b00      	cmp	r3, #0
 801cb8e:	d015      	beq.n	801cbbc <HAL_ADC_IRQHandler+0x27a>
 801cb90:	68bb      	ldr	r3, [r7, #8]
 801cb92:	2b00      	cmp	r3, #0
 801cb94:	d012      	beq.n	801cbbc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 801cb96:	687b      	ldr	r3, [r7, #4]
 801cb98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cb9a:	f043 0202 	orr.w	r2, r3, #2
 801cb9e:	687b      	ldr	r3, [r7, #4]
 801cba0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 801cba2:	687b      	ldr	r3, [r7, #4]
 801cba4:	681b      	ldr	r3, [r3, #0]
 801cba6:	f06f 0220 	mvn.w	r2, #32
 801cbaa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 801cbac:	6878      	ldr	r0, [r7, #4]
 801cbae:	f000 f8fb 	bl	801cda8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 801cbb2:	687b      	ldr	r3, [r7, #4]
 801cbb4:	681b      	ldr	r3, [r3, #0]
 801cbb6:	f06f 0220 	mvn.w	r2, #32
 801cbba:	601a      	str	r2, [r3, #0]
  }
}
 801cbbc:	bf00      	nop
 801cbbe:	3710      	adds	r7, #16
 801cbc0:	46bd      	mov	sp, r7
 801cbc2:	bd80      	pop	{r7, pc}

0801cbc4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 801cbc4:	b580      	push	{r7, lr}
 801cbc6:	b086      	sub	sp, #24
 801cbc8:	af00      	add	r7, sp, #0
 801cbca:	60f8      	str	r0, [r7, #12]
 801cbcc:	60b9      	str	r1, [r7, #8]
 801cbce:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 801cbd0:	2300      	movs	r3, #0
 801cbd2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801cbd4:	68fb      	ldr	r3, [r7, #12]
 801cbd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801cbda:	2b01      	cmp	r3, #1
 801cbdc:	d101      	bne.n	801cbe2 <HAL_ADC_Start_DMA+0x1e>
 801cbde:	2302      	movs	r3, #2
 801cbe0:	e0b1      	b.n	801cd46 <HAL_ADC_Start_DMA+0x182>
 801cbe2:	68fb      	ldr	r3, [r7, #12]
 801cbe4:	2201      	movs	r2, #1
 801cbe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 801cbea:	68fb      	ldr	r3, [r7, #12]
 801cbec:	681b      	ldr	r3, [r3, #0]
 801cbee:	689b      	ldr	r3, [r3, #8]
 801cbf0:	f003 0301 	and.w	r3, r3, #1
 801cbf4:	2b01      	cmp	r3, #1
 801cbf6:	d018      	beq.n	801cc2a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 801cbf8:	68fb      	ldr	r3, [r7, #12]
 801cbfa:	681b      	ldr	r3, [r3, #0]
 801cbfc:	689a      	ldr	r2, [r3, #8]
 801cbfe:	68fb      	ldr	r3, [r7, #12]
 801cc00:	681b      	ldr	r3, [r3, #0]
 801cc02:	f042 0201 	orr.w	r2, r2, #1
 801cc06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 801cc08:	4b51      	ldr	r3, [pc, #324]	; (801cd50 <HAL_ADC_Start_DMA+0x18c>)
 801cc0a:	681b      	ldr	r3, [r3, #0]
 801cc0c:	4a51      	ldr	r2, [pc, #324]	; (801cd54 <HAL_ADC_Start_DMA+0x190>)
 801cc0e:	fba2 2303 	umull	r2, r3, r2, r3
 801cc12:	0c9a      	lsrs	r2, r3, #18
 801cc14:	4613      	mov	r3, r2
 801cc16:	005b      	lsls	r3, r3, #1
 801cc18:	4413      	add	r3, r2
 801cc1a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801cc1c:	e002      	b.n	801cc24 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 801cc1e:	693b      	ldr	r3, [r7, #16]
 801cc20:	3b01      	subs	r3, #1
 801cc22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801cc24:	693b      	ldr	r3, [r7, #16]
 801cc26:	2b00      	cmp	r3, #0
 801cc28:	d1f9      	bne.n	801cc1e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 801cc2a:	68fb      	ldr	r3, [r7, #12]
 801cc2c:	681b      	ldr	r3, [r3, #0]
 801cc2e:	689b      	ldr	r3, [r3, #8]
 801cc30:	f003 0301 	and.w	r3, r3, #1
 801cc34:	2b01      	cmp	r3, #1
 801cc36:	f040 8085 	bne.w	801cd44 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 801cc3a:	68fb      	ldr	r3, [r7, #12]
 801cc3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cc3e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801cc42:	f023 0301 	bic.w	r3, r3, #1
 801cc46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 801cc4a:	68fb      	ldr	r3, [r7, #12]
 801cc4c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 801cc4e:	68fb      	ldr	r3, [r7, #12]
 801cc50:	681b      	ldr	r3, [r3, #0]
 801cc52:	685b      	ldr	r3, [r3, #4]
 801cc54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801cc58:	2b00      	cmp	r3, #0
 801cc5a:	d007      	beq.n	801cc6c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 801cc5c:	68fb      	ldr	r3, [r7, #12]
 801cc5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cc60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 801cc64:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 801cc68:	68fb      	ldr	r3, [r7, #12]
 801cc6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801cc6c:	68fb      	ldr	r3, [r7, #12]
 801cc6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cc70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801cc74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801cc78:	d106      	bne.n	801cc88 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 801cc7a:	68fb      	ldr	r3, [r7, #12]
 801cc7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cc7e:	f023 0206 	bic.w	r2, r3, #6
 801cc82:	68fb      	ldr	r3, [r7, #12]
 801cc84:	645a      	str	r2, [r3, #68]	; 0x44
 801cc86:	e002      	b.n	801cc8e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 801cc88:	68fb      	ldr	r3, [r7, #12]
 801cc8a:	2200      	movs	r2, #0
 801cc8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 801cc8e:	68fb      	ldr	r3, [r7, #12]
 801cc90:	2200      	movs	r2, #0
 801cc92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801cc96:	4b30      	ldr	r3, [pc, #192]	; (801cd58 <HAL_ADC_Start_DMA+0x194>)
 801cc98:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 801cc9a:	68fb      	ldr	r3, [r7, #12]
 801cc9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cc9e:	4a2f      	ldr	r2, [pc, #188]	; (801cd5c <HAL_ADC_Start_DMA+0x198>)
 801cca0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 801cca2:	68fb      	ldr	r3, [r7, #12]
 801cca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cca6:	4a2e      	ldr	r2, [pc, #184]	; (801cd60 <HAL_ADC_Start_DMA+0x19c>)
 801cca8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 801ccaa:	68fb      	ldr	r3, [r7, #12]
 801ccac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ccae:	4a2d      	ldr	r2, [pc, #180]	; (801cd64 <HAL_ADC_Start_DMA+0x1a0>)
 801ccb0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 801ccb2:	68fb      	ldr	r3, [r7, #12]
 801ccb4:	681b      	ldr	r3, [r3, #0]
 801ccb6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 801ccba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 801ccbc:	68fb      	ldr	r3, [r7, #12]
 801ccbe:	681b      	ldr	r3, [r3, #0]
 801ccc0:	685a      	ldr	r2, [r3, #4]
 801ccc2:	68fb      	ldr	r3, [r7, #12]
 801ccc4:	681b      	ldr	r3, [r3, #0]
 801ccc6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801ccca:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 801cccc:	68fb      	ldr	r3, [r7, #12]
 801ccce:	681b      	ldr	r3, [r3, #0]
 801ccd0:	689a      	ldr	r2, [r3, #8]
 801ccd2:	68fb      	ldr	r3, [r7, #12]
 801ccd4:	681b      	ldr	r3, [r3, #0]
 801ccd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801ccda:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 801ccdc:	68fb      	ldr	r3, [r7, #12]
 801ccde:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801cce0:	68fb      	ldr	r3, [r7, #12]
 801cce2:	681b      	ldr	r3, [r3, #0]
 801cce4:	334c      	adds	r3, #76	; 0x4c
 801cce6:	4619      	mov	r1, r3
 801cce8:	68ba      	ldr	r2, [r7, #8]
 801ccea:	687b      	ldr	r3, [r7, #4]
 801ccec:	f000 fd70 	bl	801d7d0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 801ccf0:	697b      	ldr	r3, [r7, #20]
 801ccf2:	685b      	ldr	r3, [r3, #4]
 801ccf4:	f003 031f 	and.w	r3, r3, #31
 801ccf8:	2b00      	cmp	r3, #0
 801ccfa:	d10f      	bne.n	801cd1c <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 801ccfc:	68fb      	ldr	r3, [r7, #12]
 801ccfe:	681b      	ldr	r3, [r3, #0]
 801cd00:	689b      	ldr	r3, [r3, #8]
 801cd02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801cd06:	2b00      	cmp	r3, #0
 801cd08:	d11c      	bne.n	801cd44 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 801cd0a:	68fb      	ldr	r3, [r7, #12]
 801cd0c:	681b      	ldr	r3, [r3, #0]
 801cd0e:	689a      	ldr	r2, [r3, #8]
 801cd10:	68fb      	ldr	r3, [r7, #12]
 801cd12:	681b      	ldr	r3, [r3, #0]
 801cd14:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801cd18:	609a      	str	r2, [r3, #8]
 801cd1a:	e013      	b.n	801cd44 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 801cd1c:	68fb      	ldr	r3, [r7, #12]
 801cd1e:	681b      	ldr	r3, [r3, #0]
 801cd20:	4a11      	ldr	r2, [pc, #68]	; (801cd68 <HAL_ADC_Start_DMA+0x1a4>)
 801cd22:	4293      	cmp	r3, r2
 801cd24:	d10e      	bne.n	801cd44 <HAL_ADC_Start_DMA+0x180>
 801cd26:	68fb      	ldr	r3, [r7, #12]
 801cd28:	681b      	ldr	r3, [r3, #0]
 801cd2a:	689b      	ldr	r3, [r3, #8]
 801cd2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801cd30:	2b00      	cmp	r3, #0
 801cd32:	d107      	bne.n	801cd44 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 801cd34:	68fb      	ldr	r3, [r7, #12]
 801cd36:	681b      	ldr	r3, [r3, #0]
 801cd38:	689a      	ldr	r2, [r3, #8]
 801cd3a:	68fb      	ldr	r3, [r7, #12]
 801cd3c:	681b      	ldr	r3, [r3, #0]
 801cd3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801cd42:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 801cd44:	2300      	movs	r3, #0
}
 801cd46:	4618      	mov	r0, r3
 801cd48:	3718      	adds	r7, #24
 801cd4a:	46bd      	mov	sp, r7
 801cd4c:	bd80      	pop	{r7, pc}
 801cd4e:	bf00      	nop
 801cd50:	20000000 	.word	0x20000000
 801cd54:	431bde83 	.word	0x431bde83
 801cd58:	40012300 	.word	0x40012300
 801cd5c:	0801d219 	.word	0x0801d219
 801cd60:	0801d2d3 	.word	0x0801d2d3
 801cd64:	0801d2ef 	.word	0x0801d2ef
 801cd68:	40012000 	.word	0x40012000

0801cd6c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801cd6c:	b480      	push	{r7}
 801cd6e:	b083      	sub	sp, #12
 801cd70:	af00      	add	r7, sp, #0
 801cd72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 801cd74:	bf00      	nop
 801cd76:	370c      	adds	r7, #12
 801cd78:	46bd      	mov	sp, r7
 801cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd7e:	4770      	bx	lr

0801cd80 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 801cd80:	b480      	push	{r7}
 801cd82:	b083      	sub	sp, #12
 801cd84:	af00      	add	r7, sp, #0
 801cd86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 801cd88:	bf00      	nop
 801cd8a:	370c      	adds	r7, #12
 801cd8c:	46bd      	mov	sp, r7
 801cd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd92:	4770      	bx	lr

0801cd94 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 801cd94:	b480      	push	{r7}
 801cd96:	b083      	sub	sp, #12
 801cd98:	af00      	add	r7, sp, #0
 801cd9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 801cd9c:	bf00      	nop
 801cd9e:	370c      	adds	r7, #12
 801cda0:	46bd      	mov	sp, r7
 801cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cda6:	4770      	bx	lr

0801cda8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 801cda8:	b480      	push	{r7}
 801cdaa:	b083      	sub	sp, #12
 801cdac:	af00      	add	r7, sp, #0
 801cdae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 801cdb0:	bf00      	nop
 801cdb2:	370c      	adds	r7, #12
 801cdb4:	46bd      	mov	sp, r7
 801cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cdba:	4770      	bx	lr

0801cdbc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 801cdbc:	b480      	push	{r7}
 801cdbe:	b085      	sub	sp, #20
 801cdc0:	af00      	add	r7, sp, #0
 801cdc2:	6078      	str	r0, [r7, #4]
 801cdc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 801cdc6:	2300      	movs	r3, #0
 801cdc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801cdca:	687b      	ldr	r3, [r7, #4]
 801cdcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801cdd0:	2b01      	cmp	r3, #1
 801cdd2:	d101      	bne.n	801cdd8 <HAL_ADC_ConfigChannel+0x1c>
 801cdd4:	2302      	movs	r3, #2
 801cdd6:	e113      	b.n	801d000 <HAL_ADC_ConfigChannel+0x244>
 801cdd8:	687b      	ldr	r3, [r7, #4]
 801cdda:	2201      	movs	r2, #1
 801cddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 801cde0:	683b      	ldr	r3, [r7, #0]
 801cde2:	681b      	ldr	r3, [r3, #0]
 801cde4:	2b09      	cmp	r3, #9
 801cde6:	d925      	bls.n	801ce34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 801cde8:	687b      	ldr	r3, [r7, #4]
 801cdea:	681b      	ldr	r3, [r3, #0]
 801cdec:	68d9      	ldr	r1, [r3, #12]
 801cdee:	683b      	ldr	r3, [r7, #0]
 801cdf0:	681b      	ldr	r3, [r3, #0]
 801cdf2:	b29b      	uxth	r3, r3
 801cdf4:	461a      	mov	r2, r3
 801cdf6:	4613      	mov	r3, r2
 801cdf8:	005b      	lsls	r3, r3, #1
 801cdfa:	4413      	add	r3, r2
 801cdfc:	3b1e      	subs	r3, #30
 801cdfe:	2207      	movs	r2, #7
 801ce00:	fa02 f303 	lsl.w	r3, r2, r3
 801ce04:	43da      	mvns	r2, r3
 801ce06:	687b      	ldr	r3, [r7, #4]
 801ce08:	681b      	ldr	r3, [r3, #0]
 801ce0a:	400a      	ands	r2, r1
 801ce0c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 801ce0e:	687b      	ldr	r3, [r7, #4]
 801ce10:	681b      	ldr	r3, [r3, #0]
 801ce12:	68d9      	ldr	r1, [r3, #12]
 801ce14:	683b      	ldr	r3, [r7, #0]
 801ce16:	689a      	ldr	r2, [r3, #8]
 801ce18:	683b      	ldr	r3, [r7, #0]
 801ce1a:	681b      	ldr	r3, [r3, #0]
 801ce1c:	b29b      	uxth	r3, r3
 801ce1e:	4618      	mov	r0, r3
 801ce20:	4603      	mov	r3, r0
 801ce22:	005b      	lsls	r3, r3, #1
 801ce24:	4403      	add	r3, r0
 801ce26:	3b1e      	subs	r3, #30
 801ce28:	409a      	lsls	r2, r3
 801ce2a:	687b      	ldr	r3, [r7, #4]
 801ce2c:	681b      	ldr	r3, [r3, #0]
 801ce2e:	430a      	orrs	r2, r1
 801ce30:	60da      	str	r2, [r3, #12]
 801ce32:	e022      	b.n	801ce7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 801ce34:	687b      	ldr	r3, [r7, #4]
 801ce36:	681b      	ldr	r3, [r3, #0]
 801ce38:	6919      	ldr	r1, [r3, #16]
 801ce3a:	683b      	ldr	r3, [r7, #0]
 801ce3c:	681b      	ldr	r3, [r3, #0]
 801ce3e:	b29b      	uxth	r3, r3
 801ce40:	461a      	mov	r2, r3
 801ce42:	4613      	mov	r3, r2
 801ce44:	005b      	lsls	r3, r3, #1
 801ce46:	4413      	add	r3, r2
 801ce48:	2207      	movs	r2, #7
 801ce4a:	fa02 f303 	lsl.w	r3, r2, r3
 801ce4e:	43da      	mvns	r2, r3
 801ce50:	687b      	ldr	r3, [r7, #4]
 801ce52:	681b      	ldr	r3, [r3, #0]
 801ce54:	400a      	ands	r2, r1
 801ce56:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 801ce58:	687b      	ldr	r3, [r7, #4]
 801ce5a:	681b      	ldr	r3, [r3, #0]
 801ce5c:	6919      	ldr	r1, [r3, #16]
 801ce5e:	683b      	ldr	r3, [r7, #0]
 801ce60:	689a      	ldr	r2, [r3, #8]
 801ce62:	683b      	ldr	r3, [r7, #0]
 801ce64:	681b      	ldr	r3, [r3, #0]
 801ce66:	b29b      	uxth	r3, r3
 801ce68:	4618      	mov	r0, r3
 801ce6a:	4603      	mov	r3, r0
 801ce6c:	005b      	lsls	r3, r3, #1
 801ce6e:	4403      	add	r3, r0
 801ce70:	409a      	lsls	r2, r3
 801ce72:	687b      	ldr	r3, [r7, #4]
 801ce74:	681b      	ldr	r3, [r3, #0]
 801ce76:	430a      	orrs	r2, r1
 801ce78:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 801ce7a:	683b      	ldr	r3, [r7, #0]
 801ce7c:	685b      	ldr	r3, [r3, #4]
 801ce7e:	2b06      	cmp	r3, #6
 801ce80:	d824      	bhi.n	801cecc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 801ce82:	687b      	ldr	r3, [r7, #4]
 801ce84:	681b      	ldr	r3, [r3, #0]
 801ce86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801ce88:	683b      	ldr	r3, [r7, #0]
 801ce8a:	685a      	ldr	r2, [r3, #4]
 801ce8c:	4613      	mov	r3, r2
 801ce8e:	009b      	lsls	r3, r3, #2
 801ce90:	4413      	add	r3, r2
 801ce92:	3b05      	subs	r3, #5
 801ce94:	221f      	movs	r2, #31
 801ce96:	fa02 f303 	lsl.w	r3, r2, r3
 801ce9a:	43da      	mvns	r2, r3
 801ce9c:	687b      	ldr	r3, [r7, #4]
 801ce9e:	681b      	ldr	r3, [r3, #0]
 801cea0:	400a      	ands	r2, r1
 801cea2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 801cea4:	687b      	ldr	r3, [r7, #4]
 801cea6:	681b      	ldr	r3, [r3, #0]
 801cea8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801ceaa:	683b      	ldr	r3, [r7, #0]
 801ceac:	681b      	ldr	r3, [r3, #0]
 801ceae:	b29b      	uxth	r3, r3
 801ceb0:	4618      	mov	r0, r3
 801ceb2:	683b      	ldr	r3, [r7, #0]
 801ceb4:	685a      	ldr	r2, [r3, #4]
 801ceb6:	4613      	mov	r3, r2
 801ceb8:	009b      	lsls	r3, r3, #2
 801ceba:	4413      	add	r3, r2
 801cebc:	3b05      	subs	r3, #5
 801cebe:	fa00 f203 	lsl.w	r2, r0, r3
 801cec2:	687b      	ldr	r3, [r7, #4]
 801cec4:	681b      	ldr	r3, [r3, #0]
 801cec6:	430a      	orrs	r2, r1
 801cec8:	635a      	str	r2, [r3, #52]	; 0x34
 801ceca:	e04c      	b.n	801cf66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 801cecc:	683b      	ldr	r3, [r7, #0]
 801cece:	685b      	ldr	r3, [r3, #4]
 801ced0:	2b0c      	cmp	r3, #12
 801ced2:	d824      	bhi.n	801cf1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 801ced4:	687b      	ldr	r3, [r7, #4]
 801ced6:	681b      	ldr	r3, [r3, #0]
 801ced8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 801ceda:	683b      	ldr	r3, [r7, #0]
 801cedc:	685a      	ldr	r2, [r3, #4]
 801cede:	4613      	mov	r3, r2
 801cee0:	009b      	lsls	r3, r3, #2
 801cee2:	4413      	add	r3, r2
 801cee4:	3b23      	subs	r3, #35	; 0x23
 801cee6:	221f      	movs	r2, #31
 801cee8:	fa02 f303 	lsl.w	r3, r2, r3
 801ceec:	43da      	mvns	r2, r3
 801ceee:	687b      	ldr	r3, [r7, #4]
 801cef0:	681b      	ldr	r3, [r3, #0]
 801cef2:	400a      	ands	r2, r1
 801cef4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 801cef6:	687b      	ldr	r3, [r7, #4]
 801cef8:	681b      	ldr	r3, [r3, #0]
 801cefa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 801cefc:	683b      	ldr	r3, [r7, #0]
 801cefe:	681b      	ldr	r3, [r3, #0]
 801cf00:	b29b      	uxth	r3, r3
 801cf02:	4618      	mov	r0, r3
 801cf04:	683b      	ldr	r3, [r7, #0]
 801cf06:	685a      	ldr	r2, [r3, #4]
 801cf08:	4613      	mov	r3, r2
 801cf0a:	009b      	lsls	r3, r3, #2
 801cf0c:	4413      	add	r3, r2
 801cf0e:	3b23      	subs	r3, #35	; 0x23
 801cf10:	fa00 f203 	lsl.w	r2, r0, r3
 801cf14:	687b      	ldr	r3, [r7, #4]
 801cf16:	681b      	ldr	r3, [r3, #0]
 801cf18:	430a      	orrs	r2, r1
 801cf1a:	631a      	str	r2, [r3, #48]	; 0x30
 801cf1c:	e023      	b.n	801cf66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 801cf1e:	687b      	ldr	r3, [r7, #4]
 801cf20:	681b      	ldr	r3, [r3, #0]
 801cf22:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801cf24:	683b      	ldr	r3, [r7, #0]
 801cf26:	685a      	ldr	r2, [r3, #4]
 801cf28:	4613      	mov	r3, r2
 801cf2a:	009b      	lsls	r3, r3, #2
 801cf2c:	4413      	add	r3, r2
 801cf2e:	3b41      	subs	r3, #65	; 0x41
 801cf30:	221f      	movs	r2, #31
 801cf32:	fa02 f303 	lsl.w	r3, r2, r3
 801cf36:	43da      	mvns	r2, r3
 801cf38:	687b      	ldr	r3, [r7, #4]
 801cf3a:	681b      	ldr	r3, [r3, #0]
 801cf3c:	400a      	ands	r2, r1
 801cf3e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 801cf40:	687b      	ldr	r3, [r7, #4]
 801cf42:	681b      	ldr	r3, [r3, #0]
 801cf44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801cf46:	683b      	ldr	r3, [r7, #0]
 801cf48:	681b      	ldr	r3, [r3, #0]
 801cf4a:	b29b      	uxth	r3, r3
 801cf4c:	4618      	mov	r0, r3
 801cf4e:	683b      	ldr	r3, [r7, #0]
 801cf50:	685a      	ldr	r2, [r3, #4]
 801cf52:	4613      	mov	r3, r2
 801cf54:	009b      	lsls	r3, r3, #2
 801cf56:	4413      	add	r3, r2
 801cf58:	3b41      	subs	r3, #65	; 0x41
 801cf5a:	fa00 f203 	lsl.w	r2, r0, r3
 801cf5e:	687b      	ldr	r3, [r7, #4]
 801cf60:	681b      	ldr	r3, [r3, #0]
 801cf62:	430a      	orrs	r2, r1
 801cf64:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801cf66:	4b29      	ldr	r3, [pc, #164]	; (801d00c <HAL_ADC_ConfigChannel+0x250>)
 801cf68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 801cf6a:	687b      	ldr	r3, [r7, #4]
 801cf6c:	681b      	ldr	r3, [r3, #0]
 801cf6e:	4a28      	ldr	r2, [pc, #160]	; (801d010 <HAL_ADC_ConfigChannel+0x254>)
 801cf70:	4293      	cmp	r3, r2
 801cf72:	d10f      	bne.n	801cf94 <HAL_ADC_ConfigChannel+0x1d8>
 801cf74:	683b      	ldr	r3, [r7, #0]
 801cf76:	681b      	ldr	r3, [r3, #0]
 801cf78:	2b12      	cmp	r3, #18
 801cf7a:	d10b      	bne.n	801cf94 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 801cf7c:	68fb      	ldr	r3, [r7, #12]
 801cf7e:	685b      	ldr	r3, [r3, #4]
 801cf80:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 801cf84:	68fb      	ldr	r3, [r7, #12]
 801cf86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 801cf88:	68fb      	ldr	r3, [r7, #12]
 801cf8a:	685b      	ldr	r3, [r3, #4]
 801cf8c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 801cf90:	68fb      	ldr	r3, [r7, #12]
 801cf92:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 801cf94:	687b      	ldr	r3, [r7, #4]
 801cf96:	681b      	ldr	r3, [r3, #0]
 801cf98:	4a1d      	ldr	r2, [pc, #116]	; (801d010 <HAL_ADC_ConfigChannel+0x254>)
 801cf9a:	4293      	cmp	r3, r2
 801cf9c:	d12b      	bne.n	801cff6 <HAL_ADC_ConfigChannel+0x23a>
 801cf9e:	683b      	ldr	r3, [r7, #0]
 801cfa0:	681b      	ldr	r3, [r3, #0]
 801cfa2:	4a1c      	ldr	r2, [pc, #112]	; (801d014 <HAL_ADC_ConfigChannel+0x258>)
 801cfa4:	4293      	cmp	r3, r2
 801cfa6:	d003      	beq.n	801cfb0 <HAL_ADC_ConfigChannel+0x1f4>
 801cfa8:	683b      	ldr	r3, [r7, #0]
 801cfaa:	681b      	ldr	r3, [r3, #0]
 801cfac:	2b11      	cmp	r3, #17
 801cfae:	d122      	bne.n	801cff6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 801cfb0:	68fb      	ldr	r3, [r7, #12]
 801cfb2:	685b      	ldr	r3, [r3, #4]
 801cfb4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 801cfb8:	68fb      	ldr	r3, [r7, #12]
 801cfba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 801cfbc:	68fb      	ldr	r3, [r7, #12]
 801cfbe:	685b      	ldr	r3, [r3, #4]
 801cfc0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 801cfc4:	68fb      	ldr	r3, [r7, #12]
 801cfc6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 801cfc8:	683b      	ldr	r3, [r7, #0]
 801cfca:	681b      	ldr	r3, [r3, #0]
 801cfcc:	4a11      	ldr	r2, [pc, #68]	; (801d014 <HAL_ADC_ConfigChannel+0x258>)
 801cfce:	4293      	cmp	r3, r2
 801cfd0:	d111      	bne.n	801cff6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 801cfd2:	4b11      	ldr	r3, [pc, #68]	; (801d018 <HAL_ADC_ConfigChannel+0x25c>)
 801cfd4:	681b      	ldr	r3, [r3, #0]
 801cfd6:	4a11      	ldr	r2, [pc, #68]	; (801d01c <HAL_ADC_ConfigChannel+0x260>)
 801cfd8:	fba2 2303 	umull	r2, r3, r2, r3
 801cfdc:	0c9a      	lsrs	r2, r3, #18
 801cfde:	4613      	mov	r3, r2
 801cfe0:	009b      	lsls	r3, r3, #2
 801cfe2:	4413      	add	r3, r2
 801cfe4:	005b      	lsls	r3, r3, #1
 801cfe6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 801cfe8:	e002      	b.n	801cff0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 801cfea:	68bb      	ldr	r3, [r7, #8]
 801cfec:	3b01      	subs	r3, #1
 801cfee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 801cff0:	68bb      	ldr	r3, [r7, #8]
 801cff2:	2b00      	cmp	r3, #0
 801cff4:	d1f9      	bne.n	801cfea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801cff6:	687b      	ldr	r3, [r7, #4]
 801cff8:	2200      	movs	r2, #0
 801cffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 801cffe:	2300      	movs	r3, #0
}
 801d000:	4618      	mov	r0, r3
 801d002:	3714      	adds	r7, #20
 801d004:	46bd      	mov	sp, r7
 801d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d00a:	4770      	bx	lr
 801d00c:	40012300 	.word	0x40012300
 801d010:	40012000 	.word	0x40012000
 801d014:	10000012 	.word	0x10000012
 801d018:	20000000 	.word	0x20000000
 801d01c:	431bde83 	.word	0x431bde83

0801d020 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 801d020:	b480      	push	{r7}
 801d022:	b085      	sub	sp, #20
 801d024:	af00      	add	r7, sp, #0
 801d026:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801d028:	4b79      	ldr	r3, [pc, #484]	; (801d210 <ADC_Init+0x1f0>)
 801d02a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 801d02c:	68fb      	ldr	r3, [r7, #12]
 801d02e:	685b      	ldr	r3, [r3, #4]
 801d030:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801d034:	68fb      	ldr	r3, [r7, #12]
 801d036:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 801d038:	68fb      	ldr	r3, [r7, #12]
 801d03a:	685a      	ldr	r2, [r3, #4]
 801d03c:	687b      	ldr	r3, [r7, #4]
 801d03e:	685b      	ldr	r3, [r3, #4]
 801d040:	431a      	orrs	r2, r3
 801d042:	68fb      	ldr	r3, [r7, #12]
 801d044:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	681b      	ldr	r3, [r3, #0]
 801d04a:	685a      	ldr	r2, [r3, #4]
 801d04c:	687b      	ldr	r3, [r7, #4]
 801d04e:	681b      	ldr	r3, [r3, #0]
 801d050:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801d054:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 801d056:	687b      	ldr	r3, [r7, #4]
 801d058:	681b      	ldr	r3, [r3, #0]
 801d05a:	6859      	ldr	r1, [r3, #4]
 801d05c:	687b      	ldr	r3, [r7, #4]
 801d05e:	691b      	ldr	r3, [r3, #16]
 801d060:	021a      	lsls	r2, r3, #8
 801d062:	687b      	ldr	r3, [r7, #4]
 801d064:	681b      	ldr	r3, [r3, #0]
 801d066:	430a      	orrs	r2, r1
 801d068:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 801d06a:	687b      	ldr	r3, [r7, #4]
 801d06c:	681b      	ldr	r3, [r3, #0]
 801d06e:	685a      	ldr	r2, [r3, #4]
 801d070:	687b      	ldr	r3, [r7, #4]
 801d072:	681b      	ldr	r3, [r3, #0]
 801d074:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 801d078:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 801d07a:	687b      	ldr	r3, [r7, #4]
 801d07c:	681b      	ldr	r3, [r3, #0]
 801d07e:	6859      	ldr	r1, [r3, #4]
 801d080:	687b      	ldr	r3, [r7, #4]
 801d082:	689a      	ldr	r2, [r3, #8]
 801d084:	687b      	ldr	r3, [r7, #4]
 801d086:	681b      	ldr	r3, [r3, #0]
 801d088:	430a      	orrs	r2, r1
 801d08a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 801d08c:	687b      	ldr	r3, [r7, #4]
 801d08e:	681b      	ldr	r3, [r3, #0]
 801d090:	689a      	ldr	r2, [r3, #8]
 801d092:	687b      	ldr	r3, [r7, #4]
 801d094:	681b      	ldr	r3, [r3, #0]
 801d096:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801d09a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 801d09c:	687b      	ldr	r3, [r7, #4]
 801d09e:	681b      	ldr	r3, [r3, #0]
 801d0a0:	6899      	ldr	r1, [r3, #8]
 801d0a2:	687b      	ldr	r3, [r7, #4]
 801d0a4:	68da      	ldr	r2, [r3, #12]
 801d0a6:	687b      	ldr	r3, [r7, #4]
 801d0a8:	681b      	ldr	r3, [r3, #0]
 801d0aa:	430a      	orrs	r2, r1
 801d0ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801d0ae:	687b      	ldr	r3, [r7, #4]
 801d0b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d0b2:	4a58      	ldr	r2, [pc, #352]	; (801d214 <ADC_Init+0x1f4>)
 801d0b4:	4293      	cmp	r3, r2
 801d0b6:	d022      	beq.n	801d0fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 801d0b8:	687b      	ldr	r3, [r7, #4]
 801d0ba:	681b      	ldr	r3, [r3, #0]
 801d0bc:	689a      	ldr	r2, [r3, #8]
 801d0be:	687b      	ldr	r3, [r7, #4]
 801d0c0:	681b      	ldr	r3, [r3, #0]
 801d0c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801d0c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	681b      	ldr	r3, [r3, #0]
 801d0cc:	6899      	ldr	r1, [r3, #8]
 801d0ce:	687b      	ldr	r3, [r7, #4]
 801d0d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801d0d2:	687b      	ldr	r3, [r7, #4]
 801d0d4:	681b      	ldr	r3, [r3, #0]
 801d0d6:	430a      	orrs	r2, r1
 801d0d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	681b      	ldr	r3, [r3, #0]
 801d0de:	689a      	ldr	r2, [r3, #8]
 801d0e0:	687b      	ldr	r3, [r7, #4]
 801d0e2:	681b      	ldr	r3, [r3, #0]
 801d0e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 801d0e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 801d0ea:	687b      	ldr	r3, [r7, #4]
 801d0ec:	681b      	ldr	r3, [r3, #0]
 801d0ee:	6899      	ldr	r1, [r3, #8]
 801d0f0:	687b      	ldr	r3, [r7, #4]
 801d0f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d0f4:	687b      	ldr	r3, [r7, #4]
 801d0f6:	681b      	ldr	r3, [r3, #0]
 801d0f8:	430a      	orrs	r2, r1
 801d0fa:	609a      	str	r2, [r3, #8]
 801d0fc:	e00f      	b.n	801d11e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 801d0fe:	687b      	ldr	r3, [r7, #4]
 801d100:	681b      	ldr	r3, [r3, #0]
 801d102:	689a      	ldr	r2, [r3, #8]
 801d104:	687b      	ldr	r3, [r7, #4]
 801d106:	681b      	ldr	r3, [r3, #0]
 801d108:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801d10c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 801d10e:	687b      	ldr	r3, [r7, #4]
 801d110:	681b      	ldr	r3, [r3, #0]
 801d112:	689a      	ldr	r2, [r3, #8]
 801d114:	687b      	ldr	r3, [r7, #4]
 801d116:	681b      	ldr	r3, [r3, #0]
 801d118:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 801d11c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 801d11e:	687b      	ldr	r3, [r7, #4]
 801d120:	681b      	ldr	r3, [r3, #0]
 801d122:	689a      	ldr	r2, [r3, #8]
 801d124:	687b      	ldr	r3, [r7, #4]
 801d126:	681b      	ldr	r3, [r3, #0]
 801d128:	f022 0202 	bic.w	r2, r2, #2
 801d12c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 801d12e:	687b      	ldr	r3, [r7, #4]
 801d130:	681b      	ldr	r3, [r3, #0]
 801d132:	6899      	ldr	r1, [r3, #8]
 801d134:	687b      	ldr	r3, [r7, #4]
 801d136:	7e1b      	ldrb	r3, [r3, #24]
 801d138:	005a      	lsls	r2, r3, #1
 801d13a:	687b      	ldr	r3, [r7, #4]
 801d13c:	681b      	ldr	r3, [r3, #0]
 801d13e:	430a      	orrs	r2, r1
 801d140:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 801d142:	687b      	ldr	r3, [r7, #4]
 801d144:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d148:	2b00      	cmp	r3, #0
 801d14a:	d01b      	beq.n	801d184 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 801d14c:	687b      	ldr	r3, [r7, #4]
 801d14e:	681b      	ldr	r3, [r3, #0]
 801d150:	685a      	ldr	r2, [r3, #4]
 801d152:	687b      	ldr	r3, [r7, #4]
 801d154:	681b      	ldr	r3, [r3, #0]
 801d156:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801d15a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 801d15c:	687b      	ldr	r3, [r7, #4]
 801d15e:	681b      	ldr	r3, [r3, #0]
 801d160:	685a      	ldr	r2, [r3, #4]
 801d162:	687b      	ldr	r3, [r7, #4]
 801d164:	681b      	ldr	r3, [r3, #0]
 801d166:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 801d16a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 801d16c:	687b      	ldr	r3, [r7, #4]
 801d16e:	681b      	ldr	r3, [r3, #0]
 801d170:	6859      	ldr	r1, [r3, #4]
 801d172:	687b      	ldr	r3, [r7, #4]
 801d174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d176:	3b01      	subs	r3, #1
 801d178:	035a      	lsls	r2, r3, #13
 801d17a:	687b      	ldr	r3, [r7, #4]
 801d17c:	681b      	ldr	r3, [r3, #0]
 801d17e:	430a      	orrs	r2, r1
 801d180:	605a      	str	r2, [r3, #4]
 801d182:	e007      	b.n	801d194 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 801d184:	687b      	ldr	r3, [r7, #4]
 801d186:	681b      	ldr	r3, [r3, #0]
 801d188:	685a      	ldr	r2, [r3, #4]
 801d18a:	687b      	ldr	r3, [r7, #4]
 801d18c:	681b      	ldr	r3, [r3, #0]
 801d18e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801d192:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 801d194:	687b      	ldr	r3, [r7, #4]
 801d196:	681b      	ldr	r3, [r3, #0]
 801d198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d19a:	687b      	ldr	r3, [r7, #4]
 801d19c:	681b      	ldr	r3, [r3, #0]
 801d19e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 801d1a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 801d1a4:	687b      	ldr	r3, [r7, #4]
 801d1a6:	681b      	ldr	r3, [r3, #0]
 801d1a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801d1aa:	687b      	ldr	r3, [r7, #4]
 801d1ac:	69db      	ldr	r3, [r3, #28]
 801d1ae:	3b01      	subs	r3, #1
 801d1b0:	051a      	lsls	r2, r3, #20
 801d1b2:	687b      	ldr	r3, [r7, #4]
 801d1b4:	681b      	ldr	r3, [r3, #0]
 801d1b6:	430a      	orrs	r2, r1
 801d1b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 801d1ba:	687b      	ldr	r3, [r7, #4]
 801d1bc:	681b      	ldr	r3, [r3, #0]
 801d1be:	689a      	ldr	r2, [r3, #8]
 801d1c0:	687b      	ldr	r3, [r7, #4]
 801d1c2:	681b      	ldr	r3, [r3, #0]
 801d1c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 801d1c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 801d1ca:	687b      	ldr	r3, [r7, #4]
 801d1cc:	681b      	ldr	r3, [r3, #0]
 801d1ce:	6899      	ldr	r1, [r3, #8]
 801d1d0:	687b      	ldr	r3, [r7, #4]
 801d1d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d1d6:	025a      	lsls	r2, r3, #9
 801d1d8:	687b      	ldr	r3, [r7, #4]
 801d1da:	681b      	ldr	r3, [r3, #0]
 801d1dc:	430a      	orrs	r2, r1
 801d1de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 801d1e0:	687b      	ldr	r3, [r7, #4]
 801d1e2:	681b      	ldr	r3, [r3, #0]
 801d1e4:	689a      	ldr	r2, [r3, #8]
 801d1e6:	687b      	ldr	r3, [r7, #4]
 801d1e8:	681b      	ldr	r3, [r3, #0]
 801d1ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801d1ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 801d1f0:	687b      	ldr	r3, [r7, #4]
 801d1f2:	681b      	ldr	r3, [r3, #0]
 801d1f4:	6899      	ldr	r1, [r3, #8]
 801d1f6:	687b      	ldr	r3, [r7, #4]
 801d1f8:	695b      	ldr	r3, [r3, #20]
 801d1fa:	029a      	lsls	r2, r3, #10
 801d1fc:	687b      	ldr	r3, [r7, #4]
 801d1fe:	681b      	ldr	r3, [r3, #0]
 801d200:	430a      	orrs	r2, r1
 801d202:	609a      	str	r2, [r3, #8]
}
 801d204:	bf00      	nop
 801d206:	3714      	adds	r7, #20
 801d208:	46bd      	mov	sp, r7
 801d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d20e:	4770      	bx	lr
 801d210:	40012300 	.word	0x40012300
 801d214:	0f000001 	.word	0x0f000001

0801d218 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 801d218:	b580      	push	{r7, lr}
 801d21a:	b084      	sub	sp, #16
 801d21c:	af00      	add	r7, sp, #0
 801d21e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801d220:	687b      	ldr	r3, [r7, #4]
 801d222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d224:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 801d226:	68fb      	ldr	r3, [r7, #12]
 801d228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d22a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 801d22e:	2b00      	cmp	r3, #0
 801d230:	d13c      	bne.n	801d2ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801d232:	68fb      	ldr	r3, [r7, #12]
 801d234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d236:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 801d23a:	68fb      	ldr	r3, [r7, #12]
 801d23c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801d23e:	68fb      	ldr	r3, [r7, #12]
 801d240:	681b      	ldr	r3, [r3, #0]
 801d242:	689b      	ldr	r3, [r3, #8]
 801d244:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801d248:	2b00      	cmp	r3, #0
 801d24a:	d12b      	bne.n	801d2a4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801d24c:	68fb      	ldr	r3, [r7, #12]
 801d24e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801d250:	2b00      	cmp	r3, #0
 801d252:	d127      	bne.n	801d2a4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801d254:	68fb      	ldr	r3, [r7, #12]
 801d256:	681b      	ldr	r3, [r3, #0]
 801d258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d25a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801d25e:	2b00      	cmp	r3, #0
 801d260:	d006      	beq.n	801d270 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801d262:	68fb      	ldr	r3, [r7, #12]
 801d264:	681b      	ldr	r3, [r3, #0]
 801d266:	689b      	ldr	r3, [r3, #8]
 801d268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801d26c:	2b00      	cmp	r3, #0
 801d26e:	d119      	bne.n	801d2a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 801d270:	68fb      	ldr	r3, [r7, #12]
 801d272:	681b      	ldr	r3, [r3, #0]
 801d274:	685a      	ldr	r2, [r3, #4]
 801d276:	68fb      	ldr	r3, [r7, #12]
 801d278:	681b      	ldr	r3, [r3, #0]
 801d27a:	f022 0220 	bic.w	r2, r2, #32
 801d27e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 801d280:	68fb      	ldr	r3, [r7, #12]
 801d282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d284:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801d288:	68fb      	ldr	r3, [r7, #12]
 801d28a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801d28c:	68fb      	ldr	r3, [r7, #12]
 801d28e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d290:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801d294:	2b00      	cmp	r3, #0
 801d296:	d105      	bne.n	801d2a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801d298:	68fb      	ldr	r3, [r7, #12]
 801d29a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d29c:	f043 0201 	orr.w	r2, r3, #1
 801d2a0:	68fb      	ldr	r3, [r7, #12]
 801d2a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801d2a4:	68f8      	ldr	r0, [r7, #12]
 801d2a6:	f7ff fd61 	bl	801cd6c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 801d2aa:	e00e      	b.n	801d2ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 801d2ac:	68fb      	ldr	r3, [r7, #12]
 801d2ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d2b0:	f003 0310 	and.w	r3, r3, #16
 801d2b4:	2b00      	cmp	r3, #0
 801d2b6:	d003      	beq.n	801d2c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 801d2b8:	68f8      	ldr	r0, [r7, #12]
 801d2ba:	f7ff fd75 	bl	801cda8 <HAL_ADC_ErrorCallback>
}
 801d2be:	e004      	b.n	801d2ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 801d2c0:	68fb      	ldr	r3, [r7, #12]
 801d2c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d2c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801d2c6:	6878      	ldr	r0, [r7, #4]
 801d2c8:	4798      	blx	r3
}
 801d2ca:	bf00      	nop
 801d2cc:	3710      	adds	r7, #16
 801d2ce:	46bd      	mov	sp, r7
 801d2d0:	bd80      	pop	{r7, pc}

0801d2d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 801d2d2:	b580      	push	{r7, lr}
 801d2d4:	b084      	sub	sp, #16
 801d2d6:	af00      	add	r7, sp, #0
 801d2d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801d2da:	687b      	ldr	r3, [r7, #4]
 801d2dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d2de:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 801d2e0:	68f8      	ldr	r0, [r7, #12]
 801d2e2:	f7ff fd4d 	bl	801cd80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801d2e6:	bf00      	nop
 801d2e8:	3710      	adds	r7, #16
 801d2ea:	46bd      	mov	sp, r7
 801d2ec:	bd80      	pop	{r7, pc}

0801d2ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 801d2ee:	b580      	push	{r7, lr}
 801d2f0:	b084      	sub	sp, #16
 801d2f2:	af00      	add	r7, sp, #0
 801d2f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801d2f6:	687b      	ldr	r3, [r7, #4]
 801d2f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d2fa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 801d2fc:	68fb      	ldr	r3, [r7, #12]
 801d2fe:	2240      	movs	r2, #64	; 0x40
 801d300:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 801d302:	68fb      	ldr	r3, [r7, #12]
 801d304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d306:	f043 0204 	orr.w	r2, r3, #4
 801d30a:	68fb      	ldr	r3, [r7, #12]
 801d30c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 801d30e:	68f8      	ldr	r0, [r7, #12]
 801d310:	f7ff fd4a 	bl	801cda8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801d314:	bf00      	nop
 801d316:	3710      	adds	r7, #16
 801d318:	46bd      	mov	sp, r7
 801d31a:	bd80      	pop	{r7, pc}

0801d31c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801d31c:	b480      	push	{r7}
 801d31e:	b083      	sub	sp, #12
 801d320:	af00      	add	r7, sp, #0
 801d322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 801d324:	bf00      	nop
 801d326:	370c      	adds	r7, #12
 801d328:	46bd      	mov	sp, r7
 801d32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d32e:	4770      	bx	lr

0801d330 <__NVIC_SetPriorityGrouping>:
{
 801d330:	b480      	push	{r7}
 801d332:	b085      	sub	sp, #20
 801d334:	af00      	add	r7, sp, #0
 801d336:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801d338:	687b      	ldr	r3, [r7, #4]
 801d33a:	f003 0307 	and.w	r3, r3, #7
 801d33e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801d340:	4b0c      	ldr	r3, [pc, #48]	; (801d374 <__NVIC_SetPriorityGrouping+0x44>)
 801d342:	68db      	ldr	r3, [r3, #12]
 801d344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801d346:	68ba      	ldr	r2, [r7, #8]
 801d348:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 801d34c:	4013      	ands	r3, r2
 801d34e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801d350:	68fb      	ldr	r3, [r7, #12]
 801d352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 801d354:	68bb      	ldr	r3, [r7, #8]
 801d356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801d358:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 801d35c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801d360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801d362:	4a04      	ldr	r2, [pc, #16]	; (801d374 <__NVIC_SetPriorityGrouping+0x44>)
 801d364:	68bb      	ldr	r3, [r7, #8]
 801d366:	60d3      	str	r3, [r2, #12]
}
 801d368:	bf00      	nop
 801d36a:	3714      	adds	r7, #20
 801d36c:	46bd      	mov	sp, r7
 801d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d372:	4770      	bx	lr
 801d374:	e000ed00 	.word	0xe000ed00

0801d378 <__NVIC_GetPriorityGrouping>:
{
 801d378:	b480      	push	{r7}
 801d37a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 801d37c:	4b04      	ldr	r3, [pc, #16]	; (801d390 <__NVIC_GetPriorityGrouping+0x18>)
 801d37e:	68db      	ldr	r3, [r3, #12]
 801d380:	0a1b      	lsrs	r3, r3, #8
 801d382:	f003 0307 	and.w	r3, r3, #7
}
 801d386:	4618      	mov	r0, r3
 801d388:	46bd      	mov	sp, r7
 801d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d38e:	4770      	bx	lr
 801d390:	e000ed00 	.word	0xe000ed00

0801d394 <__NVIC_EnableIRQ>:
{
 801d394:	b480      	push	{r7}
 801d396:	b083      	sub	sp, #12
 801d398:	af00      	add	r7, sp, #0
 801d39a:	4603      	mov	r3, r0
 801d39c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801d39e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d3a2:	2b00      	cmp	r3, #0
 801d3a4:	db0b      	blt.n	801d3be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801d3a6:	79fb      	ldrb	r3, [r7, #7]
 801d3a8:	f003 021f 	and.w	r2, r3, #31
 801d3ac:	4907      	ldr	r1, [pc, #28]	; (801d3cc <__NVIC_EnableIRQ+0x38>)
 801d3ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d3b2:	095b      	lsrs	r3, r3, #5
 801d3b4:	2001      	movs	r0, #1
 801d3b6:	fa00 f202 	lsl.w	r2, r0, r2
 801d3ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801d3be:	bf00      	nop
 801d3c0:	370c      	adds	r7, #12
 801d3c2:	46bd      	mov	sp, r7
 801d3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3c8:	4770      	bx	lr
 801d3ca:	bf00      	nop
 801d3cc:	e000e100 	.word	0xe000e100

0801d3d0 <__NVIC_DisableIRQ>:
{
 801d3d0:	b480      	push	{r7}
 801d3d2:	b083      	sub	sp, #12
 801d3d4:	af00      	add	r7, sp, #0
 801d3d6:	4603      	mov	r3, r0
 801d3d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801d3da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d3de:	2b00      	cmp	r3, #0
 801d3e0:	db12      	blt.n	801d408 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801d3e2:	79fb      	ldrb	r3, [r7, #7]
 801d3e4:	f003 021f 	and.w	r2, r3, #31
 801d3e8:	490a      	ldr	r1, [pc, #40]	; (801d414 <__NVIC_DisableIRQ+0x44>)
 801d3ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d3ee:	095b      	lsrs	r3, r3, #5
 801d3f0:	2001      	movs	r0, #1
 801d3f2:	fa00 f202 	lsl.w	r2, r0, r2
 801d3f6:	3320      	adds	r3, #32
 801d3f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 801d3fc:	f3bf 8f4f 	dsb	sy
}
 801d400:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801d402:	f3bf 8f6f 	isb	sy
}
 801d406:	bf00      	nop
}
 801d408:	bf00      	nop
 801d40a:	370c      	adds	r7, #12
 801d40c:	46bd      	mov	sp, r7
 801d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d412:	4770      	bx	lr
 801d414:	e000e100 	.word	0xe000e100

0801d418 <__NVIC_SetPriority>:
{
 801d418:	b480      	push	{r7}
 801d41a:	b083      	sub	sp, #12
 801d41c:	af00      	add	r7, sp, #0
 801d41e:	4603      	mov	r3, r0
 801d420:	6039      	str	r1, [r7, #0]
 801d422:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801d424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d428:	2b00      	cmp	r3, #0
 801d42a:	db0a      	blt.n	801d442 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801d42c:	683b      	ldr	r3, [r7, #0]
 801d42e:	b2da      	uxtb	r2, r3
 801d430:	490c      	ldr	r1, [pc, #48]	; (801d464 <__NVIC_SetPriority+0x4c>)
 801d432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d436:	0112      	lsls	r2, r2, #4
 801d438:	b2d2      	uxtb	r2, r2
 801d43a:	440b      	add	r3, r1
 801d43c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801d440:	e00a      	b.n	801d458 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801d442:	683b      	ldr	r3, [r7, #0]
 801d444:	b2da      	uxtb	r2, r3
 801d446:	4908      	ldr	r1, [pc, #32]	; (801d468 <__NVIC_SetPriority+0x50>)
 801d448:	79fb      	ldrb	r3, [r7, #7]
 801d44a:	f003 030f 	and.w	r3, r3, #15
 801d44e:	3b04      	subs	r3, #4
 801d450:	0112      	lsls	r2, r2, #4
 801d452:	b2d2      	uxtb	r2, r2
 801d454:	440b      	add	r3, r1
 801d456:	761a      	strb	r2, [r3, #24]
}
 801d458:	bf00      	nop
 801d45a:	370c      	adds	r7, #12
 801d45c:	46bd      	mov	sp, r7
 801d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d462:	4770      	bx	lr
 801d464:	e000e100 	.word	0xe000e100
 801d468:	e000ed00 	.word	0xe000ed00

0801d46c <NVIC_EncodePriority>:
{
 801d46c:	b480      	push	{r7}
 801d46e:	b089      	sub	sp, #36	; 0x24
 801d470:	af00      	add	r7, sp, #0
 801d472:	60f8      	str	r0, [r7, #12]
 801d474:	60b9      	str	r1, [r7, #8]
 801d476:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 801d478:	68fb      	ldr	r3, [r7, #12]
 801d47a:	f003 0307 	and.w	r3, r3, #7
 801d47e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801d480:	69fb      	ldr	r3, [r7, #28]
 801d482:	f1c3 0307 	rsb	r3, r3, #7
 801d486:	2b04      	cmp	r3, #4
 801d488:	bf28      	it	cs
 801d48a:	2304      	movcs	r3, #4
 801d48c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801d48e:	69fb      	ldr	r3, [r7, #28]
 801d490:	3304      	adds	r3, #4
 801d492:	2b06      	cmp	r3, #6
 801d494:	d902      	bls.n	801d49c <NVIC_EncodePriority+0x30>
 801d496:	69fb      	ldr	r3, [r7, #28]
 801d498:	3b03      	subs	r3, #3
 801d49a:	e000      	b.n	801d49e <NVIC_EncodePriority+0x32>
 801d49c:	2300      	movs	r3, #0
 801d49e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801d4a0:	f04f 32ff 	mov.w	r2, #4294967295
 801d4a4:	69bb      	ldr	r3, [r7, #24]
 801d4a6:	fa02 f303 	lsl.w	r3, r2, r3
 801d4aa:	43da      	mvns	r2, r3
 801d4ac:	68bb      	ldr	r3, [r7, #8]
 801d4ae:	401a      	ands	r2, r3
 801d4b0:	697b      	ldr	r3, [r7, #20]
 801d4b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 801d4b4:	f04f 31ff 	mov.w	r1, #4294967295
 801d4b8:	697b      	ldr	r3, [r7, #20]
 801d4ba:	fa01 f303 	lsl.w	r3, r1, r3
 801d4be:	43d9      	mvns	r1, r3
 801d4c0:	687b      	ldr	r3, [r7, #4]
 801d4c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801d4c4:	4313      	orrs	r3, r2
}
 801d4c6:	4618      	mov	r0, r3
 801d4c8:	3724      	adds	r7, #36	; 0x24
 801d4ca:	46bd      	mov	sp, r7
 801d4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4d0:	4770      	bx	lr
	...

0801d4d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801d4d4:	b580      	push	{r7, lr}
 801d4d6:	b082      	sub	sp, #8
 801d4d8:	af00      	add	r7, sp, #0
 801d4da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801d4dc:	687b      	ldr	r3, [r7, #4]
 801d4de:	3b01      	subs	r3, #1
 801d4e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801d4e4:	d301      	bcc.n	801d4ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801d4e6:	2301      	movs	r3, #1
 801d4e8:	e00f      	b.n	801d50a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801d4ea:	4a0a      	ldr	r2, [pc, #40]	; (801d514 <SysTick_Config+0x40>)
 801d4ec:	687b      	ldr	r3, [r7, #4]
 801d4ee:	3b01      	subs	r3, #1
 801d4f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801d4f2:	210f      	movs	r1, #15
 801d4f4:	f04f 30ff 	mov.w	r0, #4294967295
 801d4f8:	f7ff ff8e 	bl	801d418 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 801d4fc:	4b05      	ldr	r3, [pc, #20]	; (801d514 <SysTick_Config+0x40>)
 801d4fe:	2200      	movs	r2, #0
 801d500:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801d502:	4b04      	ldr	r3, [pc, #16]	; (801d514 <SysTick_Config+0x40>)
 801d504:	2207      	movs	r2, #7
 801d506:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801d508:	2300      	movs	r3, #0
}
 801d50a:	4618      	mov	r0, r3
 801d50c:	3708      	adds	r7, #8
 801d50e:	46bd      	mov	sp, r7
 801d510:	bd80      	pop	{r7, pc}
 801d512:	bf00      	nop
 801d514:	e000e010 	.word	0xe000e010

0801d518 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801d518:	b580      	push	{r7, lr}
 801d51a:	b082      	sub	sp, #8
 801d51c:	af00      	add	r7, sp, #0
 801d51e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 801d520:	6878      	ldr	r0, [r7, #4]
 801d522:	f7ff ff05 	bl	801d330 <__NVIC_SetPriorityGrouping>
}
 801d526:	bf00      	nop
 801d528:	3708      	adds	r7, #8
 801d52a:	46bd      	mov	sp, r7
 801d52c:	bd80      	pop	{r7, pc}

0801d52e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 801d52e:	b580      	push	{r7, lr}
 801d530:	b086      	sub	sp, #24
 801d532:	af00      	add	r7, sp, #0
 801d534:	4603      	mov	r3, r0
 801d536:	60b9      	str	r1, [r7, #8]
 801d538:	607a      	str	r2, [r7, #4]
 801d53a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 801d53c:	2300      	movs	r3, #0
 801d53e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 801d540:	f7ff ff1a 	bl	801d378 <__NVIC_GetPriorityGrouping>
 801d544:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801d546:	687a      	ldr	r2, [r7, #4]
 801d548:	68b9      	ldr	r1, [r7, #8]
 801d54a:	6978      	ldr	r0, [r7, #20]
 801d54c:	f7ff ff8e 	bl	801d46c <NVIC_EncodePriority>
 801d550:	4602      	mov	r2, r0
 801d552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d556:	4611      	mov	r1, r2
 801d558:	4618      	mov	r0, r3
 801d55a:	f7ff ff5d 	bl	801d418 <__NVIC_SetPriority>
}
 801d55e:	bf00      	nop
 801d560:	3718      	adds	r7, #24
 801d562:	46bd      	mov	sp, r7
 801d564:	bd80      	pop	{r7, pc}

0801d566 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801d566:	b580      	push	{r7, lr}
 801d568:	b082      	sub	sp, #8
 801d56a:	af00      	add	r7, sp, #0
 801d56c:	4603      	mov	r3, r0
 801d56e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 801d570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d574:	4618      	mov	r0, r3
 801d576:	f7ff ff0d 	bl	801d394 <__NVIC_EnableIRQ>
}
 801d57a:	bf00      	nop
 801d57c:	3708      	adds	r7, #8
 801d57e:	46bd      	mov	sp, r7
 801d580:	bd80      	pop	{r7, pc}

0801d582 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 801d582:	b580      	push	{r7, lr}
 801d584:	b082      	sub	sp, #8
 801d586:	af00      	add	r7, sp, #0
 801d588:	4603      	mov	r3, r0
 801d58a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 801d58c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d590:	4618      	mov	r0, r3
 801d592:	f7ff ff1d 	bl	801d3d0 <__NVIC_DisableIRQ>
}
 801d596:	bf00      	nop
 801d598:	3708      	adds	r7, #8
 801d59a:	46bd      	mov	sp, r7
 801d59c:	bd80      	pop	{r7, pc}

0801d59e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 801d59e:	b580      	push	{r7, lr}
 801d5a0:	b082      	sub	sp, #8
 801d5a2:	af00      	add	r7, sp, #0
 801d5a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801d5a6:	6878      	ldr	r0, [r7, #4]
 801d5a8:	f7ff ff94 	bl	801d4d4 <SysTick_Config>
 801d5ac:	4603      	mov	r3, r0
}
 801d5ae:	4618      	mov	r0, r3
 801d5b0:	3708      	adds	r7, #8
 801d5b2:	46bd      	mov	sp, r7
 801d5b4:	bd80      	pop	{r7, pc}
	...

0801d5b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 801d5b8:	b580      	push	{r7, lr}
 801d5ba:	b086      	sub	sp, #24
 801d5bc:	af00      	add	r7, sp, #0
 801d5be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 801d5c0:	2300      	movs	r3, #0
 801d5c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 801d5c4:	f7ff f94a 	bl	801c85c <HAL_GetTick>
 801d5c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 801d5ca:	687b      	ldr	r3, [r7, #4]
 801d5cc:	2b00      	cmp	r3, #0
 801d5ce:	d101      	bne.n	801d5d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 801d5d0:	2301      	movs	r3, #1
 801d5d2:	e099      	b.n	801d708 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 801d5d4:	687b      	ldr	r3, [r7, #4]
 801d5d6:	2200      	movs	r2, #0
 801d5d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 801d5dc:	687b      	ldr	r3, [r7, #4]
 801d5de:	2202      	movs	r2, #2
 801d5e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 801d5e4:	687b      	ldr	r3, [r7, #4]
 801d5e6:	681b      	ldr	r3, [r3, #0]
 801d5e8:	681a      	ldr	r2, [r3, #0]
 801d5ea:	687b      	ldr	r3, [r7, #4]
 801d5ec:	681b      	ldr	r3, [r3, #0]
 801d5ee:	f022 0201 	bic.w	r2, r2, #1
 801d5f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801d5f4:	e00f      	b.n	801d616 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 801d5f6:	f7ff f931 	bl	801c85c <HAL_GetTick>
 801d5fa:	4602      	mov	r2, r0
 801d5fc:	693b      	ldr	r3, [r7, #16]
 801d5fe:	1ad3      	subs	r3, r2, r3
 801d600:	2b05      	cmp	r3, #5
 801d602:	d908      	bls.n	801d616 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 801d604:	687b      	ldr	r3, [r7, #4]
 801d606:	2220      	movs	r2, #32
 801d608:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 801d60a:	687b      	ldr	r3, [r7, #4]
 801d60c:	2203      	movs	r2, #3
 801d60e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 801d612:	2303      	movs	r3, #3
 801d614:	e078      	b.n	801d708 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801d616:	687b      	ldr	r3, [r7, #4]
 801d618:	681b      	ldr	r3, [r3, #0]
 801d61a:	681b      	ldr	r3, [r3, #0]
 801d61c:	f003 0301 	and.w	r3, r3, #1
 801d620:	2b00      	cmp	r3, #0
 801d622:	d1e8      	bne.n	801d5f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 801d624:	687b      	ldr	r3, [r7, #4]
 801d626:	681b      	ldr	r3, [r3, #0]
 801d628:	681b      	ldr	r3, [r3, #0]
 801d62a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 801d62c:	697a      	ldr	r2, [r7, #20]
 801d62e:	4b38      	ldr	r3, [pc, #224]	; (801d710 <HAL_DMA_Init+0x158>)
 801d630:	4013      	ands	r3, r2
 801d632:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	685a      	ldr	r2, [r3, #4]
 801d638:	687b      	ldr	r3, [r7, #4]
 801d63a:	689b      	ldr	r3, [r3, #8]
 801d63c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801d63e:	687b      	ldr	r3, [r7, #4]
 801d640:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801d642:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801d644:	687b      	ldr	r3, [r7, #4]
 801d646:	691b      	ldr	r3, [r3, #16]
 801d648:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801d64a:	687b      	ldr	r3, [r7, #4]
 801d64c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801d64e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801d650:	687b      	ldr	r3, [r7, #4]
 801d652:	699b      	ldr	r3, [r3, #24]
 801d654:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801d656:	687b      	ldr	r3, [r7, #4]
 801d658:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801d65a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801d65c:	687b      	ldr	r3, [r7, #4]
 801d65e:	6a1b      	ldr	r3, [r3, #32]
 801d660:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801d662:	697a      	ldr	r2, [r7, #20]
 801d664:	4313      	orrs	r3, r2
 801d666:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 801d668:	687b      	ldr	r3, [r7, #4]
 801d66a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d66c:	2b04      	cmp	r3, #4
 801d66e:	d107      	bne.n	801d680 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 801d670:	687b      	ldr	r3, [r7, #4]
 801d672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801d678:	4313      	orrs	r3, r2
 801d67a:	697a      	ldr	r2, [r7, #20]
 801d67c:	4313      	orrs	r3, r2
 801d67e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 801d680:	687b      	ldr	r3, [r7, #4]
 801d682:	681b      	ldr	r3, [r3, #0]
 801d684:	697a      	ldr	r2, [r7, #20]
 801d686:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 801d688:	687b      	ldr	r3, [r7, #4]
 801d68a:	681b      	ldr	r3, [r3, #0]
 801d68c:	695b      	ldr	r3, [r3, #20]
 801d68e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 801d690:	697b      	ldr	r3, [r7, #20]
 801d692:	f023 0307 	bic.w	r3, r3, #7
 801d696:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 801d698:	687b      	ldr	r3, [r7, #4]
 801d69a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d69c:	697a      	ldr	r2, [r7, #20]
 801d69e:	4313      	orrs	r3, r2
 801d6a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 801d6a2:	687b      	ldr	r3, [r7, #4]
 801d6a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d6a6:	2b04      	cmp	r3, #4
 801d6a8:	d117      	bne.n	801d6da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 801d6aa:	687b      	ldr	r3, [r7, #4]
 801d6ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d6ae:	697a      	ldr	r2, [r7, #20]
 801d6b0:	4313      	orrs	r3, r2
 801d6b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 801d6b4:	687b      	ldr	r3, [r7, #4]
 801d6b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d6b8:	2b00      	cmp	r3, #0
 801d6ba:	d00e      	beq.n	801d6da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 801d6bc:	6878      	ldr	r0, [r7, #4]
 801d6be:	f000 fafb 	bl	801dcb8 <DMA_CheckFifoParam>
 801d6c2:	4603      	mov	r3, r0
 801d6c4:	2b00      	cmp	r3, #0
 801d6c6:	d008      	beq.n	801d6da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 801d6c8:	687b      	ldr	r3, [r7, #4]
 801d6ca:	2240      	movs	r2, #64	; 0x40
 801d6cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801d6ce:	687b      	ldr	r3, [r7, #4]
 801d6d0:	2201      	movs	r2, #1
 801d6d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 801d6d6:	2301      	movs	r3, #1
 801d6d8:	e016      	b.n	801d708 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 801d6da:	687b      	ldr	r3, [r7, #4]
 801d6dc:	681b      	ldr	r3, [r3, #0]
 801d6de:	697a      	ldr	r2, [r7, #20]
 801d6e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801d6e2:	6878      	ldr	r0, [r7, #4]
 801d6e4:	f000 fab2 	bl	801dc4c <DMA_CalcBaseAndBitshift>
 801d6e8:	4603      	mov	r3, r0
 801d6ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 801d6ec:	687b      	ldr	r3, [r7, #4]
 801d6ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d6f0:	223f      	movs	r2, #63	; 0x3f
 801d6f2:	409a      	lsls	r2, r3
 801d6f4:	68fb      	ldr	r3, [r7, #12]
 801d6f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801d6f8:	687b      	ldr	r3, [r7, #4]
 801d6fa:	2200      	movs	r2, #0
 801d6fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 801d6fe:	687b      	ldr	r3, [r7, #4]
 801d700:	2201      	movs	r2, #1
 801d702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 801d706:	2300      	movs	r3, #0
}
 801d708:	4618      	mov	r0, r3
 801d70a:	3718      	adds	r7, #24
 801d70c:	46bd      	mov	sp, r7
 801d70e:	bd80      	pop	{r7, pc}
 801d710:	f010803f 	.word	0xf010803f

0801d714 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 801d714:	b580      	push	{r7, lr}
 801d716:	b084      	sub	sp, #16
 801d718:	af00      	add	r7, sp, #0
 801d71a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 801d71c:	687b      	ldr	r3, [r7, #4]
 801d71e:	2b00      	cmp	r3, #0
 801d720:	d101      	bne.n	801d726 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 801d722:	2301      	movs	r3, #1
 801d724:	e050      	b.n	801d7c8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 801d726:	687b      	ldr	r3, [r7, #4]
 801d728:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801d72c:	b2db      	uxtb	r3, r3
 801d72e:	2b02      	cmp	r3, #2
 801d730:	d101      	bne.n	801d736 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 801d732:	2302      	movs	r3, #2
 801d734:	e048      	b.n	801d7c8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 801d736:	687b      	ldr	r3, [r7, #4]
 801d738:	681b      	ldr	r3, [r3, #0]
 801d73a:	681a      	ldr	r2, [r3, #0]
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	681b      	ldr	r3, [r3, #0]
 801d740:	f022 0201 	bic.w	r2, r2, #1
 801d744:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 801d746:	687b      	ldr	r3, [r7, #4]
 801d748:	681b      	ldr	r3, [r3, #0]
 801d74a:	2200      	movs	r2, #0
 801d74c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 801d74e:	687b      	ldr	r3, [r7, #4]
 801d750:	681b      	ldr	r3, [r3, #0]
 801d752:	2200      	movs	r2, #0
 801d754:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 801d756:	687b      	ldr	r3, [r7, #4]
 801d758:	681b      	ldr	r3, [r3, #0]
 801d75a:	2200      	movs	r2, #0
 801d75c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 801d75e:	687b      	ldr	r3, [r7, #4]
 801d760:	681b      	ldr	r3, [r3, #0]
 801d762:	2200      	movs	r2, #0
 801d764:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 801d766:	687b      	ldr	r3, [r7, #4]
 801d768:	681b      	ldr	r3, [r3, #0]
 801d76a:	2200      	movs	r2, #0
 801d76c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 801d76e:	687b      	ldr	r3, [r7, #4]
 801d770:	681b      	ldr	r3, [r3, #0]
 801d772:	2221      	movs	r2, #33	; 0x21
 801d774:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801d776:	6878      	ldr	r0, [r7, #4]
 801d778:	f000 fa68 	bl	801dc4c <DMA_CalcBaseAndBitshift>
 801d77c:	4603      	mov	r3, r0
 801d77e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 801d780:	687b      	ldr	r3, [r7, #4]
 801d782:	2200      	movs	r2, #0
 801d784:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 801d786:	687b      	ldr	r3, [r7, #4]
 801d788:	2200      	movs	r2, #0
 801d78a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 801d78c:	687b      	ldr	r3, [r7, #4]
 801d78e:	2200      	movs	r2, #0
 801d790:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 801d792:	687b      	ldr	r3, [r7, #4]
 801d794:	2200      	movs	r2, #0
 801d796:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 801d798:	687b      	ldr	r3, [r7, #4]
 801d79a:	2200      	movs	r2, #0
 801d79c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 801d79e:	687b      	ldr	r3, [r7, #4]
 801d7a0:	2200      	movs	r2, #0
 801d7a2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 801d7a4:	687b      	ldr	r3, [r7, #4]
 801d7a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d7a8:	223f      	movs	r2, #63	; 0x3f
 801d7aa:	409a      	lsls	r2, r3
 801d7ac:	68fb      	ldr	r3, [r7, #12]
 801d7ae:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801d7b0:	687b      	ldr	r3, [r7, #4]
 801d7b2:	2200      	movs	r2, #0
 801d7b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 801d7b6:	687b      	ldr	r3, [r7, #4]
 801d7b8:	2200      	movs	r2, #0
 801d7ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 801d7be:	687b      	ldr	r3, [r7, #4]
 801d7c0:	2200      	movs	r2, #0
 801d7c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 801d7c6:	2300      	movs	r3, #0
}
 801d7c8:	4618      	mov	r0, r3
 801d7ca:	3710      	adds	r7, #16
 801d7cc:	46bd      	mov	sp, r7
 801d7ce:	bd80      	pop	{r7, pc}

0801d7d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801d7d0:	b580      	push	{r7, lr}
 801d7d2:	b086      	sub	sp, #24
 801d7d4:	af00      	add	r7, sp, #0
 801d7d6:	60f8      	str	r0, [r7, #12]
 801d7d8:	60b9      	str	r1, [r7, #8]
 801d7da:	607a      	str	r2, [r7, #4]
 801d7dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801d7de:	2300      	movs	r3, #0
 801d7e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801d7e2:	68fb      	ldr	r3, [r7, #12]
 801d7e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d7e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 801d7e8:	68fb      	ldr	r3, [r7, #12]
 801d7ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801d7ee:	2b01      	cmp	r3, #1
 801d7f0:	d101      	bne.n	801d7f6 <HAL_DMA_Start_IT+0x26>
 801d7f2:	2302      	movs	r3, #2
 801d7f4:	e040      	b.n	801d878 <HAL_DMA_Start_IT+0xa8>
 801d7f6:	68fb      	ldr	r3, [r7, #12]
 801d7f8:	2201      	movs	r2, #1
 801d7fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 801d7fe:	68fb      	ldr	r3, [r7, #12]
 801d800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801d804:	b2db      	uxtb	r3, r3
 801d806:	2b01      	cmp	r3, #1
 801d808:	d12f      	bne.n	801d86a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 801d80a:	68fb      	ldr	r3, [r7, #12]
 801d80c:	2202      	movs	r2, #2
 801d80e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801d812:	68fb      	ldr	r3, [r7, #12]
 801d814:	2200      	movs	r2, #0
 801d816:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801d818:	683b      	ldr	r3, [r7, #0]
 801d81a:	687a      	ldr	r2, [r7, #4]
 801d81c:	68b9      	ldr	r1, [r7, #8]
 801d81e:	68f8      	ldr	r0, [r7, #12]
 801d820:	f000 f9e6 	bl	801dbf0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 801d824:	68fb      	ldr	r3, [r7, #12]
 801d826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d828:	223f      	movs	r2, #63	; 0x3f
 801d82a:	409a      	lsls	r2, r3
 801d82c:	693b      	ldr	r3, [r7, #16]
 801d82e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 801d830:	68fb      	ldr	r3, [r7, #12]
 801d832:	681b      	ldr	r3, [r3, #0]
 801d834:	681a      	ldr	r2, [r3, #0]
 801d836:	68fb      	ldr	r3, [r7, #12]
 801d838:	681b      	ldr	r3, [r3, #0]
 801d83a:	f042 0216 	orr.w	r2, r2, #22
 801d83e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 801d840:	68fb      	ldr	r3, [r7, #12]
 801d842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d844:	2b00      	cmp	r3, #0
 801d846:	d007      	beq.n	801d858 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 801d848:	68fb      	ldr	r3, [r7, #12]
 801d84a:	681b      	ldr	r3, [r3, #0]
 801d84c:	681a      	ldr	r2, [r3, #0]
 801d84e:	68fb      	ldr	r3, [r7, #12]
 801d850:	681b      	ldr	r3, [r3, #0]
 801d852:	f042 0208 	orr.w	r2, r2, #8
 801d856:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 801d858:	68fb      	ldr	r3, [r7, #12]
 801d85a:	681b      	ldr	r3, [r3, #0]
 801d85c:	681a      	ldr	r2, [r3, #0]
 801d85e:	68fb      	ldr	r3, [r7, #12]
 801d860:	681b      	ldr	r3, [r3, #0]
 801d862:	f042 0201 	orr.w	r2, r2, #1
 801d866:	601a      	str	r2, [r3, #0]
 801d868:	e005      	b.n	801d876 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 801d86a:	68fb      	ldr	r3, [r7, #12]
 801d86c:	2200      	movs	r2, #0
 801d86e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 801d872:	2302      	movs	r3, #2
 801d874:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 801d876:	7dfb      	ldrb	r3, [r7, #23]
}
 801d878:	4618      	mov	r0, r3
 801d87a:	3718      	adds	r7, #24
 801d87c:	46bd      	mov	sp, r7
 801d87e:	bd80      	pop	{r7, pc}

0801d880 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801d880:	b480      	push	{r7}
 801d882:	b083      	sub	sp, #12
 801d884:	af00      	add	r7, sp, #0
 801d886:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801d888:	687b      	ldr	r3, [r7, #4]
 801d88a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801d88e:	b2db      	uxtb	r3, r3
 801d890:	2b02      	cmp	r3, #2
 801d892:	d004      	beq.n	801d89e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801d894:	687b      	ldr	r3, [r7, #4]
 801d896:	2280      	movs	r2, #128	; 0x80
 801d898:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 801d89a:	2301      	movs	r3, #1
 801d89c:	e00c      	b.n	801d8b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 801d89e:	687b      	ldr	r3, [r7, #4]
 801d8a0:	2205      	movs	r2, #5
 801d8a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 801d8a6:	687b      	ldr	r3, [r7, #4]
 801d8a8:	681b      	ldr	r3, [r3, #0]
 801d8aa:	681a      	ldr	r2, [r3, #0]
 801d8ac:	687b      	ldr	r3, [r7, #4]
 801d8ae:	681b      	ldr	r3, [r3, #0]
 801d8b0:	f022 0201 	bic.w	r2, r2, #1
 801d8b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801d8b6:	2300      	movs	r3, #0
}
 801d8b8:	4618      	mov	r0, r3
 801d8ba:	370c      	adds	r7, #12
 801d8bc:	46bd      	mov	sp, r7
 801d8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d8c2:	4770      	bx	lr

0801d8c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 801d8c4:	b580      	push	{r7, lr}
 801d8c6:	b086      	sub	sp, #24
 801d8c8:	af00      	add	r7, sp, #0
 801d8ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 801d8cc:	2300      	movs	r3, #0
 801d8ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 801d8d0:	4b8e      	ldr	r3, [pc, #568]	; (801db0c <HAL_DMA_IRQHandler+0x248>)
 801d8d2:	681b      	ldr	r3, [r3, #0]
 801d8d4:	4a8e      	ldr	r2, [pc, #568]	; (801db10 <HAL_DMA_IRQHandler+0x24c>)
 801d8d6:	fba2 2303 	umull	r2, r3, r2, r3
 801d8da:	0a9b      	lsrs	r3, r3, #10
 801d8dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801d8de:	687b      	ldr	r3, [r7, #4]
 801d8e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d8e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 801d8e4:	693b      	ldr	r3, [r7, #16]
 801d8e6:	681b      	ldr	r3, [r3, #0]
 801d8e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 801d8ea:	687b      	ldr	r3, [r7, #4]
 801d8ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d8ee:	2208      	movs	r2, #8
 801d8f0:	409a      	lsls	r2, r3
 801d8f2:	68fb      	ldr	r3, [r7, #12]
 801d8f4:	4013      	ands	r3, r2
 801d8f6:	2b00      	cmp	r3, #0
 801d8f8:	d01a      	beq.n	801d930 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 801d8fa:	687b      	ldr	r3, [r7, #4]
 801d8fc:	681b      	ldr	r3, [r3, #0]
 801d8fe:	681b      	ldr	r3, [r3, #0]
 801d900:	f003 0304 	and.w	r3, r3, #4
 801d904:	2b00      	cmp	r3, #0
 801d906:	d013      	beq.n	801d930 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 801d908:	687b      	ldr	r3, [r7, #4]
 801d90a:	681b      	ldr	r3, [r3, #0]
 801d90c:	681a      	ldr	r2, [r3, #0]
 801d90e:	687b      	ldr	r3, [r7, #4]
 801d910:	681b      	ldr	r3, [r3, #0]
 801d912:	f022 0204 	bic.w	r2, r2, #4
 801d916:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d91c:	2208      	movs	r2, #8
 801d91e:	409a      	lsls	r2, r3
 801d920:	693b      	ldr	r3, [r7, #16]
 801d922:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 801d924:	687b      	ldr	r3, [r7, #4]
 801d926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d928:	f043 0201 	orr.w	r2, r3, #1
 801d92c:	687b      	ldr	r3, [r7, #4]
 801d92e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 801d930:	687b      	ldr	r3, [r7, #4]
 801d932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d934:	2201      	movs	r2, #1
 801d936:	409a      	lsls	r2, r3
 801d938:	68fb      	ldr	r3, [r7, #12]
 801d93a:	4013      	ands	r3, r2
 801d93c:	2b00      	cmp	r3, #0
 801d93e:	d012      	beq.n	801d966 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 801d940:	687b      	ldr	r3, [r7, #4]
 801d942:	681b      	ldr	r3, [r3, #0]
 801d944:	695b      	ldr	r3, [r3, #20]
 801d946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801d94a:	2b00      	cmp	r3, #0
 801d94c:	d00b      	beq.n	801d966 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 801d94e:	687b      	ldr	r3, [r7, #4]
 801d950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d952:	2201      	movs	r2, #1
 801d954:	409a      	lsls	r2, r3
 801d956:	693b      	ldr	r3, [r7, #16]
 801d958:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 801d95a:	687b      	ldr	r3, [r7, #4]
 801d95c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d95e:	f043 0202 	orr.w	r2, r3, #2
 801d962:	687b      	ldr	r3, [r7, #4]
 801d964:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 801d966:	687b      	ldr	r3, [r7, #4]
 801d968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d96a:	2204      	movs	r2, #4
 801d96c:	409a      	lsls	r2, r3
 801d96e:	68fb      	ldr	r3, [r7, #12]
 801d970:	4013      	ands	r3, r2
 801d972:	2b00      	cmp	r3, #0
 801d974:	d012      	beq.n	801d99c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 801d976:	687b      	ldr	r3, [r7, #4]
 801d978:	681b      	ldr	r3, [r3, #0]
 801d97a:	681b      	ldr	r3, [r3, #0]
 801d97c:	f003 0302 	and.w	r3, r3, #2
 801d980:	2b00      	cmp	r3, #0
 801d982:	d00b      	beq.n	801d99c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 801d984:	687b      	ldr	r3, [r7, #4]
 801d986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d988:	2204      	movs	r2, #4
 801d98a:	409a      	lsls	r2, r3
 801d98c:	693b      	ldr	r3, [r7, #16]
 801d98e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 801d990:	687b      	ldr	r3, [r7, #4]
 801d992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d994:	f043 0204 	orr.w	r2, r3, #4
 801d998:	687b      	ldr	r3, [r7, #4]
 801d99a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 801d99c:	687b      	ldr	r3, [r7, #4]
 801d99e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d9a0:	2210      	movs	r2, #16
 801d9a2:	409a      	lsls	r2, r3
 801d9a4:	68fb      	ldr	r3, [r7, #12]
 801d9a6:	4013      	ands	r3, r2
 801d9a8:	2b00      	cmp	r3, #0
 801d9aa:	d043      	beq.n	801da34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 801d9ac:	687b      	ldr	r3, [r7, #4]
 801d9ae:	681b      	ldr	r3, [r3, #0]
 801d9b0:	681b      	ldr	r3, [r3, #0]
 801d9b2:	f003 0308 	and.w	r3, r3, #8
 801d9b6:	2b00      	cmp	r3, #0
 801d9b8:	d03c      	beq.n	801da34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 801d9ba:	687b      	ldr	r3, [r7, #4]
 801d9bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d9be:	2210      	movs	r2, #16
 801d9c0:	409a      	lsls	r2, r3
 801d9c2:	693b      	ldr	r3, [r7, #16]
 801d9c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801d9c6:	687b      	ldr	r3, [r7, #4]
 801d9c8:	681b      	ldr	r3, [r3, #0]
 801d9ca:	681b      	ldr	r3, [r3, #0]
 801d9cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801d9d0:	2b00      	cmp	r3, #0
 801d9d2:	d018      	beq.n	801da06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801d9d4:	687b      	ldr	r3, [r7, #4]
 801d9d6:	681b      	ldr	r3, [r3, #0]
 801d9d8:	681b      	ldr	r3, [r3, #0]
 801d9da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801d9de:	2b00      	cmp	r3, #0
 801d9e0:	d108      	bne.n	801d9f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 801d9e2:	687b      	ldr	r3, [r7, #4]
 801d9e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d9e6:	2b00      	cmp	r3, #0
 801d9e8:	d024      	beq.n	801da34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 801d9ea:	687b      	ldr	r3, [r7, #4]
 801d9ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d9ee:	6878      	ldr	r0, [r7, #4]
 801d9f0:	4798      	blx	r3
 801d9f2:	e01f      	b.n	801da34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 801d9f4:	687b      	ldr	r3, [r7, #4]
 801d9f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d9f8:	2b00      	cmp	r3, #0
 801d9fa:	d01b      	beq.n	801da34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 801d9fc:	687b      	ldr	r3, [r7, #4]
 801d9fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801da00:	6878      	ldr	r0, [r7, #4]
 801da02:	4798      	blx	r3
 801da04:	e016      	b.n	801da34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 801da06:	687b      	ldr	r3, [r7, #4]
 801da08:	681b      	ldr	r3, [r3, #0]
 801da0a:	681b      	ldr	r3, [r3, #0]
 801da0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801da10:	2b00      	cmp	r3, #0
 801da12:	d107      	bne.n	801da24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801da14:	687b      	ldr	r3, [r7, #4]
 801da16:	681b      	ldr	r3, [r3, #0]
 801da18:	681a      	ldr	r2, [r3, #0]
 801da1a:	687b      	ldr	r3, [r7, #4]
 801da1c:	681b      	ldr	r3, [r3, #0]
 801da1e:	f022 0208 	bic.w	r2, r2, #8
 801da22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 801da24:	687b      	ldr	r3, [r7, #4]
 801da26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da28:	2b00      	cmp	r3, #0
 801da2a:	d003      	beq.n	801da34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 801da2c:	687b      	ldr	r3, [r7, #4]
 801da2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da30:	6878      	ldr	r0, [r7, #4]
 801da32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 801da34:	687b      	ldr	r3, [r7, #4]
 801da36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801da38:	2220      	movs	r2, #32
 801da3a:	409a      	lsls	r2, r3
 801da3c:	68fb      	ldr	r3, [r7, #12]
 801da3e:	4013      	ands	r3, r2
 801da40:	2b00      	cmp	r3, #0
 801da42:	f000 808f 	beq.w	801db64 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 801da46:	687b      	ldr	r3, [r7, #4]
 801da48:	681b      	ldr	r3, [r3, #0]
 801da4a:	681b      	ldr	r3, [r3, #0]
 801da4c:	f003 0310 	and.w	r3, r3, #16
 801da50:	2b00      	cmp	r3, #0
 801da52:	f000 8087 	beq.w	801db64 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 801da56:	687b      	ldr	r3, [r7, #4]
 801da58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801da5a:	2220      	movs	r2, #32
 801da5c:	409a      	lsls	r2, r3
 801da5e:	693b      	ldr	r3, [r7, #16]
 801da60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 801da62:	687b      	ldr	r3, [r7, #4]
 801da64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801da68:	b2db      	uxtb	r3, r3
 801da6a:	2b05      	cmp	r3, #5
 801da6c:	d136      	bne.n	801dadc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801da6e:	687b      	ldr	r3, [r7, #4]
 801da70:	681b      	ldr	r3, [r3, #0]
 801da72:	681a      	ldr	r2, [r3, #0]
 801da74:	687b      	ldr	r3, [r7, #4]
 801da76:	681b      	ldr	r3, [r3, #0]
 801da78:	f022 0216 	bic.w	r2, r2, #22
 801da7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 801da7e:	687b      	ldr	r3, [r7, #4]
 801da80:	681b      	ldr	r3, [r3, #0]
 801da82:	695a      	ldr	r2, [r3, #20]
 801da84:	687b      	ldr	r3, [r7, #4]
 801da86:	681b      	ldr	r3, [r3, #0]
 801da88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801da8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801da8e:	687b      	ldr	r3, [r7, #4]
 801da90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da92:	2b00      	cmp	r3, #0
 801da94:	d103      	bne.n	801da9e <HAL_DMA_IRQHandler+0x1da>
 801da96:	687b      	ldr	r3, [r7, #4]
 801da98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801da9a:	2b00      	cmp	r3, #0
 801da9c:	d007      	beq.n	801daae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801da9e:	687b      	ldr	r3, [r7, #4]
 801daa0:	681b      	ldr	r3, [r3, #0]
 801daa2:	681a      	ldr	r2, [r3, #0]
 801daa4:	687b      	ldr	r3, [r7, #4]
 801daa6:	681b      	ldr	r3, [r3, #0]
 801daa8:	f022 0208 	bic.w	r2, r2, #8
 801daac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 801daae:	687b      	ldr	r3, [r7, #4]
 801dab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801dab2:	223f      	movs	r2, #63	; 0x3f
 801dab4:	409a      	lsls	r2, r3
 801dab6:	693b      	ldr	r3, [r7, #16]
 801dab8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 801daba:	687b      	ldr	r3, [r7, #4]
 801dabc:	2200      	movs	r2, #0
 801dabe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801dac2:	687b      	ldr	r3, [r7, #4]
 801dac4:	2201      	movs	r2, #1
 801dac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 801daca:	687b      	ldr	r3, [r7, #4]
 801dacc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dace:	2b00      	cmp	r3, #0
 801dad0:	d07e      	beq.n	801dbd0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 801dad2:	687b      	ldr	r3, [r7, #4]
 801dad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dad6:	6878      	ldr	r0, [r7, #4]
 801dad8:	4798      	blx	r3
        }
        return;
 801dada:	e079      	b.n	801dbd0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801dadc:	687b      	ldr	r3, [r7, #4]
 801dade:	681b      	ldr	r3, [r3, #0]
 801dae0:	681b      	ldr	r3, [r3, #0]
 801dae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801dae6:	2b00      	cmp	r3, #0
 801dae8:	d01d      	beq.n	801db26 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801daea:	687b      	ldr	r3, [r7, #4]
 801daec:	681b      	ldr	r3, [r3, #0]
 801daee:	681b      	ldr	r3, [r3, #0]
 801daf0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801daf4:	2b00      	cmp	r3, #0
 801daf6:	d10d      	bne.n	801db14 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 801daf8:	687b      	ldr	r3, [r7, #4]
 801dafa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801dafc:	2b00      	cmp	r3, #0
 801dafe:	d031      	beq.n	801db64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 801db00:	687b      	ldr	r3, [r7, #4]
 801db02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801db04:	6878      	ldr	r0, [r7, #4]
 801db06:	4798      	blx	r3
 801db08:	e02c      	b.n	801db64 <HAL_DMA_IRQHandler+0x2a0>
 801db0a:	bf00      	nop
 801db0c:	20000000 	.word	0x20000000
 801db10:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 801db14:	687b      	ldr	r3, [r7, #4]
 801db16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db18:	2b00      	cmp	r3, #0
 801db1a:	d023      	beq.n	801db64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 801db1c:	687b      	ldr	r3, [r7, #4]
 801db1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db20:	6878      	ldr	r0, [r7, #4]
 801db22:	4798      	blx	r3
 801db24:	e01e      	b.n	801db64 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 801db26:	687b      	ldr	r3, [r7, #4]
 801db28:	681b      	ldr	r3, [r3, #0]
 801db2a:	681b      	ldr	r3, [r3, #0]
 801db2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801db30:	2b00      	cmp	r3, #0
 801db32:	d10f      	bne.n	801db54 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 801db34:	687b      	ldr	r3, [r7, #4]
 801db36:	681b      	ldr	r3, [r3, #0]
 801db38:	681a      	ldr	r2, [r3, #0]
 801db3a:	687b      	ldr	r3, [r7, #4]
 801db3c:	681b      	ldr	r3, [r3, #0]
 801db3e:	f022 0210 	bic.w	r2, r2, #16
 801db42:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 801db44:	687b      	ldr	r3, [r7, #4]
 801db46:	2200      	movs	r2, #0
 801db48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 801db4c:	687b      	ldr	r3, [r7, #4]
 801db4e:	2201      	movs	r2, #1
 801db50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db58:	2b00      	cmp	r3, #0
 801db5a:	d003      	beq.n	801db64 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 801db5c:	687b      	ldr	r3, [r7, #4]
 801db5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db60:	6878      	ldr	r0, [r7, #4]
 801db62:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 801db64:	687b      	ldr	r3, [r7, #4]
 801db66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801db68:	2b00      	cmp	r3, #0
 801db6a:	d032      	beq.n	801dbd2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 801db6c:	687b      	ldr	r3, [r7, #4]
 801db6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801db70:	f003 0301 	and.w	r3, r3, #1
 801db74:	2b00      	cmp	r3, #0
 801db76:	d022      	beq.n	801dbbe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 801db78:	687b      	ldr	r3, [r7, #4]
 801db7a:	2205      	movs	r2, #5
 801db7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 801db80:	687b      	ldr	r3, [r7, #4]
 801db82:	681b      	ldr	r3, [r3, #0]
 801db84:	681a      	ldr	r2, [r3, #0]
 801db86:	687b      	ldr	r3, [r7, #4]
 801db88:	681b      	ldr	r3, [r3, #0]
 801db8a:	f022 0201 	bic.w	r2, r2, #1
 801db8e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 801db90:	68bb      	ldr	r3, [r7, #8]
 801db92:	3301      	adds	r3, #1
 801db94:	60bb      	str	r3, [r7, #8]
 801db96:	697a      	ldr	r2, [r7, #20]
 801db98:	429a      	cmp	r2, r3
 801db9a:	d307      	bcc.n	801dbac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 801db9c:	687b      	ldr	r3, [r7, #4]
 801db9e:	681b      	ldr	r3, [r3, #0]
 801dba0:	681b      	ldr	r3, [r3, #0]
 801dba2:	f003 0301 	and.w	r3, r3, #1
 801dba6:	2b00      	cmp	r3, #0
 801dba8:	d1f2      	bne.n	801db90 <HAL_DMA_IRQHandler+0x2cc>
 801dbaa:	e000      	b.n	801dbae <HAL_DMA_IRQHandler+0x2ea>
          break;
 801dbac:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 801dbae:	687b      	ldr	r3, [r7, #4]
 801dbb0:	2200      	movs	r2, #0
 801dbb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 801dbb6:	687b      	ldr	r3, [r7, #4]
 801dbb8:	2201      	movs	r2, #1
 801dbba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 801dbbe:	687b      	ldr	r3, [r7, #4]
 801dbc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801dbc2:	2b00      	cmp	r3, #0
 801dbc4:	d005      	beq.n	801dbd2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 801dbc6:	687b      	ldr	r3, [r7, #4]
 801dbc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801dbca:	6878      	ldr	r0, [r7, #4]
 801dbcc:	4798      	blx	r3
 801dbce:	e000      	b.n	801dbd2 <HAL_DMA_IRQHandler+0x30e>
        return;
 801dbd0:	bf00      	nop
    }
  }
}
 801dbd2:	3718      	adds	r7, #24
 801dbd4:	46bd      	mov	sp, r7
 801dbd6:	bd80      	pop	{r7, pc}

0801dbd8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 801dbd8:	b480      	push	{r7}
 801dbda:	b083      	sub	sp, #12
 801dbdc:	af00      	add	r7, sp, #0
 801dbde:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 801dbe0:	687b      	ldr	r3, [r7, #4]
 801dbe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 801dbe4:	4618      	mov	r0, r3
 801dbe6:	370c      	adds	r7, #12
 801dbe8:	46bd      	mov	sp, r7
 801dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbee:	4770      	bx	lr

0801dbf0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801dbf0:	b480      	push	{r7}
 801dbf2:	b085      	sub	sp, #20
 801dbf4:	af00      	add	r7, sp, #0
 801dbf6:	60f8      	str	r0, [r7, #12]
 801dbf8:	60b9      	str	r1, [r7, #8]
 801dbfa:	607a      	str	r2, [r7, #4]
 801dbfc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 801dbfe:	68fb      	ldr	r3, [r7, #12]
 801dc00:	681b      	ldr	r3, [r3, #0]
 801dc02:	681a      	ldr	r2, [r3, #0]
 801dc04:	68fb      	ldr	r3, [r7, #12]
 801dc06:	681b      	ldr	r3, [r3, #0]
 801dc08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 801dc0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 801dc0e:	68fb      	ldr	r3, [r7, #12]
 801dc10:	681b      	ldr	r3, [r3, #0]
 801dc12:	683a      	ldr	r2, [r7, #0]
 801dc14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 801dc16:	68fb      	ldr	r3, [r7, #12]
 801dc18:	689b      	ldr	r3, [r3, #8]
 801dc1a:	2b40      	cmp	r3, #64	; 0x40
 801dc1c:	d108      	bne.n	801dc30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 801dc1e:	68fb      	ldr	r3, [r7, #12]
 801dc20:	681b      	ldr	r3, [r3, #0]
 801dc22:	687a      	ldr	r2, [r7, #4]
 801dc24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 801dc26:	68fb      	ldr	r3, [r7, #12]
 801dc28:	681b      	ldr	r3, [r3, #0]
 801dc2a:	68ba      	ldr	r2, [r7, #8]
 801dc2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 801dc2e:	e007      	b.n	801dc40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 801dc30:	68fb      	ldr	r3, [r7, #12]
 801dc32:	681b      	ldr	r3, [r3, #0]
 801dc34:	68ba      	ldr	r2, [r7, #8]
 801dc36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 801dc38:	68fb      	ldr	r3, [r7, #12]
 801dc3a:	681b      	ldr	r3, [r3, #0]
 801dc3c:	687a      	ldr	r2, [r7, #4]
 801dc3e:	60da      	str	r2, [r3, #12]
}
 801dc40:	bf00      	nop
 801dc42:	3714      	adds	r7, #20
 801dc44:	46bd      	mov	sp, r7
 801dc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc4a:	4770      	bx	lr

0801dc4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 801dc4c:	b480      	push	{r7}
 801dc4e:	b085      	sub	sp, #20
 801dc50:	af00      	add	r7, sp, #0
 801dc52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 801dc54:	687b      	ldr	r3, [r7, #4]
 801dc56:	681b      	ldr	r3, [r3, #0]
 801dc58:	b2db      	uxtb	r3, r3
 801dc5a:	3b10      	subs	r3, #16
 801dc5c:	4a14      	ldr	r2, [pc, #80]	; (801dcb0 <DMA_CalcBaseAndBitshift+0x64>)
 801dc5e:	fba2 2303 	umull	r2, r3, r2, r3
 801dc62:	091b      	lsrs	r3, r3, #4
 801dc64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 801dc66:	4a13      	ldr	r2, [pc, #76]	; (801dcb4 <DMA_CalcBaseAndBitshift+0x68>)
 801dc68:	68fb      	ldr	r3, [r7, #12]
 801dc6a:	4413      	add	r3, r2
 801dc6c:	781b      	ldrb	r3, [r3, #0]
 801dc6e:	461a      	mov	r2, r3
 801dc70:	687b      	ldr	r3, [r7, #4]
 801dc72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 801dc74:	68fb      	ldr	r3, [r7, #12]
 801dc76:	2b03      	cmp	r3, #3
 801dc78:	d909      	bls.n	801dc8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 801dc7a:	687b      	ldr	r3, [r7, #4]
 801dc7c:	681b      	ldr	r3, [r3, #0]
 801dc7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801dc82:	f023 0303 	bic.w	r3, r3, #3
 801dc86:	1d1a      	adds	r2, r3, #4
 801dc88:	687b      	ldr	r3, [r7, #4]
 801dc8a:	659a      	str	r2, [r3, #88]	; 0x58
 801dc8c:	e007      	b.n	801dc9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 801dc8e:	687b      	ldr	r3, [r7, #4]
 801dc90:	681b      	ldr	r3, [r3, #0]
 801dc92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801dc96:	f023 0303 	bic.w	r3, r3, #3
 801dc9a:	687a      	ldr	r2, [r7, #4]
 801dc9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 801dc9e:	687b      	ldr	r3, [r7, #4]
 801dca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 801dca2:	4618      	mov	r0, r3
 801dca4:	3714      	adds	r7, #20
 801dca6:	46bd      	mov	sp, r7
 801dca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcac:	4770      	bx	lr
 801dcae:	bf00      	nop
 801dcb0:	aaaaaaab 	.word	0xaaaaaaab
 801dcb4:	08036ba4 	.word	0x08036ba4

0801dcb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 801dcb8:	b480      	push	{r7}
 801dcba:	b085      	sub	sp, #20
 801dcbc:	af00      	add	r7, sp, #0
 801dcbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801dcc0:	2300      	movs	r3, #0
 801dcc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 801dcc4:	687b      	ldr	r3, [r7, #4]
 801dcc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801dcc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 801dcca:	687b      	ldr	r3, [r7, #4]
 801dccc:	699b      	ldr	r3, [r3, #24]
 801dcce:	2b00      	cmp	r3, #0
 801dcd0:	d11f      	bne.n	801dd12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 801dcd2:	68bb      	ldr	r3, [r7, #8]
 801dcd4:	2b03      	cmp	r3, #3
 801dcd6:	d856      	bhi.n	801dd86 <DMA_CheckFifoParam+0xce>
 801dcd8:	a201      	add	r2, pc, #4	; (adr r2, 801dce0 <DMA_CheckFifoParam+0x28>)
 801dcda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dcde:	bf00      	nop
 801dce0:	0801dcf1 	.word	0x0801dcf1
 801dce4:	0801dd03 	.word	0x0801dd03
 801dce8:	0801dcf1 	.word	0x0801dcf1
 801dcec:	0801dd87 	.word	0x0801dd87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801dcf0:	687b      	ldr	r3, [r7, #4]
 801dcf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dcf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dcf8:	2b00      	cmp	r3, #0
 801dcfa:	d046      	beq.n	801dd8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 801dcfc:	2301      	movs	r3, #1
 801dcfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801dd00:	e043      	b.n	801dd8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801dd02:	687b      	ldr	r3, [r7, #4]
 801dd04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801dd0a:	d140      	bne.n	801dd8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 801dd0c:	2301      	movs	r3, #1
 801dd0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801dd10:	e03d      	b.n	801dd8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801dd12:	687b      	ldr	r3, [r7, #4]
 801dd14:	699b      	ldr	r3, [r3, #24]
 801dd16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801dd1a:	d121      	bne.n	801dd60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 801dd1c:	68bb      	ldr	r3, [r7, #8]
 801dd1e:	2b03      	cmp	r3, #3
 801dd20:	d837      	bhi.n	801dd92 <DMA_CheckFifoParam+0xda>
 801dd22:	a201      	add	r2, pc, #4	; (adr r2, 801dd28 <DMA_CheckFifoParam+0x70>)
 801dd24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dd28:	0801dd39 	.word	0x0801dd39
 801dd2c:	0801dd3f 	.word	0x0801dd3f
 801dd30:	0801dd39 	.word	0x0801dd39
 801dd34:	0801dd51 	.word	0x0801dd51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 801dd38:	2301      	movs	r3, #1
 801dd3a:	73fb      	strb	r3, [r7, #15]
      break;
 801dd3c:	e030      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801dd3e:	687b      	ldr	r3, [r7, #4]
 801dd40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dd46:	2b00      	cmp	r3, #0
 801dd48:	d025      	beq.n	801dd96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 801dd4a:	2301      	movs	r3, #1
 801dd4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801dd4e:	e022      	b.n	801dd96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801dd50:	687b      	ldr	r3, [r7, #4]
 801dd52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801dd58:	d11f      	bne.n	801dd9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 801dd5a:	2301      	movs	r3, #1
 801dd5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 801dd5e:	e01c      	b.n	801dd9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 801dd60:	68bb      	ldr	r3, [r7, #8]
 801dd62:	2b02      	cmp	r3, #2
 801dd64:	d903      	bls.n	801dd6e <DMA_CheckFifoParam+0xb6>
 801dd66:	68bb      	ldr	r3, [r7, #8]
 801dd68:	2b03      	cmp	r3, #3
 801dd6a:	d003      	beq.n	801dd74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 801dd6c:	e018      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 801dd6e:	2301      	movs	r3, #1
 801dd70:	73fb      	strb	r3, [r7, #15]
      break;
 801dd72:	e015      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801dd74:	687b      	ldr	r3, [r7, #4]
 801dd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dd7c:	2b00      	cmp	r3, #0
 801dd7e:	d00e      	beq.n	801dd9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 801dd80:	2301      	movs	r3, #1
 801dd82:	73fb      	strb	r3, [r7, #15]
      break;
 801dd84:	e00b      	b.n	801dd9e <DMA_CheckFifoParam+0xe6>
      break;
 801dd86:	bf00      	nop
 801dd88:	e00a      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      break;
 801dd8a:	bf00      	nop
 801dd8c:	e008      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      break;
 801dd8e:	bf00      	nop
 801dd90:	e006      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      break;
 801dd92:	bf00      	nop
 801dd94:	e004      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      break;
 801dd96:	bf00      	nop
 801dd98:	e002      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      break;   
 801dd9a:	bf00      	nop
 801dd9c:	e000      	b.n	801dda0 <DMA_CheckFifoParam+0xe8>
      break;
 801dd9e:	bf00      	nop
    }
  } 
  
  return status; 
 801dda0:	7bfb      	ldrb	r3, [r7, #15]
}
 801dda2:	4618      	mov	r0, r3
 801dda4:	3714      	adds	r7, #20
 801dda6:	46bd      	mov	sp, r7
 801dda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ddac:	4770      	bx	lr
 801ddae:	bf00      	nop

0801ddb0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 801ddb0:	b580      	push	{r7, lr}
 801ddb2:	b086      	sub	sp, #24
 801ddb4:	af00      	add	r7, sp, #0
 801ddb6:	60f8      	str	r0, [r7, #12]
 801ddb8:	60b9      	str	r1, [r7, #8]
 801ddba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 801ddbe:	2301      	movs	r3, #1
 801ddc0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801ddc2:	4b23      	ldr	r3, [pc, #140]	; (801de50 <HAL_FLASH_Program+0xa0>)
 801ddc4:	7e1b      	ldrb	r3, [r3, #24]
 801ddc6:	2b01      	cmp	r3, #1
 801ddc8:	d101      	bne.n	801ddce <HAL_FLASH_Program+0x1e>
 801ddca:	2302      	movs	r3, #2
 801ddcc:	e03b      	b.n	801de46 <HAL_FLASH_Program+0x96>
 801ddce:	4b20      	ldr	r3, [pc, #128]	; (801de50 <HAL_FLASH_Program+0xa0>)
 801ddd0:	2201      	movs	r2, #1
 801ddd2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801ddd4:	f24c 3050 	movw	r0, #50000	; 0xc350
 801ddd8:	f000 f870 	bl	801debc <FLASH_WaitForLastOperation>
 801dddc:	4603      	mov	r3, r0
 801ddde:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 801dde0:	7dfb      	ldrb	r3, [r7, #23]
 801dde2:	2b00      	cmp	r3, #0
 801dde4:	d12b      	bne.n	801de3e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 801dde6:	68fb      	ldr	r3, [r7, #12]
 801dde8:	2b00      	cmp	r3, #0
 801ddea:	d105      	bne.n	801ddf8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 801ddec:	783b      	ldrb	r3, [r7, #0]
 801ddee:	4619      	mov	r1, r3
 801ddf0:	68b8      	ldr	r0, [r7, #8]
 801ddf2:	f000 f91b 	bl	801e02c <FLASH_Program_Byte>
 801ddf6:	e016      	b.n	801de26 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 801ddf8:	68fb      	ldr	r3, [r7, #12]
 801ddfa:	2b01      	cmp	r3, #1
 801ddfc:	d105      	bne.n	801de0a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 801ddfe:	883b      	ldrh	r3, [r7, #0]
 801de00:	4619      	mov	r1, r3
 801de02:	68b8      	ldr	r0, [r7, #8]
 801de04:	f000 f8ee 	bl	801dfe4 <FLASH_Program_HalfWord>
 801de08:	e00d      	b.n	801de26 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 801de0a:	68fb      	ldr	r3, [r7, #12]
 801de0c:	2b02      	cmp	r3, #2
 801de0e:	d105      	bne.n	801de1c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 801de10:	683b      	ldr	r3, [r7, #0]
 801de12:	4619      	mov	r1, r3
 801de14:	68b8      	ldr	r0, [r7, #8]
 801de16:	f000 f8c3 	bl	801dfa0 <FLASH_Program_Word>
 801de1a:	e004      	b.n	801de26 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 801de1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 801de20:	68b8      	ldr	r0, [r7, #8]
 801de22:	f000 f88b 	bl	801df3c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801de26:	f24c 3050 	movw	r0, #50000	; 0xc350
 801de2a:	f000 f847 	bl	801debc <FLASH_WaitForLastOperation>
 801de2e:	4603      	mov	r3, r0
 801de30:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 801de32:	4b08      	ldr	r3, [pc, #32]	; (801de54 <HAL_FLASH_Program+0xa4>)
 801de34:	691b      	ldr	r3, [r3, #16]
 801de36:	4a07      	ldr	r2, [pc, #28]	; (801de54 <HAL_FLASH_Program+0xa4>)
 801de38:	f023 0301 	bic.w	r3, r3, #1
 801de3c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801de3e:	4b04      	ldr	r3, [pc, #16]	; (801de50 <HAL_FLASH_Program+0xa0>)
 801de40:	2200      	movs	r2, #0
 801de42:	761a      	strb	r2, [r3, #24]
  
  return status;
 801de44:	7dfb      	ldrb	r3, [r7, #23]
}
 801de46:	4618      	mov	r0, r3
 801de48:	3718      	adds	r7, #24
 801de4a:	46bd      	mov	sp, r7
 801de4c:	bd80      	pop	{r7, pc}
 801de4e:	bf00      	nop
 801de50:	2000d3a4 	.word	0x2000d3a4
 801de54:	40023c00 	.word	0x40023c00

0801de58 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 801de58:	b480      	push	{r7}
 801de5a:	b083      	sub	sp, #12
 801de5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 801de5e:	2300      	movs	r3, #0
 801de60:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801de62:	4b0b      	ldr	r3, [pc, #44]	; (801de90 <HAL_FLASH_Unlock+0x38>)
 801de64:	691b      	ldr	r3, [r3, #16]
 801de66:	2b00      	cmp	r3, #0
 801de68:	da0b      	bge.n	801de82 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 801de6a:	4b09      	ldr	r3, [pc, #36]	; (801de90 <HAL_FLASH_Unlock+0x38>)
 801de6c:	4a09      	ldr	r2, [pc, #36]	; (801de94 <HAL_FLASH_Unlock+0x3c>)
 801de6e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 801de70:	4b07      	ldr	r3, [pc, #28]	; (801de90 <HAL_FLASH_Unlock+0x38>)
 801de72:	4a09      	ldr	r2, [pc, #36]	; (801de98 <HAL_FLASH_Unlock+0x40>)
 801de74:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801de76:	4b06      	ldr	r3, [pc, #24]	; (801de90 <HAL_FLASH_Unlock+0x38>)
 801de78:	691b      	ldr	r3, [r3, #16]
 801de7a:	2b00      	cmp	r3, #0
 801de7c:	da01      	bge.n	801de82 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801de7e:	2301      	movs	r3, #1
 801de80:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801de82:	79fb      	ldrb	r3, [r7, #7]
}
 801de84:	4618      	mov	r0, r3
 801de86:	370c      	adds	r7, #12
 801de88:	46bd      	mov	sp, r7
 801de8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de8e:	4770      	bx	lr
 801de90:	40023c00 	.word	0x40023c00
 801de94:	45670123 	.word	0x45670123
 801de98:	cdef89ab 	.word	0xcdef89ab

0801de9c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 801de9c:	b480      	push	{r7}
 801de9e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 801dea0:	4b05      	ldr	r3, [pc, #20]	; (801deb8 <HAL_FLASH_Lock+0x1c>)
 801dea2:	691b      	ldr	r3, [r3, #16]
 801dea4:	4a04      	ldr	r2, [pc, #16]	; (801deb8 <HAL_FLASH_Lock+0x1c>)
 801dea6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801deaa:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 801deac:	2300      	movs	r3, #0
}
 801deae:	4618      	mov	r0, r3
 801deb0:	46bd      	mov	sp, r7
 801deb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801deb6:	4770      	bx	lr
 801deb8:	40023c00 	.word	0x40023c00

0801debc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 801debc:	b580      	push	{r7, lr}
 801debe:	b084      	sub	sp, #16
 801dec0:	af00      	add	r7, sp, #0
 801dec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801dec4:	2300      	movs	r3, #0
 801dec6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801dec8:	4b1a      	ldr	r3, [pc, #104]	; (801df34 <FLASH_WaitForLastOperation+0x78>)
 801deca:	2200      	movs	r2, #0
 801decc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 801dece:	f7fe fcc5 	bl	801c85c <HAL_GetTick>
 801ded2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 801ded4:	e010      	b.n	801def8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 801ded6:	687b      	ldr	r3, [r7, #4]
 801ded8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801dedc:	d00c      	beq.n	801def8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801dede:	687b      	ldr	r3, [r7, #4]
 801dee0:	2b00      	cmp	r3, #0
 801dee2:	d007      	beq.n	801def4 <FLASH_WaitForLastOperation+0x38>
 801dee4:	f7fe fcba 	bl	801c85c <HAL_GetTick>
 801dee8:	4602      	mov	r2, r0
 801deea:	68fb      	ldr	r3, [r7, #12]
 801deec:	1ad3      	subs	r3, r2, r3
 801deee:	687a      	ldr	r2, [r7, #4]
 801def0:	429a      	cmp	r2, r3
 801def2:	d201      	bcs.n	801def8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 801def4:	2303      	movs	r3, #3
 801def6:	e019      	b.n	801df2c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 801def8:	4b0f      	ldr	r3, [pc, #60]	; (801df38 <FLASH_WaitForLastOperation+0x7c>)
 801defa:	68db      	ldr	r3, [r3, #12]
 801defc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801df00:	2b00      	cmp	r3, #0
 801df02:	d1e8      	bne.n	801ded6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 801df04:	4b0c      	ldr	r3, [pc, #48]	; (801df38 <FLASH_WaitForLastOperation+0x7c>)
 801df06:	68db      	ldr	r3, [r3, #12]
 801df08:	f003 0301 	and.w	r3, r3, #1
 801df0c:	2b00      	cmp	r3, #0
 801df0e:	d002      	beq.n	801df16 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 801df10:	4b09      	ldr	r3, [pc, #36]	; (801df38 <FLASH_WaitForLastOperation+0x7c>)
 801df12:	2201      	movs	r2, #1
 801df14:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 801df16:	4b08      	ldr	r3, [pc, #32]	; (801df38 <FLASH_WaitForLastOperation+0x7c>)
 801df18:	68db      	ldr	r3, [r3, #12]
 801df1a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 801df1e:	2b00      	cmp	r3, #0
 801df20:	d003      	beq.n	801df2a <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 801df22:	f000 f8a5 	bl	801e070 <FLASH_SetErrorCode>
    return HAL_ERROR;
 801df26:	2301      	movs	r3, #1
 801df28:	e000      	b.n	801df2c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 801df2a:	2300      	movs	r3, #0
  
}  
 801df2c:	4618      	mov	r0, r3
 801df2e:	3710      	adds	r7, #16
 801df30:	46bd      	mov	sp, r7
 801df32:	bd80      	pop	{r7, pc}
 801df34:	2000d3a4 	.word	0x2000d3a4
 801df38:	40023c00 	.word	0x40023c00

0801df3c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 801df3c:	b480      	push	{r7}
 801df3e:	b085      	sub	sp, #20
 801df40:	af00      	add	r7, sp, #0
 801df42:	60f8      	str	r0, [r7, #12]
 801df44:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801df48:	4b14      	ldr	r3, [pc, #80]	; (801df9c <FLASH_Program_DoubleWord+0x60>)
 801df4a:	691b      	ldr	r3, [r3, #16]
 801df4c:	4a13      	ldr	r2, [pc, #76]	; (801df9c <FLASH_Program_DoubleWord+0x60>)
 801df4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801df52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 801df54:	4b11      	ldr	r3, [pc, #68]	; (801df9c <FLASH_Program_DoubleWord+0x60>)
 801df56:	691b      	ldr	r3, [r3, #16]
 801df58:	4a10      	ldr	r2, [pc, #64]	; (801df9c <FLASH_Program_DoubleWord+0x60>)
 801df5a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 801df5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801df60:	4b0e      	ldr	r3, [pc, #56]	; (801df9c <FLASH_Program_DoubleWord+0x60>)
 801df62:	691b      	ldr	r3, [r3, #16]
 801df64:	4a0d      	ldr	r2, [pc, #52]	; (801df9c <FLASH_Program_DoubleWord+0x60>)
 801df66:	f043 0301 	orr.w	r3, r3, #1
 801df6a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 801df6c:	68fb      	ldr	r3, [r7, #12]
 801df6e:	683a      	ldr	r2, [r7, #0]
 801df70:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 801df72:	f3bf 8f6f 	isb	sy
}
 801df76:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 801df78:	e9d7 0100 	ldrd	r0, r1, [r7]
 801df7c:	f04f 0200 	mov.w	r2, #0
 801df80:	f04f 0300 	mov.w	r3, #0
 801df84:	000a      	movs	r2, r1
 801df86:	2300      	movs	r3, #0
 801df88:	68f9      	ldr	r1, [r7, #12]
 801df8a:	3104      	adds	r1, #4
 801df8c:	4613      	mov	r3, r2
 801df8e:	600b      	str	r3, [r1, #0]
}
 801df90:	bf00      	nop
 801df92:	3714      	adds	r7, #20
 801df94:	46bd      	mov	sp, r7
 801df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801df9a:	4770      	bx	lr
 801df9c:	40023c00 	.word	0x40023c00

0801dfa0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 801dfa0:	b480      	push	{r7}
 801dfa2:	b083      	sub	sp, #12
 801dfa4:	af00      	add	r7, sp, #0
 801dfa6:	6078      	str	r0, [r7, #4]
 801dfa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801dfaa:	4b0d      	ldr	r3, [pc, #52]	; (801dfe0 <FLASH_Program_Word+0x40>)
 801dfac:	691b      	ldr	r3, [r3, #16]
 801dfae:	4a0c      	ldr	r2, [pc, #48]	; (801dfe0 <FLASH_Program_Word+0x40>)
 801dfb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801dfb4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 801dfb6:	4b0a      	ldr	r3, [pc, #40]	; (801dfe0 <FLASH_Program_Word+0x40>)
 801dfb8:	691b      	ldr	r3, [r3, #16]
 801dfba:	4a09      	ldr	r2, [pc, #36]	; (801dfe0 <FLASH_Program_Word+0x40>)
 801dfbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801dfc0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801dfc2:	4b07      	ldr	r3, [pc, #28]	; (801dfe0 <FLASH_Program_Word+0x40>)
 801dfc4:	691b      	ldr	r3, [r3, #16]
 801dfc6:	4a06      	ldr	r2, [pc, #24]	; (801dfe0 <FLASH_Program_Word+0x40>)
 801dfc8:	f043 0301 	orr.w	r3, r3, #1
 801dfcc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 801dfce:	687b      	ldr	r3, [r7, #4]
 801dfd0:	683a      	ldr	r2, [r7, #0]
 801dfd2:	601a      	str	r2, [r3, #0]
}
 801dfd4:	bf00      	nop
 801dfd6:	370c      	adds	r7, #12
 801dfd8:	46bd      	mov	sp, r7
 801dfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfde:	4770      	bx	lr
 801dfe0:	40023c00 	.word	0x40023c00

0801dfe4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 801dfe4:	b480      	push	{r7}
 801dfe6:	b083      	sub	sp, #12
 801dfe8:	af00      	add	r7, sp, #0
 801dfea:	6078      	str	r0, [r7, #4]
 801dfec:	460b      	mov	r3, r1
 801dfee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801dff0:	4b0d      	ldr	r3, [pc, #52]	; (801e028 <FLASH_Program_HalfWord+0x44>)
 801dff2:	691b      	ldr	r3, [r3, #16]
 801dff4:	4a0c      	ldr	r2, [pc, #48]	; (801e028 <FLASH_Program_HalfWord+0x44>)
 801dff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801dffa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 801dffc:	4b0a      	ldr	r3, [pc, #40]	; (801e028 <FLASH_Program_HalfWord+0x44>)
 801dffe:	691b      	ldr	r3, [r3, #16]
 801e000:	4a09      	ldr	r2, [pc, #36]	; (801e028 <FLASH_Program_HalfWord+0x44>)
 801e002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801e006:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801e008:	4b07      	ldr	r3, [pc, #28]	; (801e028 <FLASH_Program_HalfWord+0x44>)
 801e00a:	691b      	ldr	r3, [r3, #16]
 801e00c:	4a06      	ldr	r2, [pc, #24]	; (801e028 <FLASH_Program_HalfWord+0x44>)
 801e00e:	f043 0301 	orr.w	r3, r3, #1
 801e012:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 801e014:	687b      	ldr	r3, [r7, #4]
 801e016:	887a      	ldrh	r2, [r7, #2]
 801e018:	801a      	strh	r2, [r3, #0]
}
 801e01a:	bf00      	nop
 801e01c:	370c      	adds	r7, #12
 801e01e:	46bd      	mov	sp, r7
 801e020:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e024:	4770      	bx	lr
 801e026:	bf00      	nop
 801e028:	40023c00 	.word	0x40023c00

0801e02c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 801e02c:	b480      	push	{r7}
 801e02e:	b083      	sub	sp, #12
 801e030:	af00      	add	r7, sp, #0
 801e032:	6078      	str	r0, [r7, #4]
 801e034:	460b      	mov	r3, r1
 801e036:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801e038:	4b0c      	ldr	r3, [pc, #48]	; (801e06c <FLASH_Program_Byte+0x40>)
 801e03a:	691b      	ldr	r3, [r3, #16]
 801e03c:	4a0b      	ldr	r2, [pc, #44]	; (801e06c <FLASH_Program_Byte+0x40>)
 801e03e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801e042:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 801e044:	4b09      	ldr	r3, [pc, #36]	; (801e06c <FLASH_Program_Byte+0x40>)
 801e046:	4a09      	ldr	r2, [pc, #36]	; (801e06c <FLASH_Program_Byte+0x40>)
 801e048:	691b      	ldr	r3, [r3, #16]
 801e04a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801e04c:	4b07      	ldr	r3, [pc, #28]	; (801e06c <FLASH_Program_Byte+0x40>)
 801e04e:	691b      	ldr	r3, [r3, #16]
 801e050:	4a06      	ldr	r2, [pc, #24]	; (801e06c <FLASH_Program_Byte+0x40>)
 801e052:	f043 0301 	orr.w	r3, r3, #1
 801e056:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 801e058:	687b      	ldr	r3, [r7, #4]
 801e05a:	78fa      	ldrb	r2, [r7, #3]
 801e05c:	701a      	strb	r2, [r3, #0]
}
 801e05e:	bf00      	nop
 801e060:	370c      	adds	r7, #12
 801e062:	46bd      	mov	sp, r7
 801e064:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e068:	4770      	bx	lr
 801e06a:	bf00      	nop
 801e06c:	40023c00 	.word	0x40023c00

0801e070 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 801e070:	b480      	push	{r7}
 801e072:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 801e074:	4b2f      	ldr	r3, [pc, #188]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e076:	68db      	ldr	r3, [r3, #12]
 801e078:	f003 0310 	and.w	r3, r3, #16
 801e07c:	2b00      	cmp	r3, #0
 801e07e:	d008      	beq.n	801e092 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 801e080:	4b2d      	ldr	r3, [pc, #180]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e082:	69db      	ldr	r3, [r3, #28]
 801e084:	f043 0310 	orr.w	r3, r3, #16
 801e088:	4a2b      	ldr	r2, [pc, #172]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e08a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 801e08c:	4b29      	ldr	r3, [pc, #164]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e08e:	2210      	movs	r2, #16
 801e090:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 801e092:	4b28      	ldr	r3, [pc, #160]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e094:	68db      	ldr	r3, [r3, #12]
 801e096:	f003 0320 	and.w	r3, r3, #32
 801e09a:	2b00      	cmp	r3, #0
 801e09c:	d008      	beq.n	801e0b0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 801e09e:	4b26      	ldr	r3, [pc, #152]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0a0:	69db      	ldr	r3, [r3, #28]
 801e0a2:	f043 0308 	orr.w	r3, r3, #8
 801e0a6:	4a24      	ldr	r2, [pc, #144]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0a8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 801e0aa:	4b22      	ldr	r3, [pc, #136]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e0ac:	2220      	movs	r2, #32
 801e0ae:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 801e0b0:	4b20      	ldr	r3, [pc, #128]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e0b2:	68db      	ldr	r3, [r3, #12]
 801e0b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801e0b8:	2b00      	cmp	r3, #0
 801e0ba:	d008      	beq.n	801e0ce <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 801e0bc:	4b1e      	ldr	r3, [pc, #120]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0be:	69db      	ldr	r3, [r3, #28]
 801e0c0:	f043 0304 	orr.w	r3, r3, #4
 801e0c4:	4a1c      	ldr	r2, [pc, #112]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0c6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 801e0c8:	4b1a      	ldr	r3, [pc, #104]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e0ca:	2240      	movs	r2, #64	; 0x40
 801e0cc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801e0ce:	4b19      	ldr	r3, [pc, #100]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e0d0:	68db      	ldr	r3, [r3, #12]
 801e0d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801e0d6:	2b00      	cmp	r3, #0
 801e0d8:	d008      	beq.n	801e0ec <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 801e0da:	4b17      	ldr	r3, [pc, #92]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0dc:	69db      	ldr	r3, [r3, #28]
 801e0de:	f043 0302 	orr.w	r3, r3, #2
 801e0e2:	4a15      	ldr	r2, [pc, #84]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0e4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 801e0e6:	4b13      	ldr	r3, [pc, #76]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e0e8:	2280      	movs	r2, #128	; 0x80
 801e0ea:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 801e0ec:	4b11      	ldr	r3, [pc, #68]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e0ee:	68db      	ldr	r3, [r3, #12]
 801e0f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801e0f4:	2b00      	cmp	r3, #0
 801e0f6:	d009      	beq.n	801e10c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 801e0f8:	4b0f      	ldr	r3, [pc, #60]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e0fa:	69db      	ldr	r3, [r3, #28]
 801e0fc:	f043 0301 	orr.w	r3, r3, #1
 801e100:	4a0d      	ldr	r2, [pc, #52]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e102:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 801e104:	4b0b      	ldr	r3, [pc, #44]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e106:	f44f 7280 	mov.w	r2, #256	; 0x100
 801e10a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 801e10c:	4b09      	ldr	r3, [pc, #36]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e10e:	68db      	ldr	r3, [r3, #12]
 801e110:	f003 0302 	and.w	r3, r3, #2
 801e114:	2b00      	cmp	r3, #0
 801e116:	d008      	beq.n	801e12a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 801e118:	4b07      	ldr	r3, [pc, #28]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e11a:	69db      	ldr	r3, [r3, #28]
 801e11c:	f043 0320 	orr.w	r3, r3, #32
 801e120:	4a05      	ldr	r2, [pc, #20]	; (801e138 <FLASH_SetErrorCode+0xc8>)
 801e122:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 801e124:	4b03      	ldr	r3, [pc, #12]	; (801e134 <FLASH_SetErrorCode+0xc4>)
 801e126:	2202      	movs	r2, #2
 801e128:	60da      	str	r2, [r3, #12]
  }
}
 801e12a:	bf00      	nop
 801e12c:	46bd      	mov	sp, r7
 801e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e132:	4770      	bx	lr
 801e134:	40023c00 	.word	0x40023c00
 801e138:	2000d3a4 	.word	0x2000d3a4

0801e13c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 801e13c:	b580      	push	{r7, lr}
 801e13e:	b084      	sub	sp, #16
 801e140:	af00      	add	r7, sp, #0
 801e142:	6078      	str	r0, [r7, #4]
 801e144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801e146:	2301      	movs	r3, #1
 801e148:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 801e14a:	2300      	movs	r3, #0
 801e14c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801e14e:	4b31      	ldr	r3, [pc, #196]	; (801e214 <HAL_FLASHEx_Erase+0xd8>)
 801e150:	7e1b      	ldrb	r3, [r3, #24]
 801e152:	2b01      	cmp	r3, #1
 801e154:	d101      	bne.n	801e15a <HAL_FLASHEx_Erase+0x1e>
 801e156:	2302      	movs	r3, #2
 801e158:	e058      	b.n	801e20c <HAL_FLASHEx_Erase+0xd0>
 801e15a:	4b2e      	ldr	r3, [pc, #184]	; (801e214 <HAL_FLASHEx_Erase+0xd8>)
 801e15c:	2201      	movs	r2, #1
 801e15e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801e160:	f24c 3050 	movw	r0, #50000	; 0xc350
 801e164:	f7ff feaa 	bl	801debc <FLASH_WaitForLastOperation>
 801e168:	4603      	mov	r3, r0
 801e16a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 801e16c:	7bfb      	ldrb	r3, [r7, #15]
 801e16e:	2b00      	cmp	r3, #0
 801e170:	d148      	bne.n	801e204 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 801e172:	683b      	ldr	r3, [r7, #0]
 801e174:	f04f 32ff 	mov.w	r2, #4294967295
 801e178:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 801e17a:	687b      	ldr	r3, [r7, #4]
 801e17c:	681b      	ldr	r3, [r3, #0]
 801e17e:	2b01      	cmp	r3, #1
 801e180:	d115      	bne.n	801e1ae <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 801e182:	687b      	ldr	r3, [r7, #4]
 801e184:	691b      	ldr	r3, [r3, #16]
 801e186:	b2da      	uxtb	r2, r3
 801e188:	687b      	ldr	r3, [r7, #4]
 801e18a:	685b      	ldr	r3, [r3, #4]
 801e18c:	4619      	mov	r1, r3
 801e18e:	4610      	mov	r0, r2
 801e190:	f000 f844 	bl	801e21c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801e194:	f24c 3050 	movw	r0, #50000	; 0xc350
 801e198:	f7ff fe90 	bl	801debc <FLASH_WaitForLastOperation>
 801e19c:	4603      	mov	r3, r0
 801e19e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 801e1a0:	4b1d      	ldr	r3, [pc, #116]	; (801e218 <HAL_FLASHEx_Erase+0xdc>)
 801e1a2:	691b      	ldr	r3, [r3, #16]
 801e1a4:	4a1c      	ldr	r2, [pc, #112]	; (801e218 <HAL_FLASHEx_Erase+0xdc>)
 801e1a6:	f023 0304 	bic.w	r3, r3, #4
 801e1aa:	6113      	str	r3, [r2, #16]
 801e1ac:	e028      	b.n	801e200 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801e1ae:	687b      	ldr	r3, [r7, #4]
 801e1b0:	689b      	ldr	r3, [r3, #8]
 801e1b2:	60bb      	str	r3, [r7, #8]
 801e1b4:	e01c      	b.n	801e1f0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801e1b6:	687b      	ldr	r3, [r7, #4]
 801e1b8:	691b      	ldr	r3, [r3, #16]
 801e1ba:	b2db      	uxtb	r3, r3
 801e1bc:	4619      	mov	r1, r3
 801e1be:	68b8      	ldr	r0, [r7, #8]
 801e1c0:	f000 f850 	bl	801e264 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801e1c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 801e1c8:	f7ff fe78 	bl	801debc <FLASH_WaitForLastOperation>
 801e1cc:	4603      	mov	r3, r0
 801e1ce:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 801e1d0:	4b11      	ldr	r3, [pc, #68]	; (801e218 <HAL_FLASHEx_Erase+0xdc>)
 801e1d2:	691b      	ldr	r3, [r3, #16]
 801e1d4:	4a10      	ldr	r2, [pc, #64]	; (801e218 <HAL_FLASHEx_Erase+0xdc>)
 801e1d6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 801e1da:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 801e1dc:	7bfb      	ldrb	r3, [r7, #15]
 801e1de:	2b00      	cmp	r3, #0
 801e1e0:	d003      	beq.n	801e1ea <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 801e1e2:	683b      	ldr	r3, [r7, #0]
 801e1e4:	68ba      	ldr	r2, [r7, #8]
 801e1e6:	601a      	str	r2, [r3, #0]
          break;
 801e1e8:	e00a      	b.n	801e200 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801e1ea:	68bb      	ldr	r3, [r7, #8]
 801e1ec:	3301      	adds	r3, #1
 801e1ee:	60bb      	str	r3, [r7, #8]
 801e1f0:	687b      	ldr	r3, [r7, #4]
 801e1f2:	68da      	ldr	r2, [r3, #12]
 801e1f4:	687b      	ldr	r3, [r7, #4]
 801e1f6:	689b      	ldr	r3, [r3, #8]
 801e1f8:	4413      	add	r3, r2
 801e1fa:	68ba      	ldr	r2, [r7, #8]
 801e1fc:	429a      	cmp	r2, r3
 801e1fe:	d3da      	bcc.n	801e1b6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 801e200:	f000 f878 	bl	801e2f4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801e204:	4b03      	ldr	r3, [pc, #12]	; (801e214 <HAL_FLASHEx_Erase+0xd8>)
 801e206:	2200      	movs	r2, #0
 801e208:	761a      	strb	r2, [r3, #24]

  return status;
 801e20a:	7bfb      	ldrb	r3, [r7, #15]
}
 801e20c:	4618      	mov	r0, r3
 801e20e:	3710      	adds	r7, #16
 801e210:	46bd      	mov	sp, r7
 801e212:	bd80      	pop	{r7, pc}
 801e214:	2000d3a4 	.word	0x2000d3a4
 801e218:	40023c00 	.word	0x40023c00

0801e21c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 801e21c:	b480      	push	{r7}
 801e21e:	b083      	sub	sp, #12
 801e220:	af00      	add	r7, sp, #0
 801e222:	4603      	mov	r3, r0
 801e224:	6039      	str	r1, [r7, #0]
 801e226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801e228:	4b0d      	ldr	r3, [pc, #52]	; (801e260 <FLASH_MassErase+0x44>)
 801e22a:	691b      	ldr	r3, [r3, #16]
 801e22c:	4a0c      	ldr	r2, [pc, #48]	; (801e260 <FLASH_MassErase+0x44>)
 801e22e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801e232:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 801e234:	4b0a      	ldr	r3, [pc, #40]	; (801e260 <FLASH_MassErase+0x44>)
 801e236:	691b      	ldr	r3, [r3, #16]
 801e238:	4a09      	ldr	r2, [pc, #36]	; (801e260 <FLASH_MassErase+0x44>)
 801e23a:	f043 0304 	orr.w	r3, r3, #4
 801e23e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 801e240:	4b07      	ldr	r3, [pc, #28]	; (801e260 <FLASH_MassErase+0x44>)
 801e242:	691a      	ldr	r2, [r3, #16]
 801e244:	79fb      	ldrb	r3, [r7, #7]
 801e246:	021b      	lsls	r3, r3, #8
 801e248:	4313      	orrs	r3, r2
 801e24a:	4a05      	ldr	r2, [pc, #20]	; (801e260 <FLASH_MassErase+0x44>)
 801e24c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e250:	6113      	str	r3, [r2, #16]
}
 801e252:	bf00      	nop
 801e254:	370c      	adds	r7, #12
 801e256:	46bd      	mov	sp, r7
 801e258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e25c:	4770      	bx	lr
 801e25e:	bf00      	nop
 801e260:	40023c00 	.word	0x40023c00

0801e264 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 801e264:	b480      	push	{r7}
 801e266:	b085      	sub	sp, #20
 801e268:	af00      	add	r7, sp, #0
 801e26a:	6078      	str	r0, [r7, #4]
 801e26c:	460b      	mov	r3, r1
 801e26e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 801e270:	2300      	movs	r3, #0
 801e272:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 801e274:	78fb      	ldrb	r3, [r7, #3]
 801e276:	2b00      	cmp	r3, #0
 801e278:	d102      	bne.n	801e280 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 801e27a:	2300      	movs	r3, #0
 801e27c:	60fb      	str	r3, [r7, #12]
 801e27e:	e010      	b.n	801e2a2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 801e280:	78fb      	ldrb	r3, [r7, #3]
 801e282:	2b01      	cmp	r3, #1
 801e284:	d103      	bne.n	801e28e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 801e286:	f44f 7380 	mov.w	r3, #256	; 0x100
 801e28a:	60fb      	str	r3, [r7, #12]
 801e28c:	e009      	b.n	801e2a2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 801e28e:	78fb      	ldrb	r3, [r7, #3]
 801e290:	2b02      	cmp	r3, #2
 801e292:	d103      	bne.n	801e29c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 801e294:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e298:	60fb      	str	r3, [r7, #12]
 801e29a:	e002      	b.n	801e2a2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 801e29c:	f44f 7340 	mov.w	r3, #768	; 0x300
 801e2a0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801e2a2:	4b13      	ldr	r3, [pc, #76]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2a4:	691b      	ldr	r3, [r3, #16]
 801e2a6:	4a12      	ldr	r2, [pc, #72]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801e2ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 801e2ae:	4b10      	ldr	r3, [pc, #64]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2b0:	691a      	ldr	r2, [r3, #16]
 801e2b2:	490f      	ldr	r1, [pc, #60]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2b4:	68fb      	ldr	r3, [r7, #12]
 801e2b6:	4313      	orrs	r3, r2
 801e2b8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 801e2ba:	4b0d      	ldr	r3, [pc, #52]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2bc:	691b      	ldr	r3, [r3, #16]
 801e2be:	4a0c      	ldr	r2, [pc, #48]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801e2c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801e2c6:	4b0a      	ldr	r3, [pc, #40]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2c8:	691a      	ldr	r2, [r3, #16]
 801e2ca:	687b      	ldr	r3, [r7, #4]
 801e2cc:	00db      	lsls	r3, r3, #3
 801e2ce:	4313      	orrs	r3, r2
 801e2d0:	4a07      	ldr	r2, [pc, #28]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2d2:	f043 0302 	orr.w	r3, r3, #2
 801e2d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 801e2d8:	4b05      	ldr	r3, [pc, #20]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2da:	691b      	ldr	r3, [r3, #16]
 801e2dc:	4a04      	ldr	r2, [pc, #16]	; (801e2f0 <FLASH_Erase_Sector+0x8c>)
 801e2de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e2e2:	6113      	str	r3, [r2, #16]
}
 801e2e4:	bf00      	nop
 801e2e6:	3714      	adds	r7, #20
 801e2e8:	46bd      	mov	sp, r7
 801e2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e2ee:	4770      	bx	lr
 801e2f0:	40023c00 	.word	0x40023c00

0801e2f4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801e2f4:	b480      	push	{r7}
 801e2f6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 801e2f8:	4b20      	ldr	r3, [pc, #128]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e2fa:	681b      	ldr	r3, [r3, #0]
 801e2fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801e300:	2b00      	cmp	r3, #0
 801e302:	d017      	beq.n	801e334 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801e304:	4b1d      	ldr	r3, [pc, #116]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e306:	681b      	ldr	r3, [r3, #0]
 801e308:	4a1c      	ldr	r2, [pc, #112]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e30a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801e30e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 801e310:	4b1a      	ldr	r3, [pc, #104]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e312:	681b      	ldr	r3, [r3, #0]
 801e314:	4a19      	ldr	r2, [pc, #100]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e316:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801e31a:	6013      	str	r3, [r2, #0]
 801e31c:	4b17      	ldr	r3, [pc, #92]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e31e:	681b      	ldr	r3, [r3, #0]
 801e320:	4a16      	ldr	r2, [pc, #88]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e322:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801e326:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801e328:	4b14      	ldr	r3, [pc, #80]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e32a:	681b      	ldr	r3, [r3, #0]
 801e32c:	4a13      	ldr	r2, [pc, #76]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e32e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801e332:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 801e334:	4b11      	ldr	r3, [pc, #68]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e336:	681b      	ldr	r3, [r3, #0]
 801e338:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801e33c:	2b00      	cmp	r3, #0
 801e33e:	d017      	beq.n	801e370 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 801e340:	4b0e      	ldr	r3, [pc, #56]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e342:	681b      	ldr	r3, [r3, #0]
 801e344:	4a0d      	ldr	r2, [pc, #52]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e346:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801e34a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 801e34c:	4b0b      	ldr	r3, [pc, #44]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e34e:	681b      	ldr	r3, [r3, #0]
 801e350:	4a0a      	ldr	r2, [pc, #40]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e352:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801e356:	6013      	str	r3, [r2, #0]
 801e358:	4b08      	ldr	r3, [pc, #32]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e35a:	681b      	ldr	r3, [r3, #0]
 801e35c:	4a07      	ldr	r2, [pc, #28]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e35e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801e362:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 801e364:	4b05      	ldr	r3, [pc, #20]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e366:	681b      	ldr	r3, [r3, #0]
 801e368:	4a04      	ldr	r2, [pc, #16]	; (801e37c <FLASH_FlushCaches+0x88>)
 801e36a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801e36e:	6013      	str	r3, [r2, #0]
  }
}
 801e370:	bf00      	nop
 801e372:	46bd      	mov	sp, r7
 801e374:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e378:	4770      	bx	lr
 801e37a:	bf00      	nop
 801e37c:	40023c00 	.word	0x40023c00

0801e380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 801e380:	b480      	push	{r7}
 801e382:	b089      	sub	sp, #36	; 0x24
 801e384:	af00      	add	r7, sp, #0
 801e386:	6078      	str	r0, [r7, #4]
 801e388:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 801e38a:	2300      	movs	r3, #0
 801e38c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 801e38e:	2300      	movs	r3, #0
 801e390:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 801e392:	2300      	movs	r3, #0
 801e394:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e396:	2300      	movs	r3, #0
 801e398:	61fb      	str	r3, [r7, #28]
 801e39a:	e159      	b.n	801e650 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 801e39c:	2201      	movs	r2, #1
 801e39e:	69fb      	ldr	r3, [r7, #28]
 801e3a0:	fa02 f303 	lsl.w	r3, r2, r3
 801e3a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801e3a6:	683b      	ldr	r3, [r7, #0]
 801e3a8:	681b      	ldr	r3, [r3, #0]
 801e3aa:	697a      	ldr	r2, [r7, #20]
 801e3ac:	4013      	ands	r3, r2
 801e3ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 801e3b0:	693a      	ldr	r2, [r7, #16]
 801e3b2:	697b      	ldr	r3, [r7, #20]
 801e3b4:	429a      	cmp	r2, r3
 801e3b6:	f040 8148 	bne.w	801e64a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801e3ba:	683b      	ldr	r3, [r7, #0]
 801e3bc:	685b      	ldr	r3, [r3, #4]
 801e3be:	2b01      	cmp	r3, #1
 801e3c0:	d00b      	beq.n	801e3da <HAL_GPIO_Init+0x5a>
 801e3c2:	683b      	ldr	r3, [r7, #0]
 801e3c4:	685b      	ldr	r3, [r3, #4]
 801e3c6:	2b02      	cmp	r3, #2
 801e3c8:	d007      	beq.n	801e3da <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801e3ca:	683b      	ldr	r3, [r7, #0]
 801e3cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801e3ce:	2b11      	cmp	r3, #17
 801e3d0:	d003      	beq.n	801e3da <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801e3d2:	683b      	ldr	r3, [r7, #0]
 801e3d4:	685b      	ldr	r3, [r3, #4]
 801e3d6:	2b12      	cmp	r3, #18
 801e3d8:	d130      	bne.n	801e43c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801e3da:	687b      	ldr	r3, [r7, #4]
 801e3dc:	689b      	ldr	r3, [r3, #8]
 801e3de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801e3e0:	69fb      	ldr	r3, [r7, #28]
 801e3e2:	005b      	lsls	r3, r3, #1
 801e3e4:	2203      	movs	r2, #3
 801e3e6:	fa02 f303 	lsl.w	r3, r2, r3
 801e3ea:	43db      	mvns	r3, r3
 801e3ec:	69ba      	ldr	r2, [r7, #24]
 801e3ee:	4013      	ands	r3, r2
 801e3f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801e3f2:	683b      	ldr	r3, [r7, #0]
 801e3f4:	68da      	ldr	r2, [r3, #12]
 801e3f6:	69fb      	ldr	r3, [r7, #28]
 801e3f8:	005b      	lsls	r3, r3, #1
 801e3fa:	fa02 f303 	lsl.w	r3, r2, r3
 801e3fe:	69ba      	ldr	r2, [r7, #24]
 801e400:	4313      	orrs	r3, r2
 801e402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 801e404:	687b      	ldr	r3, [r7, #4]
 801e406:	69ba      	ldr	r2, [r7, #24]
 801e408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801e40a:	687b      	ldr	r3, [r7, #4]
 801e40c:	685b      	ldr	r3, [r3, #4]
 801e40e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 801e410:	2201      	movs	r2, #1
 801e412:	69fb      	ldr	r3, [r7, #28]
 801e414:	fa02 f303 	lsl.w	r3, r2, r3
 801e418:	43db      	mvns	r3, r3
 801e41a:	69ba      	ldr	r2, [r7, #24]
 801e41c:	4013      	ands	r3, r2
 801e41e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 801e420:	683b      	ldr	r3, [r7, #0]
 801e422:	685b      	ldr	r3, [r3, #4]
 801e424:	091b      	lsrs	r3, r3, #4
 801e426:	f003 0201 	and.w	r2, r3, #1
 801e42a:	69fb      	ldr	r3, [r7, #28]
 801e42c:	fa02 f303 	lsl.w	r3, r2, r3
 801e430:	69ba      	ldr	r2, [r7, #24]
 801e432:	4313      	orrs	r3, r2
 801e434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801e436:	687b      	ldr	r3, [r7, #4]
 801e438:	69ba      	ldr	r2, [r7, #24]
 801e43a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 801e43c:	687b      	ldr	r3, [r7, #4]
 801e43e:	68db      	ldr	r3, [r3, #12]
 801e440:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801e442:	69fb      	ldr	r3, [r7, #28]
 801e444:	005b      	lsls	r3, r3, #1
 801e446:	2203      	movs	r2, #3
 801e448:	fa02 f303 	lsl.w	r3, r2, r3
 801e44c:	43db      	mvns	r3, r3
 801e44e:	69ba      	ldr	r2, [r7, #24]
 801e450:	4013      	ands	r3, r2
 801e452:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 801e454:	683b      	ldr	r3, [r7, #0]
 801e456:	689a      	ldr	r2, [r3, #8]
 801e458:	69fb      	ldr	r3, [r7, #28]
 801e45a:	005b      	lsls	r3, r3, #1
 801e45c:	fa02 f303 	lsl.w	r3, r2, r3
 801e460:	69ba      	ldr	r2, [r7, #24]
 801e462:	4313      	orrs	r3, r2
 801e464:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801e466:	687b      	ldr	r3, [r7, #4]
 801e468:	69ba      	ldr	r2, [r7, #24]
 801e46a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801e46c:	683b      	ldr	r3, [r7, #0]
 801e46e:	685b      	ldr	r3, [r3, #4]
 801e470:	2b02      	cmp	r3, #2
 801e472:	d003      	beq.n	801e47c <HAL_GPIO_Init+0xfc>
 801e474:	683b      	ldr	r3, [r7, #0]
 801e476:	685b      	ldr	r3, [r3, #4]
 801e478:	2b12      	cmp	r3, #18
 801e47a:	d123      	bne.n	801e4c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 801e47c:	69fb      	ldr	r3, [r7, #28]
 801e47e:	08da      	lsrs	r2, r3, #3
 801e480:	687b      	ldr	r3, [r7, #4]
 801e482:	3208      	adds	r2, #8
 801e484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e488:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 801e48a:	69fb      	ldr	r3, [r7, #28]
 801e48c:	f003 0307 	and.w	r3, r3, #7
 801e490:	009b      	lsls	r3, r3, #2
 801e492:	220f      	movs	r2, #15
 801e494:	fa02 f303 	lsl.w	r3, r2, r3
 801e498:	43db      	mvns	r3, r3
 801e49a:	69ba      	ldr	r2, [r7, #24]
 801e49c:	4013      	ands	r3, r2
 801e49e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 801e4a0:	683b      	ldr	r3, [r7, #0]
 801e4a2:	691a      	ldr	r2, [r3, #16]
 801e4a4:	69fb      	ldr	r3, [r7, #28]
 801e4a6:	f003 0307 	and.w	r3, r3, #7
 801e4aa:	009b      	lsls	r3, r3, #2
 801e4ac:	fa02 f303 	lsl.w	r3, r2, r3
 801e4b0:	69ba      	ldr	r2, [r7, #24]
 801e4b2:	4313      	orrs	r3, r2
 801e4b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801e4b6:	69fb      	ldr	r3, [r7, #28]
 801e4b8:	08da      	lsrs	r2, r3, #3
 801e4ba:	687b      	ldr	r3, [r7, #4]
 801e4bc:	3208      	adds	r2, #8
 801e4be:	69b9      	ldr	r1, [r7, #24]
 801e4c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801e4c4:	687b      	ldr	r3, [r7, #4]
 801e4c6:	681b      	ldr	r3, [r3, #0]
 801e4c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801e4ca:	69fb      	ldr	r3, [r7, #28]
 801e4cc:	005b      	lsls	r3, r3, #1
 801e4ce:	2203      	movs	r2, #3
 801e4d0:	fa02 f303 	lsl.w	r3, r2, r3
 801e4d4:	43db      	mvns	r3, r3
 801e4d6:	69ba      	ldr	r2, [r7, #24]
 801e4d8:	4013      	ands	r3, r2
 801e4da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801e4dc:	683b      	ldr	r3, [r7, #0]
 801e4de:	685b      	ldr	r3, [r3, #4]
 801e4e0:	f003 0203 	and.w	r2, r3, #3
 801e4e4:	69fb      	ldr	r3, [r7, #28]
 801e4e6:	005b      	lsls	r3, r3, #1
 801e4e8:	fa02 f303 	lsl.w	r3, r2, r3
 801e4ec:	69ba      	ldr	r2, [r7, #24]
 801e4ee:	4313      	orrs	r3, r2
 801e4f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801e4f2:	687b      	ldr	r3, [r7, #4]
 801e4f4:	69ba      	ldr	r2, [r7, #24]
 801e4f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 801e4f8:	683b      	ldr	r3, [r7, #0]
 801e4fa:	685b      	ldr	r3, [r3, #4]
 801e4fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801e500:	2b00      	cmp	r3, #0
 801e502:	f000 80a2 	beq.w	801e64a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801e506:	2300      	movs	r3, #0
 801e508:	60fb      	str	r3, [r7, #12]
 801e50a:	4b57      	ldr	r3, [pc, #348]	; (801e668 <HAL_GPIO_Init+0x2e8>)
 801e50c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801e50e:	4a56      	ldr	r2, [pc, #344]	; (801e668 <HAL_GPIO_Init+0x2e8>)
 801e510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801e514:	6453      	str	r3, [r2, #68]	; 0x44
 801e516:	4b54      	ldr	r3, [pc, #336]	; (801e668 <HAL_GPIO_Init+0x2e8>)
 801e518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801e51a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801e51e:	60fb      	str	r3, [r7, #12]
 801e520:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801e522:	4a52      	ldr	r2, [pc, #328]	; (801e66c <HAL_GPIO_Init+0x2ec>)
 801e524:	69fb      	ldr	r3, [r7, #28]
 801e526:	089b      	lsrs	r3, r3, #2
 801e528:	3302      	adds	r3, #2
 801e52a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e52e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 801e530:	69fb      	ldr	r3, [r7, #28]
 801e532:	f003 0303 	and.w	r3, r3, #3
 801e536:	009b      	lsls	r3, r3, #2
 801e538:	220f      	movs	r2, #15
 801e53a:	fa02 f303 	lsl.w	r3, r2, r3
 801e53e:	43db      	mvns	r3, r3
 801e540:	69ba      	ldr	r2, [r7, #24]
 801e542:	4013      	ands	r3, r2
 801e544:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801e546:	687b      	ldr	r3, [r7, #4]
 801e548:	4a49      	ldr	r2, [pc, #292]	; (801e670 <HAL_GPIO_Init+0x2f0>)
 801e54a:	4293      	cmp	r3, r2
 801e54c:	d019      	beq.n	801e582 <HAL_GPIO_Init+0x202>
 801e54e:	687b      	ldr	r3, [r7, #4]
 801e550:	4a48      	ldr	r2, [pc, #288]	; (801e674 <HAL_GPIO_Init+0x2f4>)
 801e552:	4293      	cmp	r3, r2
 801e554:	d013      	beq.n	801e57e <HAL_GPIO_Init+0x1fe>
 801e556:	687b      	ldr	r3, [r7, #4]
 801e558:	4a47      	ldr	r2, [pc, #284]	; (801e678 <HAL_GPIO_Init+0x2f8>)
 801e55a:	4293      	cmp	r3, r2
 801e55c:	d00d      	beq.n	801e57a <HAL_GPIO_Init+0x1fa>
 801e55e:	687b      	ldr	r3, [r7, #4]
 801e560:	4a46      	ldr	r2, [pc, #280]	; (801e67c <HAL_GPIO_Init+0x2fc>)
 801e562:	4293      	cmp	r3, r2
 801e564:	d007      	beq.n	801e576 <HAL_GPIO_Init+0x1f6>
 801e566:	687b      	ldr	r3, [r7, #4]
 801e568:	4a45      	ldr	r2, [pc, #276]	; (801e680 <HAL_GPIO_Init+0x300>)
 801e56a:	4293      	cmp	r3, r2
 801e56c:	d101      	bne.n	801e572 <HAL_GPIO_Init+0x1f2>
 801e56e:	2304      	movs	r3, #4
 801e570:	e008      	b.n	801e584 <HAL_GPIO_Init+0x204>
 801e572:	2307      	movs	r3, #7
 801e574:	e006      	b.n	801e584 <HAL_GPIO_Init+0x204>
 801e576:	2303      	movs	r3, #3
 801e578:	e004      	b.n	801e584 <HAL_GPIO_Init+0x204>
 801e57a:	2302      	movs	r3, #2
 801e57c:	e002      	b.n	801e584 <HAL_GPIO_Init+0x204>
 801e57e:	2301      	movs	r3, #1
 801e580:	e000      	b.n	801e584 <HAL_GPIO_Init+0x204>
 801e582:	2300      	movs	r3, #0
 801e584:	69fa      	ldr	r2, [r7, #28]
 801e586:	f002 0203 	and.w	r2, r2, #3
 801e58a:	0092      	lsls	r2, r2, #2
 801e58c:	4093      	lsls	r3, r2
 801e58e:	69ba      	ldr	r2, [r7, #24]
 801e590:	4313      	orrs	r3, r2
 801e592:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 801e594:	4935      	ldr	r1, [pc, #212]	; (801e66c <HAL_GPIO_Init+0x2ec>)
 801e596:	69fb      	ldr	r3, [r7, #28]
 801e598:	089b      	lsrs	r3, r3, #2
 801e59a:	3302      	adds	r3, #2
 801e59c:	69ba      	ldr	r2, [r7, #24]
 801e59e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801e5a2:	4b38      	ldr	r3, [pc, #224]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e5a4:	681b      	ldr	r3, [r3, #0]
 801e5a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e5a8:	693b      	ldr	r3, [r7, #16]
 801e5aa:	43db      	mvns	r3, r3
 801e5ac:	69ba      	ldr	r2, [r7, #24]
 801e5ae:	4013      	ands	r3, r2
 801e5b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 801e5b2:	683b      	ldr	r3, [r7, #0]
 801e5b4:	685b      	ldr	r3, [r3, #4]
 801e5b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801e5ba:	2b00      	cmp	r3, #0
 801e5bc:	d003      	beq.n	801e5c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 801e5be:	69ba      	ldr	r2, [r7, #24]
 801e5c0:	693b      	ldr	r3, [r7, #16]
 801e5c2:	4313      	orrs	r3, r2
 801e5c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801e5c6:	4a2f      	ldr	r2, [pc, #188]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e5c8:	69bb      	ldr	r3, [r7, #24]
 801e5ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 801e5cc:	4b2d      	ldr	r3, [pc, #180]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e5ce:	685b      	ldr	r3, [r3, #4]
 801e5d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e5d2:	693b      	ldr	r3, [r7, #16]
 801e5d4:	43db      	mvns	r3, r3
 801e5d6:	69ba      	ldr	r2, [r7, #24]
 801e5d8:	4013      	ands	r3, r2
 801e5da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801e5dc:	683b      	ldr	r3, [r7, #0]
 801e5de:	685b      	ldr	r3, [r3, #4]
 801e5e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e5e4:	2b00      	cmp	r3, #0
 801e5e6:	d003      	beq.n	801e5f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 801e5e8:	69ba      	ldr	r2, [r7, #24]
 801e5ea:	693b      	ldr	r3, [r7, #16]
 801e5ec:	4313      	orrs	r3, r2
 801e5ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801e5f0:	4a24      	ldr	r2, [pc, #144]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e5f2:	69bb      	ldr	r3, [r7, #24]
 801e5f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801e5f6:	4b23      	ldr	r3, [pc, #140]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e5f8:	689b      	ldr	r3, [r3, #8]
 801e5fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e5fc:	693b      	ldr	r3, [r7, #16]
 801e5fe:	43db      	mvns	r3, r3
 801e600:	69ba      	ldr	r2, [r7, #24]
 801e602:	4013      	ands	r3, r2
 801e604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801e606:	683b      	ldr	r3, [r7, #0]
 801e608:	685b      	ldr	r3, [r3, #4]
 801e60a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801e60e:	2b00      	cmp	r3, #0
 801e610:	d003      	beq.n	801e61a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 801e612:	69ba      	ldr	r2, [r7, #24]
 801e614:	693b      	ldr	r3, [r7, #16]
 801e616:	4313      	orrs	r3, r2
 801e618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801e61a:	4a1a      	ldr	r2, [pc, #104]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e61c:	69bb      	ldr	r3, [r7, #24]
 801e61e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801e620:	4b18      	ldr	r3, [pc, #96]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e622:	68db      	ldr	r3, [r3, #12]
 801e624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e626:	693b      	ldr	r3, [r7, #16]
 801e628:	43db      	mvns	r3, r3
 801e62a:	69ba      	ldr	r2, [r7, #24]
 801e62c:	4013      	ands	r3, r2
 801e62e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 801e630:	683b      	ldr	r3, [r7, #0]
 801e632:	685b      	ldr	r3, [r3, #4]
 801e634:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801e638:	2b00      	cmp	r3, #0
 801e63a:	d003      	beq.n	801e644 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 801e63c:	69ba      	ldr	r2, [r7, #24]
 801e63e:	693b      	ldr	r3, [r7, #16]
 801e640:	4313      	orrs	r3, r2
 801e642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 801e644:	4a0f      	ldr	r2, [pc, #60]	; (801e684 <HAL_GPIO_Init+0x304>)
 801e646:	69bb      	ldr	r3, [r7, #24]
 801e648:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e64a:	69fb      	ldr	r3, [r7, #28]
 801e64c:	3301      	adds	r3, #1
 801e64e:	61fb      	str	r3, [r7, #28]
 801e650:	69fb      	ldr	r3, [r7, #28]
 801e652:	2b0f      	cmp	r3, #15
 801e654:	f67f aea2 	bls.w	801e39c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 801e658:	bf00      	nop
 801e65a:	bf00      	nop
 801e65c:	3724      	adds	r7, #36	; 0x24
 801e65e:	46bd      	mov	sp, r7
 801e660:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e664:	4770      	bx	lr
 801e666:	bf00      	nop
 801e668:	40023800 	.word	0x40023800
 801e66c:	40013800 	.word	0x40013800
 801e670:	40020000 	.word	0x40020000
 801e674:	40020400 	.word	0x40020400
 801e678:	40020800 	.word	0x40020800
 801e67c:	40020c00 	.word	0x40020c00
 801e680:	40021000 	.word	0x40021000
 801e684:	40013c00 	.word	0x40013c00

0801e688 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 801e688:	b480      	push	{r7}
 801e68a:	b087      	sub	sp, #28
 801e68c:	af00      	add	r7, sp, #0
 801e68e:	6078      	str	r0, [r7, #4]
 801e690:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 801e692:	2300      	movs	r3, #0
 801e694:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 801e696:	2300      	movs	r3, #0
 801e698:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 801e69a:	2300      	movs	r3, #0
 801e69c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e69e:	2300      	movs	r3, #0
 801e6a0:	617b      	str	r3, [r7, #20]
 801e6a2:	e0bb      	b.n	801e81c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 801e6a4:	2201      	movs	r2, #1
 801e6a6:	697b      	ldr	r3, [r7, #20]
 801e6a8:	fa02 f303 	lsl.w	r3, r2, r3
 801e6ac:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 801e6ae:	683a      	ldr	r2, [r7, #0]
 801e6b0:	693b      	ldr	r3, [r7, #16]
 801e6b2:	4013      	ands	r3, r2
 801e6b4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 801e6b6:	68fa      	ldr	r2, [r7, #12]
 801e6b8:	693b      	ldr	r3, [r7, #16]
 801e6ba:	429a      	cmp	r2, r3
 801e6bc:	f040 80ab 	bne.w	801e816 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 801e6c0:	4a5c      	ldr	r2, [pc, #368]	; (801e834 <HAL_GPIO_DeInit+0x1ac>)
 801e6c2:	697b      	ldr	r3, [r7, #20]
 801e6c4:	089b      	lsrs	r3, r3, #2
 801e6c6:	3302      	adds	r3, #2
 801e6c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e6cc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 801e6ce:	697b      	ldr	r3, [r7, #20]
 801e6d0:	f003 0303 	and.w	r3, r3, #3
 801e6d4:	009b      	lsls	r3, r3, #2
 801e6d6:	220f      	movs	r2, #15
 801e6d8:	fa02 f303 	lsl.w	r3, r2, r3
 801e6dc:	68ba      	ldr	r2, [r7, #8]
 801e6de:	4013      	ands	r3, r2
 801e6e0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 801e6e2:	687b      	ldr	r3, [r7, #4]
 801e6e4:	4a54      	ldr	r2, [pc, #336]	; (801e838 <HAL_GPIO_DeInit+0x1b0>)
 801e6e6:	4293      	cmp	r3, r2
 801e6e8:	d019      	beq.n	801e71e <HAL_GPIO_DeInit+0x96>
 801e6ea:	687b      	ldr	r3, [r7, #4]
 801e6ec:	4a53      	ldr	r2, [pc, #332]	; (801e83c <HAL_GPIO_DeInit+0x1b4>)
 801e6ee:	4293      	cmp	r3, r2
 801e6f0:	d013      	beq.n	801e71a <HAL_GPIO_DeInit+0x92>
 801e6f2:	687b      	ldr	r3, [r7, #4]
 801e6f4:	4a52      	ldr	r2, [pc, #328]	; (801e840 <HAL_GPIO_DeInit+0x1b8>)
 801e6f6:	4293      	cmp	r3, r2
 801e6f8:	d00d      	beq.n	801e716 <HAL_GPIO_DeInit+0x8e>
 801e6fa:	687b      	ldr	r3, [r7, #4]
 801e6fc:	4a51      	ldr	r2, [pc, #324]	; (801e844 <HAL_GPIO_DeInit+0x1bc>)
 801e6fe:	4293      	cmp	r3, r2
 801e700:	d007      	beq.n	801e712 <HAL_GPIO_DeInit+0x8a>
 801e702:	687b      	ldr	r3, [r7, #4]
 801e704:	4a50      	ldr	r2, [pc, #320]	; (801e848 <HAL_GPIO_DeInit+0x1c0>)
 801e706:	4293      	cmp	r3, r2
 801e708:	d101      	bne.n	801e70e <HAL_GPIO_DeInit+0x86>
 801e70a:	2304      	movs	r3, #4
 801e70c:	e008      	b.n	801e720 <HAL_GPIO_DeInit+0x98>
 801e70e:	2307      	movs	r3, #7
 801e710:	e006      	b.n	801e720 <HAL_GPIO_DeInit+0x98>
 801e712:	2303      	movs	r3, #3
 801e714:	e004      	b.n	801e720 <HAL_GPIO_DeInit+0x98>
 801e716:	2302      	movs	r3, #2
 801e718:	e002      	b.n	801e720 <HAL_GPIO_DeInit+0x98>
 801e71a:	2301      	movs	r3, #1
 801e71c:	e000      	b.n	801e720 <HAL_GPIO_DeInit+0x98>
 801e71e:	2300      	movs	r3, #0
 801e720:	697a      	ldr	r2, [r7, #20]
 801e722:	f002 0203 	and.w	r2, r2, #3
 801e726:	0092      	lsls	r2, r2, #2
 801e728:	4093      	lsls	r3, r2
 801e72a:	68ba      	ldr	r2, [r7, #8]
 801e72c:	429a      	cmp	r2, r3
 801e72e:	d132      	bne.n	801e796 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 801e730:	4b46      	ldr	r3, [pc, #280]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e732:	681a      	ldr	r2, [r3, #0]
 801e734:	68fb      	ldr	r3, [r7, #12]
 801e736:	43db      	mvns	r3, r3
 801e738:	4944      	ldr	r1, [pc, #272]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e73a:	4013      	ands	r3, r2
 801e73c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 801e73e:	4b43      	ldr	r3, [pc, #268]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e740:	685a      	ldr	r2, [r3, #4]
 801e742:	68fb      	ldr	r3, [r7, #12]
 801e744:	43db      	mvns	r3, r3
 801e746:	4941      	ldr	r1, [pc, #260]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e748:	4013      	ands	r3, r2
 801e74a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 801e74c:	4b3f      	ldr	r3, [pc, #252]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e74e:	689a      	ldr	r2, [r3, #8]
 801e750:	68fb      	ldr	r3, [r7, #12]
 801e752:	43db      	mvns	r3, r3
 801e754:	493d      	ldr	r1, [pc, #244]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e756:	4013      	ands	r3, r2
 801e758:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 801e75a:	4b3c      	ldr	r3, [pc, #240]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e75c:	68da      	ldr	r2, [r3, #12]
 801e75e:	68fb      	ldr	r3, [r7, #12]
 801e760:	43db      	mvns	r3, r3
 801e762:	493a      	ldr	r1, [pc, #232]	; (801e84c <HAL_GPIO_DeInit+0x1c4>)
 801e764:	4013      	ands	r3, r2
 801e766:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 801e768:	697b      	ldr	r3, [r7, #20]
 801e76a:	f003 0303 	and.w	r3, r3, #3
 801e76e:	009b      	lsls	r3, r3, #2
 801e770:	220f      	movs	r2, #15
 801e772:	fa02 f303 	lsl.w	r3, r2, r3
 801e776:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 801e778:	4a2e      	ldr	r2, [pc, #184]	; (801e834 <HAL_GPIO_DeInit+0x1ac>)
 801e77a:	697b      	ldr	r3, [r7, #20]
 801e77c:	089b      	lsrs	r3, r3, #2
 801e77e:	3302      	adds	r3, #2
 801e780:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801e784:	68bb      	ldr	r3, [r7, #8]
 801e786:	43da      	mvns	r2, r3
 801e788:	482a      	ldr	r0, [pc, #168]	; (801e834 <HAL_GPIO_DeInit+0x1ac>)
 801e78a:	697b      	ldr	r3, [r7, #20]
 801e78c:	089b      	lsrs	r3, r3, #2
 801e78e:	400a      	ands	r2, r1
 801e790:	3302      	adds	r3, #2
 801e792:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801e796:	687b      	ldr	r3, [r7, #4]
 801e798:	681a      	ldr	r2, [r3, #0]
 801e79a:	697b      	ldr	r3, [r7, #20]
 801e79c:	005b      	lsls	r3, r3, #1
 801e79e:	2103      	movs	r1, #3
 801e7a0:	fa01 f303 	lsl.w	r3, r1, r3
 801e7a4:	43db      	mvns	r3, r3
 801e7a6:	401a      	ands	r2, r3
 801e7a8:	687b      	ldr	r3, [r7, #4]
 801e7aa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 801e7ac:	697b      	ldr	r3, [r7, #20]
 801e7ae:	08da      	lsrs	r2, r3, #3
 801e7b0:	687b      	ldr	r3, [r7, #4]
 801e7b2:	3208      	adds	r2, #8
 801e7b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801e7b8:	697b      	ldr	r3, [r7, #20]
 801e7ba:	f003 0307 	and.w	r3, r3, #7
 801e7be:	009b      	lsls	r3, r3, #2
 801e7c0:	220f      	movs	r2, #15
 801e7c2:	fa02 f303 	lsl.w	r3, r2, r3
 801e7c6:	43db      	mvns	r3, r3
 801e7c8:	697a      	ldr	r2, [r7, #20]
 801e7ca:	08d2      	lsrs	r2, r2, #3
 801e7cc:	4019      	ands	r1, r3
 801e7ce:	687b      	ldr	r3, [r7, #4]
 801e7d0:	3208      	adds	r2, #8
 801e7d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801e7d6:	687b      	ldr	r3, [r7, #4]
 801e7d8:	68da      	ldr	r2, [r3, #12]
 801e7da:	697b      	ldr	r3, [r7, #20]
 801e7dc:	005b      	lsls	r3, r3, #1
 801e7de:	2103      	movs	r1, #3
 801e7e0:	fa01 f303 	lsl.w	r3, r1, r3
 801e7e4:	43db      	mvns	r3, r3
 801e7e6:	401a      	ands	r2, r3
 801e7e8:	687b      	ldr	r3, [r7, #4]
 801e7ea:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 801e7ec:	687b      	ldr	r3, [r7, #4]
 801e7ee:	685a      	ldr	r2, [r3, #4]
 801e7f0:	2101      	movs	r1, #1
 801e7f2:	697b      	ldr	r3, [r7, #20]
 801e7f4:	fa01 f303 	lsl.w	r3, r1, r3
 801e7f8:	43db      	mvns	r3, r3
 801e7fa:	401a      	ands	r2, r3
 801e7fc:	687b      	ldr	r3, [r7, #4]
 801e7fe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801e800:	687b      	ldr	r3, [r7, #4]
 801e802:	689a      	ldr	r2, [r3, #8]
 801e804:	697b      	ldr	r3, [r7, #20]
 801e806:	005b      	lsls	r3, r3, #1
 801e808:	2103      	movs	r1, #3
 801e80a:	fa01 f303 	lsl.w	r3, r1, r3
 801e80e:	43db      	mvns	r3, r3
 801e810:	401a      	ands	r2, r3
 801e812:	687b      	ldr	r3, [r7, #4]
 801e814:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e816:	697b      	ldr	r3, [r7, #20]
 801e818:	3301      	adds	r3, #1
 801e81a:	617b      	str	r3, [r7, #20]
 801e81c:	697b      	ldr	r3, [r7, #20]
 801e81e:	2b0f      	cmp	r3, #15
 801e820:	f67f af40 	bls.w	801e6a4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 801e824:	bf00      	nop
 801e826:	bf00      	nop
 801e828:	371c      	adds	r7, #28
 801e82a:	46bd      	mov	sp, r7
 801e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e830:	4770      	bx	lr
 801e832:	bf00      	nop
 801e834:	40013800 	.word	0x40013800
 801e838:	40020000 	.word	0x40020000
 801e83c:	40020400 	.word	0x40020400
 801e840:	40020800 	.word	0x40020800
 801e844:	40020c00 	.word	0x40020c00
 801e848:	40021000 	.word	0x40021000
 801e84c:	40013c00 	.word	0x40013c00

0801e850 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801e850:	b480      	push	{r7}
 801e852:	b085      	sub	sp, #20
 801e854:	af00      	add	r7, sp, #0
 801e856:	6078      	str	r0, [r7, #4]
 801e858:	460b      	mov	r3, r1
 801e85a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 801e85c:	687b      	ldr	r3, [r7, #4]
 801e85e:	691a      	ldr	r2, [r3, #16]
 801e860:	887b      	ldrh	r3, [r7, #2]
 801e862:	4013      	ands	r3, r2
 801e864:	2b00      	cmp	r3, #0
 801e866:	d002      	beq.n	801e86e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 801e868:	2301      	movs	r3, #1
 801e86a:	73fb      	strb	r3, [r7, #15]
 801e86c:	e001      	b.n	801e872 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 801e86e:	2300      	movs	r3, #0
 801e870:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 801e872:	7bfb      	ldrb	r3, [r7, #15]
}
 801e874:	4618      	mov	r0, r3
 801e876:	3714      	adds	r7, #20
 801e878:	46bd      	mov	sp, r7
 801e87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e87e:	4770      	bx	lr

0801e880 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801e880:	b480      	push	{r7}
 801e882:	b083      	sub	sp, #12
 801e884:	af00      	add	r7, sp, #0
 801e886:	6078      	str	r0, [r7, #4]
 801e888:	460b      	mov	r3, r1
 801e88a:	807b      	strh	r3, [r7, #2]
 801e88c:	4613      	mov	r3, r2
 801e88e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 801e890:	787b      	ldrb	r3, [r7, #1]
 801e892:	2b00      	cmp	r3, #0
 801e894:	d003      	beq.n	801e89e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801e896:	887a      	ldrh	r2, [r7, #2]
 801e898:	687b      	ldr	r3, [r7, #4]
 801e89a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 801e89c:	e003      	b.n	801e8a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 801e89e:	887b      	ldrh	r3, [r7, #2]
 801e8a0:	041a      	lsls	r2, r3, #16
 801e8a2:	687b      	ldr	r3, [r7, #4]
 801e8a4:	619a      	str	r2, [r3, #24]
}
 801e8a6:	bf00      	nop
 801e8a8:	370c      	adds	r7, #12
 801e8aa:	46bd      	mov	sp, r7
 801e8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e8b0:	4770      	bx	lr

0801e8b2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801e8b2:	b480      	push	{r7}
 801e8b4:	b083      	sub	sp, #12
 801e8b6:	af00      	add	r7, sp, #0
 801e8b8:	6078      	str	r0, [r7, #4]
 801e8ba:	460b      	mov	r3, r1
 801e8bc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 801e8be:	687b      	ldr	r3, [r7, #4]
 801e8c0:	695a      	ldr	r2, [r3, #20]
 801e8c2:	887b      	ldrh	r3, [r7, #2]
 801e8c4:	401a      	ands	r2, r3
 801e8c6:	887b      	ldrh	r3, [r7, #2]
 801e8c8:	429a      	cmp	r2, r3
 801e8ca:	d104      	bne.n	801e8d6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 801e8cc:	887b      	ldrh	r3, [r7, #2]
 801e8ce:	041a      	lsls	r2, r3, #16
 801e8d0:	687b      	ldr	r3, [r7, #4]
 801e8d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 801e8d4:	e002      	b.n	801e8dc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 801e8d6:	887a      	ldrh	r2, [r7, #2]
 801e8d8:	687b      	ldr	r3, [r7, #4]
 801e8da:	619a      	str	r2, [r3, #24]
}
 801e8dc:	bf00      	nop
 801e8de:	370c      	adds	r7, #12
 801e8e0:	46bd      	mov	sp, r7
 801e8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e8e6:	4770      	bx	lr

0801e8e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801e8e8:	b580      	push	{r7, lr}
 801e8ea:	b086      	sub	sp, #24
 801e8ec:	af00      	add	r7, sp, #0
 801e8ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 801e8f0:	687b      	ldr	r3, [r7, #4]
 801e8f2:	2b00      	cmp	r3, #0
 801e8f4:	d101      	bne.n	801e8fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801e8f6:	2301      	movs	r3, #1
 801e8f8:	e25e      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801e8fa:	687b      	ldr	r3, [r7, #4]
 801e8fc:	681b      	ldr	r3, [r3, #0]
 801e8fe:	f003 0301 	and.w	r3, r3, #1
 801e902:	2b00      	cmp	r3, #0
 801e904:	d075      	beq.n	801e9f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801e906:	4b88      	ldr	r3, [pc, #544]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e908:	689b      	ldr	r3, [r3, #8]
 801e90a:	f003 030c 	and.w	r3, r3, #12
 801e90e:	2b04      	cmp	r3, #4
 801e910:	d00c      	beq.n	801e92c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801e912:	4b85      	ldr	r3, [pc, #532]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e914:	689b      	ldr	r3, [r3, #8]
 801e916:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801e91a:	2b08      	cmp	r3, #8
 801e91c:	d112      	bne.n	801e944 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801e91e:	4b82      	ldr	r3, [pc, #520]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e920:	685b      	ldr	r3, [r3, #4]
 801e922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801e926:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801e92a:	d10b      	bne.n	801e944 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801e92c:	4b7e      	ldr	r3, [pc, #504]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e92e:	681b      	ldr	r3, [r3, #0]
 801e930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e934:	2b00      	cmp	r3, #0
 801e936:	d05b      	beq.n	801e9f0 <HAL_RCC_OscConfig+0x108>
 801e938:	687b      	ldr	r3, [r7, #4]
 801e93a:	685b      	ldr	r3, [r3, #4]
 801e93c:	2b00      	cmp	r3, #0
 801e93e:	d157      	bne.n	801e9f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 801e940:	2301      	movs	r3, #1
 801e942:	e239      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801e944:	687b      	ldr	r3, [r7, #4]
 801e946:	685b      	ldr	r3, [r3, #4]
 801e948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e94c:	d106      	bne.n	801e95c <HAL_RCC_OscConfig+0x74>
 801e94e:	4b76      	ldr	r3, [pc, #472]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e950:	681b      	ldr	r3, [r3, #0]
 801e952:	4a75      	ldr	r2, [pc, #468]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e958:	6013      	str	r3, [r2, #0]
 801e95a:	e01d      	b.n	801e998 <HAL_RCC_OscConfig+0xb0>
 801e95c:	687b      	ldr	r3, [r7, #4]
 801e95e:	685b      	ldr	r3, [r3, #4]
 801e960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801e964:	d10c      	bne.n	801e980 <HAL_RCC_OscConfig+0x98>
 801e966:	4b70      	ldr	r3, [pc, #448]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e968:	681b      	ldr	r3, [r3, #0]
 801e96a:	4a6f      	ldr	r2, [pc, #444]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e96c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801e970:	6013      	str	r3, [r2, #0]
 801e972:	4b6d      	ldr	r3, [pc, #436]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e974:	681b      	ldr	r3, [r3, #0]
 801e976:	4a6c      	ldr	r2, [pc, #432]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e97c:	6013      	str	r3, [r2, #0]
 801e97e:	e00b      	b.n	801e998 <HAL_RCC_OscConfig+0xb0>
 801e980:	4b69      	ldr	r3, [pc, #420]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e982:	681b      	ldr	r3, [r3, #0]
 801e984:	4a68      	ldr	r2, [pc, #416]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801e98a:	6013      	str	r3, [r2, #0]
 801e98c:	4b66      	ldr	r3, [pc, #408]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e98e:	681b      	ldr	r3, [r3, #0]
 801e990:	4a65      	ldr	r2, [pc, #404]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801e996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 801e998:	687b      	ldr	r3, [r7, #4]
 801e99a:	685b      	ldr	r3, [r3, #4]
 801e99c:	2b00      	cmp	r3, #0
 801e99e:	d013      	beq.n	801e9c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801e9a0:	f7fd ff5c 	bl	801c85c <HAL_GetTick>
 801e9a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801e9a6:	e008      	b.n	801e9ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801e9a8:	f7fd ff58 	bl	801c85c <HAL_GetTick>
 801e9ac:	4602      	mov	r2, r0
 801e9ae:	693b      	ldr	r3, [r7, #16]
 801e9b0:	1ad3      	subs	r3, r2, r3
 801e9b2:	2b64      	cmp	r3, #100	; 0x64
 801e9b4:	d901      	bls.n	801e9ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801e9b6:	2303      	movs	r3, #3
 801e9b8:	e1fe      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801e9ba:	4b5b      	ldr	r3, [pc, #364]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e9bc:	681b      	ldr	r3, [r3, #0]
 801e9be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e9c2:	2b00      	cmp	r3, #0
 801e9c4:	d0f0      	beq.n	801e9a8 <HAL_RCC_OscConfig+0xc0>
 801e9c6:	e014      	b.n	801e9f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801e9c8:	f7fd ff48 	bl	801c85c <HAL_GetTick>
 801e9cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801e9ce:	e008      	b.n	801e9e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801e9d0:	f7fd ff44 	bl	801c85c <HAL_GetTick>
 801e9d4:	4602      	mov	r2, r0
 801e9d6:	693b      	ldr	r3, [r7, #16]
 801e9d8:	1ad3      	subs	r3, r2, r3
 801e9da:	2b64      	cmp	r3, #100	; 0x64
 801e9dc:	d901      	bls.n	801e9e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801e9de:	2303      	movs	r3, #3
 801e9e0:	e1ea      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801e9e2:	4b51      	ldr	r3, [pc, #324]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801e9e4:	681b      	ldr	r3, [r3, #0]
 801e9e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e9ea:	2b00      	cmp	r3, #0
 801e9ec:	d1f0      	bne.n	801e9d0 <HAL_RCC_OscConfig+0xe8>
 801e9ee:	e000      	b.n	801e9f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801e9f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801e9f2:	687b      	ldr	r3, [r7, #4]
 801e9f4:	681b      	ldr	r3, [r3, #0]
 801e9f6:	f003 0302 	and.w	r3, r3, #2
 801e9fa:	2b00      	cmp	r3, #0
 801e9fc:	d063      	beq.n	801eac6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801e9fe:	4b4a      	ldr	r3, [pc, #296]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea00:	689b      	ldr	r3, [r3, #8]
 801ea02:	f003 030c 	and.w	r3, r3, #12
 801ea06:	2b00      	cmp	r3, #0
 801ea08:	d00b      	beq.n	801ea22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801ea0a:	4b47      	ldr	r3, [pc, #284]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea0c:	689b      	ldr	r3, [r3, #8]
 801ea0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801ea12:	2b08      	cmp	r3, #8
 801ea14:	d11c      	bne.n	801ea50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801ea16:	4b44      	ldr	r3, [pc, #272]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea18:	685b      	ldr	r3, [r3, #4]
 801ea1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801ea1e:	2b00      	cmp	r3, #0
 801ea20:	d116      	bne.n	801ea50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801ea22:	4b41      	ldr	r3, [pc, #260]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea24:	681b      	ldr	r3, [r3, #0]
 801ea26:	f003 0302 	and.w	r3, r3, #2
 801ea2a:	2b00      	cmp	r3, #0
 801ea2c:	d005      	beq.n	801ea3a <HAL_RCC_OscConfig+0x152>
 801ea2e:	687b      	ldr	r3, [r7, #4]
 801ea30:	68db      	ldr	r3, [r3, #12]
 801ea32:	2b01      	cmp	r3, #1
 801ea34:	d001      	beq.n	801ea3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 801ea36:	2301      	movs	r3, #1
 801ea38:	e1be      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801ea3a:	4b3b      	ldr	r3, [pc, #236]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea3c:	681b      	ldr	r3, [r3, #0]
 801ea3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801ea42:	687b      	ldr	r3, [r7, #4]
 801ea44:	691b      	ldr	r3, [r3, #16]
 801ea46:	00db      	lsls	r3, r3, #3
 801ea48:	4937      	ldr	r1, [pc, #220]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea4a:	4313      	orrs	r3, r2
 801ea4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801ea4e:	e03a      	b.n	801eac6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 801ea50:	687b      	ldr	r3, [r7, #4]
 801ea52:	68db      	ldr	r3, [r3, #12]
 801ea54:	2b00      	cmp	r3, #0
 801ea56:	d020      	beq.n	801ea9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801ea58:	4b34      	ldr	r3, [pc, #208]	; (801eb2c <HAL_RCC_OscConfig+0x244>)
 801ea5a:	2201      	movs	r2, #1
 801ea5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801ea5e:	f7fd fefd 	bl	801c85c <HAL_GetTick>
 801ea62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801ea64:	e008      	b.n	801ea78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801ea66:	f7fd fef9 	bl	801c85c <HAL_GetTick>
 801ea6a:	4602      	mov	r2, r0
 801ea6c:	693b      	ldr	r3, [r7, #16]
 801ea6e:	1ad3      	subs	r3, r2, r3
 801ea70:	2b02      	cmp	r3, #2
 801ea72:	d901      	bls.n	801ea78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 801ea74:	2303      	movs	r3, #3
 801ea76:	e19f      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801ea78:	4b2b      	ldr	r3, [pc, #172]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea7a:	681b      	ldr	r3, [r3, #0]
 801ea7c:	f003 0302 	and.w	r3, r3, #2
 801ea80:	2b00      	cmp	r3, #0
 801ea82:	d0f0      	beq.n	801ea66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801ea84:	4b28      	ldr	r3, [pc, #160]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea86:	681b      	ldr	r3, [r3, #0]
 801ea88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801ea8c:	687b      	ldr	r3, [r7, #4]
 801ea8e:	691b      	ldr	r3, [r3, #16]
 801ea90:	00db      	lsls	r3, r3, #3
 801ea92:	4925      	ldr	r1, [pc, #148]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801ea94:	4313      	orrs	r3, r2
 801ea96:	600b      	str	r3, [r1, #0]
 801ea98:	e015      	b.n	801eac6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801ea9a:	4b24      	ldr	r3, [pc, #144]	; (801eb2c <HAL_RCC_OscConfig+0x244>)
 801ea9c:	2200      	movs	r2, #0
 801ea9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801eaa0:	f7fd fedc 	bl	801c85c <HAL_GetTick>
 801eaa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801eaa6:	e008      	b.n	801eaba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801eaa8:	f7fd fed8 	bl	801c85c <HAL_GetTick>
 801eaac:	4602      	mov	r2, r0
 801eaae:	693b      	ldr	r3, [r7, #16]
 801eab0:	1ad3      	subs	r3, r2, r3
 801eab2:	2b02      	cmp	r3, #2
 801eab4:	d901      	bls.n	801eaba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801eab6:	2303      	movs	r3, #3
 801eab8:	e17e      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801eaba:	4b1b      	ldr	r3, [pc, #108]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801eabc:	681b      	ldr	r3, [r3, #0]
 801eabe:	f003 0302 	and.w	r3, r3, #2
 801eac2:	2b00      	cmp	r3, #0
 801eac4:	d1f0      	bne.n	801eaa8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801eac6:	687b      	ldr	r3, [r7, #4]
 801eac8:	681b      	ldr	r3, [r3, #0]
 801eaca:	f003 0308 	and.w	r3, r3, #8
 801eace:	2b00      	cmp	r3, #0
 801ead0:	d036      	beq.n	801eb40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 801ead2:	687b      	ldr	r3, [r7, #4]
 801ead4:	695b      	ldr	r3, [r3, #20]
 801ead6:	2b00      	cmp	r3, #0
 801ead8:	d016      	beq.n	801eb08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801eada:	4b15      	ldr	r3, [pc, #84]	; (801eb30 <HAL_RCC_OscConfig+0x248>)
 801eadc:	2201      	movs	r2, #1
 801eade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801eae0:	f7fd febc 	bl	801c85c <HAL_GetTick>
 801eae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801eae6:	e008      	b.n	801eafa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801eae8:	f7fd feb8 	bl	801c85c <HAL_GetTick>
 801eaec:	4602      	mov	r2, r0
 801eaee:	693b      	ldr	r3, [r7, #16]
 801eaf0:	1ad3      	subs	r3, r2, r3
 801eaf2:	2b02      	cmp	r3, #2
 801eaf4:	d901      	bls.n	801eafa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801eaf6:	2303      	movs	r3, #3
 801eaf8:	e15e      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801eafa:	4b0b      	ldr	r3, [pc, #44]	; (801eb28 <HAL_RCC_OscConfig+0x240>)
 801eafc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801eafe:	f003 0302 	and.w	r3, r3, #2
 801eb02:	2b00      	cmp	r3, #0
 801eb04:	d0f0      	beq.n	801eae8 <HAL_RCC_OscConfig+0x200>
 801eb06:	e01b      	b.n	801eb40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801eb08:	4b09      	ldr	r3, [pc, #36]	; (801eb30 <HAL_RCC_OscConfig+0x248>)
 801eb0a:	2200      	movs	r2, #0
 801eb0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801eb0e:	f7fd fea5 	bl	801c85c <HAL_GetTick>
 801eb12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801eb14:	e00e      	b.n	801eb34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801eb16:	f7fd fea1 	bl	801c85c <HAL_GetTick>
 801eb1a:	4602      	mov	r2, r0
 801eb1c:	693b      	ldr	r3, [r7, #16]
 801eb1e:	1ad3      	subs	r3, r2, r3
 801eb20:	2b02      	cmp	r3, #2
 801eb22:	d907      	bls.n	801eb34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 801eb24:	2303      	movs	r3, #3
 801eb26:	e147      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
 801eb28:	40023800 	.word	0x40023800
 801eb2c:	42470000 	.word	0x42470000
 801eb30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801eb34:	4b88      	ldr	r3, [pc, #544]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801eb36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801eb38:	f003 0302 	and.w	r3, r3, #2
 801eb3c:	2b00      	cmp	r3, #0
 801eb3e:	d1ea      	bne.n	801eb16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801eb40:	687b      	ldr	r3, [r7, #4]
 801eb42:	681b      	ldr	r3, [r3, #0]
 801eb44:	f003 0304 	and.w	r3, r3, #4
 801eb48:	2b00      	cmp	r3, #0
 801eb4a:	f000 8097 	beq.w	801ec7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 801eb4e:	2300      	movs	r3, #0
 801eb50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801eb52:	4b81      	ldr	r3, [pc, #516]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801eb54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801eb5a:	2b00      	cmp	r3, #0
 801eb5c:	d10f      	bne.n	801eb7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801eb5e:	2300      	movs	r3, #0
 801eb60:	60bb      	str	r3, [r7, #8]
 801eb62:	4b7d      	ldr	r3, [pc, #500]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801eb64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb66:	4a7c      	ldr	r2, [pc, #496]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801eb68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801eb6c:	6413      	str	r3, [r2, #64]	; 0x40
 801eb6e:	4b7a      	ldr	r3, [pc, #488]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801eb70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801eb76:	60bb      	str	r3, [r7, #8]
 801eb78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801eb7a:	2301      	movs	r3, #1
 801eb7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801eb7e:	4b77      	ldr	r3, [pc, #476]	; (801ed5c <HAL_RCC_OscConfig+0x474>)
 801eb80:	681b      	ldr	r3, [r3, #0]
 801eb82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801eb86:	2b00      	cmp	r3, #0
 801eb88:	d118      	bne.n	801ebbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 801eb8a:	4b74      	ldr	r3, [pc, #464]	; (801ed5c <HAL_RCC_OscConfig+0x474>)
 801eb8c:	681b      	ldr	r3, [r3, #0]
 801eb8e:	4a73      	ldr	r2, [pc, #460]	; (801ed5c <HAL_RCC_OscConfig+0x474>)
 801eb90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801eb94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801eb96:	f7fd fe61 	bl	801c85c <HAL_GetTick>
 801eb9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801eb9c:	e008      	b.n	801ebb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801eb9e:	f7fd fe5d 	bl	801c85c <HAL_GetTick>
 801eba2:	4602      	mov	r2, r0
 801eba4:	693b      	ldr	r3, [r7, #16]
 801eba6:	1ad3      	subs	r3, r2, r3
 801eba8:	2b02      	cmp	r3, #2
 801ebaa:	d901      	bls.n	801ebb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 801ebac:	2303      	movs	r3, #3
 801ebae:	e103      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801ebb0:	4b6a      	ldr	r3, [pc, #424]	; (801ed5c <HAL_RCC_OscConfig+0x474>)
 801ebb2:	681b      	ldr	r3, [r3, #0]
 801ebb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801ebb8:	2b00      	cmp	r3, #0
 801ebba:	d0f0      	beq.n	801eb9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801ebbc:	687b      	ldr	r3, [r7, #4]
 801ebbe:	689b      	ldr	r3, [r3, #8]
 801ebc0:	2b01      	cmp	r3, #1
 801ebc2:	d106      	bne.n	801ebd2 <HAL_RCC_OscConfig+0x2ea>
 801ebc4:	4b64      	ldr	r3, [pc, #400]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebc8:	4a63      	ldr	r2, [pc, #396]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebca:	f043 0301 	orr.w	r3, r3, #1
 801ebce:	6713      	str	r3, [r2, #112]	; 0x70
 801ebd0:	e01c      	b.n	801ec0c <HAL_RCC_OscConfig+0x324>
 801ebd2:	687b      	ldr	r3, [r7, #4]
 801ebd4:	689b      	ldr	r3, [r3, #8]
 801ebd6:	2b05      	cmp	r3, #5
 801ebd8:	d10c      	bne.n	801ebf4 <HAL_RCC_OscConfig+0x30c>
 801ebda:	4b5f      	ldr	r3, [pc, #380]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebde:	4a5e      	ldr	r2, [pc, #376]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebe0:	f043 0304 	orr.w	r3, r3, #4
 801ebe4:	6713      	str	r3, [r2, #112]	; 0x70
 801ebe6:	4b5c      	ldr	r3, [pc, #368]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebea:	4a5b      	ldr	r2, [pc, #364]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebec:	f043 0301 	orr.w	r3, r3, #1
 801ebf0:	6713      	str	r3, [r2, #112]	; 0x70
 801ebf2:	e00b      	b.n	801ec0c <HAL_RCC_OscConfig+0x324>
 801ebf4:	4b58      	ldr	r3, [pc, #352]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebf8:	4a57      	ldr	r2, [pc, #348]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ebfa:	f023 0301 	bic.w	r3, r3, #1
 801ebfe:	6713      	str	r3, [r2, #112]	; 0x70
 801ec00:	4b55      	ldr	r3, [pc, #340]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ec04:	4a54      	ldr	r2, [pc, #336]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec06:	f023 0304 	bic.w	r3, r3, #4
 801ec0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801ec0c:	687b      	ldr	r3, [r7, #4]
 801ec0e:	689b      	ldr	r3, [r3, #8]
 801ec10:	2b00      	cmp	r3, #0
 801ec12:	d015      	beq.n	801ec40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801ec14:	f7fd fe22 	bl	801c85c <HAL_GetTick>
 801ec18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801ec1a:	e00a      	b.n	801ec32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801ec1c:	f7fd fe1e 	bl	801c85c <HAL_GetTick>
 801ec20:	4602      	mov	r2, r0
 801ec22:	693b      	ldr	r3, [r7, #16]
 801ec24:	1ad3      	subs	r3, r2, r3
 801ec26:	f241 3288 	movw	r2, #5000	; 0x1388
 801ec2a:	4293      	cmp	r3, r2
 801ec2c:	d901      	bls.n	801ec32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 801ec2e:	2303      	movs	r3, #3
 801ec30:	e0c2      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801ec32:	4b49      	ldr	r3, [pc, #292]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ec36:	f003 0302 	and.w	r3, r3, #2
 801ec3a:	2b00      	cmp	r3, #0
 801ec3c:	d0ee      	beq.n	801ec1c <HAL_RCC_OscConfig+0x334>
 801ec3e:	e014      	b.n	801ec6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801ec40:	f7fd fe0c 	bl	801c85c <HAL_GetTick>
 801ec44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801ec46:	e00a      	b.n	801ec5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801ec48:	f7fd fe08 	bl	801c85c <HAL_GetTick>
 801ec4c:	4602      	mov	r2, r0
 801ec4e:	693b      	ldr	r3, [r7, #16]
 801ec50:	1ad3      	subs	r3, r2, r3
 801ec52:	f241 3288 	movw	r2, #5000	; 0x1388
 801ec56:	4293      	cmp	r3, r2
 801ec58:	d901      	bls.n	801ec5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 801ec5a:	2303      	movs	r3, #3
 801ec5c:	e0ac      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801ec5e:	4b3e      	ldr	r3, [pc, #248]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ec62:	f003 0302 	and.w	r3, r3, #2
 801ec66:	2b00      	cmp	r3, #0
 801ec68:	d1ee      	bne.n	801ec48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801ec6a:	7dfb      	ldrb	r3, [r7, #23]
 801ec6c:	2b01      	cmp	r3, #1
 801ec6e:	d105      	bne.n	801ec7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801ec70:	4b39      	ldr	r3, [pc, #228]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ec74:	4a38      	ldr	r2, [pc, #224]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801ec7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801ec7c:	687b      	ldr	r3, [r7, #4]
 801ec7e:	699b      	ldr	r3, [r3, #24]
 801ec80:	2b00      	cmp	r3, #0
 801ec82:	f000 8098 	beq.w	801edb6 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 801ec86:	4b34      	ldr	r3, [pc, #208]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ec88:	689b      	ldr	r3, [r3, #8]
 801ec8a:	f003 030c 	and.w	r3, r3, #12
 801ec8e:	2b08      	cmp	r3, #8
 801ec90:	d05c      	beq.n	801ed4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801ec92:	687b      	ldr	r3, [r7, #4]
 801ec94:	699b      	ldr	r3, [r3, #24]
 801ec96:	2b02      	cmp	r3, #2
 801ec98:	d141      	bne.n	801ed1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801ec9a:	4b31      	ldr	r3, [pc, #196]	; (801ed60 <HAL_RCC_OscConfig+0x478>)
 801ec9c:	2200      	movs	r2, #0
 801ec9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801eca0:	f7fd fddc 	bl	801c85c <HAL_GetTick>
 801eca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801eca6:	e008      	b.n	801ecba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801eca8:	f7fd fdd8 	bl	801c85c <HAL_GetTick>
 801ecac:	4602      	mov	r2, r0
 801ecae:	693b      	ldr	r3, [r7, #16]
 801ecb0:	1ad3      	subs	r3, r2, r3
 801ecb2:	2b02      	cmp	r3, #2
 801ecb4:	d901      	bls.n	801ecba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 801ecb6:	2303      	movs	r3, #3
 801ecb8:	e07e      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801ecba:	4b27      	ldr	r3, [pc, #156]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ecbc:	681b      	ldr	r3, [r3, #0]
 801ecbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ecc2:	2b00      	cmp	r3, #0
 801ecc4:	d1f0      	bne.n	801eca8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 801ecc6:	687b      	ldr	r3, [r7, #4]
 801ecc8:	69da      	ldr	r2, [r3, #28]
 801ecca:	687b      	ldr	r3, [r7, #4]
 801eccc:	6a1b      	ldr	r3, [r3, #32]
 801ecce:	431a      	orrs	r2, r3
 801ecd0:	687b      	ldr	r3, [r7, #4]
 801ecd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ecd4:	019b      	lsls	r3, r3, #6
 801ecd6:	431a      	orrs	r2, r3
 801ecd8:	687b      	ldr	r3, [r7, #4]
 801ecda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ecdc:	085b      	lsrs	r3, r3, #1
 801ecde:	3b01      	subs	r3, #1
 801ece0:	041b      	lsls	r3, r3, #16
 801ece2:	431a      	orrs	r2, r3
 801ece4:	687b      	ldr	r3, [r7, #4]
 801ece6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801ece8:	061b      	lsls	r3, r3, #24
 801ecea:	491b      	ldr	r1, [pc, #108]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ecec:	4313      	orrs	r3, r2
 801ecee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801ecf0:	4b1b      	ldr	r3, [pc, #108]	; (801ed60 <HAL_RCC_OscConfig+0x478>)
 801ecf2:	2201      	movs	r2, #1
 801ecf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801ecf6:	f7fd fdb1 	bl	801c85c <HAL_GetTick>
 801ecfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801ecfc:	e008      	b.n	801ed10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801ecfe:	f7fd fdad 	bl	801c85c <HAL_GetTick>
 801ed02:	4602      	mov	r2, r0
 801ed04:	693b      	ldr	r3, [r7, #16]
 801ed06:	1ad3      	subs	r3, r2, r3
 801ed08:	2b02      	cmp	r3, #2
 801ed0a:	d901      	bls.n	801ed10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 801ed0c:	2303      	movs	r3, #3
 801ed0e:	e053      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801ed10:	4b11      	ldr	r3, [pc, #68]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ed12:	681b      	ldr	r3, [r3, #0]
 801ed14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ed18:	2b00      	cmp	r3, #0
 801ed1a:	d0f0      	beq.n	801ecfe <HAL_RCC_OscConfig+0x416>
 801ed1c:	e04b      	b.n	801edb6 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801ed1e:	4b10      	ldr	r3, [pc, #64]	; (801ed60 <HAL_RCC_OscConfig+0x478>)
 801ed20:	2200      	movs	r2, #0
 801ed22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801ed24:	f7fd fd9a 	bl	801c85c <HAL_GetTick>
 801ed28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801ed2a:	e008      	b.n	801ed3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801ed2c:	f7fd fd96 	bl	801c85c <HAL_GetTick>
 801ed30:	4602      	mov	r2, r0
 801ed32:	693b      	ldr	r3, [r7, #16]
 801ed34:	1ad3      	subs	r3, r2, r3
 801ed36:	2b02      	cmp	r3, #2
 801ed38:	d901      	bls.n	801ed3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 801ed3a:	2303      	movs	r3, #3
 801ed3c:	e03c      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801ed3e:	4b06      	ldr	r3, [pc, #24]	; (801ed58 <HAL_RCC_OscConfig+0x470>)
 801ed40:	681b      	ldr	r3, [r3, #0]
 801ed42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ed46:	2b00      	cmp	r3, #0
 801ed48:	d1f0      	bne.n	801ed2c <HAL_RCC_OscConfig+0x444>
 801ed4a:	e034      	b.n	801edb6 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 801ed4c:	687b      	ldr	r3, [r7, #4]
 801ed4e:	699b      	ldr	r3, [r3, #24]
 801ed50:	2b01      	cmp	r3, #1
 801ed52:	d107      	bne.n	801ed64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 801ed54:	2301      	movs	r3, #1
 801ed56:	e02f      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
 801ed58:	40023800 	.word	0x40023800
 801ed5c:	40007000 	.word	0x40007000
 801ed60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 801ed64:	4b16      	ldr	r3, [pc, #88]	; (801edc0 <HAL_RCC_OscConfig+0x4d8>)
 801ed66:	685b      	ldr	r3, [r3, #4]
 801ed68:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801ed6a:	68fb      	ldr	r3, [r7, #12]
 801ed6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 801ed70:	687b      	ldr	r3, [r7, #4]
 801ed72:	69db      	ldr	r3, [r3, #28]
 801ed74:	429a      	cmp	r2, r3
 801ed76:	d11c      	bne.n	801edb2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 801ed78:	68fb      	ldr	r3, [r7, #12]
 801ed7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 801ed7e:	687b      	ldr	r3, [r7, #4]
 801ed80:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801ed82:	429a      	cmp	r2, r3
 801ed84:	d115      	bne.n	801edb2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801ed86:	68fa      	ldr	r2, [r7, #12]
 801ed88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 801ed8c:	4013      	ands	r3, r2
 801ed8e:	687a      	ldr	r2, [r7, #4]
 801ed90:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 801ed92:	4293      	cmp	r3, r2
 801ed94:	d10d      	bne.n	801edb2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801ed96:	68fb      	ldr	r3, [r7, #12]
 801ed98:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 801ed9c:	687b      	ldr	r3, [r7, #4]
 801ed9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801eda0:	429a      	cmp	r2, r3
 801eda2:	d106      	bne.n	801edb2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 801eda4:	68fb      	ldr	r3, [r7, #12]
 801eda6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 801edaa:	687b      	ldr	r3, [r7, #4]
 801edac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801edae:	429a      	cmp	r2, r3
 801edb0:	d001      	beq.n	801edb6 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 801edb2:	2301      	movs	r3, #1
 801edb4:	e000      	b.n	801edb8 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 801edb6:	2300      	movs	r3, #0
}
 801edb8:	4618      	mov	r0, r3
 801edba:	3718      	adds	r7, #24
 801edbc:	46bd      	mov	sp, r7
 801edbe:	bd80      	pop	{r7, pc}
 801edc0:	40023800 	.word	0x40023800

0801edc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801edc4:	b580      	push	{r7, lr}
 801edc6:	b084      	sub	sp, #16
 801edc8:	af00      	add	r7, sp, #0
 801edca:	6078      	str	r0, [r7, #4]
 801edcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801edce:	687b      	ldr	r3, [r7, #4]
 801edd0:	2b00      	cmp	r3, #0
 801edd2:	d101      	bne.n	801edd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801edd4:	2301      	movs	r3, #1
 801edd6:	e0cc      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801edd8:	4b68      	ldr	r3, [pc, #416]	; (801ef7c <HAL_RCC_ClockConfig+0x1b8>)
 801edda:	681b      	ldr	r3, [r3, #0]
 801eddc:	f003 030f 	and.w	r3, r3, #15
 801ede0:	683a      	ldr	r2, [r7, #0]
 801ede2:	429a      	cmp	r2, r3
 801ede4:	d90c      	bls.n	801ee00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801ede6:	4b65      	ldr	r3, [pc, #404]	; (801ef7c <HAL_RCC_ClockConfig+0x1b8>)
 801ede8:	683a      	ldr	r2, [r7, #0]
 801edea:	b2d2      	uxtb	r2, r2
 801edec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801edee:	4b63      	ldr	r3, [pc, #396]	; (801ef7c <HAL_RCC_ClockConfig+0x1b8>)
 801edf0:	681b      	ldr	r3, [r3, #0]
 801edf2:	f003 030f 	and.w	r3, r3, #15
 801edf6:	683a      	ldr	r2, [r7, #0]
 801edf8:	429a      	cmp	r2, r3
 801edfa:	d001      	beq.n	801ee00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801edfc:	2301      	movs	r3, #1
 801edfe:	e0b8      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801ee00:	687b      	ldr	r3, [r7, #4]
 801ee02:	681b      	ldr	r3, [r3, #0]
 801ee04:	f003 0302 	and.w	r3, r3, #2
 801ee08:	2b00      	cmp	r3, #0
 801ee0a:	d020      	beq.n	801ee4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801ee0c:	687b      	ldr	r3, [r7, #4]
 801ee0e:	681b      	ldr	r3, [r3, #0]
 801ee10:	f003 0304 	and.w	r3, r3, #4
 801ee14:	2b00      	cmp	r3, #0
 801ee16:	d005      	beq.n	801ee24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 801ee18:	4b59      	ldr	r3, [pc, #356]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee1a:	689b      	ldr	r3, [r3, #8]
 801ee1c:	4a58      	ldr	r2, [pc, #352]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 801ee22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801ee24:	687b      	ldr	r3, [r7, #4]
 801ee26:	681b      	ldr	r3, [r3, #0]
 801ee28:	f003 0308 	and.w	r3, r3, #8
 801ee2c:	2b00      	cmp	r3, #0
 801ee2e:	d005      	beq.n	801ee3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 801ee30:	4b53      	ldr	r3, [pc, #332]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee32:	689b      	ldr	r3, [r3, #8]
 801ee34:	4a52      	ldr	r2, [pc, #328]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 801ee3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801ee3c:	4b50      	ldr	r3, [pc, #320]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee3e:	689b      	ldr	r3, [r3, #8]
 801ee40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801ee44:	687b      	ldr	r3, [r7, #4]
 801ee46:	689b      	ldr	r3, [r3, #8]
 801ee48:	494d      	ldr	r1, [pc, #308]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee4a:	4313      	orrs	r3, r2
 801ee4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801ee4e:	687b      	ldr	r3, [r7, #4]
 801ee50:	681b      	ldr	r3, [r3, #0]
 801ee52:	f003 0301 	and.w	r3, r3, #1
 801ee56:	2b00      	cmp	r3, #0
 801ee58:	d044      	beq.n	801eee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801ee5a:	687b      	ldr	r3, [r7, #4]
 801ee5c:	685b      	ldr	r3, [r3, #4]
 801ee5e:	2b01      	cmp	r3, #1
 801ee60:	d107      	bne.n	801ee72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801ee62:	4b47      	ldr	r3, [pc, #284]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee64:	681b      	ldr	r3, [r3, #0]
 801ee66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801ee6a:	2b00      	cmp	r3, #0
 801ee6c:	d119      	bne.n	801eea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801ee6e:	2301      	movs	r3, #1
 801ee70:	e07f      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801ee72:	687b      	ldr	r3, [r7, #4]
 801ee74:	685b      	ldr	r3, [r3, #4]
 801ee76:	2b02      	cmp	r3, #2
 801ee78:	d003      	beq.n	801ee82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 801ee7a:	687b      	ldr	r3, [r7, #4]
 801ee7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801ee7e:	2b03      	cmp	r3, #3
 801ee80:	d107      	bne.n	801ee92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801ee82:	4b3f      	ldr	r3, [pc, #252]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee84:	681b      	ldr	r3, [r3, #0]
 801ee86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ee8a:	2b00      	cmp	r3, #0
 801ee8c:	d109      	bne.n	801eea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801ee8e:	2301      	movs	r3, #1
 801ee90:	e06f      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801ee92:	4b3b      	ldr	r3, [pc, #236]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ee94:	681b      	ldr	r3, [r3, #0]
 801ee96:	f003 0302 	and.w	r3, r3, #2
 801ee9a:	2b00      	cmp	r3, #0
 801ee9c:	d101      	bne.n	801eea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801ee9e:	2301      	movs	r3, #1
 801eea0:	e067      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801eea2:	4b37      	ldr	r3, [pc, #220]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801eea4:	689b      	ldr	r3, [r3, #8]
 801eea6:	f023 0203 	bic.w	r2, r3, #3
 801eeaa:	687b      	ldr	r3, [r7, #4]
 801eeac:	685b      	ldr	r3, [r3, #4]
 801eeae:	4934      	ldr	r1, [pc, #208]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801eeb0:	4313      	orrs	r3, r2
 801eeb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801eeb4:	f7fd fcd2 	bl	801c85c <HAL_GetTick>
 801eeb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801eeba:	e00a      	b.n	801eed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801eebc:	f7fd fcce 	bl	801c85c <HAL_GetTick>
 801eec0:	4602      	mov	r2, r0
 801eec2:	68fb      	ldr	r3, [r7, #12]
 801eec4:	1ad3      	subs	r3, r2, r3
 801eec6:	f241 3288 	movw	r2, #5000	; 0x1388
 801eeca:	4293      	cmp	r3, r2
 801eecc:	d901      	bls.n	801eed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801eece:	2303      	movs	r3, #3
 801eed0:	e04f      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801eed2:	4b2b      	ldr	r3, [pc, #172]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801eed4:	689b      	ldr	r3, [r3, #8]
 801eed6:	f003 020c 	and.w	r2, r3, #12
 801eeda:	687b      	ldr	r3, [r7, #4]
 801eedc:	685b      	ldr	r3, [r3, #4]
 801eede:	009b      	lsls	r3, r3, #2
 801eee0:	429a      	cmp	r2, r3
 801eee2:	d1eb      	bne.n	801eebc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801eee4:	4b25      	ldr	r3, [pc, #148]	; (801ef7c <HAL_RCC_ClockConfig+0x1b8>)
 801eee6:	681b      	ldr	r3, [r3, #0]
 801eee8:	f003 030f 	and.w	r3, r3, #15
 801eeec:	683a      	ldr	r2, [r7, #0]
 801eeee:	429a      	cmp	r2, r3
 801eef0:	d20c      	bcs.n	801ef0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801eef2:	4b22      	ldr	r3, [pc, #136]	; (801ef7c <HAL_RCC_ClockConfig+0x1b8>)
 801eef4:	683a      	ldr	r2, [r7, #0]
 801eef6:	b2d2      	uxtb	r2, r2
 801eef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801eefa:	4b20      	ldr	r3, [pc, #128]	; (801ef7c <HAL_RCC_ClockConfig+0x1b8>)
 801eefc:	681b      	ldr	r3, [r3, #0]
 801eefe:	f003 030f 	and.w	r3, r3, #15
 801ef02:	683a      	ldr	r2, [r7, #0]
 801ef04:	429a      	cmp	r2, r3
 801ef06:	d001      	beq.n	801ef0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 801ef08:	2301      	movs	r3, #1
 801ef0a:	e032      	b.n	801ef72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801ef0c:	687b      	ldr	r3, [r7, #4]
 801ef0e:	681b      	ldr	r3, [r3, #0]
 801ef10:	f003 0304 	and.w	r3, r3, #4
 801ef14:	2b00      	cmp	r3, #0
 801ef16:	d008      	beq.n	801ef2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 801ef18:	4b19      	ldr	r3, [pc, #100]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ef1a:	689b      	ldr	r3, [r3, #8]
 801ef1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 801ef20:	687b      	ldr	r3, [r7, #4]
 801ef22:	68db      	ldr	r3, [r3, #12]
 801ef24:	4916      	ldr	r1, [pc, #88]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ef26:	4313      	orrs	r3, r2
 801ef28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801ef2a:	687b      	ldr	r3, [r7, #4]
 801ef2c:	681b      	ldr	r3, [r3, #0]
 801ef2e:	f003 0308 	and.w	r3, r3, #8
 801ef32:	2b00      	cmp	r3, #0
 801ef34:	d009      	beq.n	801ef4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801ef36:	4b12      	ldr	r3, [pc, #72]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ef38:	689b      	ldr	r3, [r3, #8]
 801ef3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 801ef3e:	687b      	ldr	r3, [r7, #4]
 801ef40:	691b      	ldr	r3, [r3, #16]
 801ef42:	00db      	lsls	r3, r3, #3
 801ef44:	490e      	ldr	r1, [pc, #56]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ef46:	4313      	orrs	r3, r2
 801ef48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 801ef4a:	f000 f821 	bl	801ef90 <HAL_RCC_GetSysClockFreq>
 801ef4e:	4602      	mov	r2, r0
 801ef50:	4b0b      	ldr	r3, [pc, #44]	; (801ef80 <HAL_RCC_ClockConfig+0x1bc>)
 801ef52:	689b      	ldr	r3, [r3, #8]
 801ef54:	091b      	lsrs	r3, r3, #4
 801ef56:	f003 030f 	and.w	r3, r3, #15
 801ef5a:	490a      	ldr	r1, [pc, #40]	; (801ef84 <HAL_RCC_ClockConfig+0x1c0>)
 801ef5c:	5ccb      	ldrb	r3, [r1, r3]
 801ef5e:	fa22 f303 	lsr.w	r3, r2, r3
 801ef62:	4a09      	ldr	r2, [pc, #36]	; (801ef88 <HAL_RCC_ClockConfig+0x1c4>)
 801ef64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 801ef66:	4b09      	ldr	r3, [pc, #36]	; (801ef8c <HAL_RCC_ClockConfig+0x1c8>)
 801ef68:	681b      	ldr	r3, [r3, #0]
 801ef6a:	4618      	mov	r0, r3
 801ef6c:	f7fd fc32 	bl	801c7d4 <HAL_InitTick>

  return HAL_OK;
 801ef70:	2300      	movs	r3, #0
}
 801ef72:	4618      	mov	r0, r3
 801ef74:	3710      	adds	r7, #16
 801ef76:	46bd      	mov	sp, r7
 801ef78:	bd80      	pop	{r7, pc}
 801ef7a:	bf00      	nop
 801ef7c:	40023c00 	.word	0x40023c00
 801ef80:	40023800 	.word	0x40023800
 801ef84:	08028e50 	.word	0x08028e50
 801ef88:	20000000 	.word	0x20000000
 801ef8c:	20000100 	.word	0x20000100

0801ef90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801ef90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801ef94:	b090      	sub	sp, #64	; 0x40
 801ef96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 801ef98:	2300      	movs	r3, #0
 801ef9a:	637b      	str	r3, [r7, #52]	; 0x34
 801ef9c:	2300      	movs	r3, #0
 801ef9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 801efa0:	2300      	movs	r3, #0
 801efa2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 801efa4:	2300      	movs	r3, #0
 801efa6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801efa8:	4b59      	ldr	r3, [pc, #356]	; (801f110 <HAL_RCC_GetSysClockFreq+0x180>)
 801efaa:	689b      	ldr	r3, [r3, #8]
 801efac:	f003 030c 	and.w	r3, r3, #12
 801efb0:	2b08      	cmp	r3, #8
 801efb2:	d00d      	beq.n	801efd0 <HAL_RCC_GetSysClockFreq+0x40>
 801efb4:	2b08      	cmp	r3, #8
 801efb6:	f200 80a1 	bhi.w	801f0fc <HAL_RCC_GetSysClockFreq+0x16c>
 801efba:	2b00      	cmp	r3, #0
 801efbc:	d002      	beq.n	801efc4 <HAL_RCC_GetSysClockFreq+0x34>
 801efbe:	2b04      	cmp	r3, #4
 801efc0:	d003      	beq.n	801efca <HAL_RCC_GetSysClockFreq+0x3a>
 801efc2:	e09b      	b.n	801f0fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 801efc4:	4b53      	ldr	r3, [pc, #332]	; (801f114 <HAL_RCC_GetSysClockFreq+0x184>)
 801efc6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 801efc8:	e09b      	b.n	801f102 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801efca:	4b53      	ldr	r3, [pc, #332]	; (801f118 <HAL_RCC_GetSysClockFreq+0x188>)
 801efcc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 801efce:	e098      	b.n	801f102 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 801efd0:	4b4f      	ldr	r3, [pc, #316]	; (801f110 <HAL_RCC_GetSysClockFreq+0x180>)
 801efd2:	685b      	ldr	r3, [r3, #4]
 801efd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801efd8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801efda:	4b4d      	ldr	r3, [pc, #308]	; (801f110 <HAL_RCC_GetSysClockFreq+0x180>)
 801efdc:	685b      	ldr	r3, [r3, #4]
 801efde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801efe2:	2b00      	cmp	r3, #0
 801efe4:	d028      	beq.n	801f038 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801efe6:	4b4a      	ldr	r3, [pc, #296]	; (801f110 <HAL_RCC_GetSysClockFreq+0x180>)
 801efe8:	685b      	ldr	r3, [r3, #4]
 801efea:	099b      	lsrs	r3, r3, #6
 801efec:	2200      	movs	r2, #0
 801efee:	623b      	str	r3, [r7, #32]
 801eff0:	627a      	str	r2, [r7, #36]	; 0x24
 801eff2:	6a3b      	ldr	r3, [r7, #32]
 801eff4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 801eff8:	2100      	movs	r1, #0
 801effa:	4b47      	ldr	r3, [pc, #284]	; (801f118 <HAL_RCC_GetSysClockFreq+0x188>)
 801effc:	fb03 f201 	mul.w	r2, r3, r1
 801f000:	2300      	movs	r3, #0
 801f002:	fb00 f303 	mul.w	r3, r0, r3
 801f006:	4413      	add	r3, r2
 801f008:	4a43      	ldr	r2, [pc, #268]	; (801f118 <HAL_RCC_GetSysClockFreq+0x188>)
 801f00a:	fba0 1202 	umull	r1, r2, r0, r2
 801f00e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801f010:	460a      	mov	r2, r1
 801f012:	62ba      	str	r2, [r7, #40]	; 0x28
 801f014:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f016:	4413      	add	r3, r2
 801f018:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f01a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f01c:	2200      	movs	r2, #0
 801f01e:	61bb      	str	r3, [r7, #24]
 801f020:	61fa      	str	r2, [r7, #28]
 801f022:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801f026:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801f02a:	f7f2 f995 	bl	8011358 <__aeabi_uldivmod>
 801f02e:	4602      	mov	r2, r0
 801f030:	460b      	mov	r3, r1
 801f032:	4613      	mov	r3, r2
 801f034:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f036:	e053      	b.n	801f0e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801f038:	4b35      	ldr	r3, [pc, #212]	; (801f110 <HAL_RCC_GetSysClockFreq+0x180>)
 801f03a:	685b      	ldr	r3, [r3, #4]
 801f03c:	099b      	lsrs	r3, r3, #6
 801f03e:	2200      	movs	r2, #0
 801f040:	613b      	str	r3, [r7, #16]
 801f042:	617a      	str	r2, [r7, #20]
 801f044:	693b      	ldr	r3, [r7, #16]
 801f046:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 801f04a:	f04f 0b00 	mov.w	fp, #0
 801f04e:	4652      	mov	r2, sl
 801f050:	465b      	mov	r3, fp
 801f052:	f04f 0000 	mov.w	r0, #0
 801f056:	f04f 0100 	mov.w	r1, #0
 801f05a:	0159      	lsls	r1, r3, #5
 801f05c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801f060:	0150      	lsls	r0, r2, #5
 801f062:	4602      	mov	r2, r0
 801f064:	460b      	mov	r3, r1
 801f066:	ebb2 080a 	subs.w	r8, r2, sl
 801f06a:	eb63 090b 	sbc.w	r9, r3, fp
 801f06e:	f04f 0200 	mov.w	r2, #0
 801f072:	f04f 0300 	mov.w	r3, #0
 801f076:	ea4f 1389 	mov.w	r3, r9, lsl #6
 801f07a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 801f07e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 801f082:	ebb2 0408 	subs.w	r4, r2, r8
 801f086:	eb63 0509 	sbc.w	r5, r3, r9
 801f08a:	f04f 0200 	mov.w	r2, #0
 801f08e:	f04f 0300 	mov.w	r3, #0
 801f092:	00eb      	lsls	r3, r5, #3
 801f094:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801f098:	00e2      	lsls	r2, r4, #3
 801f09a:	4614      	mov	r4, r2
 801f09c:	461d      	mov	r5, r3
 801f09e:	eb14 030a 	adds.w	r3, r4, sl
 801f0a2:	603b      	str	r3, [r7, #0]
 801f0a4:	eb45 030b 	adc.w	r3, r5, fp
 801f0a8:	607b      	str	r3, [r7, #4]
 801f0aa:	f04f 0200 	mov.w	r2, #0
 801f0ae:	f04f 0300 	mov.w	r3, #0
 801f0b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 801f0b6:	4629      	mov	r1, r5
 801f0b8:	028b      	lsls	r3, r1, #10
 801f0ba:	4621      	mov	r1, r4
 801f0bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 801f0c0:	4621      	mov	r1, r4
 801f0c2:	028a      	lsls	r2, r1, #10
 801f0c4:	4610      	mov	r0, r2
 801f0c6:	4619      	mov	r1, r3
 801f0c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f0ca:	2200      	movs	r2, #0
 801f0cc:	60bb      	str	r3, [r7, #8]
 801f0ce:	60fa      	str	r2, [r7, #12]
 801f0d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801f0d4:	f7f2 f940 	bl	8011358 <__aeabi_uldivmod>
 801f0d8:	4602      	mov	r2, r0
 801f0da:	460b      	mov	r3, r1
 801f0dc:	4613      	mov	r3, r2
 801f0de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 801f0e0:	4b0b      	ldr	r3, [pc, #44]	; (801f110 <HAL_RCC_GetSysClockFreq+0x180>)
 801f0e2:	685b      	ldr	r3, [r3, #4]
 801f0e4:	0c1b      	lsrs	r3, r3, #16
 801f0e6:	f003 0303 	and.w	r3, r3, #3
 801f0ea:	3301      	adds	r3, #1
 801f0ec:	005b      	lsls	r3, r3, #1
 801f0ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 801f0f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801f0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f0f4:	fbb2 f3f3 	udiv	r3, r2, r3
 801f0f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 801f0fa:	e002      	b.n	801f102 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 801f0fc:	4b05      	ldr	r3, [pc, #20]	; (801f114 <HAL_RCC_GetSysClockFreq+0x184>)
 801f0fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 801f100:	bf00      	nop
    }
  }
  return sysclockfreq;
 801f102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 801f104:	4618      	mov	r0, r3
 801f106:	3740      	adds	r7, #64	; 0x40
 801f108:	46bd      	mov	sp, r7
 801f10a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801f10e:	bf00      	nop
 801f110:	40023800 	.word	0x40023800
 801f114:	00f42400 	.word	0x00f42400
 801f118:	017d7840 	.word	0x017d7840

0801f11c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801f11c:	b480      	push	{r7}
 801f11e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 801f120:	4b03      	ldr	r3, [pc, #12]	; (801f130 <HAL_RCC_GetHCLKFreq+0x14>)
 801f122:	681b      	ldr	r3, [r3, #0]
}
 801f124:	4618      	mov	r0, r3
 801f126:	46bd      	mov	sp, r7
 801f128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f12c:	4770      	bx	lr
 801f12e:	bf00      	nop
 801f130:	20000000 	.word	0x20000000

0801f134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801f134:	b580      	push	{r7, lr}
 801f136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 801f138:	f7ff fff0 	bl	801f11c <HAL_RCC_GetHCLKFreq>
 801f13c:	4602      	mov	r2, r0
 801f13e:	4b05      	ldr	r3, [pc, #20]	; (801f154 <HAL_RCC_GetPCLK1Freq+0x20>)
 801f140:	689b      	ldr	r3, [r3, #8]
 801f142:	0a9b      	lsrs	r3, r3, #10
 801f144:	f003 0307 	and.w	r3, r3, #7
 801f148:	4903      	ldr	r1, [pc, #12]	; (801f158 <HAL_RCC_GetPCLK1Freq+0x24>)
 801f14a:	5ccb      	ldrb	r3, [r1, r3]
 801f14c:	fa22 f303 	lsr.w	r3, r2, r3
}
 801f150:	4618      	mov	r0, r3
 801f152:	bd80      	pop	{r7, pc}
 801f154:	40023800 	.word	0x40023800
 801f158:	08028e60 	.word	0x08028e60

0801f15c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801f15c:	b580      	push	{r7, lr}
 801f15e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 801f160:	f7ff ffdc 	bl	801f11c <HAL_RCC_GetHCLKFreq>
 801f164:	4602      	mov	r2, r0
 801f166:	4b05      	ldr	r3, [pc, #20]	; (801f17c <HAL_RCC_GetPCLK2Freq+0x20>)
 801f168:	689b      	ldr	r3, [r3, #8]
 801f16a:	0b5b      	lsrs	r3, r3, #13
 801f16c:	f003 0307 	and.w	r3, r3, #7
 801f170:	4903      	ldr	r1, [pc, #12]	; (801f180 <HAL_RCC_GetPCLK2Freq+0x24>)
 801f172:	5ccb      	ldrb	r3, [r1, r3]
 801f174:	fa22 f303 	lsr.w	r3, r2, r3
}
 801f178:	4618      	mov	r0, r3
 801f17a:	bd80      	pop	{r7, pc}
 801f17c:	40023800 	.word	0x40023800
 801f180:	08028e60 	.word	0x08028e60

0801f184 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801f184:	b580      	push	{r7, lr}
 801f186:	b086      	sub	sp, #24
 801f188:	af00      	add	r7, sp, #0
 801f18a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801f18c:	2300      	movs	r3, #0
 801f18e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 801f190:	2300      	movs	r3, #0
 801f192:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 801f194:	687b      	ldr	r3, [r7, #4]
 801f196:	681b      	ldr	r3, [r3, #0]
 801f198:	f003 0301 	and.w	r3, r3, #1
 801f19c:	2b00      	cmp	r3, #0
 801f19e:	d105      	bne.n	801f1ac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 801f1a0:	687b      	ldr	r3, [r7, #4]
 801f1a2:	681b      	ldr	r3, [r3, #0]
 801f1a4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 801f1a8:	2b00      	cmp	r3, #0
 801f1aa:	d038      	beq.n	801f21e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 801f1ac:	4b68      	ldr	r3, [pc, #416]	; (801f350 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 801f1ae:	2200      	movs	r2, #0
 801f1b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 801f1b2:	f7fd fb53 	bl	801c85c <HAL_GetTick>
 801f1b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 801f1b8:	e008      	b.n	801f1cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 801f1ba:	f7fd fb4f 	bl	801c85c <HAL_GetTick>
 801f1be:	4602      	mov	r2, r0
 801f1c0:	697b      	ldr	r3, [r7, #20]
 801f1c2:	1ad3      	subs	r3, r2, r3
 801f1c4:	2b02      	cmp	r3, #2
 801f1c6:	d901      	bls.n	801f1cc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801f1c8:	2303      	movs	r3, #3
 801f1ca:	e0bd      	b.n	801f348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 801f1cc:	4b61      	ldr	r3, [pc, #388]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f1ce:	681b      	ldr	r3, [r3, #0]
 801f1d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801f1d4:	2b00      	cmp	r3, #0
 801f1d6:	d1f0      	bne.n	801f1ba <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 801f1d8:	687b      	ldr	r3, [r7, #4]
 801f1da:	685a      	ldr	r2, [r3, #4]
 801f1dc:	687b      	ldr	r3, [r7, #4]
 801f1de:	689b      	ldr	r3, [r3, #8]
 801f1e0:	019b      	lsls	r3, r3, #6
 801f1e2:	431a      	orrs	r2, r3
 801f1e4:	687b      	ldr	r3, [r7, #4]
 801f1e6:	68db      	ldr	r3, [r3, #12]
 801f1e8:	071b      	lsls	r3, r3, #28
 801f1ea:	495a      	ldr	r1, [pc, #360]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f1ec:	4313      	orrs	r3, r2
 801f1ee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 801f1f2:	4b57      	ldr	r3, [pc, #348]	; (801f350 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 801f1f4:	2201      	movs	r2, #1
 801f1f6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 801f1f8:	f7fd fb30 	bl	801c85c <HAL_GetTick>
 801f1fc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 801f1fe:	e008      	b.n	801f212 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 801f200:	f7fd fb2c 	bl	801c85c <HAL_GetTick>
 801f204:	4602      	mov	r2, r0
 801f206:	697b      	ldr	r3, [r7, #20]
 801f208:	1ad3      	subs	r3, r2, r3
 801f20a:	2b02      	cmp	r3, #2
 801f20c:	d901      	bls.n	801f212 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801f20e:	2303      	movs	r3, #3
 801f210:	e09a      	b.n	801f348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 801f212:	4b50      	ldr	r3, [pc, #320]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f214:	681b      	ldr	r3, [r3, #0]
 801f216:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801f21a:	2b00      	cmp	r3, #0
 801f21c:	d0f0      	beq.n	801f200 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 801f21e:	687b      	ldr	r3, [r7, #4]
 801f220:	681b      	ldr	r3, [r3, #0]
 801f222:	f003 0302 	and.w	r3, r3, #2
 801f226:	2b00      	cmp	r3, #0
 801f228:	f000 8083 	beq.w	801f332 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 801f22c:	2300      	movs	r3, #0
 801f22e:	60fb      	str	r3, [r7, #12]
 801f230:	4b48      	ldr	r3, [pc, #288]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f234:	4a47      	ldr	r2, [pc, #284]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801f23a:	6413      	str	r3, [r2, #64]	; 0x40
 801f23c:	4b45      	ldr	r3, [pc, #276]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f23e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801f244:	60fb      	str	r3, [r7, #12]
 801f246:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 801f248:	4b43      	ldr	r3, [pc, #268]	; (801f358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 801f24a:	681b      	ldr	r3, [r3, #0]
 801f24c:	4a42      	ldr	r2, [pc, #264]	; (801f358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 801f24e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801f252:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 801f254:	f7fd fb02 	bl	801c85c <HAL_GetTick>
 801f258:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 801f25a:	e008      	b.n	801f26e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 801f25c:	f7fd fafe 	bl	801c85c <HAL_GetTick>
 801f260:	4602      	mov	r2, r0
 801f262:	697b      	ldr	r3, [r7, #20]
 801f264:	1ad3      	subs	r3, r2, r3
 801f266:	2b02      	cmp	r3, #2
 801f268:	d901      	bls.n	801f26e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 801f26a:	2303      	movs	r3, #3
 801f26c:	e06c      	b.n	801f348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 801f26e:	4b3a      	ldr	r3, [pc, #232]	; (801f358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 801f270:	681b      	ldr	r3, [r3, #0]
 801f272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801f276:	2b00      	cmp	r3, #0
 801f278:	d0f0      	beq.n	801f25c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 801f27a:	4b36      	ldr	r3, [pc, #216]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f27c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f27e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801f282:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 801f284:	693b      	ldr	r3, [r7, #16]
 801f286:	2b00      	cmp	r3, #0
 801f288:	d02f      	beq.n	801f2ea <HAL_RCCEx_PeriphCLKConfig+0x166>
 801f28a:	687b      	ldr	r3, [r7, #4]
 801f28c:	691b      	ldr	r3, [r3, #16]
 801f28e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801f292:	693a      	ldr	r2, [r7, #16]
 801f294:	429a      	cmp	r2, r3
 801f296:	d028      	beq.n	801f2ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 801f298:	4b2e      	ldr	r3, [pc, #184]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f29a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f29c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801f2a0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 801f2a2:	4b2e      	ldr	r3, [pc, #184]	; (801f35c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 801f2a4:	2201      	movs	r2, #1
 801f2a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 801f2a8:	4b2c      	ldr	r3, [pc, #176]	; (801f35c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 801f2aa:	2200      	movs	r2, #0
 801f2ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 801f2ae:	4a29      	ldr	r2, [pc, #164]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2b0:	693b      	ldr	r3, [r7, #16]
 801f2b2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 801f2b4:	4b27      	ldr	r3, [pc, #156]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f2b8:	f003 0301 	and.w	r3, r3, #1
 801f2bc:	2b01      	cmp	r3, #1
 801f2be:	d114      	bne.n	801f2ea <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 801f2c0:	f7fd facc 	bl	801c85c <HAL_GetTick>
 801f2c4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801f2c6:	e00a      	b.n	801f2de <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801f2c8:	f7fd fac8 	bl	801c85c <HAL_GetTick>
 801f2cc:	4602      	mov	r2, r0
 801f2ce:	697b      	ldr	r3, [r7, #20]
 801f2d0:	1ad3      	subs	r3, r2, r3
 801f2d2:	f241 3288 	movw	r2, #5000	; 0x1388
 801f2d6:	4293      	cmp	r3, r2
 801f2d8:	d901      	bls.n	801f2de <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 801f2da:	2303      	movs	r3, #3
 801f2dc:	e034      	b.n	801f348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801f2de:	4b1d      	ldr	r3, [pc, #116]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f2e2:	f003 0302 	and.w	r3, r3, #2
 801f2e6:	2b00      	cmp	r3, #0
 801f2e8:	d0ee      	beq.n	801f2c8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801f2ea:	687b      	ldr	r3, [r7, #4]
 801f2ec:	691b      	ldr	r3, [r3, #16]
 801f2ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801f2f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801f2f6:	d10d      	bne.n	801f314 <HAL_RCCEx_PeriphCLKConfig+0x190>
 801f2f8:	4b16      	ldr	r3, [pc, #88]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2fa:	689b      	ldr	r3, [r3, #8]
 801f2fc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 801f300:	687b      	ldr	r3, [r7, #4]
 801f302:	691b      	ldr	r3, [r3, #16]
 801f304:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801f308:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801f30c:	4911      	ldr	r1, [pc, #68]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f30e:	4313      	orrs	r3, r2
 801f310:	608b      	str	r3, [r1, #8]
 801f312:	e005      	b.n	801f320 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 801f314:	4b0f      	ldr	r3, [pc, #60]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f316:	689b      	ldr	r3, [r3, #8]
 801f318:	4a0e      	ldr	r2, [pc, #56]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f31a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 801f31e:	6093      	str	r3, [r2, #8]
 801f320:	4b0c      	ldr	r3, [pc, #48]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f322:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801f324:	687b      	ldr	r3, [r7, #4]
 801f326:	691b      	ldr	r3, [r3, #16]
 801f328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801f32c:	4909      	ldr	r1, [pc, #36]	; (801f354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f32e:	4313      	orrs	r3, r2
 801f330:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 801f332:	687b      	ldr	r3, [r7, #4]
 801f334:	681b      	ldr	r3, [r3, #0]
 801f336:	f003 0308 	and.w	r3, r3, #8
 801f33a:	2b00      	cmp	r3, #0
 801f33c:	d003      	beq.n	801f346 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801f33e:	687b      	ldr	r3, [r7, #4]
 801f340:	7d1a      	ldrb	r2, [r3, #20]
 801f342:	4b07      	ldr	r3, [pc, #28]	; (801f360 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 801f344:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 801f346:	2300      	movs	r3, #0
}
 801f348:	4618      	mov	r0, r3
 801f34a:	3718      	adds	r7, #24
 801f34c:	46bd      	mov	sp, r7
 801f34e:	bd80      	pop	{r7, pc}
 801f350:	42470068 	.word	0x42470068
 801f354:	40023800 	.word	0x40023800
 801f358:	40007000 	.word	0x40007000
 801f35c:	42470e40 	.word	0x42470e40
 801f360:	424711e0 	.word	0x424711e0

0801f364 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801f364:	b580      	push	{r7, lr}
 801f366:	b082      	sub	sp, #8
 801f368:	af00      	add	r7, sp, #0
 801f36a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 801f36c:	687b      	ldr	r3, [r7, #4]
 801f36e:	2b00      	cmp	r3, #0
 801f370:	d101      	bne.n	801f376 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 801f372:	2301      	movs	r3, #1
 801f374:	e083      	b.n	801f47e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 801f376:	687b      	ldr	r3, [r7, #4]
 801f378:	7f5b      	ldrb	r3, [r3, #29]
 801f37a:	b2db      	uxtb	r3, r3
 801f37c:	2b00      	cmp	r3, #0
 801f37e:	d105      	bne.n	801f38c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 801f380:	687b      	ldr	r3, [r7, #4]
 801f382:	2200      	movs	r2, #0
 801f384:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 801f386:	6878      	ldr	r0, [r7, #4]
 801f388:	f7f6 f9c8 	bl	801571c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 801f38c:	687b      	ldr	r3, [r7, #4]
 801f38e:	2202      	movs	r2, #2
 801f390:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801f392:	687b      	ldr	r3, [r7, #4]
 801f394:	681b      	ldr	r3, [r3, #0]
 801f396:	22ca      	movs	r2, #202	; 0xca
 801f398:	625a      	str	r2, [r3, #36]	; 0x24
 801f39a:	687b      	ldr	r3, [r7, #4]
 801f39c:	681b      	ldr	r3, [r3, #0]
 801f39e:	2253      	movs	r2, #83	; 0x53
 801f3a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 801f3a2:	6878      	ldr	r0, [r7, #4]
 801f3a4:	f000 f897 	bl	801f4d6 <RTC_EnterInitMode>
 801f3a8:	4603      	mov	r3, r0
 801f3aa:	2b00      	cmp	r3, #0
 801f3ac:	d008      	beq.n	801f3c0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f3ae:	687b      	ldr	r3, [r7, #4]
 801f3b0:	681b      	ldr	r3, [r3, #0]
 801f3b2:	22ff      	movs	r2, #255	; 0xff
 801f3b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 801f3b6:	687b      	ldr	r3, [r7, #4]
 801f3b8:	2204      	movs	r2, #4
 801f3ba:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 801f3bc:	2301      	movs	r3, #1
 801f3be:	e05e      	b.n	801f47e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 801f3c0:	687b      	ldr	r3, [r7, #4]
 801f3c2:	681b      	ldr	r3, [r3, #0]
 801f3c4:	689b      	ldr	r3, [r3, #8]
 801f3c6:	687a      	ldr	r2, [r7, #4]
 801f3c8:	6812      	ldr	r2, [r2, #0]
 801f3ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801f3ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801f3d2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 801f3d4:	687b      	ldr	r3, [r7, #4]
 801f3d6:	681b      	ldr	r3, [r3, #0]
 801f3d8:	6899      	ldr	r1, [r3, #8]
 801f3da:	687b      	ldr	r3, [r7, #4]
 801f3dc:	685a      	ldr	r2, [r3, #4]
 801f3de:	687b      	ldr	r3, [r7, #4]
 801f3e0:	691b      	ldr	r3, [r3, #16]
 801f3e2:	431a      	orrs	r2, r3
 801f3e4:	687b      	ldr	r3, [r7, #4]
 801f3e6:	695b      	ldr	r3, [r3, #20]
 801f3e8:	431a      	orrs	r2, r3
 801f3ea:	687b      	ldr	r3, [r7, #4]
 801f3ec:	681b      	ldr	r3, [r3, #0]
 801f3ee:	430a      	orrs	r2, r1
 801f3f0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 801f3f2:	687b      	ldr	r3, [r7, #4]
 801f3f4:	681b      	ldr	r3, [r3, #0]
 801f3f6:	687a      	ldr	r2, [r7, #4]
 801f3f8:	68d2      	ldr	r2, [r2, #12]
 801f3fa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 801f3fc:	687b      	ldr	r3, [r7, #4]
 801f3fe:	681b      	ldr	r3, [r3, #0]
 801f400:	6919      	ldr	r1, [r3, #16]
 801f402:	687b      	ldr	r3, [r7, #4]
 801f404:	689b      	ldr	r3, [r3, #8]
 801f406:	041a      	lsls	r2, r3, #16
 801f408:	687b      	ldr	r3, [r7, #4]
 801f40a:	681b      	ldr	r3, [r3, #0]
 801f40c:	430a      	orrs	r2, r1
 801f40e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 801f410:	687b      	ldr	r3, [r7, #4]
 801f412:	681b      	ldr	r3, [r3, #0]
 801f414:	68da      	ldr	r2, [r3, #12]
 801f416:	687b      	ldr	r3, [r7, #4]
 801f418:	681b      	ldr	r3, [r3, #0]
 801f41a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801f41e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 801f420:	687b      	ldr	r3, [r7, #4]
 801f422:	681b      	ldr	r3, [r3, #0]
 801f424:	689b      	ldr	r3, [r3, #8]
 801f426:	f003 0320 	and.w	r3, r3, #32
 801f42a:	2b00      	cmp	r3, #0
 801f42c:	d10e      	bne.n	801f44c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801f42e:	6878      	ldr	r0, [r7, #4]
 801f430:	f000 f829 	bl	801f486 <HAL_RTC_WaitForSynchro>
 801f434:	4603      	mov	r3, r0
 801f436:	2b00      	cmp	r3, #0
 801f438:	d008      	beq.n	801f44c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f43a:	687b      	ldr	r3, [r7, #4]
 801f43c:	681b      	ldr	r3, [r3, #0]
 801f43e:	22ff      	movs	r2, #255	; 0xff
 801f440:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 801f442:	687b      	ldr	r3, [r7, #4]
 801f444:	2204      	movs	r2, #4
 801f446:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 801f448:	2301      	movs	r3, #1
 801f44a:	e018      	b.n	801f47e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 801f44c:	687b      	ldr	r3, [r7, #4]
 801f44e:	681b      	ldr	r3, [r3, #0]
 801f450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801f452:	687b      	ldr	r3, [r7, #4]
 801f454:	681b      	ldr	r3, [r3, #0]
 801f456:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 801f45a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 801f45c:	687b      	ldr	r3, [r7, #4]
 801f45e:	681b      	ldr	r3, [r3, #0]
 801f460:	6c19      	ldr	r1, [r3, #64]	; 0x40
 801f462:	687b      	ldr	r3, [r7, #4]
 801f464:	699a      	ldr	r2, [r3, #24]
 801f466:	687b      	ldr	r3, [r7, #4]
 801f468:	681b      	ldr	r3, [r3, #0]
 801f46a:	430a      	orrs	r2, r1
 801f46c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f46e:	687b      	ldr	r3, [r7, #4]
 801f470:	681b      	ldr	r3, [r3, #0]
 801f472:	22ff      	movs	r2, #255	; 0xff
 801f474:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 801f476:	687b      	ldr	r3, [r7, #4]
 801f478:	2201      	movs	r2, #1
 801f47a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 801f47c:	2300      	movs	r3, #0
  }
}
 801f47e:	4618      	mov	r0, r3
 801f480:	3708      	adds	r7, #8
 801f482:	46bd      	mov	sp, r7
 801f484:	bd80      	pop	{r7, pc}

0801f486 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 801f486:	b580      	push	{r7, lr}
 801f488:	b084      	sub	sp, #16
 801f48a:	af00      	add	r7, sp, #0
 801f48c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801f48e:	2300      	movs	r3, #0
 801f490:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 801f492:	687b      	ldr	r3, [r7, #4]
 801f494:	681b      	ldr	r3, [r3, #0]
 801f496:	68da      	ldr	r2, [r3, #12]
 801f498:	687b      	ldr	r3, [r7, #4]
 801f49a:	681b      	ldr	r3, [r3, #0]
 801f49c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 801f4a0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 801f4a2:	f7fd f9db 	bl	801c85c <HAL_GetTick>
 801f4a6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 801f4a8:	e009      	b.n	801f4be <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 801f4aa:	f7fd f9d7 	bl	801c85c <HAL_GetTick>
 801f4ae:	4602      	mov	r2, r0
 801f4b0:	68fb      	ldr	r3, [r7, #12]
 801f4b2:	1ad3      	subs	r3, r2, r3
 801f4b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f4b8:	d901      	bls.n	801f4be <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 801f4ba:	2303      	movs	r3, #3
 801f4bc:	e007      	b.n	801f4ce <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 801f4be:	687b      	ldr	r3, [r7, #4]
 801f4c0:	681b      	ldr	r3, [r3, #0]
 801f4c2:	68db      	ldr	r3, [r3, #12]
 801f4c4:	f003 0320 	and.w	r3, r3, #32
 801f4c8:	2b00      	cmp	r3, #0
 801f4ca:	d0ee      	beq.n	801f4aa <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 801f4cc:	2300      	movs	r3, #0
}
 801f4ce:	4618      	mov	r0, r3
 801f4d0:	3710      	adds	r7, #16
 801f4d2:	46bd      	mov	sp, r7
 801f4d4:	bd80      	pop	{r7, pc}

0801f4d6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 801f4d6:	b580      	push	{r7, lr}
 801f4d8:	b084      	sub	sp, #16
 801f4da:	af00      	add	r7, sp, #0
 801f4dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801f4de:	2300      	movs	r3, #0
 801f4e0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801f4e2:	687b      	ldr	r3, [r7, #4]
 801f4e4:	681b      	ldr	r3, [r3, #0]
 801f4e6:	68db      	ldr	r3, [r3, #12]
 801f4e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f4ec:	2b00      	cmp	r3, #0
 801f4ee:	d119      	bne.n	801f524 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 801f4f0:	687b      	ldr	r3, [r7, #4]
 801f4f2:	681b      	ldr	r3, [r3, #0]
 801f4f4:	f04f 32ff 	mov.w	r2, #4294967295
 801f4f8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 801f4fa:	f7fd f9af 	bl	801c85c <HAL_GetTick>
 801f4fe:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801f500:	e009      	b.n	801f516 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 801f502:	f7fd f9ab 	bl	801c85c <HAL_GetTick>
 801f506:	4602      	mov	r2, r0
 801f508:	68fb      	ldr	r3, [r7, #12]
 801f50a:	1ad3      	subs	r3, r2, r3
 801f50c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f510:	d901      	bls.n	801f516 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 801f512:	2303      	movs	r3, #3
 801f514:	e007      	b.n	801f526 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801f516:	687b      	ldr	r3, [r7, #4]
 801f518:	681b      	ldr	r3, [r3, #0]
 801f51a:	68db      	ldr	r3, [r3, #12]
 801f51c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f520:	2b00      	cmp	r3, #0
 801f522:	d0ee      	beq.n	801f502 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 801f524:	2300      	movs	r3, #0
}
 801f526:	4618      	mov	r0, r3
 801f528:	3710      	adds	r7, #16
 801f52a:	46bd      	mov	sp, r7
 801f52c:	bd80      	pop	{r7, pc}

0801f52e <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 801f52e:	b480      	push	{r7}
 801f530:	b087      	sub	sp, #28
 801f532:	af00      	add	r7, sp, #0
 801f534:	60f8      	str	r0, [r7, #12]
 801f536:	60b9      	str	r1, [r7, #8]
 801f538:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 801f53a:	2300      	movs	r3, #0
 801f53c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 801f53e:	68fb      	ldr	r3, [r7, #12]
 801f540:	681b      	ldr	r3, [r3, #0]
 801f542:	3350      	adds	r3, #80	; 0x50
 801f544:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 801f546:	68bb      	ldr	r3, [r7, #8]
 801f548:	009b      	lsls	r3, r3, #2
 801f54a:	697a      	ldr	r2, [r7, #20]
 801f54c:	4413      	add	r3, r2
 801f54e:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 801f550:	697b      	ldr	r3, [r7, #20]
 801f552:	687a      	ldr	r2, [r7, #4]
 801f554:	601a      	str	r2, [r3, #0]
}
 801f556:	bf00      	nop
 801f558:	371c      	adds	r7, #28
 801f55a:	46bd      	mov	sp, r7
 801f55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f560:	4770      	bx	lr

0801f562 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 801f562:	b480      	push	{r7}
 801f564:	b085      	sub	sp, #20
 801f566:	af00      	add	r7, sp, #0
 801f568:	6078      	str	r0, [r7, #4]
 801f56a:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 801f56c:	2300      	movs	r3, #0
 801f56e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 801f570:	687b      	ldr	r3, [r7, #4]
 801f572:	681b      	ldr	r3, [r3, #0]
 801f574:	3350      	adds	r3, #80	; 0x50
 801f576:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 801f578:	683b      	ldr	r3, [r7, #0]
 801f57a:	009b      	lsls	r3, r3, #2
 801f57c:	68fa      	ldr	r2, [r7, #12]
 801f57e:	4413      	add	r3, r2
 801f580:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 801f582:	68fb      	ldr	r3, [r7, #12]
 801f584:	681b      	ldr	r3, [r3, #0]
}
 801f586:	4618      	mov	r0, r3
 801f588:	3714      	adds	r7, #20
 801f58a:	46bd      	mov	sp, r7
 801f58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f590:	4770      	bx	lr

0801f592 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 801f592:	b580      	push	{r7, lr}
 801f594:	b082      	sub	sp, #8
 801f596:	af00      	add	r7, sp, #0
 801f598:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 801f59a:	687b      	ldr	r3, [r7, #4]
 801f59c:	2b00      	cmp	r3, #0
 801f59e:	d101      	bne.n	801f5a4 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 801f5a0:	2301      	movs	r3, #1
 801f5a2:	e022      	b.n	801f5ea <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 801f5a4:	687b      	ldr	r3, [r7, #4]
 801f5a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801f5aa:	b2db      	uxtb	r3, r3
 801f5ac:	2b00      	cmp	r3, #0
 801f5ae:	d105      	bne.n	801f5bc <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 801f5b0:	687b      	ldr	r3, [r7, #4]
 801f5b2:	2200      	movs	r2, #0
 801f5b4:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 801f5b6:	6878      	ldr	r0, [r7, #4]
 801f5b8:	f7f6 fa78 	bl	8015aac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 801f5bc:	687b      	ldr	r3, [r7, #4]
 801f5be:	2203      	movs	r2, #3
 801f5c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 801f5c4:	6878      	ldr	r0, [r7, #4]
 801f5c6:	f000 f815 	bl	801f5f4 <HAL_SD_InitCard>
 801f5ca:	4603      	mov	r3, r0
 801f5cc:	2b00      	cmp	r3, #0
 801f5ce:	d001      	beq.n	801f5d4 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 801f5d0:	2301      	movs	r3, #1
 801f5d2:	e00a      	b.n	801f5ea <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801f5d4:	687b      	ldr	r3, [r7, #4]
 801f5d6:	2200      	movs	r2, #0
 801f5d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 801f5da:	687b      	ldr	r3, [r7, #4]
 801f5dc:	2200      	movs	r2, #0
 801f5de:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 801f5e0:	687b      	ldr	r3, [r7, #4]
 801f5e2:	2201      	movs	r2, #1
 801f5e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 801f5e8:	2300      	movs	r3, #0
}
 801f5ea:	4618      	mov	r0, r3
 801f5ec:	3708      	adds	r7, #8
 801f5ee:	46bd      	mov	sp, r7
 801f5f0:	bd80      	pop	{r7, pc}
	...

0801f5f4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 801f5f4:	b5b0      	push	{r4, r5, r7, lr}
 801f5f6:	b08e      	sub	sp, #56	; 0x38
 801f5f8:	af04      	add	r7, sp, #16
 801f5fa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 801f5fc:	2300      	movs	r3, #0
 801f5fe:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 801f600:	2300      	movs	r3, #0
 801f602:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 801f604:	2300      	movs	r3, #0
 801f606:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 801f608:	2300      	movs	r3, #0
 801f60a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 801f60c:	2300      	movs	r3, #0
 801f60e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 801f610:	2376      	movs	r3, #118	; 0x76
 801f612:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 801f614:	687b      	ldr	r3, [r7, #4]
 801f616:	681d      	ldr	r5, [r3, #0]
 801f618:	466c      	mov	r4, sp
 801f61a:	f107 0314 	add.w	r3, r7, #20
 801f61e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801f622:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801f626:	f107 0308 	add.w	r3, r7, #8
 801f62a:	cb0e      	ldmia	r3, {r1, r2, r3}
 801f62c:	4628      	mov	r0, r5
 801f62e:	f003 ffe1 	bl	80235f4 <SDIO_Init>
 801f632:	4603      	mov	r3, r0
 801f634:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 801f638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f63c:	2b00      	cmp	r3, #0
 801f63e:	d001      	beq.n	801f644 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 801f640:	2301      	movs	r3, #1
 801f642:	e031      	b.n	801f6a8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 801f644:	4b1a      	ldr	r3, [pc, #104]	; (801f6b0 <HAL_SD_InitCard+0xbc>)
 801f646:	2200      	movs	r2, #0
 801f648:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 801f64a:	687b      	ldr	r3, [r7, #4]
 801f64c:	681b      	ldr	r3, [r3, #0]
 801f64e:	4618      	mov	r0, r3
 801f650:	f004 f819 	bl	8023686 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 801f654:	4b16      	ldr	r3, [pc, #88]	; (801f6b0 <HAL_SD_InitCard+0xbc>)
 801f656:	2201      	movs	r2, #1
 801f658:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 801f65a:	6878      	ldr	r0, [r7, #4]
 801f65c:	f000 ffe6 	bl	802062c <SD_PowerON>
 801f660:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 801f662:	6a3b      	ldr	r3, [r7, #32]
 801f664:	2b00      	cmp	r3, #0
 801f666:	d00b      	beq.n	801f680 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 801f668:	687b      	ldr	r3, [r7, #4]
 801f66a:	2201      	movs	r2, #1
 801f66c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 801f670:	687b      	ldr	r3, [r7, #4]
 801f672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f674:	6a3b      	ldr	r3, [r7, #32]
 801f676:	431a      	orrs	r2, r3
 801f678:	687b      	ldr	r3, [r7, #4]
 801f67a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f67c:	2301      	movs	r3, #1
 801f67e:	e013      	b.n	801f6a8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 801f680:	6878      	ldr	r0, [r7, #4]
 801f682:	f000 ff05 	bl	8020490 <SD_InitCard>
 801f686:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 801f688:	6a3b      	ldr	r3, [r7, #32]
 801f68a:	2b00      	cmp	r3, #0
 801f68c:	d00b      	beq.n	801f6a6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 801f68e:	687b      	ldr	r3, [r7, #4]
 801f690:	2201      	movs	r2, #1
 801f692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 801f696:	687b      	ldr	r3, [r7, #4]
 801f698:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f69a:	6a3b      	ldr	r3, [r7, #32]
 801f69c:	431a      	orrs	r2, r3
 801f69e:	687b      	ldr	r3, [r7, #4]
 801f6a0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f6a2:	2301      	movs	r3, #1
 801f6a4:	e000      	b.n	801f6a8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 801f6a6:	2300      	movs	r3, #0
}
 801f6a8:	4618      	mov	r0, r3
 801f6aa:	3728      	adds	r7, #40	; 0x28
 801f6ac:	46bd      	mov	sp, r7
 801f6ae:	bdb0      	pop	{r4, r5, r7, pc}
 801f6b0:	422580a0 	.word	0x422580a0

0801f6b4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801f6b4:	b580      	push	{r7, lr}
 801f6b6:	b08c      	sub	sp, #48	; 0x30
 801f6b8:	af00      	add	r7, sp, #0
 801f6ba:	60f8      	str	r0, [r7, #12]
 801f6bc:	60b9      	str	r1, [r7, #8]
 801f6be:	607a      	str	r2, [r7, #4]
 801f6c0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 801f6c2:	687b      	ldr	r3, [r7, #4]
 801f6c4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 801f6c6:	68bb      	ldr	r3, [r7, #8]
 801f6c8:	2b00      	cmp	r3, #0
 801f6ca:	d107      	bne.n	801f6dc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 801f6cc:	68fb      	ldr	r3, [r7, #12]
 801f6ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f6d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 801f6d4:	68fb      	ldr	r3, [r7, #12]
 801f6d6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f6d8:	2301      	movs	r3, #1
 801f6da:	e0c9      	b.n	801f870 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 801f6dc:	68fb      	ldr	r3, [r7, #12]
 801f6de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801f6e2:	b2db      	uxtb	r3, r3
 801f6e4:	2b01      	cmp	r3, #1
 801f6e6:	f040 80c2 	bne.w	801f86e <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801f6ea:	68fb      	ldr	r3, [r7, #12]
 801f6ec:	2200      	movs	r2, #0
 801f6ee:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 801f6f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f6f2:	683b      	ldr	r3, [r7, #0]
 801f6f4:	441a      	add	r2, r3
 801f6f6:	68fb      	ldr	r3, [r7, #12]
 801f6f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801f6fa:	429a      	cmp	r2, r3
 801f6fc:	d907      	bls.n	801f70e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 801f6fe:	68fb      	ldr	r3, [r7, #12]
 801f700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f702:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 801f706:	68fb      	ldr	r3, [r7, #12]
 801f708:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 801f70a:	2301      	movs	r3, #1
 801f70c:	e0b0      	b.n	801f870 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 801f70e:	68fb      	ldr	r3, [r7, #12]
 801f710:	2203      	movs	r2, #3
 801f712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 801f716:	68fb      	ldr	r3, [r7, #12]
 801f718:	681b      	ldr	r3, [r3, #0]
 801f71a:	2200      	movs	r2, #0
 801f71c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 801f71e:	68fb      	ldr	r3, [r7, #12]
 801f720:	681b      	ldr	r3, [r3, #0]
 801f722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f724:	68fa      	ldr	r2, [r7, #12]
 801f726:	6812      	ldr	r2, [r2, #0]
 801f728:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 801f72c:	f043 0302 	orr.w	r3, r3, #2
 801f730:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 801f732:	68fb      	ldr	r3, [r7, #12]
 801f734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f736:	4a50      	ldr	r2, [pc, #320]	; (801f878 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 801f738:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 801f73a:	68fb      	ldr	r3, [r7, #12]
 801f73c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f73e:	4a4f      	ldr	r2, [pc, #316]	; (801f87c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 801f740:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 801f742:	68fb      	ldr	r3, [r7, #12]
 801f744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f746:	2200      	movs	r2, #0
 801f748:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 801f74a:	68fb      	ldr	r3, [r7, #12]
 801f74c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801f74e:	68fb      	ldr	r3, [r7, #12]
 801f750:	681b      	ldr	r3, [r3, #0]
 801f752:	3380      	adds	r3, #128	; 0x80
 801f754:	4619      	mov	r1, r3
 801f756:	68ba      	ldr	r2, [r7, #8]
 801f758:	683b      	ldr	r3, [r7, #0]
 801f75a:	025b      	lsls	r3, r3, #9
 801f75c:	089b      	lsrs	r3, r3, #2
 801f75e:	f7fe f837 	bl	801d7d0 <HAL_DMA_Start_IT>
 801f762:	4603      	mov	r3, r0
 801f764:	2b00      	cmp	r3, #0
 801f766:	d017      	beq.n	801f798 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 801f768:	68fb      	ldr	r3, [r7, #12]
 801f76a:	681b      	ldr	r3, [r3, #0]
 801f76c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801f76e:	68fb      	ldr	r3, [r7, #12]
 801f770:	681b      	ldr	r3, [r3, #0]
 801f772:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 801f776:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f778:	68fb      	ldr	r3, [r7, #12]
 801f77a:	681b      	ldr	r3, [r3, #0]
 801f77c:	4a40      	ldr	r2, [pc, #256]	; (801f880 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 801f77e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 801f780:	68fb      	ldr	r3, [r7, #12]
 801f782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f784:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801f788:	68fb      	ldr	r3, [r7, #12]
 801f78a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f78c:	68fb      	ldr	r3, [r7, #12]
 801f78e:	2201      	movs	r2, #1
 801f790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 801f794:	2301      	movs	r3, #1
 801f796:	e06b      	b.n	801f870 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 801f798:	4b3a      	ldr	r3, [pc, #232]	; (801f884 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 801f79a:	2201      	movs	r2, #1
 801f79c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 801f79e:	68fb      	ldr	r3, [r7, #12]
 801f7a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f7a2:	2b01      	cmp	r3, #1
 801f7a4:	d002      	beq.n	801f7ac <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 801f7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7a8:	025b      	lsls	r3, r3, #9
 801f7aa:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801f7ac:	68fb      	ldr	r3, [r7, #12]
 801f7ae:	681b      	ldr	r3, [r3, #0]
 801f7b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 801f7b4:	4618      	mov	r0, r3
 801f7b6:	f003 fff9 	bl	80237ac <SDMMC_CmdBlockLength>
 801f7ba:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 801f7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f7be:	2b00      	cmp	r3, #0
 801f7c0:	d00f      	beq.n	801f7e2 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f7c2:	68fb      	ldr	r3, [r7, #12]
 801f7c4:	681b      	ldr	r3, [r3, #0]
 801f7c6:	4a2e      	ldr	r2, [pc, #184]	; (801f880 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 801f7c8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 801f7ca:	68fb      	ldr	r3, [r7, #12]
 801f7cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f7d0:	431a      	orrs	r2, r3
 801f7d2:	68fb      	ldr	r3, [r7, #12]
 801f7d4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 801f7d6:	68fb      	ldr	r3, [r7, #12]
 801f7d8:	2201      	movs	r2, #1
 801f7da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 801f7de:	2301      	movs	r3, #1
 801f7e0:	e046      	b.n	801f870 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801f7e2:	f04f 33ff 	mov.w	r3, #4294967295
 801f7e6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 801f7e8:	683b      	ldr	r3, [r7, #0]
 801f7ea:	025b      	lsls	r3, r3, #9
 801f7ec:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 801f7ee:	2390      	movs	r3, #144	; 0x90
 801f7f0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 801f7f2:	2302      	movs	r3, #2
 801f7f4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 801f7f6:	2300      	movs	r3, #0
 801f7f8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 801f7fa:	2301      	movs	r3, #1
 801f7fc:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 801f7fe:	68fb      	ldr	r3, [r7, #12]
 801f800:	681b      	ldr	r3, [r3, #0]
 801f802:	f107 0210 	add.w	r2, r7, #16
 801f806:	4611      	mov	r1, r2
 801f808:	4618      	mov	r0, r3
 801f80a:	f003 ffa3 	bl	8023754 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 801f80e:	683b      	ldr	r3, [r7, #0]
 801f810:	2b01      	cmp	r3, #1
 801f812:	d90a      	bls.n	801f82a <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 801f814:	68fb      	ldr	r3, [r7, #12]
 801f816:	2282      	movs	r2, #130	; 0x82
 801f818:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 801f81a:	68fb      	ldr	r3, [r7, #12]
 801f81c:	681b      	ldr	r3, [r3, #0]
 801f81e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f820:	4618      	mov	r0, r3
 801f822:	f004 f807 	bl	8023834 <SDMMC_CmdReadMultiBlock>
 801f826:	62f8      	str	r0, [r7, #44]	; 0x2c
 801f828:	e009      	b.n	801f83e <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 801f82a:	68fb      	ldr	r3, [r7, #12]
 801f82c:	2281      	movs	r2, #129	; 0x81
 801f82e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 801f830:	68fb      	ldr	r3, [r7, #12]
 801f832:	681b      	ldr	r3, [r3, #0]
 801f834:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f836:	4618      	mov	r0, r3
 801f838:	f003 ffda 	bl	80237f0 <SDMMC_CmdReadSingleBlock>
 801f83c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 801f83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f840:	2b00      	cmp	r3, #0
 801f842:	d012      	beq.n	801f86a <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f844:	68fb      	ldr	r3, [r7, #12]
 801f846:	681b      	ldr	r3, [r3, #0]
 801f848:	4a0d      	ldr	r2, [pc, #52]	; (801f880 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 801f84a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 801f84c:	68fb      	ldr	r3, [r7, #12]
 801f84e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f852:	431a      	orrs	r2, r3
 801f854:	68fb      	ldr	r3, [r7, #12]
 801f856:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 801f858:	68fb      	ldr	r3, [r7, #12]
 801f85a:	2201      	movs	r2, #1
 801f85c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 801f860:	68fb      	ldr	r3, [r7, #12]
 801f862:	2200      	movs	r2, #0
 801f864:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 801f866:	2301      	movs	r3, #1
 801f868:	e002      	b.n	801f870 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 801f86a:	2300      	movs	r3, #0
 801f86c:	e000      	b.n	801f870 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 801f86e:	2302      	movs	r3, #2
  }
}
 801f870:	4618      	mov	r0, r3
 801f872:	3730      	adds	r7, #48	; 0x30
 801f874:	46bd      	mov	sp, r7
 801f876:	bd80      	pop	{r7, pc}
 801f878:	0802029f 	.word	0x0802029f
 801f87c:	08020311 	.word	0x08020311
 801f880:	004005ff 	.word	0x004005ff
 801f884:	4225858c 	.word	0x4225858c

0801f888 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801f888:	b580      	push	{r7, lr}
 801f88a:	b08c      	sub	sp, #48	; 0x30
 801f88c:	af00      	add	r7, sp, #0
 801f88e:	60f8      	str	r0, [r7, #12]
 801f890:	60b9      	str	r1, [r7, #8]
 801f892:	607a      	str	r2, [r7, #4]
 801f894:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 801f896:	687b      	ldr	r3, [r7, #4]
 801f898:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 801f89a:	68bb      	ldr	r3, [r7, #8]
 801f89c:	2b00      	cmp	r3, #0
 801f89e:	d107      	bne.n	801f8b0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 801f8a0:	68fb      	ldr	r3, [r7, #12]
 801f8a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f8a4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 801f8a8:	68fb      	ldr	r3, [r7, #12]
 801f8aa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f8ac:	2301      	movs	r3, #1
 801f8ae:	e0ce      	b.n	801fa4e <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 801f8b0:	68fb      	ldr	r3, [r7, #12]
 801f8b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801f8b6:	b2db      	uxtb	r3, r3
 801f8b8:	2b01      	cmp	r3, #1
 801f8ba:	f040 80c7 	bne.w	801fa4c <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801f8be:	68fb      	ldr	r3, [r7, #12]
 801f8c0:	2200      	movs	r2, #0
 801f8c2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 801f8c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f8c6:	683b      	ldr	r3, [r7, #0]
 801f8c8:	441a      	add	r2, r3
 801f8ca:	68fb      	ldr	r3, [r7, #12]
 801f8cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801f8ce:	429a      	cmp	r2, r3
 801f8d0:	d907      	bls.n	801f8e2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 801f8d2:	68fb      	ldr	r3, [r7, #12]
 801f8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f8d6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 801f8da:	68fb      	ldr	r3, [r7, #12]
 801f8dc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 801f8de:	2301      	movs	r3, #1
 801f8e0:	e0b5      	b.n	801fa4e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 801f8e2:	68fb      	ldr	r3, [r7, #12]
 801f8e4:	2203      	movs	r2, #3
 801f8e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 801f8ea:	68fb      	ldr	r3, [r7, #12]
 801f8ec:	681b      	ldr	r3, [r3, #0]
 801f8ee:	2200      	movs	r2, #0
 801f8f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 801f8f2:	68fb      	ldr	r3, [r7, #12]
 801f8f4:	681b      	ldr	r3, [r3, #0]
 801f8f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f8f8:	68fa      	ldr	r2, [r7, #12]
 801f8fa:	6812      	ldr	r2, [r2, #0]
 801f8fc:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 801f900:	f043 0302 	orr.w	r3, r3, #2
 801f904:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 801f906:	68fb      	ldr	r3, [r7, #12]
 801f908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f90a:	4a53      	ldr	r2, [pc, #332]	; (801fa58 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 801f90c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 801f90e:	68fb      	ldr	r3, [r7, #12]
 801f910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f912:	4a52      	ldr	r2, [pc, #328]	; (801fa5c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 801f914:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 801f916:	68fb      	ldr	r3, [r7, #12]
 801f918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f91a:	2200      	movs	r2, #0
 801f91c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 801f91e:	68fb      	ldr	r3, [r7, #12]
 801f920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f922:	2b01      	cmp	r3, #1
 801f924:	d002      	beq.n	801f92c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 801f926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f928:	025b      	lsls	r3, r3, #9
 801f92a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801f92c:	68fb      	ldr	r3, [r7, #12]
 801f92e:	681b      	ldr	r3, [r3, #0]
 801f930:	f44f 7100 	mov.w	r1, #512	; 0x200
 801f934:	4618      	mov	r0, r3
 801f936:	f003 ff39 	bl	80237ac <SDMMC_CmdBlockLength>
 801f93a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 801f93c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f93e:	2b00      	cmp	r3, #0
 801f940:	d00f      	beq.n	801f962 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f942:	68fb      	ldr	r3, [r7, #12]
 801f944:	681b      	ldr	r3, [r3, #0]
 801f946:	4a46      	ldr	r2, [pc, #280]	; (801fa60 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 801f948:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 801f94a:	68fb      	ldr	r3, [r7, #12]
 801f94c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f94e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f950:	431a      	orrs	r2, r3
 801f952:	68fb      	ldr	r3, [r7, #12]
 801f954:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f956:	68fb      	ldr	r3, [r7, #12]
 801f958:	2201      	movs	r2, #1
 801f95a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 801f95e:	2301      	movs	r3, #1
 801f960:	e075      	b.n	801fa4e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 801f962:	683b      	ldr	r3, [r7, #0]
 801f964:	2b01      	cmp	r3, #1
 801f966:	d90a      	bls.n	801f97e <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 801f968:	68fb      	ldr	r3, [r7, #12]
 801f96a:	22a0      	movs	r2, #160	; 0xa0
 801f96c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 801f96e:	68fb      	ldr	r3, [r7, #12]
 801f970:	681b      	ldr	r3, [r3, #0]
 801f972:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f974:	4618      	mov	r0, r3
 801f976:	f003 ffa1 	bl	80238bc <SDMMC_CmdWriteMultiBlock>
 801f97a:	62f8      	str	r0, [r7, #44]	; 0x2c
 801f97c:	e009      	b.n	801f992 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 801f97e:	68fb      	ldr	r3, [r7, #12]
 801f980:	2290      	movs	r2, #144	; 0x90
 801f982:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 801f984:	68fb      	ldr	r3, [r7, #12]
 801f986:	681b      	ldr	r3, [r3, #0]
 801f988:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f98a:	4618      	mov	r0, r3
 801f98c:	f003 ff74 	bl	8023878 <SDMMC_CmdWriteSingleBlock>
 801f990:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 801f992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f994:	2b00      	cmp	r3, #0
 801f996:	d012      	beq.n	801f9be <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f998:	68fb      	ldr	r3, [r7, #12]
 801f99a:	681b      	ldr	r3, [r3, #0]
 801f99c:	4a30      	ldr	r2, [pc, #192]	; (801fa60 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 801f99e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 801f9a0:	68fb      	ldr	r3, [r7, #12]
 801f9a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f9a6:	431a      	orrs	r2, r3
 801f9a8:	68fb      	ldr	r3, [r7, #12]
 801f9aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f9ac:	68fb      	ldr	r3, [r7, #12]
 801f9ae:	2201      	movs	r2, #1
 801f9b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801f9b4:	68fb      	ldr	r3, [r7, #12]
 801f9b6:	2200      	movs	r2, #0
 801f9b8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 801f9ba:	2301      	movs	r3, #1
 801f9bc:	e047      	b.n	801fa4e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 801f9be:	4b29      	ldr	r3, [pc, #164]	; (801fa64 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 801f9c0:	2201      	movs	r2, #1
 801f9c2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 801f9c4:	68fb      	ldr	r3, [r7, #12]
 801f9c6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801f9c8:	68b9      	ldr	r1, [r7, #8]
 801f9ca:	68fb      	ldr	r3, [r7, #12]
 801f9cc:	681b      	ldr	r3, [r3, #0]
 801f9ce:	3380      	adds	r3, #128	; 0x80
 801f9d0:	461a      	mov	r2, r3
 801f9d2:	683b      	ldr	r3, [r7, #0]
 801f9d4:	025b      	lsls	r3, r3, #9
 801f9d6:	089b      	lsrs	r3, r3, #2
 801f9d8:	f7fd fefa 	bl	801d7d0 <HAL_DMA_Start_IT>
 801f9dc:	4603      	mov	r3, r0
 801f9de:	2b00      	cmp	r3, #0
 801f9e0:	d01c      	beq.n	801fa1c <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 801f9e2:	68fb      	ldr	r3, [r7, #12]
 801f9e4:	681b      	ldr	r3, [r3, #0]
 801f9e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f9e8:	68fa      	ldr	r2, [r7, #12]
 801f9ea:	6812      	ldr	r2, [r2, #0]
 801f9ec:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 801f9f0:	f023 0302 	bic.w	r3, r3, #2
 801f9f4:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f9f6:	68fb      	ldr	r3, [r7, #12]
 801f9f8:	681b      	ldr	r3, [r3, #0]
 801f9fa:	4a19      	ldr	r2, [pc, #100]	; (801fa60 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 801f9fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 801f9fe:	68fb      	ldr	r3, [r7, #12]
 801fa00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fa02:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801fa06:	68fb      	ldr	r3, [r7, #12]
 801fa08:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801fa0a:	68fb      	ldr	r3, [r7, #12]
 801fa0c:	2201      	movs	r2, #1
 801fa0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801fa12:	68fb      	ldr	r3, [r7, #12]
 801fa14:	2200      	movs	r2, #0
 801fa16:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 801fa18:	2301      	movs	r3, #1
 801fa1a:	e018      	b.n	801fa4e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801fa1c:	f04f 33ff 	mov.w	r3, #4294967295
 801fa20:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 801fa22:	683b      	ldr	r3, [r7, #0]
 801fa24:	025b      	lsls	r3, r3, #9
 801fa26:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 801fa28:	2390      	movs	r3, #144	; 0x90
 801fa2a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 801fa2c:	2300      	movs	r3, #0
 801fa2e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 801fa30:	2300      	movs	r3, #0
 801fa32:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 801fa34:	2301      	movs	r3, #1
 801fa36:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 801fa38:	68fb      	ldr	r3, [r7, #12]
 801fa3a:	681b      	ldr	r3, [r3, #0]
 801fa3c:	f107 0210 	add.w	r2, r7, #16
 801fa40:	4611      	mov	r1, r2
 801fa42:	4618      	mov	r0, r3
 801fa44:	f003 fe86 	bl	8023754 <SDIO_ConfigData>

      return HAL_OK;
 801fa48:	2300      	movs	r3, #0
 801fa4a:	e000      	b.n	801fa4e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 801fa4c:	2302      	movs	r3, #2
  }
}
 801fa4e:	4618      	mov	r0, r3
 801fa50:	3730      	adds	r7, #48	; 0x30
 801fa52:	46bd      	mov	sp, r7
 801fa54:	bd80      	pop	{r7, pc}
 801fa56:	bf00      	nop
 801fa58:	08020275 	.word	0x08020275
 801fa5c:	08020311 	.word	0x08020311
 801fa60:	004005ff 	.word	0x004005ff
 801fa64:	4225858c 	.word	0x4225858c

0801fa68 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 801fa68:	b580      	push	{r7, lr}
 801fa6a:	b084      	sub	sp, #16
 801fa6c:	af00      	add	r7, sp, #0
 801fa6e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 801fa70:	687b      	ldr	r3, [r7, #4]
 801fa72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801fa74:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801fa76:	687b      	ldr	r3, [r7, #4]
 801fa78:	681b      	ldr	r3, [r3, #0]
 801fa7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fa7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801fa80:	2b00      	cmp	r3, #0
 801fa82:	d008      	beq.n	801fa96 <HAL_SD_IRQHandler+0x2e>
 801fa84:	68fb      	ldr	r3, [r7, #12]
 801fa86:	f003 0308 	and.w	r3, r3, #8
 801fa8a:	2b00      	cmp	r3, #0
 801fa8c:	d003      	beq.n	801fa96 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 801fa8e:	6878      	ldr	r0, [r7, #4]
 801fa90:	f000 ffe2 	bl	8020a58 <SD_Read_IT>
 801fa94:	e165      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 801fa96:	687b      	ldr	r3, [r7, #4]
 801fa98:	681b      	ldr	r3, [r3, #0]
 801fa9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fa9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801faa0:	2b00      	cmp	r3, #0
 801faa2:	f000 808f 	beq.w	801fbc4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 801faa6:	687b      	ldr	r3, [r7, #4]
 801faa8:	681b      	ldr	r3, [r3, #0]
 801faaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 801faae:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 801fab0:	687b      	ldr	r3, [r7, #4]
 801fab2:	681b      	ldr	r3, [r3, #0]
 801fab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fab6:	687a      	ldr	r2, [r7, #4]
 801fab8:	6812      	ldr	r2, [r2, #0]
 801faba:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 801fabe:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 801fac2:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 801fac4:	687b      	ldr	r3, [r7, #4]
 801fac6:	681b      	ldr	r3, [r3, #0]
 801fac8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801faca:	687b      	ldr	r3, [r7, #4]
 801facc:	681b      	ldr	r3, [r3, #0]
 801face:	f022 0201 	bic.w	r2, r2, #1
 801fad2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 801fad4:	68fb      	ldr	r3, [r7, #12]
 801fad6:	f003 0308 	and.w	r3, r3, #8
 801fada:	2b00      	cmp	r3, #0
 801fadc:	d039      	beq.n	801fb52 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801fade:	68fb      	ldr	r3, [r7, #12]
 801fae0:	f003 0302 	and.w	r3, r3, #2
 801fae4:	2b00      	cmp	r3, #0
 801fae6:	d104      	bne.n	801faf2 <HAL_SD_IRQHandler+0x8a>
 801fae8:	68fb      	ldr	r3, [r7, #12]
 801faea:	f003 0320 	and.w	r3, r3, #32
 801faee:	2b00      	cmp	r3, #0
 801faf0:	d011      	beq.n	801fb16 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 801faf2:	687b      	ldr	r3, [r7, #4]
 801faf4:	681b      	ldr	r3, [r3, #0]
 801faf6:	4618      	mov	r0, r3
 801faf8:	f003 ff02 	bl	8023900 <SDMMC_CmdStopTransfer>
 801fafc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 801fafe:	68bb      	ldr	r3, [r7, #8]
 801fb00:	2b00      	cmp	r3, #0
 801fb02:	d008      	beq.n	801fb16 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 801fb04:	687b      	ldr	r3, [r7, #4]
 801fb06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801fb08:	68bb      	ldr	r3, [r7, #8]
 801fb0a:	431a      	orrs	r2, r3
 801fb0c:	687b      	ldr	r3, [r7, #4]
 801fb0e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 801fb10:	6878      	ldr	r0, [r7, #4]
 801fb12:	f000 f92f 	bl	801fd74 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 801fb16:	687b      	ldr	r3, [r7, #4]
 801fb18:	681b      	ldr	r3, [r3, #0]
 801fb1a:	f240 523a 	movw	r2, #1338	; 0x53a
 801fb1e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 801fb20:	687b      	ldr	r3, [r7, #4]
 801fb22:	2201      	movs	r2, #1
 801fb24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801fb28:	687b      	ldr	r3, [r7, #4]
 801fb2a:	2200      	movs	r2, #0
 801fb2c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801fb2e:	68fb      	ldr	r3, [r7, #12]
 801fb30:	f003 0301 	and.w	r3, r3, #1
 801fb34:	2b00      	cmp	r3, #0
 801fb36:	d104      	bne.n	801fb42 <HAL_SD_IRQHandler+0xda>
 801fb38:	68fb      	ldr	r3, [r7, #12]
 801fb3a:	f003 0302 	and.w	r3, r3, #2
 801fb3e:	2b00      	cmp	r3, #0
 801fb40:	d003      	beq.n	801fb4a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 801fb42:	6878      	ldr	r0, [r7, #4]
 801fb44:	f7f5 ff92 	bl	8015a6c <HAL_SD_RxCpltCallback>
 801fb48:	e10b      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 801fb4a:	6878      	ldr	r0, [r7, #4]
 801fb4c:	f7f5 ff9e 	bl	8015a8c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 801fb50:	e107      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 801fb52:	68fb      	ldr	r3, [r7, #12]
 801fb54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801fb58:	2b00      	cmp	r3, #0
 801fb5a:	f000 8102 	beq.w	801fd62 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 801fb5e:	68fb      	ldr	r3, [r7, #12]
 801fb60:	f003 0320 	and.w	r3, r3, #32
 801fb64:	2b00      	cmp	r3, #0
 801fb66:	d011      	beq.n	801fb8c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 801fb68:	687b      	ldr	r3, [r7, #4]
 801fb6a:	681b      	ldr	r3, [r3, #0]
 801fb6c:	4618      	mov	r0, r3
 801fb6e:	f003 fec7 	bl	8023900 <SDMMC_CmdStopTransfer>
 801fb72:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 801fb74:	68bb      	ldr	r3, [r7, #8]
 801fb76:	2b00      	cmp	r3, #0
 801fb78:	d008      	beq.n	801fb8c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 801fb7a:	687b      	ldr	r3, [r7, #4]
 801fb7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801fb7e:	68bb      	ldr	r3, [r7, #8]
 801fb80:	431a      	orrs	r2, r3
 801fb82:	687b      	ldr	r3, [r7, #4]
 801fb84:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 801fb86:	6878      	ldr	r0, [r7, #4]
 801fb88:	f000 f8f4 	bl	801fd74 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 801fb8c:	68fb      	ldr	r3, [r7, #12]
 801fb8e:	f003 0301 	and.w	r3, r3, #1
 801fb92:	2b00      	cmp	r3, #0
 801fb94:	f040 80e5 	bne.w	801fd62 <HAL_SD_IRQHandler+0x2fa>
 801fb98:	68fb      	ldr	r3, [r7, #12]
 801fb9a:	f003 0302 	and.w	r3, r3, #2
 801fb9e:	2b00      	cmp	r3, #0
 801fba0:	f040 80df 	bne.w	801fd62 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 801fba4:	687b      	ldr	r3, [r7, #4]
 801fba6:	681b      	ldr	r3, [r3, #0]
 801fba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801fbaa:	687b      	ldr	r3, [r7, #4]
 801fbac:	681b      	ldr	r3, [r3, #0]
 801fbae:	f022 0208 	bic.w	r2, r2, #8
 801fbb2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 801fbb4:	687b      	ldr	r3, [r7, #4]
 801fbb6:	2201      	movs	r2, #1
 801fbb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 801fbbc:	6878      	ldr	r0, [r7, #4]
 801fbbe:	f7f5 ff65 	bl	8015a8c <HAL_SD_TxCpltCallback>
}
 801fbc2:	e0ce      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801fbc4:	687b      	ldr	r3, [r7, #4]
 801fbc6:	681b      	ldr	r3, [r3, #0]
 801fbc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fbca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801fbce:	2b00      	cmp	r3, #0
 801fbd0:	d008      	beq.n	801fbe4 <HAL_SD_IRQHandler+0x17c>
 801fbd2:	68fb      	ldr	r3, [r7, #12]
 801fbd4:	f003 0308 	and.w	r3, r3, #8
 801fbd8:	2b00      	cmp	r3, #0
 801fbda:	d003      	beq.n	801fbe4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 801fbdc:	6878      	ldr	r0, [r7, #4]
 801fbde:	f000 ff8c 	bl	8020afa <SD_Write_IT>
 801fbe2:	e0be      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 801fbe4:	687b      	ldr	r3, [r7, #4]
 801fbe6:	681b      	ldr	r3, [r3, #0]
 801fbe8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801fbea:	f240 233a 	movw	r3, #570	; 0x23a
 801fbee:	4013      	ands	r3, r2
 801fbf0:	2b00      	cmp	r3, #0
 801fbf2:	f000 80b6 	beq.w	801fd62 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 801fbf6:	687b      	ldr	r3, [r7, #4]
 801fbf8:	681b      	ldr	r3, [r3, #0]
 801fbfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fbfc:	f003 0302 	and.w	r3, r3, #2
 801fc00:	2b00      	cmp	r3, #0
 801fc02:	d005      	beq.n	801fc10 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 801fc04:	687b      	ldr	r3, [r7, #4]
 801fc06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc08:	f043 0202 	orr.w	r2, r3, #2
 801fc0c:	687b      	ldr	r3, [r7, #4]
 801fc0e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 801fc10:	687b      	ldr	r3, [r7, #4]
 801fc12:	681b      	ldr	r3, [r3, #0]
 801fc14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc16:	f003 0308 	and.w	r3, r3, #8
 801fc1a:	2b00      	cmp	r3, #0
 801fc1c:	d005      	beq.n	801fc2a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 801fc1e:	687b      	ldr	r3, [r7, #4]
 801fc20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc22:	f043 0208 	orr.w	r2, r3, #8
 801fc26:	687b      	ldr	r3, [r7, #4]
 801fc28:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 801fc2a:	687b      	ldr	r3, [r7, #4]
 801fc2c:	681b      	ldr	r3, [r3, #0]
 801fc2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc30:	f003 0320 	and.w	r3, r3, #32
 801fc34:	2b00      	cmp	r3, #0
 801fc36:	d005      	beq.n	801fc44 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 801fc38:	687b      	ldr	r3, [r7, #4]
 801fc3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc3c:	f043 0220 	orr.w	r2, r3, #32
 801fc40:	687b      	ldr	r3, [r7, #4]
 801fc42:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 801fc44:	687b      	ldr	r3, [r7, #4]
 801fc46:	681b      	ldr	r3, [r3, #0]
 801fc48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc4a:	f003 0310 	and.w	r3, r3, #16
 801fc4e:	2b00      	cmp	r3, #0
 801fc50:	d005      	beq.n	801fc5e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 801fc52:	687b      	ldr	r3, [r7, #4]
 801fc54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc56:	f043 0210 	orr.w	r2, r3, #16
 801fc5a:	687b      	ldr	r3, [r7, #4]
 801fc5c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 801fc5e:	687b      	ldr	r3, [r7, #4]
 801fc60:	681b      	ldr	r3, [r3, #0]
 801fc62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801fc68:	2b00      	cmp	r3, #0
 801fc6a:	d005      	beq.n	801fc78 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 801fc6c:	687b      	ldr	r3, [r7, #4]
 801fc6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc70:	f043 0208 	orr.w	r2, r3, #8
 801fc74:	687b      	ldr	r3, [r7, #4]
 801fc76:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 801fc78:	687b      	ldr	r3, [r7, #4]
 801fc7a:	681b      	ldr	r3, [r3, #0]
 801fc7c:	f240 723a 	movw	r2, #1850	; 0x73a
 801fc80:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 801fc82:	687b      	ldr	r3, [r7, #4]
 801fc84:	681b      	ldr	r3, [r3, #0]
 801fc86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fc88:	687a      	ldr	r2, [r7, #4]
 801fc8a:	6812      	ldr	r2, [r2, #0]
 801fc8c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 801fc90:	f023 0302 	bic.w	r3, r3, #2
 801fc94:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 801fc96:	687b      	ldr	r3, [r7, #4]
 801fc98:	681b      	ldr	r3, [r3, #0]
 801fc9a:	4618      	mov	r0, r3
 801fc9c:	f003 fe30 	bl	8023900 <SDMMC_CmdStopTransfer>
 801fca0:	4602      	mov	r2, r0
 801fca2:	687b      	ldr	r3, [r7, #4]
 801fca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fca6:	431a      	orrs	r2, r3
 801fca8:	687b      	ldr	r3, [r7, #4]
 801fcaa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 801fcac:	68fb      	ldr	r3, [r7, #12]
 801fcae:	f003 0308 	and.w	r3, r3, #8
 801fcb2:	2b00      	cmp	r3, #0
 801fcb4:	d00a      	beq.n	801fccc <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 801fcb6:	687b      	ldr	r3, [r7, #4]
 801fcb8:	2201      	movs	r2, #1
 801fcba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801fcbe:	687b      	ldr	r3, [r7, #4]
 801fcc0:	2200      	movs	r2, #0
 801fcc2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 801fcc4:	6878      	ldr	r0, [r7, #4]
 801fcc6:	f000 f855 	bl	801fd74 <HAL_SD_ErrorCallback>
}
 801fcca:	e04a      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 801fccc:	68fb      	ldr	r3, [r7, #12]
 801fcce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801fcd2:	2b00      	cmp	r3, #0
 801fcd4:	d045      	beq.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801fcd6:	68fb      	ldr	r3, [r7, #12]
 801fcd8:	f003 0310 	and.w	r3, r3, #16
 801fcdc:	2b00      	cmp	r3, #0
 801fcde:	d104      	bne.n	801fcea <HAL_SD_IRQHandler+0x282>
 801fce0:	68fb      	ldr	r3, [r7, #12]
 801fce2:	f003 0320 	and.w	r3, r3, #32
 801fce6:	2b00      	cmp	r3, #0
 801fce8:	d011      	beq.n	801fd0e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 801fcea:	687b      	ldr	r3, [r7, #4]
 801fcec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fcee:	4a1f      	ldr	r2, [pc, #124]	; (801fd6c <HAL_SD_IRQHandler+0x304>)
 801fcf0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 801fcf2:	687b      	ldr	r3, [r7, #4]
 801fcf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fcf6:	4618      	mov	r0, r3
 801fcf8:	f7fd fdc2 	bl	801d880 <HAL_DMA_Abort_IT>
 801fcfc:	4603      	mov	r3, r0
 801fcfe:	2b00      	cmp	r3, #0
 801fd00:	d02f      	beq.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 801fd02:	687b      	ldr	r3, [r7, #4]
 801fd04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fd06:	4618      	mov	r0, r3
 801fd08:	f000 fb54 	bl	80203b4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 801fd0c:	e029      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801fd0e:	68fb      	ldr	r3, [r7, #12]
 801fd10:	f003 0301 	and.w	r3, r3, #1
 801fd14:	2b00      	cmp	r3, #0
 801fd16:	d104      	bne.n	801fd22 <HAL_SD_IRQHandler+0x2ba>
 801fd18:	68fb      	ldr	r3, [r7, #12]
 801fd1a:	f003 0302 	and.w	r3, r3, #2
 801fd1e:	2b00      	cmp	r3, #0
 801fd20:	d011      	beq.n	801fd46 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 801fd22:	687b      	ldr	r3, [r7, #4]
 801fd24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fd26:	4a12      	ldr	r2, [pc, #72]	; (801fd70 <HAL_SD_IRQHandler+0x308>)
 801fd28:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 801fd2a:	687b      	ldr	r3, [r7, #4]
 801fd2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fd2e:	4618      	mov	r0, r3
 801fd30:	f7fd fda6 	bl	801d880 <HAL_DMA_Abort_IT>
 801fd34:	4603      	mov	r3, r0
 801fd36:	2b00      	cmp	r3, #0
 801fd38:	d013      	beq.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 801fd3a:	687b      	ldr	r3, [r7, #4]
 801fd3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fd3e:	4618      	mov	r0, r3
 801fd40:	f000 fb6f 	bl	8020422 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 801fd44:	e00d      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801fd46:	687b      	ldr	r3, [r7, #4]
 801fd48:	2200      	movs	r2, #0
 801fd4a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 801fd4c:	687b      	ldr	r3, [r7, #4]
 801fd4e:	2201      	movs	r2, #1
 801fd50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 801fd54:	687b      	ldr	r3, [r7, #4]
 801fd56:	2200      	movs	r2, #0
 801fd58:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 801fd5a:	6878      	ldr	r0, [r7, #4]
 801fd5c:	f000 f814 	bl	801fd88 <HAL_SD_AbortCallback>
}
 801fd60:	e7ff      	b.n	801fd62 <HAL_SD_IRQHandler+0x2fa>
 801fd62:	bf00      	nop
 801fd64:	3710      	adds	r7, #16
 801fd66:	46bd      	mov	sp, r7
 801fd68:	bd80      	pop	{r7, pc}
 801fd6a:	bf00      	nop
 801fd6c:	080203b5 	.word	0x080203b5
 801fd70:	08020423 	.word	0x08020423

0801fd74 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 801fd74:	b480      	push	{r7}
 801fd76:	b083      	sub	sp, #12
 801fd78:	af00      	add	r7, sp, #0
 801fd7a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 801fd7c:	bf00      	nop
 801fd7e:	370c      	adds	r7, #12
 801fd80:	46bd      	mov	sp, r7
 801fd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd86:	4770      	bx	lr

0801fd88 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 801fd88:	b480      	push	{r7}
 801fd8a:	b083      	sub	sp, #12
 801fd8c:	af00      	add	r7, sp, #0
 801fd8e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 801fd90:	bf00      	nop
 801fd92:	370c      	adds	r7, #12
 801fd94:	46bd      	mov	sp, r7
 801fd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd9a:	4770      	bx	lr

0801fd9c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 801fd9c:	b480      	push	{r7}
 801fd9e:	b083      	sub	sp, #12
 801fda0:	af00      	add	r7, sp, #0
 801fda2:	6078      	str	r0, [r7, #4]
 801fda4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 801fda6:	687b      	ldr	r3, [r7, #4]
 801fda8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdaa:	0f9b      	lsrs	r3, r3, #30
 801fdac:	b2da      	uxtb	r2, r3
 801fdae:	683b      	ldr	r3, [r7, #0]
 801fdb0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 801fdb2:	687b      	ldr	r3, [r7, #4]
 801fdb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdb6:	0e9b      	lsrs	r3, r3, #26
 801fdb8:	b2db      	uxtb	r3, r3
 801fdba:	f003 030f 	and.w	r3, r3, #15
 801fdbe:	b2da      	uxtb	r2, r3
 801fdc0:	683b      	ldr	r3, [r7, #0]
 801fdc2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 801fdc4:	687b      	ldr	r3, [r7, #4]
 801fdc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdc8:	0e1b      	lsrs	r3, r3, #24
 801fdca:	b2db      	uxtb	r3, r3
 801fdcc:	f003 0303 	and.w	r3, r3, #3
 801fdd0:	b2da      	uxtb	r2, r3
 801fdd2:	683b      	ldr	r3, [r7, #0]
 801fdd4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 801fdd6:	687b      	ldr	r3, [r7, #4]
 801fdd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdda:	0c1b      	lsrs	r3, r3, #16
 801fddc:	b2da      	uxtb	r2, r3
 801fdde:	683b      	ldr	r3, [r7, #0]
 801fde0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 801fde2:	687b      	ldr	r3, [r7, #4]
 801fde4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fde6:	0a1b      	lsrs	r3, r3, #8
 801fde8:	b2da      	uxtb	r2, r3
 801fdea:	683b      	ldr	r3, [r7, #0]
 801fdec:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 801fdee:	687b      	ldr	r3, [r7, #4]
 801fdf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdf2:	b2da      	uxtb	r2, r3
 801fdf4:	683b      	ldr	r3, [r7, #0]
 801fdf6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 801fdf8:	687b      	ldr	r3, [r7, #4]
 801fdfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fdfc:	0d1b      	lsrs	r3, r3, #20
 801fdfe:	b29a      	uxth	r2, r3
 801fe00:	683b      	ldr	r3, [r7, #0]
 801fe02:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 801fe04:	687b      	ldr	r3, [r7, #4]
 801fe06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe08:	0c1b      	lsrs	r3, r3, #16
 801fe0a:	b2db      	uxtb	r3, r3
 801fe0c:	f003 030f 	and.w	r3, r3, #15
 801fe10:	b2da      	uxtb	r2, r3
 801fe12:	683b      	ldr	r3, [r7, #0]
 801fe14:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 801fe16:	687b      	ldr	r3, [r7, #4]
 801fe18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe1a:	0bdb      	lsrs	r3, r3, #15
 801fe1c:	b2db      	uxtb	r3, r3
 801fe1e:	f003 0301 	and.w	r3, r3, #1
 801fe22:	b2da      	uxtb	r2, r3
 801fe24:	683b      	ldr	r3, [r7, #0]
 801fe26:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 801fe28:	687b      	ldr	r3, [r7, #4]
 801fe2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe2c:	0b9b      	lsrs	r3, r3, #14
 801fe2e:	b2db      	uxtb	r3, r3
 801fe30:	f003 0301 	and.w	r3, r3, #1
 801fe34:	b2da      	uxtb	r2, r3
 801fe36:	683b      	ldr	r3, [r7, #0]
 801fe38:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 801fe3a:	687b      	ldr	r3, [r7, #4]
 801fe3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe3e:	0b5b      	lsrs	r3, r3, #13
 801fe40:	b2db      	uxtb	r3, r3
 801fe42:	f003 0301 	and.w	r3, r3, #1
 801fe46:	b2da      	uxtb	r2, r3
 801fe48:	683b      	ldr	r3, [r7, #0]
 801fe4a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 801fe4c:	687b      	ldr	r3, [r7, #4]
 801fe4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe50:	0b1b      	lsrs	r3, r3, #12
 801fe52:	b2db      	uxtb	r3, r3
 801fe54:	f003 0301 	and.w	r3, r3, #1
 801fe58:	b2da      	uxtb	r2, r3
 801fe5a:	683b      	ldr	r3, [r7, #0]
 801fe5c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 801fe5e:	683b      	ldr	r3, [r7, #0]
 801fe60:	2200      	movs	r2, #0
 801fe62:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 801fe64:	687b      	ldr	r3, [r7, #4]
 801fe66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801fe68:	2b00      	cmp	r3, #0
 801fe6a:	d163      	bne.n	801ff34 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 801fe6c:	687b      	ldr	r3, [r7, #4]
 801fe6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe70:	009a      	lsls	r2, r3, #2
 801fe72:	f640 73fc 	movw	r3, #4092	; 0xffc
 801fe76:	4013      	ands	r3, r2
 801fe78:	687a      	ldr	r2, [r7, #4]
 801fe7a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 801fe7c:	0f92      	lsrs	r2, r2, #30
 801fe7e:	431a      	orrs	r2, r3
 801fe80:	683b      	ldr	r3, [r7, #0]
 801fe82:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 801fe84:	687b      	ldr	r3, [r7, #4]
 801fe86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fe88:	0edb      	lsrs	r3, r3, #27
 801fe8a:	b2db      	uxtb	r3, r3
 801fe8c:	f003 0307 	and.w	r3, r3, #7
 801fe90:	b2da      	uxtb	r2, r3
 801fe92:	683b      	ldr	r3, [r7, #0]
 801fe94:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 801fe96:	687b      	ldr	r3, [r7, #4]
 801fe98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fe9a:	0e1b      	lsrs	r3, r3, #24
 801fe9c:	b2db      	uxtb	r3, r3
 801fe9e:	f003 0307 	and.w	r3, r3, #7
 801fea2:	b2da      	uxtb	r2, r3
 801fea4:	683b      	ldr	r3, [r7, #0]
 801fea6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 801fea8:	687b      	ldr	r3, [r7, #4]
 801feaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801feac:	0d5b      	lsrs	r3, r3, #21
 801feae:	b2db      	uxtb	r3, r3
 801feb0:	f003 0307 	and.w	r3, r3, #7
 801feb4:	b2da      	uxtb	r2, r3
 801feb6:	683b      	ldr	r3, [r7, #0]
 801feb8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 801feba:	687b      	ldr	r3, [r7, #4]
 801febc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801febe:	0c9b      	lsrs	r3, r3, #18
 801fec0:	b2db      	uxtb	r3, r3
 801fec2:	f003 0307 	and.w	r3, r3, #7
 801fec6:	b2da      	uxtb	r2, r3
 801fec8:	683b      	ldr	r3, [r7, #0]
 801feca:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 801fecc:	687b      	ldr	r3, [r7, #4]
 801fece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fed0:	0bdb      	lsrs	r3, r3, #15
 801fed2:	b2db      	uxtb	r3, r3
 801fed4:	f003 0307 	and.w	r3, r3, #7
 801fed8:	b2da      	uxtb	r2, r3
 801feda:	683b      	ldr	r3, [r7, #0]
 801fedc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 801fede:	683b      	ldr	r3, [r7, #0]
 801fee0:	691b      	ldr	r3, [r3, #16]
 801fee2:	1c5a      	adds	r2, r3, #1
 801fee4:	687b      	ldr	r3, [r7, #4]
 801fee6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 801fee8:	683b      	ldr	r3, [r7, #0]
 801feea:	7e1b      	ldrb	r3, [r3, #24]
 801feec:	b2db      	uxtb	r3, r3
 801feee:	f003 0307 	and.w	r3, r3, #7
 801fef2:	3302      	adds	r3, #2
 801fef4:	2201      	movs	r2, #1
 801fef6:	fa02 f303 	lsl.w	r3, r2, r3
 801fefa:	687a      	ldr	r2, [r7, #4]
 801fefc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 801fefe:	fb03 f202 	mul.w	r2, r3, r2
 801ff02:	687b      	ldr	r3, [r7, #4]
 801ff04:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 801ff06:	683b      	ldr	r3, [r7, #0]
 801ff08:	7a1b      	ldrb	r3, [r3, #8]
 801ff0a:	b2db      	uxtb	r3, r3
 801ff0c:	f003 030f 	and.w	r3, r3, #15
 801ff10:	2201      	movs	r2, #1
 801ff12:	409a      	lsls	r2, r3
 801ff14:	687b      	ldr	r3, [r7, #4]
 801ff16:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 801ff18:	687b      	ldr	r3, [r7, #4]
 801ff1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801ff1c:	687a      	ldr	r2, [r7, #4]
 801ff1e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 801ff20:	0a52      	lsrs	r2, r2, #9
 801ff22:	fb03 f202 	mul.w	r2, r3, r2
 801ff26:	687b      	ldr	r3, [r7, #4]
 801ff28:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 801ff2a:	687b      	ldr	r3, [r7, #4]
 801ff2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ff30:	661a      	str	r2, [r3, #96]	; 0x60
 801ff32:	e031      	b.n	801ff98 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 801ff34:	687b      	ldr	r3, [r7, #4]
 801ff36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ff38:	2b01      	cmp	r3, #1
 801ff3a:	d11d      	bne.n	801ff78 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 801ff3c:	687b      	ldr	r3, [r7, #4]
 801ff3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801ff40:	041b      	lsls	r3, r3, #16
 801ff42:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 801ff46:	687b      	ldr	r3, [r7, #4]
 801ff48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ff4a:	0c1b      	lsrs	r3, r3, #16
 801ff4c:	431a      	orrs	r2, r3
 801ff4e:	683b      	ldr	r3, [r7, #0]
 801ff50:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 801ff52:	683b      	ldr	r3, [r7, #0]
 801ff54:	691b      	ldr	r3, [r3, #16]
 801ff56:	3301      	adds	r3, #1
 801ff58:	029a      	lsls	r2, r3, #10
 801ff5a:	687b      	ldr	r3, [r7, #4]
 801ff5c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 801ff5e:	687b      	ldr	r3, [r7, #4]
 801ff60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801ff62:	687b      	ldr	r3, [r7, #4]
 801ff64:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 801ff66:	687b      	ldr	r3, [r7, #4]
 801ff68:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ff6c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 801ff6e:	687b      	ldr	r3, [r7, #4]
 801ff70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801ff72:	687b      	ldr	r3, [r7, #4]
 801ff74:	661a      	str	r2, [r3, #96]	; 0x60
 801ff76:	e00f      	b.n	801ff98 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801ff78:	687b      	ldr	r3, [r7, #4]
 801ff7a:	681b      	ldr	r3, [r3, #0]
 801ff7c:	4a58      	ldr	r2, [pc, #352]	; (80200e0 <HAL_SD_GetCardCSD+0x344>)
 801ff7e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801ff80:	687b      	ldr	r3, [r7, #4]
 801ff82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ff84:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801ff88:	687b      	ldr	r3, [r7, #4]
 801ff8a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 801ff8c:	687b      	ldr	r3, [r7, #4]
 801ff8e:	2201      	movs	r2, #1
 801ff90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 801ff94:	2301      	movs	r3, #1
 801ff96:	e09d      	b.n	80200d4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 801ff98:	687b      	ldr	r3, [r7, #4]
 801ff9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ff9c:	0b9b      	lsrs	r3, r3, #14
 801ff9e:	b2db      	uxtb	r3, r3
 801ffa0:	f003 0301 	and.w	r3, r3, #1
 801ffa4:	b2da      	uxtb	r2, r3
 801ffa6:	683b      	ldr	r3, [r7, #0]
 801ffa8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 801ffaa:	687b      	ldr	r3, [r7, #4]
 801ffac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ffae:	09db      	lsrs	r3, r3, #7
 801ffb0:	b2db      	uxtb	r3, r3
 801ffb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ffb6:	b2da      	uxtb	r2, r3
 801ffb8:	683b      	ldr	r3, [r7, #0]
 801ffba:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 801ffbc:	687b      	ldr	r3, [r7, #4]
 801ffbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ffc0:	b2db      	uxtb	r3, r3
 801ffc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ffc6:	b2da      	uxtb	r2, r3
 801ffc8:	683b      	ldr	r3, [r7, #0]
 801ffca:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 801ffcc:	687b      	ldr	r3, [r7, #4]
 801ffce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffd0:	0fdb      	lsrs	r3, r3, #31
 801ffd2:	b2da      	uxtb	r2, r3
 801ffd4:	683b      	ldr	r3, [r7, #0]
 801ffd6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 801ffd8:	687b      	ldr	r3, [r7, #4]
 801ffda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffdc:	0f5b      	lsrs	r3, r3, #29
 801ffde:	b2db      	uxtb	r3, r3
 801ffe0:	f003 0303 	and.w	r3, r3, #3
 801ffe4:	b2da      	uxtb	r2, r3
 801ffe6:	683b      	ldr	r3, [r7, #0]
 801ffe8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 801ffea:	687b      	ldr	r3, [r7, #4]
 801ffec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffee:	0e9b      	lsrs	r3, r3, #26
 801fff0:	b2db      	uxtb	r3, r3
 801fff2:	f003 0307 	and.w	r3, r3, #7
 801fff6:	b2da      	uxtb	r2, r3
 801fff8:	683b      	ldr	r3, [r7, #0]
 801fffa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 801fffc:	687b      	ldr	r3, [r7, #4]
 801fffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020000:	0d9b      	lsrs	r3, r3, #22
 8020002:	b2db      	uxtb	r3, r3
 8020004:	f003 030f 	and.w	r3, r3, #15
 8020008:	b2da      	uxtb	r2, r3
 802000a:	683b      	ldr	r3, [r7, #0]
 802000c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 802000e:	687b      	ldr	r3, [r7, #4]
 8020010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020012:	0d5b      	lsrs	r3, r3, #21
 8020014:	b2db      	uxtb	r3, r3
 8020016:	f003 0301 	and.w	r3, r3, #1
 802001a:	b2da      	uxtb	r2, r3
 802001c:	683b      	ldr	r3, [r7, #0]
 802001e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8020022:	683b      	ldr	r3, [r7, #0]
 8020024:	2200      	movs	r2, #0
 8020026:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 802002a:	687b      	ldr	r3, [r7, #4]
 802002c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802002e:	0c1b      	lsrs	r3, r3, #16
 8020030:	b2db      	uxtb	r3, r3
 8020032:	f003 0301 	and.w	r3, r3, #1
 8020036:	b2da      	uxtb	r2, r3
 8020038:	683b      	ldr	r3, [r7, #0]
 802003a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 802003e:	687b      	ldr	r3, [r7, #4]
 8020040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020042:	0bdb      	lsrs	r3, r3, #15
 8020044:	b2db      	uxtb	r3, r3
 8020046:	f003 0301 	and.w	r3, r3, #1
 802004a:	b2da      	uxtb	r2, r3
 802004c:	683b      	ldr	r3, [r7, #0]
 802004e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8020052:	687b      	ldr	r3, [r7, #4]
 8020054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020056:	0b9b      	lsrs	r3, r3, #14
 8020058:	b2db      	uxtb	r3, r3
 802005a:	f003 0301 	and.w	r3, r3, #1
 802005e:	b2da      	uxtb	r2, r3
 8020060:	683b      	ldr	r3, [r7, #0]
 8020062:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8020066:	687b      	ldr	r3, [r7, #4]
 8020068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802006a:	0b5b      	lsrs	r3, r3, #13
 802006c:	b2db      	uxtb	r3, r3
 802006e:	f003 0301 	and.w	r3, r3, #1
 8020072:	b2da      	uxtb	r2, r3
 8020074:	683b      	ldr	r3, [r7, #0]
 8020076:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 802007a:	687b      	ldr	r3, [r7, #4]
 802007c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802007e:	0b1b      	lsrs	r3, r3, #12
 8020080:	b2db      	uxtb	r3, r3
 8020082:	f003 0301 	and.w	r3, r3, #1
 8020086:	b2da      	uxtb	r2, r3
 8020088:	683b      	ldr	r3, [r7, #0]
 802008a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 802008e:	687b      	ldr	r3, [r7, #4]
 8020090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020092:	0a9b      	lsrs	r3, r3, #10
 8020094:	b2db      	uxtb	r3, r3
 8020096:	f003 0303 	and.w	r3, r3, #3
 802009a:	b2da      	uxtb	r2, r3
 802009c:	683b      	ldr	r3, [r7, #0]
 802009e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80200a2:	687b      	ldr	r3, [r7, #4]
 80200a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80200a6:	0a1b      	lsrs	r3, r3, #8
 80200a8:	b2db      	uxtb	r3, r3
 80200aa:	f003 0303 	and.w	r3, r3, #3
 80200ae:	b2da      	uxtb	r2, r3
 80200b0:	683b      	ldr	r3, [r7, #0]
 80200b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80200b6:	687b      	ldr	r3, [r7, #4]
 80200b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80200ba:	085b      	lsrs	r3, r3, #1
 80200bc:	b2db      	uxtb	r3, r3
 80200be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80200c2:	b2da      	uxtb	r2, r3
 80200c4:	683b      	ldr	r3, [r7, #0]
 80200c6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80200ca:	683b      	ldr	r3, [r7, #0]
 80200cc:	2201      	movs	r2, #1
 80200ce:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80200d2:	2300      	movs	r3, #0
}
 80200d4:	4618      	mov	r0, r3
 80200d6:	370c      	adds	r7, #12
 80200d8:	46bd      	mov	sp, r7
 80200da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80200de:	4770      	bx	lr
 80200e0:	004005ff 	.word	0x004005ff

080200e4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80200e4:	b480      	push	{r7}
 80200e6:	b083      	sub	sp, #12
 80200e8:	af00      	add	r7, sp, #0
 80200ea:	6078      	str	r0, [r7, #4]
 80200ec:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80200ee:	687b      	ldr	r3, [r7, #4]
 80200f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80200f2:	683b      	ldr	r3, [r7, #0]
 80200f4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80200f6:	687b      	ldr	r3, [r7, #4]
 80200f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80200fa:	683b      	ldr	r3, [r7, #0]
 80200fc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80200fe:	687b      	ldr	r3, [r7, #4]
 8020100:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8020102:	683b      	ldr	r3, [r7, #0]
 8020104:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8020106:	687b      	ldr	r3, [r7, #4]
 8020108:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 802010a:	683b      	ldr	r3, [r7, #0]
 802010c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 802010e:	687b      	ldr	r3, [r7, #4]
 8020110:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8020112:	683b      	ldr	r3, [r7, #0]
 8020114:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8020116:	687b      	ldr	r3, [r7, #4]
 8020118:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 802011a:	683b      	ldr	r3, [r7, #0]
 802011c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 802011e:	687b      	ldr	r3, [r7, #4]
 8020120:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8020122:	683b      	ldr	r3, [r7, #0]
 8020124:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8020126:	687b      	ldr	r3, [r7, #4]
 8020128:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 802012a:	683b      	ldr	r3, [r7, #0]
 802012c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 802012e:	2300      	movs	r3, #0
}
 8020130:	4618      	mov	r0, r3
 8020132:	370c      	adds	r7, #12
 8020134:	46bd      	mov	sp, r7
 8020136:	f85d 7b04 	ldr.w	r7, [sp], #4
 802013a:	4770      	bx	lr

0802013c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 802013c:	b5b0      	push	{r4, r5, r7, lr}
 802013e:	b08e      	sub	sp, #56	; 0x38
 8020140:	af04      	add	r7, sp, #16
 8020142:	6078      	str	r0, [r7, #4]
 8020144:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8020146:	687b      	ldr	r3, [r7, #4]
 8020148:	2203      	movs	r2, #3
 802014a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 802014e:	687b      	ldr	r3, [r7, #4]
 8020150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020152:	2b03      	cmp	r3, #3
 8020154:	d02e      	beq.n	80201b4 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8020156:	683b      	ldr	r3, [r7, #0]
 8020158:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802015c:	d106      	bne.n	802016c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 802015e:	687b      	ldr	r3, [r7, #4]
 8020160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020162:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8020166:	687b      	ldr	r3, [r7, #4]
 8020168:	639a      	str	r2, [r3, #56]	; 0x38
 802016a:	e029      	b.n	80201c0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 802016c:	683b      	ldr	r3, [r7, #0]
 802016e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8020172:	d10a      	bne.n	802018a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8020174:	6878      	ldr	r0, [r7, #4]
 8020176:	f000 fb0f 	bl	8020798 <SD_WideBus_Enable>
 802017a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 802017c:	687b      	ldr	r3, [r7, #4]
 802017e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020182:	431a      	orrs	r2, r3
 8020184:	687b      	ldr	r3, [r7, #4]
 8020186:	639a      	str	r2, [r3, #56]	; 0x38
 8020188:	e01a      	b.n	80201c0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 802018a:	683b      	ldr	r3, [r7, #0]
 802018c:	2b00      	cmp	r3, #0
 802018e:	d10a      	bne.n	80201a6 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8020190:	6878      	ldr	r0, [r7, #4]
 8020192:	f000 fb4c 	bl	802082e <SD_WideBus_Disable>
 8020196:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8020198:	687b      	ldr	r3, [r7, #4]
 802019a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802019c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802019e:	431a      	orrs	r2, r3
 80201a0:	687b      	ldr	r3, [r7, #4]
 80201a2:	639a      	str	r2, [r3, #56]	; 0x38
 80201a4:	e00c      	b.n	80201c0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80201a6:	687b      	ldr	r3, [r7, #4]
 80201a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80201aa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80201ae:	687b      	ldr	r3, [r7, #4]
 80201b0:	639a      	str	r2, [r3, #56]	; 0x38
 80201b2:	e005      	b.n	80201c0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80201b4:	687b      	ldr	r3, [r7, #4]
 80201b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80201b8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80201bc:	687b      	ldr	r3, [r7, #4]
 80201be:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80201c0:	687b      	ldr	r3, [r7, #4]
 80201c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80201c4:	2b00      	cmp	r3, #0
 80201c6:	d009      	beq.n	80201dc <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80201c8:	687b      	ldr	r3, [r7, #4]
 80201ca:	681b      	ldr	r3, [r3, #0]
 80201cc:	4a18      	ldr	r2, [pc, #96]	; (8020230 <HAL_SD_ConfigWideBusOperation+0xf4>)
 80201ce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80201d0:	687b      	ldr	r3, [r7, #4]
 80201d2:	2201      	movs	r2, #1
 80201d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80201d8:	2301      	movs	r3, #1
 80201da:	e024      	b.n	8020226 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80201dc:	687b      	ldr	r3, [r7, #4]
 80201de:	685b      	ldr	r3, [r3, #4]
 80201e0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80201e2:	687b      	ldr	r3, [r7, #4]
 80201e4:	689b      	ldr	r3, [r3, #8]
 80201e6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80201e8:	687b      	ldr	r3, [r7, #4]
 80201ea:	68db      	ldr	r3, [r3, #12]
 80201ec:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 80201ee:	683b      	ldr	r3, [r7, #0]
 80201f0:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80201f2:	687b      	ldr	r3, [r7, #4]
 80201f4:	695b      	ldr	r3, [r3, #20]
 80201f6:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80201f8:	687b      	ldr	r3, [r7, #4]
 80201fa:	699b      	ldr	r3, [r3, #24]
 80201fc:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80201fe:	687b      	ldr	r3, [r7, #4]
 8020200:	681d      	ldr	r5, [r3, #0]
 8020202:	466c      	mov	r4, sp
 8020204:	f107 0318 	add.w	r3, r7, #24
 8020208:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802020c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8020210:	f107 030c 	add.w	r3, r7, #12
 8020214:	cb0e      	ldmia	r3, {r1, r2, r3}
 8020216:	4628      	mov	r0, r5
 8020218:	f003 f9ec 	bl	80235f4 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 802021c:	687b      	ldr	r3, [r7, #4]
 802021e:	2201      	movs	r2, #1
 8020220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8020224:	2300      	movs	r3, #0
}
 8020226:	4618      	mov	r0, r3
 8020228:	3728      	adds	r7, #40	; 0x28
 802022a:	46bd      	mov	sp, r7
 802022c:	bdb0      	pop	{r4, r5, r7, pc}
 802022e:	bf00      	nop
 8020230:	004005ff 	.word	0x004005ff

08020234 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8020234:	b580      	push	{r7, lr}
 8020236:	b086      	sub	sp, #24
 8020238:	af00      	add	r7, sp, #0
 802023a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 802023c:	2300      	movs	r3, #0
 802023e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8020240:	f107 030c 	add.w	r3, r7, #12
 8020244:	4619      	mov	r1, r3
 8020246:	6878      	ldr	r0, [r7, #4]
 8020248:	f000 fa7e 	bl	8020748 <SD_SendStatus>
 802024c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 802024e:	697b      	ldr	r3, [r7, #20]
 8020250:	2b00      	cmp	r3, #0
 8020252:	d005      	beq.n	8020260 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8020254:	687b      	ldr	r3, [r7, #4]
 8020256:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020258:	697b      	ldr	r3, [r7, #20]
 802025a:	431a      	orrs	r2, r3
 802025c:	687b      	ldr	r3, [r7, #4]
 802025e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8020260:	68fb      	ldr	r3, [r7, #12]
 8020262:	0a5b      	lsrs	r3, r3, #9
 8020264:	f003 030f 	and.w	r3, r3, #15
 8020268:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 802026a:	693b      	ldr	r3, [r7, #16]
}
 802026c:	4618      	mov	r0, r3
 802026e:	3718      	adds	r7, #24
 8020270:	46bd      	mov	sp, r7
 8020272:	bd80      	pop	{r7, pc}

08020274 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8020274:	b480      	push	{r7}
 8020276:	b085      	sub	sp, #20
 8020278:	af00      	add	r7, sp, #0
 802027a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 802027c:	687b      	ldr	r3, [r7, #4]
 802027e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020280:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8020282:	68fb      	ldr	r3, [r7, #12]
 8020284:	681b      	ldr	r3, [r3, #0]
 8020286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020288:	68fb      	ldr	r3, [r7, #12]
 802028a:	681b      	ldr	r3, [r3, #0]
 802028c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8020290:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8020292:	bf00      	nop
 8020294:	3714      	adds	r7, #20
 8020296:	46bd      	mov	sp, r7
 8020298:	f85d 7b04 	ldr.w	r7, [sp], #4
 802029c:	4770      	bx	lr

0802029e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 802029e:	b580      	push	{r7, lr}
 80202a0:	b084      	sub	sp, #16
 80202a2:	af00      	add	r7, sp, #0
 80202a4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80202a6:	687b      	ldr	r3, [r7, #4]
 80202a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80202aa:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80202ac:	68fb      	ldr	r3, [r7, #12]
 80202ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80202b0:	2b82      	cmp	r3, #130	; 0x82
 80202b2:	d111      	bne.n	80202d8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80202b4:	68fb      	ldr	r3, [r7, #12]
 80202b6:	681b      	ldr	r3, [r3, #0]
 80202b8:	4618      	mov	r0, r3
 80202ba:	f003 fb21 	bl	8023900 <SDMMC_CmdStopTransfer>
 80202be:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80202c0:	68bb      	ldr	r3, [r7, #8]
 80202c2:	2b00      	cmp	r3, #0
 80202c4:	d008      	beq.n	80202d8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80202c6:	68fb      	ldr	r3, [r7, #12]
 80202c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80202ca:	68bb      	ldr	r3, [r7, #8]
 80202cc:	431a      	orrs	r2, r3
 80202ce:	68fb      	ldr	r3, [r7, #12]
 80202d0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80202d2:	68f8      	ldr	r0, [r7, #12]
 80202d4:	f7ff fd4e 	bl	801fd74 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80202d8:	68fb      	ldr	r3, [r7, #12]
 80202da:	681b      	ldr	r3, [r3, #0]
 80202dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80202de:	68fb      	ldr	r3, [r7, #12]
 80202e0:	681b      	ldr	r3, [r3, #0]
 80202e2:	f022 0208 	bic.w	r2, r2, #8
 80202e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80202e8:	68fb      	ldr	r3, [r7, #12]
 80202ea:	681b      	ldr	r3, [r3, #0]
 80202ec:	f240 523a 	movw	r2, #1338	; 0x53a
 80202f0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80202f2:	68fb      	ldr	r3, [r7, #12]
 80202f4:	2201      	movs	r2, #1
 80202f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80202fa:	68fb      	ldr	r3, [r7, #12]
 80202fc:	2200      	movs	r2, #0
 80202fe:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8020300:	68f8      	ldr	r0, [r7, #12]
 8020302:	f7f5 fbb3 	bl	8015a6c <HAL_SD_RxCpltCallback>
#endif
}
 8020306:	bf00      	nop
 8020308:	3710      	adds	r7, #16
 802030a:	46bd      	mov	sp, r7
 802030c:	bd80      	pop	{r7, pc}
	...

08020310 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8020310:	b580      	push	{r7, lr}
 8020312:	b086      	sub	sp, #24
 8020314:	af00      	add	r7, sp, #0
 8020316:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8020318:	687b      	ldr	r3, [r7, #4]
 802031a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802031c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 802031e:	6878      	ldr	r0, [r7, #4]
 8020320:	f7fd fc5a 	bl	801dbd8 <HAL_DMA_GetError>
 8020324:	4603      	mov	r3, r0
 8020326:	2b02      	cmp	r3, #2
 8020328:	d03e      	beq.n	80203a8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 802032a:	697b      	ldr	r3, [r7, #20]
 802032c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802032e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020330:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8020332:	697b      	ldr	r3, [r7, #20]
 8020334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8020336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020338:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 802033a:	693b      	ldr	r3, [r7, #16]
 802033c:	2b01      	cmp	r3, #1
 802033e:	d002      	beq.n	8020346 <SD_DMAError+0x36>
 8020340:	68fb      	ldr	r3, [r7, #12]
 8020342:	2b01      	cmp	r3, #1
 8020344:	d12d      	bne.n	80203a2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8020346:	697b      	ldr	r3, [r7, #20]
 8020348:	681b      	ldr	r3, [r3, #0]
 802034a:	4a19      	ldr	r2, [pc, #100]	; (80203b0 <SD_DMAError+0xa0>)
 802034c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 802034e:	697b      	ldr	r3, [r7, #20]
 8020350:	681b      	ldr	r3, [r3, #0]
 8020352:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020354:	697b      	ldr	r3, [r7, #20]
 8020356:	681b      	ldr	r3, [r3, #0]
 8020358:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 802035c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 802035e:	697b      	ldr	r3, [r7, #20]
 8020360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020362:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8020366:	697b      	ldr	r3, [r7, #20]
 8020368:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 802036a:	6978      	ldr	r0, [r7, #20]
 802036c:	f7ff ff62 	bl	8020234 <HAL_SD_GetCardState>
 8020370:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8020372:	68bb      	ldr	r3, [r7, #8]
 8020374:	2b06      	cmp	r3, #6
 8020376:	d002      	beq.n	802037e <SD_DMAError+0x6e>
 8020378:	68bb      	ldr	r3, [r7, #8]
 802037a:	2b05      	cmp	r3, #5
 802037c:	d10a      	bne.n	8020394 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 802037e:	697b      	ldr	r3, [r7, #20]
 8020380:	681b      	ldr	r3, [r3, #0]
 8020382:	4618      	mov	r0, r3
 8020384:	f003 fabc 	bl	8023900 <SDMMC_CmdStopTransfer>
 8020388:	4602      	mov	r2, r0
 802038a:	697b      	ldr	r3, [r7, #20]
 802038c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802038e:	431a      	orrs	r2, r3
 8020390:	697b      	ldr	r3, [r7, #20]
 8020392:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8020394:	697b      	ldr	r3, [r7, #20]
 8020396:	2201      	movs	r2, #1
 8020398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 802039c:	697b      	ldr	r3, [r7, #20]
 802039e:	2200      	movs	r2, #0
 80203a0:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80203a2:	6978      	ldr	r0, [r7, #20]
 80203a4:	f7ff fce6 	bl	801fd74 <HAL_SD_ErrorCallback>
#endif
  }
}
 80203a8:	bf00      	nop
 80203aa:	3718      	adds	r7, #24
 80203ac:	46bd      	mov	sp, r7
 80203ae:	bd80      	pop	{r7, pc}
 80203b0:	004005ff 	.word	0x004005ff

080203b4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80203b4:	b580      	push	{r7, lr}
 80203b6:	b084      	sub	sp, #16
 80203b8:	af00      	add	r7, sp, #0
 80203ba:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80203bc:	687b      	ldr	r3, [r7, #4]
 80203be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80203c0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80203c2:	68fb      	ldr	r3, [r7, #12]
 80203c4:	681b      	ldr	r3, [r3, #0]
 80203c6:	f240 523a 	movw	r2, #1338	; 0x53a
 80203ca:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80203cc:	68f8      	ldr	r0, [r7, #12]
 80203ce:	f7ff ff31 	bl	8020234 <HAL_SD_GetCardState>
 80203d2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80203d4:	68fb      	ldr	r3, [r7, #12]
 80203d6:	2201      	movs	r2, #1
 80203d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80203dc:	68fb      	ldr	r3, [r7, #12]
 80203de:	2200      	movs	r2, #0
 80203e0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80203e2:	68bb      	ldr	r3, [r7, #8]
 80203e4:	2b06      	cmp	r3, #6
 80203e6:	d002      	beq.n	80203ee <SD_DMATxAbort+0x3a>
 80203e8:	68bb      	ldr	r3, [r7, #8]
 80203ea:	2b05      	cmp	r3, #5
 80203ec:	d10a      	bne.n	8020404 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80203ee:	68fb      	ldr	r3, [r7, #12]
 80203f0:	681b      	ldr	r3, [r3, #0]
 80203f2:	4618      	mov	r0, r3
 80203f4:	f003 fa84 	bl	8023900 <SDMMC_CmdStopTransfer>
 80203f8:	4602      	mov	r2, r0
 80203fa:	68fb      	ldr	r3, [r7, #12]
 80203fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80203fe:	431a      	orrs	r2, r3
 8020400:	68fb      	ldr	r3, [r7, #12]
 8020402:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8020404:	68fb      	ldr	r3, [r7, #12]
 8020406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020408:	2b00      	cmp	r3, #0
 802040a:	d103      	bne.n	8020414 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 802040c:	68f8      	ldr	r0, [r7, #12]
 802040e:	f7ff fcbb 	bl	801fd88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8020412:	e002      	b.n	802041a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8020414:	68f8      	ldr	r0, [r7, #12]
 8020416:	f7ff fcad 	bl	801fd74 <HAL_SD_ErrorCallback>
}
 802041a:	bf00      	nop
 802041c:	3710      	adds	r7, #16
 802041e:	46bd      	mov	sp, r7
 8020420:	bd80      	pop	{r7, pc}

08020422 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8020422:	b580      	push	{r7, lr}
 8020424:	b084      	sub	sp, #16
 8020426:	af00      	add	r7, sp, #0
 8020428:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 802042a:	687b      	ldr	r3, [r7, #4]
 802042c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802042e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8020430:	68fb      	ldr	r3, [r7, #12]
 8020432:	681b      	ldr	r3, [r3, #0]
 8020434:	f240 523a 	movw	r2, #1338	; 0x53a
 8020438:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 802043a:	68f8      	ldr	r0, [r7, #12]
 802043c:	f7ff fefa 	bl	8020234 <HAL_SD_GetCardState>
 8020440:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8020442:	68fb      	ldr	r3, [r7, #12]
 8020444:	2201      	movs	r2, #1
 8020446:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 802044a:	68fb      	ldr	r3, [r7, #12]
 802044c:	2200      	movs	r2, #0
 802044e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8020450:	68bb      	ldr	r3, [r7, #8]
 8020452:	2b06      	cmp	r3, #6
 8020454:	d002      	beq.n	802045c <SD_DMARxAbort+0x3a>
 8020456:	68bb      	ldr	r3, [r7, #8]
 8020458:	2b05      	cmp	r3, #5
 802045a:	d10a      	bne.n	8020472 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 802045c:	68fb      	ldr	r3, [r7, #12]
 802045e:	681b      	ldr	r3, [r3, #0]
 8020460:	4618      	mov	r0, r3
 8020462:	f003 fa4d 	bl	8023900 <SDMMC_CmdStopTransfer>
 8020466:	4602      	mov	r2, r0
 8020468:	68fb      	ldr	r3, [r7, #12]
 802046a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802046c:	431a      	orrs	r2, r3
 802046e:	68fb      	ldr	r3, [r7, #12]
 8020470:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8020472:	68fb      	ldr	r3, [r7, #12]
 8020474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020476:	2b00      	cmp	r3, #0
 8020478:	d103      	bne.n	8020482 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 802047a:	68f8      	ldr	r0, [r7, #12]
 802047c:	f7ff fc84 	bl	801fd88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8020480:	e002      	b.n	8020488 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8020482:	68f8      	ldr	r0, [r7, #12]
 8020484:	f7ff fc76 	bl	801fd74 <HAL_SD_ErrorCallback>
}
 8020488:	bf00      	nop
 802048a:	3710      	adds	r7, #16
 802048c:	46bd      	mov	sp, r7
 802048e:	bd80      	pop	{r7, pc}

08020490 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8020490:	b5b0      	push	{r4, r5, r7, lr}
 8020492:	b094      	sub	sp, #80	; 0x50
 8020494:	af04      	add	r7, sp, #16
 8020496:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8020498:	2301      	movs	r3, #1
 802049a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 802049c:	687b      	ldr	r3, [r7, #4]
 802049e:	681b      	ldr	r3, [r3, #0]
 80204a0:	4618      	mov	r0, r3
 80204a2:	f003 f8ff 	bl	80236a4 <SDIO_GetPowerState>
 80204a6:	4603      	mov	r3, r0
 80204a8:	2b00      	cmp	r3, #0
 80204aa:	d102      	bne.n	80204b2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80204ac:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80204b0:	e0b8      	b.n	8020624 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80204b2:	687b      	ldr	r3, [r7, #4]
 80204b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80204b6:	2b03      	cmp	r3, #3
 80204b8:	d02f      	beq.n	802051a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80204ba:	687b      	ldr	r3, [r7, #4]
 80204bc:	681b      	ldr	r3, [r3, #0]
 80204be:	4618      	mov	r0, r3
 80204c0:	f003 fb28 	bl	8023b14 <SDMMC_CmdSendCID>
 80204c4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80204c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80204c8:	2b00      	cmp	r3, #0
 80204ca:	d001      	beq.n	80204d0 <SD_InitCard+0x40>
    {
      return errorstate;
 80204cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80204ce:	e0a9      	b.n	8020624 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80204d0:	687b      	ldr	r3, [r7, #4]
 80204d2:	681b      	ldr	r3, [r3, #0]
 80204d4:	2100      	movs	r1, #0
 80204d6:	4618      	mov	r0, r3
 80204d8:	f003 f929 	bl	802372e <SDIO_GetResponse>
 80204dc:	4602      	mov	r2, r0
 80204de:	687b      	ldr	r3, [r7, #4]
 80204e0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80204e2:	687b      	ldr	r3, [r7, #4]
 80204e4:	681b      	ldr	r3, [r3, #0]
 80204e6:	2104      	movs	r1, #4
 80204e8:	4618      	mov	r0, r3
 80204ea:	f003 f920 	bl	802372e <SDIO_GetResponse>
 80204ee:	4602      	mov	r2, r0
 80204f0:	687b      	ldr	r3, [r7, #4]
 80204f2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80204f4:	687b      	ldr	r3, [r7, #4]
 80204f6:	681b      	ldr	r3, [r3, #0]
 80204f8:	2108      	movs	r1, #8
 80204fa:	4618      	mov	r0, r3
 80204fc:	f003 f917 	bl	802372e <SDIO_GetResponse>
 8020500:	4602      	mov	r2, r0
 8020502:	687b      	ldr	r3, [r7, #4]
 8020504:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8020506:	687b      	ldr	r3, [r7, #4]
 8020508:	681b      	ldr	r3, [r3, #0]
 802050a:	210c      	movs	r1, #12
 802050c:	4618      	mov	r0, r3
 802050e:	f003 f90e 	bl	802372e <SDIO_GetResponse>
 8020512:	4602      	mov	r2, r0
 8020514:	687b      	ldr	r3, [r7, #4]
 8020516:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 802051a:	687b      	ldr	r3, [r7, #4]
 802051c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802051e:	2b03      	cmp	r3, #3
 8020520:	d00d      	beq.n	802053e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8020522:	687b      	ldr	r3, [r7, #4]
 8020524:	681b      	ldr	r3, [r3, #0]
 8020526:	f107 020e 	add.w	r2, r7, #14
 802052a:	4611      	mov	r1, r2
 802052c:	4618      	mov	r0, r3
 802052e:	f003 fb2e 	bl	8023b8e <SDMMC_CmdSetRelAdd>
 8020532:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8020534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8020536:	2b00      	cmp	r3, #0
 8020538:	d001      	beq.n	802053e <SD_InitCard+0xae>
    {
      return errorstate;
 802053a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802053c:	e072      	b.n	8020624 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 802053e:	687b      	ldr	r3, [r7, #4]
 8020540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020542:	2b03      	cmp	r3, #3
 8020544:	d036      	beq.n	80205b4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8020546:	89fb      	ldrh	r3, [r7, #14]
 8020548:	461a      	mov	r2, r3
 802054a:	687b      	ldr	r3, [r7, #4]
 802054c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 802054e:	687b      	ldr	r3, [r7, #4]
 8020550:	681a      	ldr	r2, [r3, #0]
 8020552:	687b      	ldr	r3, [r7, #4]
 8020554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8020556:	041b      	lsls	r3, r3, #16
 8020558:	4619      	mov	r1, r3
 802055a:	4610      	mov	r0, r2
 802055c:	f003 faf8 	bl	8023b50 <SDMMC_CmdSendCSD>
 8020560:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8020562:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8020564:	2b00      	cmp	r3, #0
 8020566:	d001      	beq.n	802056c <SD_InitCard+0xdc>
    {
      return errorstate;
 8020568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802056a:	e05b      	b.n	8020624 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 802056c:	687b      	ldr	r3, [r7, #4]
 802056e:	681b      	ldr	r3, [r3, #0]
 8020570:	2100      	movs	r1, #0
 8020572:	4618      	mov	r0, r3
 8020574:	f003 f8db 	bl	802372e <SDIO_GetResponse>
 8020578:	4602      	mov	r2, r0
 802057a:	687b      	ldr	r3, [r7, #4]
 802057c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 802057e:	687b      	ldr	r3, [r7, #4]
 8020580:	681b      	ldr	r3, [r3, #0]
 8020582:	2104      	movs	r1, #4
 8020584:	4618      	mov	r0, r3
 8020586:	f003 f8d2 	bl	802372e <SDIO_GetResponse>
 802058a:	4602      	mov	r2, r0
 802058c:	687b      	ldr	r3, [r7, #4]
 802058e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8020590:	687b      	ldr	r3, [r7, #4]
 8020592:	681b      	ldr	r3, [r3, #0]
 8020594:	2108      	movs	r1, #8
 8020596:	4618      	mov	r0, r3
 8020598:	f003 f8c9 	bl	802372e <SDIO_GetResponse>
 802059c:	4602      	mov	r2, r0
 802059e:	687b      	ldr	r3, [r7, #4]
 80205a0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80205a2:	687b      	ldr	r3, [r7, #4]
 80205a4:	681b      	ldr	r3, [r3, #0]
 80205a6:	210c      	movs	r1, #12
 80205a8:	4618      	mov	r0, r3
 80205aa:	f003 f8c0 	bl	802372e <SDIO_GetResponse>
 80205ae:	4602      	mov	r2, r0
 80205b0:	687b      	ldr	r3, [r7, #4]
 80205b2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80205b4:	687b      	ldr	r3, [r7, #4]
 80205b6:	681b      	ldr	r3, [r3, #0]
 80205b8:	2104      	movs	r1, #4
 80205ba:	4618      	mov	r0, r3
 80205bc:	f003 f8b7 	bl	802372e <SDIO_GetResponse>
 80205c0:	4603      	mov	r3, r0
 80205c2:	0d1a      	lsrs	r2, r3, #20
 80205c4:	687b      	ldr	r3, [r7, #4]
 80205c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80205c8:	f107 0310 	add.w	r3, r7, #16
 80205cc:	4619      	mov	r1, r3
 80205ce:	6878      	ldr	r0, [r7, #4]
 80205d0:	f7ff fbe4 	bl	801fd9c <HAL_SD_GetCardCSD>
 80205d4:	4603      	mov	r3, r0
 80205d6:	2b00      	cmp	r3, #0
 80205d8:	d002      	beq.n	80205e0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80205da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80205de:	e021      	b.n	8020624 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80205e0:	687b      	ldr	r3, [r7, #4]
 80205e2:	6819      	ldr	r1, [r3, #0]
 80205e4:	687b      	ldr	r3, [r7, #4]
 80205e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80205e8:	041b      	lsls	r3, r3, #16
 80205ea:	2200      	movs	r2, #0
 80205ec:	461c      	mov	r4, r3
 80205ee:	4615      	mov	r5, r2
 80205f0:	4622      	mov	r2, r4
 80205f2:	462b      	mov	r3, r5
 80205f4:	4608      	mov	r0, r1
 80205f6:	f003 f9a5 	bl	8023944 <SDMMC_CmdSelDesel>
 80205fa:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80205fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80205fe:	2b00      	cmp	r3, #0
 8020600:	d001      	beq.n	8020606 <SD_InitCard+0x176>
  {
    return errorstate;
 8020602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8020604:	e00e      	b.n	8020624 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8020606:	687b      	ldr	r3, [r7, #4]
 8020608:	681d      	ldr	r5, [r3, #0]
 802060a:	687b      	ldr	r3, [r7, #4]
 802060c:	466c      	mov	r4, sp
 802060e:	f103 0210 	add.w	r2, r3, #16
 8020612:	ca07      	ldmia	r2, {r0, r1, r2}
 8020614:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8020618:	3304      	adds	r3, #4
 802061a:	cb0e      	ldmia	r3, {r1, r2, r3}
 802061c:	4628      	mov	r0, r5
 802061e:	f002 ffe9 	bl	80235f4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8020622:	2300      	movs	r3, #0
}
 8020624:	4618      	mov	r0, r3
 8020626:	3740      	adds	r7, #64	; 0x40
 8020628:	46bd      	mov	sp, r7
 802062a:	bdb0      	pop	{r4, r5, r7, pc}

0802062c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 802062c:	b580      	push	{r7, lr}
 802062e:	b086      	sub	sp, #24
 8020630:	af00      	add	r7, sp, #0
 8020632:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8020634:	2300      	movs	r3, #0
 8020636:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8020638:	2300      	movs	r3, #0
 802063a:	617b      	str	r3, [r7, #20]
 802063c:	2300      	movs	r3, #0
 802063e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8020640:	687b      	ldr	r3, [r7, #4]
 8020642:	681b      	ldr	r3, [r3, #0]
 8020644:	4618      	mov	r0, r3
 8020646:	f003 f9a0 	bl	802398a <SDMMC_CmdGoIdleState>
 802064a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 802064c:	68fb      	ldr	r3, [r7, #12]
 802064e:	2b00      	cmp	r3, #0
 8020650:	d001      	beq.n	8020656 <SD_PowerON+0x2a>
  {
    return errorstate;
 8020652:	68fb      	ldr	r3, [r7, #12]
 8020654:	e072      	b.n	802073c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8020656:	687b      	ldr	r3, [r7, #4]
 8020658:	681b      	ldr	r3, [r3, #0]
 802065a:	4618      	mov	r0, r3
 802065c:	f003 f9b3 	bl	80239c6 <SDMMC_CmdOperCond>
 8020660:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8020662:	68fb      	ldr	r3, [r7, #12]
 8020664:	2b00      	cmp	r3, #0
 8020666:	d00d      	beq.n	8020684 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8020668:	687b      	ldr	r3, [r7, #4]
 802066a:	2200      	movs	r2, #0
 802066c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 802066e:	687b      	ldr	r3, [r7, #4]
 8020670:	681b      	ldr	r3, [r3, #0]
 8020672:	4618      	mov	r0, r3
 8020674:	f003 f989 	bl	802398a <SDMMC_CmdGoIdleState>
 8020678:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 802067a:	68fb      	ldr	r3, [r7, #12]
 802067c:	2b00      	cmp	r3, #0
 802067e:	d004      	beq.n	802068a <SD_PowerON+0x5e>
    {
      return errorstate;
 8020680:	68fb      	ldr	r3, [r7, #12]
 8020682:	e05b      	b.n	802073c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8020684:	687b      	ldr	r3, [r7, #4]
 8020686:	2201      	movs	r2, #1
 8020688:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 802068a:	687b      	ldr	r3, [r7, #4]
 802068c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802068e:	2b01      	cmp	r3, #1
 8020690:	d137      	bne.n	8020702 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8020692:	687b      	ldr	r3, [r7, #4]
 8020694:	681b      	ldr	r3, [r3, #0]
 8020696:	2100      	movs	r1, #0
 8020698:	4618      	mov	r0, r3
 802069a:	f003 f9b3 	bl	8023a04 <SDMMC_CmdAppCommand>
 802069e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80206a0:	68fb      	ldr	r3, [r7, #12]
 80206a2:	2b00      	cmp	r3, #0
 80206a4:	d02d      	beq.n	8020702 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80206a6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80206aa:	e047      	b.n	802073c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80206ac:	687b      	ldr	r3, [r7, #4]
 80206ae:	681b      	ldr	r3, [r3, #0]
 80206b0:	2100      	movs	r1, #0
 80206b2:	4618      	mov	r0, r3
 80206b4:	f003 f9a6 	bl	8023a04 <SDMMC_CmdAppCommand>
 80206b8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80206ba:	68fb      	ldr	r3, [r7, #12]
 80206bc:	2b00      	cmp	r3, #0
 80206be:	d001      	beq.n	80206c4 <SD_PowerON+0x98>
    {
      return errorstate;
 80206c0:	68fb      	ldr	r3, [r7, #12]
 80206c2:	e03b      	b.n	802073c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80206c4:	687b      	ldr	r3, [r7, #4]
 80206c6:	681b      	ldr	r3, [r3, #0]
 80206c8:	491e      	ldr	r1, [pc, #120]	; (8020744 <SD_PowerON+0x118>)
 80206ca:	4618      	mov	r0, r3
 80206cc:	f003 f9bc 	bl	8023a48 <SDMMC_CmdAppOperCommand>
 80206d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80206d2:	68fb      	ldr	r3, [r7, #12]
 80206d4:	2b00      	cmp	r3, #0
 80206d6:	d002      	beq.n	80206de <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80206d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80206dc:	e02e      	b.n	802073c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80206de:	687b      	ldr	r3, [r7, #4]
 80206e0:	681b      	ldr	r3, [r3, #0]
 80206e2:	2100      	movs	r1, #0
 80206e4:	4618      	mov	r0, r3
 80206e6:	f003 f822 	bl	802372e <SDIO_GetResponse>
 80206ea:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80206ec:	697b      	ldr	r3, [r7, #20]
 80206ee:	0fdb      	lsrs	r3, r3, #31
 80206f0:	2b01      	cmp	r3, #1
 80206f2:	d101      	bne.n	80206f8 <SD_PowerON+0xcc>
 80206f4:	2301      	movs	r3, #1
 80206f6:	e000      	b.n	80206fa <SD_PowerON+0xce>
 80206f8:	2300      	movs	r3, #0
 80206fa:	613b      	str	r3, [r7, #16]

    count++;
 80206fc:	68bb      	ldr	r3, [r7, #8]
 80206fe:	3301      	adds	r3, #1
 8020700:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8020702:	68bb      	ldr	r3, [r7, #8]
 8020704:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8020708:	4293      	cmp	r3, r2
 802070a:	d802      	bhi.n	8020712 <SD_PowerON+0xe6>
 802070c:	693b      	ldr	r3, [r7, #16]
 802070e:	2b00      	cmp	r3, #0
 8020710:	d0cc      	beq.n	80206ac <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8020712:	68bb      	ldr	r3, [r7, #8]
 8020714:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8020718:	4293      	cmp	r3, r2
 802071a:	d902      	bls.n	8020722 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 802071c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8020720:	e00c      	b.n	802073c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8020722:	697b      	ldr	r3, [r7, #20]
 8020724:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8020728:	2b00      	cmp	r3, #0
 802072a:	d003      	beq.n	8020734 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 802072c:	687b      	ldr	r3, [r7, #4]
 802072e:	2201      	movs	r2, #1
 8020730:	645a      	str	r2, [r3, #68]	; 0x44
 8020732:	e002      	b.n	802073a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8020734:	687b      	ldr	r3, [r7, #4]
 8020736:	2200      	movs	r2, #0
 8020738:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 802073a:	2300      	movs	r3, #0
}
 802073c:	4618      	mov	r0, r3
 802073e:	3718      	adds	r7, #24
 8020740:	46bd      	mov	sp, r7
 8020742:	bd80      	pop	{r7, pc}
 8020744:	c1100000 	.word	0xc1100000

08020748 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8020748:	b580      	push	{r7, lr}
 802074a:	b084      	sub	sp, #16
 802074c:	af00      	add	r7, sp, #0
 802074e:	6078      	str	r0, [r7, #4]
 8020750:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8020752:	683b      	ldr	r3, [r7, #0]
 8020754:	2b00      	cmp	r3, #0
 8020756:	d102      	bne.n	802075e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8020758:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802075c:	e018      	b.n	8020790 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 802075e:	687b      	ldr	r3, [r7, #4]
 8020760:	681a      	ldr	r2, [r3, #0]
 8020762:	687b      	ldr	r3, [r7, #4]
 8020764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8020766:	041b      	lsls	r3, r3, #16
 8020768:	4619      	mov	r1, r3
 802076a:	4610      	mov	r0, r2
 802076c:	f003 fa30 	bl	8023bd0 <SDMMC_CmdSendStatus>
 8020770:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8020772:	68fb      	ldr	r3, [r7, #12]
 8020774:	2b00      	cmp	r3, #0
 8020776:	d001      	beq.n	802077c <SD_SendStatus+0x34>
  {
    return errorstate;
 8020778:	68fb      	ldr	r3, [r7, #12]
 802077a:	e009      	b.n	8020790 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 802077c:	687b      	ldr	r3, [r7, #4]
 802077e:	681b      	ldr	r3, [r3, #0]
 8020780:	2100      	movs	r1, #0
 8020782:	4618      	mov	r0, r3
 8020784:	f002 ffd3 	bl	802372e <SDIO_GetResponse>
 8020788:	4602      	mov	r2, r0
 802078a:	683b      	ldr	r3, [r7, #0]
 802078c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 802078e:	2300      	movs	r3, #0
}
 8020790:	4618      	mov	r0, r3
 8020792:	3710      	adds	r7, #16
 8020794:	46bd      	mov	sp, r7
 8020796:	bd80      	pop	{r7, pc}

08020798 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8020798:	b580      	push	{r7, lr}
 802079a:	b086      	sub	sp, #24
 802079c:	af00      	add	r7, sp, #0
 802079e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80207a0:	2300      	movs	r3, #0
 80207a2:	60fb      	str	r3, [r7, #12]
 80207a4:	2300      	movs	r3, #0
 80207a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80207a8:	687b      	ldr	r3, [r7, #4]
 80207aa:	681b      	ldr	r3, [r3, #0]
 80207ac:	2100      	movs	r1, #0
 80207ae:	4618      	mov	r0, r3
 80207b0:	f002 ffbd 	bl	802372e <SDIO_GetResponse>
 80207b4:	4603      	mov	r3, r0
 80207b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80207ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80207be:	d102      	bne.n	80207c6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80207c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80207c4:	e02f      	b.n	8020826 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80207c6:	f107 030c 	add.w	r3, r7, #12
 80207ca:	4619      	mov	r1, r3
 80207cc:	6878      	ldr	r0, [r7, #4]
 80207ce:	f000 f879 	bl	80208c4 <SD_FindSCR>
 80207d2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80207d4:	697b      	ldr	r3, [r7, #20]
 80207d6:	2b00      	cmp	r3, #0
 80207d8:	d001      	beq.n	80207de <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80207da:	697b      	ldr	r3, [r7, #20]
 80207dc:	e023      	b.n	8020826 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80207de:	693b      	ldr	r3, [r7, #16]
 80207e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80207e4:	2b00      	cmp	r3, #0
 80207e6:	d01c      	beq.n	8020822 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80207e8:	687b      	ldr	r3, [r7, #4]
 80207ea:	681a      	ldr	r2, [r3, #0]
 80207ec:	687b      	ldr	r3, [r7, #4]
 80207ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80207f0:	041b      	lsls	r3, r3, #16
 80207f2:	4619      	mov	r1, r3
 80207f4:	4610      	mov	r0, r2
 80207f6:	f003 f905 	bl	8023a04 <SDMMC_CmdAppCommand>
 80207fa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80207fc:	697b      	ldr	r3, [r7, #20]
 80207fe:	2b00      	cmp	r3, #0
 8020800:	d001      	beq.n	8020806 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8020802:	697b      	ldr	r3, [r7, #20]
 8020804:	e00f      	b.n	8020826 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8020806:	687b      	ldr	r3, [r7, #4]
 8020808:	681b      	ldr	r3, [r3, #0]
 802080a:	2102      	movs	r1, #2
 802080c:	4618      	mov	r0, r3
 802080e:	f003 f93e 	bl	8023a8e <SDMMC_CmdBusWidth>
 8020812:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8020814:	697b      	ldr	r3, [r7, #20]
 8020816:	2b00      	cmp	r3, #0
 8020818:	d001      	beq.n	802081e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 802081a:	697b      	ldr	r3, [r7, #20]
 802081c:	e003      	b.n	8020826 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 802081e:	2300      	movs	r3, #0
 8020820:	e001      	b.n	8020826 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8020822:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8020826:	4618      	mov	r0, r3
 8020828:	3718      	adds	r7, #24
 802082a:	46bd      	mov	sp, r7
 802082c:	bd80      	pop	{r7, pc}

0802082e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 802082e:	b580      	push	{r7, lr}
 8020830:	b086      	sub	sp, #24
 8020832:	af00      	add	r7, sp, #0
 8020834:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8020836:	2300      	movs	r3, #0
 8020838:	60fb      	str	r3, [r7, #12]
 802083a:	2300      	movs	r3, #0
 802083c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 802083e:	687b      	ldr	r3, [r7, #4]
 8020840:	681b      	ldr	r3, [r3, #0]
 8020842:	2100      	movs	r1, #0
 8020844:	4618      	mov	r0, r3
 8020846:	f002 ff72 	bl	802372e <SDIO_GetResponse>
 802084a:	4603      	mov	r3, r0
 802084c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8020850:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8020854:	d102      	bne.n	802085c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8020856:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802085a:	e02f      	b.n	80208bc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 802085c:	f107 030c 	add.w	r3, r7, #12
 8020860:	4619      	mov	r1, r3
 8020862:	6878      	ldr	r0, [r7, #4]
 8020864:	f000 f82e 	bl	80208c4 <SD_FindSCR>
 8020868:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 802086a:	697b      	ldr	r3, [r7, #20]
 802086c:	2b00      	cmp	r3, #0
 802086e:	d001      	beq.n	8020874 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8020870:	697b      	ldr	r3, [r7, #20]
 8020872:	e023      	b.n	80208bc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8020874:	693b      	ldr	r3, [r7, #16]
 8020876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802087a:	2b00      	cmp	r3, #0
 802087c:	d01c      	beq.n	80208b8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 802087e:	687b      	ldr	r3, [r7, #4]
 8020880:	681a      	ldr	r2, [r3, #0]
 8020882:	687b      	ldr	r3, [r7, #4]
 8020884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8020886:	041b      	lsls	r3, r3, #16
 8020888:	4619      	mov	r1, r3
 802088a:	4610      	mov	r0, r2
 802088c:	f003 f8ba 	bl	8023a04 <SDMMC_CmdAppCommand>
 8020890:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8020892:	697b      	ldr	r3, [r7, #20]
 8020894:	2b00      	cmp	r3, #0
 8020896:	d001      	beq.n	802089c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8020898:	697b      	ldr	r3, [r7, #20]
 802089a:	e00f      	b.n	80208bc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 802089c:	687b      	ldr	r3, [r7, #4]
 802089e:	681b      	ldr	r3, [r3, #0]
 80208a0:	2100      	movs	r1, #0
 80208a2:	4618      	mov	r0, r3
 80208a4:	f003 f8f3 	bl	8023a8e <SDMMC_CmdBusWidth>
 80208a8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80208aa:	697b      	ldr	r3, [r7, #20]
 80208ac:	2b00      	cmp	r3, #0
 80208ae:	d001      	beq.n	80208b4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80208b0:	697b      	ldr	r3, [r7, #20]
 80208b2:	e003      	b.n	80208bc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80208b4:	2300      	movs	r3, #0
 80208b6:	e001      	b.n	80208bc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80208b8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80208bc:	4618      	mov	r0, r3
 80208be:	3718      	adds	r7, #24
 80208c0:	46bd      	mov	sp, r7
 80208c2:	bd80      	pop	{r7, pc}

080208c4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80208c4:	b590      	push	{r4, r7, lr}
 80208c6:	b08f      	sub	sp, #60	; 0x3c
 80208c8:	af00      	add	r7, sp, #0
 80208ca:	6078      	str	r0, [r7, #4]
 80208cc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80208ce:	f7fb ffc5 	bl	801c85c <HAL_GetTick>
 80208d2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80208d4:	2300      	movs	r3, #0
 80208d6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80208d8:	2300      	movs	r3, #0
 80208da:	60bb      	str	r3, [r7, #8]
 80208dc:	2300      	movs	r3, #0
 80208de:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80208e0:	683b      	ldr	r3, [r7, #0]
 80208e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80208e4:	687b      	ldr	r3, [r7, #4]
 80208e6:	681b      	ldr	r3, [r3, #0]
 80208e8:	2108      	movs	r1, #8
 80208ea:	4618      	mov	r0, r3
 80208ec:	f002 ff5e 	bl	80237ac <SDMMC_CmdBlockLength>
 80208f0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80208f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80208f4:	2b00      	cmp	r3, #0
 80208f6:	d001      	beq.n	80208fc <SD_FindSCR+0x38>
  {
    return errorstate;
 80208f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80208fa:	e0a9      	b.n	8020a50 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80208fc:	687b      	ldr	r3, [r7, #4]
 80208fe:	681a      	ldr	r2, [r3, #0]
 8020900:	687b      	ldr	r3, [r7, #4]
 8020902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8020904:	041b      	lsls	r3, r3, #16
 8020906:	4619      	mov	r1, r3
 8020908:	4610      	mov	r0, r2
 802090a:	f003 f87b 	bl	8023a04 <SDMMC_CmdAppCommand>
 802090e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8020910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020912:	2b00      	cmp	r3, #0
 8020914:	d001      	beq.n	802091a <SD_FindSCR+0x56>
  {
    return errorstate;
 8020916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020918:	e09a      	b.n	8020a50 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 802091a:	f04f 33ff 	mov.w	r3, #4294967295
 802091e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8020920:	2308      	movs	r3, #8
 8020922:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8020924:	2330      	movs	r3, #48	; 0x30
 8020926:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8020928:	2302      	movs	r3, #2
 802092a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 802092c:	2300      	movs	r3, #0
 802092e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8020930:	2301      	movs	r3, #1
 8020932:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8020934:	687b      	ldr	r3, [r7, #4]
 8020936:	681b      	ldr	r3, [r3, #0]
 8020938:	f107 0210 	add.w	r2, r7, #16
 802093c:	4611      	mov	r1, r2
 802093e:	4618      	mov	r0, r3
 8020940:	f002 ff08 	bl	8023754 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8020944:	687b      	ldr	r3, [r7, #4]
 8020946:	681b      	ldr	r3, [r3, #0]
 8020948:	4618      	mov	r0, r3
 802094a:	f003 f8c2 	bl	8023ad2 <SDMMC_CmdSendSCR>
 802094e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8020950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020952:	2b00      	cmp	r3, #0
 8020954:	d022      	beq.n	802099c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8020956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020958:	e07a      	b.n	8020a50 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 802095a:	687b      	ldr	r3, [r7, #4]
 802095c:	681b      	ldr	r3, [r3, #0]
 802095e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8020960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8020964:	2b00      	cmp	r3, #0
 8020966:	d00e      	beq.n	8020986 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8020968:	687b      	ldr	r3, [r7, #4]
 802096a:	6819      	ldr	r1, [r3, #0]
 802096c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802096e:	009b      	lsls	r3, r3, #2
 8020970:	f107 0208 	add.w	r2, r7, #8
 8020974:	18d4      	adds	r4, r2, r3
 8020976:	4608      	mov	r0, r1
 8020978:	f002 fe67 	bl	802364a <SDIO_ReadFIFO>
 802097c:	4603      	mov	r3, r0
 802097e:	6023      	str	r3, [r4, #0]
      index++;
 8020980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020982:	3301      	adds	r3, #1
 8020984:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8020986:	f7fb ff69 	bl	801c85c <HAL_GetTick>
 802098a:	4602      	mov	r2, r0
 802098c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802098e:	1ad3      	subs	r3, r2, r3
 8020990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020994:	d102      	bne.n	802099c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8020996:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802099a:	e059      	b.n	8020a50 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 802099c:	687b      	ldr	r3, [r7, #4]
 802099e:	681b      	ldr	r3, [r3, #0]
 80209a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80209a2:	f240 432a 	movw	r3, #1066	; 0x42a
 80209a6:	4013      	ands	r3, r2
 80209a8:	2b00      	cmp	r3, #0
 80209aa:	d0d6      	beq.n	802095a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80209ac:	687b      	ldr	r3, [r7, #4]
 80209ae:	681b      	ldr	r3, [r3, #0]
 80209b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80209b2:	f003 0308 	and.w	r3, r3, #8
 80209b6:	2b00      	cmp	r3, #0
 80209b8:	d005      	beq.n	80209c6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80209ba:	687b      	ldr	r3, [r7, #4]
 80209bc:	681b      	ldr	r3, [r3, #0]
 80209be:	2208      	movs	r2, #8
 80209c0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80209c2:	2308      	movs	r3, #8
 80209c4:	e044      	b.n	8020a50 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80209c6:	687b      	ldr	r3, [r7, #4]
 80209c8:	681b      	ldr	r3, [r3, #0]
 80209ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80209cc:	f003 0302 	and.w	r3, r3, #2
 80209d0:	2b00      	cmp	r3, #0
 80209d2:	d005      	beq.n	80209e0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80209d4:	687b      	ldr	r3, [r7, #4]
 80209d6:	681b      	ldr	r3, [r3, #0]
 80209d8:	2202      	movs	r2, #2
 80209da:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80209dc:	2302      	movs	r3, #2
 80209de:	e037      	b.n	8020a50 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80209e0:	687b      	ldr	r3, [r7, #4]
 80209e2:	681b      	ldr	r3, [r3, #0]
 80209e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80209e6:	f003 0320 	and.w	r3, r3, #32
 80209ea:	2b00      	cmp	r3, #0
 80209ec:	d005      	beq.n	80209fa <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80209ee:	687b      	ldr	r3, [r7, #4]
 80209f0:	681b      	ldr	r3, [r3, #0]
 80209f2:	2220      	movs	r2, #32
 80209f4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80209f6:	2320      	movs	r3, #32
 80209f8:	e02a      	b.n	8020a50 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80209fa:	687b      	ldr	r3, [r7, #4]
 80209fc:	681b      	ldr	r3, [r3, #0]
 80209fe:	f240 523a 	movw	r2, #1338	; 0x53a
 8020a02:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8020a04:	68fb      	ldr	r3, [r7, #12]
 8020a06:	061a      	lsls	r2, r3, #24
 8020a08:	68fb      	ldr	r3, [r7, #12]
 8020a0a:	021b      	lsls	r3, r3, #8
 8020a0c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8020a10:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8020a12:	68fb      	ldr	r3, [r7, #12]
 8020a14:	0a1b      	lsrs	r3, r3, #8
 8020a16:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8020a1a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8020a1c:	68fb      	ldr	r3, [r7, #12]
 8020a1e:	0e1b      	lsrs	r3, r3, #24
 8020a20:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8020a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a24:	601a      	str	r2, [r3, #0]
    scr++;
 8020a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a28:	3304      	adds	r3, #4
 8020a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8020a2c:	68bb      	ldr	r3, [r7, #8]
 8020a2e:	061a      	lsls	r2, r3, #24
 8020a30:	68bb      	ldr	r3, [r7, #8]
 8020a32:	021b      	lsls	r3, r3, #8
 8020a34:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8020a38:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8020a3a:	68bb      	ldr	r3, [r7, #8]
 8020a3c:	0a1b      	lsrs	r3, r3, #8
 8020a3e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8020a42:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8020a44:	68bb      	ldr	r3, [r7, #8]
 8020a46:	0e1b      	lsrs	r3, r3, #24
 8020a48:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8020a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a4c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8020a4e:	2300      	movs	r3, #0
}
 8020a50:	4618      	mov	r0, r3
 8020a52:	373c      	adds	r7, #60	; 0x3c
 8020a54:	46bd      	mov	sp, r7
 8020a56:	bd90      	pop	{r4, r7, pc}

08020a58 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8020a58:	b580      	push	{r7, lr}
 8020a5a:	b086      	sub	sp, #24
 8020a5c:	af00      	add	r7, sp, #0
 8020a5e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8020a60:	687b      	ldr	r3, [r7, #4]
 8020a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8020a64:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8020a66:	687b      	ldr	r3, [r7, #4]
 8020a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8020a6a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8020a6c:	693b      	ldr	r3, [r7, #16]
 8020a6e:	2b00      	cmp	r3, #0
 8020a70:	d03f      	beq.n	8020af2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8020a72:	2300      	movs	r3, #0
 8020a74:	617b      	str	r3, [r7, #20]
 8020a76:	e033      	b.n	8020ae0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8020a78:	687b      	ldr	r3, [r7, #4]
 8020a7a:	681b      	ldr	r3, [r3, #0]
 8020a7c:	4618      	mov	r0, r3
 8020a7e:	f002 fde4 	bl	802364a <SDIO_ReadFIFO>
 8020a82:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8020a84:	68bb      	ldr	r3, [r7, #8]
 8020a86:	b2da      	uxtb	r2, r3
 8020a88:	68fb      	ldr	r3, [r7, #12]
 8020a8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020a8c:	68fb      	ldr	r3, [r7, #12]
 8020a8e:	3301      	adds	r3, #1
 8020a90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020a92:	693b      	ldr	r3, [r7, #16]
 8020a94:	3b01      	subs	r3, #1
 8020a96:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8020a98:	68bb      	ldr	r3, [r7, #8]
 8020a9a:	0a1b      	lsrs	r3, r3, #8
 8020a9c:	b2da      	uxtb	r2, r3
 8020a9e:	68fb      	ldr	r3, [r7, #12]
 8020aa0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020aa2:	68fb      	ldr	r3, [r7, #12]
 8020aa4:	3301      	adds	r3, #1
 8020aa6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020aa8:	693b      	ldr	r3, [r7, #16]
 8020aaa:	3b01      	subs	r3, #1
 8020aac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8020aae:	68bb      	ldr	r3, [r7, #8]
 8020ab0:	0c1b      	lsrs	r3, r3, #16
 8020ab2:	b2da      	uxtb	r2, r3
 8020ab4:	68fb      	ldr	r3, [r7, #12]
 8020ab6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020ab8:	68fb      	ldr	r3, [r7, #12]
 8020aba:	3301      	adds	r3, #1
 8020abc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020abe:	693b      	ldr	r3, [r7, #16]
 8020ac0:	3b01      	subs	r3, #1
 8020ac2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8020ac4:	68bb      	ldr	r3, [r7, #8]
 8020ac6:	0e1b      	lsrs	r3, r3, #24
 8020ac8:	b2da      	uxtb	r2, r3
 8020aca:	68fb      	ldr	r3, [r7, #12]
 8020acc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020ace:	68fb      	ldr	r3, [r7, #12]
 8020ad0:	3301      	adds	r3, #1
 8020ad2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020ad4:	693b      	ldr	r3, [r7, #16]
 8020ad6:	3b01      	subs	r3, #1
 8020ad8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8020ada:	697b      	ldr	r3, [r7, #20]
 8020adc:	3301      	adds	r3, #1
 8020ade:	617b      	str	r3, [r7, #20]
 8020ae0:	697b      	ldr	r3, [r7, #20]
 8020ae2:	2b07      	cmp	r3, #7
 8020ae4:	d9c8      	bls.n	8020a78 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8020ae6:	687b      	ldr	r3, [r7, #4]
 8020ae8:	68fa      	ldr	r2, [r7, #12]
 8020aea:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8020aec:	687b      	ldr	r3, [r7, #4]
 8020aee:	693a      	ldr	r2, [r7, #16]
 8020af0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8020af2:	bf00      	nop
 8020af4:	3718      	adds	r7, #24
 8020af6:	46bd      	mov	sp, r7
 8020af8:	bd80      	pop	{r7, pc}

08020afa <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8020afa:	b580      	push	{r7, lr}
 8020afc:	b086      	sub	sp, #24
 8020afe:	af00      	add	r7, sp, #0
 8020b00:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8020b02:	687b      	ldr	r3, [r7, #4]
 8020b04:	6a1b      	ldr	r3, [r3, #32]
 8020b06:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8020b08:	687b      	ldr	r3, [r7, #4]
 8020b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020b0c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8020b0e:	693b      	ldr	r3, [r7, #16]
 8020b10:	2b00      	cmp	r3, #0
 8020b12:	d043      	beq.n	8020b9c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8020b14:	2300      	movs	r3, #0
 8020b16:	617b      	str	r3, [r7, #20]
 8020b18:	e037      	b.n	8020b8a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8020b1a:	68fb      	ldr	r3, [r7, #12]
 8020b1c:	781b      	ldrb	r3, [r3, #0]
 8020b1e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b20:	68fb      	ldr	r3, [r7, #12]
 8020b22:	3301      	adds	r3, #1
 8020b24:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b26:	693b      	ldr	r3, [r7, #16]
 8020b28:	3b01      	subs	r3, #1
 8020b2a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8020b2c:	68fb      	ldr	r3, [r7, #12]
 8020b2e:	781b      	ldrb	r3, [r3, #0]
 8020b30:	021a      	lsls	r2, r3, #8
 8020b32:	68bb      	ldr	r3, [r7, #8]
 8020b34:	4313      	orrs	r3, r2
 8020b36:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b38:	68fb      	ldr	r3, [r7, #12]
 8020b3a:	3301      	adds	r3, #1
 8020b3c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b3e:	693b      	ldr	r3, [r7, #16]
 8020b40:	3b01      	subs	r3, #1
 8020b42:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8020b44:	68fb      	ldr	r3, [r7, #12]
 8020b46:	781b      	ldrb	r3, [r3, #0]
 8020b48:	041a      	lsls	r2, r3, #16
 8020b4a:	68bb      	ldr	r3, [r7, #8]
 8020b4c:	4313      	orrs	r3, r2
 8020b4e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b50:	68fb      	ldr	r3, [r7, #12]
 8020b52:	3301      	adds	r3, #1
 8020b54:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b56:	693b      	ldr	r3, [r7, #16]
 8020b58:	3b01      	subs	r3, #1
 8020b5a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8020b5c:	68fb      	ldr	r3, [r7, #12]
 8020b5e:	781b      	ldrb	r3, [r3, #0]
 8020b60:	061a      	lsls	r2, r3, #24
 8020b62:	68bb      	ldr	r3, [r7, #8]
 8020b64:	4313      	orrs	r3, r2
 8020b66:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b68:	68fb      	ldr	r3, [r7, #12]
 8020b6a:	3301      	adds	r3, #1
 8020b6c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b6e:	693b      	ldr	r3, [r7, #16]
 8020b70:	3b01      	subs	r3, #1
 8020b72:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8020b74:	687b      	ldr	r3, [r7, #4]
 8020b76:	681b      	ldr	r3, [r3, #0]
 8020b78:	f107 0208 	add.w	r2, r7, #8
 8020b7c:	4611      	mov	r1, r2
 8020b7e:	4618      	mov	r0, r3
 8020b80:	f002 fd70 	bl	8023664 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8020b84:	697b      	ldr	r3, [r7, #20]
 8020b86:	3301      	adds	r3, #1
 8020b88:	617b      	str	r3, [r7, #20]
 8020b8a:	697b      	ldr	r3, [r7, #20]
 8020b8c:	2b07      	cmp	r3, #7
 8020b8e:	d9c4      	bls.n	8020b1a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8020b90:	687b      	ldr	r3, [r7, #4]
 8020b92:	68fa      	ldr	r2, [r7, #12]
 8020b94:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8020b96:	687b      	ldr	r3, [r7, #4]
 8020b98:	693a      	ldr	r2, [r7, #16]
 8020b9a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8020b9c:	bf00      	nop
 8020b9e:	3718      	adds	r7, #24
 8020ba0:	46bd      	mov	sp, r7
 8020ba2:	bd80      	pop	{r7, pc}

08020ba4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8020ba4:	b580      	push	{r7, lr}
 8020ba6:	b082      	sub	sp, #8
 8020ba8:	af00      	add	r7, sp, #0
 8020baa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8020bac:	687b      	ldr	r3, [r7, #4]
 8020bae:	2b00      	cmp	r3, #0
 8020bb0:	d101      	bne.n	8020bb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8020bb2:	2301      	movs	r3, #1
 8020bb4:	e056      	b.n	8020c64 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8020bb6:	687b      	ldr	r3, [r7, #4]
 8020bb8:	2200      	movs	r2, #0
 8020bba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8020bbc:	687b      	ldr	r3, [r7, #4]
 8020bbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8020bc2:	b2db      	uxtb	r3, r3
 8020bc4:	2b00      	cmp	r3, #0
 8020bc6:	d106      	bne.n	8020bd6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8020bc8:	687b      	ldr	r3, [r7, #4]
 8020bca:	2200      	movs	r2, #0
 8020bcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8020bd0:	6878      	ldr	r0, [r7, #4]
 8020bd2:	f7f5 fde1 	bl	8016798 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8020bd6:	687b      	ldr	r3, [r7, #4]
 8020bd8:	2202      	movs	r2, #2
 8020bda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8020bde:	687b      	ldr	r3, [r7, #4]
 8020be0:	681b      	ldr	r3, [r3, #0]
 8020be2:	681a      	ldr	r2, [r3, #0]
 8020be4:	687b      	ldr	r3, [r7, #4]
 8020be6:	681b      	ldr	r3, [r3, #0]
 8020be8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8020bec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8020bee:	687b      	ldr	r3, [r7, #4]
 8020bf0:	685a      	ldr	r2, [r3, #4]
 8020bf2:	687b      	ldr	r3, [r7, #4]
 8020bf4:	689b      	ldr	r3, [r3, #8]
 8020bf6:	431a      	orrs	r2, r3
 8020bf8:	687b      	ldr	r3, [r7, #4]
 8020bfa:	68db      	ldr	r3, [r3, #12]
 8020bfc:	431a      	orrs	r2, r3
 8020bfe:	687b      	ldr	r3, [r7, #4]
 8020c00:	691b      	ldr	r3, [r3, #16]
 8020c02:	431a      	orrs	r2, r3
 8020c04:	687b      	ldr	r3, [r7, #4]
 8020c06:	695b      	ldr	r3, [r3, #20]
 8020c08:	431a      	orrs	r2, r3
 8020c0a:	687b      	ldr	r3, [r7, #4]
 8020c0c:	699b      	ldr	r3, [r3, #24]
 8020c0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8020c12:	431a      	orrs	r2, r3
 8020c14:	687b      	ldr	r3, [r7, #4]
 8020c16:	69db      	ldr	r3, [r3, #28]
 8020c18:	431a      	orrs	r2, r3
 8020c1a:	687b      	ldr	r3, [r7, #4]
 8020c1c:	6a1b      	ldr	r3, [r3, #32]
 8020c1e:	ea42 0103 	orr.w	r1, r2, r3
 8020c22:	687b      	ldr	r3, [r7, #4]
 8020c24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8020c26:	687b      	ldr	r3, [r7, #4]
 8020c28:	681b      	ldr	r3, [r3, #0]
 8020c2a:	430a      	orrs	r2, r1
 8020c2c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8020c2e:	687b      	ldr	r3, [r7, #4]
 8020c30:	699b      	ldr	r3, [r3, #24]
 8020c32:	0c1b      	lsrs	r3, r3, #16
 8020c34:	f003 0104 	and.w	r1, r3, #4
 8020c38:	687b      	ldr	r3, [r7, #4]
 8020c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8020c3c:	687b      	ldr	r3, [r7, #4]
 8020c3e:	681b      	ldr	r3, [r3, #0]
 8020c40:	430a      	orrs	r2, r1
 8020c42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8020c44:	687b      	ldr	r3, [r7, #4]
 8020c46:	681b      	ldr	r3, [r3, #0]
 8020c48:	69da      	ldr	r2, [r3, #28]
 8020c4a:	687b      	ldr	r3, [r7, #4]
 8020c4c:	681b      	ldr	r3, [r3, #0]
 8020c4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8020c52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020c54:	687b      	ldr	r3, [r7, #4]
 8020c56:	2200      	movs	r2, #0
 8020c58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8020c5a:	687b      	ldr	r3, [r7, #4]
 8020c5c:	2201      	movs	r2, #1
 8020c5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8020c62:	2300      	movs	r3, #0
}
 8020c64:	4618      	mov	r0, r3
 8020c66:	3708      	adds	r7, #8
 8020c68:	46bd      	mov	sp, r7
 8020c6a:	bd80      	pop	{r7, pc}

08020c6c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8020c6c:	b580      	push	{r7, lr}
 8020c6e:	b082      	sub	sp, #8
 8020c70:	af00      	add	r7, sp, #0
 8020c72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8020c74:	687b      	ldr	r3, [r7, #4]
 8020c76:	2b00      	cmp	r3, #0
 8020c78:	d101      	bne.n	8020c7e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8020c7a:	2301      	movs	r3, #1
 8020c7c:	e01a      	b.n	8020cb4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8020c7e:	687b      	ldr	r3, [r7, #4]
 8020c80:	2202      	movs	r2, #2
 8020c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8020c86:	687b      	ldr	r3, [r7, #4]
 8020c88:	681b      	ldr	r3, [r3, #0]
 8020c8a:	681a      	ldr	r2, [r3, #0]
 8020c8c:	687b      	ldr	r3, [r7, #4]
 8020c8e:	681b      	ldr	r3, [r3, #0]
 8020c90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8020c94:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8020c96:	6878      	ldr	r0, [r7, #4]
 8020c98:	f7f5 fe18 	bl	80168cc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020c9c:	687b      	ldr	r3, [r7, #4]
 8020c9e:	2200      	movs	r2, #0
 8020ca0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8020ca2:	687b      	ldr	r3, [r7, #4]
 8020ca4:	2200      	movs	r2, #0
 8020ca6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8020caa:	687b      	ldr	r3, [r7, #4]
 8020cac:	2200      	movs	r2, #0
 8020cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8020cb2:	2300      	movs	r3, #0
}
 8020cb4:	4618      	mov	r0, r3
 8020cb6:	3708      	adds	r7, #8
 8020cb8:	46bd      	mov	sp, r7
 8020cba:	bd80      	pop	{r7, pc}

08020cbc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8020cbc:	b580      	push	{r7, lr}
 8020cbe:	b08c      	sub	sp, #48	; 0x30
 8020cc0:	af00      	add	r7, sp, #0
 8020cc2:	60f8      	str	r0, [r7, #12]
 8020cc4:	60b9      	str	r1, [r7, #8]
 8020cc6:	607a      	str	r2, [r7, #4]
 8020cc8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8020cca:	2301      	movs	r3, #1
 8020ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8020cce:	2300      	movs	r3, #0
 8020cd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8020cd4:	68fb      	ldr	r3, [r7, #12]
 8020cd6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8020cda:	2b01      	cmp	r3, #1
 8020cdc:	d101      	bne.n	8020ce2 <HAL_SPI_TransmitReceive+0x26>
 8020cde:	2302      	movs	r3, #2
 8020ce0:	e18a      	b.n	8020ff8 <HAL_SPI_TransmitReceive+0x33c>
 8020ce2:	68fb      	ldr	r3, [r7, #12]
 8020ce4:	2201      	movs	r2, #1
 8020ce6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8020cea:	f7fb fdb7 	bl	801c85c <HAL_GetTick>
 8020cee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8020cf0:	68fb      	ldr	r3, [r7, #12]
 8020cf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8020cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8020cfa:	68fb      	ldr	r3, [r7, #12]
 8020cfc:	685b      	ldr	r3, [r3, #4]
 8020cfe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8020d00:	887b      	ldrh	r3, [r7, #2]
 8020d02:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8020d04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8020d08:	2b01      	cmp	r3, #1
 8020d0a:	d00f      	beq.n	8020d2c <HAL_SPI_TransmitReceive+0x70>
 8020d0c:	69fb      	ldr	r3, [r7, #28]
 8020d0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8020d12:	d107      	bne.n	8020d24 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8020d14:	68fb      	ldr	r3, [r7, #12]
 8020d16:	689b      	ldr	r3, [r3, #8]
 8020d18:	2b00      	cmp	r3, #0
 8020d1a:	d103      	bne.n	8020d24 <HAL_SPI_TransmitReceive+0x68>
 8020d1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8020d20:	2b04      	cmp	r3, #4
 8020d22:	d003      	beq.n	8020d2c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8020d24:	2302      	movs	r3, #2
 8020d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8020d2a:	e15b      	b.n	8020fe4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8020d2c:	68bb      	ldr	r3, [r7, #8]
 8020d2e:	2b00      	cmp	r3, #0
 8020d30:	d005      	beq.n	8020d3e <HAL_SPI_TransmitReceive+0x82>
 8020d32:	687b      	ldr	r3, [r7, #4]
 8020d34:	2b00      	cmp	r3, #0
 8020d36:	d002      	beq.n	8020d3e <HAL_SPI_TransmitReceive+0x82>
 8020d38:	887b      	ldrh	r3, [r7, #2]
 8020d3a:	2b00      	cmp	r3, #0
 8020d3c:	d103      	bne.n	8020d46 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8020d3e:	2301      	movs	r3, #1
 8020d40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8020d44:	e14e      	b.n	8020fe4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8020d46:	68fb      	ldr	r3, [r7, #12]
 8020d48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8020d4c:	b2db      	uxtb	r3, r3
 8020d4e:	2b04      	cmp	r3, #4
 8020d50:	d003      	beq.n	8020d5a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8020d52:	68fb      	ldr	r3, [r7, #12]
 8020d54:	2205      	movs	r2, #5
 8020d56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8020d5a:	68fb      	ldr	r3, [r7, #12]
 8020d5c:	2200      	movs	r2, #0
 8020d5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8020d60:	68fb      	ldr	r3, [r7, #12]
 8020d62:	687a      	ldr	r2, [r7, #4]
 8020d64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8020d66:	68fb      	ldr	r3, [r7, #12]
 8020d68:	887a      	ldrh	r2, [r7, #2]
 8020d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8020d6c:	68fb      	ldr	r3, [r7, #12]
 8020d6e:	887a      	ldrh	r2, [r7, #2]
 8020d70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8020d72:	68fb      	ldr	r3, [r7, #12]
 8020d74:	68ba      	ldr	r2, [r7, #8]
 8020d76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8020d78:	68fb      	ldr	r3, [r7, #12]
 8020d7a:	887a      	ldrh	r2, [r7, #2]
 8020d7c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8020d7e:	68fb      	ldr	r3, [r7, #12]
 8020d80:	887a      	ldrh	r2, [r7, #2]
 8020d82:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8020d84:	68fb      	ldr	r3, [r7, #12]
 8020d86:	2200      	movs	r2, #0
 8020d88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8020d8a:	68fb      	ldr	r3, [r7, #12]
 8020d8c:	2200      	movs	r2, #0
 8020d8e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8020d90:	68fb      	ldr	r3, [r7, #12]
 8020d92:	681b      	ldr	r3, [r3, #0]
 8020d94:	681b      	ldr	r3, [r3, #0]
 8020d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020d9a:	2b40      	cmp	r3, #64	; 0x40
 8020d9c:	d007      	beq.n	8020dae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8020d9e:	68fb      	ldr	r3, [r7, #12]
 8020da0:	681b      	ldr	r3, [r3, #0]
 8020da2:	681a      	ldr	r2, [r3, #0]
 8020da4:	68fb      	ldr	r3, [r7, #12]
 8020da6:	681b      	ldr	r3, [r3, #0]
 8020da8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8020dac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8020dae:	68fb      	ldr	r3, [r7, #12]
 8020db0:	68db      	ldr	r3, [r3, #12]
 8020db2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8020db6:	d178      	bne.n	8020eaa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8020db8:	68fb      	ldr	r3, [r7, #12]
 8020dba:	685b      	ldr	r3, [r3, #4]
 8020dbc:	2b00      	cmp	r3, #0
 8020dbe:	d002      	beq.n	8020dc6 <HAL_SPI_TransmitReceive+0x10a>
 8020dc0:	8b7b      	ldrh	r3, [r7, #26]
 8020dc2:	2b01      	cmp	r3, #1
 8020dc4:	d166      	bne.n	8020e94 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8020dc6:	68fb      	ldr	r3, [r7, #12]
 8020dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020dca:	881a      	ldrh	r2, [r3, #0]
 8020dcc:	68fb      	ldr	r3, [r7, #12]
 8020dce:	681b      	ldr	r3, [r3, #0]
 8020dd0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8020dd2:	68fb      	ldr	r3, [r7, #12]
 8020dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020dd6:	1c9a      	adds	r2, r3, #2
 8020dd8:	68fb      	ldr	r3, [r7, #12]
 8020dda:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8020ddc:	68fb      	ldr	r3, [r7, #12]
 8020dde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020de0:	b29b      	uxth	r3, r3
 8020de2:	3b01      	subs	r3, #1
 8020de4:	b29a      	uxth	r2, r3
 8020de6:	68fb      	ldr	r3, [r7, #12]
 8020de8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020dea:	e053      	b.n	8020e94 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8020dec:	68fb      	ldr	r3, [r7, #12]
 8020dee:	681b      	ldr	r3, [r3, #0]
 8020df0:	689b      	ldr	r3, [r3, #8]
 8020df2:	f003 0302 	and.w	r3, r3, #2
 8020df6:	2b02      	cmp	r3, #2
 8020df8:	d11b      	bne.n	8020e32 <HAL_SPI_TransmitReceive+0x176>
 8020dfa:	68fb      	ldr	r3, [r7, #12]
 8020dfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020dfe:	b29b      	uxth	r3, r3
 8020e00:	2b00      	cmp	r3, #0
 8020e02:	d016      	beq.n	8020e32 <HAL_SPI_TransmitReceive+0x176>
 8020e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e06:	2b01      	cmp	r3, #1
 8020e08:	d113      	bne.n	8020e32 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8020e0a:	68fb      	ldr	r3, [r7, #12]
 8020e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020e0e:	881a      	ldrh	r2, [r3, #0]
 8020e10:	68fb      	ldr	r3, [r7, #12]
 8020e12:	681b      	ldr	r3, [r3, #0]
 8020e14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8020e16:	68fb      	ldr	r3, [r7, #12]
 8020e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020e1a:	1c9a      	adds	r2, r3, #2
 8020e1c:	68fb      	ldr	r3, [r7, #12]
 8020e1e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8020e20:	68fb      	ldr	r3, [r7, #12]
 8020e22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020e24:	b29b      	uxth	r3, r3
 8020e26:	3b01      	subs	r3, #1
 8020e28:	b29a      	uxth	r2, r3
 8020e2a:	68fb      	ldr	r3, [r7, #12]
 8020e2c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8020e2e:	2300      	movs	r3, #0
 8020e30:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8020e32:	68fb      	ldr	r3, [r7, #12]
 8020e34:	681b      	ldr	r3, [r3, #0]
 8020e36:	689b      	ldr	r3, [r3, #8]
 8020e38:	f003 0301 	and.w	r3, r3, #1
 8020e3c:	2b01      	cmp	r3, #1
 8020e3e:	d119      	bne.n	8020e74 <HAL_SPI_TransmitReceive+0x1b8>
 8020e40:	68fb      	ldr	r3, [r7, #12]
 8020e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020e44:	b29b      	uxth	r3, r3
 8020e46:	2b00      	cmp	r3, #0
 8020e48:	d014      	beq.n	8020e74 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8020e4a:	68fb      	ldr	r3, [r7, #12]
 8020e4c:	681b      	ldr	r3, [r3, #0]
 8020e4e:	68da      	ldr	r2, [r3, #12]
 8020e50:	68fb      	ldr	r3, [r7, #12]
 8020e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020e54:	b292      	uxth	r2, r2
 8020e56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8020e58:	68fb      	ldr	r3, [r7, #12]
 8020e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020e5c:	1c9a      	adds	r2, r3, #2
 8020e5e:	68fb      	ldr	r3, [r7, #12]
 8020e60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8020e62:	68fb      	ldr	r3, [r7, #12]
 8020e64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020e66:	b29b      	uxth	r3, r3
 8020e68:	3b01      	subs	r3, #1
 8020e6a:	b29a      	uxth	r2, r3
 8020e6c:	68fb      	ldr	r3, [r7, #12]
 8020e6e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8020e70:	2301      	movs	r3, #1
 8020e72:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8020e74:	f7fb fcf2 	bl	801c85c <HAL_GetTick>
 8020e78:	4602      	mov	r2, r0
 8020e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020e7c:	1ad3      	subs	r3, r2, r3
 8020e7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020e80:	429a      	cmp	r2, r3
 8020e82:	d807      	bhi.n	8020e94 <HAL_SPI_TransmitReceive+0x1d8>
 8020e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020e8a:	d003      	beq.n	8020e94 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8020e8c:	2303      	movs	r3, #3
 8020e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8020e92:	e0a7      	b.n	8020fe4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020e94:	68fb      	ldr	r3, [r7, #12]
 8020e96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020e98:	b29b      	uxth	r3, r3
 8020e9a:	2b00      	cmp	r3, #0
 8020e9c:	d1a6      	bne.n	8020dec <HAL_SPI_TransmitReceive+0x130>
 8020e9e:	68fb      	ldr	r3, [r7, #12]
 8020ea0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020ea2:	b29b      	uxth	r3, r3
 8020ea4:	2b00      	cmp	r3, #0
 8020ea6:	d1a1      	bne.n	8020dec <HAL_SPI_TransmitReceive+0x130>
 8020ea8:	e07c      	b.n	8020fa4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8020eaa:	68fb      	ldr	r3, [r7, #12]
 8020eac:	685b      	ldr	r3, [r3, #4]
 8020eae:	2b00      	cmp	r3, #0
 8020eb0:	d002      	beq.n	8020eb8 <HAL_SPI_TransmitReceive+0x1fc>
 8020eb2:	8b7b      	ldrh	r3, [r7, #26]
 8020eb4:	2b01      	cmp	r3, #1
 8020eb6:	d16b      	bne.n	8020f90 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8020eb8:	68fb      	ldr	r3, [r7, #12]
 8020eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8020ebc:	68fb      	ldr	r3, [r7, #12]
 8020ebe:	681b      	ldr	r3, [r3, #0]
 8020ec0:	330c      	adds	r3, #12
 8020ec2:	7812      	ldrb	r2, [r2, #0]
 8020ec4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8020ec6:	68fb      	ldr	r3, [r7, #12]
 8020ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020eca:	1c5a      	adds	r2, r3, #1
 8020ecc:	68fb      	ldr	r3, [r7, #12]
 8020ece:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8020ed0:	68fb      	ldr	r3, [r7, #12]
 8020ed2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020ed4:	b29b      	uxth	r3, r3
 8020ed6:	3b01      	subs	r3, #1
 8020ed8:	b29a      	uxth	r2, r3
 8020eda:	68fb      	ldr	r3, [r7, #12]
 8020edc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020ede:	e057      	b.n	8020f90 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8020ee0:	68fb      	ldr	r3, [r7, #12]
 8020ee2:	681b      	ldr	r3, [r3, #0]
 8020ee4:	689b      	ldr	r3, [r3, #8]
 8020ee6:	f003 0302 	and.w	r3, r3, #2
 8020eea:	2b02      	cmp	r3, #2
 8020eec:	d11c      	bne.n	8020f28 <HAL_SPI_TransmitReceive+0x26c>
 8020eee:	68fb      	ldr	r3, [r7, #12]
 8020ef0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020ef2:	b29b      	uxth	r3, r3
 8020ef4:	2b00      	cmp	r3, #0
 8020ef6:	d017      	beq.n	8020f28 <HAL_SPI_TransmitReceive+0x26c>
 8020ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020efa:	2b01      	cmp	r3, #1
 8020efc:	d114      	bne.n	8020f28 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8020efe:	68fb      	ldr	r3, [r7, #12]
 8020f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8020f02:	68fb      	ldr	r3, [r7, #12]
 8020f04:	681b      	ldr	r3, [r3, #0]
 8020f06:	330c      	adds	r3, #12
 8020f08:	7812      	ldrb	r2, [r2, #0]
 8020f0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8020f0c:	68fb      	ldr	r3, [r7, #12]
 8020f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020f10:	1c5a      	adds	r2, r3, #1
 8020f12:	68fb      	ldr	r3, [r7, #12]
 8020f14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8020f16:	68fb      	ldr	r3, [r7, #12]
 8020f18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020f1a:	b29b      	uxth	r3, r3
 8020f1c:	3b01      	subs	r3, #1
 8020f1e:	b29a      	uxth	r2, r3
 8020f20:	68fb      	ldr	r3, [r7, #12]
 8020f22:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8020f24:	2300      	movs	r3, #0
 8020f26:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8020f28:	68fb      	ldr	r3, [r7, #12]
 8020f2a:	681b      	ldr	r3, [r3, #0]
 8020f2c:	689b      	ldr	r3, [r3, #8]
 8020f2e:	f003 0301 	and.w	r3, r3, #1
 8020f32:	2b01      	cmp	r3, #1
 8020f34:	d119      	bne.n	8020f6a <HAL_SPI_TransmitReceive+0x2ae>
 8020f36:	68fb      	ldr	r3, [r7, #12]
 8020f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020f3a:	b29b      	uxth	r3, r3
 8020f3c:	2b00      	cmp	r3, #0
 8020f3e:	d014      	beq.n	8020f6a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8020f40:	68fb      	ldr	r3, [r7, #12]
 8020f42:	681b      	ldr	r3, [r3, #0]
 8020f44:	68da      	ldr	r2, [r3, #12]
 8020f46:	68fb      	ldr	r3, [r7, #12]
 8020f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020f4a:	b2d2      	uxtb	r2, r2
 8020f4c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8020f4e:	68fb      	ldr	r3, [r7, #12]
 8020f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020f52:	1c5a      	adds	r2, r3, #1
 8020f54:	68fb      	ldr	r3, [r7, #12]
 8020f56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8020f58:	68fb      	ldr	r3, [r7, #12]
 8020f5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020f5c:	b29b      	uxth	r3, r3
 8020f5e:	3b01      	subs	r3, #1
 8020f60:	b29a      	uxth	r2, r3
 8020f62:	68fb      	ldr	r3, [r7, #12]
 8020f64:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8020f66:	2301      	movs	r3, #1
 8020f68:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8020f6a:	f7fb fc77 	bl	801c85c <HAL_GetTick>
 8020f6e:	4602      	mov	r2, r0
 8020f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020f72:	1ad3      	subs	r3, r2, r3
 8020f74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020f76:	429a      	cmp	r2, r3
 8020f78:	d803      	bhi.n	8020f82 <HAL_SPI_TransmitReceive+0x2c6>
 8020f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020f80:	d102      	bne.n	8020f88 <HAL_SPI_TransmitReceive+0x2cc>
 8020f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020f84:	2b00      	cmp	r3, #0
 8020f86:	d103      	bne.n	8020f90 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8020f88:	2303      	movs	r3, #3
 8020f8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8020f8e:	e029      	b.n	8020fe4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020f90:	68fb      	ldr	r3, [r7, #12]
 8020f92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020f94:	b29b      	uxth	r3, r3
 8020f96:	2b00      	cmp	r3, #0
 8020f98:	d1a2      	bne.n	8020ee0 <HAL_SPI_TransmitReceive+0x224>
 8020f9a:	68fb      	ldr	r3, [r7, #12]
 8020f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020f9e:	b29b      	uxth	r3, r3
 8020fa0:	2b00      	cmp	r3, #0
 8020fa2:	d19d      	bne.n	8020ee0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8020fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8020fa6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8020fa8:	68f8      	ldr	r0, [r7, #12]
 8020faa:	f000 fae1 	bl	8021570 <SPI_EndRxTxTransaction>
 8020fae:	4603      	mov	r3, r0
 8020fb0:	2b00      	cmp	r3, #0
 8020fb2:	d006      	beq.n	8020fc2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8020fb4:	2301      	movs	r3, #1
 8020fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8020fba:	68fb      	ldr	r3, [r7, #12]
 8020fbc:	2220      	movs	r2, #32
 8020fbe:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8020fc0:	e010      	b.n	8020fe4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8020fc2:	68fb      	ldr	r3, [r7, #12]
 8020fc4:	689b      	ldr	r3, [r3, #8]
 8020fc6:	2b00      	cmp	r3, #0
 8020fc8:	d10b      	bne.n	8020fe2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8020fca:	2300      	movs	r3, #0
 8020fcc:	617b      	str	r3, [r7, #20]
 8020fce:	68fb      	ldr	r3, [r7, #12]
 8020fd0:	681b      	ldr	r3, [r3, #0]
 8020fd2:	68db      	ldr	r3, [r3, #12]
 8020fd4:	617b      	str	r3, [r7, #20]
 8020fd6:	68fb      	ldr	r3, [r7, #12]
 8020fd8:	681b      	ldr	r3, [r3, #0]
 8020fda:	689b      	ldr	r3, [r3, #8]
 8020fdc:	617b      	str	r3, [r7, #20]
 8020fde:	697b      	ldr	r3, [r7, #20]
 8020fe0:	e000      	b.n	8020fe4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8020fe2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8020fe4:	68fb      	ldr	r3, [r7, #12]
 8020fe6:	2201      	movs	r2, #1
 8020fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8020fec:	68fb      	ldr	r3, [r7, #12]
 8020fee:	2200      	movs	r2, #0
 8020ff0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8020ff4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8020ff8:	4618      	mov	r0, r3
 8020ffa:	3730      	adds	r7, #48	; 0x30
 8020ffc:	46bd      	mov	sp, r7
 8020ffe:	bd80      	pop	{r7, pc}

08021000 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8021000:	b580      	push	{r7, lr}
 8021002:	b086      	sub	sp, #24
 8021004:	af00      	add	r7, sp, #0
 8021006:	60f8      	str	r0, [r7, #12]
 8021008:	60b9      	str	r1, [r7, #8]
 802100a:	4613      	mov	r3, r2
 802100c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 802100e:	2300      	movs	r3, #0
 8021010:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8021012:	68fb      	ldr	r3, [r7, #12]
 8021014:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8021018:	2b01      	cmp	r3, #1
 802101a:	d101      	bne.n	8021020 <HAL_SPI_Transmit_DMA+0x20>
 802101c:	2302      	movs	r3, #2
 802101e:	e093      	b.n	8021148 <HAL_SPI_Transmit_DMA+0x148>
 8021020:	68fb      	ldr	r3, [r7, #12]
 8021022:	2201      	movs	r2, #1
 8021024:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8021028:	68fb      	ldr	r3, [r7, #12]
 802102a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802102e:	b2db      	uxtb	r3, r3
 8021030:	2b01      	cmp	r3, #1
 8021032:	d002      	beq.n	802103a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8021034:	2302      	movs	r3, #2
 8021036:	75fb      	strb	r3, [r7, #23]
    goto error;
 8021038:	e081      	b.n	802113e <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 802103a:	68bb      	ldr	r3, [r7, #8]
 802103c:	2b00      	cmp	r3, #0
 802103e:	d002      	beq.n	8021046 <HAL_SPI_Transmit_DMA+0x46>
 8021040:	88fb      	ldrh	r3, [r7, #6]
 8021042:	2b00      	cmp	r3, #0
 8021044:	d102      	bne.n	802104c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8021046:	2301      	movs	r3, #1
 8021048:	75fb      	strb	r3, [r7, #23]
    goto error;
 802104a:	e078      	b.n	802113e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 802104c:	68fb      	ldr	r3, [r7, #12]
 802104e:	2203      	movs	r2, #3
 8021050:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8021054:	68fb      	ldr	r3, [r7, #12]
 8021056:	2200      	movs	r2, #0
 8021058:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 802105a:	68fb      	ldr	r3, [r7, #12]
 802105c:	68ba      	ldr	r2, [r7, #8]
 802105e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8021060:	68fb      	ldr	r3, [r7, #12]
 8021062:	88fa      	ldrh	r2, [r7, #6]
 8021064:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8021066:	68fb      	ldr	r3, [r7, #12]
 8021068:	88fa      	ldrh	r2, [r7, #6]
 802106a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 802106c:	68fb      	ldr	r3, [r7, #12]
 802106e:	2200      	movs	r2, #0
 8021070:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8021072:	68fb      	ldr	r3, [r7, #12]
 8021074:	2200      	movs	r2, #0
 8021076:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8021078:	68fb      	ldr	r3, [r7, #12]
 802107a:	2200      	movs	r2, #0
 802107c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 802107e:	68fb      	ldr	r3, [r7, #12]
 8021080:	2200      	movs	r2, #0
 8021082:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8021084:	68fb      	ldr	r3, [r7, #12]
 8021086:	2200      	movs	r2, #0
 8021088:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802108a:	68fb      	ldr	r3, [r7, #12]
 802108c:	689b      	ldr	r3, [r3, #8]
 802108e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8021092:	d107      	bne.n	80210a4 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8021094:	68fb      	ldr	r3, [r7, #12]
 8021096:	681b      	ldr	r3, [r3, #0]
 8021098:	681a      	ldr	r2, [r3, #0]
 802109a:	68fb      	ldr	r3, [r7, #12]
 802109c:	681b      	ldr	r3, [r3, #0]
 802109e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80210a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80210a4:	68fb      	ldr	r3, [r7, #12]
 80210a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80210a8:	4a29      	ldr	r2, [pc, #164]	; (8021150 <HAL_SPI_Transmit_DMA+0x150>)
 80210aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80210ac:	68fb      	ldr	r3, [r7, #12]
 80210ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80210b0:	4a28      	ldr	r2, [pc, #160]	; (8021154 <HAL_SPI_Transmit_DMA+0x154>)
 80210b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80210b4:	68fb      	ldr	r3, [r7, #12]
 80210b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80210b8:	4a27      	ldr	r2, [pc, #156]	; (8021158 <HAL_SPI_Transmit_DMA+0x158>)
 80210ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80210bc:	68fb      	ldr	r3, [r7, #12]
 80210be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80210c0:	2200      	movs	r2, #0
 80210c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80210c4:	68fb      	ldr	r3, [r7, #12]
 80210c6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80210c8:	68fb      	ldr	r3, [r7, #12]
 80210ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80210cc:	4619      	mov	r1, r3
 80210ce:	68fb      	ldr	r3, [r7, #12]
 80210d0:	681b      	ldr	r3, [r3, #0]
 80210d2:	330c      	adds	r3, #12
 80210d4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80210d6:	68fb      	ldr	r3, [r7, #12]
 80210d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80210da:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80210dc:	f7fc fb78 	bl	801d7d0 <HAL_DMA_Start_IT>
 80210e0:	4603      	mov	r3, r0
 80210e2:	2b00      	cmp	r3, #0
 80210e4:	d00c      	beq.n	8021100 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80210e6:	68fb      	ldr	r3, [r7, #12]
 80210e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80210ea:	f043 0210 	orr.w	r2, r3, #16
 80210ee:	68fb      	ldr	r3, [r7, #12]
 80210f0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80210f2:	2301      	movs	r3, #1
 80210f4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80210f6:	68fb      	ldr	r3, [r7, #12]
 80210f8:	2201      	movs	r2, #1
 80210fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80210fe:	e01e      	b.n	802113e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8021100:	68fb      	ldr	r3, [r7, #12]
 8021102:	681b      	ldr	r3, [r3, #0]
 8021104:	681b      	ldr	r3, [r3, #0]
 8021106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802110a:	2b40      	cmp	r3, #64	; 0x40
 802110c:	d007      	beq.n	802111e <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 802110e:	68fb      	ldr	r3, [r7, #12]
 8021110:	681b      	ldr	r3, [r3, #0]
 8021112:	681a      	ldr	r2, [r3, #0]
 8021114:	68fb      	ldr	r3, [r7, #12]
 8021116:	681b      	ldr	r3, [r3, #0]
 8021118:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802111c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 802111e:	68fb      	ldr	r3, [r7, #12]
 8021120:	681b      	ldr	r3, [r3, #0]
 8021122:	685a      	ldr	r2, [r3, #4]
 8021124:	68fb      	ldr	r3, [r7, #12]
 8021126:	681b      	ldr	r3, [r3, #0]
 8021128:	f042 0220 	orr.w	r2, r2, #32
 802112c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 802112e:	68fb      	ldr	r3, [r7, #12]
 8021130:	681b      	ldr	r3, [r3, #0]
 8021132:	685a      	ldr	r2, [r3, #4]
 8021134:	68fb      	ldr	r3, [r7, #12]
 8021136:	681b      	ldr	r3, [r3, #0]
 8021138:	f042 0202 	orr.w	r2, r2, #2
 802113c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 802113e:	68fb      	ldr	r3, [r7, #12]
 8021140:	2200      	movs	r2, #0
 8021142:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8021146:	7dfb      	ldrb	r3, [r7, #23]
}
 8021148:	4618      	mov	r0, r3
 802114a:	3718      	adds	r7, #24
 802114c:	46bd      	mov	sp, r7
 802114e:	bd80      	pop	{r7, pc}
 8021150:	08021419 	.word	0x08021419
 8021154:	08021371 	.word	0x08021371
 8021158:	08021435 	.word	0x08021435

0802115c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 802115c:	b580      	push	{r7, lr}
 802115e:	b088      	sub	sp, #32
 8021160:	af00      	add	r7, sp, #0
 8021162:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8021164:	687b      	ldr	r3, [r7, #4]
 8021166:	681b      	ldr	r3, [r3, #0]
 8021168:	685b      	ldr	r3, [r3, #4]
 802116a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 802116c:	687b      	ldr	r3, [r7, #4]
 802116e:	681b      	ldr	r3, [r3, #0]
 8021170:	689b      	ldr	r3, [r3, #8]
 8021172:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8021174:	69bb      	ldr	r3, [r7, #24]
 8021176:	099b      	lsrs	r3, r3, #6
 8021178:	f003 0301 	and.w	r3, r3, #1
 802117c:	2b00      	cmp	r3, #0
 802117e:	d10f      	bne.n	80211a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8021180:	69bb      	ldr	r3, [r7, #24]
 8021182:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8021186:	2b00      	cmp	r3, #0
 8021188:	d00a      	beq.n	80211a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 802118a:	69fb      	ldr	r3, [r7, #28]
 802118c:	099b      	lsrs	r3, r3, #6
 802118e:	f003 0301 	and.w	r3, r3, #1
 8021192:	2b00      	cmp	r3, #0
 8021194:	d004      	beq.n	80211a0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8021196:	687b      	ldr	r3, [r7, #4]
 8021198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802119a:	6878      	ldr	r0, [r7, #4]
 802119c:	4798      	blx	r3
    return;
 802119e:	e0d7      	b.n	8021350 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80211a0:	69bb      	ldr	r3, [r7, #24]
 80211a2:	085b      	lsrs	r3, r3, #1
 80211a4:	f003 0301 	and.w	r3, r3, #1
 80211a8:	2b00      	cmp	r3, #0
 80211aa:	d00a      	beq.n	80211c2 <HAL_SPI_IRQHandler+0x66>
 80211ac:	69fb      	ldr	r3, [r7, #28]
 80211ae:	09db      	lsrs	r3, r3, #7
 80211b0:	f003 0301 	and.w	r3, r3, #1
 80211b4:	2b00      	cmp	r3, #0
 80211b6:	d004      	beq.n	80211c2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80211b8:	687b      	ldr	r3, [r7, #4]
 80211ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80211bc:	6878      	ldr	r0, [r7, #4]
 80211be:	4798      	blx	r3
    return;
 80211c0:	e0c6      	b.n	8021350 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80211c2:	69bb      	ldr	r3, [r7, #24]
 80211c4:	095b      	lsrs	r3, r3, #5
 80211c6:	f003 0301 	and.w	r3, r3, #1
 80211ca:	2b00      	cmp	r3, #0
 80211cc:	d10c      	bne.n	80211e8 <HAL_SPI_IRQHandler+0x8c>
 80211ce:	69bb      	ldr	r3, [r7, #24]
 80211d0:	099b      	lsrs	r3, r3, #6
 80211d2:	f003 0301 	and.w	r3, r3, #1
 80211d6:	2b00      	cmp	r3, #0
 80211d8:	d106      	bne.n	80211e8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80211da:	69bb      	ldr	r3, [r7, #24]
 80211dc:	0a1b      	lsrs	r3, r3, #8
 80211de:	f003 0301 	and.w	r3, r3, #1
 80211e2:	2b00      	cmp	r3, #0
 80211e4:	f000 80b4 	beq.w	8021350 <HAL_SPI_IRQHandler+0x1f4>
 80211e8:	69fb      	ldr	r3, [r7, #28]
 80211ea:	095b      	lsrs	r3, r3, #5
 80211ec:	f003 0301 	and.w	r3, r3, #1
 80211f0:	2b00      	cmp	r3, #0
 80211f2:	f000 80ad 	beq.w	8021350 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80211f6:	69bb      	ldr	r3, [r7, #24]
 80211f8:	099b      	lsrs	r3, r3, #6
 80211fa:	f003 0301 	and.w	r3, r3, #1
 80211fe:	2b00      	cmp	r3, #0
 8021200:	d023      	beq.n	802124a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8021202:	687b      	ldr	r3, [r7, #4]
 8021204:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8021208:	b2db      	uxtb	r3, r3
 802120a:	2b03      	cmp	r3, #3
 802120c:	d011      	beq.n	8021232 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 802120e:	687b      	ldr	r3, [r7, #4]
 8021210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021212:	f043 0204 	orr.w	r2, r3, #4
 8021216:	687b      	ldr	r3, [r7, #4]
 8021218:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802121a:	2300      	movs	r3, #0
 802121c:	617b      	str	r3, [r7, #20]
 802121e:	687b      	ldr	r3, [r7, #4]
 8021220:	681b      	ldr	r3, [r3, #0]
 8021222:	68db      	ldr	r3, [r3, #12]
 8021224:	617b      	str	r3, [r7, #20]
 8021226:	687b      	ldr	r3, [r7, #4]
 8021228:	681b      	ldr	r3, [r3, #0]
 802122a:	689b      	ldr	r3, [r3, #8]
 802122c:	617b      	str	r3, [r7, #20]
 802122e:	697b      	ldr	r3, [r7, #20]
 8021230:	e00b      	b.n	802124a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8021232:	2300      	movs	r3, #0
 8021234:	613b      	str	r3, [r7, #16]
 8021236:	687b      	ldr	r3, [r7, #4]
 8021238:	681b      	ldr	r3, [r3, #0]
 802123a:	68db      	ldr	r3, [r3, #12]
 802123c:	613b      	str	r3, [r7, #16]
 802123e:	687b      	ldr	r3, [r7, #4]
 8021240:	681b      	ldr	r3, [r3, #0]
 8021242:	689b      	ldr	r3, [r3, #8]
 8021244:	613b      	str	r3, [r7, #16]
 8021246:	693b      	ldr	r3, [r7, #16]
        return;
 8021248:	e082      	b.n	8021350 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 802124a:	69bb      	ldr	r3, [r7, #24]
 802124c:	095b      	lsrs	r3, r3, #5
 802124e:	f003 0301 	and.w	r3, r3, #1
 8021252:	2b00      	cmp	r3, #0
 8021254:	d014      	beq.n	8021280 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8021256:	687b      	ldr	r3, [r7, #4]
 8021258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802125a:	f043 0201 	orr.w	r2, r3, #1
 802125e:	687b      	ldr	r3, [r7, #4]
 8021260:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8021262:	2300      	movs	r3, #0
 8021264:	60fb      	str	r3, [r7, #12]
 8021266:	687b      	ldr	r3, [r7, #4]
 8021268:	681b      	ldr	r3, [r3, #0]
 802126a:	689b      	ldr	r3, [r3, #8]
 802126c:	60fb      	str	r3, [r7, #12]
 802126e:	687b      	ldr	r3, [r7, #4]
 8021270:	681b      	ldr	r3, [r3, #0]
 8021272:	681a      	ldr	r2, [r3, #0]
 8021274:	687b      	ldr	r3, [r7, #4]
 8021276:	681b      	ldr	r3, [r3, #0]
 8021278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802127c:	601a      	str	r2, [r3, #0]
 802127e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8021280:	69bb      	ldr	r3, [r7, #24]
 8021282:	0a1b      	lsrs	r3, r3, #8
 8021284:	f003 0301 	and.w	r3, r3, #1
 8021288:	2b00      	cmp	r3, #0
 802128a:	d00c      	beq.n	80212a6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 802128c:	687b      	ldr	r3, [r7, #4]
 802128e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021290:	f043 0208 	orr.w	r2, r3, #8
 8021294:	687b      	ldr	r3, [r7, #4]
 8021296:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8021298:	2300      	movs	r3, #0
 802129a:	60bb      	str	r3, [r7, #8]
 802129c:	687b      	ldr	r3, [r7, #4]
 802129e:	681b      	ldr	r3, [r3, #0]
 80212a0:	689b      	ldr	r3, [r3, #8]
 80212a2:	60bb      	str	r3, [r7, #8]
 80212a4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80212a6:	687b      	ldr	r3, [r7, #4]
 80212a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80212aa:	2b00      	cmp	r3, #0
 80212ac:	d04f      	beq.n	802134e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80212ae:	687b      	ldr	r3, [r7, #4]
 80212b0:	681b      	ldr	r3, [r3, #0]
 80212b2:	685a      	ldr	r2, [r3, #4]
 80212b4:	687b      	ldr	r3, [r7, #4]
 80212b6:	681b      	ldr	r3, [r3, #0]
 80212b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80212bc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80212be:	687b      	ldr	r3, [r7, #4]
 80212c0:	2201      	movs	r2, #1
 80212c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80212c6:	69fb      	ldr	r3, [r7, #28]
 80212c8:	f003 0302 	and.w	r3, r3, #2
 80212cc:	2b00      	cmp	r3, #0
 80212ce:	d104      	bne.n	80212da <HAL_SPI_IRQHandler+0x17e>
 80212d0:	69fb      	ldr	r3, [r7, #28]
 80212d2:	f003 0301 	and.w	r3, r3, #1
 80212d6:	2b00      	cmp	r3, #0
 80212d8:	d034      	beq.n	8021344 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80212da:	687b      	ldr	r3, [r7, #4]
 80212dc:	681b      	ldr	r3, [r3, #0]
 80212de:	685a      	ldr	r2, [r3, #4]
 80212e0:	687b      	ldr	r3, [r7, #4]
 80212e2:	681b      	ldr	r3, [r3, #0]
 80212e4:	f022 0203 	bic.w	r2, r2, #3
 80212e8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80212ea:	687b      	ldr	r3, [r7, #4]
 80212ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80212ee:	2b00      	cmp	r3, #0
 80212f0:	d011      	beq.n	8021316 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80212f2:	687b      	ldr	r3, [r7, #4]
 80212f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80212f6:	4a18      	ldr	r2, [pc, #96]	; (8021358 <HAL_SPI_IRQHandler+0x1fc>)
 80212f8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80212fa:	687b      	ldr	r3, [r7, #4]
 80212fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80212fe:	4618      	mov	r0, r3
 8021300:	f7fc fabe 	bl	801d880 <HAL_DMA_Abort_IT>
 8021304:	4603      	mov	r3, r0
 8021306:	2b00      	cmp	r3, #0
 8021308:	d005      	beq.n	8021316 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802130a:	687b      	ldr	r3, [r7, #4]
 802130c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802130e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8021312:	687b      	ldr	r3, [r7, #4]
 8021314:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8021316:	687b      	ldr	r3, [r7, #4]
 8021318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802131a:	2b00      	cmp	r3, #0
 802131c:	d016      	beq.n	802134c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 802131e:	687b      	ldr	r3, [r7, #4]
 8021320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8021322:	4a0d      	ldr	r2, [pc, #52]	; (8021358 <HAL_SPI_IRQHandler+0x1fc>)
 8021324:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8021326:	687b      	ldr	r3, [r7, #4]
 8021328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802132a:	4618      	mov	r0, r3
 802132c:	f7fc faa8 	bl	801d880 <HAL_DMA_Abort_IT>
 8021330:	4603      	mov	r3, r0
 8021332:	2b00      	cmp	r3, #0
 8021334:	d00a      	beq.n	802134c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8021336:	687b      	ldr	r3, [r7, #4]
 8021338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802133a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802133e:	687b      	ldr	r3, [r7, #4]
 8021340:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8021342:	e003      	b.n	802134c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8021344:	6878      	ldr	r0, [r7, #4]
 8021346:	f7f5 f9f3 	bl	8016730 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 802134a:	e000      	b.n	802134e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 802134c:	bf00      	nop
    return;
 802134e:	bf00      	nop
  }
}
 8021350:	3720      	adds	r7, #32
 8021352:	46bd      	mov	sp, r7
 8021354:	bd80      	pop	{r7, pc}
 8021356:	bf00      	nop
 8021358:	08021475 	.word	0x08021475

0802135c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 802135c:	b480      	push	{r7}
 802135e:	b083      	sub	sp, #12
 8021360:	af00      	add	r7, sp, #0
 8021362:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8021364:	bf00      	nop
 8021366:	370c      	adds	r7, #12
 8021368:	46bd      	mov	sp, r7
 802136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802136e:	4770      	bx	lr

08021370 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8021370:	b580      	push	{r7, lr}
 8021372:	b086      	sub	sp, #24
 8021374:	af00      	add	r7, sp, #0
 8021376:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8021378:	687b      	ldr	r3, [r7, #4]
 802137a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802137c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802137e:	f7fb fa6d 	bl	801c85c <HAL_GetTick>
 8021382:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8021384:	687b      	ldr	r3, [r7, #4]
 8021386:	681b      	ldr	r3, [r3, #0]
 8021388:	681b      	ldr	r3, [r3, #0]
 802138a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802138e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8021392:	d03b      	beq.n	802140c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8021394:	697b      	ldr	r3, [r7, #20]
 8021396:	681b      	ldr	r3, [r3, #0]
 8021398:	685a      	ldr	r2, [r3, #4]
 802139a:	697b      	ldr	r3, [r7, #20]
 802139c:	681b      	ldr	r3, [r3, #0]
 802139e:	f022 0220 	bic.w	r2, r2, #32
 80213a2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80213a4:	697b      	ldr	r3, [r7, #20]
 80213a6:	681b      	ldr	r3, [r3, #0]
 80213a8:	685a      	ldr	r2, [r3, #4]
 80213aa:	697b      	ldr	r3, [r7, #20]
 80213ac:	681b      	ldr	r3, [r3, #0]
 80213ae:	f022 0202 	bic.w	r2, r2, #2
 80213b2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80213b4:	693a      	ldr	r2, [r7, #16]
 80213b6:	2164      	movs	r1, #100	; 0x64
 80213b8:	6978      	ldr	r0, [r7, #20]
 80213ba:	f000 f8d9 	bl	8021570 <SPI_EndRxTxTransaction>
 80213be:	4603      	mov	r3, r0
 80213c0:	2b00      	cmp	r3, #0
 80213c2:	d005      	beq.n	80213d0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80213c4:	697b      	ldr	r3, [r7, #20]
 80213c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80213c8:	f043 0220 	orr.w	r2, r3, #32
 80213cc:	697b      	ldr	r3, [r7, #20]
 80213ce:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80213d0:	697b      	ldr	r3, [r7, #20]
 80213d2:	689b      	ldr	r3, [r3, #8]
 80213d4:	2b00      	cmp	r3, #0
 80213d6:	d10a      	bne.n	80213ee <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80213d8:	2300      	movs	r3, #0
 80213da:	60fb      	str	r3, [r7, #12]
 80213dc:	697b      	ldr	r3, [r7, #20]
 80213de:	681b      	ldr	r3, [r3, #0]
 80213e0:	68db      	ldr	r3, [r3, #12]
 80213e2:	60fb      	str	r3, [r7, #12]
 80213e4:	697b      	ldr	r3, [r7, #20]
 80213e6:	681b      	ldr	r3, [r3, #0]
 80213e8:	689b      	ldr	r3, [r3, #8]
 80213ea:	60fb      	str	r3, [r7, #12]
 80213ec:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80213ee:	697b      	ldr	r3, [r7, #20]
 80213f0:	2200      	movs	r2, #0
 80213f2:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80213f4:	697b      	ldr	r3, [r7, #20]
 80213f6:	2201      	movs	r2, #1
 80213f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80213fc:	697b      	ldr	r3, [r7, #20]
 80213fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021400:	2b00      	cmp	r3, #0
 8021402:	d003      	beq.n	802140c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8021404:	6978      	ldr	r0, [r7, #20]
 8021406:	f7f5 f993 	bl	8016730 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 802140a:	e002      	b.n	8021412 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 802140c:	6978      	ldr	r0, [r7, #20]
 802140e:	f7f5 f9a5 	bl	801675c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8021412:	3718      	adds	r7, #24
 8021414:	46bd      	mov	sp, r7
 8021416:	bd80      	pop	{r7, pc}

08021418 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8021418:	b580      	push	{r7, lr}
 802141a:	b084      	sub	sp, #16
 802141c:	af00      	add	r7, sp, #0
 802141e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8021420:	687b      	ldr	r3, [r7, #4]
 8021422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021424:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8021426:	68f8      	ldr	r0, [r7, #12]
 8021428:	f7ff ff98 	bl	802135c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 802142c:	bf00      	nop
 802142e:	3710      	adds	r7, #16
 8021430:	46bd      	mov	sp, r7
 8021432:	bd80      	pop	{r7, pc}

08021434 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8021434:	b580      	push	{r7, lr}
 8021436:	b084      	sub	sp, #16
 8021438:	af00      	add	r7, sp, #0
 802143a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 802143c:	687b      	ldr	r3, [r7, #4]
 802143e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021440:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8021442:	68fb      	ldr	r3, [r7, #12]
 8021444:	681b      	ldr	r3, [r3, #0]
 8021446:	685a      	ldr	r2, [r3, #4]
 8021448:	68fb      	ldr	r3, [r7, #12]
 802144a:	681b      	ldr	r3, [r3, #0]
 802144c:	f022 0203 	bic.w	r2, r2, #3
 8021450:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8021452:	68fb      	ldr	r3, [r7, #12]
 8021454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021456:	f043 0210 	orr.w	r2, r3, #16
 802145a:	68fb      	ldr	r3, [r7, #12]
 802145c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 802145e:	68fb      	ldr	r3, [r7, #12]
 8021460:	2201      	movs	r2, #1
 8021462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8021466:	68f8      	ldr	r0, [r7, #12]
 8021468:	f7f5 f962 	bl	8016730 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 802146c:	bf00      	nop
 802146e:	3710      	adds	r7, #16
 8021470:	46bd      	mov	sp, r7
 8021472:	bd80      	pop	{r7, pc}

08021474 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8021474:	b580      	push	{r7, lr}
 8021476:	b084      	sub	sp, #16
 8021478:	af00      	add	r7, sp, #0
 802147a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 802147c:	687b      	ldr	r3, [r7, #4]
 802147e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021480:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8021482:	68fb      	ldr	r3, [r7, #12]
 8021484:	2200      	movs	r2, #0
 8021486:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8021488:	68fb      	ldr	r3, [r7, #12]
 802148a:	2200      	movs	r2, #0
 802148c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 802148e:	68f8      	ldr	r0, [r7, #12]
 8021490:	f7f5 f94e 	bl	8016730 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8021494:	bf00      	nop
 8021496:	3710      	adds	r7, #16
 8021498:	46bd      	mov	sp, r7
 802149a:	bd80      	pop	{r7, pc}

0802149c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 802149c:	b580      	push	{r7, lr}
 802149e:	b084      	sub	sp, #16
 80214a0:	af00      	add	r7, sp, #0
 80214a2:	60f8      	str	r0, [r7, #12]
 80214a4:	60b9      	str	r1, [r7, #8]
 80214a6:	603b      	str	r3, [r7, #0]
 80214a8:	4613      	mov	r3, r2
 80214aa:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80214ac:	e04c      	b.n	8021548 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80214ae:	683b      	ldr	r3, [r7, #0]
 80214b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80214b4:	d048      	beq.n	8021548 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80214b6:	f7fb f9d1 	bl	801c85c <HAL_GetTick>
 80214ba:	4602      	mov	r2, r0
 80214bc:	69bb      	ldr	r3, [r7, #24]
 80214be:	1ad3      	subs	r3, r2, r3
 80214c0:	683a      	ldr	r2, [r7, #0]
 80214c2:	429a      	cmp	r2, r3
 80214c4:	d902      	bls.n	80214cc <SPI_WaitFlagStateUntilTimeout+0x30>
 80214c6:	683b      	ldr	r3, [r7, #0]
 80214c8:	2b00      	cmp	r3, #0
 80214ca:	d13d      	bne.n	8021548 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80214cc:	68fb      	ldr	r3, [r7, #12]
 80214ce:	681b      	ldr	r3, [r3, #0]
 80214d0:	685a      	ldr	r2, [r3, #4]
 80214d2:	68fb      	ldr	r3, [r7, #12]
 80214d4:	681b      	ldr	r3, [r3, #0]
 80214d6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80214da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80214dc:	68fb      	ldr	r3, [r7, #12]
 80214de:	685b      	ldr	r3, [r3, #4]
 80214e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80214e4:	d111      	bne.n	802150a <SPI_WaitFlagStateUntilTimeout+0x6e>
 80214e6:	68fb      	ldr	r3, [r7, #12]
 80214e8:	689b      	ldr	r3, [r3, #8]
 80214ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80214ee:	d004      	beq.n	80214fa <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80214f0:	68fb      	ldr	r3, [r7, #12]
 80214f2:	689b      	ldr	r3, [r3, #8]
 80214f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80214f8:	d107      	bne.n	802150a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80214fa:	68fb      	ldr	r3, [r7, #12]
 80214fc:	681b      	ldr	r3, [r3, #0]
 80214fe:	681a      	ldr	r2, [r3, #0]
 8021500:	68fb      	ldr	r3, [r7, #12]
 8021502:	681b      	ldr	r3, [r3, #0]
 8021504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8021508:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 802150a:	68fb      	ldr	r3, [r7, #12]
 802150c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802150e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8021512:	d10f      	bne.n	8021534 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8021514:	68fb      	ldr	r3, [r7, #12]
 8021516:	681b      	ldr	r3, [r3, #0]
 8021518:	681a      	ldr	r2, [r3, #0]
 802151a:	68fb      	ldr	r3, [r7, #12]
 802151c:	681b      	ldr	r3, [r3, #0]
 802151e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8021522:	601a      	str	r2, [r3, #0]
 8021524:	68fb      	ldr	r3, [r7, #12]
 8021526:	681b      	ldr	r3, [r3, #0]
 8021528:	681a      	ldr	r2, [r3, #0]
 802152a:	68fb      	ldr	r3, [r7, #12]
 802152c:	681b      	ldr	r3, [r3, #0]
 802152e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8021532:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8021534:	68fb      	ldr	r3, [r7, #12]
 8021536:	2201      	movs	r2, #1
 8021538:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 802153c:	68fb      	ldr	r3, [r7, #12]
 802153e:	2200      	movs	r2, #0
 8021540:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8021544:	2303      	movs	r3, #3
 8021546:	e00f      	b.n	8021568 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8021548:	68fb      	ldr	r3, [r7, #12]
 802154a:	681b      	ldr	r3, [r3, #0]
 802154c:	689a      	ldr	r2, [r3, #8]
 802154e:	68bb      	ldr	r3, [r7, #8]
 8021550:	4013      	ands	r3, r2
 8021552:	68ba      	ldr	r2, [r7, #8]
 8021554:	429a      	cmp	r2, r3
 8021556:	bf0c      	ite	eq
 8021558:	2301      	moveq	r3, #1
 802155a:	2300      	movne	r3, #0
 802155c:	b2db      	uxtb	r3, r3
 802155e:	461a      	mov	r2, r3
 8021560:	79fb      	ldrb	r3, [r7, #7]
 8021562:	429a      	cmp	r2, r3
 8021564:	d1a3      	bne.n	80214ae <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8021566:	2300      	movs	r3, #0
}
 8021568:	4618      	mov	r0, r3
 802156a:	3710      	adds	r7, #16
 802156c:	46bd      	mov	sp, r7
 802156e:	bd80      	pop	{r7, pc}

08021570 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8021570:	b580      	push	{r7, lr}
 8021572:	b088      	sub	sp, #32
 8021574:	af02      	add	r7, sp, #8
 8021576:	60f8      	str	r0, [r7, #12]
 8021578:	60b9      	str	r1, [r7, #8]
 802157a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 802157c:	4b1b      	ldr	r3, [pc, #108]	; (80215ec <SPI_EndRxTxTransaction+0x7c>)
 802157e:	681b      	ldr	r3, [r3, #0]
 8021580:	4a1b      	ldr	r2, [pc, #108]	; (80215f0 <SPI_EndRxTxTransaction+0x80>)
 8021582:	fba2 2303 	umull	r2, r3, r2, r3
 8021586:	0d5b      	lsrs	r3, r3, #21
 8021588:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 802158c:	fb02 f303 	mul.w	r3, r2, r3
 8021590:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8021592:	68fb      	ldr	r3, [r7, #12]
 8021594:	685b      	ldr	r3, [r3, #4]
 8021596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 802159a:	d112      	bne.n	80215c2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 802159c:	687b      	ldr	r3, [r7, #4]
 802159e:	9300      	str	r3, [sp, #0]
 80215a0:	68bb      	ldr	r3, [r7, #8]
 80215a2:	2200      	movs	r2, #0
 80215a4:	2180      	movs	r1, #128	; 0x80
 80215a6:	68f8      	ldr	r0, [r7, #12]
 80215a8:	f7ff ff78 	bl	802149c <SPI_WaitFlagStateUntilTimeout>
 80215ac:	4603      	mov	r3, r0
 80215ae:	2b00      	cmp	r3, #0
 80215b0:	d016      	beq.n	80215e0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80215b2:	68fb      	ldr	r3, [r7, #12]
 80215b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80215b6:	f043 0220 	orr.w	r2, r3, #32
 80215ba:	68fb      	ldr	r3, [r7, #12]
 80215bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80215be:	2303      	movs	r3, #3
 80215c0:	e00f      	b.n	80215e2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80215c2:	697b      	ldr	r3, [r7, #20]
 80215c4:	2b00      	cmp	r3, #0
 80215c6:	d00a      	beq.n	80215de <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80215c8:	697b      	ldr	r3, [r7, #20]
 80215ca:	3b01      	subs	r3, #1
 80215cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80215ce:	68fb      	ldr	r3, [r7, #12]
 80215d0:	681b      	ldr	r3, [r3, #0]
 80215d2:	689b      	ldr	r3, [r3, #8]
 80215d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80215d8:	2b80      	cmp	r3, #128	; 0x80
 80215da:	d0f2      	beq.n	80215c2 <SPI_EndRxTxTransaction+0x52>
 80215dc:	e000      	b.n	80215e0 <SPI_EndRxTxTransaction+0x70>
        break;
 80215de:	bf00      	nop
  }

  return HAL_OK;
 80215e0:	2300      	movs	r3, #0
}
 80215e2:	4618      	mov	r0, r3
 80215e4:	3718      	adds	r7, #24
 80215e6:	46bd      	mov	sp, r7
 80215e8:	bd80      	pop	{r7, pc}
 80215ea:	bf00      	nop
 80215ec:	20000000 	.word	0x20000000
 80215f0:	165e9f81 	.word	0x165e9f81

080215f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80215f4:	b580      	push	{r7, lr}
 80215f6:	b082      	sub	sp, #8
 80215f8:	af00      	add	r7, sp, #0
 80215fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80215fc:	687b      	ldr	r3, [r7, #4]
 80215fe:	2b00      	cmp	r3, #0
 8021600:	d101      	bne.n	8021606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8021602:	2301      	movs	r3, #1
 8021604:	e01d      	b.n	8021642 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8021606:	687b      	ldr	r3, [r7, #4]
 8021608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802160c:	b2db      	uxtb	r3, r3
 802160e:	2b00      	cmp	r3, #0
 8021610:	d106      	bne.n	8021620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8021612:	687b      	ldr	r3, [r7, #4]
 8021614:	2200      	movs	r2, #0
 8021616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 802161a:	6878      	ldr	r0, [r7, #4]
 802161c:	f7f4 fdf4 	bl	8016208 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8021620:	687b      	ldr	r3, [r7, #4]
 8021622:	2202      	movs	r2, #2
 8021624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8021628:	687b      	ldr	r3, [r7, #4]
 802162a:	681a      	ldr	r2, [r3, #0]
 802162c:	687b      	ldr	r3, [r7, #4]
 802162e:	3304      	adds	r3, #4
 8021630:	4619      	mov	r1, r3
 8021632:	4610      	mov	r0, r2
 8021634:	f000 fb36 	bl	8021ca4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8021638:	687b      	ldr	r3, [r7, #4]
 802163a:	2201      	movs	r2, #1
 802163c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8021640:	2300      	movs	r3, #0
}
 8021642:	4618      	mov	r0, r3
 8021644:	3708      	adds	r7, #8
 8021646:	46bd      	mov	sp, r7
 8021648:	bd80      	pop	{r7, pc}

0802164a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 802164a:	b580      	push	{r7, lr}
 802164c:	b082      	sub	sp, #8
 802164e:	af00      	add	r7, sp, #0
 8021650:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8021652:	687b      	ldr	r3, [r7, #4]
 8021654:	2b00      	cmp	r3, #0
 8021656:	d101      	bne.n	802165c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8021658:	2301      	movs	r3, #1
 802165a:	e01d      	b.n	8021698 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802165c:	687b      	ldr	r3, [r7, #4]
 802165e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8021662:	b2db      	uxtb	r3, r3
 8021664:	2b00      	cmp	r3, #0
 8021666:	d106      	bne.n	8021676 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8021668:	687b      	ldr	r3, [r7, #4]
 802166a:	2200      	movs	r2, #0
 802166c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8021670:	6878      	ldr	r0, [r7, #4]
 8021672:	f000 f815 	bl	80216a0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8021676:	687b      	ldr	r3, [r7, #4]
 8021678:	2202      	movs	r2, #2
 802167a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802167e:	687b      	ldr	r3, [r7, #4]
 8021680:	681a      	ldr	r2, [r3, #0]
 8021682:	687b      	ldr	r3, [r7, #4]
 8021684:	3304      	adds	r3, #4
 8021686:	4619      	mov	r1, r3
 8021688:	4610      	mov	r0, r2
 802168a:	f000 fb0b 	bl	8021ca4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802168e:	687b      	ldr	r3, [r7, #4]
 8021690:	2201      	movs	r2, #1
 8021692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8021696:	2300      	movs	r3, #0
}
 8021698:	4618      	mov	r0, r3
 802169a:	3708      	adds	r7, #8
 802169c:	46bd      	mov	sp, r7
 802169e:	bd80      	pop	{r7, pc}

080216a0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80216a0:	b480      	push	{r7}
 80216a2:	b083      	sub	sp, #12
 80216a4:	af00      	add	r7, sp, #0
 80216a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80216a8:	bf00      	nop
 80216aa:	370c      	adds	r7, #12
 80216ac:	46bd      	mov	sp, r7
 80216ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80216b2:	4770      	bx	lr

080216b4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80216b4:	b580      	push	{r7, lr}
 80216b6:	b084      	sub	sp, #16
 80216b8:	af00      	add	r7, sp, #0
 80216ba:	6078      	str	r0, [r7, #4]
 80216bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80216be:	683b      	ldr	r3, [r7, #0]
 80216c0:	2b0c      	cmp	r3, #12
 80216c2:	d841      	bhi.n	8021748 <HAL_TIM_IC_Start_IT+0x94>
 80216c4:	a201      	add	r2, pc, #4	; (adr r2, 80216cc <HAL_TIM_IC_Start_IT+0x18>)
 80216c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80216ca:	bf00      	nop
 80216cc:	08021701 	.word	0x08021701
 80216d0:	08021749 	.word	0x08021749
 80216d4:	08021749 	.word	0x08021749
 80216d8:	08021749 	.word	0x08021749
 80216dc:	08021713 	.word	0x08021713
 80216e0:	08021749 	.word	0x08021749
 80216e4:	08021749 	.word	0x08021749
 80216e8:	08021749 	.word	0x08021749
 80216ec:	08021725 	.word	0x08021725
 80216f0:	08021749 	.word	0x08021749
 80216f4:	08021749 	.word	0x08021749
 80216f8:	08021749 	.word	0x08021749
 80216fc:	08021737 	.word	0x08021737
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8021700:	687b      	ldr	r3, [r7, #4]
 8021702:	681b      	ldr	r3, [r3, #0]
 8021704:	68da      	ldr	r2, [r3, #12]
 8021706:	687b      	ldr	r3, [r7, #4]
 8021708:	681b      	ldr	r3, [r3, #0]
 802170a:	f042 0202 	orr.w	r2, r2, #2
 802170e:	60da      	str	r2, [r3, #12]
      break;
 8021710:	e01b      	b.n	802174a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8021712:	687b      	ldr	r3, [r7, #4]
 8021714:	681b      	ldr	r3, [r3, #0]
 8021716:	68da      	ldr	r2, [r3, #12]
 8021718:	687b      	ldr	r3, [r7, #4]
 802171a:	681b      	ldr	r3, [r3, #0]
 802171c:	f042 0204 	orr.w	r2, r2, #4
 8021720:	60da      	str	r2, [r3, #12]
      break;
 8021722:	e012      	b.n	802174a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8021724:	687b      	ldr	r3, [r7, #4]
 8021726:	681b      	ldr	r3, [r3, #0]
 8021728:	68da      	ldr	r2, [r3, #12]
 802172a:	687b      	ldr	r3, [r7, #4]
 802172c:	681b      	ldr	r3, [r3, #0]
 802172e:	f042 0208 	orr.w	r2, r2, #8
 8021732:	60da      	str	r2, [r3, #12]
      break;
 8021734:	e009      	b.n	802174a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8021736:	687b      	ldr	r3, [r7, #4]
 8021738:	681b      	ldr	r3, [r3, #0]
 802173a:	68da      	ldr	r2, [r3, #12]
 802173c:	687b      	ldr	r3, [r7, #4]
 802173e:	681b      	ldr	r3, [r3, #0]
 8021740:	f042 0210 	orr.w	r2, r2, #16
 8021744:	60da      	str	r2, [r3, #12]
      break;
 8021746:	e000      	b.n	802174a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8021748:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 802174a:	687b      	ldr	r3, [r7, #4]
 802174c:	681b      	ldr	r3, [r3, #0]
 802174e:	2201      	movs	r2, #1
 8021750:	6839      	ldr	r1, [r7, #0]
 8021752:	4618      	mov	r0, r3
 8021754:	f000 fcde 	bl	8022114 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8021758:	687b      	ldr	r3, [r7, #4]
 802175a:	681b      	ldr	r3, [r3, #0]
 802175c:	689b      	ldr	r3, [r3, #8]
 802175e:	f003 0307 	and.w	r3, r3, #7
 8021762:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021764:	68fb      	ldr	r3, [r7, #12]
 8021766:	2b06      	cmp	r3, #6
 8021768:	d007      	beq.n	802177a <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 802176a:	687b      	ldr	r3, [r7, #4]
 802176c:	681b      	ldr	r3, [r3, #0]
 802176e:	681a      	ldr	r2, [r3, #0]
 8021770:	687b      	ldr	r3, [r7, #4]
 8021772:	681b      	ldr	r3, [r3, #0]
 8021774:	f042 0201 	orr.w	r2, r2, #1
 8021778:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 802177a:	2300      	movs	r3, #0
}
 802177c:	4618      	mov	r0, r3
 802177e:	3710      	adds	r7, #16
 8021780:	46bd      	mov	sp, r7
 8021782:	bd80      	pop	{r7, pc}

08021784 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8021784:	b580      	push	{r7, lr}
 8021786:	b082      	sub	sp, #8
 8021788:	af00      	add	r7, sp, #0
 802178a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 802178c:	687b      	ldr	r3, [r7, #4]
 802178e:	681b      	ldr	r3, [r3, #0]
 8021790:	691b      	ldr	r3, [r3, #16]
 8021792:	f003 0302 	and.w	r3, r3, #2
 8021796:	2b02      	cmp	r3, #2
 8021798:	d122      	bne.n	80217e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 802179a:	687b      	ldr	r3, [r7, #4]
 802179c:	681b      	ldr	r3, [r3, #0]
 802179e:	68db      	ldr	r3, [r3, #12]
 80217a0:	f003 0302 	and.w	r3, r3, #2
 80217a4:	2b02      	cmp	r3, #2
 80217a6:	d11b      	bne.n	80217e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80217a8:	687b      	ldr	r3, [r7, #4]
 80217aa:	681b      	ldr	r3, [r3, #0]
 80217ac:	f06f 0202 	mvn.w	r2, #2
 80217b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80217b2:	687b      	ldr	r3, [r7, #4]
 80217b4:	2201      	movs	r2, #1
 80217b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80217b8:	687b      	ldr	r3, [r7, #4]
 80217ba:	681b      	ldr	r3, [r3, #0]
 80217bc:	699b      	ldr	r3, [r3, #24]
 80217be:	f003 0303 	and.w	r3, r3, #3
 80217c2:	2b00      	cmp	r3, #0
 80217c4:	d003      	beq.n	80217ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80217c6:	6878      	ldr	r0, [r7, #4]
 80217c8:	f7f4 fd6e 	bl	80162a8 <HAL_TIM_IC_CaptureCallback>
 80217cc:	e005      	b.n	80217da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80217ce:	6878      	ldr	r0, [r7, #4]
 80217d0:	f000 fa4a 	bl	8021c68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80217d4:	6878      	ldr	r0, [r7, #4]
 80217d6:	f000 fa51 	bl	8021c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80217da:	687b      	ldr	r3, [r7, #4]
 80217dc:	2200      	movs	r2, #0
 80217de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80217e0:	687b      	ldr	r3, [r7, #4]
 80217e2:	681b      	ldr	r3, [r3, #0]
 80217e4:	691b      	ldr	r3, [r3, #16]
 80217e6:	f003 0304 	and.w	r3, r3, #4
 80217ea:	2b04      	cmp	r3, #4
 80217ec:	d122      	bne.n	8021834 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80217ee:	687b      	ldr	r3, [r7, #4]
 80217f0:	681b      	ldr	r3, [r3, #0]
 80217f2:	68db      	ldr	r3, [r3, #12]
 80217f4:	f003 0304 	and.w	r3, r3, #4
 80217f8:	2b04      	cmp	r3, #4
 80217fa:	d11b      	bne.n	8021834 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80217fc:	687b      	ldr	r3, [r7, #4]
 80217fe:	681b      	ldr	r3, [r3, #0]
 8021800:	f06f 0204 	mvn.w	r2, #4
 8021804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8021806:	687b      	ldr	r3, [r7, #4]
 8021808:	2202      	movs	r2, #2
 802180a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 802180c:	687b      	ldr	r3, [r7, #4]
 802180e:	681b      	ldr	r3, [r3, #0]
 8021810:	699b      	ldr	r3, [r3, #24]
 8021812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8021816:	2b00      	cmp	r3, #0
 8021818:	d003      	beq.n	8021822 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802181a:	6878      	ldr	r0, [r7, #4]
 802181c:	f7f4 fd44 	bl	80162a8 <HAL_TIM_IC_CaptureCallback>
 8021820:	e005      	b.n	802182e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8021822:	6878      	ldr	r0, [r7, #4]
 8021824:	f000 fa20 	bl	8021c68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8021828:	6878      	ldr	r0, [r7, #4]
 802182a:	f000 fa27 	bl	8021c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802182e:	687b      	ldr	r3, [r7, #4]
 8021830:	2200      	movs	r2, #0
 8021832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8021834:	687b      	ldr	r3, [r7, #4]
 8021836:	681b      	ldr	r3, [r3, #0]
 8021838:	691b      	ldr	r3, [r3, #16]
 802183a:	f003 0308 	and.w	r3, r3, #8
 802183e:	2b08      	cmp	r3, #8
 8021840:	d122      	bne.n	8021888 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8021842:	687b      	ldr	r3, [r7, #4]
 8021844:	681b      	ldr	r3, [r3, #0]
 8021846:	68db      	ldr	r3, [r3, #12]
 8021848:	f003 0308 	and.w	r3, r3, #8
 802184c:	2b08      	cmp	r3, #8
 802184e:	d11b      	bne.n	8021888 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8021850:	687b      	ldr	r3, [r7, #4]
 8021852:	681b      	ldr	r3, [r3, #0]
 8021854:	f06f 0208 	mvn.w	r2, #8
 8021858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 802185a:	687b      	ldr	r3, [r7, #4]
 802185c:	2204      	movs	r2, #4
 802185e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8021860:	687b      	ldr	r3, [r7, #4]
 8021862:	681b      	ldr	r3, [r3, #0]
 8021864:	69db      	ldr	r3, [r3, #28]
 8021866:	f003 0303 	and.w	r3, r3, #3
 802186a:	2b00      	cmp	r3, #0
 802186c:	d003      	beq.n	8021876 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802186e:	6878      	ldr	r0, [r7, #4]
 8021870:	f7f4 fd1a 	bl	80162a8 <HAL_TIM_IC_CaptureCallback>
 8021874:	e005      	b.n	8021882 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8021876:	6878      	ldr	r0, [r7, #4]
 8021878:	f000 f9f6 	bl	8021c68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802187c:	6878      	ldr	r0, [r7, #4]
 802187e:	f000 f9fd 	bl	8021c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8021882:	687b      	ldr	r3, [r7, #4]
 8021884:	2200      	movs	r2, #0
 8021886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8021888:	687b      	ldr	r3, [r7, #4]
 802188a:	681b      	ldr	r3, [r3, #0]
 802188c:	691b      	ldr	r3, [r3, #16]
 802188e:	f003 0310 	and.w	r3, r3, #16
 8021892:	2b10      	cmp	r3, #16
 8021894:	d122      	bne.n	80218dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8021896:	687b      	ldr	r3, [r7, #4]
 8021898:	681b      	ldr	r3, [r3, #0]
 802189a:	68db      	ldr	r3, [r3, #12]
 802189c:	f003 0310 	and.w	r3, r3, #16
 80218a0:	2b10      	cmp	r3, #16
 80218a2:	d11b      	bne.n	80218dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80218a4:	687b      	ldr	r3, [r7, #4]
 80218a6:	681b      	ldr	r3, [r3, #0]
 80218a8:	f06f 0210 	mvn.w	r2, #16
 80218ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80218ae:	687b      	ldr	r3, [r7, #4]
 80218b0:	2208      	movs	r2, #8
 80218b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80218b4:	687b      	ldr	r3, [r7, #4]
 80218b6:	681b      	ldr	r3, [r3, #0]
 80218b8:	69db      	ldr	r3, [r3, #28]
 80218ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80218be:	2b00      	cmp	r3, #0
 80218c0:	d003      	beq.n	80218ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80218c2:	6878      	ldr	r0, [r7, #4]
 80218c4:	f7f4 fcf0 	bl	80162a8 <HAL_TIM_IC_CaptureCallback>
 80218c8:	e005      	b.n	80218d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80218ca:	6878      	ldr	r0, [r7, #4]
 80218cc:	f000 f9cc 	bl	8021c68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80218d0:	6878      	ldr	r0, [r7, #4]
 80218d2:	f000 f9d3 	bl	8021c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80218d6:	687b      	ldr	r3, [r7, #4]
 80218d8:	2200      	movs	r2, #0
 80218da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80218dc:	687b      	ldr	r3, [r7, #4]
 80218de:	681b      	ldr	r3, [r3, #0]
 80218e0:	691b      	ldr	r3, [r3, #16]
 80218e2:	f003 0301 	and.w	r3, r3, #1
 80218e6:	2b01      	cmp	r3, #1
 80218e8:	d10e      	bne.n	8021908 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80218ea:	687b      	ldr	r3, [r7, #4]
 80218ec:	681b      	ldr	r3, [r3, #0]
 80218ee:	68db      	ldr	r3, [r3, #12]
 80218f0:	f003 0301 	and.w	r3, r3, #1
 80218f4:	2b01      	cmp	r3, #1
 80218f6:	d107      	bne.n	8021908 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80218f8:	687b      	ldr	r3, [r7, #4]
 80218fa:	681b      	ldr	r3, [r3, #0]
 80218fc:	f06f 0201 	mvn.w	r2, #1
 8021900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8021902:	6878      	ldr	r0, [r7, #4]
 8021904:	f000 f9a6 	bl	8021c54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8021908:	687b      	ldr	r3, [r7, #4]
 802190a:	681b      	ldr	r3, [r3, #0]
 802190c:	691b      	ldr	r3, [r3, #16]
 802190e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021912:	2b80      	cmp	r3, #128	; 0x80
 8021914:	d10e      	bne.n	8021934 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8021916:	687b      	ldr	r3, [r7, #4]
 8021918:	681b      	ldr	r3, [r3, #0]
 802191a:	68db      	ldr	r3, [r3, #12]
 802191c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021920:	2b80      	cmp	r3, #128	; 0x80
 8021922:	d107      	bne.n	8021934 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8021924:	687b      	ldr	r3, [r7, #4]
 8021926:	681b      	ldr	r3, [r3, #0]
 8021928:	f06f 0280 	mvn.w	r2, #128	; 0x80
 802192c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 802192e:	6878      	ldr	r0, [r7, #4]
 8021930:	f000 fc8e 	bl	8022250 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8021934:	687b      	ldr	r3, [r7, #4]
 8021936:	681b      	ldr	r3, [r3, #0]
 8021938:	691b      	ldr	r3, [r3, #16]
 802193a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802193e:	2b40      	cmp	r3, #64	; 0x40
 8021940:	d10e      	bne.n	8021960 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8021942:	687b      	ldr	r3, [r7, #4]
 8021944:	681b      	ldr	r3, [r3, #0]
 8021946:	68db      	ldr	r3, [r3, #12]
 8021948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802194c:	2b40      	cmp	r3, #64	; 0x40
 802194e:	d107      	bne.n	8021960 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8021950:	687b      	ldr	r3, [r7, #4]
 8021952:	681b      	ldr	r3, [r3, #0]
 8021954:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8021958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 802195a:	6878      	ldr	r0, [r7, #4]
 802195c:	f000 f998 	bl	8021c90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8021960:	687b      	ldr	r3, [r7, #4]
 8021962:	681b      	ldr	r3, [r3, #0]
 8021964:	691b      	ldr	r3, [r3, #16]
 8021966:	f003 0320 	and.w	r3, r3, #32
 802196a:	2b20      	cmp	r3, #32
 802196c:	d10e      	bne.n	802198c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 802196e:	687b      	ldr	r3, [r7, #4]
 8021970:	681b      	ldr	r3, [r3, #0]
 8021972:	68db      	ldr	r3, [r3, #12]
 8021974:	f003 0320 	and.w	r3, r3, #32
 8021978:	2b20      	cmp	r3, #32
 802197a:	d107      	bne.n	802198c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 802197c:	687b      	ldr	r3, [r7, #4]
 802197e:	681b      	ldr	r3, [r3, #0]
 8021980:	f06f 0220 	mvn.w	r2, #32
 8021984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8021986:	6878      	ldr	r0, [r7, #4]
 8021988:	f000 fc58 	bl	802223c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 802198c:	bf00      	nop
 802198e:	3708      	adds	r7, #8
 8021990:	46bd      	mov	sp, r7
 8021992:	bd80      	pop	{r7, pc}

08021994 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8021994:	b580      	push	{r7, lr}
 8021996:	b084      	sub	sp, #16
 8021998:	af00      	add	r7, sp, #0
 802199a:	60f8      	str	r0, [r7, #12]
 802199c:	60b9      	str	r1, [r7, #8]
 802199e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80219a0:	68fb      	ldr	r3, [r7, #12]
 80219a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80219a6:	2b01      	cmp	r3, #1
 80219a8:	d101      	bne.n	80219ae <HAL_TIM_IC_ConfigChannel+0x1a>
 80219aa:	2302      	movs	r3, #2
 80219ac:	e08a      	b.n	8021ac4 <HAL_TIM_IC_ConfigChannel+0x130>
 80219ae:	68fb      	ldr	r3, [r7, #12]
 80219b0:	2201      	movs	r2, #1
 80219b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80219b6:	68fb      	ldr	r3, [r7, #12]
 80219b8:	2202      	movs	r2, #2
 80219ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80219be:	687b      	ldr	r3, [r7, #4]
 80219c0:	2b00      	cmp	r3, #0
 80219c2:	d11b      	bne.n	80219fc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80219c4:	68fb      	ldr	r3, [r7, #12]
 80219c6:	6818      	ldr	r0, [r3, #0]
 80219c8:	68bb      	ldr	r3, [r7, #8]
 80219ca:	6819      	ldr	r1, [r3, #0]
 80219cc:	68bb      	ldr	r3, [r7, #8]
 80219ce:	685a      	ldr	r2, [r3, #4]
 80219d0:	68bb      	ldr	r3, [r7, #8]
 80219d2:	68db      	ldr	r3, [r3, #12]
 80219d4:	f000 f9e6 	bl	8021da4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80219d8:	68fb      	ldr	r3, [r7, #12]
 80219da:	681b      	ldr	r3, [r3, #0]
 80219dc:	699a      	ldr	r2, [r3, #24]
 80219de:	68fb      	ldr	r3, [r7, #12]
 80219e0:	681b      	ldr	r3, [r3, #0]
 80219e2:	f022 020c 	bic.w	r2, r2, #12
 80219e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80219e8:	68fb      	ldr	r3, [r7, #12]
 80219ea:	681b      	ldr	r3, [r3, #0]
 80219ec:	6999      	ldr	r1, [r3, #24]
 80219ee:	68bb      	ldr	r3, [r7, #8]
 80219f0:	689a      	ldr	r2, [r3, #8]
 80219f2:	68fb      	ldr	r3, [r7, #12]
 80219f4:	681b      	ldr	r3, [r3, #0]
 80219f6:	430a      	orrs	r2, r1
 80219f8:	619a      	str	r2, [r3, #24]
 80219fa:	e05a      	b.n	8021ab2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80219fc:	687b      	ldr	r3, [r7, #4]
 80219fe:	2b04      	cmp	r3, #4
 8021a00:	d11c      	bne.n	8021a3c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8021a02:	68fb      	ldr	r3, [r7, #12]
 8021a04:	6818      	ldr	r0, [r3, #0]
 8021a06:	68bb      	ldr	r3, [r7, #8]
 8021a08:	6819      	ldr	r1, [r3, #0]
 8021a0a:	68bb      	ldr	r3, [r7, #8]
 8021a0c:	685a      	ldr	r2, [r3, #4]
 8021a0e:	68bb      	ldr	r3, [r7, #8]
 8021a10:	68db      	ldr	r3, [r3, #12]
 8021a12:	f000 fa5e 	bl	8021ed2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8021a16:	68fb      	ldr	r3, [r7, #12]
 8021a18:	681b      	ldr	r3, [r3, #0]
 8021a1a:	699a      	ldr	r2, [r3, #24]
 8021a1c:	68fb      	ldr	r3, [r7, #12]
 8021a1e:	681b      	ldr	r3, [r3, #0]
 8021a20:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8021a24:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8021a26:	68fb      	ldr	r3, [r7, #12]
 8021a28:	681b      	ldr	r3, [r3, #0]
 8021a2a:	6999      	ldr	r1, [r3, #24]
 8021a2c:	68bb      	ldr	r3, [r7, #8]
 8021a2e:	689b      	ldr	r3, [r3, #8]
 8021a30:	021a      	lsls	r2, r3, #8
 8021a32:	68fb      	ldr	r3, [r7, #12]
 8021a34:	681b      	ldr	r3, [r3, #0]
 8021a36:	430a      	orrs	r2, r1
 8021a38:	619a      	str	r2, [r3, #24]
 8021a3a:	e03a      	b.n	8021ab2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8021a3c:	687b      	ldr	r3, [r7, #4]
 8021a3e:	2b08      	cmp	r3, #8
 8021a40:	d11b      	bne.n	8021a7a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8021a42:	68fb      	ldr	r3, [r7, #12]
 8021a44:	6818      	ldr	r0, [r3, #0]
 8021a46:	68bb      	ldr	r3, [r7, #8]
 8021a48:	6819      	ldr	r1, [r3, #0]
 8021a4a:	68bb      	ldr	r3, [r7, #8]
 8021a4c:	685a      	ldr	r2, [r3, #4]
 8021a4e:	68bb      	ldr	r3, [r7, #8]
 8021a50:	68db      	ldr	r3, [r3, #12]
 8021a52:	f000 faab 	bl	8021fac <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8021a56:	68fb      	ldr	r3, [r7, #12]
 8021a58:	681b      	ldr	r3, [r3, #0]
 8021a5a:	69da      	ldr	r2, [r3, #28]
 8021a5c:	68fb      	ldr	r3, [r7, #12]
 8021a5e:	681b      	ldr	r3, [r3, #0]
 8021a60:	f022 020c 	bic.w	r2, r2, #12
 8021a64:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8021a66:	68fb      	ldr	r3, [r7, #12]
 8021a68:	681b      	ldr	r3, [r3, #0]
 8021a6a:	69d9      	ldr	r1, [r3, #28]
 8021a6c:	68bb      	ldr	r3, [r7, #8]
 8021a6e:	689a      	ldr	r2, [r3, #8]
 8021a70:	68fb      	ldr	r3, [r7, #12]
 8021a72:	681b      	ldr	r3, [r3, #0]
 8021a74:	430a      	orrs	r2, r1
 8021a76:	61da      	str	r2, [r3, #28]
 8021a78:	e01b      	b.n	8021ab2 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8021a7a:	68fb      	ldr	r3, [r7, #12]
 8021a7c:	6818      	ldr	r0, [r3, #0]
 8021a7e:	68bb      	ldr	r3, [r7, #8]
 8021a80:	6819      	ldr	r1, [r3, #0]
 8021a82:	68bb      	ldr	r3, [r7, #8]
 8021a84:	685a      	ldr	r2, [r3, #4]
 8021a86:	68bb      	ldr	r3, [r7, #8]
 8021a88:	68db      	ldr	r3, [r3, #12]
 8021a8a:	f000 facb 	bl	8022024 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8021a8e:	68fb      	ldr	r3, [r7, #12]
 8021a90:	681b      	ldr	r3, [r3, #0]
 8021a92:	69da      	ldr	r2, [r3, #28]
 8021a94:	68fb      	ldr	r3, [r7, #12]
 8021a96:	681b      	ldr	r3, [r3, #0]
 8021a98:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8021a9c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8021a9e:	68fb      	ldr	r3, [r7, #12]
 8021aa0:	681b      	ldr	r3, [r3, #0]
 8021aa2:	69d9      	ldr	r1, [r3, #28]
 8021aa4:	68bb      	ldr	r3, [r7, #8]
 8021aa6:	689b      	ldr	r3, [r3, #8]
 8021aa8:	021a      	lsls	r2, r3, #8
 8021aaa:	68fb      	ldr	r3, [r7, #12]
 8021aac:	681b      	ldr	r3, [r3, #0]
 8021aae:	430a      	orrs	r2, r1
 8021ab0:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8021ab2:	68fb      	ldr	r3, [r7, #12]
 8021ab4:	2201      	movs	r2, #1
 8021ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8021aba:	68fb      	ldr	r3, [r7, #12]
 8021abc:	2200      	movs	r2, #0
 8021abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8021ac2:	2300      	movs	r3, #0
}
 8021ac4:	4618      	mov	r0, r3
 8021ac6:	3710      	adds	r7, #16
 8021ac8:	46bd      	mov	sp, r7
 8021aca:	bd80      	pop	{r7, pc}

08021acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8021acc:	b580      	push	{r7, lr}
 8021ace:	b084      	sub	sp, #16
 8021ad0:	af00      	add	r7, sp, #0
 8021ad2:	6078      	str	r0, [r7, #4]
 8021ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8021ad6:	687b      	ldr	r3, [r7, #4]
 8021ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8021adc:	2b01      	cmp	r3, #1
 8021ade:	d101      	bne.n	8021ae4 <HAL_TIM_ConfigClockSource+0x18>
 8021ae0:	2302      	movs	r3, #2
 8021ae2:	e0b3      	b.n	8021c4c <HAL_TIM_ConfigClockSource+0x180>
 8021ae4:	687b      	ldr	r3, [r7, #4]
 8021ae6:	2201      	movs	r2, #1
 8021ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8021aec:	687b      	ldr	r3, [r7, #4]
 8021aee:	2202      	movs	r2, #2
 8021af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8021af4:	687b      	ldr	r3, [r7, #4]
 8021af6:	681b      	ldr	r3, [r3, #0]
 8021af8:	689b      	ldr	r3, [r3, #8]
 8021afa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8021afc:	68fb      	ldr	r3, [r7, #12]
 8021afe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8021b02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8021b04:	68fb      	ldr	r3, [r7, #12]
 8021b06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8021b0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8021b0c:	687b      	ldr	r3, [r7, #4]
 8021b0e:	681b      	ldr	r3, [r3, #0]
 8021b10:	68fa      	ldr	r2, [r7, #12]
 8021b12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8021b14:	683b      	ldr	r3, [r7, #0]
 8021b16:	681b      	ldr	r3, [r3, #0]
 8021b18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8021b1c:	d03e      	beq.n	8021b9c <HAL_TIM_ConfigClockSource+0xd0>
 8021b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8021b22:	f200 8087 	bhi.w	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021b2a:	f000 8085 	beq.w	8021c38 <HAL_TIM_ConfigClockSource+0x16c>
 8021b2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021b32:	d87f      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b34:	2b70      	cmp	r3, #112	; 0x70
 8021b36:	d01a      	beq.n	8021b6e <HAL_TIM_ConfigClockSource+0xa2>
 8021b38:	2b70      	cmp	r3, #112	; 0x70
 8021b3a:	d87b      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b3c:	2b60      	cmp	r3, #96	; 0x60
 8021b3e:	d050      	beq.n	8021be2 <HAL_TIM_ConfigClockSource+0x116>
 8021b40:	2b60      	cmp	r3, #96	; 0x60
 8021b42:	d877      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b44:	2b50      	cmp	r3, #80	; 0x50
 8021b46:	d03c      	beq.n	8021bc2 <HAL_TIM_ConfigClockSource+0xf6>
 8021b48:	2b50      	cmp	r3, #80	; 0x50
 8021b4a:	d873      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b4c:	2b40      	cmp	r3, #64	; 0x40
 8021b4e:	d058      	beq.n	8021c02 <HAL_TIM_ConfigClockSource+0x136>
 8021b50:	2b40      	cmp	r3, #64	; 0x40
 8021b52:	d86f      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b54:	2b30      	cmp	r3, #48	; 0x30
 8021b56:	d064      	beq.n	8021c22 <HAL_TIM_ConfigClockSource+0x156>
 8021b58:	2b30      	cmp	r3, #48	; 0x30
 8021b5a:	d86b      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b5c:	2b20      	cmp	r3, #32
 8021b5e:	d060      	beq.n	8021c22 <HAL_TIM_ConfigClockSource+0x156>
 8021b60:	2b20      	cmp	r3, #32
 8021b62:	d867      	bhi.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
 8021b64:	2b00      	cmp	r3, #0
 8021b66:	d05c      	beq.n	8021c22 <HAL_TIM_ConfigClockSource+0x156>
 8021b68:	2b10      	cmp	r3, #16
 8021b6a:	d05a      	beq.n	8021c22 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8021b6c:	e062      	b.n	8021c34 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8021b6e:	687b      	ldr	r3, [r7, #4]
 8021b70:	6818      	ldr	r0, [r3, #0]
 8021b72:	683b      	ldr	r3, [r7, #0]
 8021b74:	6899      	ldr	r1, [r3, #8]
 8021b76:	683b      	ldr	r3, [r7, #0]
 8021b78:	685a      	ldr	r2, [r3, #4]
 8021b7a:	683b      	ldr	r3, [r7, #0]
 8021b7c:	68db      	ldr	r3, [r3, #12]
 8021b7e:	f000 faa9 	bl	80220d4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8021b82:	687b      	ldr	r3, [r7, #4]
 8021b84:	681b      	ldr	r3, [r3, #0]
 8021b86:	689b      	ldr	r3, [r3, #8]
 8021b88:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8021b8a:	68fb      	ldr	r3, [r7, #12]
 8021b8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8021b90:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8021b92:	687b      	ldr	r3, [r7, #4]
 8021b94:	681b      	ldr	r3, [r3, #0]
 8021b96:	68fa      	ldr	r2, [r7, #12]
 8021b98:	609a      	str	r2, [r3, #8]
      break;
 8021b9a:	e04e      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8021b9c:	687b      	ldr	r3, [r7, #4]
 8021b9e:	6818      	ldr	r0, [r3, #0]
 8021ba0:	683b      	ldr	r3, [r7, #0]
 8021ba2:	6899      	ldr	r1, [r3, #8]
 8021ba4:	683b      	ldr	r3, [r7, #0]
 8021ba6:	685a      	ldr	r2, [r3, #4]
 8021ba8:	683b      	ldr	r3, [r7, #0]
 8021baa:	68db      	ldr	r3, [r3, #12]
 8021bac:	f000 fa92 	bl	80220d4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8021bb0:	687b      	ldr	r3, [r7, #4]
 8021bb2:	681b      	ldr	r3, [r3, #0]
 8021bb4:	689a      	ldr	r2, [r3, #8]
 8021bb6:	687b      	ldr	r3, [r7, #4]
 8021bb8:	681b      	ldr	r3, [r3, #0]
 8021bba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8021bbe:	609a      	str	r2, [r3, #8]
      break;
 8021bc0:	e03b      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8021bc2:	687b      	ldr	r3, [r7, #4]
 8021bc4:	6818      	ldr	r0, [r3, #0]
 8021bc6:	683b      	ldr	r3, [r7, #0]
 8021bc8:	6859      	ldr	r1, [r3, #4]
 8021bca:	683b      	ldr	r3, [r7, #0]
 8021bcc:	68db      	ldr	r3, [r3, #12]
 8021bce:	461a      	mov	r2, r3
 8021bd0:	f000 f950 	bl	8021e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8021bd4:	687b      	ldr	r3, [r7, #4]
 8021bd6:	681b      	ldr	r3, [r3, #0]
 8021bd8:	2150      	movs	r1, #80	; 0x50
 8021bda:	4618      	mov	r0, r3
 8021bdc:	f000 fa5f 	bl	802209e <TIM_ITRx_SetConfig>
      break;
 8021be0:	e02b      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8021be2:	687b      	ldr	r3, [r7, #4]
 8021be4:	6818      	ldr	r0, [r3, #0]
 8021be6:	683b      	ldr	r3, [r7, #0]
 8021be8:	6859      	ldr	r1, [r3, #4]
 8021bea:	683b      	ldr	r3, [r7, #0]
 8021bec:	68db      	ldr	r3, [r3, #12]
 8021bee:	461a      	mov	r2, r3
 8021bf0:	f000 f9ac 	bl	8021f4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8021bf4:	687b      	ldr	r3, [r7, #4]
 8021bf6:	681b      	ldr	r3, [r3, #0]
 8021bf8:	2160      	movs	r1, #96	; 0x60
 8021bfa:	4618      	mov	r0, r3
 8021bfc:	f000 fa4f 	bl	802209e <TIM_ITRx_SetConfig>
      break;
 8021c00:	e01b      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8021c02:	687b      	ldr	r3, [r7, #4]
 8021c04:	6818      	ldr	r0, [r3, #0]
 8021c06:	683b      	ldr	r3, [r7, #0]
 8021c08:	6859      	ldr	r1, [r3, #4]
 8021c0a:	683b      	ldr	r3, [r7, #0]
 8021c0c:	68db      	ldr	r3, [r3, #12]
 8021c0e:	461a      	mov	r2, r3
 8021c10:	f000 f930 	bl	8021e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8021c14:	687b      	ldr	r3, [r7, #4]
 8021c16:	681b      	ldr	r3, [r3, #0]
 8021c18:	2140      	movs	r1, #64	; 0x40
 8021c1a:	4618      	mov	r0, r3
 8021c1c:	f000 fa3f 	bl	802209e <TIM_ITRx_SetConfig>
      break;
 8021c20:	e00b      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8021c22:	687b      	ldr	r3, [r7, #4]
 8021c24:	681a      	ldr	r2, [r3, #0]
 8021c26:	683b      	ldr	r3, [r7, #0]
 8021c28:	681b      	ldr	r3, [r3, #0]
 8021c2a:	4619      	mov	r1, r3
 8021c2c:	4610      	mov	r0, r2
 8021c2e:	f000 fa36 	bl	802209e <TIM_ITRx_SetConfig>
      break;
 8021c32:	e002      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8021c34:	bf00      	nop
 8021c36:	e000      	b.n	8021c3a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8021c38:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8021c3a:	687b      	ldr	r3, [r7, #4]
 8021c3c:	2201      	movs	r2, #1
 8021c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8021c42:	687b      	ldr	r3, [r7, #4]
 8021c44:	2200      	movs	r2, #0
 8021c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8021c4a:	2300      	movs	r3, #0
}
 8021c4c:	4618      	mov	r0, r3
 8021c4e:	3710      	adds	r7, #16
 8021c50:	46bd      	mov	sp, r7
 8021c52:	bd80      	pop	{r7, pc}

08021c54 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8021c54:	b480      	push	{r7}
 8021c56:	b083      	sub	sp, #12
 8021c58:	af00      	add	r7, sp, #0
 8021c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8021c5c:	bf00      	nop
 8021c5e:	370c      	adds	r7, #12
 8021c60:	46bd      	mov	sp, r7
 8021c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c66:	4770      	bx	lr

08021c68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8021c68:	b480      	push	{r7}
 8021c6a:	b083      	sub	sp, #12
 8021c6c:	af00      	add	r7, sp, #0
 8021c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8021c70:	bf00      	nop
 8021c72:	370c      	adds	r7, #12
 8021c74:	46bd      	mov	sp, r7
 8021c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c7a:	4770      	bx	lr

08021c7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8021c7c:	b480      	push	{r7}
 8021c7e:	b083      	sub	sp, #12
 8021c80:	af00      	add	r7, sp, #0
 8021c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8021c84:	bf00      	nop
 8021c86:	370c      	adds	r7, #12
 8021c88:	46bd      	mov	sp, r7
 8021c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c8e:	4770      	bx	lr

08021c90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8021c90:	b480      	push	{r7}
 8021c92:	b083      	sub	sp, #12
 8021c94:	af00      	add	r7, sp, #0
 8021c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8021c98:	bf00      	nop
 8021c9a:	370c      	adds	r7, #12
 8021c9c:	46bd      	mov	sp, r7
 8021c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ca2:	4770      	bx	lr

08021ca4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8021ca4:	b480      	push	{r7}
 8021ca6:	b085      	sub	sp, #20
 8021ca8:	af00      	add	r7, sp, #0
 8021caa:	6078      	str	r0, [r7, #4]
 8021cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8021cae:	687b      	ldr	r3, [r7, #4]
 8021cb0:	681b      	ldr	r3, [r3, #0]
 8021cb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8021cb4:	687b      	ldr	r3, [r7, #4]
 8021cb6:	4a34      	ldr	r2, [pc, #208]	; (8021d88 <TIM_Base_SetConfig+0xe4>)
 8021cb8:	4293      	cmp	r3, r2
 8021cba:	d00f      	beq.n	8021cdc <TIM_Base_SetConfig+0x38>
 8021cbc:	687b      	ldr	r3, [r7, #4]
 8021cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021cc2:	d00b      	beq.n	8021cdc <TIM_Base_SetConfig+0x38>
 8021cc4:	687b      	ldr	r3, [r7, #4]
 8021cc6:	4a31      	ldr	r2, [pc, #196]	; (8021d8c <TIM_Base_SetConfig+0xe8>)
 8021cc8:	4293      	cmp	r3, r2
 8021cca:	d007      	beq.n	8021cdc <TIM_Base_SetConfig+0x38>
 8021ccc:	687b      	ldr	r3, [r7, #4]
 8021cce:	4a30      	ldr	r2, [pc, #192]	; (8021d90 <TIM_Base_SetConfig+0xec>)
 8021cd0:	4293      	cmp	r3, r2
 8021cd2:	d003      	beq.n	8021cdc <TIM_Base_SetConfig+0x38>
 8021cd4:	687b      	ldr	r3, [r7, #4]
 8021cd6:	4a2f      	ldr	r2, [pc, #188]	; (8021d94 <TIM_Base_SetConfig+0xf0>)
 8021cd8:	4293      	cmp	r3, r2
 8021cda:	d108      	bne.n	8021cee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8021cdc:	68fb      	ldr	r3, [r7, #12]
 8021cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8021ce2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8021ce4:	683b      	ldr	r3, [r7, #0]
 8021ce6:	685b      	ldr	r3, [r3, #4]
 8021ce8:	68fa      	ldr	r2, [r7, #12]
 8021cea:	4313      	orrs	r3, r2
 8021cec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8021cee:	687b      	ldr	r3, [r7, #4]
 8021cf0:	4a25      	ldr	r2, [pc, #148]	; (8021d88 <TIM_Base_SetConfig+0xe4>)
 8021cf2:	4293      	cmp	r3, r2
 8021cf4:	d01b      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021cf6:	687b      	ldr	r3, [r7, #4]
 8021cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021cfc:	d017      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021cfe:	687b      	ldr	r3, [r7, #4]
 8021d00:	4a22      	ldr	r2, [pc, #136]	; (8021d8c <TIM_Base_SetConfig+0xe8>)
 8021d02:	4293      	cmp	r3, r2
 8021d04:	d013      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021d06:	687b      	ldr	r3, [r7, #4]
 8021d08:	4a21      	ldr	r2, [pc, #132]	; (8021d90 <TIM_Base_SetConfig+0xec>)
 8021d0a:	4293      	cmp	r3, r2
 8021d0c:	d00f      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021d0e:	687b      	ldr	r3, [r7, #4]
 8021d10:	4a20      	ldr	r2, [pc, #128]	; (8021d94 <TIM_Base_SetConfig+0xf0>)
 8021d12:	4293      	cmp	r3, r2
 8021d14:	d00b      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021d16:	687b      	ldr	r3, [r7, #4]
 8021d18:	4a1f      	ldr	r2, [pc, #124]	; (8021d98 <TIM_Base_SetConfig+0xf4>)
 8021d1a:	4293      	cmp	r3, r2
 8021d1c:	d007      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021d1e:	687b      	ldr	r3, [r7, #4]
 8021d20:	4a1e      	ldr	r2, [pc, #120]	; (8021d9c <TIM_Base_SetConfig+0xf8>)
 8021d22:	4293      	cmp	r3, r2
 8021d24:	d003      	beq.n	8021d2e <TIM_Base_SetConfig+0x8a>
 8021d26:	687b      	ldr	r3, [r7, #4]
 8021d28:	4a1d      	ldr	r2, [pc, #116]	; (8021da0 <TIM_Base_SetConfig+0xfc>)
 8021d2a:	4293      	cmp	r3, r2
 8021d2c:	d108      	bne.n	8021d40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8021d2e:	68fb      	ldr	r3, [r7, #12]
 8021d30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8021d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8021d36:	683b      	ldr	r3, [r7, #0]
 8021d38:	68db      	ldr	r3, [r3, #12]
 8021d3a:	68fa      	ldr	r2, [r7, #12]
 8021d3c:	4313      	orrs	r3, r2
 8021d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8021d40:	68fb      	ldr	r3, [r7, #12]
 8021d42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8021d46:	683b      	ldr	r3, [r7, #0]
 8021d48:	695b      	ldr	r3, [r3, #20]
 8021d4a:	4313      	orrs	r3, r2
 8021d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8021d4e:	687b      	ldr	r3, [r7, #4]
 8021d50:	68fa      	ldr	r2, [r7, #12]
 8021d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8021d54:	683b      	ldr	r3, [r7, #0]
 8021d56:	689a      	ldr	r2, [r3, #8]
 8021d58:	687b      	ldr	r3, [r7, #4]
 8021d5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8021d5c:	683b      	ldr	r3, [r7, #0]
 8021d5e:	681a      	ldr	r2, [r3, #0]
 8021d60:	687b      	ldr	r3, [r7, #4]
 8021d62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8021d64:	687b      	ldr	r3, [r7, #4]
 8021d66:	4a08      	ldr	r2, [pc, #32]	; (8021d88 <TIM_Base_SetConfig+0xe4>)
 8021d68:	4293      	cmp	r3, r2
 8021d6a:	d103      	bne.n	8021d74 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8021d6c:	683b      	ldr	r3, [r7, #0]
 8021d6e:	691a      	ldr	r2, [r3, #16]
 8021d70:	687b      	ldr	r3, [r7, #4]
 8021d72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8021d74:	687b      	ldr	r3, [r7, #4]
 8021d76:	2201      	movs	r2, #1
 8021d78:	615a      	str	r2, [r3, #20]
}
 8021d7a:	bf00      	nop
 8021d7c:	3714      	adds	r7, #20
 8021d7e:	46bd      	mov	sp, r7
 8021d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d84:	4770      	bx	lr
 8021d86:	bf00      	nop
 8021d88:	40010000 	.word	0x40010000
 8021d8c:	40000400 	.word	0x40000400
 8021d90:	40000800 	.word	0x40000800
 8021d94:	40000c00 	.word	0x40000c00
 8021d98:	40014000 	.word	0x40014000
 8021d9c:	40014400 	.word	0x40014400
 8021da0:	40014800 	.word	0x40014800

08021da4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8021da4:	b480      	push	{r7}
 8021da6:	b087      	sub	sp, #28
 8021da8:	af00      	add	r7, sp, #0
 8021daa:	60f8      	str	r0, [r7, #12]
 8021dac:	60b9      	str	r1, [r7, #8]
 8021dae:	607a      	str	r2, [r7, #4]
 8021db0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8021db2:	68fb      	ldr	r3, [r7, #12]
 8021db4:	6a1b      	ldr	r3, [r3, #32]
 8021db6:	f023 0201 	bic.w	r2, r3, #1
 8021dba:	68fb      	ldr	r3, [r7, #12]
 8021dbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021dbe:	68fb      	ldr	r3, [r7, #12]
 8021dc0:	699b      	ldr	r3, [r3, #24]
 8021dc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021dc4:	68fb      	ldr	r3, [r7, #12]
 8021dc6:	6a1b      	ldr	r3, [r3, #32]
 8021dc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8021dca:	68fb      	ldr	r3, [r7, #12]
 8021dcc:	4a24      	ldr	r2, [pc, #144]	; (8021e60 <TIM_TI1_SetConfig+0xbc>)
 8021dce:	4293      	cmp	r3, r2
 8021dd0:	d013      	beq.n	8021dfa <TIM_TI1_SetConfig+0x56>
 8021dd2:	68fb      	ldr	r3, [r7, #12]
 8021dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021dd8:	d00f      	beq.n	8021dfa <TIM_TI1_SetConfig+0x56>
 8021dda:	68fb      	ldr	r3, [r7, #12]
 8021ddc:	4a21      	ldr	r2, [pc, #132]	; (8021e64 <TIM_TI1_SetConfig+0xc0>)
 8021dde:	4293      	cmp	r3, r2
 8021de0:	d00b      	beq.n	8021dfa <TIM_TI1_SetConfig+0x56>
 8021de2:	68fb      	ldr	r3, [r7, #12]
 8021de4:	4a20      	ldr	r2, [pc, #128]	; (8021e68 <TIM_TI1_SetConfig+0xc4>)
 8021de6:	4293      	cmp	r3, r2
 8021de8:	d007      	beq.n	8021dfa <TIM_TI1_SetConfig+0x56>
 8021dea:	68fb      	ldr	r3, [r7, #12]
 8021dec:	4a1f      	ldr	r2, [pc, #124]	; (8021e6c <TIM_TI1_SetConfig+0xc8>)
 8021dee:	4293      	cmp	r3, r2
 8021df0:	d003      	beq.n	8021dfa <TIM_TI1_SetConfig+0x56>
 8021df2:	68fb      	ldr	r3, [r7, #12]
 8021df4:	4a1e      	ldr	r2, [pc, #120]	; (8021e70 <TIM_TI1_SetConfig+0xcc>)
 8021df6:	4293      	cmp	r3, r2
 8021df8:	d101      	bne.n	8021dfe <TIM_TI1_SetConfig+0x5a>
 8021dfa:	2301      	movs	r3, #1
 8021dfc:	e000      	b.n	8021e00 <TIM_TI1_SetConfig+0x5c>
 8021dfe:	2300      	movs	r3, #0
 8021e00:	2b00      	cmp	r3, #0
 8021e02:	d008      	beq.n	8021e16 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8021e04:	697b      	ldr	r3, [r7, #20]
 8021e06:	f023 0303 	bic.w	r3, r3, #3
 8021e0a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8021e0c:	697a      	ldr	r2, [r7, #20]
 8021e0e:	687b      	ldr	r3, [r7, #4]
 8021e10:	4313      	orrs	r3, r2
 8021e12:	617b      	str	r3, [r7, #20]
 8021e14:	e003      	b.n	8021e1e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8021e16:	697b      	ldr	r3, [r7, #20]
 8021e18:	f043 0301 	orr.w	r3, r3, #1
 8021e1c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8021e1e:	697b      	ldr	r3, [r7, #20]
 8021e20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8021e24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8021e26:	683b      	ldr	r3, [r7, #0]
 8021e28:	011b      	lsls	r3, r3, #4
 8021e2a:	b2db      	uxtb	r3, r3
 8021e2c:	697a      	ldr	r2, [r7, #20]
 8021e2e:	4313      	orrs	r3, r2
 8021e30:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8021e32:	693b      	ldr	r3, [r7, #16]
 8021e34:	f023 030a 	bic.w	r3, r3, #10
 8021e38:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8021e3a:	68bb      	ldr	r3, [r7, #8]
 8021e3c:	f003 030a 	and.w	r3, r3, #10
 8021e40:	693a      	ldr	r2, [r7, #16]
 8021e42:	4313      	orrs	r3, r2
 8021e44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8021e46:	68fb      	ldr	r3, [r7, #12]
 8021e48:	697a      	ldr	r2, [r7, #20]
 8021e4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021e4c:	68fb      	ldr	r3, [r7, #12]
 8021e4e:	693a      	ldr	r2, [r7, #16]
 8021e50:	621a      	str	r2, [r3, #32]
}
 8021e52:	bf00      	nop
 8021e54:	371c      	adds	r7, #28
 8021e56:	46bd      	mov	sp, r7
 8021e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e5c:	4770      	bx	lr
 8021e5e:	bf00      	nop
 8021e60:	40010000 	.word	0x40010000
 8021e64:	40000400 	.word	0x40000400
 8021e68:	40000800 	.word	0x40000800
 8021e6c:	40000c00 	.word	0x40000c00
 8021e70:	40014000 	.word	0x40014000

08021e74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8021e74:	b480      	push	{r7}
 8021e76:	b087      	sub	sp, #28
 8021e78:	af00      	add	r7, sp, #0
 8021e7a:	60f8      	str	r0, [r7, #12]
 8021e7c:	60b9      	str	r1, [r7, #8]
 8021e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8021e80:	68fb      	ldr	r3, [r7, #12]
 8021e82:	6a1b      	ldr	r3, [r3, #32]
 8021e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8021e86:	68fb      	ldr	r3, [r7, #12]
 8021e88:	6a1b      	ldr	r3, [r3, #32]
 8021e8a:	f023 0201 	bic.w	r2, r3, #1
 8021e8e:	68fb      	ldr	r3, [r7, #12]
 8021e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021e92:	68fb      	ldr	r3, [r7, #12]
 8021e94:	699b      	ldr	r3, [r3, #24]
 8021e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8021e98:	693b      	ldr	r3, [r7, #16]
 8021e9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8021e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8021ea0:	687b      	ldr	r3, [r7, #4]
 8021ea2:	011b      	lsls	r3, r3, #4
 8021ea4:	693a      	ldr	r2, [r7, #16]
 8021ea6:	4313      	orrs	r3, r2
 8021ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8021eaa:	697b      	ldr	r3, [r7, #20]
 8021eac:	f023 030a 	bic.w	r3, r3, #10
 8021eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8021eb2:	697a      	ldr	r2, [r7, #20]
 8021eb4:	68bb      	ldr	r3, [r7, #8]
 8021eb6:	4313      	orrs	r3, r2
 8021eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8021eba:	68fb      	ldr	r3, [r7, #12]
 8021ebc:	693a      	ldr	r2, [r7, #16]
 8021ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021ec0:	68fb      	ldr	r3, [r7, #12]
 8021ec2:	697a      	ldr	r2, [r7, #20]
 8021ec4:	621a      	str	r2, [r3, #32]
}
 8021ec6:	bf00      	nop
 8021ec8:	371c      	adds	r7, #28
 8021eca:	46bd      	mov	sp, r7
 8021ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ed0:	4770      	bx	lr

08021ed2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8021ed2:	b480      	push	{r7}
 8021ed4:	b087      	sub	sp, #28
 8021ed6:	af00      	add	r7, sp, #0
 8021ed8:	60f8      	str	r0, [r7, #12]
 8021eda:	60b9      	str	r1, [r7, #8]
 8021edc:	607a      	str	r2, [r7, #4]
 8021ede:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8021ee0:	68fb      	ldr	r3, [r7, #12]
 8021ee2:	6a1b      	ldr	r3, [r3, #32]
 8021ee4:	f023 0210 	bic.w	r2, r3, #16
 8021ee8:	68fb      	ldr	r3, [r7, #12]
 8021eea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021eec:	68fb      	ldr	r3, [r7, #12]
 8021eee:	699b      	ldr	r3, [r3, #24]
 8021ef0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021ef2:	68fb      	ldr	r3, [r7, #12]
 8021ef4:	6a1b      	ldr	r3, [r3, #32]
 8021ef6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8021ef8:	697b      	ldr	r3, [r7, #20]
 8021efa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8021efe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8021f00:	687b      	ldr	r3, [r7, #4]
 8021f02:	021b      	lsls	r3, r3, #8
 8021f04:	697a      	ldr	r2, [r7, #20]
 8021f06:	4313      	orrs	r3, r2
 8021f08:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8021f0a:	697b      	ldr	r3, [r7, #20]
 8021f0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8021f10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8021f12:	683b      	ldr	r3, [r7, #0]
 8021f14:	031b      	lsls	r3, r3, #12
 8021f16:	b29b      	uxth	r3, r3
 8021f18:	697a      	ldr	r2, [r7, #20]
 8021f1a:	4313      	orrs	r3, r2
 8021f1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8021f1e:	693b      	ldr	r3, [r7, #16]
 8021f20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8021f24:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8021f26:	68bb      	ldr	r3, [r7, #8]
 8021f28:	011b      	lsls	r3, r3, #4
 8021f2a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8021f2e:	693a      	ldr	r2, [r7, #16]
 8021f30:	4313      	orrs	r3, r2
 8021f32:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8021f34:	68fb      	ldr	r3, [r7, #12]
 8021f36:	697a      	ldr	r2, [r7, #20]
 8021f38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021f3a:	68fb      	ldr	r3, [r7, #12]
 8021f3c:	693a      	ldr	r2, [r7, #16]
 8021f3e:	621a      	str	r2, [r3, #32]
}
 8021f40:	bf00      	nop
 8021f42:	371c      	adds	r7, #28
 8021f44:	46bd      	mov	sp, r7
 8021f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f4a:	4770      	bx	lr

08021f4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8021f4c:	b480      	push	{r7}
 8021f4e:	b087      	sub	sp, #28
 8021f50:	af00      	add	r7, sp, #0
 8021f52:	60f8      	str	r0, [r7, #12]
 8021f54:	60b9      	str	r1, [r7, #8]
 8021f56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8021f58:	68fb      	ldr	r3, [r7, #12]
 8021f5a:	6a1b      	ldr	r3, [r3, #32]
 8021f5c:	f023 0210 	bic.w	r2, r3, #16
 8021f60:	68fb      	ldr	r3, [r7, #12]
 8021f62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021f64:	68fb      	ldr	r3, [r7, #12]
 8021f66:	699b      	ldr	r3, [r3, #24]
 8021f68:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021f6a:	68fb      	ldr	r3, [r7, #12]
 8021f6c:	6a1b      	ldr	r3, [r3, #32]
 8021f6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8021f70:	697b      	ldr	r3, [r7, #20]
 8021f72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8021f76:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8021f78:	687b      	ldr	r3, [r7, #4]
 8021f7a:	031b      	lsls	r3, r3, #12
 8021f7c:	697a      	ldr	r2, [r7, #20]
 8021f7e:	4313      	orrs	r3, r2
 8021f80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8021f82:	693b      	ldr	r3, [r7, #16]
 8021f84:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8021f88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8021f8a:	68bb      	ldr	r3, [r7, #8]
 8021f8c:	011b      	lsls	r3, r3, #4
 8021f8e:	693a      	ldr	r2, [r7, #16]
 8021f90:	4313      	orrs	r3, r2
 8021f92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8021f94:	68fb      	ldr	r3, [r7, #12]
 8021f96:	697a      	ldr	r2, [r7, #20]
 8021f98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021f9a:	68fb      	ldr	r3, [r7, #12]
 8021f9c:	693a      	ldr	r2, [r7, #16]
 8021f9e:	621a      	str	r2, [r3, #32]
}
 8021fa0:	bf00      	nop
 8021fa2:	371c      	adds	r7, #28
 8021fa4:	46bd      	mov	sp, r7
 8021fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021faa:	4770      	bx	lr

08021fac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8021fac:	b480      	push	{r7}
 8021fae:	b087      	sub	sp, #28
 8021fb0:	af00      	add	r7, sp, #0
 8021fb2:	60f8      	str	r0, [r7, #12]
 8021fb4:	60b9      	str	r1, [r7, #8]
 8021fb6:	607a      	str	r2, [r7, #4]
 8021fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8021fba:	68fb      	ldr	r3, [r7, #12]
 8021fbc:	6a1b      	ldr	r3, [r3, #32]
 8021fbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8021fc2:	68fb      	ldr	r3, [r7, #12]
 8021fc4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8021fc6:	68fb      	ldr	r3, [r7, #12]
 8021fc8:	69db      	ldr	r3, [r3, #28]
 8021fca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021fcc:	68fb      	ldr	r3, [r7, #12]
 8021fce:	6a1b      	ldr	r3, [r3, #32]
 8021fd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8021fd2:	697b      	ldr	r3, [r7, #20]
 8021fd4:	f023 0303 	bic.w	r3, r3, #3
 8021fd8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8021fda:	697a      	ldr	r2, [r7, #20]
 8021fdc:	687b      	ldr	r3, [r7, #4]
 8021fde:	4313      	orrs	r3, r2
 8021fe0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8021fe2:	697b      	ldr	r3, [r7, #20]
 8021fe4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8021fe8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8021fea:	683b      	ldr	r3, [r7, #0]
 8021fec:	011b      	lsls	r3, r3, #4
 8021fee:	b2db      	uxtb	r3, r3
 8021ff0:	697a      	ldr	r2, [r7, #20]
 8021ff2:	4313      	orrs	r3, r2
 8021ff4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8021ff6:	693b      	ldr	r3, [r7, #16]
 8021ff8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8021ffc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8021ffe:	68bb      	ldr	r3, [r7, #8]
 8022000:	021b      	lsls	r3, r3, #8
 8022002:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8022006:	693a      	ldr	r2, [r7, #16]
 8022008:	4313      	orrs	r3, r2
 802200a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 802200c:	68fb      	ldr	r3, [r7, #12]
 802200e:	697a      	ldr	r2, [r7, #20]
 8022010:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8022012:	68fb      	ldr	r3, [r7, #12]
 8022014:	693a      	ldr	r2, [r7, #16]
 8022016:	621a      	str	r2, [r3, #32]
}
 8022018:	bf00      	nop
 802201a:	371c      	adds	r7, #28
 802201c:	46bd      	mov	sp, r7
 802201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022022:	4770      	bx	lr

08022024 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8022024:	b480      	push	{r7}
 8022026:	b087      	sub	sp, #28
 8022028:	af00      	add	r7, sp, #0
 802202a:	60f8      	str	r0, [r7, #12]
 802202c:	60b9      	str	r1, [r7, #8]
 802202e:	607a      	str	r2, [r7, #4]
 8022030:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8022032:	68fb      	ldr	r3, [r7, #12]
 8022034:	6a1b      	ldr	r3, [r3, #32]
 8022036:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 802203a:	68fb      	ldr	r3, [r7, #12]
 802203c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 802203e:	68fb      	ldr	r3, [r7, #12]
 8022040:	69db      	ldr	r3, [r3, #28]
 8022042:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8022044:	68fb      	ldr	r3, [r7, #12]
 8022046:	6a1b      	ldr	r3, [r3, #32]
 8022048:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 802204a:	697b      	ldr	r3, [r7, #20]
 802204c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8022050:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8022052:	687b      	ldr	r3, [r7, #4]
 8022054:	021b      	lsls	r3, r3, #8
 8022056:	697a      	ldr	r2, [r7, #20]
 8022058:	4313      	orrs	r3, r2
 802205a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 802205c:	697b      	ldr	r3, [r7, #20]
 802205e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8022062:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8022064:	683b      	ldr	r3, [r7, #0]
 8022066:	031b      	lsls	r3, r3, #12
 8022068:	b29b      	uxth	r3, r3
 802206a:	697a      	ldr	r2, [r7, #20]
 802206c:	4313      	orrs	r3, r2
 802206e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8022070:	693b      	ldr	r3, [r7, #16]
 8022072:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8022076:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8022078:	68bb      	ldr	r3, [r7, #8]
 802207a:	031b      	lsls	r3, r3, #12
 802207c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8022080:	693a      	ldr	r2, [r7, #16]
 8022082:	4313      	orrs	r3, r2
 8022084:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8022086:	68fb      	ldr	r3, [r7, #12]
 8022088:	697a      	ldr	r2, [r7, #20]
 802208a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 802208c:	68fb      	ldr	r3, [r7, #12]
 802208e:	693a      	ldr	r2, [r7, #16]
 8022090:	621a      	str	r2, [r3, #32]
}
 8022092:	bf00      	nop
 8022094:	371c      	adds	r7, #28
 8022096:	46bd      	mov	sp, r7
 8022098:	f85d 7b04 	ldr.w	r7, [sp], #4
 802209c:	4770      	bx	lr

0802209e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 802209e:	b480      	push	{r7}
 80220a0:	b085      	sub	sp, #20
 80220a2:	af00      	add	r7, sp, #0
 80220a4:	6078      	str	r0, [r7, #4]
 80220a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80220a8:	687b      	ldr	r3, [r7, #4]
 80220aa:	689b      	ldr	r3, [r3, #8]
 80220ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80220ae:	68fb      	ldr	r3, [r7, #12]
 80220b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80220b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80220b6:	683a      	ldr	r2, [r7, #0]
 80220b8:	68fb      	ldr	r3, [r7, #12]
 80220ba:	4313      	orrs	r3, r2
 80220bc:	f043 0307 	orr.w	r3, r3, #7
 80220c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80220c2:	687b      	ldr	r3, [r7, #4]
 80220c4:	68fa      	ldr	r2, [r7, #12]
 80220c6:	609a      	str	r2, [r3, #8]
}
 80220c8:	bf00      	nop
 80220ca:	3714      	adds	r7, #20
 80220cc:	46bd      	mov	sp, r7
 80220ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80220d2:	4770      	bx	lr

080220d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80220d4:	b480      	push	{r7}
 80220d6:	b087      	sub	sp, #28
 80220d8:	af00      	add	r7, sp, #0
 80220da:	60f8      	str	r0, [r7, #12]
 80220dc:	60b9      	str	r1, [r7, #8]
 80220de:	607a      	str	r2, [r7, #4]
 80220e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80220e2:	68fb      	ldr	r3, [r7, #12]
 80220e4:	689b      	ldr	r3, [r3, #8]
 80220e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80220e8:	697b      	ldr	r3, [r7, #20]
 80220ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80220ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80220f0:	683b      	ldr	r3, [r7, #0]
 80220f2:	021a      	lsls	r2, r3, #8
 80220f4:	687b      	ldr	r3, [r7, #4]
 80220f6:	431a      	orrs	r2, r3
 80220f8:	68bb      	ldr	r3, [r7, #8]
 80220fa:	4313      	orrs	r3, r2
 80220fc:	697a      	ldr	r2, [r7, #20]
 80220fe:	4313      	orrs	r3, r2
 8022100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8022102:	68fb      	ldr	r3, [r7, #12]
 8022104:	697a      	ldr	r2, [r7, #20]
 8022106:	609a      	str	r2, [r3, #8]
}
 8022108:	bf00      	nop
 802210a:	371c      	adds	r7, #28
 802210c:	46bd      	mov	sp, r7
 802210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022112:	4770      	bx	lr

08022114 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8022114:	b480      	push	{r7}
 8022116:	b087      	sub	sp, #28
 8022118:	af00      	add	r7, sp, #0
 802211a:	60f8      	str	r0, [r7, #12]
 802211c:	60b9      	str	r1, [r7, #8]
 802211e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8022120:	68bb      	ldr	r3, [r7, #8]
 8022122:	f003 031f 	and.w	r3, r3, #31
 8022126:	2201      	movs	r2, #1
 8022128:	fa02 f303 	lsl.w	r3, r2, r3
 802212c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 802212e:	68fb      	ldr	r3, [r7, #12]
 8022130:	6a1a      	ldr	r2, [r3, #32]
 8022132:	697b      	ldr	r3, [r7, #20]
 8022134:	43db      	mvns	r3, r3
 8022136:	401a      	ands	r2, r3
 8022138:	68fb      	ldr	r3, [r7, #12]
 802213a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 802213c:	68fb      	ldr	r3, [r7, #12]
 802213e:	6a1a      	ldr	r2, [r3, #32]
 8022140:	68bb      	ldr	r3, [r7, #8]
 8022142:	f003 031f 	and.w	r3, r3, #31
 8022146:	6879      	ldr	r1, [r7, #4]
 8022148:	fa01 f303 	lsl.w	r3, r1, r3
 802214c:	431a      	orrs	r2, r3
 802214e:	68fb      	ldr	r3, [r7, #12]
 8022150:	621a      	str	r2, [r3, #32]
}
 8022152:	bf00      	nop
 8022154:	371c      	adds	r7, #28
 8022156:	46bd      	mov	sp, r7
 8022158:	f85d 7b04 	ldr.w	r7, [sp], #4
 802215c:	4770      	bx	lr
	...

08022160 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8022160:	b480      	push	{r7}
 8022162:	b085      	sub	sp, #20
 8022164:	af00      	add	r7, sp, #0
 8022166:	6078      	str	r0, [r7, #4]
 8022168:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802216a:	687b      	ldr	r3, [r7, #4]
 802216c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8022170:	2b01      	cmp	r3, #1
 8022172:	d101      	bne.n	8022178 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8022174:	2302      	movs	r3, #2
 8022176:	e050      	b.n	802221a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8022178:	687b      	ldr	r3, [r7, #4]
 802217a:	2201      	movs	r2, #1
 802217c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8022180:	687b      	ldr	r3, [r7, #4]
 8022182:	2202      	movs	r2, #2
 8022184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8022188:	687b      	ldr	r3, [r7, #4]
 802218a:	681b      	ldr	r3, [r3, #0]
 802218c:	685b      	ldr	r3, [r3, #4]
 802218e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8022190:	687b      	ldr	r3, [r7, #4]
 8022192:	681b      	ldr	r3, [r3, #0]
 8022194:	689b      	ldr	r3, [r3, #8]
 8022196:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8022198:	68fb      	ldr	r3, [r7, #12]
 802219a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802219e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80221a0:	683b      	ldr	r3, [r7, #0]
 80221a2:	681b      	ldr	r3, [r3, #0]
 80221a4:	68fa      	ldr	r2, [r7, #12]
 80221a6:	4313      	orrs	r3, r2
 80221a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80221aa:	687b      	ldr	r3, [r7, #4]
 80221ac:	681b      	ldr	r3, [r3, #0]
 80221ae:	68fa      	ldr	r2, [r7, #12]
 80221b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80221b2:	687b      	ldr	r3, [r7, #4]
 80221b4:	681b      	ldr	r3, [r3, #0]
 80221b6:	4a1c      	ldr	r2, [pc, #112]	; (8022228 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80221b8:	4293      	cmp	r3, r2
 80221ba:	d018      	beq.n	80221ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221bc:	687b      	ldr	r3, [r7, #4]
 80221be:	681b      	ldr	r3, [r3, #0]
 80221c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80221c4:	d013      	beq.n	80221ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221c6:	687b      	ldr	r3, [r7, #4]
 80221c8:	681b      	ldr	r3, [r3, #0]
 80221ca:	4a18      	ldr	r2, [pc, #96]	; (802222c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80221cc:	4293      	cmp	r3, r2
 80221ce:	d00e      	beq.n	80221ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221d0:	687b      	ldr	r3, [r7, #4]
 80221d2:	681b      	ldr	r3, [r3, #0]
 80221d4:	4a16      	ldr	r2, [pc, #88]	; (8022230 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80221d6:	4293      	cmp	r3, r2
 80221d8:	d009      	beq.n	80221ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221da:	687b      	ldr	r3, [r7, #4]
 80221dc:	681b      	ldr	r3, [r3, #0]
 80221de:	4a15      	ldr	r2, [pc, #84]	; (8022234 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80221e0:	4293      	cmp	r3, r2
 80221e2:	d004      	beq.n	80221ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221e4:	687b      	ldr	r3, [r7, #4]
 80221e6:	681b      	ldr	r3, [r3, #0]
 80221e8:	4a13      	ldr	r2, [pc, #76]	; (8022238 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80221ea:	4293      	cmp	r3, r2
 80221ec:	d10c      	bne.n	8022208 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80221ee:	68bb      	ldr	r3, [r7, #8]
 80221f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80221f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80221f6:	683b      	ldr	r3, [r7, #0]
 80221f8:	685b      	ldr	r3, [r3, #4]
 80221fa:	68ba      	ldr	r2, [r7, #8]
 80221fc:	4313      	orrs	r3, r2
 80221fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8022200:	687b      	ldr	r3, [r7, #4]
 8022202:	681b      	ldr	r3, [r3, #0]
 8022204:	68ba      	ldr	r2, [r7, #8]
 8022206:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8022208:	687b      	ldr	r3, [r7, #4]
 802220a:	2201      	movs	r2, #1
 802220c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8022210:	687b      	ldr	r3, [r7, #4]
 8022212:	2200      	movs	r2, #0
 8022214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8022218:	2300      	movs	r3, #0
}
 802221a:	4618      	mov	r0, r3
 802221c:	3714      	adds	r7, #20
 802221e:	46bd      	mov	sp, r7
 8022220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022224:	4770      	bx	lr
 8022226:	bf00      	nop
 8022228:	40010000 	.word	0x40010000
 802222c:	40000400 	.word	0x40000400
 8022230:	40000800 	.word	0x40000800
 8022234:	40000c00 	.word	0x40000c00
 8022238:	40014000 	.word	0x40014000

0802223c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 802223c:	b480      	push	{r7}
 802223e:	b083      	sub	sp, #12
 8022240:	af00      	add	r7, sp, #0
 8022242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8022244:	bf00      	nop
 8022246:	370c      	adds	r7, #12
 8022248:	46bd      	mov	sp, r7
 802224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802224e:	4770      	bx	lr

08022250 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8022250:	b480      	push	{r7}
 8022252:	b083      	sub	sp, #12
 8022254:	af00      	add	r7, sp, #0
 8022256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8022258:	bf00      	nop
 802225a:	370c      	adds	r7, #12
 802225c:	46bd      	mov	sp, r7
 802225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022262:	4770      	bx	lr

08022264 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8022264:	b580      	push	{r7, lr}
 8022266:	b082      	sub	sp, #8
 8022268:	af00      	add	r7, sp, #0
 802226a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802226c:	687b      	ldr	r3, [r7, #4]
 802226e:	2b00      	cmp	r3, #0
 8022270:	d101      	bne.n	8022276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8022272:	2301      	movs	r3, #1
 8022274:	e03f      	b.n	80222f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8022276:	687b      	ldr	r3, [r7, #4]
 8022278:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 802227c:	b2db      	uxtb	r3, r3
 802227e:	2b00      	cmp	r3, #0
 8022280:	d106      	bne.n	8022290 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8022282:	687b      	ldr	r3, [r7, #4]
 8022284:	2200      	movs	r2, #0
 8022286:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 802228a:	6878      	ldr	r0, [r7, #4]
 802228c:	f7f5 fa16 	bl	80176bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8022290:	687b      	ldr	r3, [r7, #4]
 8022292:	2224      	movs	r2, #36	; 0x24
 8022294:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8022298:	687b      	ldr	r3, [r7, #4]
 802229a:	681b      	ldr	r3, [r3, #0]
 802229c:	68da      	ldr	r2, [r3, #12]
 802229e:	687b      	ldr	r3, [r7, #4]
 80222a0:	681b      	ldr	r3, [r3, #0]
 80222a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80222a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80222a8:	6878      	ldr	r0, [r7, #4]
 80222aa:	f000 fcd5 	bl	8022c58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80222ae:	687b      	ldr	r3, [r7, #4]
 80222b0:	681b      	ldr	r3, [r3, #0]
 80222b2:	691a      	ldr	r2, [r3, #16]
 80222b4:	687b      	ldr	r3, [r7, #4]
 80222b6:	681b      	ldr	r3, [r3, #0]
 80222b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80222bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80222be:	687b      	ldr	r3, [r7, #4]
 80222c0:	681b      	ldr	r3, [r3, #0]
 80222c2:	695a      	ldr	r2, [r3, #20]
 80222c4:	687b      	ldr	r3, [r7, #4]
 80222c6:	681b      	ldr	r3, [r3, #0]
 80222c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80222cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80222ce:	687b      	ldr	r3, [r7, #4]
 80222d0:	681b      	ldr	r3, [r3, #0]
 80222d2:	68da      	ldr	r2, [r3, #12]
 80222d4:	687b      	ldr	r3, [r7, #4]
 80222d6:	681b      	ldr	r3, [r3, #0]
 80222d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80222dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80222de:	687b      	ldr	r3, [r7, #4]
 80222e0:	2200      	movs	r2, #0
 80222e2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80222e4:	687b      	ldr	r3, [r7, #4]
 80222e6:	2220      	movs	r2, #32
 80222e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80222ec:	687b      	ldr	r3, [r7, #4]
 80222ee:	2220      	movs	r2, #32
 80222f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80222f4:	2300      	movs	r3, #0
}
 80222f6:	4618      	mov	r0, r3
 80222f8:	3708      	adds	r7, #8
 80222fa:	46bd      	mov	sp, r7
 80222fc:	bd80      	pop	{r7, pc}

080222fe <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80222fe:	b580      	push	{r7, lr}
 8022300:	b082      	sub	sp, #8
 8022302:	af00      	add	r7, sp, #0
 8022304:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8022306:	687b      	ldr	r3, [r7, #4]
 8022308:	2b00      	cmp	r3, #0
 802230a:	d101      	bne.n	8022310 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 802230c:	2301      	movs	r3, #1
 802230e:	e01e      	b.n	802234e <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8022310:	687b      	ldr	r3, [r7, #4]
 8022312:	2224      	movs	r2, #36	; 0x24
 8022314:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8022318:	687b      	ldr	r3, [r7, #4]
 802231a:	681b      	ldr	r3, [r3, #0]
 802231c:	68da      	ldr	r2, [r3, #12]
 802231e:	687b      	ldr	r3, [r7, #4]
 8022320:	681b      	ldr	r3, [r3, #0]
 8022322:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8022326:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8022328:	6878      	ldr	r0, [r7, #4]
 802232a:	f7f5 fa9d 	bl	8017868 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802232e:	687b      	ldr	r3, [r7, #4]
 8022330:	2200      	movs	r2, #0
 8022332:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8022334:	687b      	ldr	r3, [r7, #4]
 8022336:	2200      	movs	r2, #0
 8022338:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 802233c:	687b      	ldr	r3, [r7, #4]
 802233e:	2200      	movs	r2, #0
 8022340:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8022344:	687b      	ldr	r3, [r7, #4]
 8022346:	2200      	movs	r2, #0
 8022348:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 802234c:	2300      	movs	r3, #0
}
 802234e:	4618      	mov	r0, r3
 8022350:	3708      	adds	r7, #8
 8022352:	46bd      	mov	sp, r7
 8022354:	bd80      	pop	{r7, pc}

08022356 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8022356:	b580      	push	{r7, lr}
 8022358:	b088      	sub	sp, #32
 802235a:	af02      	add	r7, sp, #8
 802235c:	60f8      	str	r0, [r7, #12]
 802235e:	60b9      	str	r1, [r7, #8]
 8022360:	603b      	str	r3, [r7, #0]
 8022362:	4613      	mov	r3, r2
 8022364:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8022366:	2300      	movs	r3, #0
 8022368:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 802236a:	68fb      	ldr	r3, [r7, #12]
 802236c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8022370:	b2db      	uxtb	r3, r3
 8022372:	2b20      	cmp	r3, #32
 8022374:	f040 8083 	bne.w	802247e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8022378:	68bb      	ldr	r3, [r7, #8]
 802237a:	2b00      	cmp	r3, #0
 802237c:	d002      	beq.n	8022384 <HAL_UART_Transmit+0x2e>
 802237e:	88fb      	ldrh	r3, [r7, #6]
 8022380:	2b00      	cmp	r3, #0
 8022382:	d101      	bne.n	8022388 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8022384:	2301      	movs	r3, #1
 8022386:	e07b      	b.n	8022480 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8022388:	68fb      	ldr	r3, [r7, #12]
 802238a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 802238e:	2b01      	cmp	r3, #1
 8022390:	d101      	bne.n	8022396 <HAL_UART_Transmit+0x40>
 8022392:	2302      	movs	r3, #2
 8022394:	e074      	b.n	8022480 <HAL_UART_Transmit+0x12a>
 8022396:	68fb      	ldr	r3, [r7, #12]
 8022398:	2201      	movs	r2, #1
 802239a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802239e:	68fb      	ldr	r3, [r7, #12]
 80223a0:	2200      	movs	r2, #0
 80223a2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80223a4:	68fb      	ldr	r3, [r7, #12]
 80223a6:	2221      	movs	r2, #33	; 0x21
 80223a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80223ac:	f7fa fa56 	bl	801c85c <HAL_GetTick>
 80223b0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80223b2:	68fb      	ldr	r3, [r7, #12]
 80223b4:	88fa      	ldrh	r2, [r7, #6]
 80223b6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80223b8:	68fb      	ldr	r3, [r7, #12]
 80223ba:	88fa      	ldrh	r2, [r7, #6]
 80223bc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80223be:	68fb      	ldr	r3, [r7, #12]
 80223c0:	2200      	movs	r2, #0
 80223c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80223c6:	e042      	b.n	802244e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80223c8:	68fb      	ldr	r3, [r7, #12]
 80223ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80223cc:	b29b      	uxth	r3, r3
 80223ce:	3b01      	subs	r3, #1
 80223d0:	b29a      	uxth	r2, r3
 80223d2:	68fb      	ldr	r3, [r7, #12]
 80223d4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80223d6:	68fb      	ldr	r3, [r7, #12]
 80223d8:	689b      	ldr	r3, [r3, #8]
 80223da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80223de:	d122      	bne.n	8022426 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80223e0:	683b      	ldr	r3, [r7, #0]
 80223e2:	9300      	str	r3, [sp, #0]
 80223e4:	697b      	ldr	r3, [r7, #20]
 80223e6:	2200      	movs	r2, #0
 80223e8:	2180      	movs	r1, #128	; 0x80
 80223ea:	68f8      	ldr	r0, [r7, #12]
 80223ec:	f000 fab2 	bl	8022954 <UART_WaitOnFlagUntilTimeout>
 80223f0:	4603      	mov	r3, r0
 80223f2:	2b00      	cmp	r3, #0
 80223f4:	d001      	beq.n	80223fa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80223f6:	2303      	movs	r3, #3
 80223f8:	e042      	b.n	8022480 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80223fa:	68bb      	ldr	r3, [r7, #8]
 80223fc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80223fe:	693b      	ldr	r3, [r7, #16]
 8022400:	881b      	ldrh	r3, [r3, #0]
 8022402:	461a      	mov	r2, r3
 8022404:	68fb      	ldr	r3, [r7, #12]
 8022406:	681b      	ldr	r3, [r3, #0]
 8022408:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802240c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 802240e:	68fb      	ldr	r3, [r7, #12]
 8022410:	691b      	ldr	r3, [r3, #16]
 8022412:	2b00      	cmp	r3, #0
 8022414:	d103      	bne.n	802241e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8022416:	68bb      	ldr	r3, [r7, #8]
 8022418:	3302      	adds	r3, #2
 802241a:	60bb      	str	r3, [r7, #8]
 802241c:	e017      	b.n	802244e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 802241e:	68bb      	ldr	r3, [r7, #8]
 8022420:	3301      	adds	r3, #1
 8022422:	60bb      	str	r3, [r7, #8]
 8022424:	e013      	b.n	802244e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8022426:	683b      	ldr	r3, [r7, #0]
 8022428:	9300      	str	r3, [sp, #0]
 802242a:	697b      	ldr	r3, [r7, #20]
 802242c:	2200      	movs	r2, #0
 802242e:	2180      	movs	r1, #128	; 0x80
 8022430:	68f8      	ldr	r0, [r7, #12]
 8022432:	f000 fa8f 	bl	8022954 <UART_WaitOnFlagUntilTimeout>
 8022436:	4603      	mov	r3, r0
 8022438:	2b00      	cmp	r3, #0
 802243a:	d001      	beq.n	8022440 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 802243c:	2303      	movs	r3, #3
 802243e:	e01f      	b.n	8022480 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8022440:	68bb      	ldr	r3, [r7, #8]
 8022442:	1c5a      	adds	r2, r3, #1
 8022444:	60ba      	str	r2, [r7, #8]
 8022446:	781a      	ldrb	r2, [r3, #0]
 8022448:	68fb      	ldr	r3, [r7, #12]
 802244a:	681b      	ldr	r3, [r3, #0]
 802244c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 802244e:	68fb      	ldr	r3, [r7, #12]
 8022450:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8022452:	b29b      	uxth	r3, r3
 8022454:	2b00      	cmp	r3, #0
 8022456:	d1b7      	bne.n	80223c8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8022458:	683b      	ldr	r3, [r7, #0]
 802245a:	9300      	str	r3, [sp, #0]
 802245c:	697b      	ldr	r3, [r7, #20]
 802245e:	2200      	movs	r2, #0
 8022460:	2140      	movs	r1, #64	; 0x40
 8022462:	68f8      	ldr	r0, [r7, #12]
 8022464:	f000 fa76 	bl	8022954 <UART_WaitOnFlagUntilTimeout>
 8022468:	4603      	mov	r3, r0
 802246a:	2b00      	cmp	r3, #0
 802246c:	d001      	beq.n	8022472 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 802246e:	2303      	movs	r3, #3
 8022470:	e006      	b.n	8022480 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8022472:	68fb      	ldr	r3, [r7, #12]
 8022474:	2220      	movs	r2, #32
 8022476:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 802247a:	2300      	movs	r3, #0
 802247c:	e000      	b.n	8022480 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 802247e:	2302      	movs	r3, #2
  }
}
 8022480:	4618      	mov	r0, r3
 8022482:	3718      	adds	r7, #24
 8022484:	46bd      	mov	sp, r7
 8022486:	bd80      	pop	{r7, pc}

08022488 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8022488:	b480      	push	{r7}
 802248a:	b085      	sub	sp, #20
 802248c:	af00      	add	r7, sp, #0
 802248e:	60f8      	str	r0, [r7, #12]
 8022490:	60b9      	str	r1, [r7, #8]
 8022492:	4613      	mov	r3, r2
 8022494:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8022496:	68fb      	ldr	r3, [r7, #12]
 8022498:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 802249c:	b2db      	uxtb	r3, r3
 802249e:	2b20      	cmp	r3, #32
 80224a0:	d130      	bne.n	8022504 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80224a2:	68bb      	ldr	r3, [r7, #8]
 80224a4:	2b00      	cmp	r3, #0
 80224a6:	d002      	beq.n	80224ae <HAL_UART_Transmit_IT+0x26>
 80224a8:	88fb      	ldrh	r3, [r7, #6]
 80224aa:	2b00      	cmp	r3, #0
 80224ac:	d101      	bne.n	80224b2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80224ae:	2301      	movs	r3, #1
 80224b0:	e029      	b.n	8022506 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80224b2:	68fb      	ldr	r3, [r7, #12]
 80224b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80224b8:	2b01      	cmp	r3, #1
 80224ba:	d101      	bne.n	80224c0 <HAL_UART_Transmit_IT+0x38>
 80224bc:	2302      	movs	r3, #2
 80224be:	e022      	b.n	8022506 <HAL_UART_Transmit_IT+0x7e>
 80224c0:	68fb      	ldr	r3, [r7, #12]
 80224c2:	2201      	movs	r2, #1
 80224c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80224c8:	68fb      	ldr	r3, [r7, #12]
 80224ca:	68ba      	ldr	r2, [r7, #8]
 80224cc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80224ce:	68fb      	ldr	r3, [r7, #12]
 80224d0:	88fa      	ldrh	r2, [r7, #6]
 80224d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80224d4:	68fb      	ldr	r3, [r7, #12]
 80224d6:	88fa      	ldrh	r2, [r7, #6]
 80224d8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80224da:	68fb      	ldr	r3, [r7, #12]
 80224dc:	2200      	movs	r2, #0
 80224de:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80224e0:	68fb      	ldr	r3, [r7, #12]
 80224e2:	2221      	movs	r2, #33	; 0x21
 80224e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80224e8:	68fb      	ldr	r3, [r7, #12]
 80224ea:	2200      	movs	r2, #0
 80224ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80224f0:	68fb      	ldr	r3, [r7, #12]
 80224f2:	681b      	ldr	r3, [r3, #0]
 80224f4:	68da      	ldr	r2, [r3, #12]
 80224f6:	68fb      	ldr	r3, [r7, #12]
 80224f8:	681b      	ldr	r3, [r3, #0]
 80224fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80224fe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8022500:	2300      	movs	r3, #0
 8022502:	e000      	b.n	8022506 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8022504:	2302      	movs	r3, #2
  }
}
 8022506:	4618      	mov	r0, r3
 8022508:	3714      	adds	r7, #20
 802250a:	46bd      	mov	sp, r7
 802250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022510:	4770      	bx	lr
	...

08022514 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8022514:	b580      	push	{r7, lr}
 8022516:	b086      	sub	sp, #24
 8022518:	af00      	add	r7, sp, #0
 802251a:	60f8      	str	r0, [r7, #12]
 802251c:	60b9      	str	r1, [r7, #8]
 802251e:	4613      	mov	r3, r2
 8022520:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8022522:	68fb      	ldr	r3, [r7, #12]
 8022524:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8022528:	b2db      	uxtb	r3, r3
 802252a:	2b20      	cmp	r3, #32
 802252c:	d166      	bne.n	80225fc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 802252e:	68bb      	ldr	r3, [r7, #8]
 8022530:	2b00      	cmp	r3, #0
 8022532:	d002      	beq.n	802253a <HAL_UART_Receive_DMA+0x26>
 8022534:	88fb      	ldrh	r3, [r7, #6]
 8022536:	2b00      	cmp	r3, #0
 8022538:	d101      	bne.n	802253e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 802253a:	2301      	movs	r3, #1
 802253c:	e05f      	b.n	80225fe <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802253e:	68fb      	ldr	r3, [r7, #12]
 8022540:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8022544:	2b01      	cmp	r3, #1
 8022546:	d101      	bne.n	802254c <HAL_UART_Receive_DMA+0x38>
 8022548:	2302      	movs	r3, #2
 802254a:	e058      	b.n	80225fe <HAL_UART_Receive_DMA+0xea>
 802254c:	68fb      	ldr	r3, [r7, #12]
 802254e:	2201      	movs	r2, #1
 8022550:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8022554:	68ba      	ldr	r2, [r7, #8]
 8022556:	68fb      	ldr	r3, [r7, #12]
 8022558:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 802255a:	68fb      	ldr	r3, [r7, #12]
 802255c:	88fa      	ldrh	r2, [r7, #6]
 802255e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8022560:	68fb      	ldr	r3, [r7, #12]
 8022562:	2200      	movs	r2, #0
 8022564:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8022566:	68fb      	ldr	r3, [r7, #12]
 8022568:	2222      	movs	r2, #34	; 0x22
 802256a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 802256e:	68fb      	ldr	r3, [r7, #12]
 8022570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022572:	4a25      	ldr	r2, [pc, #148]	; (8022608 <HAL_UART_Receive_DMA+0xf4>)
 8022574:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8022576:	68fb      	ldr	r3, [r7, #12]
 8022578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802257a:	4a24      	ldr	r2, [pc, #144]	; (802260c <HAL_UART_Receive_DMA+0xf8>)
 802257c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 802257e:	68fb      	ldr	r3, [r7, #12]
 8022580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022582:	4a23      	ldr	r2, [pc, #140]	; (8022610 <HAL_UART_Receive_DMA+0xfc>)
 8022584:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8022586:	68fb      	ldr	r3, [r7, #12]
 8022588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802258a:	2200      	movs	r2, #0
 802258c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 802258e:	f107 0308 	add.w	r3, r7, #8
 8022592:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8022594:	68fb      	ldr	r3, [r7, #12]
 8022596:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8022598:	68fb      	ldr	r3, [r7, #12]
 802259a:	681b      	ldr	r3, [r3, #0]
 802259c:	3304      	adds	r3, #4
 802259e:	4619      	mov	r1, r3
 80225a0:	697b      	ldr	r3, [r7, #20]
 80225a2:	681a      	ldr	r2, [r3, #0]
 80225a4:	88fb      	ldrh	r3, [r7, #6]
 80225a6:	f7fb f913 	bl	801d7d0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80225aa:	2300      	movs	r3, #0
 80225ac:	613b      	str	r3, [r7, #16]
 80225ae:	68fb      	ldr	r3, [r7, #12]
 80225b0:	681b      	ldr	r3, [r3, #0]
 80225b2:	681b      	ldr	r3, [r3, #0]
 80225b4:	613b      	str	r3, [r7, #16]
 80225b6:	68fb      	ldr	r3, [r7, #12]
 80225b8:	681b      	ldr	r3, [r3, #0]
 80225ba:	685b      	ldr	r3, [r3, #4]
 80225bc:	613b      	str	r3, [r7, #16]
 80225be:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80225c0:	68fb      	ldr	r3, [r7, #12]
 80225c2:	2200      	movs	r2, #0
 80225c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80225c8:	68fb      	ldr	r3, [r7, #12]
 80225ca:	681b      	ldr	r3, [r3, #0]
 80225cc:	68da      	ldr	r2, [r3, #12]
 80225ce:	68fb      	ldr	r3, [r7, #12]
 80225d0:	681b      	ldr	r3, [r3, #0]
 80225d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80225d6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80225d8:	68fb      	ldr	r3, [r7, #12]
 80225da:	681b      	ldr	r3, [r3, #0]
 80225dc:	695a      	ldr	r2, [r3, #20]
 80225de:	68fb      	ldr	r3, [r7, #12]
 80225e0:	681b      	ldr	r3, [r3, #0]
 80225e2:	f042 0201 	orr.w	r2, r2, #1
 80225e6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80225e8:	68fb      	ldr	r3, [r7, #12]
 80225ea:	681b      	ldr	r3, [r3, #0]
 80225ec:	695a      	ldr	r2, [r3, #20]
 80225ee:	68fb      	ldr	r3, [r7, #12]
 80225f0:	681b      	ldr	r3, [r3, #0]
 80225f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80225f6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80225f8:	2300      	movs	r3, #0
 80225fa:	e000      	b.n	80225fe <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80225fc:	2302      	movs	r3, #2
  }
}
 80225fe:	4618      	mov	r0, r3
 8022600:	3718      	adds	r7, #24
 8022602:	46bd      	mov	sp, r7
 8022604:	bd80      	pop	{r7, pc}
 8022606:	bf00      	nop
 8022608:	0802283d 	.word	0x0802283d
 802260c:	080228a5 	.word	0x080228a5
 8022610:	080228c1 	.word	0x080228c1

08022614 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8022614:	b580      	push	{r7, lr}
 8022616:	b088      	sub	sp, #32
 8022618:	af00      	add	r7, sp, #0
 802261a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 802261c:	687b      	ldr	r3, [r7, #4]
 802261e:	681b      	ldr	r3, [r3, #0]
 8022620:	681b      	ldr	r3, [r3, #0]
 8022622:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8022624:	687b      	ldr	r3, [r7, #4]
 8022626:	681b      	ldr	r3, [r3, #0]
 8022628:	68db      	ldr	r3, [r3, #12]
 802262a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 802262c:	687b      	ldr	r3, [r7, #4]
 802262e:	681b      	ldr	r3, [r3, #0]
 8022630:	695b      	ldr	r3, [r3, #20]
 8022632:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8022634:	2300      	movs	r3, #0
 8022636:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8022638:	2300      	movs	r3, #0
 802263a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 802263c:	69fb      	ldr	r3, [r7, #28]
 802263e:	f003 030f 	and.w	r3, r3, #15
 8022642:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8022644:	693b      	ldr	r3, [r7, #16]
 8022646:	2b00      	cmp	r3, #0
 8022648:	d10d      	bne.n	8022666 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802264a:	69fb      	ldr	r3, [r7, #28]
 802264c:	f003 0320 	and.w	r3, r3, #32
 8022650:	2b00      	cmp	r3, #0
 8022652:	d008      	beq.n	8022666 <HAL_UART_IRQHandler+0x52>
 8022654:	69bb      	ldr	r3, [r7, #24]
 8022656:	f003 0320 	and.w	r3, r3, #32
 802265a:	2b00      	cmp	r3, #0
 802265c:	d003      	beq.n	8022666 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 802265e:	6878      	ldr	r0, [r7, #4]
 8022660:	f000 fa78 	bl	8022b54 <UART_Receive_IT>
      return;
 8022664:	e0d0      	b.n	8022808 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8022666:	693b      	ldr	r3, [r7, #16]
 8022668:	2b00      	cmp	r3, #0
 802266a:	f000 80b0 	beq.w	80227ce <HAL_UART_IRQHandler+0x1ba>
 802266e:	697b      	ldr	r3, [r7, #20]
 8022670:	f003 0301 	and.w	r3, r3, #1
 8022674:	2b00      	cmp	r3, #0
 8022676:	d105      	bne.n	8022684 <HAL_UART_IRQHandler+0x70>
 8022678:	69bb      	ldr	r3, [r7, #24]
 802267a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 802267e:	2b00      	cmp	r3, #0
 8022680:	f000 80a5 	beq.w	80227ce <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8022684:	69fb      	ldr	r3, [r7, #28]
 8022686:	f003 0301 	and.w	r3, r3, #1
 802268a:	2b00      	cmp	r3, #0
 802268c:	d00a      	beq.n	80226a4 <HAL_UART_IRQHandler+0x90>
 802268e:	69bb      	ldr	r3, [r7, #24]
 8022690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022694:	2b00      	cmp	r3, #0
 8022696:	d005      	beq.n	80226a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8022698:	687b      	ldr	r3, [r7, #4]
 802269a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802269c:	f043 0201 	orr.w	r2, r3, #1
 80226a0:	687b      	ldr	r3, [r7, #4]
 80226a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80226a4:	69fb      	ldr	r3, [r7, #28]
 80226a6:	f003 0304 	and.w	r3, r3, #4
 80226aa:	2b00      	cmp	r3, #0
 80226ac:	d00a      	beq.n	80226c4 <HAL_UART_IRQHandler+0xb0>
 80226ae:	697b      	ldr	r3, [r7, #20]
 80226b0:	f003 0301 	and.w	r3, r3, #1
 80226b4:	2b00      	cmp	r3, #0
 80226b6:	d005      	beq.n	80226c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80226b8:	687b      	ldr	r3, [r7, #4]
 80226ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80226bc:	f043 0202 	orr.w	r2, r3, #2
 80226c0:	687b      	ldr	r3, [r7, #4]
 80226c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80226c4:	69fb      	ldr	r3, [r7, #28]
 80226c6:	f003 0302 	and.w	r3, r3, #2
 80226ca:	2b00      	cmp	r3, #0
 80226cc:	d00a      	beq.n	80226e4 <HAL_UART_IRQHandler+0xd0>
 80226ce:	697b      	ldr	r3, [r7, #20]
 80226d0:	f003 0301 	and.w	r3, r3, #1
 80226d4:	2b00      	cmp	r3, #0
 80226d6:	d005      	beq.n	80226e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80226d8:	687b      	ldr	r3, [r7, #4]
 80226da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80226dc:	f043 0204 	orr.w	r2, r3, #4
 80226e0:	687b      	ldr	r3, [r7, #4]
 80226e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80226e4:	69fb      	ldr	r3, [r7, #28]
 80226e6:	f003 0308 	and.w	r3, r3, #8
 80226ea:	2b00      	cmp	r3, #0
 80226ec:	d00f      	beq.n	802270e <HAL_UART_IRQHandler+0xfa>
 80226ee:	69bb      	ldr	r3, [r7, #24]
 80226f0:	f003 0320 	and.w	r3, r3, #32
 80226f4:	2b00      	cmp	r3, #0
 80226f6:	d104      	bne.n	8022702 <HAL_UART_IRQHandler+0xee>
 80226f8:	697b      	ldr	r3, [r7, #20]
 80226fa:	f003 0301 	and.w	r3, r3, #1
 80226fe:	2b00      	cmp	r3, #0
 8022700:	d005      	beq.n	802270e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8022702:	687b      	ldr	r3, [r7, #4]
 8022704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022706:	f043 0208 	orr.w	r2, r3, #8
 802270a:	687b      	ldr	r3, [r7, #4]
 802270c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802270e:	687b      	ldr	r3, [r7, #4]
 8022710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022712:	2b00      	cmp	r3, #0
 8022714:	d077      	beq.n	8022806 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8022716:	69fb      	ldr	r3, [r7, #28]
 8022718:	f003 0320 	and.w	r3, r3, #32
 802271c:	2b00      	cmp	r3, #0
 802271e:	d007      	beq.n	8022730 <HAL_UART_IRQHandler+0x11c>
 8022720:	69bb      	ldr	r3, [r7, #24]
 8022722:	f003 0320 	and.w	r3, r3, #32
 8022726:	2b00      	cmp	r3, #0
 8022728:	d002      	beq.n	8022730 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 802272a:	6878      	ldr	r0, [r7, #4]
 802272c:	f000 fa12 	bl	8022b54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8022730:	687b      	ldr	r3, [r7, #4]
 8022732:	681b      	ldr	r3, [r3, #0]
 8022734:	695b      	ldr	r3, [r3, #20]
 8022736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802273a:	2b40      	cmp	r3, #64	; 0x40
 802273c:	bf0c      	ite	eq
 802273e:	2301      	moveq	r3, #1
 8022740:	2300      	movne	r3, #0
 8022742:	b2db      	uxtb	r3, r3
 8022744:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8022746:	687b      	ldr	r3, [r7, #4]
 8022748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802274a:	f003 0308 	and.w	r3, r3, #8
 802274e:	2b00      	cmp	r3, #0
 8022750:	d102      	bne.n	8022758 <HAL_UART_IRQHandler+0x144>
 8022752:	68fb      	ldr	r3, [r7, #12]
 8022754:	2b00      	cmp	r3, #0
 8022756:	d031      	beq.n	80227bc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8022758:	6878      	ldr	r0, [r7, #4]
 802275a:	f000 f95b 	bl	8022a14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802275e:	687b      	ldr	r3, [r7, #4]
 8022760:	681b      	ldr	r3, [r3, #0]
 8022762:	695b      	ldr	r3, [r3, #20]
 8022764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022768:	2b40      	cmp	r3, #64	; 0x40
 802276a:	d123      	bne.n	80227b4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802276c:	687b      	ldr	r3, [r7, #4]
 802276e:	681b      	ldr	r3, [r3, #0]
 8022770:	695a      	ldr	r2, [r3, #20]
 8022772:	687b      	ldr	r3, [r7, #4]
 8022774:	681b      	ldr	r3, [r3, #0]
 8022776:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802277a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 802277c:	687b      	ldr	r3, [r7, #4]
 802277e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022780:	2b00      	cmp	r3, #0
 8022782:	d013      	beq.n	80227ac <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8022784:	687b      	ldr	r3, [r7, #4]
 8022786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022788:	4a21      	ldr	r2, [pc, #132]	; (8022810 <HAL_UART_IRQHandler+0x1fc>)
 802278a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 802278c:	687b      	ldr	r3, [r7, #4]
 802278e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022790:	4618      	mov	r0, r3
 8022792:	f7fb f875 	bl	801d880 <HAL_DMA_Abort_IT>
 8022796:	4603      	mov	r3, r0
 8022798:	2b00      	cmp	r3, #0
 802279a:	d016      	beq.n	80227ca <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 802279c:	687b      	ldr	r3, [r7, #4]
 802279e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80227a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80227a2:	687a      	ldr	r2, [r7, #4]
 80227a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80227a6:	4610      	mov	r0, r2
 80227a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80227aa:	e00e      	b.n	80227ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80227ac:	6878      	ldr	r0, [r7, #4]
 80227ae:	f7f4 ff71 	bl	8017694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80227b2:	e00a      	b.n	80227ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80227b4:	6878      	ldr	r0, [r7, #4]
 80227b6:	f7f4 ff6d 	bl	8017694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80227ba:	e006      	b.n	80227ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80227bc:	6878      	ldr	r0, [r7, #4]
 80227be:	f7f4 ff69 	bl	8017694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80227c2:	687b      	ldr	r3, [r7, #4]
 80227c4:	2200      	movs	r2, #0
 80227c6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80227c8:	e01d      	b.n	8022806 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80227ca:	bf00      	nop
    return;
 80227cc:	e01b      	b.n	8022806 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80227ce:	69fb      	ldr	r3, [r7, #28]
 80227d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80227d4:	2b00      	cmp	r3, #0
 80227d6:	d008      	beq.n	80227ea <HAL_UART_IRQHandler+0x1d6>
 80227d8:	69bb      	ldr	r3, [r7, #24]
 80227da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80227de:	2b00      	cmp	r3, #0
 80227e0:	d003      	beq.n	80227ea <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80227e2:	6878      	ldr	r0, [r7, #4]
 80227e4:	f000 f948 	bl	8022a78 <UART_Transmit_IT>
    return;
 80227e8:	e00e      	b.n	8022808 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80227ea:	69fb      	ldr	r3, [r7, #28]
 80227ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80227f0:	2b00      	cmp	r3, #0
 80227f2:	d009      	beq.n	8022808 <HAL_UART_IRQHandler+0x1f4>
 80227f4:	69bb      	ldr	r3, [r7, #24]
 80227f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80227fa:	2b00      	cmp	r3, #0
 80227fc:	d004      	beq.n	8022808 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80227fe:	6878      	ldr	r0, [r7, #4]
 8022800:	f000 f990 	bl	8022b24 <UART_EndTransmit_IT>
    return;
 8022804:	e000      	b.n	8022808 <HAL_UART_IRQHandler+0x1f4>
    return;
 8022806:	bf00      	nop
  }
}
 8022808:	3720      	adds	r7, #32
 802280a:	46bd      	mov	sp, r7
 802280c:	bd80      	pop	{r7, pc}
 802280e:	bf00      	nop
 8022810:	08022a51 	.word	0x08022a51

08022814 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8022814:	b480      	push	{r7}
 8022816:	b083      	sub	sp, #12
 8022818:	af00      	add	r7, sp, #0
 802281a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 802281c:	bf00      	nop
 802281e:	370c      	adds	r7, #12
 8022820:	46bd      	mov	sp, r7
 8022822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022826:	4770      	bx	lr

08022828 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8022828:	b480      	push	{r7}
 802282a:	b083      	sub	sp, #12
 802282c:	af00      	add	r7, sp, #0
 802282e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8022830:	bf00      	nop
 8022832:	370c      	adds	r7, #12
 8022834:	46bd      	mov	sp, r7
 8022836:	f85d 7b04 	ldr.w	r7, [sp], #4
 802283a:	4770      	bx	lr

0802283c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 802283c:	b580      	push	{r7, lr}
 802283e:	b084      	sub	sp, #16
 8022840:	af00      	add	r7, sp, #0
 8022842:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8022844:	687b      	ldr	r3, [r7, #4]
 8022846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022848:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 802284a:	687b      	ldr	r3, [r7, #4]
 802284c:	681b      	ldr	r3, [r3, #0]
 802284e:	681b      	ldr	r3, [r3, #0]
 8022850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022854:	2b00      	cmp	r3, #0
 8022856:	d11e      	bne.n	8022896 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8022858:	68fb      	ldr	r3, [r7, #12]
 802285a:	2200      	movs	r2, #0
 802285c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 802285e:	68fb      	ldr	r3, [r7, #12]
 8022860:	681b      	ldr	r3, [r3, #0]
 8022862:	68da      	ldr	r2, [r3, #12]
 8022864:	68fb      	ldr	r3, [r7, #12]
 8022866:	681b      	ldr	r3, [r3, #0]
 8022868:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802286c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802286e:	68fb      	ldr	r3, [r7, #12]
 8022870:	681b      	ldr	r3, [r3, #0]
 8022872:	695a      	ldr	r2, [r3, #20]
 8022874:	68fb      	ldr	r3, [r7, #12]
 8022876:	681b      	ldr	r3, [r3, #0]
 8022878:	f022 0201 	bic.w	r2, r2, #1
 802287c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802287e:	68fb      	ldr	r3, [r7, #12]
 8022880:	681b      	ldr	r3, [r3, #0]
 8022882:	695a      	ldr	r2, [r3, #20]
 8022884:	68fb      	ldr	r3, [r7, #12]
 8022886:	681b      	ldr	r3, [r3, #0]
 8022888:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802288c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 802288e:	68fb      	ldr	r3, [r7, #12]
 8022890:	2220      	movs	r2, #32
 8022892:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8022896:	68f8      	ldr	r0, [r7, #12]
 8022898:	f7f4 ff06 	bl	80176a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802289c:	bf00      	nop
 802289e:	3710      	adds	r7, #16
 80228a0:	46bd      	mov	sp, r7
 80228a2:	bd80      	pop	{r7, pc}

080228a4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80228a4:	b580      	push	{r7, lr}
 80228a6:	b084      	sub	sp, #16
 80228a8:	af00      	add	r7, sp, #0
 80228aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80228ac:	687b      	ldr	r3, [r7, #4]
 80228ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80228b0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80228b2:	68f8      	ldr	r0, [r7, #12]
 80228b4:	f7ff ffb8 	bl	8022828 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80228b8:	bf00      	nop
 80228ba:	3710      	adds	r7, #16
 80228bc:	46bd      	mov	sp, r7
 80228be:	bd80      	pop	{r7, pc}

080228c0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80228c0:	b580      	push	{r7, lr}
 80228c2:	b084      	sub	sp, #16
 80228c4:	af00      	add	r7, sp, #0
 80228c6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80228c8:	2300      	movs	r3, #0
 80228ca:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80228cc:	687b      	ldr	r3, [r7, #4]
 80228ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80228d0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80228d2:	68bb      	ldr	r3, [r7, #8]
 80228d4:	681b      	ldr	r3, [r3, #0]
 80228d6:	695b      	ldr	r3, [r3, #20]
 80228d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80228dc:	2b80      	cmp	r3, #128	; 0x80
 80228de:	bf0c      	ite	eq
 80228e0:	2301      	moveq	r3, #1
 80228e2:	2300      	movne	r3, #0
 80228e4:	b2db      	uxtb	r3, r3
 80228e6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80228e8:	68bb      	ldr	r3, [r7, #8]
 80228ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80228ee:	b2db      	uxtb	r3, r3
 80228f0:	2b21      	cmp	r3, #33	; 0x21
 80228f2:	d108      	bne.n	8022906 <UART_DMAError+0x46>
 80228f4:	68fb      	ldr	r3, [r7, #12]
 80228f6:	2b00      	cmp	r3, #0
 80228f8:	d005      	beq.n	8022906 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80228fa:	68bb      	ldr	r3, [r7, #8]
 80228fc:	2200      	movs	r2, #0
 80228fe:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8022900:	68b8      	ldr	r0, [r7, #8]
 8022902:	f000 f871 	bl	80229e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8022906:	68bb      	ldr	r3, [r7, #8]
 8022908:	681b      	ldr	r3, [r3, #0]
 802290a:	695b      	ldr	r3, [r3, #20]
 802290c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022910:	2b40      	cmp	r3, #64	; 0x40
 8022912:	bf0c      	ite	eq
 8022914:	2301      	moveq	r3, #1
 8022916:	2300      	movne	r3, #0
 8022918:	b2db      	uxtb	r3, r3
 802291a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 802291c:	68bb      	ldr	r3, [r7, #8]
 802291e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8022922:	b2db      	uxtb	r3, r3
 8022924:	2b22      	cmp	r3, #34	; 0x22
 8022926:	d108      	bne.n	802293a <UART_DMAError+0x7a>
 8022928:	68fb      	ldr	r3, [r7, #12]
 802292a:	2b00      	cmp	r3, #0
 802292c:	d005      	beq.n	802293a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 802292e:	68bb      	ldr	r3, [r7, #8]
 8022930:	2200      	movs	r2, #0
 8022932:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8022934:	68b8      	ldr	r0, [r7, #8]
 8022936:	f000 f86d 	bl	8022a14 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 802293a:	68bb      	ldr	r3, [r7, #8]
 802293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802293e:	f043 0210 	orr.w	r2, r3, #16
 8022942:	68bb      	ldr	r3, [r7, #8]
 8022944:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8022946:	68b8      	ldr	r0, [r7, #8]
 8022948:	f7f4 fea4 	bl	8017694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802294c:	bf00      	nop
 802294e:	3710      	adds	r7, #16
 8022950:	46bd      	mov	sp, r7
 8022952:	bd80      	pop	{r7, pc}

08022954 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8022954:	b580      	push	{r7, lr}
 8022956:	b084      	sub	sp, #16
 8022958:	af00      	add	r7, sp, #0
 802295a:	60f8      	str	r0, [r7, #12]
 802295c:	60b9      	str	r1, [r7, #8]
 802295e:	603b      	str	r3, [r7, #0]
 8022960:	4613      	mov	r3, r2
 8022962:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8022964:	e02c      	b.n	80229c0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8022966:	69bb      	ldr	r3, [r7, #24]
 8022968:	f1b3 3fff 	cmp.w	r3, #4294967295
 802296c:	d028      	beq.n	80229c0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 802296e:	69bb      	ldr	r3, [r7, #24]
 8022970:	2b00      	cmp	r3, #0
 8022972:	d007      	beq.n	8022984 <UART_WaitOnFlagUntilTimeout+0x30>
 8022974:	f7f9 ff72 	bl	801c85c <HAL_GetTick>
 8022978:	4602      	mov	r2, r0
 802297a:	683b      	ldr	r3, [r7, #0]
 802297c:	1ad3      	subs	r3, r2, r3
 802297e:	69ba      	ldr	r2, [r7, #24]
 8022980:	429a      	cmp	r2, r3
 8022982:	d21d      	bcs.n	80229c0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8022984:	68fb      	ldr	r3, [r7, #12]
 8022986:	681b      	ldr	r3, [r3, #0]
 8022988:	68da      	ldr	r2, [r3, #12]
 802298a:	68fb      	ldr	r3, [r7, #12]
 802298c:	681b      	ldr	r3, [r3, #0]
 802298e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8022992:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8022994:	68fb      	ldr	r3, [r7, #12]
 8022996:	681b      	ldr	r3, [r3, #0]
 8022998:	695a      	ldr	r2, [r3, #20]
 802299a:	68fb      	ldr	r3, [r7, #12]
 802299c:	681b      	ldr	r3, [r3, #0]
 802299e:	f022 0201 	bic.w	r2, r2, #1
 80229a2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80229a4:	68fb      	ldr	r3, [r7, #12]
 80229a6:	2220      	movs	r2, #32
 80229a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80229ac:	68fb      	ldr	r3, [r7, #12]
 80229ae:	2220      	movs	r2, #32
 80229b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80229b4:	68fb      	ldr	r3, [r7, #12]
 80229b6:	2200      	movs	r2, #0
 80229b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80229bc:	2303      	movs	r3, #3
 80229be:	e00f      	b.n	80229e0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80229c0:	68fb      	ldr	r3, [r7, #12]
 80229c2:	681b      	ldr	r3, [r3, #0]
 80229c4:	681a      	ldr	r2, [r3, #0]
 80229c6:	68bb      	ldr	r3, [r7, #8]
 80229c8:	4013      	ands	r3, r2
 80229ca:	68ba      	ldr	r2, [r7, #8]
 80229cc:	429a      	cmp	r2, r3
 80229ce:	bf0c      	ite	eq
 80229d0:	2301      	moveq	r3, #1
 80229d2:	2300      	movne	r3, #0
 80229d4:	b2db      	uxtb	r3, r3
 80229d6:	461a      	mov	r2, r3
 80229d8:	79fb      	ldrb	r3, [r7, #7]
 80229da:	429a      	cmp	r2, r3
 80229dc:	d0c3      	beq.n	8022966 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80229de:	2300      	movs	r3, #0
}
 80229e0:	4618      	mov	r0, r3
 80229e2:	3710      	adds	r7, #16
 80229e4:	46bd      	mov	sp, r7
 80229e6:	bd80      	pop	{r7, pc}

080229e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80229e8:	b480      	push	{r7}
 80229ea:	b083      	sub	sp, #12
 80229ec:	af00      	add	r7, sp, #0
 80229ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80229f0:	687b      	ldr	r3, [r7, #4]
 80229f2:	681b      	ldr	r3, [r3, #0]
 80229f4:	68da      	ldr	r2, [r3, #12]
 80229f6:	687b      	ldr	r3, [r7, #4]
 80229f8:	681b      	ldr	r3, [r3, #0]
 80229fa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80229fe:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8022a00:	687b      	ldr	r3, [r7, #4]
 8022a02:	2220      	movs	r2, #32
 8022a04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8022a08:	bf00      	nop
 8022a0a:	370c      	adds	r7, #12
 8022a0c:	46bd      	mov	sp, r7
 8022a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a12:	4770      	bx	lr

08022a14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8022a14:	b480      	push	{r7}
 8022a16:	b083      	sub	sp, #12
 8022a18:	af00      	add	r7, sp, #0
 8022a1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8022a1c:	687b      	ldr	r3, [r7, #4]
 8022a1e:	681b      	ldr	r3, [r3, #0]
 8022a20:	68da      	ldr	r2, [r3, #12]
 8022a22:	687b      	ldr	r3, [r7, #4]
 8022a24:	681b      	ldr	r3, [r3, #0]
 8022a26:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8022a2a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8022a2c:	687b      	ldr	r3, [r7, #4]
 8022a2e:	681b      	ldr	r3, [r3, #0]
 8022a30:	695a      	ldr	r2, [r3, #20]
 8022a32:	687b      	ldr	r3, [r7, #4]
 8022a34:	681b      	ldr	r3, [r3, #0]
 8022a36:	f022 0201 	bic.w	r2, r2, #1
 8022a3a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8022a3c:	687b      	ldr	r3, [r7, #4]
 8022a3e:	2220      	movs	r2, #32
 8022a40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8022a44:	bf00      	nop
 8022a46:	370c      	adds	r7, #12
 8022a48:	46bd      	mov	sp, r7
 8022a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a4e:	4770      	bx	lr

08022a50 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8022a50:	b580      	push	{r7, lr}
 8022a52:	b084      	sub	sp, #16
 8022a54:	af00      	add	r7, sp, #0
 8022a56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8022a58:	687b      	ldr	r3, [r7, #4]
 8022a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022a5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8022a5e:	68fb      	ldr	r3, [r7, #12]
 8022a60:	2200      	movs	r2, #0
 8022a62:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8022a64:	68fb      	ldr	r3, [r7, #12]
 8022a66:	2200      	movs	r2, #0
 8022a68:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8022a6a:	68f8      	ldr	r0, [r7, #12]
 8022a6c:	f7f4 fe12 	bl	8017694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8022a70:	bf00      	nop
 8022a72:	3710      	adds	r7, #16
 8022a74:	46bd      	mov	sp, r7
 8022a76:	bd80      	pop	{r7, pc}

08022a78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8022a78:	b480      	push	{r7}
 8022a7a:	b085      	sub	sp, #20
 8022a7c:	af00      	add	r7, sp, #0
 8022a7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8022a80:	687b      	ldr	r3, [r7, #4]
 8022a82:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8022a86:	b2db      	uxtb	r3, r3
 8022a88:	2b21      	cmp	r3, #33	; 0x21
 8022a8a:	d144      	bne.n	8022b16 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8022a8c:	687b      	ldr	r3, [r7, #4]
 8022a8e:	689b      	ldr	r3, [r3, #8]
 8022a90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8022a94:	d11a      	bne.n	8022acc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8022a96:	687b      	ldr	r3, [r7, #4]
 8022a98:	6a1b      	ldr	r3, [r3, #32]
 8022a9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8022a9c:	68fb      	ldr	r3, [r7, #12]
 8022a9e:	881b      	ldrh	r3, [r3, #0]
 8022aa0:	461a      	mov	r2, r3
 8022aa2:	687b      	ldr	r3, [r7, #4]
 8022aa4:	681b      	ldr	r3, [r3, #0]
 8022aa6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8022aaa:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8022aac:	687b      	ldr	r3, [r7, #4]
 8022aae:	691b      	ldr	r3, [r3, #16]
 8022ab0:	2b00      	cmp	r3, #0
 8022ab2:	d105      	bne.n	8022ac0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8022ab4:	687b      	ldr	r3, [r7, #4]
 8022ab6:	6a1b      	ldr	r3, [r3, #32]
 8022ab8:	1c9a      	adds	r2, r3, #2
 8022aba:	687b      	ldr	r3, [r7, #4]
 8022abc:	621a      	str	r2, [r3, #32]
 8022abe:	e00e      	b.n	8022ade <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8022ac0:	687b      	ldr	r3, [r7, #4]
 8022ac2:	6a1b      	ldr	r3, [r3, #32]
 8022ac4:	1c5a      	adds	r2, r3, #1
 8022ac6:	687b      	ldr	r3, [r7, #4]
 8022ac8:	621a      	str	r2, [r3, #32]
 8022aca:	e008      	b.n	8022ade <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8022acc:	687b      	ldr	r3, [r7, #4]
 8022ace:	6a1b      	ldr	r3, [r3, #32]
 8022ad0:	1c59      	adds	r1, r3, #1
 8022ad2:	687a      	ldr	r2, [r7, #4]
 8022ad4:	6211      	str	r1, [r2, #32]
 8022ad6:	781a      	ldrb	r2, [r3, #0]
 8022ad8:	687b      	ldr	r3, [r7, #4]
 8022ada:	681b      	ldr	r3, [r3, #0]
 8022adc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8022ade:	687b      	ldr	r3, [r7, #4]
 8022ae0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8022ae2:	b29b      	uxth	r3, r3
 8022ae4:	3b01      	subs	r3, #1
 8022ae6:	b29b      	uxth	r3, r3
 8022ae8:	687a      	ldr	r2, [r7, #4]
 8022aea:	4619      	mov	r1, r3
 8022aec:	84d1      	strh	r1, [r2, #38]	; 0x26
 8022aee:	2b00      	cmp	r3, #0
 8022af0:	d10f      	bne.n	8022b12 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8022af2:	687b      	ldr	r3, [r7, #4]
 8022af4:	681b      	ldr	r3, [r3, #0]
 8022af6:	68da      	ldr	r2, [r3, #12]
 8022af8:	687b      	ldr	r3, [r7, #4]
 8022afa:	681b      	ldr	r3, [r3, #0]
 8022afc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8022b00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8022b02:	687b      	ldr	r3, [r7, #4]
 8022b04:	681b      	ldr	r3, [r3, #0]
 8022b06:	68da      	ldr	r2, [r3, #12]
 8022b08:	687b      	ldr	r3, [r7, #4]
 8022b0a:	681b      	ldr	r3, [r3, #0]
 8022b0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8022b10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8022b12:	2300      	movs	r3, #0
 8022b14:	e000      	b.n	8022b18 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8022b16:	2302      	movs	r3, #2
  }
}
 8022b18:	4618      	mov	r0, r3
 8022b1a:	3714      	adds	r7, #20
 8022b1c:	46bd      	mov	sp, r7
 8022b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b22:	4770      	bx	lr

08022b24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8022b24:	b580      	push	{r7, lr}
 8022b26:	b082      	sub	sp, #8
 8022b28:	af00      	add	r7, sp, #0
 8022b2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8022b2c:	687b      	ldr	r3, [r7, #4]
 8022b2e:	681b      	ldr	r3, [r3, #0]
 8022b30:	68da      	ldr	r2, [r3, #12]
 8022b32:	687b      	ldr	r3, [r7, #4]
 8022b34:	681b      	ldr	r3, [r3, #0]
 8022b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8022b3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8022b3c:	687b      	ldr	r3, [r7, #4]
 8022b3e:	2220      	movs	r2, #32
 8022b40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8022b44:	6878      	ldr	r0, [r7, #4]
 8022b46:	f7ff fe65 	bl	8022814 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8022b4a:	2300      	movs	r3, #0
}
 8022b4c:	4618      	mov	r0, r3
 8022b4e:	3708      	adds	r7, #8
 8022b50:	46bd      	mov	sp, r7
 8022b52:	bd80      	pop	{r7, pc}

08022b54 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8022b54:	b580      	push	{r7, lr}
 8022b56:	b084      	sub	sp, #16
 8022b58:	af00      	add	r7, sp, #0
 8022b5a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8022b5c:	687b      	ldr	r3, [r7, #4]
 8022b5e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8022b62:	b2db      	uxtb	r3, r3
 8022b64:	2b22      	cmp	r3, #34	; 0x22
 8022b66:	d171      	bne.n	8022c4c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8022b68:	687b      	ldr	r3, [r7, #4]
 8022b6a:	689b      	ldr	r3, [r3, #8]
 8022b6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8022b70:	d123      	bne.n	8022bba <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8022b72:	687b      	ldr	r3, [r7, #4]
 8022b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022b76:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8022b78:	687b      	ldr	r3, [r7, #4]
 8022b7a:	691b      	ldr	r3, [r3, #16]
 8022b7c:	2b00      	cmp	r3, #0
 8022b7e:	d10e      	bne.n	8022b9e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8022b80:	687b      	ldr	r3, [r7, #4]
 8022b82:	681b      	ldr	r3, [r3, #0]
 8022b84:	685b      	ldr	r3, [r3, #4]
 8022b86:	b29b      	uxth	r3, r3
 8022b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022b8c:	b29a      	uxth	r2, r3
 8022b8e:	68fb      	ldr	r3, [r7, #12]
 8022b90:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8022b92:	687b      	ldr	r3, [r7, #4]
 8022b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022b96:	1c9a      	adds	r2, r3, #2
 8022b98:	687b      	ldr	r3, [r7, #4]
 8022b9a:	629a      	str	r2, [r3, #40]	; 0x28
 8022b9c:	e029      	b.n	8022bf2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8022b9e:	687b      	ldr	r3, [r7, #4]
 8022ba0:	681b      	ldr	r3, [r3, #0]
 8022ba2:	685b      	ldr	r3, [r3, #4]
 8022ba4:	b29b      	uxth	r3, r3
 8022ba6:	b2db      	uxtb	r3, r3
 8022ba8:	b29a      	uxth	r2, r3
 8022baa:	68fb      	ldr	r3, [r7, #12]
 8022bac:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8022bae:	687b      	ldr	r3, [r7, #4]
 8022bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022bb2:	1c5a      	adds	r2, r3, #1
 8022bb4:	687b      	ldr	r3, [r7, #4]
 8022bb6:	629a      	str	r2, [r3, #40]	; 0x28
 8022bb8:	e01b      	b.n	8022bf2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8022bba:	687b      	ldr	r3, [r7, #4]
 8022bbc:	691b      	ldr	r3, [r3, #16]
 8022bbe:	2b00      	cmp	r3, #0
 8022bc0:	d10a      	bne.n	8022bd8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8022bc2:	687b      	ldr	r3, [r7, #4]
 8022bc4:	681b      	ldr	r3, [r3, #0]
 8022bc6:	6858      	ldr	r0, [r3, #4]
 8022bc8:	687b      	ldr	r3, [r7, #4]
 8022bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022bcc:	1c59      	adds	r1, r3, #1
 8022bce:	687a      	ldr	r2, [r7, #4]
 8022bd0:	6291      	str	r1, [r2, #40]	; 0x28
 8022bd2:	b2c2      	uxtb	r2, r0
 8022bd4:	701a      	strb	r2, [r3, #0]
 8022bd6:	e00c      	b.n	8022bf2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8022bd8:	687b      	ldr	r3, [r7, #4]
 8022bda:	681b      	ldr	r3, [r3, #0]
 8022bdc:	685b      	ldr	r3, [r3, #4]
 8022bde:	b2da      	uxtb	r2, r3
 8022be0:	687b      	ldr	r3, [r7, #4]
 8022be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022be4:	1c58      	adds	r0, r3, #1
 8022be6:	6879      	ldr	r1, [r7, #4]
 8022be8:	6288      	str	r0, [r1, #40]	; 0x28
 8022bea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8022bee:	b2d2      	uxtb	r2, r2
 8022bf0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8022bf2:	687b      	ldr	r3, [r7, #4]
 8022bf4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8022bf6:	b29b      	uxth	r3, r3
 8022bf8:	3b01      	subs	r3, #1
 8022bfa:	b29b      	uxth	r3, r3
 8022bfc:	687a      	ldr	r2, [r7, #4]
 8022bfe:	4619      	mov	r1, r3
 8022c00:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8022c02:	2b00      	cmp	r3, #0
 8022c04:	d120      	bne.n	8022c48 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8022c06:	687b      	ldr	r3, [r7, #4]
 8022c08:	681b      	ldr	r3, [r3, #0]
 8022c0a:	68da      	ldr	r2, [r3, #12]
 8022c0c:	687b      	ldr	r3, [r7, #4]
 8022c0e:	681b      	ldr	r3, [r3, #0]
 8022c10:	f022 0220 	bic.w	r2, r2, #32
 8022c14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8022c16:	687b      	ldr	r3, [r7, #4]
 8022c18:	681b      	ldr	r3, [r3, #0]
 8022c1a:	68da      	ldr	r2, [r3, #12]
 8022c1c:	687b      	ldr	r3, [r7, #4]
 8022c1e:	681b      	ldr	r3, [r3, #0]
 8022c20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8022c24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8022c26:	687b      	ldr	r3, [r7, #4]
 8022c28:	681b      	ldr	r3, [r3, #0]
 8022c2a:	695a      	ldr	r2, [r3, #20]
 8022c2c:	687b      	ldr	r3, [r7, #4]
 8022c2e:	681b      	ldr	r3, [r3, #0]
 8022c30:	f022 0201 	bic.w	r2, r2, #1
 8022c34:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8022c36:	687b      	ldr	r3, [r7, #4]
 8022c38:	2220      	movs	r2, #32
 8022c3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8022c3e:	6878      	ldr	r0, [r7, #4]
 8022c40:	f7f4 fd32 	bl	80176a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8022c44:	2300      	movs	r3, #0
 8022c46:	e002      	b.n	8022c4e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8022c48:	2300      	movs	r3, #0
 8022c4a:	e000      	b.n	8022c4e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8022c4c:	2302      	movs	r3, #2
  }
}
 8022c4e:	4618      	mov	r0, r3
 8022c50:	3710      	adds	r7, #16
 8022c52:	46bd      	mov	sp, r7
 8022c54:	bd80      	pop	{r7, pc}
	...

08022c58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8022c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8022c5c:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8022c60:	af00      	add	r7, sp, #0
 8022c62:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022c66:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c6a:	681b      	ldr	r3, [r3, #0]
 8022c6c:	691b      	ldr	r3, [r3, #16]
 8022c6e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8022c72:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c76:	68d9      	ldr	r1, [r3, #12]
 8022c78:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c7c:	681a      	ldr	r2, [r3, #0]
 8022c7e:	ea40 0301 	orr.w	r3, r0, r1
 8022c82:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8022c84:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c88:	689a      	ldr	r2, [r3, #8]
 8022c8a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c8e:	691b      	ldr	r3, [r3, #16]
 8022c90:	431a      	orrs	r2, r3
 8022c92:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c96:	695b      	ldr	r3, [r3, #20]
 8022c98:	431a      	orrs	r2, r3
 8022c9a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c9e:	69db      	ldr	r3, [r3, #28]
 8022ca0:	4313      	orrs	r3, r2
 8022ca2:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8022ca6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022caa:	681b      	ldr	r3, [r3, #0]
 8022cac:	68db      	ldr	r3, [r3, #12]
 8022cae:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8022cb2:	f021 010c 	bic.w	r1, r1, #12
 8022cb6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cba:	681a      	ldr	r2, [r3, #0]
 8022cbc:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8022cc0:	430b      	orrs	r3, r1
 8022cc2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8022cc4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cc8:	681b      	ldr	r3, [r3, #0]
 8022cca:	695b      	ldr	r3, [r3, #20]
 8022ccc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8022cd0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cd4:	6999      	ldr	r1, [r3, #24]
 8022cd6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cda:	681a      	ldr	r2, [r3, #0]
 8022cdc:	ea40 0301 	orr.w	r3, r0, r1
 8022ce0:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022ce2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022ce6:	69db      	ldr	r3, [r3, #28]
 8022ce8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8022cec:	f040 824a 	bne.w	8023184 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8022cf0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cf4:	681a      	ldr	r2, [r3, #0]
 8022cf6:	4b96      	ldr	r3, [pc, #600]	; (8022f50 <UART_SetConfig+0x2f8>)
 8022cf8:	429a      	cmp	r2, r3
 8022cfa:	d006      	beq.n	8022d0a <UART_SetConfig+0xb2>
 8022cfc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022d00:	681a      	ldr	r2, [r3, #0]
 8022d02:	4b94      	ldr	r3, [pc, #592]	; (8022f54 <UART_SetConfig+0x2fc>)
 8022d04:	429a      	cmp	r2, r3
 8022d06:	f040 8129 	bne.w	8022f5c <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8022d0a:	f7fc fa27 	bl	801f15c <HAL_RCC_GetPCLK2Freq>
 8022d0e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8022d12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022d16:	2200      	movs	r2, #0
 8022d18:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8022d1c:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8022d20:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8022d24:	4622      	mov	r2, r4
 8022d26:	462b      	mov	r3, r5
 8022d28:	1891      	adds	r1, r2, r2
 8022d2a:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8022d2e:	415b      	adcs	r3, r3
 8022d30:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8022d34:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8022d38:	4621      	mov	r1, r4
 8022d3a:	1851      	adds	r1, r2, r1
 8022d3c:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8022d40:	4629      	mov	r1, r5
 8022d42:	414b      	adcs	r3, r1
 8022d44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8022d48:	f04f 0200 	mov.w	r2, #0
 8022d4c:	f04f 0300 	mov.w	r3, #0
 8022d50:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8022d54:	4649      	mov	r1, r9
 8022d56:	00cb      	lsls	r3, r1, #3
 8022d58:	4641      	mov	r1, r8
 8022d5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022d5e:	4641      	mov	r1, r8
 8022d60:	00ca      	lsls	r2, r1, #3
 8022d62:	4610      	mov	r0, r2
 8022d64:	4619      	mov	r1, r3
 8022d66:	4603      	mov	r3, r0
 8022d68:	4622      	mov	r2, r4
 8022d6a:	189b      	adds	r3, r3, r2
 8022d6c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8022d70:	462b      	mov	r3, r5
 8022d72:	460a      	mov	r2, r1
 8022d74:	eb42 0303 	adc.w	r3, r2, r3
 8022d78:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8022d7c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022d80:	685b      	ldr	r3, [r3, #4]
 8022d82:	2200      	movs	r2, #0
 8022d84:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8022d88:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8022d8c:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8022d90:	460b      	mov	r3, r1
 8022d92:	18db      	adds	r3, r3, r3
 8022d94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8022d98:	4613      	mov	r3, r2
 8022d9a:	eb42 0303 	adc.w	r3, r2, r3
 8022d9e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8022da2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8022da6:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8022daa:	f7ee fad5 	bl	8011358 <__aeabi_uldivmod>
 8022dae:	4602      	mov	r2, r0
 8022db0:	460b      	mov	r3, r1
 8022db2:	4b69      	ldr	r3, [pc, #420]	; (8022f58 <UART_SetConfig+0x300>)
 8022db4:	fba3 2302 	umull	r2, r3, r3, r2
 8022db8:	095b      	lsrs	r3, r3, #5
 8022dba:	011c      	lsls	r4, r3, #4
 8022dbc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022dc0:	2200      	movs	r2, #0
 8022dc2:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8022dc6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8022dca:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8022dce:	4642      	mov	r2, r8
 8022dd0:	464b      	mov	r3, r9
 8022dd2:	1891      	adds	r1, r2, r2
 8022dd4:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8022dd8:	415b      	adcs	r3, r3
 8022dda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8022dde:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8022de2:	4641      	mov	r1, r8
 8022de4:	1851      	adds	r1, r2, r1
 8022de6:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8022dea:	4649      	mov	r1, r9
 8022dec:	414b      	adcs	r3, r1
 8022dee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8022df2:	f04f 0200 	mov.w	r2, #0
 8022df6:	f04f 0300 	mov.w	r3, #0
 8022dfa:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8022dfe:	4659      	mov	r1, fp
 8022e00:	00cb      	lsls	r3, r1, #3
 8022e02:	4651      	mov	r1, sl
 8022e04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022e08:	4651      	mov	r1, sl
 8022e0a:	00ca      	lsls	r2, r1, #3
 8022e0c:	4610      	mov	r0, r2
 8022e0e:	4619      	mov	r1, r3
 8022e10:	4603      	mov	r3, r0
 8022e12:	4642      	mov	r2, r8
 8022e14:	189b      	adds	r3, r3, r2
 8022e16:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8022e1a:	464b      	mov	r3, r9
 8022e1c:	460a      	mov	r2, r1
 8022e1e:	eb42 0303 	adc.w	r3, r2, r3
 8022e22:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8022e26:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022e2a:	685b      	ldr	r3, [r3, #4]
 8022e2c:	2200      	movs	r2, #0
 8022e2e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8022e32:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8022e36:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8022e3a:	460b      	mov	r3, r1
 8022e3c:	18db      	adds	r3, r3, r3
 8022e3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8022e42:	4613      	mov	r3, r2
 8022e44:	eb42 0303 	adc.w	r3, r2, r3
 8022e48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8022e4c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8022e50:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8022e54:	f7ee fa80 	bl	8011358 <__aeabi_uldivmod>
 8022e58:	4602      	mov	r2, r0
 8022e5a:	460b      	mov	r3, r1
 8022e5c:	4611      	mov	r1, r2
 8022e5e:	4b3e      	ldr	r3, [pc, #248]	; (8022f58 <UART_SetConfig+0x300>)
 8022e60:	fba3 2301 	umull	r2, r3, r3, r1
 8022e64:	095b      	lsrs	r3, r3, #5
 8022e66:	2264      	movs	r2, #100	; 0x64
 8022e68:	fb02 f303 	mul.w	r3, r2, r3
 8022e6c:	1acb      	subs	r3, r1, r3
 8022e6e:	00db      	lsls	r3, r3, #3
 8022e70:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8022e74:	4b38      	ldr	r3, [pc, #224]	; (8022f58 <UART_SetConfig+0x300>)
 8022e76:	fba3 2302 	umull	r2, r3, r3, r2
 8022e7a:	095b      	lsrs	r3, r3, #5
 8022e7c:	005b      	lsls	r3, r3, #1
 8022e7e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8022e82:	441c      	add	r4, r3
 8022e84:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022e88:	2200      	movs	r2, #0
 8022e8a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8022e8e:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8022e92:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8022e96:	4642      	mov	r2, r8
 8022e98:	464b      	mov	r3, r9
 8022e9a:	1891      	adds	r1, r2, r2
 8022e9c:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8022ea0:	415b      	adcs	r3, r3
 8022ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8022ea6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8022eaa:	4641      	mov	r1, r8
 8022eac:	1851      	adds	r1, r2, r1
 8022eae:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8022eb2:	4649      	mov	r1, r9
 8022eb4:	414b      	adcs	r3, r1
 8022eb6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8022eba:	f04f 0200 	mov.w	r2, #0
 8022ebe:	f04f 0300 	mov.w	r3, #0
 8022ec2:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8022ec6:	4659      	mov	r1, fp
 8022ec8:	00cb      	lsls	r3, r1, #3
 8022eca:	4651      	mov	r1, sl
 8022ecc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022ed0:	4651      	mov	r1, sl
 8022ed2:	00ca      	lsls	r2, r1, #3
 8022ed4:	4610      	mov	r0, r2
 8022ed6:	4619      	mov	r1, r3
 8022ed8:	4603      	mov	r3, r0
 8022eda:	4642      	mov	r2, r8
 8022edc:	189b      	adds	r3, r3, r2
 8022ede:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8022ee2:	464b      	mov	r3, r9
 8022ee4:	460a      	mov	r2, r1
 8022ee6:	eb42 0303 	adc.w	r3, r2, r3
 8022eea:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8022eee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022ef2:	685b      	ldr	r3, [r3, #4]
 8022ef4:	2200      	movs	r2, #0
 8022ef6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8022efa:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8022efe:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8022f02:	460b      	mov	r3, r1
 8022f04:	18db      	adds	r3, r3, r3
 8022f06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8022f0a:	4613      	mov	r3, r2
 8022f0c:	eb42 0303 	adc.w	r3, r2, r3
 8022f10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8022f14:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8022f18:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8022f1c:	f7ee fa1c 	bl	8011358 <__aeabi_uldivmod>
 8022f20:	4602      	mov	r2, r0
 8022f22:	460b      	mov	r3, r1
 8022f24:	4b0c      	ldr	r3, [pc, #48]	; (8022f58 <UART_SetConfig+0x300>)
 8022f26:	fba3 1302 	umull	r1, r3, r3, r2
 8022f2a:	095b      	lsrs	r3, r3, #5
 8022f2c:	2164      	movs	r1, #100	; 0x64
 8022f2e:	fb01 f303 	mul.w	r3, r1, r3
 8022f32:	1ad3      	subs	r3, r2, r3
 8022f34:	00db      	lsls	r3, r3, #3
 8022f36:	3332      	adds	r3, #50	; 0x32
 8022f38:	4a07      	ldr	r2, [pc, #28]	; (8022f58 <UART_SetConfig+0x300>)
 8022f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8022f3e:	095b      	lsrs	r3, r3, #5
 8022f40:	f003 0207 	and.w	r2, r3, #7
 8022f44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022f48:	681b      	ldr	r3, [r3, #0]
 8022f4a:	4422      	add	r2, r4
 8022f4c:	609a      	str	r2, [r3, #8]
 8022f4e:	e349      	b.n	80235e4 <UART_SetConfig+0x98c>
 8022f50:	40011000 	.word	0x40011000
 8022f54:	40011400 	.word	0x40011400
 8022f58:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8022f5c:	f7fc f8ea 	bl	801f134 <HAL_RCC_GetPCLK1Freq>
 8022f60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8022f64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022f68:	2200      	movs	r2, #0
 8022f6a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8022f6e:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8022f72:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8022f76:	4622      	mov	r2, r4
 8022f78:	462b      	mov	r3, r5
 8022f7a:	1891      	adds	r1, r2, r2
 8022f7c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8022f80:	415b      	adcs	r3, r3
 8022f82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8022f86:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8022f8a:	4621      	mov	r1, r4
 8022f8c:	eb12 0a01 	adds.w	sl, r2, r1
 8022f90:	4629      	mov	r1, r5
 8022f92:	eb43 0b01 	adc.w	fp, r3, r1
 8022f96:	f04f 0200 	mov.w	r2, #0
 8022f9a:	f04f 0300 	mov.w	r3, #0
 8022f9e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8022fa2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8022fa6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8022faa:	4692      	mov	sl, r2
 8022fac:	469b      	mov	fp, r3
 8022fae:	4623      	mov	r3, r4
 8022fb0:	eb1a 0303 	adds.w	r3, sl, r3
 8022fb4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8022fb8:	462b      	mov	r3, r5
 8022fba:	eb4b 0303 	adc.w	r3, fp, r3
 8022fbe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8022fc2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022fc6:	685b      	ldr	r3, [r3, #4]
 8022fc8:	2200      	movs	r2, #0
 8022fca:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8022fce:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8022fd2:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8022fd6:	460b      	mov	r3, r1
 8022fd8:	18db      	adds	r3, r3, r3
 8022fda:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8022fde:	4613      	mov	r3, r2
 8022fe0:	eb42 0303 	adc.w	r3, r2, r3
 8022fe4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8022fe8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8022fec:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8022ff0:	f7ee f9b2 	bl	8011358 <__aeabi_uldivmod>
 8022ff4:	4602      	mov	r2, r0
 8022ff6:	460b      	mov	r3, r1
 8022ff8:	4b61      	ldr	r3, [pc, #388]	; (8023180 <UART_SetConfig+0x528>)
 8022ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8022ffe:	095b      	lsrs	r3, r3, #5
 8023000:	011c      	lsls	r4, r3, #4
 8023002:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8023006:	2200      	movs	r2, #0
 8023008:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 802300c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8023010:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8023014:	4642      	mov	r2, r8
 8023016:	464b      	mov	r3, r9
 8023018:	1891      	adds	r1, r2, r2
 802301a:	67b9      	str	r1, [r7, #120]	; 0x78
 802301c:	415b      	adcs	r3, r3
 802301e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8023020:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8023024:	4641      	mov	r1, r8
 8023026:	1851      	adds	r1, r2, r1
 8023028:	6739      	str	r1, [r7, #112]	; 0x70
 802302a:	4649      	mov	r1, r9
 802302c:	414b      	adcs	r3, r1
 802302e:	677b      	str	r3, [r7, #116]	; 0x74
 8023030:	f04f 0200 	mov.w	r2, #0
 8023034:	f04f 0300 	mov.w	r3, #0
 8023038:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 802303c:	4659      	mov	r1, fp
 802303e:	00cb      	lsls	r3, r1, #3
 8023040:	4651      	mov	r1, sl
 8023042:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023046:	4651      	mov	r1, sl
 8023048:	00ca      	lsls	r2, r1, #3
 802304a:	4610      	mov	r0, r2
 802304c:	4619      	mov	r1, r3
 802304e:	4603      	mov	r3, r0
 8023050:	4642      	mov	r2, r8
 8023052:	189b      	adds	r3, r3, r2
 8023054:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8023058:	464b      	mov	r3, r9
 802305a:	460a      	mov	r2, r1
 802305c:	eb42 0303 	adc.w	r3, r2, r3
 8023060:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8023064:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023068:	685b      	ldr	r3, [r3, #4]
 802306a:	2200      	movs	r2, #0
 802306c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8023070:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8023074:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8023078:	460b      	mov	r3, r1
 802307a:	18db      	adds	r3, r3, r3
 802307c:	66bb      	str	r3, [r7, #104]	; 0x68
 802307e:	4613      	mov	r3, r2
 8023080:	eb42 0303 	adc.w	r3, r2, r3
 8023084:	66fb      	str	r3, [r7, #108]	; 0x6c
 8023086:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 802308a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 802308e:	f7ee f963 	bl	8011358 <__aeabi_uldivmod>
 8023092:	4602      	mov	r2, r0
 8023094:	460b      	mov	r3, r1
 8023096:	4611      	mov	r1, r2
 8023098:	4b39      	ldr	r3, [pc, #228]	; (8023180 <UART_SetConfig+0x528>)
 802309a:	fba3 2301 	umull	r2, r3, r3, r1
 802309e:	095b      	lsrs	r3, r3, #5
 80230a0:	2264      	movs	r2, #100	; 0x64
 80230a2:	fb02 f303 	mul.w	r3, r2, r3
 80230a6:	1acb      	subs	r3, r1, r3
 80230a8:	00db      	lsls	r3, r3, #3
 80230aa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80230ae:	4b34      	ldr	r3, [pc, #208]	; (8023180 <UART_SetConfig+0x528>)
 80230b0:	fba3 2302 	umull	r2, r3, r3, r2
 80230b4:	095b      	lsrs	r3, r3, #5
 80230b6:	005b      	lsls	r3, r3, #1
 80230b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80230bc:	441c      	add	r4, r3
 80230be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80230c2:	2200      	movs	r2, #0
 80230c4:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 80230c8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80230cc:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 80230d0:	4642      	mov	r2, r8
 80230d2:	464b      	mov	r3, r9
 80230d4:	1891      	adds	r1, r2, r2
 80230d6:	6639      	str	r1, [r7, #96]	; 0x60
 80230d8:	415b      	adcs	r3, r3
 80230da:	667b      	str	r3, [r7, #100]	; 0x64
 80230dc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80230e0:	4641      	mov	r1, r8
 80230e2:	1851      	adds	r1, r2, r1
 80230e4:	65b9      	str	r1, [r7, #88]	; 0x58
 80230e6:	4649      	mov	r1, r9
 80230e8:	414b      	adcs	r3, r1
 80230ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80230ec:	f04f 0200 	mov.w	r2, #0
 80230f0:	f04f 0300 	mov.w	r3, #0
 80230f4:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80230f8:	4659      	mov	r1, fp
 80230fa:	00cb      	lsls	r3, r1, #3
 80230fc:	4651      	mov	r1, sl
 80230fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023102:	4651      	mov	r1, sl
 8023104:	00ca      	lsls	r2, r1, #3
 8023106:	4610      	mov	r0, r2
 8023108:	4619      	mov	r1, r3
 802310a:	4603      	mov	r3, r0
 802310c:	4642      	mov	r2, r8
 802310e:	189b      	adds	r3, r3, r2
 8023110:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8023114:	464b      	mov	r3, r9
 8023116:	460a      	mov	r2, r1
 8023118:	eb42 0303 	adc.w	r3, r2, r3
 802311c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8023120:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023124:	685b      	ldr	r3, [r3, #4]
 8023126:	2200      	movs	r2, #0
 8023128:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 802312c:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8023130:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8023134:	460b      	mov	r3, r1
 8023136:	18db      	adds	r3, r3, r3
 8023138:	653b      	str	r3, [r7, #80]	; 0x50
 802313a:	4613      	mov	r3, r2
 802313c:	eb42 0303 	adc.w	r3, r2, r3
 8023140:	657b      	str	r3, [r7, #84]	; 0x54
 8023142:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8023146:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 802314a:	f7ee f905 	bl	8011358 <__aeabi_uldivmod>
 802314e:	4602      	mov	r2, r0
 8023150:	460b      	mov	r3, r1
 8023152:	4b0b      	ldr	r3, [pc, #44]	; (8023180 <UART_SetConfig+0x528>)
 8023154:	fba3 1302 	umull	r1, r3, r3, r2
 8023158:	095b      	lsrs	r3, r3, #5
 802315a:	2164      	movs	r1, #100	; 0x64
 802315c:	fb01 f303 	mul.w	r3, r1, r3
 8023160:	1ad3      	subs	r3, r2, r3
 8023162:	00db      	lsls	r3, r3, #3
 8023164:	3332      	adds	r3, #50	; 0x32
 8023166:	4a06      	ldr	r2, [pc, #24]	; (8023180 <UART_SetConfig+0x528>)
 8023168:	fba2 2303 	umull	r2, r3, r2, r3
 802316c:	095b      	lsrs	r3, r3, #5
 802316e:	f003 0207 	and.w	r2, r3, #7
 8023172:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023176:	681b      	ldr	r3, [r3, #0]
 8023178:	4422      	add	r2, r4
 802317a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 802317c:	e232      	b.n	80235e4 <UART_SetConfig+0x98c>
 802317e:	bf00      	nop
 8023180:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8023184:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023188:	681a      	ldr	r2, [r3, #0]
 802318a:	4b8d      	ldr	r3, [pc, #564]	; (80233c0 <UART_SetConfig+0x768>)
 802318c:	429a      	cmp	r2, r3
 802318e:	d006      	beq.n	802319e <UART_SetConfig+0x546>
 8023190:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023194:	681a      	ldr	r2, [r3, #0]
 8023196:	4b8b      	ldr	r3, [pc, #556]	; (80233c4 <UART_SetConfig+0x76c>)
 8023198:	429a      	cmp	r2, r3
 802319a:	f040 8117 	bne.w	80233cc <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 802319e:	f7fb ffdd 	bl	801f15c <HAL_RCC_GetPCLK2Freq>
 80231a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80231a6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80231aa:	2200      	movs	r2, #0
 80231ac:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80231b0:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80231b4:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80231b8:	4622      	mov	r2, r4
 80231ba:	462b      	mov	r3, r5
 80231bc:	1891      	adds	r1, r2, r2
 80231be:	64b9      	str	r1, [r7, #72]	; 0x48
 80231c0:	415b      	adcs	r3, r3
 80231c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80231c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80231c8:	4621      	mov	r1, r4
 80231ca:	eb12 0801 	adds.w	r8, r2, r1
 80231ce:	4629      	mov	r1, r5
 80231d0:	eb43 0901 	adc.w	r9, r3, r1
 80231d4:	f04f 0200 	mov.w	r2, #0
 80231d8:	f04f 0300 	mov.w	r3, #0
 80231dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80231e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80231e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80231e8:	4690      	mov	r8, r2
 80231ea:	4699      	mov	r9, r3
 80231ec:	4623      	mov	r3, r4
 80231ee:	eb18 0303 	adds.w	r3, r8, r3
 80231f2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80231f6:	462b      	mov	r3, r5
 80231f8:	eb49 0303 	adc.w	r3, r9, r3
 80231fc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8023200:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023204:	685b      	ldr	r3, [r3, #4]
 8023206:	2200      	movs	r2, #0
 8023208:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 802320c:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8023210:	f04f 0200 	mov.w	r2, #0
 8023214:	f04f 0300 	mov.w	r3, #0
 8023218:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 802321c:	4629      	mov	r1, r5
 802321e:	008b      	lsls	r3, r1, #2
 8023220:	4621      	mov	r1, r4
 8023222:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023226:	4621      	mov	r1, r4
 8023228:	008a      	lsls	r2, r1, #2
 802322a:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 802322e:	f7ee f893 	bl	8011358 <__aeabi_uldivmod>
 8023232:	4602      	mov	r2, r0
 8023234:	460b      	mov	r3, r1
 8023236:	4b64      	ldr	r3, [pc, #400]	; (80233c8 <UART_SetConfig+0x770>)
 8023238:	fba3 2302 	umull	r2, r3, r3, r2
 802323c:	095b      	lsrs	r3, r3, #5
 802323e:	011c      	lsls	r4, r3, #4
 8023240:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8023244:	2200      	movs	r2, #0
 8023246:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 802324a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 802324e:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8023252:	4642      	mov	r2, r8
 8023254:	464b      	mov	r3, r9
 8023256:	1891      	adds	r1, r2, r2
 8023258:	6439      	str	r1, [r7, #64]	; 0x40
 802325a:	415b      	adcs	r3, r3
 802325c:	647b      	str	r3, [r7, #68]	; 0x44
 802325e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8023262:	4641      	mov	r1, r8
 8023264:	1851      	adds	r1, r2, r1
 8023266:	63b9      	str	r1, [r7, #56]	; 0x38
 8023268:	4649      	mov	r1, r9
 802326a:	414b      	adcs	r3, r1
 802326c:	63fb      	str	r3, [r7, #60]	; 0x3c
 802326e:	f04f 0200 	mov.w	r2, #0
 8023272:	f04f 0300 	mov.w	r3, #0
 8023276:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 802327a:	4659      	mov	r1, fp
 802327c:	00cb      	lsls	r3, r1, #3
 802327e:	4651      	mov	r1, sl
 8023280:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023284:	4651      	mov	r1, sl
 8023286:	00ca      	lsls	r2, r1, #3
 8023288:	4610      	mov	r0, r2
 802328a:	4619      	mov	r1, r3
 802328c:	4603      	mov	r3, r0
 802328e:	4642      	mov	r2, r8
 8023290:	189b      	adds	r3, r3, r2
 8023292:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8023296:	464b      	mov	r3, r9
 8023298:	460a      	mov	r2, r1
 802329a:	eb42 0303 	adc.w	r3, r2, r3
 802329e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80232a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80232a6:	685b      	ldr	r3, [r3, #4]
 80232a8:	2200      	movs	r2, #0
 80232aa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80232ae:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 80232b2:	f04f 0200 	mov.w	r2, #0
 80232b6:	f04f 0300 	mov.w	r3, #0
 80232ba:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 80232be:	4649      	mov	r1, r9
 80232c0:	008b      	lsls	r3, r1, #2
 80232c2:	4641      	mov	r1, r8
 80232c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80232c8:	4641      	mov	r1, r8
 80232ca:	008a      	lsls	r2, r1, #2
 80232cc:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80232d0:	f7ee f842 	bl	8011358 <__aeabi_uldivmod>
 80232d4:	4602      	mov	r2, r0
 80232d6:	460b      	mov	r3, r1
 80232d8:	4b3b      	ldr	r3, [pc, #236]	; (80233c8 <UART_SetConfig+0x770>)
 80232da:	fba3 1302 	umull	r1, r3, r3, r2
 80232de:	095b      	lsrs	r3, r3, #5
 80232e0:	2164      	movs	r1, #100	; 0x64
 80232e2:	fb01 f303 	mul.w	r3, r1, r3
 80232e6:	1ad3      	subs	r3, r2, r3
 80232e8:	011b      	lsls	r3, r3, #4
 80232ea:	3332      	adds	r3, #50	; 0x32
 80232ec:	4a36      	ldr	r2, [pc, #216]	; (80233c8 <UART_SetConfig+0x770>)
 80232ee:	fba2 2303 	umull	r2, r3, r2, r3
 80232f2:	095b      	lsrs	r3, r3, #5
 80232f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80232f8:	441c      	add	r4, r3
 80232fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80232fe:	2200      	movs	r2, #0
 8023300:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8023304:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8023308:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 802330c:	4642      	mov	r2, r8
 802330e:	464b      	mov	r3, r9
 8023310:	1891      	adds	r1, r2, r2
 8023312:	6339      	str	r1, [r7, #48]	; 0x30
 8023314:	415b      	adcs	r3, r3
 8023316:	637b      	str	r3, [r7, #52]	; 0x34
 8023318:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 802331c:	4641      	mov	r1, r8
 802331e:	1851      	adds	r1, r2, r1
 8023320:	62b9      	str	r1, [r7, #40]	; 0x28
 8023322:	4649      	mov	r1, r9
 8023324:	414b      	adcs	r3, r1
 8023326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8023328:	f04f 0200 	mov.w	r2, #0
 802332c:	f04f 0300 	mov.w	r3, #0
 8023330:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8023334:	4659      	mov	r1, fp
 8023336:	00cb      	lsls	r3, r1, #3
 8023338:	4651      	mov	r1, sl
 802333a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802333e:	4651      	mov	r1, sl
 8023340:	00ca      	lsls	r2, r1, #3
 8023342:	4610      	mov	r0, r2
 8023344:	4619      	mov	r1, r3
 8023346:	4603      	mov	r3, r0
 8023348:	4642      	mov	r2, r8
 802334a:	189b      	adds	r3, r3, r2
 802334c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8023350:	464b      	mov	r3, r9
 8023352:	460a      	mov	r2, r1
 8023354:	eb42 0303 	adc.w	r3, r2, r3
 8023358:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 802335c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023360:	685b      	ldr	r3, [r3, #4]
 8023362:	2200      	movs	r2, #0
 8023364:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8023368:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 802336c:	f04f 0200 	mov.w	r2, #0
 8023370:	f04f 0300 	mov.w	r3, #0
 8023374:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8023378:	4649      	mov	r1, r9
 802337a:	008b      	lsls	r3, r1, #2
 802337c:	4641      	mov	r1, r8
 802337e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023382:	4641      	mov	r1, r8
 8023384:	008a      	lsls	r2, r1, #2
 8023386:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 802338a:	f7ed ffe5 	bl	8011358 <__aeabi_uldivmod>
 802338e:	4602      	mov	r2, r0
 8023390:	460b      	mov	r3, r1
 8023392:	4b0d      	ldr	r3, [pc, #52]	; (80233c8 <UART_SetConfig+0x770>)
 8023394:	fba3 1302 	umull	r1, r3, r3, r2
 8023398:	095b      	lsrs	r3, r3, #5
 802339a:	2164      	movs	r1, #100	; 0x64
 802339c:	fb01 f303 	mul.w	r3, r1, r3
 80233a0:	1ad3      	subs	r3, r2, r3
 80233a2:	011b      	lsls	r3, r3, #4
 80233a4:	3332      	adds	r3, #50	; 0x32
 80233a6:	4a08      	ldr	r2, [pc, #32]	; (80233c8 <UART_SetConfig+0x770>)
 80233a8:	fba2 2303 	umull	r2, r3, r2, r3
 80233ac:	095b      	lsrs	r3, r3, #5
 80233ae:	f003 020f 	and.w	r2, r3, #15
 80233b2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80233b6:	681b      	ldr	r3, [r3, #0]
 80233b8:	4422      	add	r2, r4
 80233ba:	609a      	str	r2, [r3, #8]
 80233bc:	e112      	b.n	80235e4 <UART_SetConfig+0x98c>
 80233be:	bf00      	nop
 80233c0:	40011000 	.word	0x40011000
 80233c4:	40011400 	.word	0x40011400
 80233c8:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80233cc:	f7fb feb2 	bl	801f134 <HAL_RCC_GetPCLK1Freq>
 80233d0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80233d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80233d8:	2200      	movs	r2, #0
 80233da:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80233de:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80233e2:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 80233e6:	4642      	mov	r2, r8
 80233e8:	464b      	mov	r3, r9
 80233ea:	1891      	adds	r1, r2, r2
 80233ec:	6239      	str	r1, [r7, #32]
 80233ee:	415b      	adcs	r3, r3
 80233f0:	627b      	str	r3, [r7, #36]	; 0x24
 80233f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80233f6:	4641      	mov	r1, r8
 80233f8:	1854      	adds	r4, r2, r1
 80233fa:	4649      	mov	r1, r9
 80233fc:	eb43 0501 	adc.w	r5, r3, r1
 8023400:	f04f 0200 	mov.w	r2, #0
 8023404:	f04f 0300 	mov.w	r3, #0
 8023408:	00eb      	lsls	r3, r5, #3
 802340a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802340e:	00e2      	lsls	r2, r4, #3
 8023410:	4614      	mov	r4, r2
 8023412:	461d      	mov	r5, r3
 8023414:	4643      	mov	r3, r8
 8023416:	18e3      	adds	r3, r4, r3
 8023418:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 802341c:	464b      	mov	r3, r9
 802341e:	eb45 0303 	adc.w	r3, r5, r3
 8023422:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8023426:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802342a:	685b      	ldr	r3, [r3, #4]
 802342c:	2200      	movs	r2, #0
 802342e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8023432:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8023436:	f04f 0200 	mov.w	r2, #0
 802343a:	f04f 0300 	mov.w	r3, #0
 802343e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8023442:	4629      	mov	r1, r5
 8023444:	008b      	lsls	r3, r1, #2
 8023446:	4621      	mov	r1, r4
 8023448:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802344c:	4621      	mov	r1, r4
 802344e:	008a      	lsls	r2, r1, #2
 8023450:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8023454:	f7ed ff80 	bl	8011358 <__aeabi_uldivmod>
 8023458:	4602      	mov	r2, r0
 802345a:	460b      	mov	r3, r1
 802345c:	4b64      	ldr	r3, [pc, #400]	; (80235f0 <UART_SetConfig+0x998>)
 802345e:	fba3 2302 	umull	r2, r3, r3, r2
 8023462:	095b      	lsrs	r3, r3, #5
 8023464:	011c      	lsls	r4, r3, #4
 8023466:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 802346a:	2200      	movs	r2, #0
 802346c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8023470:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8023474:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8023478:	4642      	mov	r2, r8
 802347a:	464b      	mov	r3, r9
 802347c:	1891      	adds	r1, r2, r2
 802347e:	61b9      	str	r1, [r7, #24]
 8023480:	415b      	adcs	r3, r3
 8023482:	61fb      	str	r3, [r7, #28]
 8023484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8023488:	4641      	mov	r1, r8
 802348a:	1851      	adds	r1, r2, r1
 802348c:	6139      	str	r1, [r7, #16]
 802348e:	4649      	mov	r1, r9
 8023490:	414b      	adcs	r3, r1
 8023492:	617b      	str	r3, [r7, #20]
 8023494:	f04f 0200 	mov.w	r2, #0
 8023498:	f04f 0300 	mov.w	r3, #0
 802349c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80234a0:	4659      	mov	r1, fp
 80234a2:	00cb      	lsls	r3, r1, #3
 80234a4:	4651      	mov	r1, sl
 80234a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80234aa:	4651      	mov	r1, sl
 80234ac:	00ca      	lsls	r2, r1, #3
 80234ae:	4610      	mov	r0, r2
 80234b0:	4619      	mov	r1, r3
 80234b2:	4603      	mov	r3, r0
 80234b4:	4642      	mov	r2, r8
 80234b6:	189b      	adds	r3, r3, r2
 80234b8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80234bc:	464b      	mov	r3, r9
 80234be:	460a      	mov	r2, r1
 80234c0:	eb42 0303 	adc.w	r3, r2, r3
 80234c4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80234c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80234cc:	685b      	ldr	r3, [r3, #4]
 80234ce:	2200      	movs	r2, #0
 80234d0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80234d4:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80234d8:	f04f 0200 	mov.w	r2, #0
 80234dc:	f04f 0300 	mov.w	r3, #0
 80234e0:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80234e4:	4649      	mov	r1, r9
 80234e6:	008b      	lsls	r3, r1, #2
 80234e8:	4641      	mov	r1, r8
 80234ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80234ee:	4641      	mov	r1, r8
 80234f0:	008a      	lsls	r2, r1, #2
 80234f2:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80234f6:	f7ed ff2f 	bl	8011358 <__aeabi_uldivmod>
 80234fa:	4602      	mov	r2, r0
 80234fc:	460b      	mov	r3, r1
 80234fe:	4b3c      	ldr	r3, [pc, #240]	; (80235f0 <UART_SetConfig+0x998>)
 8023500:	fba3 1302 	umull	r1, r3, r3, r2
 8023504:	095b      	lsrs	r3, r3, #5
 8023506:	2164      	movs	r1, #100	; 0x64
 8023508:	fb01 f303 	mul.w	r3, r1, r3
 802350c:	1ad3      	subs	r3, r2, r3
 802350e:	011b      	lsls	r3, r3, #4
 8023510:	3332      	adds	r3, #50	; 0x32
 8023512:	4a37      	ldr	r2, [pc, #220]	; (80235f0 <UART_SetConfig+0x998>)
 8023514:	fba2 2303 	umull	r2, r3, r2, r3
 8023518:	095b      	lsrs	r3, r3, #5
 802351a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 802351e:	441c      	add	r4, r3
 8023520:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8023524:	2200      	movs	r2, #0
 8023526:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 802352a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 802352e:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8023532:	4642      	mov	r2, r8
 8023534:	464b      	mov	r3, r9
 8023536:	1891      	adds	r1, r2, r2
 8023538:	60b9      	str	r1, [r7, #8]
 802353a:	415b      	adcs	r3, r3
 802353c:	60fb      	str	r3, [r7, #12]
 802353e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8023542:	4641      	mov	r1, r8
 8023544:	1851      	adds	r1, r2, r1
 8023546:	6039      	str	r1, [r7, #0]
 8023548:	4649      	mov	r1, r9
 802354a:	414b      	adcs	r3, r1
 802354c:	607b      	str	r3, [r7, #4]
 802354e:	f04f 0200 	mov.w	r2, #0
 8023552:	f04f 0300 	mov.w	r3, #0
 8023556:	e9d7 ab00 	ldrd	sl, fp, [r7]
 802355a:	4659      	mov	r1, fp
 802355c:	00cb      	lsls	r3, r1, #3
 802355e:	4651      	mov	r1, sl
 8023560:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023564:	4651      	mov	r1, sl
 8023566:	00ca      	lsls	r2, r1, #3
 8023568:	4610      	mov	r0, r2
 802356a:	4619      	mov	r1, r3
 802356c:	4603      	mov	r3, r0
 802356e:	4642      	mov	r2, r8
 8023570:	189b      	adds	r3, r3, r2
 8023572:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8023576:	464b      	mov	r3, r9
 8023578:	460a      	mov	r2, r1
 802357a:	eb42 0303 	adc.w	r3, r2, r3
 802357e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8023582:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023586:	685b      	ldr	r3, [r3, #4]
 8023588:	2200      	movs	r2, #0
 802358a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 802358e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8023592:	f04f 0200 	mov.w	r2, #0
 8023596:	f04f 0300 	mov.w	r3, #0
 802359a:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 802359e:	4649      	mov	r1, r9
 80235a0:	008b      	lsls	r3, r1, #2
 80235a2:	4641      	mov	r1, r8
 80235a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80235a8:	4641      	mov	r1, r8
 80235aa:	008a      	lsls	r2, r1, #2
 80235ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80235b0:	f7ed fed2 	bl	8011358 <__aeabi_uldivmod>
 80235b4:	4602      	mov	r2, r0
 80235b6:	460b      	mov	r3, r1
 80235b8:	4b0d      	ldr	r3, [pc, #52]	; (80235f0 <UART_SetConfig+0x998>)
 80235ba:	fba3 1302 	umull	r1, r3, r3, r2
 80235be:	095b      	lsrs	r3, r3, #5
 80235c0:	2164      	movs	r1, #100	; 0x64
 80235c2:	fb01 f303 	mul.w	r3, r1, r3
 80235c6:	1ad3      	subs	r3, r2, r3
 80235c8:	011b      	lsls	r3, r3, #4
 80235ca:	3332      	adds	r3, #50	; 0x32
 80235cc:	4a08      	ldr	r2, [pc, #32]	; (80235f0 <UART_SetConfig+0x998>)
 80235ce:	fba2 2303 	umull	r2, r3, r2, r3
 80235d2:	095b      	lsrs	r3, r3, #5
 80235d4:	f003 020f 	and.w	r2, r3, #15
 80235d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80235dc:	681b      	ldr	r3, [r3, #0]
 80235de:	4422      	add	r2, r4
 80235e0:	609a      	str	r2, [r3, #8]
}
 80235e2:	e7ff      	b.n	80235e4 <UART_SetConfig+0x98c>
 80235e4:	bf00      	nop
 80235e6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80235ea:	46bd      	mov	sp, r7
 80235ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80235f0:	51eb851f 	.word	0x51eb851f

080235f4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80235f4:	b084      	sub	sp, #16
 80235f6:	b480      	push	{r7}
 80235f8:	b085      	sub	sp, #20
 80235fa:	af00      	add	r7, sp, #0
 80235fc:	6078      	str	r0, [r7, #4]
 80235fe:	f107 001c 	add.w	r0, r7, #28
 8023602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8023606:	2300      	movs	r3, #0
 8023608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 802360a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 802360c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 802360e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8023610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8023612:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8023614:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8023616:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8023618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 802361a:	431a      	orrs	r2, r3
             Init.ClockDiv
 802361c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 802361e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8023620:	68fa      	ldr	r2, [r7, #12]
 8023622:	4313      	orrs	r3, r2
 8023624:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8023626:	687b      	ldr	r3, [r7, #4]
 8023628:	685b      	ldr	r3, [r3, #4]
 802362a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 802362e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8023632:	68fa      	ldr	r2, [r7, #12]
 8023634:	431a      	orrs	r2, r3
 8023636:	687b      	ldr	r3, [r7, #4]
 8023638:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 802363a:	2300      	movs	r3, #0
}
 802363c:	4618      	mov	r0, r3
 802363e:	3714      	adds	r7, #20
 8023640:	46bd      	mov	sp, r7
 8023642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023646:	b004      	add	sp, #16
 8023648:	4770      	bx	lr

0802364a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 802364a:	b480      	push	{r7}
 802364c:	b083      	sub	sp, #12
 802364e:	af00      	add	r7, sp, #0
 8023650:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8023652:	687b      	ldr	r3, [r7, #4]
 8023654:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8023658:	4618      	mov	r0, r3
 802365a:	370c      	adds	r7, #12
 802365c:	46bd      	mov	sp, r7
 802365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023662:	4770      	bx	lr

08023664 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8023664:	b480      	push	{r7}
 8023666:	b083      	sub	sp, #12
 8023668:	af00      	add	r7, sp, #0
 802366a:	6078      	str	r0, [r7, #4]
 802366c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 802366e:	683b      	ldr	r3, [r7, #0]
 8023670:	681a      	ldr	r2, [r3, #0]
 8023672:	687b      	ldr	r3, [r7, #4]
 8023674:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8023678:	2300      	movs	r3, #0
}
 802367a:	4618      	mov	r0, r3
 802367c:	370c      	adds	r7, #12
 802367e:	46bd      	mov	sp, r7
 8023680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023684:	4770      	bx	lr

08023686 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8023686:	b580      	push	{r7, lr}
 8023688:	b082      	sub	sp, #8
 802368a:	af00      	add	r7, sp, #0
 802368c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 802368e:	687b      	ldr	r3, [r7, #4]
 8023690:	2203      	movs	r2, #3
 8023692:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8023694:	2002      	movs	r0, #2
 8023696:	f7f9 f8ed 	bl	801c874 <HAL_Delay>
  
  return HAL_OK;
 802369a:	2300      	movs	r3, #0
}
 802369c:	4618      	mov	r0, r3
 802369e:	3708      	adds	r7, #8
 80236a0:	46bd      	mov	sp, r7
 80236a2:	bd80      	pop	{r7, pc}

080236a4 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80236a4:	b480      	push	{r7}
 80236a6:	b083      	sub	sp, #12
 80236a8:	af00      	add	r7, sp, #0
 80236aa:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80236ac:	687b      	ldr	r3, [r7, #4]
 80236ae:	681b      	ldr	r3, [r3, #0]
 80236b0:	f003 0303 	and.w	r3, r3, #3
}
 80236b4:	4618      	mov	r0, r3
 80236b6:	370c      	adds	r7, #12
 80236b8:	46bd      	mov	sp, r7
 80236ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80236be:	4770      	bx	lr

080236c0 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80236c0:	b480      	push	{r7}
 80236c2:	b085      	sub	sp, #20
 80236c4:	af00      	add	r7, sp, #0
 80236c6:	6078      	str	r0, [r7, #4]
 80236c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80236ca:	2300      	movs	r3, #0
 80236cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80236ce:	683b      	ldr	r3, [r7, #0]
 80236d0:	681a      	ldr	r2, [r3, #0]
 80236d2:	687b      	ldr	r3, [r7, #4]
 80236d4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80236d6:	683b      	ldr	r3, [r7, #0]
 80236d8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80236da:	683b      	ldr	r3, [r7, #0]
 80236dc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80236de:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80236e0:	683b      	ldr	r3, [r7, #0]
 80236e2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80236e4:	431a      	orrs	r2, r3
                       Command->CPSM);
 80236e6:	683b      	ldr	r3, [r7, #0]
 80236e8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80236ea:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80236ec:	68fa      	ldr	r2, [r7, #12]
 80236ee:	4313      	orrs	r3, r2
 80236f0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80236f2:	687b      	ldr	r3, [r7, #4]
 80236f4:	68db      	ldr	r3, [r3, #12]
 80236f6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80236fa:	f023 030f 	bic.w	r3, r3, #15
 80236fe:	68fa      	ldr	r2, [r7, #12]
 8023700:	431a      	orrs	r2, r3
 8023702:	687b      	ldr	r3, [r7, #4]
 8023704:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8023706:	2300      	movs	r3, #0
}
 8023708:	4618      	mov	r0, r3
 802370a:	3714      	adds	r7, #20
 802370c:	46bd      	mov	sp, r7
 802370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023712:	4770      	bx	lr

08023714 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8023714:	b480      	push	{r7}
 8023716:	b083      	sub	sp, #12
 8023718:	af00      	add	r7, sp, #0
 802371a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 802371c:	687b      	ldr	r3, [r7, #4]
 802371e:	691b      	ldr	r3, [r3, #16]
 8023720:	b2db      	uxtb	r3, r3
}
 8023722:	4618      	mov	r0, r3
 8023724:	370c      	adds	r7, #12
 8023726:	46bd      	mov	sp, r7
 8023728:	f85d 7b04 	ldr.w	r7, [sp], #4
 802372c:	4770      	bx	lr

0802372e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 802372e:	b480      	push	{r7}
 8023730:	b085      	sub	sp, #20
 8023732:	af00      	add	r7, sp, #0
 8023734:	6078      	str	r0, [r7, #4]
 8023736:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8023738:	687b      	ldr	r3, [r7, #4]
 802373a:	3314      	adds	r3, #20
 802373c:	461a      	mov	r2, r3
 802373e:	683b      	ldr	r3, [r7, #0]
 8023740:	4413      	add	r3, r2
 8023742:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8023744:	68fb      	ldr	r3, [r7, #12]
 8023746:	681b      	ldr	r3, [r3, #0]
}  
 8023748:	4618      	mov	r0, r3
 802374a:	3714      	adds	r7, #20
 802374c:	46bd      	mov	sp, r7
 802374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023752:	4770      	bx	lr

08023754 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8023754:	b480      	push	{r7}
 8023756:	b085      	sub	sp, #20
 8023758:	af00      	add	r7, sp, #0
 802375a:	6078      	str	r0, [r7, #4]
 802375c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 802375e:	2300      	movs	r3, #0
 8023760:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8023762:	683b      	ldr	r3, [r7, #0]
 8023764:	681a      	ldr	r2, [r3, #0]
 8023766:	687b      	ldr	r3, [r7, #4]
 8023768:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 802376a:	683b      	ldr	r3, [r7, #0]
 802376c:	685a      	ldr	r2, [r3, #4]
 802376e:	687b      	ldr	r3, [r7, #4]
 8023770:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8023772:	683b      	ldr	r3, [r7, #0]
 8023774:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8023776:	683b      	ldr	r3, [r7, #0]
 8023778:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 802377a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 802377c:	683b      	ldr	r3, [r7, #0]
 802377e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8023780:	431a      	orrs	r2, r3
                       Data->DPSM);
 8023782:	683b      	ldr	r3, [r7, #0]
 8023784:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8023786:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8023788:	68fa      	ldr	r2, [r7, #12]
 802378a:	4313      	orrs	r3, r2
 802378c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 802378e:	687b      	ldr	r3, [r7, #4]
 8023790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023792:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8023796:	68fb      	ldr	r3, [r7, #12]
 8023798:	431a      	orrs	r2, r3
 802379a:	687b      	ldr	r3, [r7, #4]
 802379c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 802379e:	2300      	movs	r3, #0

}
 80237a0:	4618      	mov	r0, r3
 80237a2:	3714      	adds	r7, #20
 80237a4:	46bd      	mov	sp, r7
 80237a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237aa:	4770      	bx	lr

080237ac <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80237ac:	b580      	push	{r7, lr}
 80237ae:	b088      	sub	sp, #32
 80237b0:	af00      	add	r7, sp, #0
 80237b2:	6078      	str	r0, [r7, #4]
 80237b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80237b6:	683b      	ldr	r3, [r7, #0]
 80237b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80237ba:	2310      	movs	r3, #16
 80237bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80237be:	2340      	movs	r3, #64	; 0x40
 80237c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80237c2:	2300      	movs	r3, #0
 80237c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80237c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80237ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80237cc:	f107 0308 	add.w	r3, r7, #8
 80237d0:	4619      	mov	r1, r3
 80237d2:	6878      	ldr	r0, [r7, #4]
 80237d4:	f7ff ff74 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80237d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80237dc:	2110      	movs	r1, #16
 80237de:	6878      	ldr	r0, [r7, #4]
 80237e0:	f000 fa40 	bl	8023c64 <SDMMC_GetCmdResp1>
 80237e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80237e6:	69fb      	ldr	r3, [r7, #28]
}
 80237e8:	4618      	mov	r0, r3
 80237ea:	3720      	adds	r7, #32
 80237ec:	46bd      	mov	sp, r7
 80237ee:	bd80      	pop	{r7, pc}

080237f0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80237f0:	b580      	push	{r7, lr}
 80237f2:	b088      	sub	sp, #32
 80237f4:	af00      	add	r7, sp, #0
 80237f6:	6078      	str	r0, [r7, #4]
 80237f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80237fa:	683b      	ldr	r3, [r7, #0]
 80237fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80237fe:	2311      	movs	r3, #17
 8023800:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023802:	2340      	movs	r3, #64	; 0x40
 8023804:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023806:	2300      	movs	r3, #0
 8023808:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802380a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802380e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023810:	f107 0308 	add.w	r3, r7, #8
 8023814:	4619      	mov	r1, r3
 8023816:	6878      	ldr	r0, [r7, #4]
 8023818:	f7ff ff52 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 802381c:	f241 3288 	movw	r2, #5000	; 0x1388
 8023820:	2111      	movs	r1, #17
 8023822:	6878      	ldr	r0, [r7, #4]
 8023824:	f000 fa1e 	bl	8023c64 <SDMMC_GetCmdResp1>
 8023828:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802382a:	69fb      	ldr	r3, [r7, #28]
}
 802382c:	4618      	mov	r0, r3
 802382e:	3720      	adds	r7, #32
 8023830:	46bd      	mov	sp, r7
 8023832:	bd80      	pop	{r7, pc}

08023834 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8023834:	b580      	push	{r7, lr}
 8023836:	b088      	sub	sp, #32
 8023838:	af00      	add	r7, sp, #0
 802383a:	6078      	str	r0, [r7, #4]
 802383c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 802383e:	683b      	ldr	r3, [r7, #0]
 8023840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8023842:	2312      	movs	r3, #18
 8023844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023846:	2340      	movs	r3, #64	; 0x40
 8023848:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802384a:	2300      	movs	r3, #0
 802384c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802384e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023852:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023854:	f107 0308 	add.w	r3, r7, #8
 8023858:	4619      	mov	r1, r3
 802385a:	6878      	ldr	r0, [r7, #4]
 802385c:	f7ff ff30 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8023860:	f241 3288 	movw	r2, #5000	; 0x1388
 8023864:	2112      	movs	r1, #18
 8023866:	6878      	ldr	r0, [r7, #4]
 8023868:	f000 f9fc 	bl	8023c64 <SDMMC_GetCmdResp1>
 802386c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802386e:	69fb      	ldr	r3, [r7, #28]
}
 8023870:	4618      	mov	r0, r3
 8023872:	3720      	adds	r7, #32
 8023874:	46bd      	mov	sp, r7
 8023876:	bd80      	pop	{r7, pc}

08023878 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8023878:	b580      	push	{r7, lr}
 802387a:	b088      	sub	sp, #32
 802387c:	af00      	add	r7, sp, #0
 802387e:	6078      	str	r0, [r7, #4]
 8023880:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8023882:	683b      	ldr	r3, [r7, #0]
 8023884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8023886:	2318      	movs	r3, #24
 8023888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802388a:	2340      	movs	r3, #64	; 0x40
 802388c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802388e:	2300      	movs	r3, #0
 8023890:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023896:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023898:	f107 0308 	add.w	r3, r7, #8
 802389c:	4619      	mov	r1, r3
 802389e:	6878      	ldr	r0, [r7, #4]
 80238a0:	f7ff ff0e 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80238a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80238a8:	2118      	movs	r1, #24
 80238aa:	6878      	ldr	r0, [r7, #4]
 80238ac:	f000 f9da 	bl	8023c64 <SDMMC_GetCmdResp1>
 80238b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80238b2:	69fb      	ldr	r3, [r7, #28]
}
 80238b4:	4618      	mov	r0, r3
 80238b6:	3720      	adds	r7, #32
 80238b8:	46bd      	mov	sp, r7
 80238ba:	bd80      	pop	{r7, pc}

080238bc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80238bc:	b580      	push	{r7, lr}
 80238be:	b088      	sub	sp, #32
 80238c0:	af00      	add	r7, sp, #0
 80238c2:	6078      	str	r0, [r7, #4]
 80238c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80238c6:	683b      	ldr	r3, [r7, #0]
 80238c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80238ca:	2319      	movs	r3, #25
 80238cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80238ce:	2340      	movs	r3, #64	; 0x40
 80238d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80238d2:	2300      	movs	r3, #0
 80238d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80238d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80238da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80238dc:	f107 0308 	add.w	r3, r7, #8
 80238e0:	4619      	mov	r1, r3
 80238e2:	6878      	ldr	r0, [r7, #4]
 80238e4:	f7ff feec 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80238e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80238ec:	2119      	movs	r1, #25
 80238ee:	6878      	ldr	r0, [r7, #4]
 80238f0:	f000 f9b8 	bl	8023c64 <SDMMC_GetCmdResp1>
 80238f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80238f6:	69fb      	ldr	r3, [r7, #28]
}
 80238f8:	4618      	mov	r0, r3
 80238fa:	3720      	adds	r7, #32
 80238fc:	46bd      	mov	sp, r7
 80238fe:	bd80      	pop	{r7, pc}

08023900 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8023900:	b580      	push	{r7, lr}
 8023902:	b088      	sub	sp, #32
 8023904:	af00      	add	r7, sp, #0
 8023906:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8023908:	2300      	movs	r3, #0
 802390a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 802390c:	230c      	movs	r3, #12
 802390e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023910:	2340      	movs	r3, #64	; 0x40
 8023912:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023914:	2300      	movs	r3, #0
 8023916:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023918:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802391c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802391e:	f107 0308 	add.w	r3, r7, #8
 8023922:	4619      	mov	r1, r3
 8023924:	6878      	ldr	r0, [r7, #4]
 8023926:	f7ff fecb 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 802392a:	4a05      	ldr	r2, [pc, #20]	; (8023940 <SDMMC_CmdStopTransfer+0x40>)
 802392c:	210c      	movs	r1, #12
 802392e:	6878      	ldr	r0, [r7, #4]
 8023930:	f000 f998 	bl	8023c64 <SDMMC_GetCmdResp1>
 8023934:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023936:	69fb      	ldr	r3, [r7, #28]
}
 8023938:	4618      	mov	r0, r3
 802393a:	3720      	adds	r7, #32
 802393c:	46bd      	mov	sp, r7
 802393e:	bd80      	pop	{r7, pc}
 8023940:	05f5e100 	.word	0x05f5e100

08023944 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8023944:	b580      	push	{r7, lr}
 8023946:	b08a      	sub	sp, #40	; 0x28
 8023948:	af00      	add	r7, sp, #0
 802394a:	60f8      	str	r0, [r7, #12]
 802394c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8023950:	683b      	ldr	r3, [r7, #0]
 8023952:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8023954:	2307      	movs	r3, #7
 8023956:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023958:	2340      	movs	r3, #64	; 0x40
 802395a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802395c:	2300      	movs	r3, #0
 802395e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023960:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023964:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023966:	f107 0310 	add.w	r3, r7, #16
 802396a:	4619      	mov	r1, r3
 802396c:	68f8      	ldr	r0, [r7, #12]
 802396e:	f7ff fea7 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8023972:	f241 3288 	movw	r2, #5000	; 0x1388
 8023976:	2107      	movs	r1, #7
 8023978:	68f8      	ldr	r0, [r7, #12]
 802397a:	f000 f973 	bl	8023c64 <SDMMC_GetCmdResp1>
 802397e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8023980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8023982:	4618      	mov	r0, r3
 8023984:	3728      	adds	r7, #40	; 0x28
 8023986:	46bd      	mov	sp, r7
 8023988:	bd80      	pop	{r7, pc}

0802398a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 802398a:	b580      	push	{r7, lr}
 802398c:	b088      	sub	sp, #32
 802398e:	af00      	add	r7, sp, #0
 8023990:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8023992:	2300      	movs	r3, #0
 8023994:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8023996:	2300      	movs	r3, #0
 8023998:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 802399a:	2300      	movs	r3, #0
 802399c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802399e:	2300      	movs	r3, #0
 80239a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80239a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80239a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80239a8:	f107 0308 	add.w	r3, r7, #8
 80239ac:	4619      	mov	r1, r3
 80239ae:	6878      	ldr	r0, [r7, #4]
 80239b0:	f7ff fe86 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80239b4:	6878      	ldr	r0, [r7, #4]
 80239b6:	f000 f92d 	bl	8023c14 <SDMMC_GetCmdError>
 80239ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80239bc:	69fb      	ldr	r3, [r7, #28]
}
 80239be:	4618      	mov	r0, r3
 80239c0:	3720      	adds	r7, #32
 80239c2:	46bd      	mov	sp, r7
 80239c4:	bd80      	pop	{r7, pc}

080239c6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80239c6:	b580      	push	{r7, lr}
 80239c8:	b088      	sub	sp, #32
 80239ca:	af00      	add	r7, sp, #0
 80239cc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80239ce:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80239d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80239d4:	2308      	movs	r3, #8
 80239d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80239d8:	2340      	movs	r3, #64	; 0x40
 80239da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80239dc:	2300      	movs	r3, #0
 80239de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80239e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80239e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80239e6:	f107 0308 	add.w	r3, r7, #8
 80239ea:	4619      	mov	r1, r3
 80239ec:	6878      	ldr	r0, [r7, #4]
 80239ee:	f7ff fe67 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80239f2:	6878      	ldr	r0, [r7, #4]
 80239f4:	f000 fb16 	bl	8024024 <SDMMC_GetCmdResp7>
 80239f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80239fa:	69fb      	ldr	r3, [r7, #28]
}
 80239fc:	4618      	mov	r0, r3
 80239fe:	3720      	adds	r7, #32
 8023a00:	46bd      	mov	sp, r7
 8023a02:	bd80      	pop	{r7, pc}

08023a04 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023a04:	b580      	push	{r7, lr}
 8023a06:	b088      	sub	sp, #32
 8023a08:	af00      	add	r7, sp, #0
 8023a0a:	6078      	str	r0, [r7, #4]
 8023a0c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8023a0e:	683b      	ldr	r3, [r7, #0]
 8023a10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8023a12:	2337      	movs	r3, #55	; 0x37
 8023a14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023a16:	2340      	movs	r3, #64	; 0x40
 8023a18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023a1a:	2300      	movs	r3, #0
 8023a1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023a22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023a24:	f107 0308 	add.w	r3, r7, #8
 8023a28:	4619      	mov	r1, r3
 8023a2a:	6878      	ldr	r0, [r7, #4]
 8023a2c:	f7ff fe48 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8023a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8023a34:	2137      	movs	r1, #55	; 0x37
 8023a36:	6878      	ldr	r0, [r7, #4]
 8023a38:	f000 f914 	bl	8023c64 <SDMMC_GetCmdResp1>
 8023a3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023a3e:	69fb      	ldr	r3, [r7, #28]
}
 8023a40:	4618      	mov	r0, r3
 8023a42:	3720      	adds	r7, #32
 8023a44:	46bd      	mov	sp, r7
 8023a46:	bd80      	pop	{r7, pc}

08023a48 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023a48:	b580      	push	{r7, lr}
 8023a4a:	b088      	sub	sp, #32
 8023a4c:	af00      	add	r7, sp, #0
 8023a4e:	6078      	str	r0, [r7, #4]
 8023a50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8023a52:	683b      	ldr	r3, [r7, #0]
 8023a54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8023a58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8023a5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8023a5e:	2329      	movs	r3, #41	; 0x29
 8023a60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023a62:	2340      	movs	r3, #64	; 0x40
 8023a64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023a66:	2300      	movs	r3, #0
 8023a68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023a6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023a70:	f107 0308 	add.w	r3, r7, #8
 8023a74:	4619      	mov	r1, r3
 8023a76:	6878      	ldr	r0, [r7, #4]
 8023a78:	f7ff fe22 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8023a7c:	6878      	ldr	r0, [r7, #4]
 8023a7e:	f000 fa23 	bl	8023ec8 <SDMMC_GetCmdResp3>
 8023a82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023a84:	69fb      	ldr	r3, [r7, #28]
}
 8023a86:	4618      	mov	r0, r3
 8023a88:	3720      	adds	r7, #32
 8023a8a:	46bd      	mov	sp, r7
 8023a8c:	bd80      	pop	{r7, pc}

08023a8e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8023a8e:	b580      	push	{r7, lr}
 8023a90:	b088      	sub	sp, #32
 8023a92:	af00      	add	r7, sp, #0
 8023a94:	6078      	str	r0, [r7, #4]
 8023a96:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8023a98:	683b      	ldr	r3, [r7, #0]
 8023a9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8023a9c:	2306      	movs	r3, #6
 8023a9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023aa0:	2340      	movs	r3, #64	; 0x40
 8023aa2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023aa4:	2300      	movs	r3, #0
 8023aa6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023aa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023aac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023aae:	f107 0308 	add.w	r3, r7, #8
 8023ab2:	4619      	mov	r1, r3
 8023ab4:	6878      	ldr	r0, [r7, #4]
 8023ab6:	f7ff fe03 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8023aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8023abe:	2106      	movs	r1, #6
 8023ac0:	6878      	ldr	r0, [r7, #4]
 8023ac2:	f000 f8cf 	bl	8023c64 <SDMMC_GetCmdResp1>
 8023ac6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023ac8:	69fb      	ldr	r3, [r7, #28]
}
 8023aca:	4618      	mov	r0, r3
 8023acc:	3720      	adds	r7, #32
 8023ace:	46bd      	mov	sp, r7
 8023ad0:	bd80      	pop	{r7, pc}

08023ad2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8023ad2:	b580      	push	{r7, lr}
 8023ad4:	b088      	sub	sp, #32
 8023ad6:	af00      	add	r7, sp, #0
 8023ad8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8023ada:	2300      	movs	r3, #0
 8023adc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8023ade:	2333      	movs	r3, #51	; 0x33
 8023ae0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023ae2:	2340      	movs	r3, #64	; 0x40
 8023ae4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023ae6:	2300      	movs	r3, #0
 8023ae8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023aea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023aee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023af0:	f107 0308 	add.w	r3, r7, #8
 8023af4:	4619      	mov	r1, r3
 8023af6:	6878      	ldr	r0, [r7, #4]
 8023af8:	f7ff fde2 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8023afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8023b00:	2133      	movs	r1, #51	; 0x33
 8023b02:	6878      	ldr	r0, [r7, #4]
 8023b04:	f000 f8ae 	bl	8023c64 <SDMMC_GetCmdResp1>
 8023b08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023b0a:	69fb      	ldr	r3, [r7, #28]
}
 8023b0c:	4618      	mov	r0, r3
 8023b0e:	3720      	adds	r7, #32
 8023b10:	46bd      	mov	sp, r7
 8023b12:	bd80      	pop	{r7, pc}

08023b14 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8023b14:	b580      	push	{r7, lr}
 8023b16:	b088      	sub	sp, #32
 8023b18:	af00      	add	r7, sp, #0
 8023b1a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8023b1c:	2300      	movs	r3, #0
 8023b1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8023b20:	2302      	movs	r3, #2
 8023b22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8023b24:	23c0      	movs	r3, #192	; 0xc0
 8023b26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023b28:	2300      	movs	r3, #0
 8023b2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023b2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023b30:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023b32:	f107 0308 	add.w	r3, r7, #8
 8023b36:	4619      	mov	r1, r3
 8023b38:	6878      	ldr	r0, [r7, #4]
 8023b3a:	f7ff fdc1 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8023b3e:	6878      	ldr	r0, [r7, #4]
 8023b40:	f000 f97c 	bl	8023e3c <SDMMC_GetCmdResp2>
 8023b44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023b46:	69fb      	ldr	r3, [r7, #28]
}
 8023b48:	4618      	mov	r0, r3
 8023b4a:	3720      	adds	r7, #32
 8023b4c:	46bd      	mov	sp, r7
 8023b4e:	bd80      	pop	{r7, pc}

08023b50 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023b50:	b580      	push	{r7, lr}
 8023b52:	b088      	sub	sp, #32
 8023b54:	af00      	add	r7, sp, #0
 8023b56:	6078      	str	r0, [r7, #4]
 8023b58:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8023b5a:	683b      	ldr	r3, [r7, #0]
 8023b5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8023b5e:	2309      	movs	r3, #9
 8023b60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8023b62:	23c0      	movs	r3, #192	; 0xc0
 8023b64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023b66:	2300      	movs	r3, #0
 8023b68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023b6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023b6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023b70:	f107 0308 	add.w	r3, r7, #8
 8023b74:	4619      	mov	r1, r3
 8023b76:	6878      	ldr	r0, [r7, #4]
 8023b78:	f7ff fda2 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8023b7c:	6878      	ldr	r0, [r7, #4]
 8023b7e:	f000 f95d 	bl	8023e3c <SDMMC_GetCmdResp2>
 8023b82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023b84:	69fb      	ldr	r3, [r7, #28]
}
 8023b86:	4618      	mov	r0, r3
 8023b88:	3720      	adds	r7, #32
 8023b8a:	46bd      	mov	sp, r7
 8023b8c:	bd80      	pop	{r7, pc}

08023b8e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8023b8e:	b580      	push	{r7, lr}
 8023b90:	b088      	sub	sp, #32
 8023b92:	af00      	add	r7, sp, #0
 8023b94:	6078      	str	r0, [r7, #4]
 8023b96:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8023b98:	2300      	movs	r3, #0
 8023b9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8023b9c:	2303      	movs	r3, #3
 8023b9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023ba0:	2340      	movs	r3, #64	; 0x40
 8023ba2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023ba4:	2300      	movs	r3, #0
 8023ba6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023ba8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023bac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023bae:	f107 0308 	add.w	r3, r7, #8
 8023bb2:	4619      	mov	r1, r3
 8023bb4:	6878      	ldr	r0, [r7, #4]
 8023bb6:	f7ff fd83 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8023bba:	683a      	ldr	r2, [r7, #0]
 8023bbc:	2103      	movs	r1, #3
 8023bbe:	6878      	ldr	r0, [r7, #4]
 8023bc0:	f000 f9bc 	bl	8023f3c <SDMMC_GetCmdResp6>
 8023bc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023bc6:	69fb      	ldr	r3, [r7, #28]
}
 8023bc8:	4618      	mov	r0, r3
 8023bca:	3720      	adds	r7, #32
 8023bcc:	46bd      	mov	sp, r7
 8023bce:	bd80      	pop	{r7, pc}

08023bd0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023bd0:	b580      	push	{r7, lr}
 8023bd2:	b088      	sub	sp, #32
 8023bd4:	af00      	add	r7, sp, #0
 8023bd6:	6078      	str	r0, [r7, #4]
 8023bd8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8023bda:	683b      	ldr	r3, [r7, #0]
 8023bdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8023bde:	230d      	movs	r3, #13
 8023be0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023be2:	2340      	movs	r3, #64	; 0x40
 8023be4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023be6:	2300      	movs	r3, #0
 8023be8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023bee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023bf0:	f107 0308 	add.w	r3, r7, #8
 8023bf4:	4619      	mov	r1, r3
 8023bf6:	6878      	ldr	r0, [r7, #4]
 8023bf8:	f7ff fd62 	bl	80236c0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8023bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8023c00:	210d      	movs	r1, #13
 8023c02:	6878      	ldr	r0, [r7, #4]
 8023c04:	f000 f82e 	bl	8023c64 <SDMMC_GetCmdResp1>
 8023c08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023c0a:	69fb      	ldr	r3, [r7, #28]
}
 8023c0c:	4618      	mov	r0, r3
 8023c0e:	3720      	adds	r7, #32
 8023c10:	46bd      	mov	sp, r7
 8023c12:	bd80      	pop	{r7, pc}

08023c14 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8023c14:	b490      	push	{r4, r7}
 8023c16:	b082      	sub	sp, #8
 8023c18:	af00      	add	r7, sp, #0
 8023c1a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023c1c:	4b0f      	ldr	r3, [pc, #60]	; (8023c5c <SDMMC_GetCmdError+0x48>)
 8023c1e:	681b      	ldr	r3, [r3, #0]
 8023c20:	4a0f      	ldr	r2, [pc, #60]	; (8023c60 <SDMMC_GetCmdError+0x4c>)
 8023c22:	fba2 2303 	umull	r2, r3, r2, r3
 8023c26:	0a5b      	lsrs	r3, r3, #9
 8023c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8023c2c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023c30:	4623      	mov	r3, r4
 8023c32:	1e5c      	subs	r4, r3, #1
 8023c34:	2b00      	cmp	r3, #0
 8023c36:	d102      	bne.n	8023c3e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023c38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023c3c:	e009      	b.n	8023c52 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8023c3e:	687b      	ldr	r3, [r7, #4]
 8023c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023c46:	2b00      	cmp	r3, #0
 8023c48:	d0f2      	beq.n	8023c30 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023c4a:	687b      	ldr	r3, [r7, #4]
 8023c4c:	22c5      	movs	r2, #197	; 0xc5
 8023c4e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8023c50:	2300      	movs	r3, #0
}
 8023c52:	4618      	mov	r0, r3
 8023c54:	3708      	adds	r7, #8
 8023c56:	46bd      	mov	sp, r7
 8023c58:	bc90      	pop	{r4, r7}
 8023c5a:	4770      	bx	lr
 8023c5c:	20000000 	.word	0x20000000
 8023c60:	10624dd3 	.word	0x10624dd3

08023c64 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8023c64:	b590      	push	{r4, r7, lr}
 8023c66:	b087      	sub	sp, #28
 8023c68:	af00      	add	r7, sp, #0
 8023c6a:	60f8      	str	r0, [r7, #12]
 8023c6c:	460b      	mov	r3, r1
 8023c6e:	607a      	str	r2, [r7, #4]
 8023c70:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8023c72:	4b6f      	ldr	r3, [pc, #444]	; (8023e30 <SDMMC_GetCmdResp1+0x1cc>)
 8023c74:	681b      	ldr	r3, [r3, #0]
 8023c76:	4a6f      	ldr	r2, [pc, #444]	; (8023e34 <SDMMC_GetCmdResp1+0x1d0>)
 8023c78:	fba2 2303 	umull	r2, r3, r2, r3
 8023c7c:	0a5b      	lsrs	r3, r3, #9
 8023c7e:	687a      	ldr	r2, [r7, #4]
 8023c80:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023c84:	4623      	mov	r3, r4
 8023c86:	1e5c      	subs	r4, r3, #1
 8023c88:	2b00      	cmp	r3, #0
 8023c8a:	d102      	bne.n	8023c92 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023c8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023c90:	e0c9      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8023c92:	68fb      	ldr	r3, [r7, #12]
 8023c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023c96:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023c98:	697b      	ldr	r3, [r7, #20]
 8023c9a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023c9e:	2b00      	cmp	r3, #0
 8023ca0:	d0f0      	beq.n	8023c84 <SDMMC_GetCmdResp1+0x20>
 8023ca2:	697b      	ldr	r3, [r7, #20]
 8023ca4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023ca8:	2b00      	cmp	r3, #0
 8023caa:	d1eb      	bne.n	8023c84 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023cac:	68fb      	ldr	r3, [r7, #12]
 8023cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023cb0:	f003 0304 	and.w	r3, r3, #4
 8023cb4:	2b00      	cmp	r3, #0
 8023cb6:	d004      	beq.n	8023cc2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023cb8:	68fb      	ldr	r3, [r7, #12]
 8023cba:	2204      	movs	r2, #4
 8023cbc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023cbe:	2304      	movs	r3, #4
 8023cc0:	e0b1      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023cc2:	68fb      	ldr	r3, [r7, #12]
 8023cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023cc6:	f003 0301 	and.w	r3, r3, #1
 8023cca:	2b00      	cmp	r3, #0
 8023ccc:	d004      	beq.n	8023cd8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023cce:	68fb      	ldr	r3, [r7, #12]
 8023cd0:	2201      	movs	r2, #1
 8023cd2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023cd4:	2301      	movs	r3, #1
 8023cd6:	e0a6      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023cd8:	68fb      	ldr	r3, [r7, #12]
 8023cda:	22c5      	movs	r2, #197	; 0xc5
 8023cdc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8023cde:	68f8      	ldr	r0, [r7, #12]
 8023ce0:	f7ff fd18 	bl	8023714 <SDIO_GetCommandResponse>
 8023ce4:	4603      	mov	r3, r0
 8023ce6:	461a      	mov	r2, r3
 8023ce8:	7afb      	ldrb	r3, [r7, #11]
 8023cea:	4293      	cmp	r3, r2
 8023cec:	d001      	beq.n	8023cf2 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023cee:	2301      	movs	r3, #1
 8023cf0:	e099      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8023cf2:	2100      	movs	r1, #0
 8023cf4:	68f8      	ldr	r0, [r7, #12]
 8023cf6:	f7ff fd1a 	bl	802372e <SDIO_GetResponse>
 8023cfa:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8023cfc:	693a      	ldr	r2, [r7, #16]
 8023cfe:	4b4e      	ldr	r3, [pc, #312]	; (8023e38 <SDMMC_GetCmdResp1+0x1d4>)
 8023d00:	4013      	ands	r3, r2
 8023d02:	2b00      	cmp	r3, #0
 8023d04:	d101      	bne.n	8023d0a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8023d06:	2300      	movs	r3, #0
 8023d08:	e08d      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8023d0a:	693b      	ldr	r3, [r7, #16]
 8023d0c:	2b00      	cmp	r3, #0
 8023d0e:	da02      	bge.n	8023d16 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8023d10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8023d14:	e087      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8023d16:	693b      	ldr	r3, [r7, #16]
 8023d18:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8023d1c:	2b00      	cmp	r3, #0
 8023d1e:	d001      	beq.n	8023d24 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8023d20:	2340      	movs	r3, #64	; 0x40
 8023d22:	e080      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8023d24:	693b      	ldr	r3, [r7, #16]
 8023d26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8023d2a:	2b00      	cmp	r3, #0
 8023d2c:	d001      	beq.n	8023d32 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8023d2e:	2380      	movs	r3, #128	; 0x80
 8023d30:	e079      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8023d32:	693b      	ldr	r3, [r7, #16]
 8023d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023d38:	2b00      	cmp	r3, #0
 8023d3a:	d002      	beq.n	8023d42 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8023d3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023d40:	e071      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8023d42:	693b      	ldr	r3, [r7, #16]
 8023d44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8023d48:	2b00      	cmp	r3, #0
 8023d4a:	d002      	beq.n	8023d52 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8023d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023d50:	e069      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8023d52:	693b      	ldr	r3, [r7, #16]
 8023d54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8023d58:	2b00      	cmp	r3, #0
 8023d5a:	d002      	beq.n	8023d62 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8023d5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023d60:	e061      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8023d62:	693b      	ldr	r3, [r7, #16]
 8023d64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023d68:	2b00      	cmp	r3, #0
 8023d6a:	d002      	beq.n	8023d72 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8023d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8023d70:	e059      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8023d72:	693b      	ldr	r3, [r7, #16]
 8023d74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8023d78:	2b00      	cmp	r3, #0
 8023d7a:	d002      	beq.n	8023d82 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8023d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023d80:	e051      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8023d82:	693b      	ldr	r3, [r7, #16]
 8023d84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8023d88:	2b00      	cmp	r3, #0
 8023d8a:	d002      	beq.n	8023d92 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8023d8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8023d90:	e049      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8023d92:	693b      	ldr	r3, [r7, #16]
 8023d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8023d98:	2b00      	cmp	r3, #0
 8023d9a:	d002      	beq.n	8023da2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8023d9c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8023da0:	e041      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8023da2:	693b      	ldr	r3, [r7, #16]
 8023da4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8023da8:	2b00      	cmp	r3, #0
 8023daa:	d002      	beq.n	8023db2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8023dac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8023db0:	e039      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8023db2:	693b      	ldr	r3, [r7, #16]
 8023db4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023db8:	2b00      	cmp	r3, #0
 8023dba:	d002      	beq.n	8023dc2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8023dbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8023dc0:	e031      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8023dc2:	693b      	ldr	r3, [r7, #16]
 8023dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023dc8:	2b00      	cmp	r3, #0
 8023dca:	d002      	beq.n	8023dd2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8023dcc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023dd0:	e029      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8023dd2:	693b      	ldr	r3, [r7, #16]
 8023dd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8023dd8:	2b00      	cmp	r3, #0
 8023dda:	d002      	beq.n	8023de2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8023ddc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8023de0:	e021      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8023de2:	693b      	ldr	r3, [r7, #16]
 8023de4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8023de8:	2b00      	cmp	r3, #0
 8023dea:	d002      	beq.n	8023df2 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8023dec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8023df0:	e019      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8023df2:	693b      	ldr	r3, [r7, #16]
 8023df4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023df8:	2b00      	cmp	r3, #0
 8023dfa:	d002      	beq.n	8023e02 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8023dfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8023e00:	e011      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8023e02:	693b      	ldr	r3, [r7, #16]
 8023e04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8023e08:	2b00      	cmp	r3, #0
 8023e0a:	d002      	beq.n	8023e12 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8023e0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023e10:	e009      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8023e12:	693b      	ldr	r3, [r7, #16]
 8023e14:	f003 0308 	and.w	r3, r3, #8
 8023e18:	2b00      	cmp	r3, #0
 8023e1a:	d002      	beq.n	8023e22 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8023e1c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8023e20:	e001      	b.n	8023e26 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8023e22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8023e26:	4618      	mov	r0, r3
 8023e28:	371c      	adds	r7, #28
 8023e2a:	46bd      	mov	sp, r7
 8023e2c:	bd90      	pop	{r4, r7, pc}
 8023e2e:	bf00      	nop
 8023e30:	20000000 	.word	0x20000000
 8023e34:	10624dd3 	.word	0x10624dd3
 8023e38:	fdffe008 	.word	0xfdffe008

08023e3c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8023e3c:	b490      	push	{r4, r7}
 8023e3e:	b084      	sub	sp, #16
 8023e40:	af00      	add	r7, sp, #0
 8023e42:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023e44:	4b1e      	ldr	r3, [pc, #120]	; (8023ec0 <SDMMC_GetCmdResp2+0x84>)
 8023e46:	681b      	ldr	r3, [r3, #0]
 8023e48:	4a1e      	ldr	r2, [pc, #120]	; (8023ec4 <SDMMC_GetCmdResp2+0x88>)
 8023e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8023e4e:	0a5b      	lsrs	r3, r3, #9
 8023e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8023e54:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023e58:	4623      	mov	r3, r4
 8023e5a:	1e5c      	subs	r4, r3, #1
 8023e5c:	2b00      	cmp	r3, #0
 8023e5e:	d102      	bne.n	8023e66 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023e60:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023e64:	e026      	b.n	8023eb4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8023e66:	687b      	ldr	r3, [r7, #4]
 8023e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e6a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023e6c:	68fb      	ldr	r3, [r7, #12]
 8023e6e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023e72:	2b00      	cmp	r3, #0
 8023e74:	d0f0      	beq.n	8023e58 <SDMMC_GetCmdResp2+0x1c>
 8023e76:	68fb      	ldr	r3, [r7, #12]
 8023e78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023e7c:	2b00      	cmp	r3, #0
 8023e7e:	d1eb      	bne.n	8023e58 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023e80:	687b      	ldr	r3, [r7, #4]
 8023e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e84:	f003 0304 	and.w	r3, r3, #4
 8023e88:	2b00      	cmp	r3, #0
 8023e8a:	d004      	beq.n	8023e96 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023e8c:	687b      	ldr	r3, [r7, #4]
 8023e8e:	2204      	movs	r2, #4
 8023e90:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023e92:	2304      	movs	r3, #4
 8023e94:	e00e      	b.n	8023eb4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023e96:	687b      	ldr	r3, [r7, #4]
 8023e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e9a:	f003 0301 	and.w	r3, r3, #1
 8023e9e:	2b00      	cmp	r3, #0
 8023ea0:	d004      	beq.n	8023eac <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023ea2:	687b      	ldr	r3, [r7, #4]
 8023ea4:	2201      	movs	r2, #1
 8023ea6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023ea8:	2301      	movs	r3, #1
 8023eaa:	e003      	b.n	8023eb4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023eac:	687b      	ldr	r3, [r7, #4]
 8023eae:	22c5      	movs	r2, #197	; 0xc5
 8023eb0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8023eb2:	2300      	movs	r3, #0
}
 8023eb4:	4618      	mov	r0, r3
 8023eb6:	3710      	adds	r7, #16
 8023eb8:	46bd      	mov	sp, r7
 8023eba:	bc90      	pop	{r4, r7}
 8023ebc:	4770      	bx	lr
 8023ebe:	bf00      	nop
 8023ec0:	20000000 	.word	0x20000000
 8023ec4:	10624dd3 	.word	0x10624dd3

08023ec8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8023ec8:	b490      	push	{r4, r7}
 8023eca:	b084      	sub	sp, #16
 8023ecc:	af00      	add	r7, sp, #0
 8023ece:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023ed0:	4b18      	ldr	r3, [pc, #96]	; (8023f34 <SDMMC_GetCmdResp3+0x6c>)
 8023ed2:	681b      	ldr	r3, [r3, #0]
 8023ed4:	4a18      	ldr	r2, [pc, #96]	; (8023f38 <SDMMC_GetCmdResp3+0x70>)
 8023ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8023eda:	0a5b      	lsrs	r3, r3, #9
 8023edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8023ee0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023ee4:	4623      	mov	r3, r4
 8023ee6:	1e5c      	subs	r4, r3, #1
 8023ee8:	2b00      	cmp	r3, #0
 8023eea:	d102      	bne.n	8023ef2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023eec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023ef0:	e01b      	b.n	8023f2a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8023ef2:	687b      	ldr	r3, [r7, #4]
 8023ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023ef6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023ef8:	68fb      	ldr	r3, [r7, #12]
 8023efa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023efe:	2b00      	cmp	r3, #0
 8023f00:	d0f0      	beq.n	8023ee4 <SDMMC_GetCmdResp3+0x1c>
 8023f02:	68fb      	ldr	r3, [r7, #12]
 8023f04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023f08:	2b00      	cmp	r3, #0
 8023f0a:	d1eb      	bne.n	8023ee4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023f0c:	687b      	ldr	r3, [r7, #4]
 8023f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023f10:	f003 0304 	and.w	r3, r3, #4
 8023f14:	2b00      	cmp	r3, #0
 8023f16:	d004      	beq.n	8023f22 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023f18:	687b      	ldr	r3, [r7, #4]
 8023f1a:	2204      	movs	r2, #4
 8023f1c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023f1e:	2304      	movs	r3, #4
 8023f20:	e003      	b.n	8023f2a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023f22:	687b      	ldr	r3, [r7, #4]
 8023f24:	22c5      	movs	r2, #197	; 0xc5
 8023f26:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8023f28:	2300      	movs	r3, #0
}
 8023f2a:	4618      	mov	r0, r3
 8023f2c:	3710      	adds	r7, #16
 8023f2e:	46bd      	mov	sp, r7
 8023f30:	bc90      	pop	{r4, r7}
 8023f32:	4770      	bx	lr
 8023f34:	20000000 	.word	0x20000000
 8023f38:	10624dd3 	.word	0x10624dd3

08023f3c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8023f3c:	b590      	push	{r4, r7, lr}
 8023f3e:	b087      	sub	sp, #28
 8023f40:	af00      	add	r7, sp, #0
 8023f42:	60f8      	str	r0, [r7, #12]
 8023f44:	460b      	mov	r3, r1
 8023f46:	607a      	str	r2, [r7, #4]
 8023f48:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023f4a:	4b34      	ldr	r3, [pc, #208]	; (802401c <SDMMC_GetCmdResp6+0xe0>)
 8023f4c:	681b      	ldr	r3, [r3, #0]
 8023f4e:	4a34      	ldr	r2, [pc, #208]	; (8024020 <SDMMC_GetCmdResp6+0xe4>)
 8023f50:	fba2 2303 	umull	r2, r3, r2, r3
 8023f54:	0a5b      	lsrs	r3, r3, #9
 8023f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8023f5a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023f5e:	4623      	mov	r3, r4
 8023f60:	1e5c      	subs	r4, r3, #1
 8023f62:	2b00      	cmp	r3, #0
 8023f64:	d102      	bne.n	8023f6c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023f66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023f6a:	e052      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8023f6c:	68fb      	ldr	r3, [r7, #12]
 8023f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023f70:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023f72:	697b      	ldr	r3, [r7, #20]
 8023f74:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023f78:	2b00      	cmp	r3, #0
 8023f7a:	d0f0      	beq.n	8023f5e <SDMMC_GetCmdResp6+0x22>
 8023f7c:	697b      	ldr	r3, [r7, #20]
 8023f7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023f82:	2b00      	cmp	r3, #0
 8023f84:	d1eb      	bne.n	8023f5e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023f86:	68fb      	ldr	r3, [r7, #12]
 8023f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023f8a:	f003 0304 	and.w	r3, r3, #4
 8023f8e:	2b00      	cmp	r3, #0
 8023f90:	d004      	beq.n	8023f9c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023f92:	68fb      	ldr	r3, [r7, #12]
 8023f94:	2204      	movs	r2, #4
 8023f96:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023f98:	2304      	movs	r3, #4
 8023f9a:	e03a      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023f9c:	68fb      	ldr	r3, [r7, #12]
 8023f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023fa0:	f003 0301 	and.w	r3, r3, #1
 8023fa4:	2b00      	cmp	r3, #0
 8023fa6:	d004      	beq.n	8023fb2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023fa8:	68fb      	ldr	r3, [r7, #12]
 8023faa:	2201      	movs	r2, #1
 8023fac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023fae:	2301      	movs	r3, #1
 8023fb0:	e02f      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8023fb2:	68f8      	ldr	r0, [r7, #12]
 8023fb4:	f7ff fbae 	bl	8023714 <SDIO_GetCommandResponse>
 8023fb8:	4603      	mov	r3, r0
 8023fba:	461a      	mov	r2, r3
 8023fbc:	7afb      	ldrb	r3, [r7, #11]
 8023fbe:	4293      	cmp	r3, r2
 8023fc0:	d001      	beq.n	8023fc6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023fc2:	2301      	movs	r3, #1
 8023fc4:	e025      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023fc6:	68fb      	ldr	r3, [r7, #12]
 8023fc8:	22c5      	movs	r2, #197	; 0xc5
 8023fca:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8023fcc:	2100      	movs	r1, #0
 8023fce:	68f8      	ldr	r0, [r7, #12]
 8023fd0:	f7ff fbad 	bl	802372e <SDIO_GetResponse>
 8023fd4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8023fd6:	693b      	ldr	r3, [r7, #16]
 8023fd8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8023fdc:	2b00      	cmp	r3, #0
 8023fde:	d106      	bne.n	8023fee <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8023fe0:	693b      	ldr	r3, [r7, #16]
 8023fe2:	0c1b      	lsrs	r3, r3, #16
 8023fe4:	b29a      	uxth	r2, r3
 8023fe6:	687b      	ldr	r3, [r7, #4]
 8023fe8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8023fea:	2300      	movs	r3, #0
 8023fec:	e011      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8023fee:	693b      	ldr	r3, [r7, #16]
 8023ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023ff4:	2b00      	cmp	r3, #0
 8023ff6:	d002      	beq.n	8023ffe <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8023ff8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8023ffc:	e009      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8023ffe:	693b      	ldr	r3, [r7, #16]
 8024000:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8024004:	2b00      	cmp	r3, #0
 8024006:	d002      	beq.n	802400e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8024008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802400c:	e001      	b.n	8024012 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 802400e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8024012:	4618      	mov	r0, r3
 8024014:	371c      	adds	r7, #28
 8024016:	46bd      	mov	sp, r7
 8024018:	bd90      	pop	{r4, r7, pc}
 802401a:	bf00      	nop
 802401c:	20000000 	.word	0x20000000
 8024020:	10624dd3 	.word	0x10624dd3

08024024 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8024024:	b490      	push	{r4, r7}
 8024026:	b084      	sub	sp, #16
 8024028:	af00      	add	r7, sp, #0
 802402a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 802402c:	4b21      	ldr	r3, [pc, #132]	; (80240b4 <SDMMC_GetCmdResp7+0x90>)
 802402e:	681b      	ldr	r3, [r3, #0]
 8024030:	4a21      	ldr	r2, [pc, #132]	; (80240b8 <SDMMC_GetCmdResp7+0x94>)
 8024032:	fba2 2303 	umull	r2, r3, r2, r3
 8024036:	0a5b      	lsrs	r3, r3, #9
 8024038:	f241 3288 	movw	r2, #5000	; 0x1388
 802403c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8024040:	4623      	mov	r3, r4
 8024042:	1e5c      	subs	r4, r3, #1
 8024044:	2b00      	cmp	r3, #0
 8024046:	d102      	bne.n	802404e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8024048:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802404c:	e02c      	b.n	80240a8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 802404e:	687b      	ldr	r3, [r7, #4]
 8024050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024052:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8024054:	68fb      	ldr	r3, [r7, #12]
 8024056:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 802405a:	2b00      	cmp	r3, #0
 802405c:	d0f0      	beq.n	8024040 <SDMMC_GetCmdResp7+0x1c>
 802405e:	68fb      	ldr	r3, [r7, #12]
 8024060:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8024064:	2b00      	cmp	r3, #0
 8024066:	d1eb      	bne.n	8024040 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8024068:	687b      	ldr	r3, [r7, #4]
 802406a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802406c:	f003 0304 	and.w	r3, r3, #4
 8024070:	2b00      	cmp	r3, #0
 8024072:	d004      	beq.n	802407e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8024074:	687b      	ldr	r3, [r7, #4]
 8024076:	2204      	movs	r2, #4
 8024078:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 802407a:	2304      	movs	r3, #4
 802407c:	e014      	b.n	80240a8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 802407e:	687b      	ldr	r3, [r7, #4]
 8024080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024082:	f003 0301 	and.w	r3, r3, #1
 8024086:	2b00      	cmp	r3, #0
 8024088:	d004      	beq.n	8024094 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 802408a:	687b      	ldr	r3, [r7, #4]
 802408c:	2201      	movs	r2, #1
 802408e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8024090:	2301      	movs	r3, #1
 8024092:	e009      	b.n	80240a8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8024094:	687b      	ldr	r3, [r7, #4]
 8024096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802409c:	2b00      	cmp	r3, #0
 802409e:	d002      	beq.n	80240a6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80240a0:	687b      	ldr	r3, [r7, #4]
 80240a2:	2240      	movs	r2, #64	; 0x40
 80240a4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80240a6:	2300      	movs	r3, #0
  
}
 80240a8:	4618      	mov	r0, r3
 80240aa:	3710      	adds	r7, #16
 80240ac:	46bd      	mov	sp, r7
 80240ae:	bc90      	pop	{r4, r7}
 80240b0:	4770      	bx	lr
 80240b2:	bf00      	nop
 80240b4:	20000000 	.word	0x20000000
 80240b8:	10624dd3 	.word	0x10624dd3

080240bc <main>:




int main(void)
{
 80240bc:	b580      	push	{r7, lr}
 80240be:	af00      	add	r7, sp, #0
  hwInit();
 80240c0:	f7f4 fb3e 	bl	8018740 <hwInit>
  apInit();
 80240c4:	f7ed fb00 	bl	80116c8 <apInit>

  apMain();
 80240c8:	f7ed fb1a 	bl	8011700 <apMain>

  return 0;
 80240cc:	2300      	movs	r3, #0
}
 80240ce:	4618      	mov	r0, r3
 80240d0:	bd80      	pop	{r7, pc}
	...

080240d4 <__errno>:
 80240d4:	4b01      	ldr	r3, [pc, #4]	; (80240dc <__errno+0x8>)
 80240d6:	6818      	ldr	r0, [r3, #0]
 80240d8:	4770      	bx	lr
 80240da:	bf00      	nop
 80240dc:	20000108 	.word	0x20000108

080240e0 <__libc_init_array>:
 80240e0:	b570      	push	{r4, r5, r6, lr}
 80240e2:	4d0d      	ldr	r5, [pc, #52]	; (8024118 <__libc_init_array+0x38>)
 80240e4:	4c0d      	ldr	r4, [pc, #52]	; (802411c <__libc_init_array+0x3c>)
 80240e6:	1b64      	subs	r4, r4, r5
 80240e8:	10a4      	asrs	r4, r4, #2
 80240ea:	2600      	movs	r6, #0
 80240ec:	42a6      	cmp	r6, r4
 80240ee:	d109      	bne.n	8024104 <__libc_init_array+0x24>
 80240f0:	4d0b      	ldr	r5, [pc, #44]	; (8024120 <__libc_init_array+0x40>)
 80240f2:	4c0c      	ldr	r4, [pc, #48]	; (8024124 <__libc_init_array+0x44>)
 80240f4:	f004 faf0 	bl	80286d8 <_init>
 80240f8:	1b64      	subs	r4, r4, r5
 80240fa:	10a4      	asrs	r4, r4, #2
 80240fc:	2600      	movs	r6, #0
 80240fe:	42a6      	cmp	r6, r4
 8024100:	d105      	bne.n	802410e <__libc_init_array+0x2e>
 8024102:	bd70      	pop	{r4, r5, r6, pc}
 8024104:	f855 3b04 	ldr.w	r3, [r5], #4
 8024108:	4798      	blx	r3
 802410a:	3601      	adds	r6, #1
 802410c:	e7ee      	b.n	80240ec <__libc_init_array+0xc>
 802410e:	f855 3b04 	ldr.w	r3, [r5], #4
 8024112:	4798      	blx	r3
 8024114:	3601      	adds	r6, #1
 8024116:	e7f2      	b.n	80240fe <__libc_init_array+0x1e>
 8024118:	0803705c 	.word	0x0803705c
 802411c:	0803705c 	.word	0x0803705c
 8024120:	0803705c 	.word	0x0803705c
 8024124:	08037060 	.word	0x08037060

08024128 <malloc>:
 8024128:	4b02      	ldr	r3, [pc, #8]	; (8024134 <malloc+0xc>)
 802412a:	4601      	mov	r1, r0
 802412c:	6818      	ldr	r0, [r3, #0]
 802412e:	f000 b88d 	b.w	802424c <_malloc_r>
 8024132:	bf00      	nop
 8024134:	20000108 	.word	0x20000108

08024138 <free>:
 8024138:	4b02      	ldr	r3, [pc, #8]	; (8024144 <free+0xc>)
 802413a:	4601      	mov	r1, r0
 802413c:	6818      	ldr	r0, [r3, #0]
 802413e:	f000 b819 	b.w	8024174 <_free_r>
 8024142:	bf00      	nop
 8024144:	20000108 	.word	0x20000108

08024148 <memcpy>:
 8024148:	440a      	add	r2, r1
 802414a:	4291      	cmp	r1, r2
 802414c:	f100 33ff 	add.w	r3, r0, #4294967295
 8024150:	d100      	bne.n	8024154 <memcpy+0xc>
 8024152:	4770      	bx	lr
 8024154:	b510      	push	{r4, lr}
 8024156:	f811 4b01 	ldrb.w	r4, [r1], #1
 802415a:	f803 4f01 	strb.w	r4, [r3, #1]!
 802415e:	4291      	cmp	r1, r2
 8024160:	d1f9      	bne.n	8024156 <memcpy+0xe>
 8024162:	bd10      	pop	{r4, pc}

08024164 <memset>:
 8024164:	4402      	add	r2, r0
 8024166:	4603      	mov	r3, r0
 8024168:	4293      	cmp	r3, r2
 802416a:	d100      	bne.n	802416e <memset+0xa>
 802416c:	4770      	bx	lr
 802416e:	f803 1b01 	strb.w	r1, [r3], #1
 8024172:	e7f9      	b.n	8024168 <memset+0x4>

08024174 <_free_r>:
 8024174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8024176:	2900      	cmp	r1, #0
 8024178:	d044      	beq.n	8024204 <_free_r+0x90>
 802417a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802417e:	9001      	str	r0, [sp, #4]
 8024180:	2b00      	cmp	r3, #0
 8024182:	f1a1 0404 	sub.w	r4, r1, #4
 8024186:	bfb8      	it	lt
 8024188:	18e4      	addlt	r4, r4, r3
 802418a:	f003 f967 	bl	802745c <__malloc_lock>
 802418e:	4a1e      	ldr	r2, [pc, #120]	; (8024208 <_free_r+0x94>)
 8024190:	9801      	ldr	r0, [sp, #4]
 8024192:	6813      	ldr	r3, [r2, #0]
 8024194:	b933      	cbnz	r3, 80241a4 <_free_r+0x30>
 8024196:	6063      	str	r3, [r4, #4]
 8024198:	6014      	str	r4, [r2, #0]
 802419a:	b003      	add	sp, #12
 802419c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80241a0:	f003 b962 	b.w	8027468 <__malloc_unlock>
 80241a4:	42a3      	cmp	r3, r4
 80241a6:	d908      	bls.n	80241ba <_free_r+0x46>
 80241a8:	6825      	ldr	r5, [r4, #0]
 80241aa:	1961      	adds	r1, r4, r5
 80241ac:	428b      	cmp	r3, r1
 80241ae:	bf01      	itttt	eq
 80241b0:	6819      	ldreq	r1, [r3, #0]
 80241b2:	685b      	ldreq	r3, [r3, #4]
 80241b4:	1949      	addeq	r1, r1, r5
 80241b6:	6021      	streq	r1, [r4, #0]
 80241b8:	e7ed      	b.n	8024196 <_free_r+0x22>
 80241ba:	461a      	mov	r2, r3
 80241bc:	685b      	ldr	r3, [r3, #4]
 80241be:	b10b      	cbz	r3, 80241c4 <_free_r+0x50>
 80241c0:	42a3      	cmp	r3, r4
 80241c2:	d9fa      	bls.n	80241ba <_free_r+0x46>
 80241c4:	6811      	ldr	r1, [r2, #0]
 80241c6:	1855      	adds	r5, r2, r1
 80241c8:	42a5      	cmp	r5, r4
 80241ca:	d10b      	bne.n	80241e4 <_free_r+0x70>
 80241cc:	6824      	ldr	r4, [r4, #0]
 80241ce:	4421      	add	r1, r4
 80241d0:	1854      	adds	r4, r2, r1
 80241d2:	42a3      	cmp	r3, r4
 80241d4:	6011      	str	r1, [r2, #0]
 80241d6:	d1e0      	bne.n	802419a <_free_r+0x26>
 80241d8:	681c      	ldr	r4, [r3, #0]
 80241da:	685b      	ldr	r3, [r3, #4]
 80241dc:	6053      	str	r3, [r2, #4]
 80241de:	4421      	add	r1, r4
 80241e0:	6011      	str	r1, [r2, #0]
 80241e2:	e7da      	b.n	802419a <_free_r+0x26>
 80241e4:	d902      	bls.n	80241ec <_free_r+0x78>
 80241e6:	230c      	movs	r3, #12
 80241e8:	6003      	str	r3, [r0, #0]
 80241ea:	e7d6      	b.n	802419a <_free_r+0x26>
 80241ec:	6825      	ldr	r5, [r4, #0]
 80241ee:	1961      	adds	r1, r4, r5
 80241f0:	428b      	cmp	r3, r1
 80241f2:	bf04      	itt	eq
 80241f4:	6819      	ldreq	r1, [r3, #0]
 80241f6:	685b      	ldreq	r3, [r3, #4]
 80241f8:	6063      	str	r3, [r4, #4]
 80241fa:	bf04      	itt	eq
 80241fc:	1949      	addeq	r1, r1, r5
 80241fe:	6021      	streq	r1, [r4, #0]
 8024200:	6054      	str	r4, [r2, #4]
 8024202:	e7ca      	b.n	802419a <_free_r+0x26>
 8024204:	b003      	add	sp, #12
 8024206:	bd30      	pop	{r4, r5, pc}
 8024208:	2000d3c4 	.word	0x2000d3c4

0802420c <sbrk_aligned>:
 802420c:	b570      	push	{r4, r5, r6, lr}
 802420e:	4e0e      	ldr	r6, [pc, #56]	; (8024248 <sbrk_aligned+0x3c>)
 8024210:	460c      	mov	r4, r1
 8024212:	6831      	ldr	r1, [r6, #0]
 8024214:	4605      	mov	r5, r0
 8024216:	b911      	cbnz	r1, 802421e <sbrk_aligned+0x12>
 8024218:	f000 fcf6 	bl	8024c08 <_sbrk_r>
 802421c:	6030      	str	r0, [r6, #0]
 802421e:	4621      	mov	r1, r4
 8024220:	4628      	mov	r0, r5
 8024222:	f000 fcf1 	bl	8024c08 <_sbrk_r>
 8024226:	1c43      	adds	r3, r0, #1
 8024228:	d00a      	beq.n	8024240 <sbrk_aligned+0x34>
 802422a:	1cc4      	adds	r4, r0, #3
 802422c:	f024 0403 	bic.w	r4, r4, #3
 8024230:	42a0      	cmp	r0, r4
 8024232:	d007      	beq.n	8024244 <sbrk_aligned+0x38>
 8024234:	1a21      	subs	r1, r4, r0
 8024236:	4628      	mov	r0, r5
 8024238:	f000 fce6 	bl	8024c08 <_sbrk_r>
 802423c:	3001      	adds	r0, #1
 802423e:	d101      	bne.n	8024244 <sbrk_aligned+0x38>
 8024240:	f04f 34ff 	mov.w	r4, #4294967295
 8024244:	4620      	mov	r0, r4
 8024246:	bd70      	pop	{r4, r5, r6, pc}
 8024248:	2000d3c8 	.word	0x2000d3c8

0802424c <_malloc_r>:
 802424c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024250:	1ccd      	adds	r5, r1, #3
 8024252:	f025 0503 	bic.w	r5, r5, #3
 8024256:	3508      	adds	r5, #8
 8024258:	2d0c      	cmp	r5, #12
 802425a:	bf38      	it	cc
 802425c:	250c      	movcc	r5, #12
 802425e:	2d00      	cmp	r5, #0
 8024260:	4607      	mov	r7, r0
 8024262:	db01      	blt.n	8024268 <_malloc_r+0x1c>
 8024264:	42a9      	cmp	r1, r5
 8024266:	d905      	bls.n	8024274 <_malloc_r+0x28>
 8024268:	230c      	movs	r3, #12
 802426a:	603b      	str	r3, [r7, #0]
 802426c:	2600      	movs	r6, #0
 802426e:	4630      	mov	r0, r6
 8024270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024274:	4e2e      	ldr	r6, [pc, #184]	; (8024330 <_malloc_r+0xe4>)
 8024276:	f003 f8f1 	bl	802745c <__malloc_lock>
 802427a:	6833      	ldr	r3, [r6, #0]
 802427c:	461c      	mov	r4, r3
 802427e:	bb34      	cbnz	r4, 80242ce <_malloc_r+0x82>
 8024280:	4629      	mov	r1, r5
 8024282:	4638      	mov	r0, r7
 8024284:	f7ff ffc2 	bl	802420c <sbrk_aligned>
 8024288:	1c43      	adds	r3, r0, #1
 802428a:	4604      	mov	r4, r0
 802428c:	d14d      	bne.n	802432a <_malloc_r+0xde>
 802428e:	6834      	ldr	r4, [r6, #0]
 8024290:	4626      	mov	r6, r4
 8024292:	2e00      	cmp	r6, #0
 8024294:	d140      	bne.n	8024318 <_malloc_r+0xcc>
 8024296:	6823      	ldr	r3, [r4, #0]
 8024298:	4631      	mov	r1, r6
 802429a:	4638      	mov	r0, r7
 802429c:	eb04 0803 	add.w	r8, r4, r3
 80242a0:	f000 fcb2 	bl	8024c08 <_sbrk_r>
 80242a4:	4580      	cmp	r8, r0
 80242a6:	d13a      	bne.n	802431e <_malloc_r+0xd2>
 80242a8:	6821      	ldr	r1, [r4, #0]
 80242aa:	3503      	adds	r5, #3
 80242ac:	1a6d      	subs	r5, r5, r1
 80242ae:	f025 0503 	bic.w	r5, r5, #3
 80242b2:	3508      	adds	r5, #8
 80242b4:	2d0c      	cmp	r5, #12
 80242b6:	bf38      	it	cc
 80242b8:	250c      	movcc	r5, #12
 80242ba:	4629      	mov	r1, r5
 80242bc:	4638      	mov	r0, r7
 80242be:	f7ff ffa5 	bl	802420c <sbrk_aligned>
 80242c2:	3001      	adds	r0, #1
 80242c4:	d02b      	beq.n	802431e <_malloc_r+0xd2>
 80242c6:	6823      	ldr	r3, [r4, #0]
 80242c8:	442b      	add	r3, r5
 80242ca:	6023      	str	r3, [r4, #0]
 80242cc:	e00e      	b.n	80242ec <_malloc_r+0xa0>
 80242ce:	6822      	ldr	r2, [r4, #0]
 80242d0:	1b52      	subs	r2, r2, r5
 80242d2:	d41e      	bmi.n	8024312 <_malloc_r+0xc6>
 80242d4:	2a0b      	cmp	r2, #11
 80242d6:	d916      	bls.n	8024306 <_malloc_r+0xba>
 80242d8:	1961      	adds	r1, r4, r5
 80242da:	42a3      	cmp	r3, r4
 80242dc:	6025      	str	r5, [r4, #0]
 80242de:	bf18      	it	ne
 80242e0:	6059      	strne	r1, [r3, #4]
 80242e2:	6863      	ldr	r3, [r4, #4]
 80242e4:	bf08      	it	eq
 80242e6:	6031      	streq	r1, [r6, #0]
 80242e8:	5162      	str	r2, [r4, r5]
 80242ea:	604b      	str	r3, [r1, #4]
 80242ec:	4638      	mov	r0, r7
 80242ee:	f104 060b 	add.w	r6, r4, #11
 80242f2:	f003 f8b9 	bl	8027468 <__malloc_unlock>
 80242f6:	f026 0607 	bic.w	r6, r6, #7
 80242fa:	1d23      	adds	r3, r4, #4
 80242fc:	1af2      	subs	r2, r6, r3
 80242fe:	d0b6      	beq.n	802426e <_malloc_r+0x22>
 8024300:	1b9b      	subs	r3, r3, r6
 8024302:	50a3      	str	r3, [r4, r2]
 8024304:	e7b3      	b.n	802426e <_malloc_r+0x22>
 8024306:	6862      	ldr	r2, [r4, #4]
 8024308:	42a3      	cmp	r3, r4
 802430a:	bf0c      	ite	eq
 802430c:	6032      	streq	r2, [r6, #0]
 802430e:	605a      	strne	r2, [r3, #4]
 8024310:	e7ec      	b.n	80242ec <_malloc_r+0xa0>
 8024312:	4623      	mov	r3, r4
 8024314:	6864      	ldr	r4, [r4, #4]
 8024316:	e7b2      	b.n	802427e <_malloc_r+0x32>
 8024318:	4634      	mov	r4, r6
 802431a:	6876      	ldr	r6, [r6, #4]
 802431c:	e7b9      	b.n	8024292 <_malloc_r+0x46>
 802431e:	230c      	movs	r3, #12
 8024320:	603b      	str	r3, [r7, #0]
 8024322:	4638      	mov	r0, r7
 8024324:	f003 f8a0 	bl	8027468 <__malloc_unlock>
 8024328:	e7a1      	b.n	802426e <_malloc_r+0x22>
 802432a:	6025      	str	r5, [r4, #0]
 802432c:	e7de      	b.n	80242ec <_malloc_r+0xa0>
 802432e:	bf00      	nop
 8024330:	2000d3c4 	.word	0x2000d3c4

08024334 <__cvt>:
 8024334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8024338:	ec55 4b10 	vmov	r4, r5, d0
 802433c:	2d00      	cmp	r5, #0
 802433e:	460e      	mov	r6, r1
 8024340:	4619      	mov	r1, r3
 8024342:	462b      	mov	r3, r5
 8024344:	bfbb      	ittet	lt
 8024346:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 802434a:	461d      	movlt	r5, r3
 802434c:	2300      	movge	r3, #0
 802434e:	232d      	movlt	r3, #45	; 0x2d
 8024350:	700b      	strb	r3, [r1, #0]
 8024352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8024354:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8024358:	4691      	mov	r9, r2
 802435a:	f023 0820 	bic.w	r8, r3, #32
 802435e:	bfbc      	itt	lt
 8024360:	4622      	movlt	r2, r4
 8024362:	4614      	movlt	r4, r2
 8024364:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8024368:	d005      	beq.n	8024376 <__cvt+0x42>
 802436a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 802436e:	d100      	bne.n	8024372 <__cvt+0x3e>
 8024370:	3601      	adds	r6, #1
 8024372:	2102      	movs	r1, #2
 8024374:	e000      	b.n	8024378 <__cvt+0x44>
 8024376:	2103      	movs	r1, #3
 8024378:	ab03      	add	r3, sp, #12
 802437a:	9301      	str	r3, [sp, #4]
 802437c:	ab02      	add	r3, sp, #8
 802437e:	9300      	str	r3, [sp, #0]
 8024380:	ec45 4b10 	vmov	d0, r4, r5
 8024384:	4653      	mov	r3, sl
 8024386:	4632      	mov	r2, r6
 8024388:	f001 fcd6 	bl	8025d38 <_dtoa_r>
 802438c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8024390:	4607      	mov	r7, r0
 8024392:	d102      	bne.n	802439a <__cvt+0x66>
 8024394:	f019 0f01 	tst.w	r9, #1
 8024398:	d022      	beq.n	80243e0 <__cvt+0xac>
 802439a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 802439e:	eb07 0906 	add.w	r9, r7, r6
 80243a2:	d110      	bne.n	80243c6 <__cvt+0x92>
 80243a4:	783b      	ldrb	r3, [r7, #0]
 80243a6:	2b30      	cmp	r3, #48	; 0x30
 80243a8:	d10a      	bne.n	80243c0 <__cvt+0x8c>
 80243aa:	2200      	movs	r2, #0
 80243ac:	2300      	movs	r3, #0
 80243ae:	4620      	mov	r0, r4
 80243b0:	4629      	mov	r1, r5
 80243b2:	f7ec fef1 	bl	8011198 <__aeabi_dcmpeq>
 80243b6:	b918      	cbnz	r0, 80243c0 <__cvt+0x8c>
 80243b8:	f1c6 0601 	rsb	r6, r6, #1
 80243bc:	f8ca 6000 	str.w	r6, [sl]
 80243c0:	f8da 3000 	ldr.w	r3, [sl]
 80243c4:	4499      	add	r9, r3
 80243c6:	2200      	movs	r2, #0
 80243c8:	2300      	movs	r3, #0
 80243ca:	4620      	mov	r0, r4
 80243cc:	4629      	mov	r1, r5
 80243ce:	f7ec fee3 	bl	8011198 <__aeabi_dcmpeq>
 80243d2:	b108      	cbz	r0, 80243d8 <__cvt+0xa4>
 80243d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80243d8:	2230      	movs	r2, #48	; 0x30
 80243da:	9b03      	ldr	r3, [sp, #12]
 80243dc:	454b      	cmp	r3, r9
 80243de:	d307      	bcc.n	80243f0 <__cvt+0xbc>
 80243e0:	9b03      	ldr	r3, [sp, #12]
 80243e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80243e4:	1bdb      	subs	r3, r3, r7
 80243e6:	4638      	mov	r0, r7
 80243e8:	6013      	str	r3, [r2, #0]
 80243ea:	b004      	add	sp, #16
 80243ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80243f0:	1c59      	adds	r1, r3, #1
 80243f2:	9103      	str	r1, [sp, #12]
 80243f4:	701a      	strb	r2, [r3, #0]
 80243f6:	e7f0      	b.n	80243da <__cvt+0xa6>

080243f8 <__exponent>:
 80243f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80243fa:	4603      	mov	r3, r0
 80243fc:	2900      	cmp	r1, #0
 80243fe:	bfb8      	it	lt
 8024400:	4249      	neglt	r1, r1
 8024402:	f803 2b02 	strb.w	r2, [r3], #2
 8024406:	bfb4      	ite	lt
 8024408:	222d      	movlt	r2, #45	; 0x2d
 802440a:	222b      	movge	r2, #43	; 0x2b
 802440c:	2909      	cmp	r1, #9
 802440e:	7042      	strb	r2, [r0, #1]
 8024410:	dd2a      	ble.n	8024468 <__exponent+0x70>
 8024412:	f10d 0407 	add.w	r4, sp, #7
 8024416:	46a4      	mov	ip, r4
 8024418:	270a      	movs	r7, #10
 802441a:	46a6      	mov	lr, r4
 802441c:	460a      	mov	r2, r1
 802441e:	fb91 f6f7 	sdiv	r6, r1, r7
 8024422:	fb07 1516 	mls	r5, r7, r6, r1
 8024426:	3530      	adds	r5, #48	; 0x30
 8024428:	2a63      	cmp	r2, #99	; 0x63
 802442a:	f104 34ff 	add.w	r4, r4, #4294967295
 802442e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8024432:	4631      	mov	r1, r6
 8024434:	dcf1      	bgt.n	802441a <__exponent+0x22>
 8024436:	3130      	adds	r1, #48	; 0x30
 8024438:	f1ae 0502 	sub.w	r5, lr, #2
 802443c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8024440:	1c44      	adds	r4, r0, #1
 8024442:	4629      	mov	r1, r5
 8024444:	4561      	cmp	r1, ip
 8024446:	d30a      	bcc.n	802445e <__exponent+0x66>
 8024448:	f10d 0209 	add.w	r2, sp, #9
 802444c:	eba2 020e 	sub.w	r2, r2, lr
 8024450:	4565      	cmp	r5, ip
 8024452:	bf88      	it	hi
 8024454:	2200      	movhi	r2, #0
 8024456:	4413      	add	r3, r2
 8024458:	1a18      	subs	r0, r3, r0
 802445a:	b003      	add	sp, #12
 802445c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802445e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8024462:	f804 2f01 	strb.w	r2, [r4, #1]!
 8024466:	e7ed      	b.n	8024444 <__exponent+0x4c>
 8024468:	2330      	movs	r3, #48	; 0x30
 802446a:	3130      	adds	r1, #48	; 0x30
 802446c:	7083      	strb	r3, [r0, #2]
 802446e:	70c1      	strb	r1, [r0, #3]
 8024470:	1d03      	adds	r3, r0, #4
 8024472:	e7f1      	b.n	8024458 <__exponent+0x60>

08024474 <_printf_float>:
 8024474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024478:	ed2d 8b02 	vpush	{d8}
 802447c:	b08d      	sub	sp, #52	; 0x34
 802447e:	460c      	mov	r4, r1
 8024480:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8024484:	4616      	mov	r6, r2
 8024486:	461f      	mov	r7, r3
 8024488:	4605      	mov	r5, r0
 802448a:	f002 ff69 	bl	8027360 <_localeconv_r>
 802448e:	f8d0 a000 	ldr.w	sl, [r0]
 8024492:	4650      	mov	r0, sl
 8024494:	f7ec f9fe 	bl	8010894 <strlen>
 8024498:	2300      	movs	r3, #0
 802449a:	930a      	str	r3, [sp, #40]	; 0x28
 802449c:	6823      	ldr	r3, [r4, #0]
 802449e:	9305      	str	r3, [sp, #20]
 80244a0:	f8d8 3000 	ldr.w	r3, [r8]
 80244a4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80244a8:	3307      	adds	r3, #7
 80244aa:	f023 0307 	bic.w	r3, r3, #7
 80244ae:	f103 0208 	add.w	r2, r3, #8
 80244b2:	f8c8 2000 	str.w	r2, [r8]
 80244b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80244ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80244be:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80244c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80244c6:	9307      	str	r3, [sp, #28]
 80244c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80244cc:	ee08 0a10 	vmov	s16, r0
 80244d0:	4b9f      	ldr	r3, [pc, #636]	; (8024750 <_printf_float+0x2dc>)
 80244d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80244d6:	f04f 32ff 	mov.w	r2, #4294967295
 80244da:	f7ec fe8f 	bl	80111fc <__aeabi_dcmpun>
 80244de:	bb88      	cbnz	r0, 8024544 <_printf_float+0xd0>
 80244e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80244e4:	4b9a      	ldr	r3, [pc, #616]	; (8024750 <_printf_float+0x2dc>)
 80244e6:	f04f 32ff 	mov.w	r2, #4294967295
 80244ea:	f7ec fe69 	bl	80111c0 <__aeabi_dcmple>
 80244ee:	bb48      	cbnz	r0, 8024544 <_printf_float+0xd0>
 80244f0:	2200      	movs	r2, #0
 80244f2:	2300      	movs	r3, #0
 80244f4:	4640      	mov	r0, r8
 80244f6:	4649      	mov	r1, r9
 80244f8:	f7ec fe58 	bl	80111ac <__aeabi_dcmplt>
 80244fc:	b110      	cbz	r0, 8024504 <_printf_float+0x90>
 80244fe:	232d      	movs	r3, #45	; 0x2d
 8024500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024504:	4b93      	ldr	r3, [pc, #588]	; (8024754 <_printf_float+0x2e0>)
 8024506:	4894      	ldr	r0, [pc, #592]	; (8024758 <_printf_float+0x2e4>)
 8024508:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 802450c:	bf94      	ite	ls
 802450e:	4698      	movls	r8, r3
 8024510:	4680      	movhi	r8, r0
 8024512:	2303      	movs	r3, #3
 8024514:	6123      	str	r3, [r4, #16]
 8024516:	9b05      	ldr	r3, [sp, #20]
 8024518:	f023 0204 	bic.w	r2, r3, #4
 802451c:	6022      	str	r2, [r4, #0]
 802451e:	f04f 0900 	mov.w	r9, #0
 8024522:	9700      	str	r7, [sp, #0]
 8024524:	4633      	mov	r3, r6
 8024526:	aa0b      	add	r2, sp, #44	; 0x2c
 8024528:	4621      	mov	r1, r4
 802452a:	4628      	mov	r0, r5
 802452c:	f000 f9d8 	bl	80248e0 <_printf_common>
 8024530:	3001      	adds	r0, #1
 8024532:	f040 8090 	bne.w	8024656 <_printf_float+0x1e2>
 8024536:	f04f 30ff 	mov.w	r0, #4294967295
 802453a:	b00d      	add	sp, #52	; 0x34
 802453c:	ecbd 8b02 	vpop	{d8}
 8024540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024544:	4642      	mov	r2, r8
 8024546:	464b      	mov	r3, r9
 8024548:	4640      	mov	r0, r8
 802454a:	4649      	mov	r1, r9
 802454c:	f7ec fe56 	bl	80111fc <__aeabi_dcmpun>
 8024550:	b140      	cbz	r0, 8024564 <_printf_float+0xf0>
 8024552:	464b      	mov	r3, r9
 8024554:	2b00      	cmp	r3, #0
 8024556:	bfbc      	itt	lt
 8024558:	232d      	movlt	r3, #45	; 0x2d
 802455a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 802455e:	487f      	ldr	r0, [pc, #508]	; (802475c <_printf_float+0x2e8>)
 8024560:	4b7f      	ldr	r3, [pc, #508]	; (8024760 <_printf_float+0x2ec>)
 8024562:	e7d1      	b.n	8024508 <_printf_float+0x94>
 8024564:	6863      	ldr	r3, [r4, #4]
 8024566:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 802456a:	9206      	str	r2, [sp, #24]
 802456c:	1c5a      	adds	r2, r3, #1
 802456e:	d13f      	bne.n	80245f0 <_printf_float+0x17c>
 8024570:	2306      	movs	r3, #6
 8024572:	6063      	str	r3, [r4, #4]
 8024574:	9b05      	ldr	r3, [sp, #20]
 8024576:	6861      	ldr	r1, [r4, #4]
 8024578:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 802457c:	2300      	movs	r3, #0
 802457e:	9303      	str	r3, [sp, #12]
 8024580:	ab0a      	add	r3, sp, #40	; 0x28
 8024582:	e9cd b301 	strd	fp, r3, [sp, #4]
 8024586:	ab09      	add	r3, sp, #36	; 0x24
 8024588:	ec49 8b10 	vmov	d0, r8, r9
 802458c:	9300      	str	r3, [sp, #0]
 802458e:	6022      	str	r2, [r4, #0]
 8024590:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8024594:	4628      	mov	r0, r5
 8024596:	f7ff fecd 	bl	8024334 <__cvt>
 802459a:	9b06      	ldr	r3, [sp, #24]
 802459c:	9909      	ldr	r1, [sp, #36]	; 0x24
 802459e:	2b47      	cmp	r3, #71	; 0x47
 80245a0:	4680      	mov	r8, r0
 80245a2:	d108      	bne.n	80245b6 <_printf_float+0x142>
 80245a4:	1cc8      	adds	r0, r1, #3
 80245a6:	db02      	blt.n	80245ae <_printf_float+0x13a>
 80245a8:	6863      	ldr	r3, [r4, #4]
 80245aa:	4299      	cmp	r1, r3
 80245ac:	dd41      	ble.n	8024632 <_printf_float+0x1be>
 80245ae:	f1ab 0b02 	sub.w	fp, fp, #2
 80245b2:	fa5f fb8b 	uxtb.w	fp, fp
 80245b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80245ba:	d820      	bhi.n	80245fe <_printf_float+0x18a>
 80245bc:	3901      	subs	r1, #1
 80245be:	465a      	mov	r2, fp
 80245c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80245c4:	9109      	str	r1, [sp, #36]	; 0x24
 80245c6:	f7ff ff17 	bl	80243f8 <__exponent>
 80245ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80245cc:	1813      	adds	r3, r2, r0
 80245ce:	2a01      	cmp	r2, #1
 80245d0:	4681      	mov	r9, r0
 80245d2:	6123      	str	r3, [r4, #16]
 80245d4:	dc02      	bgt.n	80245dc <_printf_float+0x168>
 80245d6:	6822      	ldr	r2, [r4, #0]
 80245d8:	07d2      	lsls	r2, r2, #31
 80245da:	d501      	bpl.n	80245e0 <_printf_float+0x16c>
 80245dc:	3301      	adds	r3, #1
 80245de:	6123      	str	r3, [r4, #16]
 80245e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80245e4:	2b00      	cmp	r3, #0
 80245e6:	d09c      	beq.n	8024522 <_printf_float+0xae>
 80245e8:	232d      	movs	r3, #45	; 0x2d
 80245ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80245ee:	e798      	b.n	8024522 <_printf_float+0xae>
 80245f0:	9a06      	ldr	r2, [sp, #24]
 80245f2:	2a47      	cmp	r2, #71	; 0x47
 80245f4:	d1be      	bne.n	8024574 <_printf_float+0x100>
 80245f6:	2b00      	cmp	r3, #0
 80245f8:	d1bc      	bne.n	8024574 <_printf_float+0x100>
 80245fa:	2301      	movs	r3, #1
 80245fc:	e7b9      	b.n	8024572 <_printf_float+0xfe>
 80245fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8024602:	d118      	bne.n	8024636 <_printf_float+0x1c2>
 8024604:	2900      	cmp	r1, #0
 8024606:	6863      	ldr	r3, [r4, #4]
 8024608:	dd0b      	ble.n	8024622 <_printf_float+0x1ae>
 802460a:	6121      	str	r1, [r4, #16]
 802460c:	b913      	cbnz	r3, 8024614 <_printf_float+0x1a0>
 802460e:	6822      	ldr	r2, [r4, #0]
 8024610:	07d0      	lsls	r0, r2, #31
 8024612:	d502      	bpl.n	802461a <_printf_float+0x1a6>
 8024614:	3301      	adds	r3, #1
 8024616:	440b      	add	r3, r1
 8024618:	6123      	str	r3, [r4, #16]
 802461a:	65a1      	str	r1, [r4, #88]	; 0x58
 802461c:	f04f 0900 	mov.w	r9, #0
 8024620:	e7de      	b.n	80245e0 <_printf_float+0x16c>
 8024622:	b913      	cbnz	r3, 802462a <_printf_float+0x1b6>
 8024624:	6822      	ldr	r2, [r4, #0]
 8024626:	07d2      	lsls	r2, r2, #31
 8024628:	d501      	bpl.n	802462e <_printf_float+0x1ba>
 802462a:	3302      	adds	r3, #2
 802462c:	e7f4      	b.n	8024618 <_printf_float+0x1a4>
 802462e:	2301      	movs	r3, #1
 8024630:	e7f2      	b.n	8024618 <_printf_float+0x1a4>
 8024632:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8024636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024638:	4299      	cmp	r1, r3
 802463a:	db05      	blt.n	8024648 <_printf_float+0x1d4>
 802463c:	6823      	ldr	r3, [r4, #0]
 802463e:	6121      	str	r1, [r4, #16]
 8024640:	07d8      	lsls	r0, r3, #31
 8024642:	d5ea      	bpl.n	802461a <_printf_float+0x1a6>
 8024644:	1c4b      	adds	r3, r1, #1
 8024646:	e7e7      	b.n	8024618 <_printf_float+0x1a4>
 8024648:	2900      	cmp	r1, #0
 802464a:	bfd4      	ite	le
 802464c:	f1c1 0202 	rsble	r2, r1, #2
 8024650:	2201      	movgt	r2, #1
 8024652:	4413      	add	r3, r2
 8024654:	e7e0      	b.n	8024618 <_printf_float+0x1a4>
 8024656:	6823      	ldr	r3, [r4, #0]
 8024658:	055a      	lsls	r2, r3, #21
 802465a:	d407      	bmi.n	802466c <_printf_float+0x1f8>
 802465c:	6923      	ldr	r3, [r4, #16]
 802465e:	4642      	mov	r2, r8
 8024660:	4631      	mov	r1, r6
 8024662:	4628      	mov	r0, r5
 8024664:	47b8      	blx	r7
 8024666:	3001      	adds	r0, #1
 8024668:	d12c      	bne.n	80246c4 <_printf_float+0x250>
 802466a:	e764      	b.n	8024536 <_printf_float+0xc2>
 802466c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8024670:	f240 80e0 	bls.w	8024834 <_printf_float+0x3c0>
 8024674:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8024678:	2200      	movs	r2, #0
 802467a:	2300      	movs	r3, #0
 802467c:	f7ec fd8c 	bl	8011198 <__aeabi_dcmpeq>
 8024680:	2800      	cmp	r0, #0
 8024682:	d034      	beq.n	80246ee <_printf_float+0x27a>
 8024684:	4a37      	ldr	r2, [pc, #220]	; (8024764 <_printf_float+0x2f0>)
 8024686:	2301      	movs	r3, #1
 8024688:	4631      	mov	r1, r6
 802468a:	4628      	mov	r0, r5
 802468c:	47b8      	blx	r7
 802468e:	3001      	adds	r0, #1
 8024690:	f43f af51 	beq.w	8024536 <_printf_float+0xc2>
 8024694:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8024698:	429a      	cmp	r2, r3
 802469a:	db02      	blt.n	80246a2 <_printf_float+0x22e>
 802469c:	6823      	ldr	r3, [r4, #0]
 802469e:	07d8      	lsls	r0, r3, #31
 80246a0:	d510      	bpl.n	80246c4 <_printf_float+0x250>
 80246a2:	ee18 3a10 	vmov	r3, s16
 80246a6:	4652      	mov	r2, sl
 80246a8:	4631      	mov	r1, r6
 80246aa:	4628      	mov	r0, r5
 80246ac:	47b8      	blx	r7
 80246ae:	3001      	adds	r0, #1
 80246b0:	f43f af41 	beq.w	8024536 <_printf_float+0xc2>
 80246b4:	f04f 0800 	mov.w	r8, #0
 80246b8:	f104 091a 	add.w	r9, r4, #26
 80246bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80246be:	3b01      	subs	r3, #1
 80246c0:	4543      	cmp	r3, r8
 80246c2:	dc09      	bgt.n	80246d8 <_printf_float+0x264>
 80246c4:	6823      	ldr	r3, [r4, #0]
 80246c6:	079b      	lsls	r3, r3, #30
 80246c8:	f100 8105 	bmi.w	80248d6 <_printf_float+0x462>
 80246cc:	68e0      	ldr	r0, [r4, #12]
 80246ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80246d0:	4298      	cmp	r0, r3
 80246d2:	bfb8      	it	lt
 80246d4:	4618      	movlt	r0, r3
 80246d6:	e730      	b.n	802453a <_printf_float+0xc6>
 80246d8:	2301      	movs	r3, #1
 80246da:	464a      	mov	r2, r9
 80246dc:	4631      	mov	r1, r6
 80246de:	4628      	mov	r0, r5
 80246e0:	47b8      	blx	r7
 80246e2:	3001      	adds	r0, #1
 80246e4:	f43f af27 	beq.w	8024536 <_printf_float+0xc2>
 80246e8:	f108 0801 	add.w	r8, r8, #1
 80246ec:	e7e6      	b.n	80246bc <_printf_float+0x248>
 80246ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80246f0:	2b00      	cmp	r3, #0
 80246f2:	dc39      	bgt.n	8024768 <_printf_float+0x2f4>
 80246f4:	4a1b      	ldr	r2, [pc, #108]	; (8024764 <_printf_float+0x2f0>)
 80246f6:	2301      	movs	r3, #1
 80246f8:	4631      	mov	r1, r6
 80246fa:	4628      	mov	r0, r5
 80246fc:	47b8      	blx	r7
 80246fe:	3001      	adds	r0, #1
 8024700:	f43f af19 	beq.w	8024536 <_printf_float+0xc2>
 8024704:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8024708:	4313      	orrs	r3, r2
 802470a:	d102      	bne.n	8024712 <_printf_float+0x29e>
 802470c:	6823      	ldr	r3, [r4, #0]
 802470e:	07d9      	lsls	r1, r3, #31
 8024710:	d5d8      	bpl.n	80246c4 <_printf_float+0x250>
 8024712:	ee18 3a10 	vmov	r3, s16
 8024716:	4652      	mov	r2, sl
 8024718:	4631      	mov	r1, r6
 802471a:	4628      	mov	r0, r5
 802471c:	47b8      	blx	r7
 802471e:	3001      	adds	r0, #1
 8024720:	f43f af09 	beq.w	8024536 <_printf_float+0xc2>
 8024724:	f04f 0900 	mov.w	r9, #0
 8024728:	f104 0a1a 	add.w	sl, r4, #26
 802472c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802472e:	425b      	negs	r3, r3
 8024730:	454b      	cmp	r3, r9
 8024732:	dc01      	bgt.n	8024738 <_printf_float+0x2c4>
 8024734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024736:	e792      	b.n	802465e <_printf_float+0x1ea>
 8024738:	2301      	movs	r3, #1
 802473a:	4652      	mov	r2, sl
 802473c:	4631      	mov	r1, r6
 802473e:	4628      	mov	r0, r5
 8024740:	47b8      	blx	r7
 8024742:	3001      	adds	r0, #1
 8024744:	f43f aef7 	beq.w	8024536 <_printf_float+0xc2>
 8024748:	f109 0901 	add.w	r9, r9, #1
 802474c:	e7ee      	b.n	802472c <_printf_float+0x2b8>
 802474e:	bf00      	nop
 8024750:	7fefffff 	.word	0x7fefffff
 8024754:	08036bb0 	.word	0x08036bb0
 8024758:	08036bb4 	.word	0x08036bb4
 802475c:	08036bbc 	.word	0x08036bbc
 8024760:	08036bb8 	.word	0x08036bb8
 8024764:	08036bc0 	.word	0x08036bc0
 8024768:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802476a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 802476c:	429a      	cmp	r2, r3
 802476e:	bfa8      	it	ge
 8024770:	461a      	movge	r2, r3
 8024772:	2a00      	cmp	r2, #0
 8024774:	4691      	mov	r9, r2
 8024776:	dc37      	bgt.n	80247e8 <_printf_float+0x374>
 8024778:	f04f 0b00 	mov.w	fp, #0
 802477c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8024780:	f104 021a 	add.w	r2, r4, #26
 8024784:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8024786:	9305      	str	r3, [sp, #20]
 8024788:	eba3 0309 	sub.w	r3, r3, r9
 802478c:	455b      	cmp	r3, fp
 802478e:	dc33      	bgt.n	80247f8 <_printf_float+0x384>
 8024790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8024794:	429a      	cmp	r2, r3
 8024796:	db3b      	blt.n	8024810 <_printf_float+0x39c>
 8024798:	6823      	ldr	r3, [r4, #0]
 802479a:	07da      	lsls	r2, r3, #31
 802479c:	d438      	bmi.n	8024810 <_printf_float+0x39c>
 802479e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80247a0:	9a05      	ldr	r2, [sp, #20]
 80247a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80247a4:	1a9a      	subs	r2, r3, r2
 80247a6:	eba3 0901 	sub.w	r9, r3, r1
 80247aa:	4591      	cmp	r9, r2
 80247ac:	bfa8      	it	ge
 80247ae:	4691      	movge	r9, r2
 80247b0:	f1b9 0f00 	cmp.w	r9, #0
 80247b4:	dc35      	bgt.n	8024822 <_printf_float+0x3ae>
 80247b6:	f04f 0800 	mov.w	r8, #0
 80247ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80247be:	f104 0a1a 	add.w	sl, r4, #26
 80247c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80247c6:	1a9b      	subs	r3, r3, r2
 80247c8:	eba3 0309 	sub.w	r3, r3, r9
 80247cc:	4543      	cmp	r3, r8
 80247ce:	f77f af79 	ble.w	80246c4 <_printf_float+0x250>
 80247d2:	2301      	movs	r3, #1
 80247d4:	4652      	mov	r2, sl
 80247d6:	4631      	mov	r1, r6
 80247d8:	4628      	mov	r0, r5
 80247da:	47b8      	blx	r7
 80247dc:	3001      	adds	r0, #1
 80247de:	f43f aeaa 	beq.w	8024536 <_printf_float+0xc2>
 80247e2:	f108 0801 	add.w	r8, r8, #1
 80247e6:	e7ec      	b.n	80247c2 <_printf_float+0x34e>
 80247e8:	4613      	mov	r3, r2
 80247ea:	4631      	mov	r1, r6
 80247ec:	4642      	mov	r2, r8
 80247ee:	4628      	mov	r0, r5
 80247f0:	47b8      	blx	r7
 80247f2:	3001      	adds	r0, #1
 80247f4:	d1c0      	bne.n	8024778 <_printf_float+0x304>
 80247f6:	e69e      	b.n	8024536 <_printf_float+0xc2>
 80247f8:	2301      	movs	r3, #1
 80247fa:	4631      	mov	r1, r6
 80247fc:	4628      	mov	r0, r5
 80247fe:	9205      	str	r2, [sp, #20]
 8024800:	47b8      	blx	r7
 8024802:	3001      	adds	r0, #1
 8024804:	f43f ae97 	beq.w	8024536 <_printf_float+0xc2>
 8024808:	9a05      	ldr	r2, [sp, #20]
 802480a:	f10b 0b01 	add.w	fp, fp, #1
 802480e:	e7b9      	b.n	8024784 <_printf_float+0x310>
 8024810:	ee18 3a10 	vmov	r3, s16
 8024814:	4652      	mov	r2, sl
 8024816:	4631      	mov	r1, r6
 8024818:	4628      	mov	r0, r5
 802481a:	47b8      	blx	r7
 802481c:	3001      	adds	r0, #1
 802481e:	d1be      	bne.n	802479e <_printf_float+0x32a>
 8024820:	e689      	b.n	8024536 <_printf_float+0xc2>
 8024822:	9a05      	ldr	r2, [sp, #20]
 8024824:	464b      	mov	r3, r9
 8024826:	4442      	add	r2, r8
 8024828:	4631      	mov	r1, r6
 802482a:	4628      	mov	r0, r5
 802482c:	47b8      	blx	r7
 802482e:	3001      	adds	r0, #1
 8024830:	d1c1      	bne.n	80247b6 <_printf_float+0x342>
 8024832:	e680      	b.n	8024536 <_printf_float+0xc2>
 8024834:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8024836:	2a01      	cmp	r2, #1
 8024838:	dc01      	bgt.n	802483e <_printf_float+0x3ca>
 802483a:	07db      	lsls	r3, r3, #31
 802483c:	d538      	bpl.n	80248b0 <_printf_float+0x43c>
 802483e:	2301      	movs	r3, #1
 8024840:	4642      	mov	r2, r8
 8024842:	4631      	mov	r1, r6
 8024844:	4628      	mov	r0, r5
 8024846:	47b8      	blx	r7
 8024848:	3001      	adds	r0, #1
 802484a:	f43f ae74 	beq.w	8024536 <_printf_float+0xc2>
 802484e:	ee18 3a10 	vmov	r3, s16
 8024852:	4652      	mov	r2, sl
 8024854:	4631      	mov	r1, r6
 8024856:	4628      	mov	r0, r5
 8024858:	47b8      	blx	r7
 802485a:	3001      	adds	r0, #1
 802485c:	f43f ae6b 	beq.w	8024536 <_printf_float+0xc2>
 8024860:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8024864:	2200      	movs	r2, #0
 8024866:	2300      	movs	r3, #0
 8024868:	f7ec fc96 	bl	8011198 <__aeabi_dcmpeq>
 802486c:	b9d8      	cbnz	r0, 80248a6 <_printf_float+0x432>
 802486e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024870:	f108 0201 	add.w	r2, r8, #1
 8024874:	3b01      	subs	r3, #1
 8024876:	4631      	mov	r1, r6
 8024878:	4628      	mov	r0, r5
 802487a:	47b8      	blx	r7
 802487c:	3001      	adds	r0, #1
 802487e:	d10e      	bne.n	802489e <_printf_float+0x42a>
 8024880:	e659      	b.n	8024536 <_printf_float+0xc2>
 8024882:	2301      	movs	r3, #1
 8024884:	4652      	mov	r2, sl
 8024886:	4631      	mov	r1, r6
 8024888:	4628      	mov	r0, r5
 802488a:	47b8      	blx	r7
 802488c:	3001      	adds	r0, #1
 802488e:	f43f ae52 	beq.w	8024536 <_printf_float+0xc2>
 8024892:	f108 0801 	add.w	r8, r8, #1
 8024896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024898:	3b01      	subs	r3, #1
 802489a:	4543      	cmp	r3, r8
 802489c:	dcf1      	bgt.n	8024882 <_printf_float+0x40e>
 802489e:	464b      	mov	r3, r9
 80248a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80248a4:	e6dc      	b.n	8024660 <_printf_float+0x1ec>
 80248a6:	f04f 0800 	mov.w	r8, #0
 80248aa:	f104 0a1a 	add.w	sl, r4, #26
 80248ae:	e7f2      	b.n	8024896 <_printf_float+0x422>
 80248b0:	2301      	movs	r3, #1
 80248b2:	4642      	mov	r2, r8
 80248b4:	e7df      	b.n	8024876 <_printf_float+0x402>
 80248b6:	2301      	movs	r3, #1
 80248b8:	464a      	mov	r2, r9
 80248ba:	4631      	mov	r1, r6
 80248bc:	4628      	mov	r0, r5
 80248be:	47b8      	blx	r7
 80248c0:	3001      	adds	r0, #1
 80248c2:	f43f ae38 	beq.w	8024536 <_printf_float+0xc2>
 80248c6:	f108 0801 	add.w	r8, r8, #1
 80248ca:	68e3      	ldr	r3, [r4, #12]
 80248cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80248ce:	1a5b      	subs	r3, r3, r1
 80248d0:	4543      	cmp	r3, r8
 80248d2:	dcf0      	bgt.n	80248b6 <_printf_float+0x442>
 80248d4:	e6fa      	b.n	80246cc <_printf_float+0x258>
 80248d6:	f04f 0800 	mov.w	r8, #0
 80248da:	f104 0919 	add.w	r9, r4, #25
 80248de:	e7f4      	b.n	80248ca <_printf_float+0x456>

080248e0 <_printf_common>:
 80248e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80248e4:	4616      	mov	r6, r2
 80248e6:	4699      	mov	r9, r3
 80248e8:	688a      	ldr	r2, [r1, #8]
 80248ea:	690b      	ldr	r3, [r1, #16]
 80248ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80248f0:	4293      	cmp	r3, r2
 80248f2:	bfb8      	it	lt
 80248f4:	4613      	movlt	r3, r2
 80248f6:	6033      	str	r3, [r6, #0]
 80248f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80248fc:	4607      	mov	r7, r0
 80248fe:	460c      	mov	r4, r1
 8024900:	b10a      	cbz	r2, 8024906 <_printf_common+0x26>
 8024902:	3301      	adds	r3, #1
 8024904:	6033      	str	r3, [r6, #0]
 8024906:	6823      	ldr	r3, [r4, #0]
 8024908:	0699      	lsls	r1, r3, #26
 802490a:	bf42      	ittt	mi
 802490c:	6833      	ldrmi	r3, [r6, #0]
 802490e:	3302      	addmi	r3, #2
 8024910:	6033      	strmi	r3, [r6, #0]
 8024912:	6825      	ldr	r5, [r4, #0]
 8024914:	f015 0506 	ands.w	r5, r5, #6
 8024918:	d106      	bne.n	8024928 <_printf_common+0x48>
 802491a:	f104 0a19 	add.w	sl, r4, #25
 802491e:	68e3      	ldr	r3, [r4, #12]
 8024920:	6832      	ldr	r2, [r6, #0]
 8024922:	1a9b      	subs	r3, r3, r2
 8024924:	42ab      	cmp	r3, r5
 8024926:	dc26      	bgt.n	8024976 <_printf_common+0x96>
 8024928:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 802492c:	1e13      	subs	r3, r2, #0
 802492e:	6822      	ldr	r2, [r4, #0]
 8024930:	bf18      	it	ne
 8024932:	2301      	movne	r3, #1
 8024934:	0692      	lsls	r2, r2, #26
 8024936:	d42b      	bmi.n	8024990 <_printf_common+0xb0>
 8024938:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802493c:	4649      	mov	r1, r9
 802493e:	4638      	mov	r0, r7
 8024940:	47c0      	blx	r8
 8024942:	3001      	adds	r0, #1
 8024944:	d01e      	beq.n	8024984 <_printf_common+0xa4>
 8024946:	6823      	ldr	r3, [r4, #0]
 8024948:	68e5      	ldr	r5, [r4, #12]
 802494a:	6832      	ldr	r2, [r6, #0]
 802494c:	f003 0306 	and.w	r3, r3, #6
 8024950:	2b04      	cmp	r3, #4
 8024952:	bf08      	it	eq
 8024954:	1aad      	subeq	r5, r5, r2
 8024956:	68a3      	ldr	r3, [r4, #8]
 8024958:	6922      	ldr	r2, [r4, #16]
 802495a:	bf0c      	ite	eq
 802495c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8024960:	2500      	movne	r5, #0
 8024962:	4293      	cmp	r3, r2
 8024964:	bfc4      	itt	gt
 8024966:	1a9b      	subgt	r3, r3, r2
 8024968:	18ed      	addgt	r5, r5, r3
 802496a:	2600      	movs	r6, #0
 802496c:	341a      	adds	r4, #26
 802496e:	42b5      	cmp	r5, r6
 8024970:	d11a      	bne.n	80249a8 <_printf_common+0xc8>
 8024972:	2000      	movs	r0, #0
 8024974:	e008      	b.n	8024988 <_printf_common+0xa8>
 8024976:	2301      	movs	r3, #1
 8024978:	4652      	mov	r2, sl
 802497a:	4649      	mov	r1, r9
 802497c:	4638      	mov	r0, r7
 802497e:	47c0      	blx	r8
 8024980:	3001      	adds	r0, #1
 8024982:	d103      	bne.n	802498c <_printf_common+0xac>
 8024984:	f04f 30ff 	mov.w	r0, #4294967295
 8024988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802498c:	3501      	adds	r5, #1
 802498e:	e7c6      	b.n	802491e <_printf_common+0x3e>
 8024990:	18e1      	adds	r1, r4, r3
 8024992:	1c5a      	adds	r2, r3, #1
 8024994:	2030      	movs	r0, #48	; 0x30
 8024996:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 802499a:	4422      	add	r2, r4
 802499c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80249a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80249a4:	3302      	adds	r3, #2
 80249a6:	e7c7      	b.n	8024938 <_printf_common+0x58>
 80249a8:	2301      	movs	r3, #1
 80249aa:	4622      	mov	r2, r4
 80249ac:	4649      	mov	r1, r9
 80249ae:	4638      	mov	r0, r7
 80249b0:	47c0      	blx	r8
 80249b2:	3001      	adds	r0, #1
 80249b4:	d0e6      	beq.n	8024984 <_printf_common+0xa4>
 80249b6:	3601      	adds	r6, #1
 80249b8:	e7d9      	b.n	802496e <_printf_common+0x8e>
	...

080249bc <_printf_i>:
 80249bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80249c0:	7e0f      	ldrb	r7, [r1, #24]
 80249c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80249c4:	2f78      	cmp	r7, #120	; 0x78
 80249c6:	4691      	mov	r9, r2
 80249c8:	4680      	mov	r8, r0
 80249ca:	460c      	mov	r4, r1
 80249cc:	469a      	mov	sl, r3
 80249ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80249d2:	d807      	bhi.n	80249e4 <_printf_i+0x28>
 80249d4:	2f62      	cmp	r7, #98	; 0x62
 80249d6:	d80a      	bhi.n	80249ee <_printf_i+0x32>
 80249d8:	2f00      	cmp	r7, #0
 80249da:	f000 80d8 	beq.w	8024b8e <_printf_i+0x1d2>
 80249de:	2f58      	cmp	r7, #88	; 0x58
 80249e0:	f000 80a3 	beq.w	8024b2a <_printf_i+0x16e>
 80249e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80249e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80249ec:	e03a      	b.n	8024a64 <_printf_i+0xa8>
 80249ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80249f2:	2b15      	cmp	r3, #21
 80249f4:	d8f6      	bhi.n	80249e4 <_printf_i+0x28>
 80249f6:	a101      	add	r1, pc, #4	; (adr r1, 80249fc <_printf_i+0x40>)
 80249f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80249fc:	08024a55 	.word	0x08024a55
 8024a00:	08024a69 	.word	0x08024a69
 8024a04:	080249e5 	.word	0x080249e5
 8024a08:	080249e5 	.word	0x080249e5
 8024a0c:	080249e5 	.word	0x080249e5
 8024a10:	080249e5 	.word	0x080249e5
 8024a14:	08024a69 	.word	0x08024a69
 8024a18:	080249e5 	.word	0x080249e5
 8024a1c:	080249e5 	.word	0x080249e5
 8024a20:	080249e5 	.word	0x080249e5
 8024a24:	080249e5 	.word	0x080249e5
 8024a28:	08024b75 	.word	0x08024b75
 8024a2c:	08024a99 	.word	0x08024a99
 8024a30:	08024b57 	.word	0x08024b57
 8024a34:	080249e5 	.word	0x080249e5
 8024a38:	080249e5 	.word	0x080249e5
 8024a3c:	08024b97 	.word	0x08024b97
 8024a40:	080249e5 	.word	0x080249e5
 8024a44:	08024a99 	.word	0x08024a99
 8024a48:	080249e5 	.word	0x080249e5
 8024a4c:	080249e5 	.word	0x080249e5
 8024a50:	08024b5f 	.word	0x08024b5f
 8024a54:	682b      	ldr	r3, [r5, #0]
 8024a56:	1d1a      	adds	r2, r3, #4
 8024a58:	681b      	ldr	r3, [r3, #0]
 8024a5a:	602a      	str	r2, [r5, #0]
 8024a5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8024a60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8024a64:	2301      	movs	r3, #1
 8024a66:	e0a3      	b.n	8024bb0 <_printf_i+0x1f4>
 8024a68:	6820      	ldr	r0, [r4, #0]
 8024a6a:	6829      	ldr	r1, [r5, #0]
 8024a6c:	0606      	lsls	r6, r0, #24
 8024a6e:	f101 0304 	add.w	r3, r1, #4
 8024a72:	d50a      	bpl.n	8024a8a <_printf_i+0xce>
 8024a74:	680e      	ldr	r6, [r1, #0]
 8024a76:	602b      	str	r3, [r5, #0]
 8024a78:	2e00      	cmp	r6, #0
 8024a7a:	da03      	bge.n	8024a84 <_printf_i+0xc8>
 8024a7c:	232d      	movs	r3, #45	; 0x2d
 8024a7e:	4276      	negs	r6, r6
 8024a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024a84:	485e      	ldr	r0, [pc, #376]	; (8024c00 <_printf_i+0x244>)
 8024a86:	230a      	movs	r3, #10
 8024a88:	e019      	b.n	8024abe <_printf_i+0x102>
 8024a8a:	680e      	ldr	r6, [r1, #0]
 8024a8c:	602b      	str	r3, [r5, #0]
 8024a8e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8024a92:	bf18      	it	ne
 8024a94:	b236      	sxthne	r6, r6
 8024a96:	e7ef      	b.n	8024a78 <_printf_i+0xbc>
 8024a98:	682b      	ldr	r3, [r5, #0]
 8024a9a:	6820      	ldr	r0, [r4, #0]
 8024a9c:	1d19      	adds	r1, r3, #4
 8024a9e:	6029      	str	r1, [r5, #0]
 8024aa0:	0601      	lsls	r1, r0, #24
 8024aa2:	d501      	bpl.n	8024aa8 <_printf_i+0xec>
 8024aa4:	681e      	ldr	r6, [r3, #0]
 8024aa6:	e002      	b.n	8024aae <_printf_i+0xf2>
 8024aa8:	0646      	lsls	r6, r0, #25
 8024aaa:	d5fb      	bpl.n	8024aa4 <_printf_i+0xe8>
 8024aac:	881e      	ldrh	r6, [r3, #0]
 8024aae:	4854      	ldr	r0, [pc, #336]	; (8024c00 <_printf_i+0x244>)
 8024ab0:	2f6f      	cmp	r7, #111	; 0x6f
 8024ab2:	bf0c      	ite	eq
 8024ab4:	2308      	moveq	r3, #8
 8024ab6:	230a      	movne	r3, #10
 8024ab8:	2100      	movs	r1, #0
 8024aba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8024abe:	6865      	ldr	r5, [r4, #4]
 8024ac0:	60a5      	str	r5, [r4, #8]
 8024ac2:	2d00      	cmp	r5, #0
 8024ac4:	bfa2      	ittt	ge
 8024ac6:	6821      	ldrge	r1, [r4, #0]
 8024ac8:	f021 0104 	bicge.w	r1, r1, #4
 8024acc:	6021      	strge	r1, [r4, #0]
 8024ace:	b90e      	cbnz	r6, 8024ad4 <_printf_i+0x118>
 8024ad0:	2d00      	cmp	r5, #0
 8024ad2:	d04d      	beq.n	8024b70 <_printf_i+0x1b4>
 8024ad4:	4615      	mov	r5, r2
 8024ad6:	fbb6 f1f3 	udiv	r1, r6, r3
 8024ada:	fb03 6711 	mls	r7, r3, r1, r6
 8024ade:	5dc7      	ldrb	r7, [r0, r7]
 8024ae0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8024ae4:	4637      	mov	r7, r6
 8024ae6:	42bb      	cmp	r3, r7
 8024ae8:	460e      	mov	r6, r1
 8024aea:	d9f4      	bls.n	8024ad6 <_printf_i+0x11a>
 8024aec:	2b08      	cmp	r3, #8
 8024aee:	d10b      	bne.n	8024b08 <_printf_i+0x14c>
 8024af0:	6823      	ldr	r3, [r4, #0]
 8024af2:	07de      	lsls	r6, r3, #31
 8024af4:	d508      	bpl.n	8024b08 <_printf_i+0x14c>
 8024af6:	6923      	ldr	r3, [r4, #16]
 8024af8:	6861      	ldr	r1, [r4, #4]
 8024afa:	4299      	cmp	r1, r3
 8024afc:	bfde      	ittt	le
 8024afe:	2330      	movle	r3, #48	; 0x30
 8024b00:	f805 3c01 	strble.w	r3, [r5, #-1]
 8024b04:	f105 35ff 	addle.w	r5, r5, #4294967295
 8024b08:	1b52      	subs	r2, r2, r5
 8024b0a:	6122      	str	r2, [r4, #16]
 8024b0c:	f8cd a000 	str.w	sl, [sp]
 8024b10:	464b      	mov	r3, r9
 8024b12:	aa03      	add	r2, sp, #12
 8024b14:	4621      	mov	r1, r4
 8024b16:	4640      	mov	r0, r8
 8024b18:	f7ff fee2 	bl	80248e0 <_printf_common>
 8024b1c:	3001      	adds	r0, #1
 8024b1e:	d14c      	bne.n	8024bba <_printf_i+0x1fe>
 8024b20:	f04f 30ff 	mov.w	r0, #4294967295
 8024b24:	b004      	add	sp, #16
 8024b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024b2a:	4835      	ldr	r0, [pc, #212]	; (8024c00 <_printf_i+0x244>)
 8024b2c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8024b30:	6829      	ldr	r1, [r5, #0]
 8024b32:	6823      	ldr	r3, [r4, #0]
 8024b34:	f851 6b04 	ldr.w	r6, [r1], #4
 8024b38:	6029      	str	r1, [r5, #0]
 8024b3a:	061d      	lsls	r5, r3, #24
 8024b3c:	d514      	bpl.n	8024b68 <_printf_i+0x1ac>
 8024b3e:	07df      	lsls	r7, r3, #31
 8024b40:	bf44      	itt	mi
 8024b42:	f043 0320 	orrmi.w	r3, r3, #32
 8024b46:	6023      	strmi	r3, [r4, #0]
 8024b48:	b91e      	cbnz	r6, 8024b52 <_printf_i+0x196>
 8024b4a:	6823      	ldr	r3, [r4, #0]
 8024b4c:	f023 0320 	bic.w	r3, r3, #32
 8024b50:	6023      	str	r3, [r4, #0]
 8024b52:	2310      	movs	r3, #16
 8024b54:	e7b0      	b.n	8024ab8 <_printf_i+0xfc>
 8024b56:	6823      	ldr	r3, [r4, #0]
 8024b58:	f043 0320 	orr.w	r3, r3, #32
 8024b5c:	6023      	str	r3, [r4, #0]
 8024b5e:	2378      	movs	r3, #120	; 0x78
 8024b60:	4828      	ldr	r0, [pc, #160]	; (8024c04 <_printf_i+0x248>)
 8024b62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8024b66:	e7e3      	b.n	8024b30 <_printf_i+0x174>
 8024b68:	0659      	lsls	r1, r3, #25
 8024b6a:	bf48      	it	mi
 8024b6c:	b2b6      	uxthmi	r6, r6
 8024b6e:	e7e6      	b.n	8024b3e <_printf_i+0x182>
 8024b70:	4615      	mov	r5, r2
 8024b72:	e7bb      	b.n	8024aec <_printf_i+0x130>
 8024b74:	682b      	ldr	r3, [r5, #0]
 8024b76:	6826      	ldr	r6, [r4, #0]
 8024b78:	6961      	ldr	r1, [r4, #20]
 8024b7a:	1d18      	adds	r0, r3, #4
 8024b7c:	6028      	str	r0, [r5, #0]
 8024b7e:	0635      	lsls	r5, r6, #24
 8024b80:	681b      	ldr	r3, [r3, #0]
 8024b82:	d501      	bpl.n	8024b88 <_printf_i+0x1cc>
 8024b84:	6019      	str	r1, [r3, #0]
 8024b86:	e002      	b.n	8024b8e <_printf_i+0x1d2>
 8024b88:	0670      	lsls	r0, r6, #25
 8024b8a:	d5fb      	bpl.n	8024b84 <_printf_i+0x1c8>
 8024b8c:	8019      	strh	r1, [r3, #0]
 8024b8e:	2300      	movs	r3, #0
 8024b90:	6123      	str	r3, [r4, #16]
 8024b92:	4615      	mov	r5, r2
 8024b94:	e7ba      	b.n	8024b0c <_printf_i+0x150>
 8024b96:	682b      	ldr	r3, [r5, #0]
 8024b98:	1d1a      	adds	r2, r3, #4
 8024b9a:	602a      	str	r2, [r5, #0]
 8024b9c:	681d      	ldr	r5, [r3, #0]
 8024b9e:	6862      	ldr	r2, [r4, #4]
 8024ba0:	2100      	movs	r1, #0
 8024ba2:	4628      	mov	r0, r5
 8024ba4:	f7eb fe84 	bl	80108b0 <memchr>
 8024ba8:	b108      	cbz	r0, 8024bae <_printf_i+0x1f2>
 8024baa:	1b40      	subs	r0, r0, r5
 8024bac:	6060      	str	r0, [r4, #4]
 8024bae:	6863      	ldr	r3, [r4, #4]
 8024bb0:	6123      	str	r3, [r4, #16]
 8024bb2:	2300      	movs	r3, #0
 8024bb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024bb8:	e7a8      	b.n	8024b0c <_printf_i+0x150>
 8024bba:	6923      	ldr	r3, [r4, #16]
 8024bbc:	462a      	mov	r2, r5
 8024bbe:	4649      	mov	r1, r9
 8024bc0:	4640      	mov	r0, r8
 8024bc2:	47d0      	blx	sl
 8024bc4:	3001      	adds	r0, #1
 8024bc6:	d0ab      	beq.n	8024b20 <_printf_i+0x164>
 8024bc8:	6823      	ldr	r3, [r4, #0]
 8024bca:	079b      	lsls	r3, r3, #30
 8024bcc:	d413      	bmi.n	8024bf6 <_printf_i+0x23a>
 8024bce:	68e0      	ldr	r0, [r4, #12]
 8024bd0:	9b03      	ldr	r3, [sp, #12]
 8024bd2:	4298      	cmp	r0, r3
 8024bd4:	bfb8      	it	lt
 8024bd6:	4618      	movlt	r0, r3
 8024bd8:	e7a4      	b.n	8024b24 <_printf_i+0x168>
 8024bda:	2301      	movs	r3, #1
 8024bdc:	4632      	mov	r2, r6
 8024bde:	4649      	mov	r1, r9
 8024be0:	4640      	mov	r0, r8
 8024be2:	47d0      	blx	sl
 8024be4:	3001      	adds	r0, #1
 8024be6:	d09b      	beq.n	8024b20 <_printf_i+0x164>
 8024be8:	3501      	adds	r5, #1
 8024bea:	68e3      	ldr	r3, [r4, #12]
 8024bec:	9903      	ldr	r1, [sp, #12]
 8024bee:	1a5b      	subs	r3, r3, r1
 8024bf0:	42ab      	cmp	r3, r5
 8024bf2:	dcf2      	bgt.n	8024bda <_printf_i+0x21e>
 8024bf4:	e7eb      	b.n	8024bce <_printf_i+0x212>
 8024bf6:	2500      	movs	r5, #0
 8024bf8:	f104 0619 	add.w	r6, r4, #25
 8024bfc:	e7f5      	b.n	8024bea <_printf_i+0x22e>
 8024bfe:	bf00      	nop
 8024c00:	08036bc2 	.word	0x08036bc2
 8024c04:	08036bd3 	.word	0x08036bd3

08024c08 <_sbrk_r>:
 8024c08:	b538      	push	{r3, r4, r5, lr}
 8024c0a:	4d06      	ldr	r5, [pc, #24]	; (8024c24 <_sbrk_r+0x1c>)
 8024c0c:	2300      	movs	r3, #0
 8024c0e:	4604      	mov	r4, r0
 8024c10:	4608      	mov	r0, r1
 8024c12:	602b      	str	r3, [r5, #0]
 8024c14:	f7ed f912 	bl	8011e3c <_sbrk>
 8024c18:	1c43      	adds	r3, r0, #1
 8024c1a:	d102      	bne.n	8024c22 <_sbrk_r+0x1a>
 8024c1c:	682b      	ldr	r3, [r5, #0]
 8024c1e:	b103      	cbz	r3, 8024c22 <_sbrk_r+0x1a>
 8024c20:	6023      	str	r3, [r4, #0]
 8024c22:	bd38      	pop	{r3, r4, r5, pc}
 8024c24:	2000d3d0 	.word	0x2000d3d0

08024c28 <strcpy>:
 8024c28:	4603      	mov	r3, r0
 8024c2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8024c2e:	f803 2b01 	strb.w	r2, [r3], #1
 8024c32:	2a00      	cmp	r2, #0
 8024c34:	d1f9      	bne.n	8024c2a <strcpy+0x2>
 8024c36:	4770      	bx	lr

08024c38 <sulp>:
 8024c38:	b570      	push	{r4, r5, r6, lr}
 8024c3a:	4604      	mov	r4, r0
 8024c3c:	460d      	mov	r5, r1
 8024c3e:	ec45 4b10 	vmov	d0, r4, r5
 8024c42:	4616      	mov	r6, r2
 8024c44:	f002 ff88 	bl	8027b58 <__ulp>
 8024c48:	ec51 0b10 	vmov	r0, r1, d0
 8024c4c:	b17e      	cbz	r6, 8024c6e <sulp+0x36>
 8024c4e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8024c52:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8024c56:	2b00      	cmp	r3, #0
 8024c58:	dd09      	ble.n	8024c6e <sulp+0x36>
 8024c5a:	051b      	lsls	r3, r3, #20
 8024c5c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8024c60:	2400      	movs	r4, #0
 8024c62:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8024c66:	4622      	mov	r2, r4
 8024c68:	462b      	mov	r3, r5
 8024c6a:	f7ec f82d 	bl	8010cc8 <__aeabi_dmul>
 8024c6e:	bd70      	pop	{r4, r5, r6, pc}

08024c70 <_strtod_l>:
 8024c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024c74:	ed2d 8b02 	vpush	{d8}
 8024c78:	b09d      	sub	sp, #116	; 0x74
 8024c7a:	461f      	mov	r7, r3
 8024c7c:	2300      	movs	r3, #0
 8024c7e:	9318      	str	r3, [sp, #96]	; 0x60
 8024c80:	4ba2      	ldr	r3, [pc, #648]	; (8024f0c <_strtod_l+0x29c>)
 8024c82:	9213      	str	r2, [sp, #76]	; 0x4c
 8024c84:	681b      	ldr	r3, [r3, #0]
 8024c86:	9305      	str	r3, [sp, #20]
 8024c88:	4604      	mov	r4, r0
 8024c8a:	4618      	mov	r0, r3
 8024c8c:	4688      	mov	r8, r1
 8024c8e:	f7eb fe01 	bl	8010894 <strlen>
 8024c92:	f04f 0a00 	mov.w	sl, #0
 8024c96:	4605      	mov	r5, r0
 8024c98:	f04f 0b00 	mov.w	fp, #0
 8024c9c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8024ca0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024ca2:	781a      	ldrb	r2, [r3, #0]
 8024ca4:	2a2b      	cmp	r2, #43	; 0x2b
 8024ca6:	d04e      	beq.n	8024d46 <_strtod_l+0xd6>
 8024ca8:	d83b      	bhi.n	8024d22 <_strtod_l+0xb2>
 8024caa:	2a0d      	cmp	r2, #13
 8024cac:	d834      	bhi.n	8024d18 <_strtod_l+0xa8>
 8024cae:	2a08      	cmp	r2, #8
 8024cb0:	d834      	bhi.n	8024d1c <_strtod_l+0xac>
 8024cb2:	2a00      	cmp	r2, #0
 8024cb4:	d03e      	beq.n	8024d34 <_strtod_l+0xc4>
 8024cb6:	2300      	movs	r3, #0
 8024cb8:	930a      	str	r3, [sp, #40]	; 0x28
 8024cba:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8024cbc:	7833      	ldrb	r3, [r6, #0]
 8024cbe:	2b30      	cmp	r3, #48	; 0x30
 8024cc0:	f040 80b0 	bne.w	8024e24 <_strtod_l+0x1b4>
 8024cc4:	7873      	ldrb	r3, [r6, #1]
 8024cc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8024cca:	2b58      	cmp	r3, #88	; 0x58
 8024ccc:	d168      	bne.n	8024da0 <_strtod_l+0x130>
 8024cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024cd0:	9301      	str	r3, [sp, #4]
 8024cd2:	ab18      	add	r3, sp, #96	; 0x60
 8024cd4:	9702      	str	r7, [sp, #8]
 8024cd6:	9300      	str	r3, [sp, #0]
 8024cd8:	4a8d      	ldr	r2, [pc, #564]	; (8024f10 <_strtod_l+0x2a0>)
 8024cda:	ab19      	add	r3, sp, #100	; 0x64
 8024cdc:	a917      	add	r1, sp, #92	; 0x5c
 8024cde:	4620      	mov	r0, r4
 8024ce0:	f002 f836 	bl	8026d50 <__gethex>
 8024ce4:	f010 0707 	ands.w	r7, r0, #7
 8024ce8:	4605      	mov	r5, r0
 8024cea:	d005      	beq.n	8024cf8 <_strtod_l+0x88>
 8024cec:	2f06      	cmp	r7, #6
 8024cee:	d12c      	bne.n	8024d4a <_strtod_l+0xda>
 8024cf0:	3601      	adds	r6, #1
 8024cf2:	2300      	movs	r3, #0
 8024cf4:	9617      	str	r6, [sp, #92]	; 0x5c
 8024cf6:	930a      	str	r3, [sp, #40]	; 0x28
 8024cf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8024cfa:	2b00      	cmp	r3, #0
 8024cfc:	f040 8590 	bne.w	8025820 <_strtod_l+0xbb0>
 8024d00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024d02:	b1eb      	cbz	r3, 8024d40 <_strtod_l+0xd0>
 8024d04:	4652      	mov	r2, sl
 8024d06:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8024d0a:	ec43 2b10 	vmov	d0, r2, r3
 8024d0e:	b01d      	add	sp, #116	; 0x74
 8024d10:	ecbd 8b02 	vpop	{d8}
 8024d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024d18:	2a20      	cmp	r2, #32
 8024d1a:	d1cc      	bne.n	8024cb6 <_strtod_l+0x46>
 8024d1c:	3301      	adds	r3, #1
 8024d1e:	9317      	str	r3, [sp, #92]	; 0x5c
 8024d20:	e7be      	b.n	8024ca0 <_strtod_l+0x30>
 8024d22:	2a2d      	cmp	r2, #45	; 0x2d
 8024d24:	d1c7      	bne.n	8024cb6 <_strtod_l+0x46>
 8024d26:	2201      	movs	r2, #1
 8024d28:	920a      	str	r2, [sp, #40]	; 0x28
 8024d2a:	1c5a      	adds	r2, r3, #1
 8024d2c:	9217      	str	r2, [sp, #92]	; 0x5c
 8024d2e:	785b      	ldrb	r3, [r3, #1]
 8024d30:	2b00      	cmp	r3, #0
 8024d32:	d1c2      	bne.n	8024cba <_strtod_l+0x4a>
 8024d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8024d36:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8024d3a:	2b00      	cmp	r3, #0
 8024d3c:	f040 856e 	bne.w	802581c <_strtod_l+0xbac>
 8024d40:	4652      	mov	r2, sl
 8024d42:	465b      	mov	r3, fp
 8024d44:	e7e1      	b.n	8024d0a <_strtod_l+0x9a>
 8024d46:	2200      	movs	r2, #0
 8024d48:	e7ee      	b.n	8024d28 <_strtod_l+0xb8>
 8024d4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8024d4c:	b13a      	cbz	r2, 8024d5e <_strtod_l+0xee>
 8024d4e:	2135      	movs	r1, #53	; 0x35
 8024d50:	a81a      	add	r0, sp, #104	; 0x68
 8024d52:	f003 f80c 	bl	8027d6e <__copybits>
 8024d56:	9918      	ldr	r1, [sp, #96]	; 0x60
 8024d58:	4620      	mov	r0, r4
 8024d5a:	f002 fbcb 	bl	80274f4 <_Bfree>
 8024d5e:	3f01      	subs	r7, #1
 8024d60:	2f04      	cmp	r7, #4
 8024d62:	d806      	bhi.n	8024d72 <_strtod_l+0x102>
 8024d64:	e8df f007 	tbb	[pc, r7]
 8024d68:	1714030a 	.word	0x1714030a
 8024d6c:	0a          	.byte	0x0a
 8024d6d:	00          	.byte	0x00
 8024d6e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8024d72:	0728      	lsls	r0, r5, #28
 8024d74:	d5c0      	bpl.n	8024cf8 <_strtod_l+0x88>
 8024d76:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8024d7a:	e7bd      	b.n	8024cf8 <_strtod_l+0x88>
 8024d7c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8024d80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8024d82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8024d86:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8024d8a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8024d8e:	e7f0      	b.n	8024d72 <_strtod_l+0x102>
 8024d90:	f8df b180 	ldr.w	fp, [pc, #384]	; 8024f14 <_strtod_l+0x2a4>
 8024d94:	e7ed      	b.n	8024d72 <_strtod_l+0x102>
 8024d96:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8024d9a:	f04f 3aff 	mov.w	sl, #4294967295
 8024d9e:	e7e8      	b.n	8024d72 <_strtod_l+0x102>
 8024da0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024da2:	1c5a      	adds	r2, r3, #1
 8024da4:	9217      	str	r2, [sp, #92]	; 0x5c
 8024da6:	785b      	ldrb	r3, [r3, #1]
 8024da8:	2b30      	cmp	r3, #48	; 0x30
 8024daa:	d0f9      	beq.n	8024da0 <_strtod_l+0x130>
 8024dac:	2b00      	cmp	r3, #0
 8024dae:	d0a3      	beq.n	8024cf8 <_strtod_l+0x88>
 8024db0:	2301      	movs	r3, #1
 8024db2:	f04f 0900 	mov.w	r9, #0
 8024db6:	9304      	str	r3, [sp, #16]
 8024db8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024dba:	9308      	str	r3, [sp, #32]
 8024dbc:	f8cd 901c 	str.w	r9, [sp, #28]
 8024dc0:	464f      	mov	r7, r9
 8024dc2:	220a      	movs	r2, #10
 8024dc4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8024dc6:	7806      	ldrb	r6, [r0, #0]
 8024dc8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8024dcc:	b2d9      	uxtb	r1, r3
 8024dce:	2909      	cmp	r1, #9
 8024dd0:	d92a      	bls.n	8024e28 <_strtod_l+0x1b8>
 8024dd2:	9905      	ldr	r1, [sp, #20]
 8024dd4:	462a      	mov	r2, r5
 8024dd6:	f003 f9d0 	bl	802817a <strncmp>
 8024dda:	b398      	cbz	r0, 8024e44 <_strtod_l+0x1d4>
 8024ddc:	2000      	movs	r0, #0
 8024dde:	4632      	mov	r2, r6
 8024de0:	463d      	mov	r5, r7
 8024de2:	9005      	str	r0, [sp, #20]
 8024de4:	4603      	mov	r3, r0
 8024de6:	2a65      	cmp	r2, #101	; 0x65
 8024de8:	d001      	beq.n	8024dee <_strtod_l+0x17e>
 8024dea:	2a45      	cmp	r2, #69	; 0x45
 8024dec:	d118      	bne.n	8024e20 <_strtod_l+0x1b0>
 8024dee:	b91d      	cbnz	r5, 8024df8 <_strtod_l+0x188>
 8024df0:	9a04      	ldr	r2, [sp, #16]
 8024df2:	4302      	orrs	r2, r0
 8024df4:	d09e      	beq.n	8024d34 <_strtod_l+0xc4>
 8024df6:	2500      	movs	r5, #0
 8024df8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8024dfc:	f108 0201 	add.w	r2, r8, #1
 8024e00:	9217      	str	r2, [sp, #92]	; 0x5c
 8024e02:	f898 2001 	ldrb.w	r2, [r8, #1]
 8024e06:	2a2b      	cmp	r2, #43	; 0x2b
 8024e08:	d075      	beq.n	8024ef6 <_strtod_l+0x286>
 8024e0a:	2a2d      	cmp	r2, #45	; 0x2d
 8024e0c:	d07b      	beq.n	8024f06 <_strtod_l+0x296>
 8024e0e:	f04f 0c00 	mov.w	ip, #0
 8024e12:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8024e16:	2909      	cmp	r1, #9
 8024e18:	f240 8082 	bls.w	8024f20 <_strtod_l+0x2b0>
 8024e1c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8024e20:	2600      	movs	r6, #0
 8024e22:	e09d      	b.n	8024f60 <_strtod_l+0x2f0>
 8024e24:	2300      	movs	r3, #0
 8024e26:	e7c4      	b.n	8024db2 <_strtod_l+0x142>
 8024e28:	2f08      	cmp	r7, #8
 8024e2a:	bfd8      	it	le
 8024e2c:	9907      	ldrle	r1, [sp, #28]
 8024e2e:	f100 0001 	add.w	r0, r0, #1
 8024e32:	bfda      	itte	le
 8024e34:	fb02 3301 	mlale	r3, r2, r1, r3
 8024e38:	9307      	strle	r3, [sp, #28]
 8024e3a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8024e3e:	3701      	adds	r7, #1
 8024e40:	9017      	str	r0, [sp, #92]	; 0x5c
 8024e42:	e7bf      	b.n	8024dc4 <_strtod_l+0x154>
 8024e44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024e46:	195a      	adds	r2, r3, r5
 8024e48:	9217      	str	r2, [sp, #92]	; 0x5c
 8024e4a:	5d5a      	ldrb	r2, [r3, r5]
 8024e4c:	2f00      	cmp	r7, #0
 8024e4e:	d037      	beq.n	8024ec0 <_strtod_l+0x250>
 8024e50:	9005      	str	r0, [sp, #20]
 8024e52:	463d      	mov	r5, r7
 8024e54:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8024e58:	2b09      	cmp	r3, #9
 8024e5a:	d912      	bls.n	8024e82 <_strtod_l+0x212>
 8024e5c:	2301      	movs	r3, #1
 8024e5e:	e7c2      	b.n	8024de6 <_strtod_l+0x176>
 8024e60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024e62:	1c5a      	adds	r2, r3, #1
 8024e64:	9217      	str	r2, [sp, #92]	; 0x5c
 8024e66:	785a      	ldrb	r2, [r3, #1]
 8024e68:	3001      	adds	r0, #1
 8024e6a:	2a30      	cmp	r2, #48	; 0x30
 8024e6c:	d0f8      	beq.n	8024e60 <_strtod_l+0x1f0>
 8024e6e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8024e72:	2b08      	cmp	r3, #8
 8024e74:	f200 84d9 	bhi.w	802582a <_strtod_l+0xbba>
 8024e78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024e7a:	9005      	str	r0, [sp, #20]
 8024e7c:	2000      	movs	r0, #0
 8024e7e:	9308      	str	r3, [sp, #32]
 8024e80:	4605      	mov	r5, r0
 8024e82:	3a30      	subs	r2, #48	; 0x30
 8024e84:	f100 0301 	add.w	r3, r0, #1
 8024e88:	d014      	beq.n	8024eb4 <_strtod_l+0x244>
 8024e8a:	9905      	ldr	r1, [sp, #20]
 8024e8c:	4419      	add	r1, r3
 8024e8e:	9105      	str	r1, [sp, #20]
 8024e90:	462b      	mov	r3, r5
 8024e92:	eb00 0e05 	add.w	lr, r0, r5
 8024e96:	210a      	movs	r1, #10
 8024e98:	4573      	cmp	r3, lr
 8024e9a:	d113      	bne.n	8024ec4 <_strtod_l+0x254>
 8024e9c:	182b      	adds	r3, r5, r0
 8024e9e:	2b08      	cmp	r3, #8
 8024ea0:	f105 0501 	add.w	r5, r5, #1
 8024ea4:	4405      	add	r5, r0
 8024ea6:	dc1c      	bgt.n	8024ee2 <_strtod_l+0x272>
 8024ea8:	9907      	ldr	r1, [sp, #28]
 8024eaa:	230a      	movs	r3, #10
 8024eac:	fb03 2301 	mla	r3, r3, r1, r2
 8024eb0:	9307      	str	r3, [sp, #28]
 8024eb2:	2300      	movs	r3, #0
 8024eb4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024eb6:	1c51      	adds	r1, r2, #1
 8024eb8:	9117      	str	r1, [sp, #92]	; 0x5c
 8024eba:	7852      	ldrb	r2, [r2, #1]
 8024ebc:	4618      	mov	r0, r3
 8024ebe:	e7c9      	b.n	8024e54 <_strtod_l+0x1e4>
 8024ec0:	4638      	mov	r0, r7
 8024ec2:	e7d2      	b.n	8024e6a <_strtod_l+0x1fa>
 8024ec4:	2b08      	cmp	r3, #8
 8024ec6:	dc04      	bgt.n	8024ed2 <_strtod_l+0x262>
 8024ec8:	9e07      	ldr	r6, [sp, #28]
 8024eca:	434e      	muls	r6, r1
 8024ecc:	9607      	str	r6, [sp, #28]
 8024ece:	3301      	adds	r3, #1
 8024ed0:	e7e2      	b.n	8024e98 <_strtod_l+0x228>
 8024ed2:	f103 0c01 	add.w	ip, r3, #1
 8024ed6:	f1bc 0f10 	cmp.w	ip, #16
 8024eda:	bfd8      	it	le
 8024edc:	fb01 f909 	mulle.w	r9, r1, r9
 8024ee0:	e7f5      	b.n	8024ece <_strtod_l+0x25e>
 8024ee2:	2d10      	cmp	r5, #16
 8024ee4:	bfdc      	itt	le
 8024ee6:	230a      	movle	r3, #10
 8024ee8:	fb03 2909 	mlale	r9, r3, r9, r2
 8024eec:	e7e1      	b.n	8024eb2 <_strtod_l+0x242>
 8024eee:	2300      	movs	r3, #0
 8024ef0:	9305      	str	r3, [sp, #20]
 8024ef2:	2301      	movs	r3, #1
 8024ef4:	e77c      	b.n	8024df0 <_strtod_l+0x180>
 8024ef6:	f04f 0c00 	mov.w	ip, #0
 8024efa:	f108 0202 	add.w	r2, r8, #2
 8024efe:	9217      	str	r2, [sp, #92]	; 0x5c
 8024f00:	f898 2002 	ldrb.w	r2, [r8, #2]
 8024f04:	e785      	b.n	8024e12 <_strtod_l+0x1a2>
 8024f06:	f04f 0c01 	mov.w	ip, #1
 8024f0a:	e7f6      	b.n	8024efa <_strtod_l+0x28a>
 8024f0c:	08036e94 	.word	0x08036e94
 8024f10:	08036be4 	.word	0x08036be4
 8024f14:	7ff00000 	.word	0x7ff00000
 8024f18:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024f1a:	1c51      	adds	r1, r2, #1
 8024f1c:	9117      	str	r1, [sp, #92]	; 0x5c
 8024f1e:	7852      	ldrb	r2, [r2, #1]
 8024f20:	2a30      	cmp	r2, #48	; 0x30
 8024f22:	d0f9      	beq.n	8024f18 <_strtod_l+0x2a8>
 8024f24:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8024f28:	2908      	cmp	r1, #8
 8024f2a:	f63f af79 	bhi.w	8024e20 <_strtod_l+0x1b0>
 8024f2e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8024f32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024f34:	9206      	str	r2, [sp, #24]
 8024f36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024f38:	1c51      	adds	r1, r2, #1
 8024f3a:	9117      	str	r1, [sp, #92]	; 0x5c
 8024f3c:	7852      	ldrb	r2, [r2, #1]
 8024f3e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8024f42:	2e09      	cmp	r6, #9
 8024f44:	d937      	bls.n	8024fb6 <_strtod_l+0x346>
 8024f46:	9e06      	ldr	r6, [sp, #24]
 8024f48:	1b89      	subs	r1, r1, r6
 8024f4a:	2908      	cmp	r1, #8
 8024f4c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8024f50:	dc02      	bgt.n	8024f58 <_strtod_l+0x2e8>
 8024f52:	4576      	cmp	r6, lr
 8024f54:	bfa8      	it	ge
 8024f56:	4676      	movge	r6, lr
 8024f58:	f1bc 0f00 	cmp.w	ip, #0
 8024f5c:	d000      	beq.n	8024f60 <_strtod_l+0x2f0>
 8024f5e:	4276      	negs	r6, r6
 8024f60:	2d00      	cmp	r5, #0
 8024f62:	d14d      	bne.n	8025000 <_strtod_l+0x390>
 8024f64:	9904      	ldr	r1, [sp, #16]
 8024f66:	4301      	orrs	r1, r0
 8024f68:	f47f aec6 	bne.w	8024cf8 <_strtod_l+0x88>
 8024f6c:	2b00      	cmp	r3, #0
 8024f6e:	f47f aee1 	bne.w	8024d34 <_strtod_l+0xc4>
 8024f72:	2a69      	cmp	r2, #105	; 0x69
 8024f74:	d027      	beq.n	8024fc6 <_strtod_l+0x356>
 8024f76:	dc24      	bgt.n	8024fc2 <_strtod_l+0x352>
 8024f78:	2a49      	cmp	r2, #73	; 0x49
 8024f7a:	d024      	beq.n	8024fc6 <_strtod_l+0x356>
 8024f7c:	2a4e      	cmp	r2, #78	; 0x4e
 8024f7e:	f47f aed9 	bne.w	8024d34 <_strtod_l+0xc4>
 8024f82:	499f      	ldr	r1, [pc, #636]	; (8025200 <_strtod_l+0x590>)
 8024f84:	a817      	add	r0, sp, #92	; 0x5c
 8024f86:	f002 f93b 	bl	8027200 <__match>
 8024f8a:	2800      	cmp	r0, #0
 8024f8c:	f43f aed2 	beq.w	8024d34 <_strtod_l+0xc4>
 8024f90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024f92:	781b      	ldrb	r3, [r3, #0]
 8024f94:	2b28      	cmp	r3, #40	; 0x28
 8024f96:	d12d      	bne.n	8024ff4 <_strtod_l+0x384>
 8024f98:	499a      	ldr	r1, [pc, #616]	; (8025204 <_strtod_l+0x594>)
 8024f9a:	aa1a      	add	r2, sp, #104	; 0x68
 8024f9c:	a817      	add	r0, sp, #92	; 0x5c
 8024f9e:	f002 f943 	bl	8027228 <__hexnan>
 8024fa2:	2805      	cmp	r0, #5
 8024fa4:	d126      	bne.n	8024ff4 <_strtod_l+0x384>
 8024fa6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8024fa8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8024fac:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8024fb0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8024fb4:	e6a0      	b.n	8024cf8 <_strtod_l+0x88>
 8024fb6:	210a      	movs	r1, #10
 8024fb8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8024fbc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8024fc0:	e7b9      	b.n	8024f36 <_strtod_l+0x2c6>
 8024fc2:	2a6e      	cmp	r2, #110	; 0x6e
 8024fc4:	e7db      	b.n	8024f7e <_strtod_l+0x30e>
 8024fc6:	4990      	ldr	r1, [pc, #576]	; (8025208 <_strtod_l+0x598>)
 8024fc8:	a817      	add	r0, sp, #92	; 0x5c
 8024fca:	f002 f919 	bl	8027200 <__match>
 8024fce:	2800      	cmp	r0, #0
 8024fd0:	f43f aeb0 	beq.w	8024d34 <_strtod_l+0xc4>
 8024fd4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024fd6:	498d      	ldr	r1, [pc, #564]	; (802520c <_strtod_l+0x59c>)
 8024fd8:	3b01      	subs	r3, #1
 8024fda:	a817      	add	r0, sp, #92	; 0x5c
 8024fdc:	9317      	str	r3, [sp, #92]	; 0x5c
 8024fde:	f002 f90f 	bl	8027200 <__match>
 8024fe2:	b910      	cbnz	r0, 8024fea <_strtod_l+0x37a>
 8024fe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024fe6:	3301      	adds	r3, #1
 8024fe8:	9317      	str	r3, [sp, #92]	; 0x5c
 8024fea:	f8df b230 	ldr.w	fp, [pc, #560]	; 802521c <_strtod_l+0x5ac>
 8024fee:	f04f 0a00 	mov.w	sl, #0
 8024ff2:	e681      	b.n	8024cf8 <_strtod_l+0x88>
 8024ff4:	4886      	ldr	r0, [pc, #536]	; (8025210 <_strtod_l+0x5a0>)
 8024ff6:	f003 f86f 	bl	80280d8 <nan>
 8024ffa:	ec5b ab10 	vmov	sl, fp, d0
 8024ffe:	e67b      	b.n	8024cf8 <_strtod_l+0x88>
 8025000:	9b05      	ldr	r3, [sp, #20]
 8025002:	9807      	ldr	r0, [sp, #28]
 8025004:	1af3      	subs	r3, r6, r3
 8025006:	2f00      	cmp	r7, #0
 8025008:	bf08      	it	eq
 802500a:	462f      	moveq	r7, r5
 802500c:	2d10      	cmp	r5, #16
 802500e:	9306      	str	r3, [sp, #24]
 8025010:	46a8      	mov	r8, r5
 8025012:	bfa8      	it	ge
 8025014:	f04f 0810 	movge.w	r8, #16
 8025018:	f7eb fddc 	bl	8010bd4 <__aeabi_ui2d>
 802501c:	2d09      	cmp	r5, #9
 802501e:	4682      	mov	sl, r0
 8025020:	468b      	mov	fp, r1
 8025022:	dd13      	ble.n	802504c <_strtod_l+0x3dc>
 8025024:	4b7b      	ldr	r3, [pc, #492]	; (8025214 <_strtod_l+0x5a4>)
 8025026:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 802502a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 802502e:	f7eb fe4b 	bl	8010cc8 <__aeabi_dmul>
 8025032:	4682      	mov	sl, r0
 8025034:	4648      	mov	r0, r9
 8025036:	468b      	mov	fp, r1
 8025038:	f7eb fdcc 	bl	8010bd4 <__aeabi_ui2d>
 802503c:	4602      	mov	r2, r0
 802503e:	460b      	mov	r3, r1
 8025040:	4650      	mov	r0, sl
 8025042:	4659      	mov	r1, fp
 8025044:	f7eb fc8a 	bl	801095c <__adddf3>
 8025048:	4682      	mov	sl, r0
 802504a:	468b      	mov	fp, r1
 802504c:	2d0f      	cmp	r5, #15
 802504e:	dc38      	bgt.n	80250c2 <_strtod_l+0x452>
 8025050:	9b06      	ldr	r3, [sp, #24]
 8025052:	2b00      	cmp	r3, #0
 8025054:	f43f ae50 	beq.w	8024cf8 <_strtod_l+0x88>
 8025058:	dd24      	ble.n	80250a4 <_strtod_l+0x434>
 802505a:	2b16      	cmp	r3, #22
 802505c:	dc0b      	bgt.n	8025076 <_strtod_l+0x406>
 802505e:	496d      	ldr	r1, [pc, #436]	; (8025214 <_strtod_l+0x5a4>)
 8025060:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8025064:	e9d1 0100 	ldrd	r0, r1, [r1]
 8025068:	4652      	mov	r2, sl
 802506a:	465b      	mov	r3, fp
 802506c:	f7eb fe2c 	bl	8010cc8 <__aeabi_dmul>
 8025070:	4682      	mov	sl, r0
 8025072:	468b      	mov	fp, r1
 8025074:	e640      	b.n	8024cf8 <_strtod_l+0x88>
 8025076:	9a06      	ldr	r2, [sp, #24]
 8025078:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 802507c:	4293      	cmp	r3, r2
 802507e:	db20      	blt.n	80250c2 <_strtod_l+0x452>
 8025080:	4c64      	ldr	r4, [pc, #400]	; (8025214 <_strtod_l+0x5a4>)
 8025082:	f1c5 050f 	rsb	r5, r5, #15
 8025086:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 802508a:	4652      	mov	r2, sl
 802508c:	465b      	mov	r3, fp
 802508e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8025092:	f7eb fe19 	bl	8010cc8 <__aeabi_dmul>
 8025096:	9b06      	ldr	r3, [sp, #24]
 8025098:	1b5d      	subs	r5, r3, r5
 802509a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 802509e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80250a2:	e7e3      	b.n	802506c <_strtod_l+0x3fc>
 80250a4:	9b06      	ldr	r3, [sp, #24]
 80250a6:	3316      	adds	r3, #22
 80250a8:	db0b      	blt.n	80250c2 <_strtod_l+0x452>
 80250aa:	9b05      	ldr	r3, [sp, #20]
 80250ac:	1b9e      	subs	r6, r3, r6
 80250ae:	4b59      	ldr	r3, [pc, #356]	; (8025214 <_strtod_l+0x5a4>)
 80250b0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80250b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80250b8:	4650      	mov	r0, sl
 80250ba:	4659      	mov	r1, fp
 80250bc:	f7eb ff2e 	bl	8010f1c <__aeabi_ddiv>
 80250c0:	e7d6      	b.n	8025070 <_strtod_l+0x400>
 80250c2:	9b06      	ldr	r3, [sp, #24]
 80250c4:	eba5 0808 	sub.w	r8, r5, r8
 80250c8:	4498      	add	r8, r3
 80250ca:	f1b8 0f00 	cmp.w	r8, #0
 80250ce:	dd74      	ble.n	80251ba <_strtod_l+0x54a>
 80250d0:	f018 030f 	ands.w	r3, r8, #15
 80250d4:	d00a      	beq.n	80250ec <_strtod_l+0x47c>
 80250d6:	494f      	ldr	r1, [pc, #316]	; (8025214 <_strtod_l+0x5a4>)
 80250d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80250dc:	4652      	mov	r2, sl
 80250de:	465b      	mov	r3, fp
 80250e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80250e4:	f7eb fdf0 	bl	8010cc8 <__aeabi_dmul>
 80250e8:	4682      	mov	sl, r0
 80250ea:	468b      	mov	fp, r1
 80250ec:	f038 080f 	bics.w	r8, r8, #15
 80250f0:	d04f      	beq.n	8025192 <_strtod_l+0x522>
 80250f2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80250f6:	dd22      	ble.n	802513e <_strtod_l+0x4ce>
 80250f8:	2500      	movs	r5, #0
 80250fa:	462e      	mov	r6, r5
 80250fc:	9507      	str	r5, [sp, #28]
 80250fe:	9505      	str	r5, [sp, #20]
 8025100:	2322      	movs	r3, #34	; 0x22
 8025102:	f8df b118 	ldr.w	fp, [pc, #280]	; 802521c <_strtod_l+0x5ac>
 8025106:	6023      	str	r3, [r4, #0]
 8025108:	f04f 0a00 	mov.w	sl, #0
 802510c:	9b07      	ldr	r3, [sp, #28]
 802510e:	2b00      	cmp	r3, #0
 8025110:	f43f adf2 	beq.w	8024cf8 <_strtod_l+0x88>
 8025114:	9918      	ldr	r1, [sp, #96]	; 0x60
 8025116:	4620      	mov	r0, r4
 8025118:	f002 f9ec 	bl	80274f4 <_Bfree>
 802511c:	9905      	ldr	r1, [sp, #20]
 802511e:	4620      	mov	r0, r4
 8025120:	f002 f9e8 	bl	80274f4 <_Bfree>
 8025124:	4631      	mov	r1, r6
 8025126:	4620      	mov	r0, r4
 8025128:	f002 f9e4 	bl	80274f4 <_Bfree>
 802512c:	9907      	ldr	r1, [sp, #28]
 802512e:	4620      	mov	r0, r4
 8025130:	f002 f9e0 	bl	80274f4 <_Bfree>
 8025134:	4629      	mov	r1, r5
 8025136:	4620      	mov	r0, r4
 8025138:	f002 f9dc 	bl	80274f4 <_Bfree>
 802513c:	e5dc      	b.n	8024cf8 <_strtod_l+0x88>
 802513e:	4b36      	ldr	r3, [pc, #216]	; (8025218 <_strtod_l+0x5a8>)
 8025140:	9304      	str	r3, [sp, #16]
 8025142:	2300      	movs	r3, #0
 8025144:	ea4f 1828 	mov.w	r8, r8, asr #4
 8025148:	4650      	mov	r0, sl
 802514a:	4659      	mov	r1, fp
 802514c:	4699      	mov	r9, r3
 802514e:	f1b8 0f01 	cmp.w	r8, #1
 8025152:	dc21      	bgt.n	8025198 <_strtod_l+0x528>
 8025154:	b10b      	cbz	r3, 802515a <_strtod_l+0x4ea>
 8025156:	4682      	mov	sl, r0
 8025158:	468b      	mov	fp, r1
 802515a:	4b2f      	ldr	r3, [pc, #188]	; (8025218 <_strtod_l+0x5a8>)
 802515c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8025160:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8025164:	4652      	mov	r2, sl
 8025166:	465b      	mov	r3, fp
 8025168:	e9d9 0100 	ldrd	r0, r1, [r9]
 802516c:	f7eb fdac 	bl	8010cc8 <__aeabi_dmul>
 8025170:	4b2a      	ldr	r3, [pc, #168]	; (802521c <_strtod_l+0x5ac>)
 8025172:	460a      	mov	r2, r1
 8025174:	400b      	ands	r3, r1
 8025176:	492a      	ldr	r1, [pc, #168]	; (8025220 <_strtod_l+0x5b0>)
 8025178:	428b      	cmp	r3, r1
 802517a:	4682      	mov	sl, r0
 802517c:	d8bc      	bhi.n	80250f8 <_strtod_l+0x488>
 802517e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8025182:	428b      	cmp	r3, r1
 8025184:	bf86      	itte	hi
 8025186:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8025224 <_strtod_l+0x5b4>
 802518a:	f04f 3aff 	movhi.w	sl, #4294967295
 802518e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8025192:	2300      	movs	r3, #0
 8025194:	9304      	str	r3, [sp, #16]
 8025196:	e084      	b.n	80252a2 <_strtod_l+0x632>
 8025198:	f018 0f01 	tst.w	r8, #1
 802519c:	d005      	beq.n	80251aa <_strtod_l+0x53a>
 802519e:	9b04      	ldr	r3, [sp, #16]
 80251a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80251a4:	f7eb fd90 	bl	8010cc8 <__aeabi_dmul>
 80251a8:	2301      	movs	r3, #1
 80251aa:	9a04      	ldr	r2, [sp, #16]
 80251ac:	3208      	adds	r2, #8
 80251ae:	f109 0901 	add.w	r9, r9, #1
 80251b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80251b6:	9204      	str	r2, [sp, #16]
 80251b8:	e7c9      	b.n	802514e <_strtod_l+0x4de>
 80251ba:	d0ea      	beq.n	8025192 <_strtod_l+0x522>
 80251bc:	f1c8 0800 	rsb	r8, r8, #0
 80251c0:	f018 020f 	ands.w	r2, r8, #15
 80251c4:	d00a      	beq.n	80251dc <_strtod_l+0x56c>
 80251c6:	4b13      	ldr	r3, [pc, #76]	; (8025214 <_strtod_l+0x5a4>)
 80251c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80251cc:	4650      	mov	r0, sl
 80251ce:	4659      	mov	r1, fp
 80251d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80251d4:	f7eb fea2 	bl	8010f1c <__aeabi_ddiv>
 80251d8:	4682      	mov	sl, r0
 80251da:	468b      	mov	fp, r1
 80251dc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80251e0:	d0d7      	beq.n	8025192 <_strtod_l+0x522>
 80251e2:	f1b8 0f1f 	cmp.w	r8, #31
 80251e6:	dd1f      	ble.n	8025228 <_strtod_l+0x5b8>
 80251e8:	2500      	movs	r5, #0
 80251ea:	462e      	mov	r6, r5
 80251ec:	9507      	str	r5, [sp, #28]
 80251ee:	9505      	str	r5, [sp, #20]
 80251f0:	2322      	movs	r3, #34	; 0x22
 80251f2:	f04f 0a00 	mov.w	sl, #0
 80251f6:	f04f 0b00 	mov.w	fp, #0
 80251fa:	6023      	str	r3, [r4, #0]
 80251fc:	e786      	b.n	802510c <_strtod_l+0x49c>
 80251fe:	bf00      	nop
 8025200:	08036bbd 	.word	0x08036bbd
 8025204:	08036bf8 	.word	0x08036bf8
 8025208:	08036bb5 	.word	0x08036bb5
 802520c:	08036d3c 	.word	0x08036d3c
 8025210:	08037050 	.word	0x08037050
 8025214:	08036f30 	.word	0x08036f30
 8025218:	08036f08 	.word	0x08036f08
 802521c:	7ff00000 	.word	0x7ff00000
 8025220:	7ca00000 	.word	0x7ca00000
 8025224:	7fefffff 	.word	0x7fefffff
 8025228:	f018 0310 	ands.w	r3, r8, #16
 802522c:	bf18      	it	ne
 802522e:	236a      	movne	r3, #106	; 0x6a
 8025230:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80255e0 <_strtod_l+0x970>
 8025234:	9304      	str	r3, [sp, #16]
 8025236:	4650      	mov	r0, sl
 8025238:	4659      	mov	r1, fp
 802523a:	2300      	movs	r3, #0
 802523c:	f018 0f01 	tst.w	r8, #1
 8025240:	d004      	beq.n	802524c <_strtod_l+0x5dc>
 8025242:	e9d9 2300 	ldrd	r2, r3, [r9]
 8025246:	f7eb fd3f 	bl	8010cc8 <__aeabi_dmul>
 802524a:	2301      	movs	r3, #1
 802524c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8025250:	f109 0908 	add.w	r9, r9, #8
 8025254:	d1f2      	bne.n	802523c <_strtod_l+0x5cc>
 8025256:	b10b      	cbz	r3, 802525c <_strtod_l+0x5ec>
 8025258:	4682      	mov	sl, r0
 802525a:	468b      	mov	fp, r1
 802525c:	9b04      	ldr	r3, [sp, #16]
 802525e:	b1c3      	cbz	r3, 8025292 <_strtod_l+0x622>
 8025260:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8025264:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8025268:	2b00      	cmp	r3, #0
 802526a:	4659      	mov	r1, fp
 802526c:	dd11      	ble.n	8025292 <_strtod_l+0x622>
 802526e:	2b1f      	cmp	r3, #31
 8025270:	f340 8124 	ble.w	80254bc <_strtod_l+0x84c>
 8025274:	2b34      	cmp	r3, #52	; 0x34
 8025276:	bfde      	ittt	le
 8025278:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 802527c:	f04f 33ff 	movle.w	r3, #4294967295
 8025280:	fa03 f202 	lslle.w	r2, r3, r2
 8025284:	f04f 0a00 	mov.w	sl, #0
 8025288:	bfcc      	ite	gt
 802528a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 802528e:	ea02 0b01 	andle.w	fp, r2, r1
 8025292:	2200      	movs	r2, #0
 8025294:	2300      	movs	r3, #0
 8025296:	4650      	mov	r0, sl
 8025298:	4659      	mov	r1, fp
 802529a:	f7eb ff7d 	bl	8011198 <__aeabi_dcmpeq>
 802529e:	2800      	cmp	r0, #0
 80252a0:	d1a2      	bne.n	80251e8 <_strtod_l+0x578>
 80252a2:	9b07      	ldr	r3, [sp, #28]
 80252a4:	9300      	str	r3, [sp, #0]
 80252a6:	9908      	ldr	r1, [sp, #32]
 80252a8:	462b      	mov	r3, r5
 80252aa:	463a      	mov	r2, r7
 80252ac:	4620      	mov	r0, r4
 80252ae:	f002 f989 	bl	80275c4 <__s2b>
 80252b2:	9007      	str	r0, [sp, #28]
 80252b4:	2800      	cmp	r0, #0
 80252b6:	f43f af1f 	beq.w	80250f8 <_strtod_l+0x488>
 80252ba:	9b05      	ldr	r3, [sp, #20]
 80252bc:	1b9e      	subs	r6, r3, r6
 80252be:	9b06      	ldr	r3, [sp, #24]
 80252c0:	2b00      	cmp	r3, #0
 80252c2:	bfb4      	ite	lt
 80252c4:	4633      	movlt	r3, r6
 80252c6:	2300      	movge	r3, #0
 80252c8:	930c      	str	r3, [sp, #48]	; 0x30
 80252ca:	9b06      	ldr	r3, [sp, #24]
 80252cc:	2500      	movs	r5, #0
 80252ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80252d2:	9312      	str	r3, [sp, #72]	; 0x48
 80252d4:	462e      	mov	r6, r5
 80252d6:	9b07      	ldr	r3, [sp, #28]
 80252d8:	4620      	mov	r0, r4
 80252da:	6859      	ldr	r1, [r3, #4]
 80252dc:	f002 f8ca 	bl	8027474 <_Balloc>
 80252e0:	9005      	str	r0, [sp, #20]
 80252e2:	2800      	cmp	r0, #0
 80252e4:	f43f af0c 	beq.w	8025100 <_strtod_l+0x490>
 80252e8:	9b07      	ldr	r3, [sp, #28]
 80252ea:	691a      	ldr	r2, [r3, #16]
 80252ec:	3202      	adds	r2, #2
 80252ee:	f103 010c 	add.w	r1, r3, #12
 80252f2:	0092      	lsls	r2, r2, #2
 80252f4:	300c      	adds	r0, #12
 80252f6:	f7fe ff27 	bl	8024148 <memcpy>
 80252fa:	ec4b ab10 	vmov	d0, sl, fp
 80252fe:	aa1a      	add	r2, sp, #104	; 0x68
 8025300:	a919      	add	r1, sp, #100	; 0x64
 8025302:	4620      	mov	r0, r4
 8025304:	f002 fca4 	bl	8027c50 <__d2b>
 8025308:	ec4b ab18 	vmov	d8, sl, fp
 802530c:	9018      	str	r0, [sp, #96]	; 0x60
 802530e:	2800      	cmp	r0, #0
 8025310:	f43f aef6 	beq.w	8025100 <_strtod_l+0x490>
 8025314:	2101      	movs	r1, #1
 8025316:	4620      	mov	r0, r4
 8025318:	f002 f9ee 	bl	80276f8 <__i2b>
 802531c:	4606      	mov	r6, r0
 802531e:	2800      	cmp	r0, #0
 8025320:	f43f aeee 	beq.w	8025100 <_strtod_l+0x490>
 8025324:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8025326:	9904      	ldr	r1, [sp, #16]
 8025328:	2b00      	cmp	r3, #0
 802532a:	bfab      	itete	ge
 802532c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 802532e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8025330:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8025332:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8025336:	bfac      	ite	ge
 8025338:	eb03 0902 	addge.w	r9, r3, r2
 802533c:	1ad7      	sublt	r7, r2, r3
 802533e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8025340:	eba3 0801 	sub.w	r8, r3, r1
 8025344:	4490      	add	r8, r2
 8025346:	4ba1      	ldr	r3, [pc, #644]	; (80255cc <_strtod_l+0x95c>)
 8025348:	f108 38ff 	add.w	r8, r8, #4294967295
 802534c:	4598      	cmp	r8, r3
 802534e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8025352:	f280 80c7 	bge.w	80254e4 <_strtod_l+0x874>
 8025356:	eba3 0308 	sub.w	r3, r3, r8
 802535a:	2b1f      	cmp	r3, #31
 802535c:	eba2 0203 	sub.w	r2, r2, r3
 8025360:	f04f 0101 	mov.w	r1, #1
 8025364:	f300 80b1 	bgt.w	80254ca <_strtod_l+0x85a>
 8025368:	fa01 f303 	lsl.w	r3, r1, r3
 802536c:	930d      	str	r3, [sp, #52]	; 0x34
 802536e:	2300      	movs	r3, #0
 8025370:	9308      	str	r3, [sp, #32]
 8025372:	eb09 0802 	add.w	r8, r9, r2
 8025376:	9b04      	ldr	r3, [sp, #16]
 8025378:	45c1      	cmp	r9, r8
 802537a:	4417      	add	r7, r2
 802537c:	441f      	add	r7, r3
 802537e:	464b      	mov	r3, r9
 8025380:	bfa8      	it	ge
 8025382:	4643      	movge	r3, r8
 8025384:	42bb      	cmp	r3, r7
 8025386:	bfa8      	it	ge
 8025388:	463b      	movge	r3, r7
 802538a:	2b00      	cmp	r3, #0
 802538c:	bfc2      	ittt	gt
 802538e:	eba8 0803 	subgt.w	r8, r8, r3
 8025392:	1aff      	subgt	r7, r7, r3
 8025394:	eba9 0903 	subgt.w	r9, r9, r3
 8025398:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802539a:	2b00      	cmp	r3, #0
 802539c:	dd17      	ble.n	80253ce <_strtod_l+0x75e>
 802539e:	4631      	mov	r1, r6
 80253a0:	461a      	mov	r2, r3
 80253a2:	4620      	mov	r0, r4
 80253a4:	f002 fa68 	bl	8027878 <__pow5mult>
 80253a8:	4606      	mov	r6, r0
 80253aa:	2800      	cmp	r0, #0
 80253ac:	f43f aea8 	beq.w	8025100 <_strtod_l+0x490>
 80253b0:	4601      	mov	r1, r0
 80253b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80253b4:	4620      	mov	r0, r4
 80253b6:	f002 f9b5 	bl	8027724 <__multiply>
 80253ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80253bc:	2800      	cmp	r0, #0
 80253be:	f43f ae9f 	beq.w	8025100 <_strtod_l+0x490>
 80253c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80253c4:	4620      	mov	r0, r4
 80253c6:	f002 f895 	bl	80274f4 <_Bfree>
 80253ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80253cc:	9318      	str	r3, [sp, #96]	; 0x60
 80253ce:	f1b8 0f00 	cmp.w	r8, #0
 80253d2:	f300 808c 	bgt.w	80254ee <_strtod_l+0x87e>
 80253d6:	9b06      	ldr	r3, [sp, #24]
 80253d8:	2b00      	cmp	r3, #0
 80253da:	dd08      	ble.n	80253ee <_strtod_l+0x77e>
 80253dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80253de:	9905      	ldr	r1, [sp, #20]
 80253e0:	4620      	mov	r0, r4
 80253e2:	f002 fa49 	bl	8027878 <__pow5mult>
 80253e6:	9005      	str	r0, [sp, #20]
 80253e8:	2800      	cmp	r0, #0
 80253ea:	f43f ae89 	beq.w	8025100 <_strtod_l+0x490>
 80253ee:	2f00      	cmp	r7, #0
 80253f0:	dd08      	ble.n	8025404 <_strtod_l+0x794>
 80253f2:	9905      	ldr	r1, [sp, #20]
 80253f4:	463a      	mov	r2, r7
 80253f6:	4620      	mov	r0, r4
 80253f8:	f002 fa98 	bl	802792c <__lshift>
 80253fc:	9005      	str	r0, [sp, #20]
 80253fe:	2800      	cmp	r0, #0
 8025400:	f43f ae7e 	beq.w	8025100 <_strtod_l+0x490>
 8025404:	f1b9 0f00 	cmp.w	r9, #0
 8025408:	dd08      	ble.n	802541c <_strtod_l+0x7ac>
 802540a:	4631      	mov	r1, r6
 802540c:	464a      	mov	r2, r9
 802540e:	4620      	mov	r0, r4
 8025410:	f002 fa8c 	bl	802792c <__lshift>
 8025414:	4606      	mov	r6, r0
 8025416:	2800      	cmp	r0, #0
 8025418:	f43f ae72 	beq.w	8025100 <_strtod_l+0x490>
 802541c:	9a05      	ldr	r2, [sp, #20]
 802541e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8025420:	4620      	mov	r0, r4
 8025422:	f002 fb0f 	bl	8027a44 <__mdiff>
 8025426:	4605      	mov	r5, r0
 8025428:	2800      	cmp	r0, #0
 802542a:	f43f ae69 	beq.w	8025100 <_strtod_l+0x490>
 802542e:	68c3      	ldr	r3, [r0, #12]
 8025430:	930b      	str	r3, [sp, #44]	; 0x2c
 8025432:	2300      	movs	r3, #0
 8025434:	60c3      	str	r3, [r0, #12]
 8025436:	4631      	mov	r1, r6
 8025438:	f002 fae8 	bl	8027a0c <__mcmp>
 802543c:	2800      	cmp	r0, #0
 802543e:	da60      	bge.n	8025502 <_strtod_l+0x892>
 8025440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025442:	ea53 030a 	orrs.w	r3, r3, sl
 8025446:	f040 8082 	bne.w	802554e <_strtod_l+0x8de>
 802544a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802544e:	2b00      	cmp	r3, #0
 8025450:	d17d      	bne.n	802554e <_strtod_l+0x8de>
 8025452:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8025456:	0d1b      	lsrs	r3, r3, #20
 8025458:	051b      	lsls	r3, r3, #20
 802545a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 802545e:	d976      	bls.n	802554e <_strtod_l+0x8de>
 8025460:	696b      	ldr	r3, [r5, #20]
 8025462:	b913      	cbnz	r3, 802546a <_strtod_l+0x7fa>
 8025464:	692b      	ldr	r3, [r5, #16]
 8025466:	2b01      	cmp	r3, #1
 8025468:	dd71      	ble.n	802554e <_strtod_l+0x8de>
 802546a:	4629      	mov	r1, r5
 802546c:	2201      	movs	r2, #1
 802546e:	4620      	mov	r0, r4
 8025470:	f002 fa5c 	bl	802792c <__lshift>
 8025474:	4631      	mov	r1, r6
 8025476:	4605      	mov	r5, r0
 8025478:	f002 fac8 	bl	8027a0c <__mcmp>
 802547c:	2800      	cmp	r0, #0
 802547e:	dd66      	ble.n	802554e <_strtod_l+0x8de>
 8025480:	9904      	ldr	r1, [sp, #16]
 8025482:	4a53      	ldr	r2, [pc, #332]	; (80255d0 <_strtod_l+0x960>)
 8025484:	465b      	mov	r3, fp
 8025486:	2900      	cmp	r1, #0
 8025488:	f000 8081 	beq.w	802558e <_strtod_l+0x91e>
 802548c:	ea02 010b 	and.w	r1, r2, fp
 8025490:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8025494:	dc7b      	bgt.n	802558e <_strtod_l+0x91e>
 8025496:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 802549a:	f77f aea9 	ble.w	80251f0 <_strtod_l+0x580>
 802549e:	4b4d      	ldr	r3, [pc, #308]	; (80255d4 <_strtod_l+0x964>)
 80254a0:	4650      	mov	r0, sl
 80254a2:	4659      	mov	r1, fp
 80254a4:	2200      	movs	r2, #0
 80254a6:	f7eb fc0f 	bl	8010cc8 <__aeabi_dmul>
 80254aa:	460b      	mov	r3, r1
 80254ac:	4303      	orrs	r3, r0
 80254ae:	bf08      	it	eq
 80254b0:	2322      	moveq	r3, #34	; 0x22
 80254b2:	4682      	mov	sl, r0
 80254b4:	468b      	mov	fp, r1
 80254b6:	bf08      	it	eq
 80254b8:	6023      	streq	r3, [r4, #0]
 80254ba:	e62b      	b.n	8025114 <_strtod_l+0x4a4>
 80254bc:	f04f 32ff 	mov.w	r2, #4294967295
 80254c0:	fa02 f303 	lsl.w	r3, r2, r3
 80254c4:	ea03 0a0a 	and.w	sl, r3, sl
 80254c8:	e6e3      	b.n	8025292 <_strtod_l+0x622>
 80254ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80254ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80254d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80254d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80254da:	fa01 f308 	lsl.w	r3, r1, r8
 80254de:	9308      	str	r3, [sp, #32]
 80254e0:	910d      	str	r1, [sp, #52]	; 0x34
 80254e2:	e746      	b.n	8025372 <_strtod_l+0x702>
 80254e4:	2300      	movs	r3, #0
 80254e6:	9308      	str	r3, [sp, #32]
 80254e8:	2301      	movs	r3, #1
 80254ea:	930d      	str	r3, [sp, #52]	; 0x34
 80254ec:	e741      	b.n	8025372 <_strtod_l+0x702>
 80254ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80254f0:	4642      	mov	r2, r8
 80254f2:	4620      	mov	r0, r4
 80254f4:	f002 fa1a 	bl	802792c <__lshift>
 80254f8:	9018      	str	r0, [sp, #96]	; 0x60
 80254fa:	2800      	cmp	r0, #0
 80254fc:	f47f af6b 	bne.w	80253d6 <_strtod_l+0x766>
 8025500:	e5fe      	b.n	8025100 <_strtod_l+0x490>
 8025502:	465f      	mov	r7, fp
 8025504:	d16e      	bne.n	80255e4 <_strtod_l+0x974>
 8025506:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8025508:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802550c:	b342      	cbz	r2, 8025560 <_strtod_l+0x8f0>
 802550e:	4a32      	ldr	r2, [pc, #200]	; (80255d8 <_strtod_l+0x968>)
 8025510:	4293      	cmp	r3, r2
 8025512:	d128      	bne.n	8025566 <_strtod_l+0x8f6>
 8025514:	9b04      	ldr	r3, [sp, #16]
 8025516:	4651      	mov	r1, sl
 8025518:	b1eb      	cbz	r3, 8025556 <_strtod_l+0x8e6>
 802551a:	4b2d      	ldr	r3, [pc, #180]	; (80255d0 <_strtod_l+0x960>)
 802551c:	403b      	ands	r3, r7
 802551e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8025522:	f04f 32ff 	mov.w	r2, #4294967295
 8025526:	d819      	bhi.n	802555c <_strtod_l+0x8ec>
 8025528:	0d1b      	lsrs	r3, r3, #20
 802552a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 802552e:	fa02 f303 	lsl.w	r3, r2, r3
 8025532:	4299      	cmp	r1, r3
 8025534:	d117      	bne.n	8025566 <_strtod_l+0x8f6>
 8025536:	4b29      	ldr	r3, [pc, #164]	; (80255dc <_strtod_l+0x96c>)
 8025538:	429f      	cmp	r7, r3
 802553a:	d102      	bne.n	8025542 <_strtod_l+0x8d2>
 802553c:	3101      	adds	r1, #1
 802553e:	f43f addf 	beq.w	8025100 <_strtod_l+0x490>
 8025542:	4b23      	ldr	r3, [pc, #140]	; (80255d0 <_strtod_l+0x960>)
 8025544:	403b      	ands	r3, r7
 8025546:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 802554a:	f04f 0a00 	mov.w	sl, #0
 802554e:	9b04      	ldr	r3, [sp, #16]
 8025550:	2b00      	cmp	r3, #0
 8025552:	d1a4      	bne.n	802549e <_strtod_l+0x82e>
 8025554:	e5de      	b.n	8025114 <_strtod_l+0x4a4>
 8025556:	f04f 33ff 	mov.w	r3, #4294967295
 802555a:	e7ea      	b.n	8025532 <_strtod_l+0x8c2>
 802555c:	4613      	mov	r3, r2
 802555e:	e7e8      	b.n	8025532 <_strtod_l+0x8c2>
 8025560:	ea53 030a 	orrs.w	r3, r3, sl
 8025564:	d08c      	beq.n	8025480 <_strtod_l+0x810>
 8025566:	9b08      	ldr	r3, [sp, #32]
 8025568:	b1db      	cbz	r3, 80255a2 <_strtod_l+0x932>
 802556a:	423b      	tst	r3, r7
 802556c:	d0ef      	beq.n	802554e <_strtod_l+0x8de>
 802556e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025570:	9a04      	ldr	r2, [sp, #16]
 8025572:	4650      	mov	r0, sl
 8025574:	4659      	mov	r1, fp
 8025576:	b1c3      	cbz	r3, 80255aa <_strtod_l+0x93a>
 8025578:	f7ff fb5e 	bl	8024c38 <sulp>
 802557c:	4602      	mov	r2, r0
 802557e:	460b      	mov	r3, r1
 8025580:	ec51 0b18 	vmov	r0, r1, d8
 8025584:	f7eb f9ea 	bl	801095c <__adddf3>
 8025588:	4682      	mov	sl, r0
 802558a:	468b      	mov	fp, r1
 802558c:	e7df      	b.n	802554e <_strtod_l+0x8de>
 802558e:	4013      	ands	r3, r2
 8025590:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8025594:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8025598:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 802559c:	f04f 3aff 	mov.w	sl, #4294967295
 80255a0:	e7d5      	b.n	802554e <_strtod_l+0x8de>
 80255a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80255a4:	ea13 0f0a 	tst.w	r3, sl
 80255a8:	e7e0      	b.n	802556c <_strtod_l+0x8fc>
 80255aa:	f7ff fb45 	bl	8024c38 <sulp>
 80255ae:	4602      	mov	r2, r0
 80255b0:	460b      	mov	r3, r1
 80255b2:	ec51 0b18 	vmov	r0, r1, d8
 80255b6:	f7eb f9cf 	bl	8010958 <__aeabi_dsub>
 80255ba:	2200      	movs	r2, #0
 80255bc:	2300      	movs	r3, #0
 80255be:	4682      	mov	sl, r0
 80255c0:	468b      	mov	fp, r1
 80255c2:	f7eb fde9 	bl	8011198 <__aeabi_dcmpeq>
 80255c6:	2800      	cmp	r0, #0
 80255c8:	d0c1      	beq.n	802554e <_strtod_l+0x8de>
 80255ca:	e611      	b.n	80251f0 <_strtod_l+0x580>
 80255cc:	fffffc02 	.word	0xfffffc02
 80255d0:	7ff00000 	.word	0x7ff00000
 80255d4:	39500000 	.word	0x39500000
 80255d8:	000fffff 	.word	0x000fffff
 80255dc:	7fefffff 	.word	0x7fefffff
 80255e0:	08036c10 	.word	0x08036c10
 80255e4:	4631      	mov	r1, r6
 80255e6:	4628      	mov	r0, r5
 80255e8:	f002 fb8e 	bl	8027d08 <__ratio>
 80255ec:	ec59 8b10 	vmov	r8, r9, d0
 80255f0:	ee10 0a10 	vmov	r0, s0
 80255f4:	2200      	movs	r2, #0
 80255f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80255fa:	4649      	mov	r1, r9
 80255fc:	f7eb fde0 	bl	80111c0 <__aeabi_dcmple>
 8025600:	2800      	cmp	r0, #0
 8025602:	d07a      	beq.n	80256fa <_strtod_l+0xa8a>
 8025604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025606:	2b00      	cmp	r3, #0
 8025608:	d04a      	beq.n	80256a0 <_strtod_l+0xa30>
 802560a:	4b95      	ldr	r3, [pc, #596]	; (8025860 <_strtod_l+0xbf0>)
 802560c:	2200      	movs	r2, #0
 802560e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8025612:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8025860 <_strtod_l+0xbf0>
 8025616:	f04f 0800 	mov.w	r8, #0
 802561a:	4b92      	ldr	r3, [pc, #584]	; (8025864 <_strtod_l+0xbf4>)
 802561c:	403b      	ands	r3, r7
 802561e:	930d      	str	r3, [sp, #52]	; 0x34
 8025620:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8025622:	4b91      	ldr	r3, [pc, #580]	; (8025868 <_strtod_l+0xbf8>)
 8025624:	429a      	cmp	r2, r3
 8025626:	f040 80b0 	bne.w	802578a <_strtod_l+0xb1a>
 802562a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802562e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8025632:	ec4b ab10 	vmov	d0, sl, fp
 8025636:	e9cd 0108 	strd	r0, r1, [sp, #32]
 802563a:	f002 fa8d 	bl	8027b58 <__ulp>
 802563e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8025642:	ec53 2b10 	vmov	r2, r3, d0
 8025646:	f7eb fb3f 	bl	8010cc8 <__aeabi_dmul>
 802564a:	4652      	mov	r2, sl
 802564c:	465b      	mov	r3, fp
 802564e:	f7eb f985 	bl	801095c <__adddf3>
 8025652:	460b      	mov	r3, r1
 8025654:	4983      	ldr	r1, [pc, #524]	; (8025864 <_strtod_l+0xbf4>)
 8025656:	4a85      	ldr	r2, [pc, #532]	; (802586c <_strtod_l+0xbfc>)
 8025658:	4019      	ands	r1, r3
 802565a:	4291      	cmp	r1, r2
 802565c:	4682      	mov	sl, r0
 802565e:	d960      	bls.n	8025722 <_strtod_l+0xab2>
 8025660:	ee18 3a90 	vmov	r3, s17
 8025664:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8025668:	4293      	cmp	r3, r2
 802566a:	d104      	bne.n	8025676 <_strtod_l+0xa06>
 802566c:	ee18 3a10 	vmov	r3, s16
 8025670:	3301      	adds	r3, #1
 8025672:	f43f ad45 	beq.w	8025100 <_strtod_l+0x490>
 8025676:	f8df b200 	ldr.w	fp, [pc, #512]	; 8025878 <_strtod_l+0xc08>
 802567a:	f04f 3aff 	mov.w	sl, #4294967295
 802567e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8025680:	4620      	mov	r0, r4
 8025682:	f001 ff37 	bl	80274f4 <_Bfree>
 8025686:	9905      	ldr	r1, [sp, #20]
 8025688:	4620      	mov	r0, r4
 802568a:	f001 ff33 	bl	80274f4 <_Bfree>
 802568e:	4631      	mov	r1, r6
 8025690:	4620      	mov	r0, r4
 8025692:	f001 ff2f 	bl	80274f4 <_Bfree>
 8025696:	4629      	mov	r1, r5
 8025698:	4620      	mov	r0, r4
 802569a:	f001 ff2b 	bl	80274f4 <_Bfree>
 802569e:	e61a      	b.n	80252d6 <_strtod_l+0x666>
 80256a0:	f1ba 0f00 	cmp.w	sl, #0
 80256a4:	d11b      	bne.n	80256de <_strtod_l+0xa6e>
 80256a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80256aa:	b9f3      	cbnz	r3, 80256ea <_strtod_l+0xa7a>
 80256ac:	4b6c      	ldr	r3, [pc, #432]	; (8025860 <_strtod_l+0xbf0>)
 80256ae:	2200      	movs	r2, #0
 80256b0:	4640      	mov	r0, r8
 80256b2:	4649      	mov	r1, r9
 80256b4:	f7eb fd7a 	bl	80111ac <__aeabi_dcmplt>
 80256b8:	b9d0      	cbnz	r0, 80256f0 <_strtod_l+0xa80>
 80256ba:	4640      	mov	r0, r8
 80256bc:	4649      	mov	r1, r9
 80256be:	4b6c      	ldr	r3, [pc, #432]	; (8025870 <_strtod_l+0xc00>)
 80256c0:	2200      	movs	r2, #0
 80256c2:	f7eb fb01 	bl	8010cc8 <__aeabi_dmul>
 80256c6:	4680      	mov	r8, r0
 80256c8:	4689      	mov	r9, r1
 80256ca:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80256ce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80256d2:	9315      	str	r3, [sp, #84]	; 0x54
 80256d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80256d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80256dc:	e79d      	b.n	802561a <_strtod_l+0x9aa>
 80256de:	f1ba 0f01 	cmp.w	sl, #1
 80256e2:	d102      	bne.n	80256ea <_strtod_l+0xa7a>
 80256e4:	2f00      	cmp	r7, #0
 80256e6:	f43f ad83 	beq.w	80251f0 <_strtod_l+0x580>
 80256ea:	4b62      	ldr	r3, [pc, #392]	; (8025874 <_strtod_l+0xc04>)
 80256ec:	2200      	movs	r2, #0
 80256ee:	e78e      	b.n	802560e <_strtod_l+0x99e>
 80256f0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8025870 <_strtod_l+0xc00>
 80256f4:	f04f 0800 	mov.w	r8, #0
 80256f8:	e7e7      	b.n	80256ca <_strtod_l+0xa5a>
 80256fa:	4b5d      	ldr	r3, [pc, #372]	; (8025870 <_strtod_l+0xc00>)
 80256fc:	4640      	mov	r0, r8
 80256fe:	4649      	mov	r1, r9
 8025700:	2200      	movs	r2, #0
 8025702:	f7eb fae1 	bl	8010cc8 <__aeabi_dmul>
 8025706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025708:	4680      	mov	r8, r0
 802570a:	4689      	mov	r9, r1
 802570c:	b933      	cbnz	r3, 802571c <_strtod_l+0xaac>
 802570e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8025712:	900e      	str	r0, [sp, #56]	; 0x38
 8025714:	930f      	str	r3, [sp, #60]	; 0x3c
 8025716:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 802571a:	e7dd      	b.n	80256d8 <_strtod_l+0xa68>
 802571c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8025720:	e7f9      	b.n	8025716 <_strtod_l+0xaa6>
 8025722:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8025726:	9b04      	ldr	r3, [sp, #16]
 8025728:	2b00      	cmp	r3, #0
 802572a:	d1a8      	bne.n	802567e <_strtod_l+0xa0e>
 802572c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8025730:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8025732:	0d1b      	lsrs	r3, r3, #20
 8025734:	051b      	lsls	r3, r3, #20
 8025736:	429a      	cmp	r2, r3
 8025738:	d1a1      	bne.n	802567e <_strtod_l+0xa0e>
 802573a:	4640      	mov	r0, r8
 802573c:	4649      	mov	r1, r9
 802573e:	f7eb fe23 	bl	8011388 <__aeabi_d2lz>
 8025742:	f7eb fa93 	bl	8010c6c <__aeabi_l2d>
 8025746:	4602      	mov	r2, r0
 8025748:	460b      	mov	r3, r1
 802574a:	4640      	mov	r0, r8
 802574c:	4649      	mov	r1, r9
 802574e:	f7eb f903 	bl	8010958 <__aeabi_dsub>
 8025752:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8025754:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8025758:	ea43 030a 	orr.w	r3, r3, sl
 802575c:	4313      	orrs	r3, r2
 802575e:	4680      	mov	r8, r0
 8025760:	4689      	mov	r9, r1
 8025762:	d055      	beq.n	8025810 <_strtod_l+0xba0>
 8025764:	a336      	add	r3, pc, #216	; (adr r3, 8025840 <_strtod_l+0xbd0>)
 8025766:	e9d3 2300 	ldrd	r2, r3, [r3]
 802576a:	f7eb fd1f 	bl	80111ac <__aeabi_dcmplt>
 802576e:	2800      	cmp	r0, #0
 8025770:	f47f acd0 	bne.w	8025114 <_strtod_l+0x4a4>
 8025774:	a334      	add	r3, pc, #208	; (adr r3, 8025848 <_strtod_l+0xbd8>)
 8025776:	e9d3 2300 	ldrd	r2, r3, [r3]
 802577a:	4640      	mov	r0, r8
 802577c:	4649      	mov	r1, r9
 802577e:	f7eb fd33 	bl	80111e8 <__aeabi_dcmpgt>
 8025782:	2800      	cmp	r0, #0
 8025784:	f43f af7b 	beq.w	802567e <_strtod_l+0xa0e>
 8025788:	e4c4      	b.n	8025114 <_strtod_l+0x4a4>
 802578a:	9b04      	ldr	r3, [sp, #16]
 802578c:	b333      	cbz	r3, 80257dc <_strtod_l+0xb6c>
 802578e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8025790:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8025794:	d822      	bhi.n	80257dc <_strtod_l+0xb6c>
 8025796:	a32e      	add	r3, pc, #184	; (adr r3, 8025850 <_strtod_l+0xbe0>)
 8025798:	e9d3 2300 	ldrd	r2, r3, [r3]
 802579c:	4640      	mov	r0, r8
 802579e:	4649      	mov	r1, r9
 80257a0:	f7eb fd0e 	bl	80111c0 <__aeabi_dcmple>
 80257a4:	b1a0      	cbz	r0, 80257d0 <_strtod_l+0xb60>
 80257a6:	4649      	mov	r1, r9
 80257a8:	4640      	mov	r0, r8
 80257aa:	f7eb fd65 	bl	8011278 <__aeabi_d2uiz>
 80257ae:	2801      	cmp	r0, #1
 80257b0:	bf38      	it	cc
 80257b2:	2001      	movcc	r0, #1
 80257b4:	f7eb fa0e 	bl	8010bd4 <__aeabi_ui2d>
 80257b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80257ba:	4680      	mov	r8, r0
 80257bc:	4689      	mov	r9, r1
 80257be:	bb23      	cbnz	r3, 802580a <_strtod_l+0xb9a>
 80257c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80257c4:	9010      	str	r0, [sp, #64]	; 0x40
 80257c6:	9311      	str	r3, [sp, #68]	; 0x44
 80257c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80257cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80257d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80257d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80257d4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80257d8:	1a9b      	subs	r3, r3, r2
 80257da:	9309      	str	r3, [sp, #36]	; 0x24
 80257dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80257e0:	eeb0 0a48 	vmov.f32	s0, s16
 80257e4:	eef0 0a68 	vmov.f32	s1, s17
 80257e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80257ec:	f002 f9b4 	bl	8027b58 <__ulp>
 80257f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80257f4:	ec53 2b10 	vmov	r2, r3, d0
 80257f8:	f7eb fa66 	bl	8010cc8 <__aeabi_dmul>
 80257fc:	ec53 2b18 	vmov	r2, r3, d8
 8025800:	f7eb f8ac 	bl	801095c <__adddf3>
 8025804:	4682      	mov	sl, r0
 8025806:	468b      	mov	fp, r1
 8025808:	e78d      	b.n	8025726 <_strtod_l+0xab6>
 802580a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 802580e:	e7db      	b.n	80257c8 <_strtod_l+0xb58>
 8025810:	a311      	add	r3, pc, #68	; (adr r3, 8025858 <_strtod_l+0xbe8>)
 8025812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025816:	f7eb fcc9 	bl	80111ac <__aeabi_dcmplt>
 802581a:	e7b2      	b.n	8025782 <_strtod_l+0xb12>
 802581c:	2300      	movs	r3, #0
 802581e:	930a      	str	r3, [sp, #40]	; 0x28
 8025820:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8025822:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8025824:	6013      	str	r3, [r2, #0]
 8025826:	f7ff ba6b 	b.w	8024d00 <_strtod_l+0x90>
 802582a:	2a65      	cmp	r2, #101	; 0x65
 802582c:	f43f ab5f 	beq.w	8024eee <_strtod_l+0x27e>
 8025830:	2a45      	cmp	r2, #69	; 0x45
 8025832:	f43f ab5c 	beq.w	8024eee <_strtod_l+0x27e>
 8025836:	2301      	movs	r3, #1
 8025838:	f7ff bb94 	b.w	8024f64 <_strtod_l+0x2f4>
 802583c:	f3af 8000 	nop.w
 8025840:	94a03595 	.word	0x94a03595
 8025844:	3fdfffff 	.word	0x3fdfffff
 8025848:	35afe535 	.word	0x35afe535
 802584c:	3fe00000 	.word	0x3fe00000
 8025850:	ffc00000 	.word	0xffc00000
 8025854:	41dfffff 	.word	0x41dfffff
 8025858:	94a03595 	.word	0x94a03595
 802585c:	3fcfffff 	.word	0x3fcfffff
 8025860:	3ff00000 	.word	0x3ff00000
 8025864:	7ff00000 	.word	0x7ff00000
 8025868:	7fe00000 	.word	0x7fe00000
 802586c:	7c9fffff 	.word	0x7c9fffff
 8025870:	3fe00000 	.word	0x3fe00000
 8025874:	bff00000 	.word	0xbff00000
 8025878:	7fefffff 	.word	0x7fefffff

0802587c <strtof>:
 802587c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025880:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8025930 <strtof+0xb4>
 8025884:	4b26      	ldr	r3, [pc, #152]	; (8025920 <strtof+0xa4>)
 8025886:	460a      	mov	r2, r1
 8025888:	ed2d 8b02 	vpush	{d8}
 802588c:	4601      	mov	r1, r0
 802588e:	f8d8 0000 	ldr.w	r0, [r8]
 8025892:	f7ff f9ed 	bl	8024c70 <_strtod_l>
 8025896:	ec55 4b10 	vmov	r4, r5, d0
 802589a:	ee10 2a10 	vmov	r2, s0
 802589e:	ee10 0a10 	vmov	r0, s0
 80258a2:	462b      	mov	r3, r5
 80258a4:	4629      	mov	r1, r5
 80258a6:	f7eb fca9 	bl	80111fc <__aeabi_dcmpun>
 80258aa:	b190      	cbz	r0, 80258d2 <strtof+0x56>
 80258ac:	2d00      	cmp	r5, #0
 80258ae:	481d      	ldr	r0, [pc, #116]	; (8025924 <strtof+0xa8>)
 80258b0:	da09      	bge.n	80258c6 <strtof+0x4a>
 80258b2:	f002 fc19 	bl	80280e8 <nanf>
 80258b6:	eeb1 8a40 	vneg.f32	s16, s0
 80258ba:	eeb0 0a48 	vmov.f32	s0, s16
 80258be:	ecbd 8b02 	vpop	{d8}
 80258c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80258c6:	ecbd 8b02 	vpop	{d8}
 80258ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80258ce:	f002 bc0b 	b.w	80280e8 <nanf>
 80258d2:	4620      	mov	r0, r4
 80258d4:	4629      	mov	r1, r5
 80258d6:	f7eb fcef 	bl	80112b8 <__aeabi_d2f>
 80258da:	ee08 0a10 	vmov	s16, r0
 80258de:	eddf 7a12 	vldr	s15, [pc, #72]	; 8025928 <strtof+0xac>
 80258e2:	eeb0 7ac8 	vabs.f32	s14, s16
 80258e6:	eeb4 7a67 	vcmp.f32	s14, s15
 80258ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80258ee:	dde4      	ble.n	80258ba <strtof+0x3e>
 80258f0:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80258f4:	4b0d      	ldr	r3, [pc, #52]	; (802592c <strtof+0xb0>)
 80258f6:	f04f 32ff 	mov.w	r2, #4294967295
 80258fa:	4620      	mov	r0, r4
 80258fc:	4639      	mov	r1, r7
 80258fe:	f7eb fc7d 	bl	80111fc <__aeabi_dcmpun>
 8025902:	b940      	cbnz	r0, 8025916 <strtof+0x9a>
 8025904:	4b09      	ldr	r3, [pc, #36]	; (802592c <strtof+0xb0>)
 8025906:	f04f 32ff 	mov.w	r2, #4294967295
 802590a:	4620      	mov	r0, r4
 802590c:	4639      	mov	r1, r7
 802590e:	f7eb fc57 	bl	80111c0 <__aeabi_dcmple>
 8025912:	2800      	cmp	r0, #0
 8025914:	d0d1      	beq.n	80258ba <strtof+0x3e>
 8025916:	f8d8 3000 	ldr.w	r3, [r8]
 802591a:	2222      	movs	r2, #34	; 0x22
 802591c:	601a      	str	r2, [r3, #0]
 802591e:	e7cc      	b.n	80258ba <strtof+0x3e>
 8025920:	20000170 	.word	0x20000170
 8025924:	08037050 	.word	0x08037050
 8025928:	7f7fffff 	.word	0x7f7fffff
 802592c:	7fefffff 	.word	0x7fefffff
 8025930:	20000108 	.word	0x20000108

08025934 <_strtoul_l.constprop.0>:
 8025934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8025938:	4f36      	ldr	r7, [pc, #216]	; (8025a14 <_strtoul_l.constprop.0+0xe0>)
 802593a:	4686      	mov	lr, r0
 802593c:	460d      	mov	r5, r1
 802593e:	4628      	mov	r0, r5
 8025940:	f815 4b01 	ldrb.w	r4, [r5], #1
 8025944:	5de6      	ldrb	r6, [r4, r7]
 8025946:	f016 0608 	ands.w	r6, r6, #8
 802594a:	d1f8      	bne.n	802593e <_strtoul_l.constprop.0+0xa>
 802594c:	2c2d      	cmp	r4, #45	; 0x2d
 802594e:	d12f      	bne.n	80259b0 <_strtoul_l.constprop.0+0x7c>
 8025950:	782c      	ldrb	r4, [r5, #0]
 8025952:	2601      	movs	r6, #1
 8025954:	1c85      	adds	r5, r0, #2
 8025956:	2b00      	cmp	r3, #0
 8025958:	d057      	beq.n	8025a0a <_strtoul_l.constprop.0+0xd6>
 802595a:	2b10      	cmp	r3, #16
 802595c:	d109      	bne.n	8025972 <_strtoul_l.constprop.0+0x3e>
 802595e:	2c30      	cmp	r4, #48	; 0x30
 8025960:	d107      	bne.n	8025972 <_strtoul_l.constprop.0+0x3e>
 8025962:	7828      	ldrb	r0, [r5, #0]
 8025964:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8025968:	2858      	cmp	r0, #88	; 0x58
 802596a:	d149      	bne.n	8025a00 <_strtoul_l.constprop.0+0xcc>
 802596c:	786c      	ldrb	r4, [r5, #1]
 802596e:	2310      	movs	r3, #16
 8025970:	3502      	adds	r5, #2
 8025972:	f04f 38ff 	mov.w	r8, #4294967295
 8025976:	2700      	movs	r7, #0
 8025978:	fbb8 f8f3 	udiv	r8, r8, r3
 802597c:	fb03 f908 	mul.w	r9, r3, r8
 8025980:	ea6f 0909 	mvn.w	r9, r9
 8025984:	4638      	mov	r0, r7
 8025986:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 802598a:	f1bc 0f09 	cmp.w	ip, #9
 802598e:	d814      	bhi.n	80259ba <_strtoul_l.constprop.0+0x86>
 8025990:	4664      	mov	r4, ip
 8025992:	42a3      	cmp	r3, r4
 8025994:	dd22      	ble.n	80259dc <_strtoul_l.constprop.0+0xa8>
 8025996:	2f00      	cmp	r7, #0
 8025998:	db1d      	blt.n	80259d6 <_strtoul_l.constprop.0+0xa2>
 802599a:	4580      	cmp	r8, r0
 802599c:	d31b      	bcc.n	80259d6 <_strtoul_l.constprop.0+0xa2>
 802599e:	d101      	bne.n	80259a4 <_strtoul_l.constprop.0+0x70>
 80259a0:	45a1      	cmp	r9, r4
 80259a2:	db18      	blt.n	80259d6 <_strtoul_l.constprop.0+0xa2>
 80259a4:	fb00 4003 	mla	r0, r0, r3, r4
 80259a8:	2701      	movs	r7, #1
 80259aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80259ae:	e7ea      	b.n	8025986 <_strtoul_l.constprop.0+0x52>
 80259b0:	2c2b      	cmp	r4, #43	; 0x2b
 80259b2:	bf04      	itt	eq
 80259b4:	782c      	ldrbeq	r4, [r5, #0]
 80259b6:	1c85      	addeq	r5, r0, #2
 80259b8:	e7cd      	b.n	8025956 <_strtoul_l.constprop.0+0x22>
 80259ba:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80259be:	f1bc 0f19 	cmp.w	ip, #25
 80259c2:	d801      	bhi.n	80259c8 <_strtoul_l.constprop.0+0x94>
 80259c4:	3c37      	subs	r4, #55	; 0x37
 80259c6:	e7e4      	b.n	8025992 <_strtoul_l.constprop.0+0x5e>
 80259c8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80259cc:	f1bc 0f19 	cmp.w	ip, #25
 80259d0:	d804      	bhi.n	80259dc <_strtoul_l.constprop.0+0xa8>
 80259d2:	3c57      	subs	r4, #87	; 0x57
 80259d4:	e7dd      	b.n	8025992 <_strtoul_l.constprop.0+0x5e>
 80259d6:	f04f 37ff 	mov.w	r7, #4294967295
 80259da:	e7e6      	b.n	80259aa <_strtoul_l.constprop.0+0x76>
 80259dc:	2f00      	cmp	r7, #0
 80259de:	da07      	bge.n	80259f0 <_strtoul_l.constprop.0+0xbc>
 80259e0:	2322      	movs	r3, #34	; 0x22
 80259e2:	f8ce 3000 	str.w	r3, [lr]
 80259e6:	f04f 30ff 	mov.w	r0, #4294967295
 80259ea:	b932      	cbnz	r2, 80259fa <_strtoul_l.constprop.0+0xc6>
 80259ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80259f0:	b106      	cbz	r6, 80259f4 <_strtoul_l.constprop.0+0xc0>
 80259f2:	4240      	negs	r0, r0
 80259f4:	2a00      	cmp	r2, #0
 80259f6:	d0f9      	beq.n	80259ec <_strtoul_l.constprop.0+0xb8>
 80259f8:	b107      	cbz	r7, 80259fc <_strtoul_l.constprop.0+0xc8>
 80259fa:	1e69      	subs	r1, r5, #1
 80259fc:	6011      	str	r1, [r2, #0]
 80259fe:	e7f5      	b.n	80259ec <_strtoul_l.constprop.0+0xb8>
 8025a00:	2430      	movs	r4, #48	; 0x30
 8025a02:	2b00      	cmp	r3, #0
 8025a04:	d1b5      	bne.n	8025972 <_strtoul_l.constprop.0+0x3e>
 8025a06:	2308      	movs	r3, #8
 8025a08:	e7b3      	b.n	8025972 <_strtoul_l.constprop.0+0x3e>
 8025a0a:	2c30      	cmp	r4, #48	; 0x30
 8025a0c:	d0a9      	beq.n	8025962 <_strtoul_l.constprop.0+0x2e>
 8025a0e:	230a      	movs	r3, #10
 8025a10:	e7af      	b.n	8025972 <_strtoul_l.constprop.0+0x3e>
 8025a12:	bf00      	nop
 8025a14:	08036c39 	.word	0x08036c39

08025a18 <strtoul>:
 8025a18:	4613      	mov	r3, r2
 8025a1a:	460a      	mov	r2, r1
 8025a1c:	4601      	mov	r1, r0
 8025a1e:	4802      	ldr	r0, [pc, #8]	; (8025a28 <strtoul+0x10>)
 8025a20:	6800      	ldr	r0, [r0, #0]
 8025a22:	f7ff bf87 	b.w	8025934 <_strtoul_l.constprop.0>
 8025a26:	bf00      	nop
 8025a28:	20000108 	.word	0x20000108

08025a2c <_vsniprintf_r>:
 8025a2c:	b530      	push	{r4, r5, lr}
 8025a2e:	4614      	mov	r4, r2
 8025a30:	2c00      	cmp	r4, #0
 8025a32:	b09b      	sub	sp, #108	; 0x6c
 8025a34:	4605      	mov	r5, r0
 8025a36:	461a      	mov	r2, r3
 8025a38:	da05      	bge.n	8025a46 <_vsniprintf_r+0x1a>
 8025a3a:	238b      	movs	r3, #139	; 0x8b
 8025a3c:	6003      	str	r3, [r0, #0]
 8025a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8025a42:	b01b      	add	sp, #108	; 0x6c
 8025a44:	bd30      	pop	{r4, r5, pc}
 8025a46:	f44f 7302 	mov.w	r3, #520	; 0x208
 8025a4a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8025a4e:	bf14      	ite	ne
 8025a50:	f104 33ff 	addne.w	r3, r4, #4294967295
 8025a54:	4623      	moveq	r3, r4
 8025a56:	9302      	str	r3, [sp, #8]
 8025a58:	9305      	str	r3, [sp, #20]
 8025a5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025a5e:	9100      	str	r1, [sp, #0]
 8025a60:	9104      	str	r1, [sp, #16]
 8025a62:	f8ad 300e 	strh.w	r3, [sp, #14]
 8025a66:	4669      	mov	r1, sp
 8025a68:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025a6a:	f002 fa35 	bl	8027ed8 <_svfiprintf_r>
 8025a6e:	1c43      	adds	r3, r0, #1
 8025a70:	bfbc      	itt	lt
 8025a72:	238b      	movlt	r3, #139	; 0x8b
 8025a74:	602b      	strlt	r3, [r5, #0]
 8025a76:	2c00      	cmp	r4, #0
 8025a78:	d0e3      	beq.n	8025a42 <_vsniprintf_r+0x16>
 8025a7a:	9b00      	ldr	r3, [sp, #0]
 8025a7c:	2200      	movs	r2, #0
 8025a7e:	701a      	strb	r2, [r3, #0]
 8025a80:	e7df      	b.n	8025a42 <_vsniprintf_r+0x16>
	...

08025a84 <vsniprintf>:
 8025a84:	b507      	push	{r0, r1, r2, lr}
 8025a86:	9300      	str	r3, [sp, #0]
 8025a88:	4613      	mov	r3, r2
 8025a8a:	460a      	mov	r2, r1
 8025a8c:	4601      	mov	r1, r0
 8025a8e:	4803      	ldr	r0, [pc, #12]	; (8025a9c <vsniprintf+0x18>)
 8025a90:	6800      	ldr	r0, [r0, #0]
 8025a92:	f7ff ffcb 	bl	8025a2c <_vsniprintf_r>
 8025a96:	b003      	add	sp, #12
 8025a98:	f85d fb04 	ldr.w	pc, [sp], #4
 8025a9c:	20000108 	.word	0x20000108

08025aa0 <__swbuf_r>:
 8025aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025aa2:	460e      	mov	r6, r1
 8025aa4:	4614      	mov	r4, r2
 8025aa6:	4605      	mov	r5, r0
 8025aa8:	b118      	cbz	r0, 8025ab2 <__swbuf_r+0x12>
 8025aaa:	6983      	ldr	r3, [r0, #24]
 8025aac:	b90b      	cbnz	r3, 8025ab2 <__swbuf_r+0x12>
 8025aae:	f001 f84b 	bl	8026b48 <__sinit>
 8025ab2:	4b21      	ldr	r3, [pc, #132]	; (8025b38 <__swbuf_r+0x98>)
 8025ab4:	429c      	cmp	r4, r3
 8025ab6:	d12b      	bne.n	8025b10 <__swbuf_r+0x70>
 8025ab8:	686c      	ldr	r4, [r5, #4]
 8025aba:	69a3      	ldr	r3, [r4, #24]
 8025abc:	60a3      	str	r3, [r4, #8]
 8025abe:	89a3      	ldrh	r3, [r4, #12]
 8025ac0:	071a      	lsls	r2, r3, #28
 8025ac2:	d52f      	bpl.n	8025b24 <__swbuf_r+0x84>
 8025ac4:	6923      	ldr	r3, [r4, #16]
 8025ac6:	b36b      	cbz	r3, 8025b24 <__swbuf_r+0x84>
 8025ac8:	6923      	ldr	r3, [r4, #16]
 8025aca:	6820      	ldr	r0, [r4, #0]
 8025acc:	1ac0      	subs	r0, r0, r3
 8025ace:	6963      	ldr	r3, [r4, #20]
 8025ad0:	b2f6      	uxtb	r6, r6
 8025ad2:	4283      	cmp	r3, r0
 8025ad4:	4637      	mov	r7, r6
 8025ad6:	dc04      	bgt.n	8025ae2 <__swbuf_r+0x42>
 8025ad8:	4621      	mov	r1, r4
 8025ada:	4628      	mov	r0, r5
 8025adc:	f000 ffa0 	bl	8026a20 <_fflush_r>
 8025ae0:	bb30      	cbnz	r0, 8025b30 <__swbuf_r+0x90>
 8025ae2:	68a3      	ldr	r3, [r4, #8]
 8025ae4:	3b01      	subs	r3, #1
 8025ae6:	60a3      	str	r3, [r4, #8]
 8025ae8:	6823      	ldr	r3, [r4, #0]
 8025aea:	1c5a      	adds	r2, r3, #1
 8025aec:	6022      	str	r2, [r4, #0]
 8025aee:	701e      	strb	r6, [r3, #0]
 8025af0:	6963      	ldr	r3, [r4, #20]
 8025af2:	3001      	adds	r0, #1
 8025af4:	4283      	cmp	r3, r0
 8025af6:	d004      	beq.n	8025b02 <__swbuf_r+0x62>
 8025af8:	89a3      	ldrh	r3, [r4, #12]
 8025afa:	07db      	lsls	r3, r3, #31
 8025afc:	d506      	bpl.n	8025b0c <__swbuf_r+0x6c>
 8025afe:	2e0a      	cmp	r6, #10
 8025b00:	d104      	bne.n	8025b0c <__swbuf_r+0x6c>
 8025b02:	4621      	mov	r1, r4
 8025b04:	4628      	mov	r0, r5
 8025b06:	f000 ff8b 	bl	8026a20 <_fflush_r>
 8025b0a:	b988      	cbnz	r0, 8025b30 <__swbuf_r+0x90>
 8025b0c:	4638      	mov	r0, r7
 8025b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025b10:	4b0a      	ldr	r3, [pc, #40]	; (8025b3c <__swbuf_r+0x9c>)
 8025b12:	429c      	cmp	r4, r3
 8025b14:	d101      	bne.n	8025b1a <__swbuf_r+0x7a>
 8025b16:	68ac      	ldr	r4, [r5, #8]
 8025b18:	e7cf      	b.n	8025aba <__swbuf_r+0x1a>
 8025b1a:	4b09      	ldr	r3, [pc, #36]	; (8025b40 <__swbuf_r+0xa0>)
 8025b1c:	429c      	cmp	r4, r3
 8025b1e:	bf08      	it	eq
 8025b20:	68ec      	ldreq	r4, [r5, #12]
 8025b22:	e7ca      	b.n	8025aba <__swbuf_r+0x1a>
 8025b24:	4621      	mov	r1, r4
 8025b26:	4628      	mov	r0, r5
 8025b28:	f000 f80c 	bl	8025b44 <__swsetup_r>
 8025b2c:	2800      	cmp	r0, #0
 8025b2e:	d0cb      	beq.n	8025ac8 <__swbuf_r+0x28>
 8025b30:	f04f 37ff 	mov.w	r7, #4294967295
 8025b34:	e7ea      	b.n	8025b0c <__swbuf_r+0x6c>
 8025b36:	bf00      	nop
 8025b38:	08036dec 	.word	0x08036dec
 8025b3c:	08036e0c 	.word	0x08036e0c
 8025b40:	08036dcc 	.word	0x08036dcc

08025b44 <__swsetup_r>:
 8025b44:	4b32      	ldr	r3, [pc, #200]	; (8025c10 <__swsetup_r+0xcc>)
 8025b46:	b570      	push	{r4, r5, r6, lr}
 8025b48:	681d      	ldr	r5, [r3, #0]
 8025b4a:	4606      	mov	r6, r0
 8025b4c:	460c      	mov	r4, r1
 8025b4e:	b125      	cbz	r5, 8025b5a <__swsetup_r+0x16>
 8025b50:	69ab      	ldr	r3, [r5, #24]
 8025b52:	b913      	cbnz	r3, 8025b5a <__swsetup_r+0x16>
 8025b54:	4628      	mov	r0, r5
 8025b56:	f000 fff7 	bl	8026b48 <__sinit>
 8025b5a:	4b2e      	ldr	r3, [pc, #184]	; (8025c14 <__swsetup_r+0xd0>)
 8025b5c:	429c      	cmp	r4, r3
 8025b5e:	d10f      	bne.n	8025b80 <__swsetup_r+0x3c>
 8025b60:	686c      	ldr	r4, [r5, #4]
 8025b62:	89a3      	ldrh	r3, [r4, #12]
 8025b64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8025b68:	0719      	lsls	r1, r3, #28
 8025b6a:	d42c      	bmi.n	8025bc6 <__swsetup_r+0x82>
 8025b6c:	06dd      	lsls	r5, r3, #27
 8025b6e:	d411      	bmi.n	8025b94 <__swsetup_r+0x50>
 8025b70:	2309      	movs	r3, #9
 8025b72:	6033      	str	r3, [r6, #0]
 8025b74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8025b78:	81a3      	strh	r3, [r4, #12]
 8025b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8025b7e:	e03e      	b.n	8025bfe <__swsetup_r+0xba>
 8025b80:	4b25      	ldr	r3, [pc, #148]	; (8025c18 <__swsetup_r+0xd4>)
 8025b82:	429c      	cmp	r4, r3
 8025b84:	d101      	bne.n	8025b8a <__swsetup_r+0x46>
 8025b86:	68ac      	ldr	r4, [r5, #8]
 8025b88:	e7eb      	b.n	8025b62 <__swsetup_r+0x1e>
 8025b8a:	4b24      	ldr	r3, [pc, #144]	; (8025c1c <__swsetup_r+0xd8>)
 8025b8c:	429c      	cmp	r4, r3
 8025b8e:	bf08      	it	eq
 8025b90:	68ec      	ldreq	r4, [r5, #12]
 8025b92:	e7e6      	b.n	8025b62 <__swsetup_r+0x1e>
 8025b94:	0758      	lsls	r0, r3, #29
 8025b96:	d512      	bpl.n	8025bbe <__swsetup_r+0x7a>
 8025b98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8025b9a:	b141      	cbz	r1, 8025bae <__swsetup_r+0x6a>
 8025b9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025ba0:	4299      	cmp	r1, r3
 8025ba2:	d002      	beq.n	8025baa <__swsetup_r+0x66>
 8025ba4:	4630      	mov	r0, r6
 8025ba6:	f7fe fae5 	bl	8024174 <_free_r>
 8025baa:	2300      	movs	r3, #0
 8025bac:	6363      	str	r3, [r4, #52]	; 0x34
 8025bae:	89a3      	ldrh	r3, [r4, #12]
 8025bb0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8025bb4:	81a3      	strh	r3, [r4, #12]
 8025bb6:	2300      	movs	r3, #0
 8025bb8:	6063      	str	r3, [r4, #4]
 8025bba:	6923      	ldr	r3, [r4, #16]
 8025bbc:	6023      	str	r3, [r4, #0]
 8025bbe:	89a3      	ldrh	r3, [r4, #12]
 8025bc0:	f043 0308 	orr.w	r3, r3, #8
 8025bc4:	81a3      	strh	r3, [r4, #12]
 8025bc6:	6923      	ldr	r3, [r4, #16]
 8025bc8:	b94b      	cbnz	r3, 8025bde <__swsetup_r+0x9a>
 8025bca:	89a3      	ldrh	r3, [r4, #12]
 8025bcc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8025bd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8025bd4:	d003      	beq.n	8025bde <__swsetup_r+0x9a>
 8025bd6:	4621      	mov	r1, r4
 8025bd8:	4630      	mov	r0, r6
 8025bda:	f001 fbed 	bl	80273b8 <__smakebuf_r>
 8025bde:	89a0      	ldrh	r0, [r4, #12]
 8025be0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8025be4:	f010 0301 	ands.w	r3, r0, #1
 8025be8:	d00a      	beq.n	8025c00 <__swsetup_r+0xbc>
 8025bea:	2300      	movs	r3, #0
 8025bec:	60a3      	str	r3, [r4, #8]
 8025bee:	6963      	ldr	r3, [r4, #20]
 8025bf0:	425b      	negs	r3, r3
 8025bf2:	61a3      	str	r3, [r4, #24]
 8025bf4:	6923      	ldr	r3, [r4, #16]
 8025bf6:	b943      	cbnz	r3, 8025c0a <__swsetup_r+0xc6>
 8025bf8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8025bfc:	d1ba      	bne.n	8025b74 <__swsetup_r+0x30>
 8025bfe:	bd70      	pop	{r4, r5, r6, pc}
 8025c00:	0781      	lsls	r1, r0, #30
 8025c02:	bf58      	it	pl
 8025c04:	6963      	ldrpl	r3, [r4, #20]
 8025c06:	60a3      	str	r3, [r4, #8]
 8025c08:	e7f4      	b.n	8025bf4 <__swsetup_r+0xb0>
 8025c0a:	2000      	movs	r0, #0
 8025c0c:	e7f7      	b.n	8025bfe <__swsetup_r+0xba>
 8025c0e:	bf00      	nop
 8025c10:	20000108 	.word	0x20000108
 8025c14:	08036dec 	.word	0x08036dec
 8025c18:	08036e0c 	.word	0x08036e0c
 8025c1c:	08036dcc 	.word	0x08036dcc

08025c20 <quorem>:
 8025c20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025c24:	6903      	ldr	r3, [r0, #16]
 8025c26:	690c      	ldr	r4, [r1, #16]
 8025c28:	42a3      	cmp	r3, r4
 8025c2a:	4607      	mov	r7, r0
 8025c2c:	f2c0 8081 	blt.w	8025d32 <quorem+0x112>
 8025c30:	3c01      	subs	r4, #1
 8025c32:	f101 0814 	add.w	r8, r1, #20
 8025c36:	f100 0514 	add.w	r5, r0, #20
 8025c3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8025c3e:	9301      	str	r3, [sp, #4]
 8025c40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8025c44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8025c48:	3301      	adds	r3, #1
 8025c4a:	429a      	cmp	r2, r3
 8025c4c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8025c50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8025c54:	fbb2 f6f3 	udiv	r6, r2, r3
 8025c58:	d331      	bcc.n	8025cbe <quorem+0x9e>
 8025c5a:	f04f 0e00 	mov.w	lr, #0
 8025c5e:	4640      	mov	r0, r8
 8025c60:	46ac      	mov	ip, r5
 8025c62:	46f2      	mov	sl, lr
 8025c64:	f850 2b04 	ldr.w	r2, [r0], #4
 8025c68:	b293      	uxth	r3, r2
 8025c6a:	fb06 e303 	mla	r3, r6, r3, lr
 8025c6e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8025c72:	b29b      	uxth	r3, r3
 8025c74:	ebaa 0303 	sub.w	r3, sl, r3
 8025c78:	f8dc a000 	ldr.w	sl, [ip]
 8025c7c:	0c12      	lsrs	r2, r2, #16
 8025c7e:	fa13 f38a 	uxtah	r3, r3, sl
 8025c82:	fb06 e202 	mla	r2, r6, r2, lr
 8025c86:	9300      	str	r3, [sp, #0]
 8025c88:	9b00      	ldr	r3, [sp, #0]
 8025c8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8025c8e:	b292      	uxth	r2, r2
 8025c90:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8025c94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8025c98:	f8bd 3000 	ldrh.w	r3, [sp]
 8025c9c:	4581      	cmp	r9, r0
 8025c9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8025ca2:	f84c 3b04 	str.w	r3, [ip], #4
 8025ca6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8025caa:	d2db      	bcs.n	8025c64 <quorem+0x44>
 8025cac:	f855 300b 	ldr.w	r3, [r5, fp]
 8025cb0:	b92b      	cbnz	r3, 8025cbe <quorem+0x9e>
 8025cb2:	9b01      	ldr	r3, [sp, #4]
 8025cb4:	3b04      	subs	r3, #4
 8025cb6:	429d      	cmp	r5, r3
 8025cb8:	461a      	mov	r2, r3
 8025cba:	d32e      	bcc.n	8025d1a <quorem+0xfa>
 8025cbc:	613c      	str	r4, [r7, #16]
 8025cbe:	4638      	mov	r0, r7
 8025cc0:	f001 fea4 	bl	8027a0c <__mcmp>
 8025cc4:	2800      	cmp	r0, #0
 8025cc6:	db24      	blt.n	8025d12 <quorem+0xf2>
 8025cc8:	3601      	adds	r6, #1
 8025cca:	4628      	mov	r0, r5
 8025ccc:	f04f 0c00 	mov.w	ip, #0
 8025cd0:	f858 2b04 	ldr.w	r2, [r8], #4
 8025cd4:	f8d0 e000 	ldr.w	lr, [r0]
 8025cd8:	b293      	uxth	r3, r2
 8025cda:	ebac 0303 	sub.w	r3, ip, r3
 8025cde:	0c12      	lsrs	r2, r2, #16
 8025ce0:	fa13 f38e 	uxtah	r3, r3, lr
 8025ce4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8025ce8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8025cec:	b29b      	uxth	r3, r3
 8025cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8025cf2:	45c1      	cmp	r9, r8
 8025cf4:	f840 3b04 	str.w	r3, [r0], #4
 8025cf8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8025cfc:	d2e8      	bcs.n	8025cd0 <quorem+0xb0>
 8025cfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8025d02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8025d06:	b922      	cbnz	r2, 8025d12 <quorem+0xf2>
 8025d08:	3b04      	subs	r3, #4
 8025d0a:	429d      	cmp	r5, r3
 8025d0c:	461a      	mov	r2, r3
 8025d0e:	d30a      	bcc.n	8025d26 <quorem+0x106>
 8025d10:	613c      	str	r4, [r7, #16]
 8025d12:	4630      	mov	r0, r6
 8025d14:	b003      	add	sp, #12
 8025d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025d1a:	6812      	ldr	r2, [r2, #0]
 8025d1c:	3b04      	subs	r3, #4
 8025d1e:	2a00      	cmp	r2, #0
 8025d20:	d1cc      	bne.n	8025cbc <quorem+0x9c>
 8025d22:	3c01      	subs	r4, #1
 8025d24:	e7c7      	b.n	8025cb6 <quorem+0x96>
 8025d26:	6812      	ldr	r2, [r2, #0]
 8025d28:	3b04      	subs	r3, #4
 8025d2a:	2a00      	cmp	r2, #0
 8025d2c:	d1f0      	bne.n	8025d10 <quorem+0xf0>
 8025d2e:	3c01      	subs	r4, #1
 8025d30:	e7eb      	b.n	8025d0a <quorem+0xea>
 8025d32:	2000      	movs	r0, #0
 8025d34:	e7ee      	b.n	8025d14 <quorem+0xf4>
	...

08025d38 <_dtoa_r>:
 8025d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025d3c:	ed2d 8b04 	vpush	{d8-d9}
 8025d40:	ec57 6b10 	vmov	r6, r7, d0
 8025d44:	b093      	sub	sp, #76	; 0x4c
 8025d46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8025d48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8025d4c:	9106      	str	r1, [sp, #24]
 8025d4e:	ee10 aa10 	vmov	sl, s0
 8025d52:	4604      	mov	r4, r0
 8025d54:	9209      	str	r2, [sp, #36]	; 0x24
 8025d56:	930c      	str	r3, [sp, #48]	; 0x30
 8025d58:	46bb      	mov	fp, r7
 8025d5a:	b975      	cbnz	r5, 8025d7a <_dtoa_r+0x42>
 8025d5c:	2010      	movs	r0, #16
 8025d5e:	f7fe f9e3 	bl	8024128 <malloc>
 8025d62:	4602      	mov	r2, r0
 8025d64:	6260      	str	r0, [r4, #36]	; 0x24
 8025d66:	b920      	cbnz	r0, 8025d72 <_dtoa_r+0x3a>
 8025d68:	4ba7      	ldr	r3, [pc, #668]	; (8026008 <_dtoa_r+0x2d0>)
 8025d6a:	21ea      	movs	r1, #234	; 0xea
 8025d6c:	48a7      	ldr	r0, [pc, #668]	; (802600c <_dtoa_r+0x2d4>)
 8025d6e:	f002 fa37 	bl	80281e0 <__assert_func>
 8025d72:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8025d76:	6005      	str	r5, [r0, #0]
 8025d78:	60c5      	str	r5, [r0, #12]
 8025d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025d7c:	6819      	ldr	r1, [r3, #0]
 8025d7e:	b151      	cbz	r1, 8025d96 <_dtoa_r+0x5e>
 8025d80:	685a      	ldr	r2, [r3, #4]
 8025d82:	604a      	str	r2, [r1, #4]
 8025d84:	2301      	movs	r3, #1
 8025d86:	4093      	lsls	r3, r2
 8025d88:	608b      	str	r3, [r1, #8]
 8025d8a:	4620      	mov	r0, r4
 8025d8c:	f001 fbb2 	bl	80274f4 <_Bfree>
 8025d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025d92:	2200      	movs	r2, #0
 8025d94:	601a      	str	r2, [r3, #0]
 8025d96:	1e3b      	subs	r3, r7, #0
 8025d98:	bfaa      	itet	ge
 8025d9a:	2300      	movge	r3, #0
 8025d9c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8025da0:	f8c8 3000 	strge.w	r3, [r8]
 8025da4:	4b9a      	ldr	r3, [pc, #616]	; (8026010 <_dtoa_r+0x2d8>)
 8025da6:	bfbc      	itt	lt
 8025da8:	2201      	movlt	r2, #1
 8025daa:	f8c8 2000 	strlt.w	r2, [r8]
 8025dae:	ea33 030b 	bics.w	r3, r3, fp
 8025db2:	d11b      	bne.n	8025dec <_dtoa_r+0xb4>
 8025db4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8025db6:	f242 730f 	movw	r3, #9999	; 0x270f
 8025dba:	6013      	str	r3, [r2, #0]
 8025dbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8025dc0:	4333      	orrs	r3, r6
 8025dc2:	f000 8592 	beq.w	80268ea <_dtoa_r+0xbb2>
 8025dc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8025dc8:	b963      	cbnz	r3, 8025de4 <_dtoa_r+0xac>
 8025dca:	4b92      	ldr	r3, [pc, #584]	; (8026014 <_dtoa_r+0x2dc>)
 8025dcc:	e022      	b.n	8025e14 <_dtoa_r+0xdc>
 8025dce:	4b92      	ldr	r3, [pc, #584]	; (8026018 <_dtoa_r+0x2e0>)
 8025dd0:	9301      	str	r3, [sp, #4]
 8025dd2:	3308      	adds	r3, #8
 8025dd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8025dd6:	6013      	str	r3, [r2, #0]
 8025dd8:	9801      	ldr	r0, [sp, #4]
 8025dda:	b013      	add	sp, #76	; 0x4c
 8025ddc:	ecbd 8b04 	vpop	{d8-d9}
 8025de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025de4:	4b8b      	ldr	r3, [pc, #556]	; (8026014 <_dtoa_r+0x2dc>)
 8025de6:	9301      	str	r3, [sp, #4]
 8025de8:	3303      	adds	r3, #3
 8025dea:	e7f3      	b.n	8025dd4 <_dtoa_r+0x9c>
 8025dec:	2200      	movs	r2, #0
 8025dee:	2300      	movs	r3, #0
 8025df0:	4650      	mov	r0, sl
 8025df2:	4659      	mov	r1, fp
 8025df4:	f7eb f9d0 	bl	8011198 <__aeabi_dcmpeq>
 8025df8:	ec4b ab19 	vmov	d9, sl, fp
 8025dfc:	4680      	mov	r8, r0
 8025dfe:	b158      	cbz	r0, 8025e18 <_dtoa_r+0xe0>
 8025e00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8025e02:	2301      	movs	r3, #1
 8025e04:	6013      	str	r3, [r2, #0]
 8025e06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8025e08:	2b00      	cmp	r3, #0
 8025e0a:	f000 856b 	beq.w	80268e4 <_dtoa_r+0xbac>
 8025e0e:	4883      	ldr	r0, [pc, #524]	; (802601c <_dtoa_r+0x2e4>)
 8025e10:	6018      	str	r0, [r3, #0]
 8025e12:	1e43      	subs	r3, r0, #1
 8025e14:	9301      	str	r3, [sp, #4]
 8025e16:	e7df      	b.n	8025dd8 <_dtoa_r+0xa0>
 8025e18:	ec4b ab10 	vmov	d0, sl, fp
 8025e1c:	aa10      	add	r2, sp, #64	; 0x40
 8025e1e:	a911      	add	r1, sp, #68	; 0x44
 8025e20:	4620      	mov	r0, r4
 8025e22:	f001 ff15 	bl	8027c50 <__d2b>
 8025e26:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8025e2a:	ee08 0a10 	vmov	s16, r0
 8025e2e:	2d00      	cmp	r5, #0
 8025e30:	f000 8084 	beq.w	8025f3c <_dtoa_r+0x204>
 8025e34:	ee19 3a90 	vmov	r3, s19
 8025e38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8025e3c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8025e40:	4656      	mov	r6, sl
 8025e42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8025e46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8025e4a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8025e4e:	4b74      	ldr	r3, [pc, #464]	; (8026020 <_dtoa_r+0x2e8>)
 8025e50:	2200      	movs	r2, #0
 8025e52:	4630      	mov	r0, r6
 8025e54:	4639      	mov	r1, r7
 8025e56:	f7ea fd7f 	bl	8010958 <__aeabi_dsub>
 8025e5a:	a365      	add	r3, pc, #404	; (adr r3, 8025ff0 <_dtoa_r+0x2b8>)
 8025e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e60:	f7ea ff32 	bl	8010cc8 <__aeabi_dmul>
 8025e64:	a364      	add	r3, pc, #400	; (adr r3, 8025ff8 <_dtoa_r+0x2c0>)
 8025e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e6a:	f7ea fd77 	bl	801095c <__adddf3>
 8025e6e:	4606      	mov	r6, r0
 8025e70:	4628      	mov	r0, r5
 8025e72:	460f      	mov	r7, r1
 8025e74:	f7ea febe 	bl	8010bf4 <__aeabi_i2d>
 8025e78:	a361      	add	r3, pc, #388	; (adr r3, 8026000 <_dtoa_r+0x2c8>)
 8025e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e7e:	f7ea ff23 	bl	8010cc8 <__aeabi_dmul>
 8025e82:	4602      	mov	r2, r0
 8025e84:	460b      	mov	r3, r1
 8025e86:	4630      	mov	r0, r6
 8025e88:	4639      	mov	r1, r7
 8025e8a:	f7ea fd67 	bl	801095c <__adddf3>
 8025e8e:	4606      	mov	r6, r0
 8025e90:	460f      	mov	r7, r1
 8025e92:	f7eb f9c9 	bl	8011228 <__aeabi_d2iz>
 8025e96:	2200      	movs	r2, #0
 8025e98:	9000      	str	r0, [sp, #0]
 8025e9a:	2300      	movs	r3, #0
 8025e9c:	4630      	mov	r0, r6
 8025e9e:	4639      	mov	r1, r7
 8025ea0:	f7eb f984 	bl	80111ac <__aeabi_dcmplt>
 8025ea4:	b150      	cbz	r0, 8025ebc <_dtoa_r+0x184>
 8025ea6:	9800      	ldr	r0, [sp, #0]
 8025ea8:	f7ea fea4 	bl	8010bf4 <__aeabi_i2d>
 8025eac:	4632      	mov	r2, r6
 8025eae:	463b      	mov	r3, r7
 8025eb0:	f7eb f972 	bl	8011198 <__aeabi_dcmpeq>
 8025eb4:	b910      	cbnz	r0, 8025ebc <_dtoa_r+0x184>
 8025eb6:	9b00      	ldr	r3, [sp, #0]
 8025eb8:	3b01      	subs	r3, #1
 8025eba:	9300      	str	r3, [sp, #0]
 8025ebc:	9b00      	ldr	r3, [sp, #0]
 8025ebe:	2b16      	cmp	r3, #22
 8025ec0:	d85a      	bhi.n	8025f78 <_dtoa_r+0x240>
 8025ec2:	9a00      	ldr	r2, [sp, #0]
 8025ec4:	4b57      	ldr	r3, [pc, #348]	; (8026024 <_dtoa_r+0x2ec>)
 8025ec6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8025eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025ece:	ec51 0b19 	vmov	r0, r1, d9
 8025ed2:	f7eb f96b 	bl	80111ac <__aeabi_dcmplt>
 8025ed6:	2800      	cmp	r0, #0
 8025ed8:	d050      	beq.n	8025f7c <_dtoa_r+0x244>
 8025eda:	9b00      	ldr	r3, [sp, #0]
 8025edc:	3b01      	subs	r3, #1
 8025ede:	9300      	str	r3, [sp, #0]
 8025ee0:	2300      	movs	r3, #0
 8025ee2:	930b      	str	r3, [sp, #44]	; 0x2c
 8025ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8025ee6:	1b5d      	subs	r5, r3, r5
 8025ee8:	1e6b      	subs	r3, r5, #1
 8025eea:	9305      	str	r3, [sp, #20]
 8025eec:	bf45      	ittet	mi
 8025eee:	f1c5 0301 	rsbmi	r3, r5, #1
 8025ef2:	9304      	strmi	r3, [sp, #16]
 8025ef4:	2300      	movpl	r3, #0
 8025ef6:	2300      	movmi	r3, #0
 8025ef8:	bf4c      	ite	mi
 8025efa:	9305      	strmi	r3, [sp, #20]
 8025efc:	9304      	strpl	r3, [sp, #16]
 8025efe:	9b00      	ldr	r3, [sp, #0]
 8025f00:	2b00      	cmp	r3, #0
 8025f02:	db3d      	blt.n	8025f80 <_dtoa_r+0x248>
 8025f04:	9b05      	ldr	r3, [sp, #20]
 8025f06:	9a00      	ldr	r2, [sp, #0]
 8025f08:	920a      	str	r2, [sp, #40]	; 0x28
 8025f0a:	4413      	add	r3, r2
 8025f0c:	9305      	str	r3, [sp, #20]
 8025f0e:	2300      	movs	r3, #0
 8025f10:	9307      	str	r3, [sp, #28]
 8025f12:	9b06      	ldr	r3, [sp, #24]
 8025f14:	2b09      	cmp	r3, #9
 8025f16:	f200 8089 	bhi.w	802602c <_dtoa_r+0x2f4>
 8025f1a:	2b05      	cmp	r3, #5
 8025f1c:	bfc4      	itt	gt
 8025f1e:	3b04      	subgt	r3, #4
 8025f20:	9306      	strgt	r3, [sp, #24]
 8025f22:	9b06      	ldr	r3, [sp, #24]
 8025f24:	f1a3 0302 	sub.w	r3, r3, #2
 8025f28:	bfcc      	ite	gt
 8025f2a:	2500      	movgt	r5, #0
 8025f2c:	2501      	movle	r5, #1
 8025f2e:	2b03      	cmp	r3, #3
 8025f30:	f200 8087 	bhi.w	8026042 <_dtoa_r+0x30a>
 8025f34:	e8df f003 	tbb	[pc, r3]
 8025f38:	59383a2d 	.word	0x59383a2d
 8025f3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8025f40:	441d      	add	r5, r3
 8025f42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8025f46:	2b20      	cmp	r3, #32
 8025f48:	bfc1      	itttt	gt
 8025f4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8025f4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8025f52:	fa0b f303 	lslgt.w	r3, fp, r3
 8025f56:	fa26 f000 	lsrgt.w	r0, r6, r0
 8025f5a:	bfda      	itte	le
 8025f5c:	f1c3 0320 	rsble	r3, r3, #32
 8025f60:	fa06 f003 	lslle.w	r0, r6, r3
 8025f64:	4318      	orrgt	r0, r3
 8025f66:	f7ea fe35 	bl	8010bd4 <__aeabi_ui2d>
 8025f6a:	2301      	movs	r3, #1
 8025f6c:	4606      	mov	r6, r0
 8025f6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8025f72:	3d01      	subs	r5, #1
 8025f74:	930e      	str	r3, [sp, #56]	; 0x38
 8025f76:	e76a      	b.n	8025e4e <_dtoa_r+0x116>
 8025f78:	2301      	movs	r3, #1
 8025f7a:	e7b2      	b.n	8025ee2 <_dtoa_r+0x1aa>
 8025f7c:	900b      	str	r0, [sp, #44]	; 0x2c
 8025f7e:	e7b1      	b.n	8025ee4 <_dtoa_r+0x1ac>
 8025f80:	9b04      	ldr	r3, [sp, #16]
 8025f82:	9a00      	ldr	r2, [sp, #0]
 8025f84:	1a9b      	subs	r3, r3, r2
 8025f86:	9304      	str	r3, [sp, #16]
 8025f88:	4253      	negs	r3, r2
 8025f8a:	9307      	str	r3, [sp, #28]
 8025f8c:	2300      	movs	r3, #0
 8025f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8025f90:	e7bf      	b.n	8025f12 <_dtoa_r+0x1da>
 8025f92:	2300      	movs	r3, #0
 8025f94:	9308      	str	r3, [sp, #32]
 8025f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8025f98:	2b00      	cmp	r3, #0
 8025f9a:	dc55      	bgt.n	8026048 <_dtoa_r+0x310>
 8025f9c:	2301      	movs	r3, #1
 8025f9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8025fa2:	461a      	mov	r2, r3
 8025fa4:	9209      	str	r2, [sp, #36]	; 0x24
 8025fa6:	e00c      	b.n	8025fc2 <_dtoa_r+0x28a>
 8025fa8:	2301      	movs	r3, #1
 8025faa:	e7f3      	b.n	8025f94 <_dtoa_r+0x25c>
 8025fac:	2300      	movs	r3, #0
 8025fae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8025fb0:	9308      	str	r3, [sp, #32]
 8025fb2:	9b00      	ldr	r3, [sp, #0]
 8025fb4:	4413      	add	r3, r2
 8025fb6:	9302      	str	r3, [sp, #8]
 8025fb8:	3301      	adds	r3, #1
 8025fba:	2b01      	cmp	r3, #1
 8025fbc:	9303      	str	r3, [sp, #12]
 8025fbe:	bfb8      	it	lt
 8025fc0:	2301      	movlt	r3, #1
 8025fc2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8025fc4:	2200      	movs	r2, #0
 8025fc6:	6042      	str	r2, [r0, #4]
 8025fc8:	2204      	movs	r2, #4
 8025fca:	f102 0614 	add.w	r6, r2, #20
 8025fce:	429e      	cmp	r6, r3
 8025fd0:	6841      	ldr	r1, [r0, #4]
 8025fd2:	d93d      	bls.n	8026050 <_dtoa_r+0x318>
 8025fd4:	4620      	mov	r0, r4
 8025fd6:	f001 fa4d 	bl	8027474 <_Balloc>
 8025fda:	9001      	str	r0, [sp, #4]
 8025fdc:	2800      	cmp	r0, #0
 8025fde:	d13b      	bne.n	8026058 <_dtoa_r+0x320>
 8025fe0:	4b11      	ldr	r3, [pc, #68]	; (8026028 <_dtoa_r+0x2f0>)
 8025fe2:	4602      	mov	r2, r0
 8025fe4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8025fe8:	e6c0      	b.n	8025d6c <_dtoa_r+0x34>
 8025fea:	2301      	movs	r3, #1
 8025fec:	e7df      	b.n	8025fae <_dtoa_r+0x276>
 8025fee:	bf00      	nop
 8025ff0:	636f4361 	.word	0x636f4361
 8025ff4:	3fd287a7 	.word	0x3fd287a7
 8025ff8:	8b60c8b3 	.word	0x8b60c8b3
 8025ffc:	3fc68a28 	.word	0x3fc68a28
 8026000:	509f79fb 	.word	0x509f79fb
 8026004:	3fd34413 	.word	0x3fd34413
 8026008:	08036d46 	.word	0x08036d46
 802600c:	08036d5d 	.word	0x08036d5d
 8026010:	7ff00000 	.word	0x7ff00000
 8026014:	08036d42 	.word	0x08036d42
 8026018:	08036d39 	.word	0x08036d39
 802601c:	08036bc1 	.word	0x08036bc1
 8026020:	3ff80000 	.word	0x3ff80000
 8026024:	08036f30 	.word	0x08036f30
 8026028:	08036db8 	.word	0x08036db8
 802602c:	2501      	movs	r5, #1
 802602e:	2300      	movs	r3, #0
 8026030:	9306      	str	r3, [sp, #24]
 8026032:	9508      	str	r5, [sp, #32]
 8026034:	f04f 33ff 	mov.w	r3, #4294967295
 8026038:	e9cd 3302 	strd	r3, r3, [sp, #8]
 802603c:	2200      	movs	r2, #0
 802603e:	2312      	movs	r3, #18
 8026040:	e7b0      	b.n	8025fa4 <_dtoa_r+0x26c>
 8026042:	2301      	movs	r3, #1
 8026044:	9308      	str	r3, [sp, #32]
 8026046:	e7f5      	b.n	8026034 <_dtoa_r+0x2fc>
 8026048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802604a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 802604e:	e7b8      	b.n	8025fc2 <_dtoa_r+0x28a>
 8026050:	3101      	adds	r1, #1
 8026052:	6041      	str	r1, [r0, #4]
 8026054:	0052      	lsls	r2, r2, #1
 8026056:	e7b8      	b.n	8025fca <_dtoa_r+0x292>
 8026058:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802605a:	9a01      	ldr	r2, [sp, #4]
 802605c:	601a      	str	r2, [r3, #0]
 802605e:	9b03      	ldr	r3, [sp, #12]
 8026060:	2b0e      	cmp	r3, #14
 8026062:	f200 809d 	bhi.w	80261a0 <_dtoa_r+0x468>
 8026066:	2d00      	cmp	r5, #0
 8026068:	f000 809a 	beq.w	80261a0 <_dtoa_r+0x468>
 802606c:	9b00      	ldr	r3, [sp, #0]
 802606e:	2b00      	cmp	r3, #0
 8026070:	dd32      	ble.n	80260d8 <_dtoa_r+0x3a0>
 8026072:	4ab7      	ldr	r2, [pc, #732]	; (8026350 <_dtoa_r+0x618>)
 8026074:	f003 030f 	and.w	r3, r3, #15
 8026078:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 802607c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8026080:	9b00      	ldr	r3, [sp, #0]
 8026082:	05d8      	lsls	r0, r3, #23
 8026084:	ea4f 1723 	mov.w	r7, r3, asr #4
 8026088:	d516      	bpl.n	80260b8 <_dtoa_r+0x380>
 802608a:	4bb2      	ldr	r3, [pc, #712]	; (8026354 <_dtoa_r+0x61c>)
 802608c:	ec51 0b19 	vmov	r0, r1, d9
 8026090:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8026094:	f7ea ff42 	bl	8010f1c <__aeabi_ddiv>
 8026098:	f007 070f 	and.w	r7, r7, #15
 802609c:	4682      	mov	sl, r0
 802609e:	468b      	mov	fp, r1
 80260a0:	2503      	movs	r5, #3
 80260a2:	4eac      	ldr	r6, [pc, #688]	; (8026354 <_dtoa_r+0x61c>)
 80260a4:	b957      	cbnz	r7, 80260bc <_dtoa_r+0x384>
 80260a6:	4642      	mov	r2, r8
 80260a8:	464b      	mov	r3, r9
 80260aa:	4650      	mov	r0, sl
 80260ac:	4659      	mov	r1, fp
 80260ae:	f7ea ff35 	bl	8010f1c <__aeabi_ddiv>
 80260b2:	4682      	mov	sl, r0
 80260b4:	468b      	mov	fp, r1
 80260b6:	e028      	b.n	802610a <_dtoa_r+0x3d2>
 80260b8:	2502      	movs	r5, #2
 80260ba:	e7f2      	b.n	80260a2 <_dtoa_r+0x36a>
 80260bc:	07f9      	lsls	r1, r7, #31
 80260be:	d508      	bpl.n	80260d2 <_dtoa_r+0x39a>
 80260c0:	4640      	mov	r0, r8
 80260c2:	4649      	mov	r1, r9
 80260c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80260c8:	f7ea fdfe 	bl	8010cc8 <__aeabi_dmul>
 80260cc:	3501      	adds	r5, #1
 80260ce:	4680      	mov	r8, r0
 80260d0:	4689      	mov	r9, r1
 80260d2:	107f      	asrs	r7, r7, #1
 80260d4:	3608      	adds	r6, #8
 80260d6:	e7e5      	b.n	80260a4 <_dtoa_r+0x36c>
 80260d8:	f000 809b 	beq.w	8026212 <_dtoa_r+0x4da>
 80260dc:	9b00      	ldr	r3, [sp, #0]
 80260de:	4f9d      	ldr	r7, [pc, #628]	; (8026354 <_dtoa_r+0x61c>)
 80260e0:	425e      	negs	r6, r3
 80260e2:	4b9b      	ldr	r3, [pc, #620]	; (8026350 <_dtoa_r+0x618>)
 80260e4:	f006 020f 	and.w	r2, r6, #15
 80260e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80260ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80260f0:	ec51 0b19 	vmov	r0, r1, d9
 80260f4:	f7ea fde8 	bl	8010cc8 <__aeabi_dmul>
 80260f8:	1136      	asrs	r6, r6, #4
 80260fa:	4682      	mov	sl, r0
 80260fc:	468b      	mov	fp, r1
 80260fe:	2300      	movs	r3, #0
 8026100:	2502      	movs	r5, #2
 8026102:	2e00      	cmp	r6, #0
 8026104:	d17a      	bne.n	80261fc <_dtoa_r+0x4c4>
 8026106:	2b00      	cmp	r3, #0
 8026108:	d1d3      	bne.n	80260b2 <_dtoa_r+0x37a>
 802610a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802610c:	2b00      	cmp	r3, #0
 802610e:	f000 8082 	beq.w	8026216 <_dtoa_r+0x4de>
 8026112:	4b91      	ldr	r3, [pc, #580]	; (8026358 <_dtoa_r+0x620>)
 8026114:	2200      	movs	r2, #0
 8026116:	4650      	mov	r0, sl
 8026118:	4659      	mov	r1, fp
 802611a:	f7eb f847 	bl	80111ac <__aeabi_dcmplt>
 802611e:	2800      	cmp	r0, #0
 8026120:	d079      	beq.n	8026216 <_dtoa_r+0x4de>
 8026122:	9b03      	ldr	r3, [sp, #12]
 8026124:	2b00      	cmp	r3, #0
 8026126:	d076      	beq.n	8026216 <_dtoa_r+0x4de>
 8026128:	9b02      	ldr	r3, [sp, #8]
 802612a:	2b00      	cmp	r3, #0
 802612c:	dd36      	ble.n	802619c <_dtoa_r+0x464>
 802612e:	9b00      	ldr	r3, [sp, #0]
 8026130:	4650      	mov	r0, sl
 8026132:	4659      	mov	r1, fp
 8026134:	1e5f      	subs	r7, r3, #1
 8026136:	2200      	movs	r2, #0
 8026138:	4b88      	ldr	r3, [pc, #544]	; (802635c <_dtoa_r+0x624>)
 802613a:	f7ea fdc5 	bl	8010cc8 <__aeabi_dmul>
 802613e:	9e02      	ldr	r6, [sp, #8]
 8026140:	4682      	mov	sl, r0
 8026142:	468b      	mov	fp, r1
 8026144:	3501      	adds	r5, #1
 8026146:	4628      	mov	r0, r5
 8026148:	f7ea fd54 	bl	8010bf4 <__aeabi_i2d>
 802614c:	4652      	mov	r2, sl
 802614e:	465b      	mov	r3, fp
 8026150:	f7ea fdba 	bl	8010cc8 <__aeabi_dmul>
 8026154:	4b82      	ldr	r3, [pc, #520]	; (8026360 <_dtoa_r+0x628>)
 8026156:	2200      	movs	r2, #0
 8026158:	f7ea fc00 	bl	801095c <__adddf3>
 802615c:	46d0      	mov	r8, sl
 802615e:	46d9      	mov	r9, fp
 8026160:	4682      	mov	sl, r0
 8026162:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8026166:	2e00      	cmp	r6, #0
 8026168:	d158      	bne.n	802621c <_dtoa_r+0x4e4>
 802616a:	4b7e      	ldr	r3, [pc, #504]	; (8026364 <_dtoa_r+0x62c>)
 802616c:	2200      	movs	r2, #0
 802616e:	4640      	mov	r0, r8
 8026170:	4649      	mov	r1, r9
 8026172:	f7ea fbf1 	bl	8010958 <__aeabi_dsub>
 8026176:	4652      	mov	r2, sl
 8026178:	465b      	mov	r3, fp
 802617a:	4680      	mov	r8, r0
 802617c:	4689      	mov	r9, r1
 802617e:	f7eb f833 	bl	80111e8 <__aeabi_dcmpgt>
 8026182:	2800      	cmp	r0, #0
 8026184:	f040 8295 	bne.w	80266b2 <_dtoa_r+0x97a>
 8026188:	4652      	mov	r2, sl
 802618a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 802618e:	4640      	mov	r0, r8
 8026190:	4649      	mov	r1, r9
 8026192:	f7eb f80b 	bl	80111ac <__aeabi_dcmplt>
 8026196:	2800      	cmp	r0, #0
 8026198:	f040 8289 	bne.w	80266ae <_dtoa_r+0x976>
 802619c:	ec5b ab19 	vmov	sl, fp, d9
 80261a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80261a2:	2b00      	cmp	r3, #0
 80261a4:	f2c0 8148 	blt.w	8026438 <_dtoa_r+0x700>
 80261a8:	9a00      	ldr	r2, [sp, #0]
 80261aa:	2a0e      	cmp	r2, #14
 80261ac:	f300 8144 	bgt.w	8026438 <_dtoa_r+0x700>
 80261b0:	4b67      	ldr	r3, [pc, #412]	; (8026350 <_dtoa_r+0x618>)
 80261b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80261b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80261ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80261bc:	2b00      	cmp	r3, #0
 80261be:	f280 80d5 	bge.w	802636c <_dtoa_r+0x634>
 80261c2:	9b03      	ldr	r3, [sp, #12]
 80261c4:	2b00      	cmp	r3, #0
 80261c6:	f300 80d1 	bgt.w	802636c <_dtoa_r+0x634>
 80261ca:	f040 826f 	bne.w	80266ac <_dtoa_r+0x974>
 80261ce:	4b65      	ldr	r3, [pc, #404]	; (8026364 <_dtoa_r+0x62c>)
 80261d0:	2200      	movs	r2, #0
 80261d2:	4640      	mov	r0, r8
 80261d4:	4649      	mov	r1, r9
 80261d6:	f7ea fd77 	bl	8010cc8 <__aeabi_dmul>
 80261da:	4652      	mov	r2, sl
 80261dc:	465b      	mov	r3, fp
 80261de:	f7ea fff9 	bl	80111d4 <__aeabi_dcmpge>
 80261e2:	9e03      	ldr	r6, [sp, #12]
 80261e4:	4637      	mov	r7, r6
 80261e6:	2800      	cmp	r0, #0
 80261e8:	f040 8245 	bne.w	8026676 <_dtoa_r+0x93e>
 80261ec:	9d01      	ldr	r5, [sp, #4]
 80261ee:	2331      	movs	r3, #49	; 0x31
 80261f0:	f805 3b01 	strb.w	r3, [r5], #1
 80261f4:	9b00      	ldr	r3, [sp, #0]
 80261f6:	3301      	adds	r3, #1
 80261f8:	9300      	str	r3, [sp, #0]
 80261fa:	e240      	b.n	802667e <_dtoa_r+0x946>
 80261fc:	07f2      	lsls	r2, r6, #31
 80261fe:	d505      	bpl.n	802620c <_dtoa_r+0x4d4>
 8026200:	e9d7 2300 	ldrd	r2, r3, [r7]
 8026204:	f7ea fd60 	bl	8010cc8 <__aeabi_dmul>
 8026208:	3501      	adds	r5, #1
 802620a:	2301      	movs	r3, #1
 802620c:	1076      	asrs	r6, r6, #1
 802620e:	3708      	adds	r7, #8
 8026210:	e777      	b.n	8026102 <_dtoa_r+0x3ca>
 8026212:	2502      	movs	r5, #2
 8026214:	e779      	b.n	802610a <_dtoa_r+0x3d2>
 8026216:	9f00      	ldr	r7, [sp, #0]
 8026218:	9e03      	ldr	r6, [sp, #12]
 802621a:	e794      	b.n	8026146 <_dtoa_r+0x40e>
 802621c:	9901      	ldr	r1, [sp, #4]
 802621e:	4b4c      	ldr	r3, [pc, #304]	; (8026350 <_dtoa_r+0x618>)
 8026220:	4431      	add	r1, r6
 8026222:	910d      	str	r1, [sp, #52]	; 0x34
 8026224:	9908      	ldr	r1, [sp, #32]
 8026226:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 802622a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 802622e:	2900      	cmp	r1, #0
 8026230:	d043      	beq.n	80262ba <_dtoa_r+0x582>
 8026232:	494d      	ldr	r1, [pc, #308]	; (8026368 <_dtoa_r+0x630>)
 8026234:	2000      	movs	r0, #0
 8026236:	f7ea fe71 	bl	8010f1c <__aeabi_ddiv>
 802623a:	4652      	mov	r2, sl
 802623c:	465b      	mov	r3, fp
 802623e:	f7ea fb8b 	bl	8010958 <__aeabi_dsub>
 8026242:	9d01      	ldr	r5, [sp, #4]
 8026244:	4682      	mov	sl, r0
 8026246:	468b      	mov	fp, r1
 8026248:	4649      	mov	r1, r9
 802624a:	4640      	mov	r0, r8
 802624c:	f7ea ffec 	bl	8011228 <__aeabi_d2iz>
 8026250:	4606      	mov	r6, r0
 8026252:	f7ea fccf 	bl	8010bf4 <__aeabi_i2d>
 8026256:	4602      	mov	r2, r0
 8026258:	460b      	mov	r3, r1
 802625a:	4640      	mov	r0, r8
 802625c:	4649      	mov	r1, r9
 802625e:	f7ea fb7b 	bl	8010958 <__aeabi_dsub>
 8026262:	3630      	adds	r6, #48	; 0x30
 8026264:	f805 6b01 	strb.w	r6, [r5], #1
 8026268:	4652      	mov	r2, sl
 802626a:	465b      	mov	r3, fp
 802626c:	4680      	mov	r8, r0
 802626e:	4689      	mov	r9, r1
 8026270:	f7ea ff9c 	bl	80111ac <__aeabi_dcmplt>
 8026274:	2800      	cmp	r0, #0
 8026276:	d163      	bne.n	8026340 <_dtoa_r+0x608>
 8026278:	4642      	mov	r2, r8
 802627a:	464b      	mov	r3, r9
 802627c:	4936      	ldr	r1, [pc, #216]	; (8026358 <_dtoa_r+0x620>)
 802627e:	2000      	movs	r0, #0
 8026280:	f7ea fb6a 	bl	8010958 <__aeabi_dsub>
 8026284:	4652      	mov	r2, sl
 8026286:	465b      	mov	r3, fp
 8026288:	f7ea ff90 	bl	80111ac <__aeabi_dcmplt>
 802628c:	2800      	cmp	r0, #0
 802628e:	f040 80b5 	bne.w	80263fc <_dtoa_r+0x6c4>
 8026292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026294:	429d      	cmp	r5, r3
 8026296:	d081      	beq.n	802619c <_dtoa_r+0x464>
 8026298:	4b30      	ldr	r3, [pc, #192]	; (802635c <_dtoa_r+0x624>)
 802629a:	2200      	movs	r2, #0
 802629c:	4650      	mov	r0, sl
 802629e:	4659      	mov	r1, fp
 80262a0:	f7ea fd12 	bl	8010cc8 <__aeabi_dmul>
 80262a4:	4b2d      	ldr	r3, [pc, #180]	; (802635c <_dtoa_r+0x624>)
 80262a6:	4682      	mov	sl, r0
 80262a8:	468b      	mov	fp, r1
 80262aa:	4640      	mov	r0, r8
 80262ac:	4649      	mov	r1, r9
 80262ae:	2200      	movs	r2, #0
 80262b0:	f7ea fd0a 	bl	8010cc8 <__aeabi_dmul>
 80262b4:	4680      	mov	r8, r0
 80262b6:	4689      	mov	r9, r1
 80262b8:	e7c6      	b.n	8026248 <_dtoa_r+0x510>
 80262ba:	4650      	mov	r0, sl
 80262bc:	4659      	mov	r1, fp
 80262be:	f7ea fd03 	bl	8010cc8 <__aeabi_dmul>
 80262c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80262c4:	9d01      	ldr	r5, [sp, #4]
 80262c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80262c8:	4682      	mov	sl, r0
 80262ca:	468b      	mov	fp, r1
 80262cc:	4649      	mov	r1, r9
 80262ce:	4640      	mov	r0, r8
 80262d0:	f7ea ffaa 	bl	8011228 <__aeabi_d2iz>
 80262d4:	4606      	mov	r6, r0
 80262d6:	f7ea fc8d 	bl	8010bf4 <__aeabi_i2d>
 80262da:	3630      	adds	r6, #48	; 0x30
 80262dc:	4602      	mov	r2, r0
 80262de:	460b      	mov	r3, r1
 80262e0:	4640      	mov	r0, r8
 80262e2:	4649      	mov	r1, r9
 80262e4:	f7ea fb38 	bl	8010958 <__aeabi_dsub>
 80262e8:	f805 6b01 	strb.w	r6, [r5], #1
 80262ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80262ee:	429d      	cmp	r5, r3
 80262f0:	4680      	mov	r8, r0
 80262f2:	4689      	mov	r9, r1
 80262f4:	f04f 0200 	mov.w	r2, #0
 80262f8:	d124      	bne.n	8026344 <_dtoa_r+0x60c>
 80262fa:	4b1b      	ldr	r3, [pc, #108]	; (8026368 <_dtoa_r+0x630>)
 80262fc:	4650      	mov	r0, sl
 80262fe:	4659      	mov	r1, fp
 8026300:	f7ea fb2c 	bl	801095c <__adddf3>
 8026304:	4602      	mov	r2, r0
 8026306:	460b      	mov	r3, r1
 8026308:	4640      	mov	r0, r8
 802630a:	4649      	mov	r1, r9
 802630c:	f7ea ff6c 	bl	80111e8 <__aeabi_dcmpgt>
 8026310:	2800      	cmp	r0, #0
 8026312:	d173      	bne.n	80263fc <_dtoa_r+0x6c4>
 8026314:	4652      	mov	r2, sl
 8026316:	465b      	mov	r3, fp
 8026318:	4913      	ldr	r1, [pc, #76]	; (8026368 <_dtoa_r+0x630>)
 802631a:	2000      	movs	r0, #0
 802631c:	f7ea fb1c 	bl	8010958 <__aeabi_dsub>
 8026320:	4602      	mov	r2, r0
 8026322:	460b      	mov	r3, r1
 8026324:	4640      	mov	r0, r8
 8026326:	4649      	mov	r1, r9
 8026328:	f7ea ff40 	bl	80111ac <__aeabi_dcmplt>
 802632c:	2800      	cmp	r0, #0
 802632e:	f43f af35 	beq.w	802619c <_dtoa_r+0x464>
 8026332:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8026334:	1e6b      	subs	r3, r5, #1
 8026336:	930f      	str	r3, [sp, #60]	; 0x3c
 8026338:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802633c:	2b30      	cmp	r3, #48	; 0x30
 802633e:	d0f8      	beq.n	8026332 <_dtoa_r+0x5fa>
 8026340:	9700      	str	r7, [sp, #0]
 8026342:	e049      	b.n	80263d8 <_dtoa_r+0x6a0>
 8026344:	4b05      	ldr	r3, [pc, #20]	; (802635c <_dtoa_r+0x624>)
 8026346:	f7ea fcbf 	bl	8010cc8 <__aeabi_dmul>
 802634a:	4680      	mov	r8, r0
 802634c:	4689      	mov	r9, r1
 802634e:	e7bd      	b.n	80262cc <_dtoa_r+0x594>
 8026350:	08036f30 	.word	0x08036f30
 8026354:	08036f08 	.word	0x08036f08
 8026358:	3ff00000 	.word	0x3ff00000
 802635c:	40240000 	.word	0x40240000
 8026360:	401c0000 	.word	0x401c0000
 8026364:	40140000 	.word	0x40140000
 8026368:	3fe00000 	.word	0x3fe00000
 802636c:	9d01      	ldr	r5, [sp, #4]
 802636e:	4656      	mov	r6, sl
 8026370:	465f      	mov	r7, fp
 8026372:	4642      	mov	r2, r8
 8026374:	464b      	mov	r3, r9
 8026376:	4630      	mov	r0, r6
 8026378:	4639      	mov	r1, r7
 802637a:	f7ea fdcf 	bl	8010f1c <__aeabi_ddiv>
 802637e:	f7ea ff53 	bl	8011228 <__aeabi_d2iz>
 8026382:	4682      	mov	sl, r0
 8026384:	f7ea fc36 	bl	8010bf4 <__aeabi_i2d>
 8026388:	4642      	mov	r2, r8
 802638a:	464b      	mov	r3, r9
 802638c:	f7ea fc9c 	bl	8010cc8 <__aeabi_dmul>
 8026390:	4602      	mov	r2, r0
 8026392:	460b      	mov	r3, r1
 8026394:	4630      	mov	r0, r6
 8026396:	4639      	mov	r1, r7
 8026398:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 802639c:	f7ea fadc 	bl	8010958 <__aeabi_dsub>
 80263a0:	f805 6b01 	strb.w	r6, [r5], #1
 80263a4:	9e01      	ldr	r6, [sp, #4]
 80263a6:	9f03      	ldr	r7, [sp, #12]
 80263a8:	1bae      	subs	r6, r5, r6
 80263aa:	42b7      	cmp	r7, r6
 80263ac:	4602      	mov	r2, r0
 80263ae:	460b      	mov	r3, r1
 80263b0:	d135      	bne.n	802641e <_dtoa_r+0x6e6>
 80263b2:	f7ea fad3 	bl	801095c <__adddf3>
 80263b6:	4642      	mov	r2, r8
 80263b8:	464b      	mov	r3, r9
 80263ba:	4606      	mov	r6, r0
 80263bc:	460f      	mov	r7, r1
 80263be:	f7ea ff13 	bl	80111e8 <__aeabi_dcmpgt>
 80263c2:	b9d0      	cbnz	r0, 80263fa <_dtoa_r+0x6c2>
 80263c4:	4642      	mov	r2, r8
 80263c6:	464b      	mov	r3, r9
 80263c8:	4630      	mov	r0, r6
 80263ca:	4639      	mov	r1, r7
 80263cc:	f7ea fee4 	bl	8011198 <__aeabi_dcmpeq>
 80263d0:	b110      	cbz	r0, 80263d8 <_dtoa_r+0x6a0>
 80263d2:	f01a 0f01 	tst.w	sl, #1
 80263d6:	d110      	bne.n	80263fa <_dtoa_r+0x6c2>
 80263d8:	4620      	mov	r0, r4
 80263da:	ee18 1a10 	vmov	r1, s16
 80263de:	f001 f889 	bl	80274f4 <_Bfree>
 80263e2:	2300      	movs	r3, #0
 80263e4:	9800      	ldr	r0, [sp, #0]
 80263e6:	702b      	strb	r3, [r5, #0]
 80263e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80263ea:	3001      	adds	r0, #1
 80263ec:	6018      	str	r0, [r3, #0]
 80263ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80263f0:	2b00      	cmp	r3, #0
 80263f2:	f43f acf1 	beq.w	8025dd8 <_dtoa_r+0xa0>
 80263f6:	601d      	str	r5, [r3, #0]
 80263f8:	e4ee      	b.n	8025dd8 <_dtoa_r+0xa0>
 80263fa:	9f00      	ldr	r7, [sp, #0]
 80263fc:	462b      	mov	r3, r5
 80263fe:	461d      	mov	r5, r3
 8026400:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8026404:	2a39      	cmp	r2, #57	; 0x39
 8026406:	d106      	bne.n	8026416 <_dtoa_r+0x6de>
 8026408:	9a01      	ldr	r2, [sp, #4]
 802640a:	429a      	cmp	r2, r3
 802640c:	d1f7      	bne.n	80263fe <_dtoa_r+0x6c6>
 802640e:	9901      	ldr	r1, [sp, #4]
 8026410:	2230      	movs	r2, #48	; 0x30
 8026412:	3701      	adds	r7, #1
 8026414:	700a      	strb	r2, [r1, #0]
 8026416:	781a      	ldrb	r2, [r3, #0]
 8026418:	3201      	adds	r2, #1
 802641a:	701a      	strb	r2, [r3, #0]
 802641c:	e790      	b.n	8026340 <_dtoa_r+0x608>
 802641e:	4ba6      	ldr	r3, [pc, #664]	; (80266b8 <_dtoa_r+0x980>)
 8026420:	2200      	movs	r2, #0
 8026422:	f7ea fc51 	bl	8010cc8 <__aeabi_dmul>
 8026426:	2200      	movs	r2, #0
 8026428:	2300      	movs	r3, #0
 802642a:	4606      	mov	r6, r0
 802642c:	460f      	mov	r7, r1
 802642e:	f7ea feb3 	bl	8011198 <__aeabi_dcmpeq>
 8026432:	2800      	cmp	r0, #0
 8026434:	d09d      	beq.n	8026372 <_dtoa_r+0x63a>
 8026436:	e7cf      	b.n	80263d8 <_dtoa_r+0x6a0>
 8026438:	9a08      	ldr	r2, [sp, #32]
 802643a:	2a00      	cmp	r2, #0
 802643c:	f000 80d7 	beq.w	80265ee <_dtoa_r+0x8b6>
 8026440:	9a06      	ldr	r2, [sp, #24]
 8026442:	2a01      	cmp	r2, #1
 8026444:	f300 80ba 	bgt.w	80265bc <_dtoa_r+0x884>
 8026448:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802644a:	2a00      	cmp	r2, #0
 802644c:	f000 80b2 	beq.w	80265b4 <_dtoa_r+0x87c>
 8026450:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8026454:	9e07      	ldr	r6, [sp, #28]
 8026456:	9d04      	ldr	r5, [sp, #16]
 8026458:	9a04      	ldr	r2, [sp, #16]
 802645a:	441a      	add	r2, r3
 802645c:	9204      	str	r2, [sp, #16]
 802645e:	9a05      	ldr	r2, [sp, #20]
 8026460:	2101      	movs	r1, #1
 8026462:	441a      	add	r2, r3
 8026464:	4620      	mov	r0, r4
 8026466:	9205      	str	r2, [sp, #20]
 8026468:	f001 f946 	bl	80276f8 <__i2b>
 802646c:	4607      	mov	r7, r0
 802646e:	2d00      	cmp	r5, #0
 8026470:	dd0c      	ble.n	802648c <_dtoa_r+0x754>
 8026472:	9b05      	ldr	r3, [sp, #20]
 8026474:	2b00      	cmp	r3, #0
 8026476:	dd09      	ble.n	802648c <_dtoa_r+0x754>
 8026478:	42ab      	cmp	r3, r5
 802647a:	9a04      	ldr	r2, [sp, #16]
 802647c:	bfa8      	it	ge
 802647e:	462b      	movge	r3, r5
 8026480:	1ad2      	subs	r2, r2, r3
 8026482:	9204      	str	r2, [sp, #16]
 8026484:	9a05      	ldr	r2, [sp, #20]
 8026486:	1aed      	subs	r5, r5, r3
 8026488:	1ad3      	subs	r3, r2, r3
 802648a:	9305      	str	r3, [sp, #20]
 802648c:	9b07      	ldr	r3, [sp, #28]
 802648e:	b31b      	cbz	r3, 80264d8 <_dtoa_r+0x7a0>
 8026490:	9b08      	ldr	r3, [sp, #32]
 8026492:	2b00      	cmp	r3, #0
 8026494:	f000 80af 	beq.w	80265f6 <_dtoa_r+0x8be>
 8026498:	2e00      	cmp	r6, #0
 802649a:	dd13      	ble.n	80264c4 <_dtoa_r+0x78c>
 802649c:	4639      	mov	r1, r7
 802649e:	4632      	mov	r2, r6
 80264a0:	4620      	mov	r0, r4
 80264a2:	f001 f9e9 	bl	8027878 <__pow5mult>
 80264a6:	ee18 2a10 	vmov	r2, s16
 80264aa:	4601      	mov	r1, r0
 80264ac:	4607      	mov	r7, r0
 80264ae:	4620      	mov	r0, r4
 80264b0:	f001 f938 	bl	8027724 <__multiply>
 80264b4:	ee18 1a10 	vmov	r1, s16
 80264b8:	4680      	mov	r8, r0
 80264ba:	4620      	mov	r0, r4
 80264bc:	f001 f81a 	bl	80274f4 <_Bfree>
 80264c0:	ee08 8a10 	vmov	s16, r8
 80264c4:	9b07      	ldr	r3, [sp, #28]
 80264c6:	1b9a      	subs	r2, r3, r6
 80264c8:	d006      	beq.n	80264d8 <_dtoa_r+0x7a0>
 80264ca:	ee18 1a10 	vmov	r1, s16
 80264ce:	4620      	mov	r0, r4
 80264d0:	f001 f9d2 	bl	8027878 <__pow5mult>
 80264d4:	ee08 0a10 	vmov	s16, r0
 80264d8:	2101      	movs	r1, #1
 80264da:	4620      	mov	r0, r4
 80264dc:	f001 f90c 	bl	80276f8 <__i2b>
 80264e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80264e2:	2b00      	cmp	r3, #0
 80264e4:	4606      	mov	r6, r0
 80264e6:	f340 8088 	ble.w	80265fa <_dtoa_r+0x8c2>
 80264ea:	461a      	mov	r2, r3
 80264ec:	4601      	mov	r1, r0
 80264ee:	4620      	mov	r0, r4
 80264f0:	f001 f9c2 	bl	8027878 <__pow5mult>
 80264f4:	9b06      	ldr	r3, [sp, #24]
 80264f6:	2b01      	cmp	r3, #1
 80264f8:	4606      	mov	r6, r0
 80264fa:	f340 8081 	ble.w	8026600 <_dtoa_r+0x8c8>
 80264fe:	f04f 0800 	mov.w	r8, #0
 8026502:	6933      	ldr	r3, [r6, #16]
 8026504:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8026508:	6918      	ldr	r0, [r3, #16]
 802650a:	f001 f8a5 	bl	8027658 <__hi0bits>
 802650e:	f1c0 0020 	rsb	r0, r0, #32
 8026512:	9b05      	ldr	r3, [sp, #20]
 8026514:	4418      	add	r0, r3
 8026516:	f010 001f 	ands.w	r0, r0, #31
 802651a:	f000 8092 	beq.w	8026642 <_dtoa_r+0x90a>
 802651e:	f1c0 0320 	rsb	r3, r0, #32
 8026522:	2b04      	cmp	r3, #4
 8026524:	f340 808a 	ble.w	802663c <_dtoa_r+0x904>
 8026528:	f1c0 001c 	rsb	r0, r0, #28
 802652c:	9b04      	ldr	r3, [sp, #16]
 802652e:	4403      	add	r3, r0
 8026530:	9304      	str	r3, [sp, #16]
 8026532:	9b05      	ldr	r3, [sp, #20]
 8026534:	4403      	add	r3, r0
 8026536:	4405      	add	r5, r0
 8026538:	9305      	str	r3, [sp, #20]
 802653a:	9b04      	ldr	r3, [sp, #16]
 802653c:	2b00      	cmp	r3, #0
 802653e:	dd07      	ble.n	8026550 <_dtoa_r+0x818>
 8026540:	ee18 1a10 	vmov	r1, s16
 8026544:	461a      	mov	r2, r3
 8026546:	4620      	mov	r0, r4
 8026548:	f001 f9f0 	bl	802792c <__lshift>
 802654c:	ee08 0a10 	vmov	s16, r0
 8026550:	9b05      	ldr	r3, [sp, #20]
 8026552:	2b00      	cmp	r3, #0
 8026554:	dd05      	ble.n	8026562 <_dtoa_r+0x82a>
 8026556:	4631      	mov	r1, r6
 8026558:	461a      	mov	r2, r3
 802655a:	4620      	mov	r0, r4
 802655c:	f001 f9e6 	bl	802792c <__lshift>
 8026560:	4606      	mov	r6, r0
 8026562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026564:	2b00      	cmp	r3, #0
 8026566:	d06e      	beq.n	8026646 <_dtoa_r+0x90e>
 8026568:	ee18 0a10 	vmov	r0, s16
 802656c:	4631      	mov	r1, r6
 802656e:	f001 fa4d 	bl	8027a0c <__mcmp>
 8026572:	2800      	cmp	r0, #0
 8026574:	da67      	bge.n	8026646 <_dtoa_r+0x90e>
 8026576:	9b00      	ldr	r3, [sp, #0]
 8026578:	3b01      	subs	r3, #1
 802657a:	ee18 1a10 	vmov	r1, s16
 802657e:	9300      	str	r3, [sp, #0]
 8026580:	220a      	movs	r2, #10
 8026582:	2300      	movs	r3, #0
 8026584:	4620      	mov	r0, r4
 8026586:	f000 ffd7 	bl	8027538 <__multadd>
 802658a:	9b08      	ldr	r3, [sp, #32]
 802658c:	ee08 0a10 	vmov	s16, r0
 8026590:	2b00      	cmp	r3, #0
 8026592:	f000 81b1 	beq.w	80268f8 <_dtoa_r+0xbc0>
 8026596:	2300      	movs	r3, #0
 8026598:	4639      	mov	r1, r7
 802659a:	220a      	movs	r2, #10
 802659c:	4620      	mov	r0, r4
 802659e:	f000 ffcb 	bl	8027538 <__multadd>
 80265a2:	9b02      	ldr	r3, [sp, #8]
 80265a4:	2b00      	cmp	r3, #0
 80265a6:	4607      	mov	r7, r0
 80265a8:	f300 808e 	bgt.w	80266c8 <_dtoa_r+0x990>
 80265ac:	9b06      	ldr	r3, [sp, #24]
 80265ae:	2b02      	cmp	r3, #2
 80265b0:	dc51      	bgt.n	8026656 <_dtoa_r+0x91e>
 80265b2:	e089      	b.n	80266c8 <_dtoa_r+0x990>
 80265b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80265b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80265ba:	e74b      	b.n	8026454 <_dtoa_r+0x71c>
 80265bc:	9b03      	ldr	r3, [sp, #12]
 80265be:	1e5e      	subs	r6, r3, #1
 80265c0:	9b07      	ldr	r3, [sp, #28]
 80265c2:	42b3      	cmp	r3, r6
 80265c4:	bfbf      	itttt	lt
 80265c6:	9b07      	ldrlt	r3, [sp, #28]
 80265c8:	9607      	strlt	r6, [sp, #28]
 80265ca:	1af2      	sublt	r2, r6, r3
 80265cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80265ce:	bfb6      	itet	lt
 80265d0:	189b      	addlt	r3, r3, r2
 80265d2:	1b9e      	subge	r6, r3, r6
 80265d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80265d6:	9b03      	ldr	r3, [sp, #12]
 80265d8:	bfb8      	it	lt
 80265da:	2600      	movlt	r6, #0
 80265dc:	2b00      	cmp	r3, #0
 80265de:	bfb7      	itett	lt
 80265e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80265e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80265e8:	1a9d      	sublt	r5, r3, r2
 80265ea:	2300      	movlt	r3, #0
 80265ec:	e734      	b.n	8026458 <_dtoa_r+0x720>
 80265ee:	9e07      	ldr	r6, [sp, #28]
 80265f0:	9d04      	ldr	r5, [sp, #16]
 80265f2:	9f08      	ldr	r7, [sp, #32]
 80265f4:	e73b      	b.n	802646e <_dtoa_r+0x736>
 80265f6:	9a07      	ldr	r2, [sp, #28]
 80265f8:	e767      	b.n	80264ca <_dtoa_r+0x792>
 80265fa:	9b06      	ldr	r3, [sp, #24]
 80265fc:	2b01      	cmp	r3, #1
 80265fe:	dc18      	bgt.n	8026632 <_dtoa_r+0x8fa>
 8026600:	f1ba 0f00 	cmp.w	sl, #0
 8026604:	d115      	bne.n	8026632 <_dtoa_r+0x8fa>
 8026606:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802660a:	b993      	cbnz	r3, 8026632 <_dtoa_r+0x8fa>
 802660c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8026610:	0d1b      	lsrs	r3, r3, #20
 8026612:	051b      	lsls	r3, r3, #20
 8026614:	b183      	cbz	r3, 8026638 <_dtoa_r+0x900>
 8026616:	9b04      	ldr	r3, [sp, #16]
 8026618:	3301      	adds	r3, #1
 802661a:	9304      	str	r3, [sp, #16]
 802661c:	9b05      	ldr	r3, [sp, #20]
 802661e:	3301      	adds	r3, #1
 8026620:	9305      	str	r3, [sp, #20]
 8026622:	f04f 0801 	mov.w	r8, #1
 8026626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026628:	2b00      	cmp	r3, #0
 802662a:	f47f af6a 	bne.w	8026502 <_dtoa_r+0x7ca>
 802662e:	2001      	movs	r0, #1
 8026630:	e76f      	b.n	8026512 <_dtoa_r+0x7da>
 8026632:	f04f 0800 	mov.w	r8, #0
 8026636:	e7f6      	b.n	8026626 <_dtoa_r+0x8ee>
 8026638:	4698      	mov	r8, r3
 802663a:	e7f4      	b.n	8026626 <_dtoa_r+0x8ee>
 802663c:	f43f af7d 	beq.w	802653a <_dtoa_r+0x802>
 8026640:	4618      	mov	r0, r3
 8026642:	301c      	adds	r0, #28
 8026644:	e772      	b.n	802652c <_dtoa_r+0x7f4>
 8026646:	9b03      	ldr	r3, [sp, #12]
 8026648:	2b00      	cmp	r3, #0
 802664a:	dc37      	bgt.n	80266bc <_dtoa_r+0x984>
 802664c:	9b06      	ldr	r3, [sp, #24]
 802664e:	2b02      	cmp	r3, #2
 8026650:	dd34      	ble.n	80266bc <_dtoa_r+0x984>
 8026652:	9b03      	ldr	r3, [sp, #12]
 8026654:	9302      	str	r3, [sp, #8]
 8026656:	9b02      	ldr	r3, [sp, #8]
 8026658:	b96b      	cbnz	r3, 8026676 <_dtoa_r+0x93e>
 802665a:	4631      	mov	r1, r6
 802665c:	2205      	movs	r2, #5
 802665e:	4620      	mov	r0, r4
 8026660:	f000 ff6a 	bl	8027538 <__multadd>
 8026664:	4601      	mov	r1, r0
 8026666:	4606      	mov	r6, r0
 8026668:	ee18 0a10 	vmov	r0, s16
 802666c:	f001 f9ce 	bl	8027a0c <__mcmp>
 8026670:	2800      	cmp	r0, #0
 8026672:	f73f adbb 	bgt.w	80261ec <_dtoa_r+0x4b4>
 8026676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026678:	9d01      	ldr	r5, [sp, #4]
 802667a:	43db      	mvns	r3, r3
 802667c:	9300      	str	r3, [sp, #0]
 802667e:	f04f 0800 	mov.w	r8, #0
 8026682:	4631      	mov	r1, r6
 8026684:	4620      	mov	r0, r4
 8026686:	f000 ff35 	bl	80274f4 <_Bfree>
 802668a:	2f00      	cmp	r7, #0
 802668c:	f43f aea4 	beq.w	80263d8 <_dtoa_r+0x6a0>
 8026690:	f1b8 0f00 	cmp.w	r8, #0
 8026694:	d005      	beq.n	80266a2 <_dtoa_r+0x96a>
 8026696:	45b8      	cmp	r8, r7
 8026698:	d003      	beq.n	80266a2 <_dtoa_r+0x96a>
 802669a:	4641      	mov	r1, r8
 802669c:	4620      	mov	r0, r4
 802669e:	f000 ff29 	bl	80274f4 <_Bfree>
 80266a2:	4639      	mov	r1, r7
 80266a4:	4620      	mov	r0, r4
 80266a6:	f000 ff25 	bl	80274f4 <_Bfree>
 80266aa:	e695      	b.n	80263d8 <_dtoa_r+0x6a0>
 80266ac:	2600      	movs	r6, #0
 80266ae:	4637      	mov	r7, r6
 80266b0:	e7e1      	b.n	8026676 <_dtoa_r+0x93e>
 80266b2:	9700      	str	r7, [sp, #0]
 80266b4:	4637      	mov	r7, r6
 80266b6:	e599      	b.n	80261ec <_dtoa_r+0x4b4>
 80266b8:	40240000 	.word	0x40240000
 80266bc:	9b08      	ldr	r3, [sp, #32]
 80266be:	2b00      	cmp	r3, #0
 80266c0:	f000 80ca 	beq.w	8026858 <_dtoa_r+0xb20>
 80266c4:	9b03      	ldr	r3, [sp, #12]
 80266c6:	9302      	str	r3, [sp, #8]
 80266c8:	2d00      	cmp	r5, #0
 80266ca:	dd05      	ble.n	80266d8 <_dtoa_r+0x9a0>
 80266cc:	4639      	mov	r1, r7
 80266ce:	462a      	mov	r2, r5
 80266d0:	4620      	mov	r0, r4
 80266d2:	f001 f92b 	bl	802792c <__lshift>
 80266d6:	4607      	mov	r7, r0
 80266d8:	f1b8 0f00 	cmp.w	r8, #0
 80266dc:	d05b      	beq.n	8026796 <_dtoa_r+0xa5e>
 80266de:	6879      	ldr	r1, [r7, #4]
 80266e0:	4620      	mov	r0, r4
 80266e2:	f000 fec7 	bl	8027474 <_Balloc>
 80266e6:	4605      	mov	r5, r0
 80266e8:	b928      	cbnz	r0, 80266f6 <_dtoa_r+0x9be>
 80266ea:	4b87      	ldr	r3, [pc, #540]	; (8026908 <_dtoa_r+0xbd0>)
 80266ec:	4602      	mov	r2, r0
 80266ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80266f2:	f7ff bb3b 	b.w	8025d6c <_dtoa_r+0x34>
 80266f6:	693a      	ldr	r2, [r7, #16]
 80266f8:	3202      	adds	r2, #2
 80266fa:	0092      	lsls	r2, r2, #2
 80266fc:	f107 010c 	add.w	r1, r7, #12
 8026700:	300c      	adds	r0, #12
 8026702:	f7fd fd21 	bl	8024148 <memcpy>
 8026706:	2201      	movs	r2, #1
 8026708:	4629      	mov	r1, r5
 802670a:	4620      	mov	r0, r4
 802670c:	f001 f90e 	bl	802792c <__lshift>
 8026710:	9b01      	ldr	r3, [sp, #4]
 8026712:	f103 0901 	add.w	r9, r3, #1
 8026716:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 802671a:	4413      	add	r3, r2
 802671c:	9305      	str	r3, [sp, #20]
 802671e:	f00a 0301 	and.w	r3, sl, #1
 8026722:	46b8      	mov	r8, r7
 8026724:	9304      	str	r3, [sp, #16]
 8026726:	4607      	mov	r7, r0
 8026728:	4631      	mov	r1, r6
 802672a:	ee18 0a10 	vmov	r0, s16
 802672e:	f7ff fa77 	bl	8025c20 <quorem>
 8026732:	4641      	mov	r1, r8
 8026734:	9002      	str	r0, [sp, #8]
 8026736:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 802673a:	ee18 0a10 	vmov	r0, s16
 802673e:	f001 f965 	bl	8027a0c <__mcmp>
 8026742:	463a      	mov	r2, r7
 8026744:	9003      	str	r0, [sp, #12]
 8026746:	4631      	mov	r1, r6
 8026748:	4620      	mov	r0, r4
 802674a:	f001 f97b 	bl	8027a44 <__mdiff>
 802674e:	68c2      	ldr	r2, [r0, #12]
 8026750:	f109 3bff 	add.w	fp, r9, #4294967295
 8026754:	4605      	mov	r5, r0
 8026756:	bb02      	cbnz	r2, 802679a <_dtoa_r+0xa62>
 8026758:	4601      	mov	r1, r0
 802675a:	ee18 0a10 	vmov	r0, s16
 802675e:	f001 f955 	bl	8027a0c <__mcmp>
 8026762:	4602      	mov	r2, r0
 8026764:	4629      	mov	r1, r5
 8026766:	4620      	mov	r0, r4
 8026768:	9207      	str	r2, [sp, #28]
 802676a:	f000 fec3 	bl	80274f4 <_Bfree>
 802676e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8026772:	ea43 0102 	orr.w	r1, r3, r2
 8026776:	9b04      	ldr	r3, [sp, #16]
 8026778:	430b      	orrs	r3, r1
 802677a:	464d      	mov	r5, r9
 802677c:	d10f      	bne.n	802679e <_dtoa_r+0xa66>
 802677e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8026782:	d02a      	beq.n	80267da <_dtoa_r+0xaa2>
 8026784:	9b03      	ldr	r3, [sp, #12]
 8026786:	2b00      	cmp	r3, #0
 8026788:	dd02      	ble.n	8026790 <_dtoa_r+0xa58>
 802678a:	9b02      	ldr	r3, [sp, #8]
 802678c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8026790:	f88b a000 	strb.w	sl, [fp]
 8026794:	e775      	b.n	8026682 <_dtoa_r+0x94a>
 8026796:	4638      	mov	r0, r7
 8026798:	e7ba      	b.n	8026710 <_dtoa_r+0x9d8>
 802679a:	2201      	movs	r2, #1
 802679c:	e7e2      	b.n	8026764 <_dtoa_r+0xa2c>
 802679e:	9b03      	ldr	r3, [sp, #12]
 80267a0:	2b00      	cmp	r3, #0
 80267a2:	db04      	blt.n	80267ae <_dtoa_r+0xa76>
 80267a4:	9906      	ldr	r1, [sp, #24]
 80267a6:	430b      	orrs	r3, r1
 80267a8:	9904      	ldr	r1, [sp, #16]
 80267aa:	430b      	orrs	r3, r1
 80267ac:	d122      	bne.n	80267f4 <_dtoa_r+0xabc>
 80267ae:	2a00      	cmp	r2, #0
 80267b0:	ddee      	ble.n	8026790 <_dtoa_r+0xa58>
 80267b2:	ee18 1a10 	vmov	r1, s16
 80267b6:	2201      	movs	r2, #1
 80267b8:	4620      	mov	r0, r4
 80267ba:	f001 f8b7 	bl	802792c <__lshift>
 80267be:	4631      	mov	r1, r6
 80267c0:	ee08 0a10 	vmov	s16, r0
 80267c4:	f001 f922 	bl	8027a0c <__mcmp>
 80267c8:	2800      	cmp	r0, #0
 80267ca:	dc03      	bgt.n	80267d4 <_dtoa_r+0xa9c>
 80267cc:	d1e0      	bne.n	8026790 <_dtoa_r+0xa58>
 80267ce:	f01a 0f01 	tst.w	sl, #1
 80267d2:	d0dd      	beq.n	8026790 <_dtoa_r+0xa58>
 80267d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80267d8:	d1d7      	bne.n	802678a <_dtoa_r+0xa52>
 80267da:	2339      	movs	r3, #57	; 0x39
 80267dc:	f88b 3000 	strb.w	r3, [fp]
 80267e0:	462b      	mov	r3, r5
 80267e2:	461d      	mov	r5, r3
 80267e4:	3b01      	subs	r3, #1
 80267e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80267ea:	2a39      	cmp	r2, #57	; 0x39
 80267ec:	d071      	beq.n	80268d2 <_dtoa_r+0xb9a>
 80267ee:	3201      	adds	r2, #1
 80267f0:	701a      	strb	r2, [r3, #0]
 80267f2:	e746      	b.n	8026682 <_dtoa_r+0x94a>
 80267f4:	2a00      	cmp	r2, #0
 80267f6:	dd07      	ble.n	8026808 <_dtoa_r+0xad0>
 80267f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80267fc:	d0ed      	beq.n	80267da <_dtoa_r+0xaa2>
 80267fe:	f10a 0301 	add.w	r3, sl, #1
 8026802:	f88b 3000 	strb.w	r3, [fp]
 8026806:	e73c      	b.n	8026682 <_dtoa_r+0x94a>
 8026808:	9b05      	ldr	r3, [sp, #20]
 802680a:	f809 ac01 	strb.w	sl, [r9, #-1]
 802680e:	4599      	cmp	r9, r3
 8026810:	d047      	beq.n	80268a2 <_dtoa_r+0xb6a>
 8026812:	ee18 1a10 	vmov	r1, s16
 8026816:	2300      	movs	r3, #0
 8026818:	220a      	movs	r2, #10
 802681a:	4620      	mov	r0, r4
 802681c:	f000 fe8c 	bl	8027538 <__multadd>
 8026820:	45b8      	cmp	r8, r7
 8026822:	ee08 0a10 	vmov	s16, r0
 8026826:	f04f 0300 	mov.w	r3, #0
 802682a:	f04f 020a 	mov.w	r2, #10
 802682e:	4641      	mov	r1, r8
 8026830:	4620      	mov	r0, r4
 8026832:	d106      	bne.n	8026842 <_dtoa_r+0xb0a>
 8026834:	f000 fe80 	bl	8027538 <__multadd>
 8026838:	4680      	mov	r8, r0
 802683a:	4607      	mov	r7, r0
 802683c:	f109 0901 	add.w	r9, r9, #1
 8026840:	e772      	b.n	8026728 <_dtoa_r+0x9f0>
 8026842:	f000 fe79 	bl	8027538 <__multadd>
 8026846:	4639      	mov	r1, r7
 8026848:	4680      	mov	r8, r0
 802684a:	2300      	movs	r3, #0
 802684c:	220a      	movs	r2, #10
 802684e:	4620      	mov	r0, r4
 8026850:	f000 fe72 	bl	8027538 <__multadd>
 8026854:	4607      	mov	r7, r0
 8026856:	e7f1      	b.n	802683c <_dtoa_r+0xb04>
 8026858:	9b03      	ldr	r3, [sp, #12]
 802685a:	9302      	str	r3, [sp, #8]
 802685c:	9d01      	ldr	r5, [sp, #4]
 802685e:	ee18 0a10 	vmov	r0, s16
 8026862:	4631      	mov	r1, r6
 8026864:	f7ff f9dc 	bl	8025c20 <quorem>
 8026868:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 802686c:	9b01      	ldr	r3, [sp, #4]
 802686e:	f805 ab01 	strb.w	sl, [r5], #1
 8026872:	1aea      	subs	r2, r5, r3
 8026874:	9b02      	ldr	r3, [sp, #8]
 8026876:	4293      	cmp	r3, r2
 8026878:	dd09      	ble.n	802688e <_dtoa_r+0xb56>
 802687a:	ee18 1a10 	vmov	r1, s16
 802687e:	2300      	movs	r3, #0
 8026880:	220a      	movs	r2, #10
 8026882:	4620      	mov	r0, r4
 8026884:	f000 fe58 	bl	8027538 <__multadd>
 8026888:	ee08 0a10 	vmov	s16, r0
 802688c:	e7e7      	b.n	802685e <_dtoa_r+0xb26>
 802688e:	9b02      	ldr	r3, [sp, #8]
 8026890:	2b00      	cmp	r3, #0
 8026892:	bfc8      	it	gt
 8026894:	461d      	movgt	r5, r3
 8026896:	9b01      	ldr	r3, [sp, #4]
 8026898:	bfd8      	it	le
 802689a:	2501      	movle	r5, #1
 802689c:	441d      	add	r5, r3
 802689e:	f04f 0800 	mov.w	r8, #0
 80268a2:	ee18 1a10 	vmov	r1, s16
 80268a6:	2201      	movs	r2, #1
 80268a8:	4620      	mov	r0, r4
 80268aa:	f001 f83f 	bl	802792c <__lshift>
 80268ae:	4631      	mov	r1, r6
 80268b0:	ee08 0a10 	vmov	s16, r0
 80268b4:	f001 f8aa 	bl	8027a0c <__mcmp>
 80268b8:	2800      	cmp	r0, #0
 80268ba:	dc91      	bgt.n	80267e0 <_dtoa_r+0xaa8>
 80268bc:	d102      	bne.n	80268c4 <_dtoa_r+0xb8c>
 80268be:	f01a 0f01 	tst.w	sl, #1
 80268c2:	d18d      	bne.n	80267e0 <_dtoa_r+0xaa8>
 80268c4:	462b      	mov	r3, r5
 80268c6:	461d      	mov	r5, r3
 80268c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80268cc:	2a30      	cmp	r2, #48	; 0x30
 80268ce:	d0fa      	beq.n	80268c6 <_dtoa_r+0xb8e>
 80268d0:	e6d7      	b.n	8026682 <_dtoa_r+0x94a>
 80268d2:	9a01      	ldr	r2, [sp, #4]
 80268d4:	429a      	cmp	r2, r3
 80268d6:	d184      	bne.n	80267e2 <_dtoa_r+0xaaa>
 80268d8:	9b00      	ldr	r3, [sp, #0]
 80268da:	3301      	adds	r3, #1
 80268dc:	9300      	str	r3, [sp, #0]
 80268de:	2331      	movs	r3, #49	; 0x31
 80268e0:	7013      	strb	r3, [r2, #0]
 80268e2:	e6ce      	b.n	8026682 <_dtoa_r+0x94a>
 80268e4:	4b09      	ldr	r3, [pc, #36]	; (802690c <_dtoa_r+0xbd4>)
 80268e6:	f7ff ba95 	b.w	8025e14 <_dtoa_r+0xdc>
 80268ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80268ec:	2b00      	cmp	r3, #0
 80268ee:	f47f aa6e 	bne.w	8025dce <_dtoa_r+0x96>
 80268f2:	4b07      	ldr	r3, [pc, #28]	; (8026910 <_dtoa_r+0xbd8>)
 80268f4:	f7ff ba8e 	b.w	8025e14 <_dtoa_r+0xdc>
 80268f8:	9b02      	ldr	r3, [sp, #8]
 80268fa:	2b00      	cmp	r3, #0
 80268fc:	dcae      	bgt.n	802685c <_dtoa_r+0xb24>
 80268fe:	9b06      	ldr	r3, [sp, #24]
 8026900:	2b02      	cmp	r3, #2
 8026902:	f73f aea8 	bgt.w	8026656 <_dtoa_r+0x91e>
 8026906:	e7a9      	b.n	802685c <_dtoa_r+0xb24>
 8026908:	08036db8 	.word	0x08036db8
 802690c:	08036bc0 	.word	0x08036bc0
 8026910:	08036d39 	.word	0x08036d39

08026914 <__sflush_r>:
 8026914:	898a      	ldrh	r2, [r1, #12]
 8026916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802691a:	4605      	mov	r5, r0
 802691c:	0710      	lsls	r0, r2, #28
 802691e:	460c      	mov	r4, r1
 8026920:	d458      	bmi.n	80269d4 <__sflush_r+0xc0>
 8026922:	684b      	ldr	r3, [r1, #4]
 8026924:	2b00      	cmp	r3, #0
 8026926:	dc05      	bgt.n	8026934 <__sflush_r+0x20>
 8026928:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802692a:	2b00      	cmp	r3, #0
 802692c:	dc02      	bgt.n	8026934 <__sflush_r+0x20>
 802692e:	2000      	movs	r0, #0
 8026930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026934:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8026936:	2e00      	cmp	r6, #0
 8026938:	d0f9      	beq.n	802692e <__sflush_r+0x1a>
 802693a:	2300      	movs	r3, #0
 802693c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8026940:	682f      	ldr	r7, [r5, #0]
 8026942:	602b      	str	r3, [r5, #0]
 8026944:	d032      	beq.n	80269ac <__sflush_r+0x98>
 8026946:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8026948:	89a3      	ldrh	r3, [r4, #12]
 802694a:	075a      	lsls	r2, r3, #29
 802694c:	d505      	bpl.n	802695a <__sflush_r+0x46>
 802694e:	6863      	ldr	r3, [r4, #4]
 8026950:	1ac0      	subs	r0, r0, r3
 8026952:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8026954:	b10b      	cbz	r3, 802695a <__sflush_r+0x46>
 8026956:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8026958:	1ac0      	subs	r0, r0, r3
 802695a:	2300      	movs	r3, #0
 802695c:	4602      	mov	r2, r0
 802695e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8026960:	6a21      	ldr	r1, [r4, #32]
 8026962:	4628      	mov	r0, r5
 8026964:	47b0      	blx	r6
 8026966:	1c43      	adds	r3, r0, #1
 8026968:	89a3      	ldrh	r3, [r4, #12]
 802696a:	d106      	bne.n	802697a <__sflush_r+0x66>
 802696c:	6829      	ldr	r1, [r5, #0]
 802696e:	291d      	cmp	r1, #29
 8026970:	d82c      	bhi.n	80269cc <__sflush_r+0xb8>
 8026972:	4a2a      	ldr	r2, [pc, #168]	; (8026a1c <__sflush_r+0x108>)
 8026974:	40ca      	lsrs	r2, r1
 8026976:	07d6      	lsls	r6, r2, #31
 8026978:	d528      	bpl.n	80269cc <__sflush_r+0xb8>
 802697a:	2200      	movs	r2, #0
 802697c:	6062      	str	r2, [r4, #4]
 802697e:	04d9      	lsls	r1, r3, #19
 8026980:	6922      	ldr	r2, [r4, #16]
 8026982:	6022      	str	r2, [r4, #0]
 8026984:	d504      	bpl.n	8026990 <__sflush_r+0x7c>
 8026986:	1c42      	adds	r2, r0, #1
 8026988:	d101      	bne.n	802698e <__sflush_r+0x7a>
 802698a:	682b      	ldr	r3, [r5, #0]
 802698c:	b903      	cbnz	r3, 8026990 <__sflush_r+0x7c>
 802698e:	6560      	str	r0, [r4, #84]	; 0x54
 8026990:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8026992:	602f      	str	r7, [r5, #0]
 8026994:	2900      	cmp	r1, #0
 8026996:	d0ca      	beq.n	802692e <__sflush_r+0x1a>
 8026998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802699c:	4299      	cmp	r1, r3
 802699e:	d002      	beq.n	80269a6 <__sflush_r+0x92>
 80269a0:	4628      	mov	r0, r5
 80269a2:	f7fd fbe7 	bl	8024174 <_free_r>
 80269a6:	2000      	movs	r0, #0
 80269a8:	6360      	str	r0, [r4, #52]	; 0x34
 80269aa:	e7c1      	b.n	8026930 <__sflush_r+0x1c>
 80269ac:	6a21      	ldr	r1, [r4, #32]
 80269ae:	2301      	movs	r3, #1
 80269b0:	4628      	mov	r0, r5
 80269b2:	47b0      	blx	r6
 80269b4:	1c41      	adds	r1, r0, #1
 80269b6:	d1c7      	bne.n	8026948 <__sflush_r+0x34>
 80269b8:	682b      	ldr	r3, [r5, #0]
 80269ba:	2b00      	cmp	r3, #0
 80269bc:	d0c4      	beq.n	8026948 <__sflush_r+0x34>
 80269be:	2b1d      	cmp	r3, #29
 80269c0:	d001      	beq.n	80269c6 <__sflush_r+0xb2>
 80269c2:	2b16      	cmp	r3, #22
 80269c4:	d101      	bne.n	80269ca <__sflush_r+0xb6>
 80269c6:	602f      	str	r7, [r5, #0]
 80269c8:	e7b1      	b.n	802692e <__sflush_r+0x1a>
 80269ca:	89a3      	ldrh	r3, [r4, #12]
 80269cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80269d0:	81a3      	strh	r3, [r4, #12]
 80269d2:	e7ad      	b.n	8026930 <__sflush_r+0x1c>
 80269d4:	690f      	ldr	r7, [r1, #16]
 80269d6:	2f00      	cmp	r7, #0
 80269d8:	d0a9      	beq.n	802692e <__sflush_r+0x1a>
 80269da:	0793      	lsls	r3, r2, #30
 80269dc:	680e      	ldr	r6, [r1, #0]
 80269de:	bf08      	it	eq
 80269e0:	694b      	ldreq	r3, [r1, #20]
 80269e2:	600f      	str	r7, [r1, #0]
 80269e4:	bf18      	it	ne
 80269e6:	2300      	movne	r3, #0
 80269e8:	eba6 0807 	sub.w	r8, r6, r7
 80269ec:	608b      	str	r3, [r1, #8]
 80269ee:	f1b8 0f00 	cmp.w	r8, #0
 80269f2:	dd9c      	ble.n	802692e <__sflush_r+0x1a>
 80269f4:	6a21      	ldr	r1, [r4, #32]
 80269f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80269f8:	4643      	mov	r3, r8
 80269fa:	463a      	mov	r2, r7
 80269fc:	4628      	mov	r0, r5
 80269fe:	47b0      	blx	r6
 8026a00:	2800      	cmp	r0, #0
 8026a02:	dc06      	bgt.n	8026a12 <__sflush_r+0xfe>
 8026a04:	89a3      	ldrh	r3, [r4, #12]
 8026a06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026a0a:	81a3      	strh	r3, [r4, #12]
 8026a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8026a10:	e78e      	b.n	8026930 <__sflush_r+0x1c>
 8026a12:	4407      	add	r7, r0
 8026a14:	eba8 0800 	sub.w	r8, r8, r0
 8026a18:	e7e9      	b.n	80269ee <__sflush_r+0xda>
 8026a1a:	bf00      	nop
 8026a1c:	20400001 	.word	0x20400001

08026a20 <_fflush_r>:
 8026a20:	b538      	push	{r3, r4, r5, lr}
 8026a22:	690b      	ldr	r3, [r1, #16]
 8026a24:	4605      	mov	r5, r0
 8026a26:	460c      	mov	r4, r1
 8026a28:	b913      	cbnz	r3, 8026a30 <_fflush_r+0x10>
 8026a2a:	2500      	movs	r5, #0
 8026a2c:	4628      	mov	r0, r5
 8026a2e:	bd38      	pop	{r3, r4, r5, pc}
 8026a30:	b118      	cbz	r0, 8026a3a <_fflush_r+0x1a>
 8026a32:	6983      	ldr	r3, [r0, #24]
 8026a34:	b90b      	cbnz	r3, 8026a3a <_fflush_r+0x1a>
 8026a36:	f000 f887 	bl	8026b48 <__sinit>
 8026a3a:	4b14      	ldr	r3, [pc, #80]	; (8026a8c <_fflush_r+0x6c>)
 8026a3c:	429c      	cmp	r4, r3
 8026a3e:	d11b      	bne.n	8026a78 <_fflush_r+0x58>
 8026a40:	686c      	ldr	r4, [r5, #4]
 8026a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8026a46:	2b00      	cmp	r3, #0
 8026a48:	d0ef      	beq.n	8026a2a <_fflush_r+0xa>
 8026a4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8026a4c:	07d0      	lsls	r0, r2, #31
 8026a4e:	d404      	bmi.n	8026a5a <_fflush_r+0x3a>
 8026a50:	0599      	lsls	r1, r3, #22
 8026a52:	d402      	bmi.n	8026a5a <_fflush_r+0x3a>
 8026a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026a56:	f000 fc88 	bl	802736a <__retarget_lock_acquire_recursive>
 8026a5a:	4628      	mov	r0, r5
 8026a5c:	4621      	mov	r1, r4
 8026a5e:	f7ff ff59 	bl	8026914 <__sflush_r>
 8026a62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8026a64:	07da      	lsls	r2, r3, #31
 8026a66:	4605      	mov	r5, r0
 8026a68:	d4e0      	bmi.n	8026a2c <_fflush_r+0xc>
 8026a6a:	89a3      	ldrh	r3, [r4, #12]
 8026a6c:	059b      	lsls	r3, r3, #22
 8026a6e:	d4dd      	bmi.n	8026a2c <_fflush_r+0xc>
 8026a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026a72:	f000 fc7b 	bl	802736c <__retarget_lock_release_recursive>
 8026a76:	e7d9      	b.n	8026a2c <_fflush_r+0xc>
 8026a78:	4b05      	ldr	r3, [pc, #20]	; (8026a90 <_fflush_r+0x70>)
 8026a7a:	429c      	cmp	r4, r3
 8026a7c:	d101      	bne.n	8026a82 <_fflush_r+0x62>
 8026a7e:	68ac      	ldr	r4, [r5, #8]
 8026a80:	e7df      	b.n	8026a42 <_fflush_r+0x22>
 8026a82:	4b04      	ldr	r3, [pc, #16]	; (8026a94 <_fflush_r+0x74>)
 8026a84:	429c      	cmp	r4, r3
 8026a86:	bf08      	it	eq
 8026a88:	68ec      	ldreq	r4, [r5, #12]
 8026a8a:	e7da      	b.n	8026a42 <_fflush_r+0x22>
 8026a8c:	08036dec 	.word	0x08036dec
 8026a90:	08036e0c 	.word	0x08036e0c
 8026a94:	08036dcc 	.word	0x08036dcc

08026a98 <std>:
 8026a98:	2300      	movs	r3, #0
 8026a9a:	b510      	push	{r4, lr}
 8026a9c:	4604      	mov	r4, r0
 8026a9e:	e9c0 3300 	strd	r3, r3, [r0]
 8026aa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8026aa6:	6083      	str	r3, [r0, #8]
 8026aa8:	8181      	strh	r1, [r0, #12]
 8026aaa:	6643      	str	r3, [r0, #100]	; 0x64
 8026aac:	81c2      	strh	r2, [r0, #14]
 8026aae:	6183      	str	r3, [r0, #24]
 8026ab0:	4619      	mov	r1, r3
 8026ab2:	2208      	movs	r2, #8
 8026ab4:	305c      	adds	r0, #92	; 0x5c
 8026ab6:	f7fd fb55 	bl	8024164 <memset>
 8026aba:	4b05      	ldr	r3, [pc, #20]	; (8026ad0 <std+0x38>)
 8026abc:	6263      	str	r3, [r4, #36]	; 0x24
 8026abe:	4b05      	ldr	r3, [pc, #20]	; (8026ad4 <std+0x3c>)
 8026ac0:	62a3      	str	r3, [r4, #40]	; 0x28
 8026ac2:	4b05      	ldr	r3, [pc, #20]	; (8026ad8 <std+0x40>)
 8026ac4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8026ac6:	4b05      	ldr	r3, [pc, #20]	; (8026adc <std+0x44>)
 8026ac8:	6224      	str	r4, [r4, #32]
 8026aca:	6323      	str	r3, [r4, #48]	; 0x30
 8026acc:	bd10      	pop	{r4, pc}
 8026ace:	bf00      	nop
 8026ad0:	080280f5 	.word	0x080280f5
 8026ad4:	08028117 	.word	0x08028117
 8026ad8:	0802814f 	.word	0x0802814f
 8026adc:	08028173 	.word	0x08028173

08026ae0 <_cleanup_r>:
 8026ae0:	4901      	ldr	r1, [pc, #4]	; (8026ae8 <_cleanup_r+0x8>)
 8026ae2:	f000 b8af 	b.w	8026c44 <_fwalk_reent>
 8026ae6:	bf00      	nop
 8026ae8:	08026a21 	.word	0x08026a21

08026aec <__sfmoreglue>:
 8026aec:	b570      	push	{r4, r5, r6, lr}
 8026aee:	2268      	movs	r2, #104	; 0x68
 8026af0:	1e4d      	subs	r5, r1, #1
 8026af2:	4355      	muls	r5, r2
 8026af4:	460e      	mov	r6, r1
 8026af6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8026afa:	f7fd fba7 	bl	802424c <_malloc_r>
 8026afe:	4604      	mov	r4, r0
 8026b00:	b140      	cbz	r0, 8026b14 <__sfmoreglue+0x28>
 8026b02:	2100      	movs	r1, #0
 8026b04:	e9c0 1600 	strd	r1, r6, [r0]
 8026b08:	300c      	adds	r0, #12
 8026b0a:	60a0      	str	r0, [r4, #8]
 8026b0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8026b10:	f7fd fb28 	bl	8024164 <memset>
 8026b14:	4620      	mov	r0, r4
 8026b16:	bd70      	pop	{r4, r5, r6, pc}

08026b18 <__sfp_lock_acquire>:
 8026b18:	4801      	ldr	r0, [pc, #4]	; (8026b20 <__sfp_lock_acquire+0x8>)
 8026b1a:	f000 bc26 	b.w	802736a <__retarget_lock_acquire_recursive>
 8026b1e:	bf00      	nop
 8026b20:	2000d3cd 	.word	0x2000d3cd

08026b24 <__sfp_lock_release>:
 8026b24:	4801      	ldr	r0, [pc, #4]	; (8026b2c <__sfp_lock_release+0x8>)
 8026b26:	f000 bc21 	b.w	802736c <__retarget_lock_release_recursive>
 8026b2a:	bf00      	nop
 8026b2c:	2000d3cd 	.word	0x2000d3cd

08026b30 <__sinit_lock_acquire>:
 8026b30:	4801      	ldr	r0, [pc, #4]	; (8026b38 <__sinit_lock_acquire+0x8>)
 8026b32:	f000 bc1a 	b.w	802736a <__retarget_lock_acquire_recursive>
 8026b36:	bf00      	nop
 8026b38:	2000d3ce 	.word	0x2000d3ce

08026b3c <__sinit_lock_release>:
 8026b3c:	4801      	ldr	r0, [pc, #4]	; (8026b44 <__sinit_lock_release+0x8>)
 8026b3e:	f000 bc15 	b.w	802736c <__retarget_lock_release_recursive>
 8026b42:	bf00      	nop
 8026b44:	2000d3ce 	.word	0x2000d3ce

08026b48 <__sinit>:
 8026b48:	b510      	push	{r4, lr}
 8026b4a:	4604      	mov	r4, r0
 8026b4c:	f7ff fff0 	bl	8026b30 <__sinit_lock_acquire>
 8026b50:	69a3      	ldr	r3, [r4, #24]
 8026b52:	b11b      	cbz	r3, 8026b5c <__sinit+0x14>
 8026b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8026b58:	f7ff bff0 	b.w	8026b3c <__sinit_lock_release>
 8026b5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8026b60:	6523      	str	r3, [r4, #80]	; 0x50
 8026b62:	4b13      	ldr	r3, [pc, #76]	; (8026bb0 <__sinit+0x68>)
 8026b64:	4a13      	ldr	r2, [pc, #76]	; (8026bb4 <__sinit+0x6c>)
 8026b66:	681b      	ldr	r3, [r3, #0]
 8026b68:	62a2      	str	r2, [r4, #40]	; 0x28
 8026b6a:	42a3      	cmp	r3, r4
 8026b6c:	bf04      	itt	eq
 8026b6e:	2301      	moveq	r3, #1
 8026b70:	61a3      	streq	r3, [r4, #24]
 8026b72:	4620      	mov	r0, r4
 8026b74:	f000 f820 	bl	8026bb8 <__sfp>
 8026b78:	6060      	str	r0, [r4, #4]
 8026b7a:	4620      	mov	r0, r4
 8026b7c:	f000 f81c 	bl	8026bb8 <__sfp>
 8026b80:	60a0      	str	r0, [r4, #8]
 8026b82:	4620      	mov	r0, r4
 8026b84:	f000 f818 	bl	8026bb8 <__sfp>
 8026b88:	2200      	movs	r2, #0
 8026b8a:	60e0      	str	r0, [r4, #12]
 8026b8c:	2104      	movs	r1, #4
 8026b8e:	6860      	ldr	r0, [r4, #4]
 8026b90:	f7ff ff82 	bl	8026a98 <std>
 8026b94:	68a0      	ldr	r0, [r4, #8]
 8026b96:	2201      	movs	r2, #1
 8026b98:	2109      	movs	r1, #9
 8026b9a:	f7ff ff7d 	bl	8026a98 <std>
 8026b9e:	68e0      	ldr	r0, [r4, #12]
 8026ba0:	2202      	movs	r2, #2
 8026ba2:	2112      	movs	r1, #18
 8026ba4:	f7ff ff78 	bl	8026a98 <std>
 8026ba8:	2301      	movs	r3, #1
 8026baa:	61a3      	str	r3, [r4, #24]
 8026bac:	e7d2      	b.n	8026b54 <__sinit+0xc>
 8026bae:	bf00      	nop
 8026bb0:	08036bac 	.word	0x08036bac
 8026bb4:	08026ae1 	.word	0x08026ae1

08026bb8 <__sfp>:
 8026bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026bba:	4607      	mov	r7, r0
 8026bbc:	f7ff ffac 	bl	8026b18 <__sfp_lock_acquire>
 8026bc0:	4b1e      	ldr	r3, [pc, #120]	; (8026c3c <__sfp+0x84>)
 8026bc2:	681e      	ldr	r6, [r3, #0]
 8026bc4:	69b3      	ldr	r3, [r6, #24]
 8026bc6:	b913      	cbnz	r3, 8026bce <__sfp+0x16>
 8026bc8:	4630      	mov	r0, r6
 8026bca:	f7ff ffbd 	bl	8026b48 <__sinit>
 8026bce:	3648      	adds	r6, #72	; 0x48
 8026bd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8026bd4:	3b01      	subs	r3, #1
 8026bd6:	d503      	bpl.n	8026be0 <__sfp+0x28>
 8026bd8:	6833      	ldr	r3, [r6, #0]
 8026bda:	b30b      	cbz	r3, 8026c20 <__sfp+0x68>
 8026bdc:	6836      	ldr	r6, [r6, #0]
 8026bde:	e7f7      	b.n	8026bd0 <__sfp+0x18>
 8026be0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8026be4:	b9d5      	cbnz	r5, 8026c1c <__sfp+0x64>
 8026be6:	4b16      	ldr	r3, [pc, #88]	; (8026c40 <__sfp+0x88>)
 8026be8:	60e3      	str	r3, [r4, #12]
 8026bea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8026bee:	6665      	str	r5, [r4, #100]	; 0x64
 8026bf0:	f000 fbba 	bl	8027368 <__retarget_lock_init_recursive>
 8026bf4:	f7ff ff96 	bl	8026b24 <__sfp_lock_release>
 8026bf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8026bfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8026c00:	6025      	str	r5, [r4, #0]
 8026c02:	61a5      	str	r5, [r4, #24]
 8026c04:	2208      	movs	r2, #8
 8026c06:	4629      	mov	r1, r5
 8026c08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8026c0c:	f7fd faaa 	bl	8024164 <memset>
 8026c10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8026c14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8026c18:	4620      	mov	r0, r4
 8026c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026c1c:	3468      	adds	r4, #104	; 0x68
 8026c1e:	e7d9      	b.n	8026bd4 <__sfp+0x1c>
 8026c20:	2104      	movs	r1, #4
 8026c22:	4638      	mov	r0, r7
 8026c24:	f7ff ff62 	bl	8026aec <__sfmoreglue>
 8026c28:	4604      	mov	r4, r0
 8026c2a:	6030      	str	r0, [r6, #0]
 8026c2c:	2800      	cmp	r0, #0
 8026c2e:	d1d5      	bne.n	8026bdc <__sfp+0x24>
 8026c30:	f7ff ff78 	bl	8026b24 <__sfp_lock_release>
 8026c34:	230c      	movs	r3, #12
 8026c36:	603b      	str	r3, [r7, #0]
 8026c38:	e7ee      	b.n	8026c18 <__sfp+0x60>
 8026c3a:	bf00      	nop
 8026c3c:	08036bac 	.word	0x08036bac
 8026c40:	ffff0001 	.word	0xffff0001

08026c44 <_fwalk_reent>:
 8026c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8026c48:	4606      	mov	r6, r0
 8026c4a:	4688      	mov	r8, r1
 8026c4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8026c50:	2700      	movs	r7, #0
 8026c52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8026c56:	f1b9 0901 	subs.w	r9, r9, #1
 8026c5a:	d505      	bpl.n	8026c68 <_fwalk_reent+0x24>
 8026c5c:	6824      	ldr	r4, [r4, #0]
 8026c5e:	2c00      	cmp	r4, #0
 8026c60:	d1f7      	bne.n	8026c52 <_fwalk_reent+0xe>
 8026c62:	4638      	mov	r0, r7
 8026c64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8026c68:	89ab      	ldrh	r3, [r5, #12]
 8026c6a:	2b01      	cmp	r3, #1
 8026c6c:	d907      	bls.n	8026c7e <_fwalk_reent+0x3a>
 8026c6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8026c72:	3301      	adds	r3, #1
 8026c74:	d003      	beq.n	8026c7e <_fwalk_reent+0x3a>
 8026c76:	4629      	mov	r1, r5
 8026c78:	4630      	mov	r0, r6
 8026c7a:	47c0      	blx	r8
 8026c7c:	4307      	orrs	r7, r0
 8026c7e:	3568      	adds	r5, #104	; 0x68
 8026c80:	e7e9      	b.n	8026c56 <_fwalk_reent+0x12>

08026c82 <rshift>:
 8026c82:	6903      	ldr	r3, [r0, #16]
 8026c84:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8026c88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8026c8c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8026c90:	f100 0414 	add.w	r4, r0, #20
 8026c94:	dd45      	ble.n	8026d22 <rshift+0xa0>
 8026c96:	f011 011f 	ands.w	r1, r1, #31
 8026c9a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8026c9e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8026ca2:	d10c      	bne.n	8026cbe <rshift+0x3c>
 8026ca4:	f100 0710 	add.w	r7, r0, #16
 8026ca8:	4629      	mov	r1, r5
 8026caa:	42b1      	cmp	r1, r6
 8026cac:	d334      	bcc.n	8026d18 <rshift+0x96>
 8026cae:	1a9b      	subs	r3, r3, r2
 8026cb0:	009b      	lsls	r3, r3, #2
 8026cb2:	1eea      	subs	r2, r5, #3
 8026cb4:	4296      	cmp	r6, r2
 8026cb6:	bf38      	it	cc
 8026cb8:	2300      	movcc	r3, #0
 8026cba:	4423      	add	r3, r4
 8026cbc:	e015      	b.n	8026cea <rshift+0x68>
 8026cbe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8026cc2:	f1c1 0820 	rsb	r8, r1, #32
 8026cc6:	40cf      	lsrs	r7, r1
 8026cc8:	f105 0e04 	add.w	lr, r5, #4
 8026ccc:	46a1      	mov	r9, r4
 8026cce:	4576      	cmp	r6, lr
 8026cd0:	46f4      	mov	ip, lr
 8026cd2:	d815      	bhi.n	8026d00 <rshift+0x7e>
 8026cd4:	1a9a      	subs	r2, r3, r2
 8026cd6:	0092      	lsls	r2, r2, #2
 8026cd8:	3a04      	subs	r2, #4
 8026cda:	3501      	adds	r5, #1
 8026cdc:	42ae      	cmp	r6, r5
 8026cde:	bf38      	it	cc
 8026ce0:	2200      	movcc	r2, #0
 8026ce2:	18a3      	adds	r3, r4, r2
 8026ce4:	50a7      	str	r7, [r4, r2]
 8026ce6:	b107      	cbz	r7, 8026cea <rshift+0x68>
 8026ce8:	3304      	adds	r3, #4
 8026cea:	1b1a      	subs	r2, r3, r4
 8026cec:	42a3      	cmp	r3, r4
 8026cee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8026cf2:	bf08      	it	eq
 8026cf4:	2300      	moveq	r3, #0
 8026cf6:	6102      	str	r2, [r0, #16]
 8026cf8:	bf08      	it	eq
 8026cfa:	6143      	streq	r3, [r0, #20]
 8026cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026d00:	f8dc c000 	ldr.w	ip, [ip]
 8026d04:	fa0c fc08 	lsl.w	ip, ip, r8
 8026d08:	ea4c 0707 	orr.w	r7, ip, r7
 8026d0c:	f849 7b04 	str.w	r7, [r9], #4
 8026d10:	f85e 7b04 	ldr.w	r7, [lr], #4
 8026d14:	40cf      	lsrs	r7, r1
 8026d16:	e7da      	b.n	8026cce <rshift+0x4c>
 8026d18:	f851 cb04 	ldr.w	ip, [r1], #4
 8026d1c:	f847 cf04 	str.w	ip, [r7, #4]!
 8026d20:	e7c3      	b.n	8026caa <rshift+0x28>
 8026d22:	4623      	mov	r3, r4
 8026d24:	e7e1      	b.n	8026cea <rshift+0x68>

08026d26 <__hexdig_fun>:
 8026d26:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8026d2a:	2b09      	cmp	r3, #9
 8026d2c:	d802      	bhi.n	8026d34 <__hexdig_fun+0xe>
 8026d2e:	3820      	subs	r0, #32
 8026d30:	b2c0      	uxtb	r0, r0
 8026d32:	4770      	bx	lr
 8026d34:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8026d38:	2b05      	cmp	r3, #5
 8026d3a:	d801      	bhi.n	8026d40 <__hexdig_fun+0x1a>
 8026d3c:	3847      	subs	r0, #71	; 0x47
 8026d3e:	e7f7      	b.n	8026d30 <__hexdig_fun+0xa>
 8026d40:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8026d44:	2b05      	cmp	r3, #5
 8026d46:	d801      	bhi.n	8026d4c <__hexdig_fun+0x26>
 8026d48:	3827      	subs	r0, #39	; 0x27
 8026d4a:	e7f1      	b.n	8026d30 <__hexdig_fun+0xa>
 8026d4c:	2000      	movs	r0, #0
 8026d4e:	4770      	bx	lr

08026d50 <__gethex>:
 8026d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026d54:	ed2d 8b02 	vpush	{d8}
 8026d58:	b089      	sub	sp, #36	; 0x24
 8026d5a:	ee08 0a10 	vmov	s16, r0
 8026d5e:	9304      	str	r3, [sp, #16]
 8026d60:	4bb4      	ldr	r3, [pc, #720]	; (8027034 <__gethex+0x2e4>)
 8026d62:	681b      	ldr	r3, [r3, #0]
 8026d64:	9301      	str	r3, [sp, #4]
 8026d66:	4618      	mov	r0, r3
 8026d68:	468b      	mov	fp, r1
 8026d6a:	4690      	mov	r8, r2
 8026d6c:	f7e9 fd92 	bl	8010894 <strlen>
 8026d70:	9b01      	ldr	r3, [sp, #4]
 8026d72:	f8db 2000 	ldr.w	r2, [fp]
 8026d76:	4403      	add	r3, r0
 8026d78:	4682      	mov	sl, r0
 8026d7a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8026d7e:	9305      	str	r3, [sp, #20]
 8026d80:	1c93      	adds	r3, r2, #2
 8026d82:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8026d86:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8026d8a:	32fe      	adds	r2, #254	; 0xfe
 8026d8c:	18d1      	adds	r1, r2, r3
 8026d8e:	461f      	mov	r7, r3
 8026d90:	f813 0b01 	ldrb.w	r0, [r3], #1
 8026d94:	9100      	str	r1, [sp, #0]
 8026d96:	2830      	cmp	r0, #48	; 0x30
 8026d98:	d0f8      	beq.n	8026d8c <__gethex+0x3c>
 8026d9a:	f7ff ffc4 	bl	8026d26 <__hexdig_fun>
 8026d9e:	4604      	mov	r4, r0
 8026da0:	2800      	cmp	r0, #0
 8026da2:	d13a      	bne.n	8026e1a <__gethex+0xca>
 8026da4:	9901      	ldr	r1, [sp, #4]
 8026da6:	4652      	mov	r2, sl
 8026da8:	4638      	mov	r0, r7
 8026daa:	f001 f9e6 	bl	802817a <strncmp>
 8026dae:	4605      	mov	r5, r0
 8026db0:	2800      	cmp	r0, #0
 8026db2:	d168      	bne.n	8026e86 <__gethex+0x136>
 8026db4:	f817 000a 	ldrb.w	r0, [r7, sl]
 8026db8:	eb07 060a 	add.w	r6, r7, sl
 8026dbc:	f7ff ffb3 	bl	8026d26 <__hexdig_fun>
 8026dc0:	2800      	cmp	r0, #0
 8026dc2:	d062      	beq.n	8026e8a <__gethex+0x13a>
 8026dc4:	4633      	mov	r3, r6
 8026dc6:	7818      	ldrb	r0, [r3, #0]
 8026dc8:	2830      	cmp	r0, #48	; 0x30
 8026dca:	461f      	mov	r7, r3
 8026dcc:	f103 0301 	add.w	r3, r3, #1
 8026dd0:	d0f9      	beq.n	8026dc6 <__gethex+0x76>
 8026dd2:	f7ff ffa8 	bl	8026d26 <__hexdig_fun>
 8026dd6:	2301      	movs	r3, #1
 8026dd8:	fab0 f480 	clz	r4, r0
 8026ddc:	0964      	lsrs	r4, r4, #5
 8026dde:	4635      	mov	r5, r6
 8026de0:	9300      	str	r3, [sp, #0]
 8026de2:	463a      	mov	r2, r7
 8026de4:	4616      	mov	r6, r2
 8026de6:	3201      	adds	r2, #1
 8026de8:	7830      	ldrb	r0, [r6, #0]
 8026dea:	f7ff ff9c 	bl	8026d26 <__hexdig_fun>
 8026dee:	2800      	cmp	r0, #0
 8026df0:	d1f8      	bne.n	8026de4 <__gethex+0x94>
 8026df2:	9901      	ldr	r1, [sp, #4]
 8026df4:	4652      	mov	r2, sl
 8026df6:	4630      	mov	r0, r6
 8026df8:	f001 f9bf 	bl	802817a <strncmp>
 8026dfc:	b980      	cbnz	r0, 8026e20 <__gethex+0xd0>
 8026dfe:	b94d      	cbnz	r5, 8026e14 <__gethex+0xc4>
 8026e00:	eb06 050a 	add.w	r5, r6, sl
 8026e04:	462a      	mov	r2, r5
 8026e06:	4616      	mov	r6, r2
 8026e08:	3201      	adds	r2, #1
 8026e0a:	7830      	ldrb	r0, [r6, #0]
 8026e0c:	f7ff ff8b 	bl	8026d26 <__hexdig_fun>
 8026e10:	2800      	cmp	r0, #0
 8026e12:	d1f8      	bne.n	8026e06 <__gethex+0xb6>
 8026e14:	1bad      	subs	r5, r5, r6
 8026e16:	00ad      	lsls	r5, r5, #2
 8026e18:	e004      	b.n	8026e24 <__gethex+0xd4>
 8026e1a:	2400      	movs	r4, #0
 8026e1c:	4625      	mov	r5, r4
 8026e1e:	e7e0      	b.n	8026de2 <__gethex+0x92>
 8026e20:	2d00      	cmp	r5, #0
 8026e22:	d1f7      	bne.n	8026e14 <__gethex+0xc4>
 8026e24:	7833      	ldrb	r3, [r6, #0]
 8026e26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8026e2a:	2b50      	cmp	r3, #80	; 0x50
 8026e2c:	d13b      	bne.n	8026ea6 <__gethex+0x156>
 8026e2e:	7873      	ldrb	r3, [r6, #1]
 8026e30:	2b2b      	cmp	r3, #43	; 0x2b
 8026e32:	d02c      	beq.n	8026e8e <__gethex+0x13e>
 8026e34:	2b2d      	cmp	r3, #45	; 0x2d
 8026e36:	d02e      	beq.n	8026e96 <__gethex+0x146>
 8026e38:	1c71      	adds	r1, r6, #1
 8026e3a:	f04f 0900 	mov.w	r9, #0
 8026e3e:	7808      	ldrb	r0, [r1, #0]
 8026e40:	f7ff ff71 	bl	8026d26 <__hexdig_fun>
 8026e44:	1e43      	subs	r3, r0, #1
 8026e46:	b2db      	uxtb	r3, r3
 8026e48:	2b18      	cmp	r3, #24
 8026e4a:	d82c      	bhi.n	8026ea6 <__gethex+0x156>
 8026e4c:	f1a0 0210 	sub.w	r2, r0, #16
 8026e50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8026e54:	f7ff ff67 	bl	8026d26 <__hexdig_fun>
 8026e58:	1e43      	subs	r3, r0, #1
 8026e5a:	b2db      	uxtb	r3, r3
 8026e5c:	2b18      	cmp	r3, #24
 8026e5e:	d91d      	bls.n	8026e9c <__gethex+0x14c>
 8026e60:	f1b9 0f00 	cmp.w	r9, #0
 8026e64:	d000      	beq.n	8026e68 <__gethex+0x118>
 8026e66:	4252      	negs	r2, r2
 8026e68:	4415      	add	r5, r2
 8026e6a:	f8cb 1000 	str.w	r1, [fp]
 8026e6e:	b1e4      	cbz	r4, 8026eaa <__gethex+0x15a>
 8026e70:	9b00      	ldr	r3, [sp, #0]
 8026e72:	2b00      	cmp	r3, #0
 8026e74:	bf14      	ite	ne
 8026e76:	2700      	movne	r7, #0
 8026e78:	2706      	moveq	r7, #6
 8026e7a:	4638      	mov	r0, r7
 8026e7c:	b009      	add	sp, #36	; 0x24
 8026e7e:	ecbd 8b02 	vpop	{d8}
 8026e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026e86:	463e      	mov	r6, r7
 8026e88:	4625      	mov	r5, r4
 8026e8a:	2401      	movs	r4, #1
 8026e8c:	e7ca      	b.n	8026e24 <__gethex+0xd4>
 8026e8e:	f04f 0900 	mov.w	r9, #0
 8026e92:	1cb1      	adds	r1, r6, #2
 8026e94:	e7d3      	b.n	8026e3e <__gethex+0xee>
 8026e96:	f04f 0901 	mov.w	r9, #1
 8026e9a:	e7fa      	b.n	8026e92 <__gethex+0x142>
 8026e9c:	230a      	movs	r3, #10
 8026e9e:	fb03 0202 	mla	r2, r3, r2, r0
 8026ea2:	3a10      	subs	r2, #16
 8026ea4:	e7d4      	b.n	8026e50 <__gethex+0x100>
 8026ea6:	4631      	mov	r1, r6
 8026ea8:	e7df      	b.n	8026e6a <__gethex+0x11a>
 8026eaa:	1bf3      	subs	r3, r6, r7
 8026eac:	3b01      	subs	r3, #1
 8026eae:	4621      	mov	r1, r4
 8026eb0:	2b07      	cmp	r3, #7
 8026eb2:	dc0b      	bgt.n	8026ecc <__gethex+0x17c>
 8026eb4:	ee18 0a10 	vmov	r0, s16
 8026eb8:	f000 fadc 	bl	8027474 <_Balloc>
 8026ebc:	4604      	mov	r4, r0
 8026ebe:	b940      	cbnz	r0, 8026ed2 <__gethex+0x182>
 8026ec0:	4b5d      	ldr	r3, [pc, #372]	; (8027038 <__gethex+0x2e8>)
 8026ec2:	4602      	mov	r2, r0
 8026ec4:	21de      	movs	r1, #222	; 0xde
 8026ec6:	485d      	ldr	r0, [pc, #372]	; (802703c <__gethex+0x2ec>)
 8026ec8:	f001 f98a 	bl	80281e0 <__assert_func>
 8026ecc:	3101      	adds	r1, #1
 8026ece:	105b      	asrs	r3, r3, #1
 8026ed0:	e7ee      	b.n	8026eb0 <__gethex+0x160>
 8026ed2:	f100 0914 	add.w	r9, r0, #20
 8026ed6:	f04f 0b00 	mov.w	fp, #0
 8026eda:	f1ca 0301 	rsb	r3, sl, #1
 8026ede:	f8cd 9008 	str.w	r9, [sp, #8]
 8026ee2:	f8cd b000 	str.w	fp, [sp]
 8026ee6:	9306      	str	r3, [sp, #24]
 8026ee8:	42b7      	cmp	r7, r6
 8026eea:	d340      	bcc.n	8026f6e <__gethex+0x21e>
 8026eec:	9802      	ldr	r0, [sp, #8]
 8026eee:	9b00      	ldr	r3, [sp, #0]
 8026ef0:	f840 3b04 	str.w	r3, [r0], #4
 8026ef4:	eba0 0009 	sub.w	r0, r0, r9
 8026ef8:	1080      	asrs	r0, r0, #2
 8026efa:	0146      	lsls	r6, r0, #5
 8026efc:	6120      	str	r0, [r4, #16]
 8026efe:	4618      	mov	r0, r3
 8026f00:	f000 fbaa 	bl	8027658 <__hi0bits>
 8026f04:	1a30      	subs	r0, r6, r0
 8026f06:	f8d8 6000 	ldr.w	r6, [r8]
 8026f0a:	42b0      	cmp	r0, r6
 8026f0c:	dd63      	ble.n	8026fd6 <__gethex+0x286>
 8026f0e:	1b87      	subs	r7, r0, r6
 8026f10:	4639      	mov	r1, r7
 8026f12:	4620      	mov	r0, r4
 8026f14:	f000 ff4e 	bl	8027db4 <__any_on>
 8026f18:	4682      	mov	sl, r0
 8026f1a:	b1a8      	cbz	r0, 8026f48 <__gethex+0x1f8>
 8026f1c:	1e7b      	subs	r3, r7, #1
 8026f1e:	1159      	asrs	r1, r3, #5
 8026f20:	f003 021f 	and.w	r2, r3, #31
 8026f24:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8026f28:	f04f 0a01 	mov.w	sl, #1
 8026f2c:	fa0a f202 	lsl.w	r2, sl, r2
 8026f30:	420a      	tst	r2, r1
 8026f32:	d009      	beq.n	8026f48 <__gethex+0x1f8>
 8026f34:	4553      	cmp	r3, sl
 8026f36:	dd05      	ble.n	8026f44 <__gethex+0x1f4>
 8026f38:	1eb9      	subs	r1, r7, #2
 8026f3a:	4620      	mov	r0, r4
 8026f3c:	f000 ff3a 	bl	8027db4 <__any_on>
 8026f40:	2800      	cmp	r0, #0
 8026f42:	d145      	bne.n	8026fd0 <__gethex+0x280>
 8026f44:	f04f 0a02 	mov.w	sl, #2
 8026f48:	4639      	mov	r1, r7
 8026f4a:	4620      	mov	r0, r4
 8026f4c:	f7ff fe99 	bl	8026c82 <rshift>
 8026f50:	443d      	add	r5, r7
 8026f52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8026f56:	42ab      	cmp	r3, r5
 8026f58:	da4c      	bge.n	8026ff4 <__gethex+0x2a4>
 8026f5a:	ee18 0a10 	vmov	r0, s16
 8026f5e:	4621      	mov	r1, r4
 8026f60:	f000 fac8 	bl	80274f4 <_Bfree>
 8026f64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8026f66:	2300      	movs	r3, #0
 8026f68:	6013      	str	r3, [r2, #0]
 8026f6a:	27a3      	movs	r7, #163	; 0xa3
 8026f6c:	e785      	b.n	8026e7a <__gethex+0x12a>
 8026f6e:	1e73      	subs	r3, r6, #1
 8026f70:	9a05      	ldr	r2, [sp, #20]
 8026f72:	9303      	str	r3, [sp, #12]
 8026f74:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8026f78:	4293      	cmp	r3, r2
 8026f7a:	d019      	beq.n	8026fb0 <__gethex+0x260>
 8026f7c:	f1bb 0f20 	cmp.w	fp, #32
 8026f80:	d107      	bne.n	8026f92 <__gethex+0x242>
 8026f82:	9b02      	ldr	r3, [sp, #8]
 8026f84:	9a00      	ldr	r2, [sp, #0]
 8026f86:	f843 2b04 	str.w	r2, [r3], #4
 8026f8a:	9302      	str	r3, [sp, #8]
 8026f8c:	2300      	movs	r3, #0
 8026f8e:	9300      	str	r3, [sp, #0]
 8026f90:	469b      	mov	fp, r3
 8026f92:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8026f96:	f7ff fec6 	bl	8026d26 <__hexdig_fun>
 8026f9a:	9b00      	ldr	r3, [sp, #0]
 8026f9c:	f000 000f 	and.w	r0, r0, #15
 8026fa0:	fa00 f00b 	lsl.w	r0, r0, fp
 8026fa4:	4303      	orrs	r3, r0
 8026fa6:	9300      	str	r3, [sp, #0]
 8026fa8:	f10b 0b04 	add.w	fp, fp, #4
 8026fac:	9b03      	ldr	r3, [sp, #12]
 8026fae:	e00d      	b.n	8026fcc <__gethex+0x27c>
 8026fb0:	9b03      	ldr	r3, [sp, #12]
 8026fb2:	9a06      	ldr	r2, [sp, #24]
 8026fb4:	4413      	add	r3, r2
 8026fb6:	42bb      	cmp	r3, r7
 8026fb8:	d3e0      	bcc.n	8026f7c <__gethex+0x22c>
 8026fba:	4618      	mov	r0, r3
 8026fbc:	9901      	ldr	r1, [sp, #4]
 8026fbe:	9307      	str	r3, [sp, #28]
 8026fc0:	4652      	mov	r2, sl
 8026fc2:	f001 f8da 	bl	802817a <strncmp>
 8026fc6:	9b07      	ldr	r3, [sp, #28]
 8026fc8:	2800      	cmp	r0, #0
 8026fca:	d1d7      	bne.n	8026f7c <__gethex+0x22c>
 8026fcc:	461e      	mov	r6, r3
 8026fce:	e78b      	b.n	8026ee8 <__gethex+0x198>
 8026fd0:	f04f 0a03 	mov.w	sl, #3
 8026fd4:	e7b8      	b.n	8026f48 <__gethex+0x1f8>
 8026fd6:	da0a      	bge.n	8026fee <__gethex+0x29e>
 8026fd8:	1a37      	subs	r7, r6, r0
 8026fda:	4621      	mov	r1, r4
 8026fdc:	ee18 0a10 	vmov	r0, s16
 8026fe0:	463a      	mov	r2, r7
 8026fe2:	f000 fca3 	bl	802792c <__lshift>
 8026fe6:	1bed      	subs	r5, r5, r7
 8026fe8:	4604      	mov	r4, r0
 8026fea:	f100 0914 	add.w	r9, r0, #20
 8026fee:	f04f 0a00 	mov.w	sl, #0
 8026ff2:	e7ae      	b.n	8026f52 <__gethex+0x202>
 8026ff4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8026ff8:	42a8      	cmp	r0, r5
 8026ffa:	dd72      	ble.n	80270e2 <__gethex+0x392>
 8026ffc:	1b45      	subs	r5, r0, r5
 8026ffe:	42ae      	cmp	r6, r5
 8027000:	dc36      	bgt.n	8027070 <__gethex+0x320>
 8027002:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8027006:	2b02      	cmp	r3, #2
 8027008:	d02a      	beq.n	8027060 <__gethex+0x310>
 802700a:	2b03      	cmp	r3, #3
 802700c:	d02c      	beq.n	8027068 <__gethex+0x318>
 802700e:	2b01      	cmp	r3, #1
 8027010:	d11c      	bne.n	802704c <__gethex+0x2fc>
 8027012:	42ae      	cmp	r6, r5
 8027014:	d11a      	bne.n	802704c <__gethex+0x2fc>
 8027016:	2e01      	cmp	r6, #1
 8027018:	d112      	bne.n	8027040 <__gethex+0x2f0>
 802701a:	9a04      	ldr	r2, [sp, #16]
 802701c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8027020:	6013      	str	r3, [r2, #0]
 8027022:	2301      	movs	r3, #1
 8027024:	6123      	str	r3, [r4, #16]
 8027026:	f8c9 3000 	str.w	r3, [r9]
 802702a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802702c:	2762      	movs	r7, #98	; 0x62
 802702e:	601c      	str	r4, [r3, #0]
 8027030:	e723      	b.n	8026e7a <__gethex+0x12a>
 8027032:	bf00      	nop
 8027034:	08036e94 	.word	0x08036e94
 8027038:	08036db8 	.word	0x08036db8
 802703c:	08036e2c 	.word	0x08036e2c
 8027040:	1e71      	subs	r1, r6, #1
 8027042:	4620      	mov	r0, r4
 8027044:	f000 feb6 	bl	8027db4 <__any_on>
 8027048:	2800      	cmp	r0, #0
 802704a:	d1e6      	bne.n	802701a <__gethex+0x2ca>
 802704c:	ee18 0a10 	vmov	r0, s16
 8027050:	4621      	mov	r1, r4
 8027052:	f000 fa4f 	bl	80274f4 <_Bfree>
 8027056:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8027058:	2300      	movs	r3, #0
 802705a:	6013      	str	r3, [r2, #0]
 802705c:	2750      	movs	r7, #80	; 0x50
 802705e:	e70c      	b.n	8026e7a <__gethex+0x12a>
 8027060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8027062:	2b00      	cmp	r3, #0
 8027064:	d1f2      	bne.n	802704c <__gethex+0x2fc>
 8027066:	e7d8      	b.n	802701a <__gethex+0x2ca>
 8027068:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802706a:	2b00      	cmp	r3, #0
 802706c:	d1d5      	bne.n	802701a <__gethex+0x2ca>
 802706e:	e7ed      	b.n	802704c <__gethex+0x2fc>
 8027070:	1e6f      	subs	r7, r5, #1
 8027072:	f1ba 0f00 	cmp.w	sl, #0
 8027076:	d131      	bne.n	80270dc <__gethex+0x38c>
 8027078:	b127      	cbz	r7, 8027084 <__gethex+0x334>
 802707a:	4639      	mov	r1, r7
 802707c:	4620      	mov	r0, r4
 802707e:	f000 fe99 	bl	8027db4 <__any_on>
 8027082:	4682      	mov	sl, r0
 8027084:	117b      	asrs	r3, r7, #5
 8027086:	2101      	movs	r1, #1
 8027088:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 802708c:	f007 071f 	and.w	r7, r7, #31
 8027090:	fa01 f707 	lsl.w	r7, r1, r7
 8027094:	421f      	tst	r7, r3
 8027096:	4629      	mov	r1, r5
 8027098:	4620      	mov	r0, r4
 802709a:	bf18      	it	ne
 802709c:	f04a 0a02 	orrne.w	sl, sl, #2
 80270a0:	1b76      	subs	r6, r6, r5
 80270a2:	f7ff fdee 	bl	8026c82 <rshift>
 80270a6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80270aa:	2702      	movs	r7, #2
 80270ac:	f1ba 0f00 	cmp.w	sl, #0
 80270b0:	d048      	beq.n	8027144 <__gethex+0x3f4>
 80270b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80270b6:	2b02      	cmp	r3, #2
 80270b8:	d015      	beq.n	80270e6 <__gethex+0x396>
 80270ba:	2b03      	cmp	r3, #3
 80270bc:	d017      	beq.n	80270ee <__gethex+0x39e>
 80270be:	2b01      	cmp	r3, #1
 80270c0:	d109      	bne.n	80270d6 <__gethex+0x386>
 80270c2:	f01a 0f02 	tst.w	sl, #2
 80270c6:	d006      	beq.n	80270d6 <__gethex+0x386>
 80270c8:	f8d9 0000 	ldr.w	r0, [r9]
 80270cc:	ea4a 0a00 	orr.w	sl, sl, r0
 80270d0:	f01a 0f01 	tst.w	sl, #1
 80270d4:	d10e      	bne.n	80270f4 <__gethex+0x3a4>
 80270d6:	f047 0710 	orr.w	r7, r7, #16
 80270da:	e033      	b.n	8027144 <__gethex+0x3f4>
 80270dc:	f04f 0a01 	mov.w	sl, #1
 80270e0:	e7d0      	b.n	8027084 <__gethex+0x334>
 80270e2:	2701      	movs	r7, #1
 80270e4:	e7e2      	b.n	80270ac <__gethex+0x35c>
 80270e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80270e8:	f1c3 0301 	rsb	r3, r3, #1
 80270ec:	9315      	str	r3, [sp, #84]	; 0x54
 80270ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80270f0:	2b00      	cmp	r3, #0
 80270f2:	d0f0      	beq.n	80270d6 <__gethex+0x386>
 80270f4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80270f8:	f104 0314 	add.w	r3, r4, #20
 80270fc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8027100:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8027104:	f04f 0c00 	mov.w	ip, #0
 8027108:	4618      	mov	r0, r3
 802710a:	f853 2b04 	ldr.w	r2, [r3], #4
 802710e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8027112:	d01c      	beq.n	802714e <__gethex+0x3fe>
 8027114:	3201      	adds	r2, #1
 8027116:	6002      	str	r2, [r0, #0]
 8027118:	2f02      	cmp	r7, #2
 802711a:	f104 0314 	add.w	r3, r4, #20
 802711e:	d13f      	bne.n	80271a0 <__gethex+0x450>
 8027120:	f8d8 2000 	ldr.w	r2, [r8]
 8027124:	3a01      	subs	r2, #1
 8027126:	42b2      	cmp	r2, r6
 8027128:	d10a      	bne.n	8027140 <__gethex+0x3f0>
 802712a:	1171      	asrs	r1, r6, #5
 802712c:	2201      	movs	r2, #1
 802712e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8027132:	f006 061f 	and.w	r6, r6, #31
 8027136:	fa02 f606 	lsl.w	r6, r2, r6
 802713a:	421e      	tst	r6, r3
 802713c:	bf18      	it	ne
 802713e:	4617      	movne	r7, r2
 8027140:	f047 0720 	orr.w	r7, r7, #32
 8027144:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8027146:	601c      	str	r4, [r3, #0]
 8027148:	9b04      	ldr	r3, [sp, #16]
 802714a:	601d      	str	r5, [r3, #0]
 802714c:	e695      	b.n	8026e7a <__gethex+0x12a>
 802714e:	4299      	cmp	r1, r3
 8027150:	f843 cc04 	str.w	ip, [r3, #-4]
 8027154:	d8d8      	bhi.n	8027108 <__gethex+0x3b8>
 8027156:	68a3      	ldr	r3, [r4, #8]
 8027158:	459b      	cmp	fp, r3
 802715a:	db19      	blt.n	8027190 <__gethex+0x440>
 802715c:	6861      	ldr	r1, [r4, #4]
 802715e:	ee18 0a10 	vmov	r0, s16
 8027162:	3101      	adds	r1, #1
 8027164:	f000 f986 	bl	8027474 <_Balloc>
 8027168:	4681      	mov	r9, r0
 802716a:	b918      	cbnz	r0, 8027174 <__gethex+0x424>
 802716c:	4b1a      	ldr	r3, [pc, #104]	; (80271d8 <__gethex+0x488>)
 802716e:	4602      	mov	r2, r0
 8027170:	2184      	movs	r1, #132	; 0x84
 8027172:	e6a8      	b.n	8026ec6 <__gethex+0x176>
 8027174:	6922      	ldr	r2, [r4, #16]
 8027176:	3202      	adds	r2, #2
 8027178:	f104 010c 	add.w	r1, r4, #12
 802717c:	0092      	lsls	r2, r2, #2
 802717e:	300c      	adds	r0, #12
 8027180:	f7fc ffe2 	bl	8024148 <memcpy>
 8027184:	4621      	mov	r1, r4
 8027186:	ee18 0a10 	vmov	r0, s16
 802718a:	f000 f9b3 	bl	80274f4 <_Bfree>
 802718e:	464c      	mov	r4, r9
 8027190:	6923      	ldr	r3, [r4, #16]
 8027192:	1c5a      	adds	r2, r3, #1
 8027194:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8027198:	6122      	str	r2, [r4, #16]
 802719a:	2201      	movs	r2, #1
 802719c:	615a      	str	r2, [r3, #20]
 802719e:	e7bb      	b.n	8027118 <__gethex+0x3c8>
 80271a0:	6922      	ldr	r2, [r4, #16]
 80271a2:	455a      	cmp	r2, fp
 80271a4:	dd0b      	ble.n	80271be <__gethex+0x46e>
 80271a6:	2101      	movs	r1, #1
 80271a8:	4620      	mov	r0, r4
 80271aa:	f7ff fd6a 	bl	8026c82 <rshift>
 80271ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80271b2:	3501      	adds	r5, #1
 80271b4:	42ab      	cmp	r3, r5
 80271b6:	f6ff aed0 	blt.w	8026f5a <__gethex+0x20a>
 80271ba:	2701      	movs	r7, #1
 80271bc:	e7c0      	b.n	8027140 <__gethex+0x3f0>
 80271be:	f016 061f 	ands.w	r6, r6, #31
 80271c2:	d0fa      	beq.n	80271ba <__gethex+0x46a>
 80271c4:	4453      	add	r3, sl
 80271c6:	f1c6 0620 	rsb	r6, r6, #32
 80271ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80271ce:	f000 fa43 	bl	8027658 <__hi0bits>
 80271d2:	42b0      	cmp	r0, r6
 80271d4:	dbe7      	blt.n	80271a6 <__gethex+0x456>
 80271d6:	e7f0      	b.n	80271ba <__gethex+0x46a>
 80271d8:	08036db8 	.word	0x08036db8

080271dc <L_shift>:
 80271dc:	f1c2 0208 	rsb	r2, r2, #8
 80271e0:	0092      	lsls	r2, r2, #2
 80271e2:	b570      	push	{r4, r5, r6, lr}
 80271e4:	f1c2 0620 	rsb	r6, r2, #32
 80271e8:	6843      	ldr	r3, [r0, #4]
 80271ea:	6804      	ldr	r4, [r0, #0]
 80271ec:	fa03 f506 	lsl.w	r5, r3, r6
 80271f0:	432c      	orrs	r4, r5
 80271f2:	40d3      	lsrs	r3, r2
 80271f4:	6004      	str	r4, [r0, #0]
 80271f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80271fa:	4288      	cmp	r0, r1
 80271fc:	d3f4      	bcc.n	80271e8 <L_shift+0xc>
 80271fe:	bd70      	pop	{r4, r5, r6, pc}

08027200 <__match>:
 8027200:	b530      	push	{r4, r5, lr}
 8027202:	6803      	ldr	r3, [r0, #0]
 8027204:	3301      	adds	r3, #1
 8027206:	f811 4b01 	ldrb.w	r4, [r1], #1
 802720a:	b914      	cbnz	r4, 8027212 <__match+0x12>
 802720c:	6003      	str	r3, [r0, #0]
 802720e:	2001      	movs	r0, #1
 8027210:	bd30      	pop	{r4, r5, pc}
 8027212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8027216:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 802721a:	2d19      	cmp	r5, #25
 802721c:	bf98      	it	ls
 802721e:	3220      	addls	r2, #32
 8027220:	42a2      	cmp	r2, r4
 8027222:	d0f0      	beq.n	8027206 <__match+0x6>
 8027224:	2000      	movs	r0, #0
 8027226:	e7f3      	b.n	8027210 <__match+0x10>

08027228 <__hexnan>:
 8027228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802722c:	680b      	ldr	r3, [r1, #0]
 802722e:	115e      	asrs	r6, r3, #5
 8027230:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8027234:	f013 031f 	ands.w	r3, r3, #31
 8027238:	b087      	sub	sp, #28
 802723a:	bf18      	it	ne
 802723c:	3604      	addne	r6, #4
 802723e:	2500      	movs	r5, #0
 8027240:	1f37      	subs	r7, r6, #4
 8027242:	4690      	mov	r8, r2
 8027244:	6802      	ldr	r2, [r0, #0]
 8027246:	9301      	str	r3, [sp, #4]
 8027248:	4682      	mov	sl, r0
 802724a:	f846 5c04 	str.w	r5, [r6, #-4]
 802724e:	46b9      	mov	r9, r7
 8027250:	463c      	mov	r4, r7
 8027252:	9502      	str	r5, [sp, #8]
 8027254:	46ab      	mov	fp, r5
 8027256:	7851      	ldrb	r1, [r2, #1]
 8027258:	1c53      	adds	r3, r2, #1
 802725a:	9303      	str	r3, [sp, #12]
 802725c:	b341      	cbz	r1, 80272b0 <__hexnan+0x88>
 802725e:	4608      	mov	r0, r1
 8027260:	9205      	str	r2, [sp, #20]
 8027262:	9104      	str	r1, [sp, #16]
 8027264:	f7ff fd5f 	bl	8026d26 <__hexdig_fun>
 8027268:	2800      	cmp	r0, #0
 802726a:	d14f      	bne.n	802730c <__hexnan+0xe4>
 802726c:	9904      	ldr	r1, [sp, #16]
 802726e:	9a05      	ldr	r2, [sp, #20]
 8027270:	2920      	cmp	r1, #32
 8027272:	d818      	bhi.n	80272a6 <__hexnan+0x7e>
 8027274:	9b02      	ldr	r3, [sp, #8]
 8027276:	459b      	cmp	fp, r3
 8027278:	dd13      	ble.n	80272a2 <__hexnan+0x7a>
 802727a:	454c      	cmp	r4, r9
 802727c:	d206      	bcs.n	802728c <__hexnan+0x64>
 802727e:	2d07      	cmp	r5, #7
 8027280:	dc04      	bgt.n	802728c <__hexnan+0x64>
 8027282:	462a      	mov	r2, r5
 8027284:	4649      	mov	r1, r9
 8027286:	4620      	mov	r0, r4
 8027288:	f7ff ffa8 	bl	80271dc <L_shift>
 802728c:	4544      	cmp	r4, r8
 802728e:	d950      	bls.n	8027332 <__hexnan+0x10a>
 8027290:	2300      	movs	r3, #0
 8027292:	f1a4 0904 	sub.w	r9, r4, #4
 8027296:	f844 3c04 	str.w	r3, [r4, #-4]
 802729a:	f8cd b008 	str.w	fp, [sp, #8]
 802729e:	464c      	mov	r4, r9
 80272a0:	461d      	mov	r5, r3
 80272a2:	9a03      	ldr	r2, [sp, #12]
 80272a4:	e7d7      	b.n	8027256 <__hexnan+0x2e>
 80272a6:	2929      	cmp	r1, #41	; 0x29
 80272a8:	d156      	bne.n	8027358 <__hexnan+0x130>
 80272aa:	3202      	adds	r2, #2
 80272ac:	f8ca 2000 	str.w	r2, [sl]
 80272b0:	f1bb 0f00 	cmp.w	fp, #0
 80272b4:	d050      	beq.n	8027358 <__hexnan+0x130>
 80272b6:	454c      	cmp	r4, r9
 80272b8:	d206      	bcs.n	80272c8 <__hexnan+0xa0>
 80272ba:	2d07      	cmp	r5, #7
 80272bc:	dc04      	bgt.n	80272c8 <__hexnan+0xa0>
 80272be:	462a      	mov	r2, r5
 80272c0:	4649      	mov	r1, r9
 80272c2:	4620      	mov	r0, r4
 80272c4:	f7ff ff8a 	bl	80271dc <L_shift>
 80272c8:	4544      	cmp	r4, r8
 80272ca:	d934      	bls.n	8027336 <__hexnan+0x10e>
 80272cc:	f1a8 0204 	sub.w	r2, r8, #4
 80272d0:	4623      	mov	r3, r4
 80272d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80272d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80272da:	429f      	cmp	r7, r3
 80272dc:	d2f9      	bcs.n	80272d2 <__hexnan+0xaa>
 80272de:	1b3b      	subs	r3, r7, r4
 80272e0:	f023 0303 	bic.w	r3, r3, #3
 80272e4:	3304      	adds	r3, #4
 80272e6:	3401      	adds	r4, #1
 80272e8:	3e03      	subs	r6, #3
 80272ea:	42b4      	cmp	r4, r6
 80272ec:	bf88      	it	hi
 80272ee:	2304      	movhi	r3, #4
 80272f0:	4443      	add	r3, r8
 80272f2:	2200      	movs	r2, #0
 80272f4:	f843 2b04 	str.w	r2, [r3], #4
 80272f8:	429f      	cmp	r7, r3
 80272fa:	d2fb      	bcs.n	80272f4 <__hexnan+0xcc>
 80272fc:	683b      	ldr	r3, [r7, #0]
 80272fe:	b91b      	cbnz	r3, 8027308 <__hexnan+0xe0>
 8027300:	4547      	cmp	r7, r8
 8027302:	d127      	bne.n	8027354 <__hexnan+0x12c>
 8027304:	2301      	movs	r3, #1
 8027306:	603b      	str	r3, [r7, #0]
 8027308:	2005      	movs	r0, #5
 802730a:	e026      	b.n	802735a <__hexnan+0x132>
 802730c:	3501      	adds	r5, #1
 802730e:	2d08      	cmp	r5, #8
 8027310:	f10b 0b01 	add.w	fp, fp, #1
 8027314:	dd06      	ble.n	8027324 <__hexnan+0xfc>
 8027316:	4544      	cmp	r4, r8
 8027318:	d9c3      	bls.n	80272a2 <__hexnan+0x7a>
 802731a:	2300      	movs	r3, #0
 802731c:	f844 3c04 	str.w	r3, [r4, #-4]
 8027320:	2501      	movs	r5, #1
 8027322:	3c04      	subs	r4, #4
 8027324:	6822      	ldr	r2, [r4, #0]
 8027326:	f000 000f 	and.w	r0, r0, #15
 802732a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 802732e:	6022      	str	r2, [r4, #0]
 8027330:	e7b7      	b.n	80272a2 <__hexnan+0x7a>
 8027332:	2508      	movs	r5, #8
 8027334:	e7b5      	b.n	80272a2 <__hexnan+0x7a>
 8027336:	9b01      	ldr	r3, [sp, #4]
 8027338:	2b00      	cmp	r3, #0
 802733a:	d0df      	beq.n	80272fc <__hexnan+0xd4>
 802733c:	f04f 32ff 	mov.w	r2, #4294967295
 8027340:	f1c3 0320 	rsb	r3, r3, #32
 8027344:	fa22 f303 	lsr.w	r3, r2, r3
 8027348:	f856 2c04 	ldr.w	r2, [r6, #-4]
 802734c:	401a      	ands	r2, r3
 802734e:	f846 2c04 	str.w	r2, [r6, #-4]
 8027352:	e7d3      	b.n	80272fc <__hexnan+0xd4>
 8027354:	3f04      	subs	r7, #4
 8027356:	e7d1      	b.n	80272fc <__hexnan+0xd4>
 8027358:	2004      	movs	r0, #4
 802735a:	b007      	add	sp, #28
 802735c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08027360 <_localeconv_r>:
 8027360:	4800      	ldr	r0, [pc, #0]	; (8027364 <_localeconv_r+0x4>)
 8027362:	4770      	bx	lr
 8027364:	20000260 	.word	0x20000260

08027368 <__retarget_lock_init_recursive>:
 8027368:	4770      	bx	lr

0802736a <__retarget_lock_acquire_recursive>:
 802736a:	4770      	bx	lr

0802736c <__retarget_lock_release_recursive>:
 802736c:	4770      	bx	lr

0802736e <__swhatbuf_r>:
 802736e:	b570      	push	{r4, r5, r6, lr}
 8027370:	460e      	mov	r6, r1
 8027372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8027376:	2900      	cmp	r1, #0
 8027378:	b096      	sub	sp, #88	; 0x58
 802737a:	4614      	mov	r4, r2
 802737c:	461d      	mov	r5, r3
 802737e:	da08      	bge.n	8027392 <__swhatbuf_r+0x24>
 8027380:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8027384:	2200      	movs	r2, #0
 8027386:	602a      	str	r2, [r5, #0]
 8027388:	061a      	lsls	r2, r3, #24
 802738a:	d410      	bmi.n	80273ae <__swhatbuf_r+0x40>
 802738c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8027390:	e00e      	b.n	80273b0 <__swhatbuf_r+0x42>
 8027392:	466a      	mov	r2, sp
 8027394:	f000 ff64 	bl	8028260 <_fstat_r>
 8027398:	2800      	cmp	r0, #0
 802739a:	dbf1      	blt.n	8027380 <__swhatbuf_r+0x12>
 802739c:	9a01      	ldr	r2, [sp, #4]
 802739e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80273a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80273a6:	425a      	negs	r2, r3
 80273a8:	415a      	adcs	r2, r3
 80273aa:	602a      	str	r2, [r5, #0]
 80273ac:	e7ee      	b.n	802738c <__swhatbuf_r+0x1e>
 80273ae:	2340      	movs	r3, #64	; 0x40
 80273b0:	2000      	movs	r0, #0
 80273b2:	6023      	str	r3, [r4, #0]
 80273b4:	b016      	add	sp, #88	; 0x58
 80273b6:	bd70      	pop	{r4, r5, r6, pc}

080273b8 <__smakebuf_r>:
 80273b8:	898b      	ldrh	r3, [r1, #12]
 80273ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80273bc:	079d      	lsls	r5, r3, #30
 80273be:	4606      	mov	r6, r0
 80273c0:	460c      	mov	r4, r1
 80273c2:	d507      	bpl.n	80273d4 <__smakebuf_r+0x1c>
 80273c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80273c8:	6023      	str	r3, [r4, #0]
 80273ca:	6123      	str	r3, [r4, #16]
 80273cc:	2301      	movs	r3, #1
 80273ce:	6163      	str	r3, [r4, #20]
 80273d0:	b002      	add	sp, #8
 80273d2:	bd70      	pop	{r4, r5, r6, pc}
 80273d4:	ab01      	add	r3, sp, #4
 80273d6:	466a      	mov	r2, sp
 80273d8:	f7ff ffc9 	bl	802736e <__swhatbuf_r>
 80273dc:	9900      	ldr	r1, [sp, #0]
 80273de:	4605      	mov	r5, r0
 80273e0:	4630      	mov	r0, r6
 80273e2:	f7fc ff33 	bl	802424c <_malloc_r>
 80273e6:	b948      	cbnz	r0, 80273fc <__smakebuf_r+0x44>
 80273e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80273ec:	059a      	lsls	r2, r3, #22
 80273ee:	d4ef      	bmi.n	80273d0 <__smakebuf_r+0x18>
 80273f0:	f023 0303 	bic.w	r3, r3, #3
 80273f4:	f043 0302 	orr.w	r3, r3, #2
 80273f8:	81a3      	strh	r3, [r4, #12]
 80273fa:	e7e3      	b.n	80273c4 <__smakebuf_r+0xc>
 80273fc:	4b0d      	ldr	r3, [pc, #52]	; (8027434 <__smakebuf_r+0x7c>)
 80273fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8027400:	89a3      	ldrh	r3, [r4, #12]
 8027402:	6020      	str	r0, [r4, #0]
 8027404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8027408:	81a3      	strh	r3, [r4, #12]
 802740a:	9b00      	ldr	r3, [sp, #0]
 802740c:	6163      	str	r3, [r4, #20]
 802740e:	9b01      	ldr	r3, [sp, #4]
 8027410:	6120      	str	r0, [r4, #16]
 8027412:	b15b      	cbz	r3, 802742c <__smakebuf_r+0x74>
 8027414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8027418:	4630      	mov	r0, r6
 802741a:	f000 ff33 	bl	8028284 <_isatty_r>
 802741e:	b128      	cbz	r0, 802742c <__smakebuf_r+0x74>
 8027420:	89a3      	ldrh	r3, [r4, #12]
 8027422:	f023 0303 	bic.w	r3, r3, #3
 8027426:	f043 0301 	orr.w	r3, r3, #1
 802742a:	81a3      	strh	r3, [r4, #12]
 802742c:	89a0      	ldrh	r0, [r4, #12]
 802742e:	4305      	orrs	r5, r0
 8027430:	81a5      	strh	r5, [r4, #12]
 8027432:	e7cd      	b.n	80273d0 <__smakebuf_r+0x18>
 8027434:	08026ae1 	.word	0x08026ae1

08027438 <__ascii_mbtowc>:
 8027438:	b082      	sub	sp, #8
 802743a:	b901      	cbnz	r1, 802743e <__ascii_mbtowc+0x6>
 802743c:	a901      	add	r1, sp, #4
 802743e:	b142      	cbz	r2, 8027452 <__ascii_mbtowc+0x1a>
 8027440:	b14b      	cbz	r3, 8027456 <__ascii_mbtowc+0x1e>
 8027442:	7813      	ldrb	r3, [r2, #0]
 8027444:	600b      	str	r3, [r1, #0]
 8027446:	7812      	ldrb	r2, [r2, #0]
 8027448:	1e10      	subs	r0, r2, #0
 802744a:	bf18      	it	ne
 802744c:	2001      	movne	r0, #1
 802744e:	b002      	add	sp, #8
 8027450:	4770      	bx	lr
 8027452:	4610      	mov	r0, r2
 8027454:	e7fb      	b.n	802744e <__ascii_mbtowc+0x16>
 8027456:	f06f 0001 	mvn.w	r0, #1
 802745a:	e7f8      	b.n	802744e <__ascii_mbtowc+0x16>

0802745c <__malloc_lock>:
 802745c:	4801      	ldr	r0, [pc, #4]	; (8027464 <__malloc_lock+0x8>)
 802745e:	f7ff bf84 	b.w	802736a <__retarget_lock_acquire_recursive>
 8027462:	bf00      	nop
 8027464:	2000d3cc 	.word	0x2000d3cc

08027468 <__malloc_unlock>:
 8027468:	4801      	ldr	r0, [pc, #4]	; (8027470 <__malloc_unlock+0x8>)
 802746a:	f7ff bf7f 	b.w	802736c <__retarget_lock_release_recursive>
 802746e:	bf00      	nop
 8027470:	2000d3cc 	.word	0x2000d3cc

08027474 <_Balloc>:
 8027474:	b570      	push	{r4, r5, r6, lr}
 8027476:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8027478:	4604      	mov	r4, r0
 802747a:	460d      	mov	r5, r1
 802747c:	b976      	cbnz	r6, 802749c <_Balloc+0x28>
 802747e:	2010      	movs	r0, #16
 8027480:	f7fc fe52 	bl	8024128 <malloc>
 8027484:	4602      	mov	r2, r0
 8027486:	6260      	str	r0, [r4, #36]	; 0x24
 8027488:	b920      	cbnz	r0, 8027494 <_Balloc+0x20>
 802748a:	4b18      	ldr	r3, [pc, #96]	; (80274ec <_Balloc+0x78>)
 802748c:	4818      	ldr	r0, [pc, #96]	; (80274f0 <_Balloc+0x7c>)
 802748e:	2166      	movs	r1, #102	; 0x66
 8027490:	f000 fea6 	bl	80281e0 <__assert_func>
 8027494:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8027498:	6006      	str	r6, [r0, #0]
 802749a:	60c6      	str	r6, [r0, #12]
 802749c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 802749e:	68f3      	ldr	r3, [r6, #12]
 80274a0:	b183      	cbz	r3, 80274c4 <_Balloc+0x50>
 80274a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80274a4:	68db      	ldr	r3, [r3, #12]
 80274a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80274aa:	b9b8      	cbnz	r0, 80274dc <_Balloc+0x68>
 80274ac:	2101      	movs	r1, #1
 80274ae:	fa01 f605 	lsl.w	r6, r1, r5
 80274b2:	1d72      	adds	r2, r6, #5
 80274b4:	0092      	lsls	r2, r2, #2
 80274b6:	4620      	mov	r0, r4
 80274b8:	f000 fc9d 	bl	8027df6 <_calloc_r>
 80274bc:	b160      	cbz	r0, 80274d8 <_Balloc+0x64>
 80274be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80274c2:	e00e      	b.n	80274e2 <_Balloc+0x6e>
 80274c4:	2221      	movs	r2, #33	; 0x21
 80274c6:	2104      	movs	r1, #4
 80274c8:	4620      	mov	r0, r4
 80274ca:	f000 fc94 	bl	8027df6 <_calloc_r>
 80274ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80274d0:	60f0      	str	r0, [r6, #12]
 80274d2:	68db      	ldr	r3, [r3, #12]
 80274d4:	2b00      	cmp	r3, #0
 80274d6:	d1e4      	bne.n	80274a2 <_Balloc+0x2e>
 80274d8:	2000      	movs	r0, #0
 80274da:	bd70      	pop	{r4, r5, r6, pc}
 80274dc:	6802      	ldr	r2, [r0, #0]
 80274de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80274e2:	2300      	movs	r3, #0
 80274e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80274e8:	e7f7      	b.n	80274da <_Balloc+0x66>
 80274ea:	bf00      	nop
 80274ec:	08036d46 	.word	0x08036d46
 80274f0:	08036ea8 	.word	0x08036ea8

080274f4 <_Bfree>:
 80274f4:	b570      	push	{r4, r5, r6, lr}
 80274f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80274f8:	4605      	mov	r5, r0
 80274fa:	460c      	mov	r4, r1
 80274fc:	b976      	cbnz	r6, 802751c <_Bfree+0x28>
 80274fe:	2010      	movs	r0, #16
 8027500:	f7fc fe12 	bl	8024128 <malloc>
 8027504:	4602      	mov	r2, r0
 8027506:	6268      	str	r0, [r5, #36]	; 0x24
 8027508:	b920      	cbnz	r0, 8027514 <_Bfree+0x20>
 802750a:	4b09      	ldr	r3, [pc, #36]	; (8027530 <_Bfree+0x3c>)
 802750c:	4809      	ldr	r0, [pc, #36]	; (8027534 <_Bfree+0x40>)
 802750e:	218a      	movs	r1, #138	; 0x8a
 8027510:	f000 fe66 	bl	80281e0 <__assert_func>
 8027514:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8027518:	6006      	str	r6, [r0, #0]
 802751a:	60c6      	str	r6, [r0, #12]
 802751c:	b13c      	cbz	r4, 802752e <_Bfree+0x3a>
 802751e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8027520:	6862      	ldr	r2, [r4, #4]
 8027522:	68db      	ldr	r3, [r3, #12]
 8027524:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8027528:	6021      	str	r1, [r4, #0]
 802752a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802752e:	bd70      	pop	{r4, r5, r6, pc}
 8027530:	08036d46 	.word	0x08036d46
 8027534:	08036ea8 	.word	0x08036ea8

08027538 <__multadd>:
 8027538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802753c:	690d      	ldr	r5, [r1, #16]
 802753e:	4607      	mov	r7, r0
 8027540:	460c      	mov	r4, r1
 8027542:	461e      	mov	r6, r3
 8027544:	f101 0c14 	add.w	ip, r1, #20
 8027548:	2000      	movs	r0, #0
 802754a:	f8dc 3000 	ldr.w	r3, [ip]
 802754e:	b299      	uxth	r1, r3
 8027550:	fb02 6101 	mla	r1, r2, r1, r6
 8027554:	0c1e      	lsrs	r6, r3, #16
 8027556:	0c0b      	lsrs	r3, r1, #16
 8027558:	fb02 3306 	mla	r3, r2, r6, r3
 802755c:	b289      	uxth	r1, r1
 802755e:	3001      	adds	r0, #1
 8027560:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8027564:	4285      	cmp	r5, r0
 8027566:	f84c 1b04 	str.w	r1, [ip], #4
 802756a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 802756e:	dcec      	bgt.n	802754a <__multadd+0x12>
 8027570:	b30e      	cbz	r6, 80275b6 <__multadd+0x7e>
 8027572:	68a3      	ldr	r3, [r4, #8]
 8027574:	42ab      	cmp	r3, r5
 8027576:	dc19      	bgt.n	80275ac <__multadd+0x74>
 8027578:	6861      	ldr	r1, [r4, #4]
 802757a:	4638      	mov	r0, r7
 802757c:	3101      	adds	r1, #1
 802757e:	f7ff ff79 	bl	8027474 <_Balloc>
 8027582:	4680      	mov	r8, r0
 8027584:	b928      	cbnz	r0, 8027592 <__multadd+0x5a>
 8027586:	4602      	mov	r2, r0
 8027588:	4b0c      	ldr	r3, [pc, #48]	; (80275bc <__multadd+0x84>)
 802758a:	480d      	ldr	r0, [pc, #52]	; (80275c0 <__multadd+0x88>)
 802758c:	21b5      	movs	r1, #181	; 0xb5
 802758e:	f000 fe27 	bl	80281e0 <__assert_func>
 8027592:	6922      	ldr	r2, [r4, #16]
 8027594:	3202      	adds	r2, #2
 8027596:	f104 010c 	add.w	r1, r4, #12
 802759a:	0092      	lsls	r2, r2, #2
 802759c:	300c      	adds	r0, #12
 802759e:	f7fc fdd3 	bl	8024148 <memcpy>
 80275a2:	4621      	mov	r1, r4
 80275a4:	4638      	mov	r0, r7
 80275a6:	f7ff ffa5 	bl	80274f4 <_Bfree>
 80275aa:	4644      	mov	r4, r8
 80275ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80275b0:	3501      	adds	r5, #1
 80275b2:	615e      	str	r6, [r3, #20]
 80275b4:	6125      	str	r5, [r4, #16]
 80275b6:	4620      	mov	r0, r4
 80275b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80275bc:	08036db8 	.word	0x08036db8
 80275c0:	08036ea8 	.word	0x08036ea8

080275c4 <__s2b>:
 80275c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80275c8:	460c      	mov	r4, r1
 80275ca:	4615      	mov	r5, r2
 80275cc:	461f      	mov	r7, r3
 80275ce:	2209      	movs	r2, #9
 80275d0:	3308      	adds	r3, #8
 80275d2:	4606      	mov	r6, r0
 80275d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80275d8:	2100      	movs	r1, #0
 80275da:	2201      	movs	r2, #1
 80275dc:	429a      	cmp	r2, r3
 80275de:	db09      	blt.n	80275f4 <__s2b+0x30>
 80275e0:	4630      	mov	r0, r6
 80275e2:	f7ff ff47 	bl	8027474 <_Balloc>
 80275e6:	b940      	cbnz	r0, 80275fa <__s2b+0x36>
 80275e8:	4602      	mov	r2, r0
 80275ea:	4b19      	ldr	r3, [pc, #100]	; (8027650 <__s2b+0x8c>)
 80275ec:	4819      	ldr	r0, [pc, #100]	; (8027654 <__s2b+0x90>)
 80275ee:	21ce      	movs	r1, #206	; 0xce
 80275f0:	f000 fdf6 	bl	80281e0 <__assert_func>
 80275f4:	0052      	lsls	r2, r2, #1
 80275f6:	3101      	adds	r1, #1
 80275f8:	e7f0      	b.n	80275dc <__s2b+0x18>
 80275fa:	9b08      	ldr	r3, [sp, #32]
 80275fc:	6143      	str	r3, [r0, #20]
 80275fe:	2d09      	cmp	r5, #9
 8027600:	f04f 0301 	mov.w	r3, #1
 8027604:	6103      	str	r3, [r0, #16]
 8027606:	dd16      	ble.n	8027636 <__s2b+0x72>
 8027608:	f104 0909 	add.w	r9, r4, #9
 802760c:	46c8      	mov	r8, r9
 802760e:	442c      	add	r4, r5
 8027610:	f818 3b01 	ldrb.w	r3, [r8], #1
 8027614:	4601      	mov	r1, r0
 8027616:	3b30      	subs	r3, #48	; 0x30
 8027618:	220a      	movs	r2, #10
 802761a:	4630      	mov	r0, r6
 802761c:	f7ff ff8c 	bl	8027538 <__multadd>
 8027620:	45a0      	cmp	r8, r4
 8027622:	d1f5      	bne.n	8027610 <__s2b+0x4c>
 8027624:	f1a5 0408 	sub.w	r4, r5, #8
 8027628:	444c      	add	r4, r9
 802762a:	1b2d      	subs	r5, r5, r4
 802762c:	1963      	adds	r3, r4, r5
 802762e:	42bb      	cmp	r3, r7
 8027630:	db04      	blt.n	802763c <__s2b+0x78>
 8027632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8027636:	340a      	adds	r4, #10
 8027638:	2509      	movs	r5, #9
 802763a:	e7f6      	b.n	802762a <__s2b+0x66>
 802763c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8027640:	4601      	mov	r1, r0
 8027642:	3b30      	subs	r3, #48	; 0x30
 8027644:	220a      	movs	r2, #10
 8027646:	4630      	mov	r0, r6
 8027648:	f7ff ff76 	bl	8027538 <__multadd>
 802764c:	e7ee      	b.n	802762c <__s2b+0x68>
 802764e:	bf00      	nop
 8027650:	08036db8 	.word	0x08036db8
 8027654:	08036ea8 	.word	0x08036ea8

08027658 <__hi0bits>:
 8027658:	0c03      	lsrs	r3, r0, #16
 802765a:	041b      	lsls	r3, r3, #16
 802765c:	b9d3      	cbnz	r3, 8027694 <__hi0bits+0x3c>
 802765e:	0400      	lsls	r0, r0, #16
 8027660:	2310      	movs	r3, #16
 8027662:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8027666:	bf04      	itt	eq
 8027668:	0200      	lsleq	r0, r0, #8
 802766a:	3308      	addeq	r3, #8
 802766c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8027670:	bf04      	itt	eq
 8027672:	0100      	lsleq	r0, r0, #4
 8027674:	3304      	addeq	r3, #4
 8027676:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 802767a:	bf04      	itt	eq
 802767c:	0080      	lsleq	r0, r0, #2
 802767e:	3302      	addeq	r3, #2
 8027680:	2800      	cmp	r0, #0
 8027682:	db05      	blt.n	8027690 <__hi0bits+0x38>
 8027684:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8027688:	f103 0301 	add.w	r3, r3, #1
 802768c:	bf08      	it	eq
 802768e:	2320      	moveq	r3, #32
 8027690:	4618      	mov	r0, r3
 8027692:	4770      	bx	lr
 8027694:	2300      	movs	r3, #0
 8027696:	e7e4      	b.n	8027662 <__hi0bits+0xa>

08027698 <__lo0bits>:
 8027698:	6803      	ldr	r3, [r0, #0]
 802769a:	f013 0207 	ands.w	r2, r3, #7
 802769e:	4601      	mov	r1, r0
 80276a0:	d00b      	beq.n	80276ba <__lo0bits+0x22>
 80276a2:	07da      	lsls	r2, r3, #31
 80276a4:	d423      	bmi.n	80276ee <__lo0bits+0x56>
 80276a6:	0798      	lsls	r0, r3, #30
 80276a8:	bf49      	itett	mi
 80276aa:	085b      	lsrmi	r3, r3, #1
 80276ac:	089b      	lsrpl	r3, r3, #2
 80276ae:	2001      	movmi	r0, #1
 80276b0:	600b      	strmi	r3, [r1, #0]
 80276b2:	bf5c      	itt	pl
 80276b4:	600b      	strpl	r3, [r1, #0]
 80276b6:	2002      	movpl	r0, #2
 80276b8:	4770      	bx	lr
 80276ba:	b298      	uxth	r0, r3
 80276bc:	b9a8      	cbnz	r0, 80276ea <__lo0bits+0x52>
 80276be:	0c1b      	lsrs	r3, r3, #16
 80276c0:	2010      	movs	r0, #16
 80276c2:	b2da      	uxtb	r2, r3
 80276c4:	b90a      	cbnz	r2, 80276ca <__lo0bits+0x32>
 80276c6:	3008      	adds	r0, #8
 80276c8:	0a1b      	lsrs	r3, r3, #8
 80276ca:	071a      	lsls	r2, r3, #28
 80276cc:	bf04      	itt	eq
 80276ce:	091b      	lsreq	r3, r3, #4
 80276d0:	3004      	addeq	r0, #4
 80276d2:	079a      	lsls	r2, r3, #30
 80276d4:	bf04      	itt	eq
 80276d6:	089b      	lsreq	r3, r3, #2
 80276d8:	3002      	addeq	r0, #2
 80276da:	07da      	lsls	r2, r3, #31
 80276dc:	d403      	bmi.n	80276e6 <__lo0bits+0x4e>
 80276de:	085b      	lsrs	r3, r3, #1
 80276e0:	f100 0001 	add.w	r0, r0, #1
 80276e4:	d005      	beq.n	80276f2 <__lo0bits+0x5a>
 80276e6:	600b      	str	r3, [r1, #0]
 80276e8:	4770      	bx	lr
 80276ea:	4610      	mov	r0, r2
 80276ec:	e7e9      	b.n	80276c2 <__lo0bits+0x2a>
 80276ee:	2000      	movs	r0, #0
 80276f0:	4770      	bx	lr
 80276f2:	2020      	movs	r0, #32
 80276f4:	4770      	bx	lr
	...

080276f8 <__i2b>:
 80276f8:	b510      	push	{r4, lr}
 80276fa:	460c      	mov	r4, r1
 80276fc:	2101      	movs	r1, #1
 80276fe:	f7ff feb9 	bl	8027474 <_Balloc>
 8027702:	4602      	mov	r2, r0
 8027704:	b928      	cbnz	r0, 8027712 <__i2b+0x1a>
 8027706:	4b05      	ldr	r3, [pc, #20]	; (802771c <__i2b+0x24>)
 8027708:	4805      	ldr	r0, [pc, #20]	; (8027720 <__i2b+0x28>)
 802770a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 802770e:	f000 fd67 	bl	80281e0 <__assert_func>
 8027712:	2301      	movs	r3, #1
 8027714:	6144      	str	r4, [r0, #20]
 8027716:	6103      	str	r3, [r0, #16]
 8027718:	bd10      	pop	{r4, pc}
 802771a:	bf00      	nop
 802771c:	08036db8 	.word	0x08036db8
 8027720:	08036ea8 	.word	0x08036ea8

08027724 <__multiply>:
 8027724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027728:	4691      	mov	r9, r2
 802772a:	690a      	ldr	r2, [r1, #16]
 802772c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8027730:	429a      	cmp	r2, r3
 8027732:	bfb8      	it	lt
 8027734:	460b      	movlt	r3, r1
 8027736:	460c      	mov	r4, r1
 8027738:	bfbc      	itt	lt
 802773a:	464c      	movlt	r4, r9
 802773c:	4699      	movlt	r9, r3
 802773e:	6927      	ldr	r7, [r4, #16]
 8027740:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8027744:	68a3      	ldr	r3, [r4, #8]
 8027746:	6861      	ldr	r1, [r4, #4]
 8027748:	eb07 060a 	add.w	r6, r7, sl
 802774c:	42b3      	cmp	r3, r6
 802774e:	b085      	sub	sp, #20
 8027750:	bfb8      	it	lt
 8027752:	3101      	addlt	r1, #1
 8027754:	f7ff fe8e 	bl	8027474 <_Balloc>
 8027758:	b930      	cbnz	r0, 8027768 <__multiply+0x44>
 802775a:	4602      	mov	r2, r0
 802775c:	4b44      	ldr	r3, [pc, #272]	; (8027870 <__multiply+0x14c>)
 802775e:	4845      	ldr	r0, [pc, #276]	; (8027874 <__multiply+0x150>)
 8027760:	f240 115d 	movw	r1, #349	; 0x15d
 8027764:	f000 fd3c 	bl	80281e0 <__assert_func>
 8027768:	f100 0514 	add.w	r5, r0, #20
 802776c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8027770:	462b      	mov	r3, r5
 8027772:	2200      	movs	r2, #0
 8027774:	4543      	cmp	r3, r8
 8027776:	d321      	bcc.n	80277bc <__multiply+0x98>
 8027778:	f104 0314 	add.w	r3, r4, #20
 802777c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8027780:	f109 0314 	add.w	r3, r9, #20
 8027784:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8027788:	9202      	str	r2, [sp, #8]
 802778a:	1b3a      	subs	r2, r7, r4
 802778c:	3a15      	subs	r2, #21
 802778e:	f022 0203 	bic.w	r2, r2, #3
 8027792:	3204      	adds	r2, #4
 8027794:	f104 0115 	add.w	r1, r4, #21
 8027798:	428f      	cmp	r7, r1
 802779a:	bf38      	it	cc
 802779c:	2204      	movcc	r2, #4
 802779e:	9201      	str	r2, [sp, #4]
 80277a0:	9a02      	ldr	r2, [sp, #8]
 80277a2:	9303      	str	r3, [sp, #12]
 80277a4:	429a      	cmp	r2, r3
 80277a6:	d80c      	bhi.n	80277c2 <__multiply+0x9e>
 80277a8:	2e00      	cmp	r6, #0
 80277aa:	dd03      	ble.n	80277b4 <__multiply+0x90>
 80277ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80277b0:	2b00      	cmp	r3, #0
 80277b2:	d05a      	beq.n	802786a <__multiply+0x146>
 80277b4:	6106      	str	r6, [r0, #16]
 80277b6:	b005      	add	sp, #20
 80277b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80277bc:	f843 2b04 	str.w	r2, [r3], #4
 80277c0:	e7d8      	b.n	8027774 <__multiply+0x50>
 80277c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80277c6:	f1ba 0f00 	cmp.w	sl, #0
 80277ca:	d024      	beq.n	8027816 <__multiply+0xf2>
 80277cc:	f104 0e14 	add.w	lr, r4, #20
 80277d0:	46a9      	mov	r9, r5
 80277d2:	f04f 0c00 	mov.w	ip, #0
 80277d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80277da:	f8d9 1000 	ldr.w	r1, [r9]
 80277de:	fa1f fb82 	uxth.w	fp, r2
 80277e2:	b289      	uxth	r1, r1
 80277e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80277e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80277ec:	f8d9 2000 	ldr.w	r2, [r9]
 80277f0:	4461      	add	r1, ip
 80277f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80277f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80277fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80277fe:	b289      	uxth	r1, r1
 8027800:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8027804:	4577      	cmp	r7, lr
 8027806:	f849 1b04 	str.w	r1, [r9], #4
 802780a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802780e:	d8e2      	bhi.n	80277d6 <__multiply+0xb2>
 8027810:	9a01      	ldr	r2, [sp, #4]
 8027812:	f845 c002 	str.w	ip, [r5, r2]
 8027816:	9a03      	ldr	r2, [sp, #12]
 8027818:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 802781c:	3304      	adds	r3, #4
 802781e:	f1b9 0f00 	cmp.w	r9, #0
 8027822:	d020      	beq.n	8027866 <__multiply+0x142>
 8027824:	6829      	ldr	r1, [r5, #0]
 8027826:	f104 0c14 	add.w	ip, r4, #20
 802782a:	46ae      	mov	lr, r5
 802782c:	f04f 0a00 	mov.w	sl, #0
 8027830:	f8bc b000 	ldrh.w	fp, [ip]
 8027834:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8027838:	fb09 220b 	mla	r2, r9, fp, r2
 802783c:	4492      	add	sl, r2
 802783e:	b289      	uxth	r1, r1
 8027840:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8027844:	f84e 1b04 	str.w	r1, [lr], #4
 8027848:	f85c 2b04 	ldr.w	r2, [ip], #4
 802784c:	f8be 1000 	ldrh.w	r1, [lr]
 8027850:	0c12      	lsrs	r2, r2, #16
 8027852:	fb09 1102 	mla	r1, r9, r2, r1
 8027856:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 802785a:	4567      	cmp	r7, ip
 802785c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8027860:	d8e6      	bhi.n	8027830 <__multiply+0x10c>
 8027862:	9a01      	ldr	r2, [sp, #4]
 8027864:	50a9      	str	r1, [r5, r2]
 8027866:	3504      	adds	r5, #4
 8027868:	e79a      	b.n	80277a0 <__multiply+0x7c>
 802786a:	3e01      	subs	r6, #1
 802786c:	e79c      	b.n	80277a8 <__multiply+0x84>
 802786e:	bf00      	nop
 8027870:	08036db8 	.word	0x08036db8
 8027874:	08036ea8 	.word	0x08036ea8

08027878 <__pow5mult>:
 8027878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802787c:	4615      	mov	r5, r2
 802787e:	f012 0203 	ands.w	r2, r2, #3
 8027882:	4606      	mov	r6, r0
 8027884:	460f      	mov	r7, r1
 8027886:	d007      	beq.n	8027898 <__pow5mult+0x20>
 8027888:	4c25      	ldr	r4, [pc, #148]	; (8027920 <__pow5mult+0xa8>)
 802788a:	3a01      	subs	r2, #1
 802788c:	2300      	movs	r3, #0
 802788e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8027892:	f7ff fe51 	bl	8027538 <__multadd>
 8027896:	4607      	mov	r7, r0
 8027898:	10ad      	asrs	r5, r5, #2
 802789a:	d03d      	beq.n	8027918 <__pow5mult+0xa0>
 802789c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 802789e:	b97c      	cbnz	r4, 80278c0 <__pow5mult+0x48>
 80278a0:	2010      	movs	r0, #16
 80278a2:	f7fc fc41 	bl	8024128 <malloc>
 80278a6:	4602      	mov	r2, r0
 80278a8:	6270      	str	r0, [r6, #36]	; 0x24
 80278aa:	b928      	cbnz	r0, 80278b8 <__pow5mult+0x40>
 80278ac:	4b1d      	ldr	r3, [pc, #116]	; (8027924 <__pow5mult+0xac>)
 80278ae:	481e      	ldr	r0, [pc, #120]	; (8027928 <__pow5mult+0xb0>)
 80278b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80278b4:	f000 fc94 	bl	80281e0 <__assert_func>
 80278b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80278bc:	6004      	str	r4, [r0, #0]
 80278be:	60c4      	str	r4, [r0, #12]
 80278c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80278c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80278c8:	b94c      	cbnz	r4, 80278de <__pow5mult+0x66>
 80278ca:	f240 2171 	movw	r1, #625	; 0x271
 80278ce:	4630      	mov	r0, r6
 80278d0:	f7ff ff12 	bl	80276f8 <__i2b>
 80278d4:	2300      	movs	r3, #0
 80278d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80278da:	4604      	mov	r4, r0
 80278dc:	6003      	str	r3, [r0, #0]
 80278de:	f04f 0900 	mov.w	r9, #0
 80278e2:	07eb      	lsls	r3, r5, #31
 80278e4:	d50a      	bpl.n	80278fc <__pow5mult+0x84>
 80278e6:	4639      	mov	r1, r7
 80278e8:	4622      	mov	r2, r4
 80278ea:	4630      	mov	r0, r6
 80278ec:	f7ff ff1a 	bl	8027724 <__multiply>
 80278f0:	4639      	mov	r1, r7
 80278f2:	4680      	mov	r8, r0
 80278f4:	4630      	mov	r0, r6
 80278f6:	f7ff fdfd 	bl	80274f4 <_Bfree>
 80278fa:	4647      	mov	r7, r8
 80278fc:	106d      	asrs	r5, r5, #1
 80278fe:	d00b      	beq.n	8027918 <__pow5mult+0xa0>
 8027900:	6820      	ldr	r0, [r4, #0]
 8027902:	b938      	cbnz	r0, 8027914 <__pow5mult+0x9c>
 8027904:	4622      	mov	r2, r4
 8027906:	4621      	mov	r1, r4
 8027908:	4630      	mov	r0, r6
 802790a:	f7ff ff0b 	bl	8027724 <__multiply>
 802790e:	6020      	str	r0, [r4, #0]
 8027910:	f8c0 9000 	str.w	r9, [r0]
 8027914:	4604      	mov	r4, r0
 8027916:	e7e4      	b.n	80278e2 <__pow5mult+0x6a>
 8027918:	4638      	mov	r0, r7
 802791a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802791e:	bf00      	nop
 8027920:	08036ff8 	.word	0x08036ff8
 8027924:	08036d46 	.word	0x08036d46
 8027928:	08036ea8 	.word	0x08036ea8

0802792c <__lshift>:
 802792c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027930:	460c      	mov	r4, r1
 8027932:	6849      	ldr	r1, [r1, #4]
 8027934:	6923      	ldr	r3, [r4, #16]
 8027936:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802793a:	68a3      	ldr	r3, [r4, #8]
 802793c:	4607      	mov	r7, r0
 802793e:	4691      	mov	r9, r2
 8027940:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8027944:	f108 0601 	add.w	r6, r8, #1
 8027948:	42b3      	cmp	r3, r6
 802794a:	db0b      	blt.n	8027964 <__lshift+0x38>
 802794c:	4638      	mov	r0, r7
 802794e:	f7ff fd91 	bl	8027474 <_Balloc>
 8027952:	4605      	mov	r5, r0
 8027954:	b948      	cbnz	r0, 802796a <__lshift+0x3e>
 8027956:	4602      	mov	r2, r0
 8027958:	4b2a      	ldr	r3, [pc, #168]	; (8027a04 <__lshift+0xd8>)
 802795a:	482b      	ldr	r0, [pc, #172]	; (8027a08 <__lshift+0xdc>)
 802795c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8027960:	f000 fc3e 	bl	80281e0 <__assert_func>
 8027964:	3101      	adds	r1, #1
 8027966:	005b      	lsls	r3, r3, #1
 8027968:	e7ee      	b.n	8027948 <__lshift+0x1c>
 802796a:	2300      	movs	r3, #0
 802796c:	f100 0114 	add.w	r1, r0, #20
 8027970:	f100 0210 	add.w	r2, r0, #16
 8027974:	4618      	mov	r0, r3
 8027976:	4553      	cmp	r3, sl
 8027978:	db37      	blt.n	80279ea <__lshift+0xbe>
 802797a:	6920      	ldr	r0, [r4, #16]
 802797c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8027980:	f104 0314 	add.w	r3, r4, #20
 8027984:	f019 091f 	ands.w	r9, r9, #31
 8027988:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802798c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8027990:	d02f      	beq.n	80279f2 <__lshift+0xc6>
 8027992:	f1c9 0e20 	rsb	lr, r9, #32
 8027996:	468a      	mov	sl, r1
 8027998:	f04f 0c00 	mov.w	ip, #0
 802799c:	681a      	ldr	r2, [r3, #0]
 802799e:	fa02 f209 	lsl.w	r2, r2, r9
 80279a2:	ea42 020c 	orr.w	r2, r2, ip
 80279a6:	f84a 2b04 	str.w	r2, [sl], #4
 80279aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80279ae:	4298      	cmp	r0, r3
 80279b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80279b4:	d8f2      	bhi.n	802799c <__lshift+0x70>
 80279b6:	1b03      	subs	r3, r0, r4
 80279b8:	3b15      	subs	r3, #21
 80279ba:	f023 0303 	bic.w	r3, r3, #3
 80279be:	3304      	adds	r3, #4
 80279c0:	f104 0215 	add.w	r2, r4, #21
 80279c4:	4290      	cmp	r0, r2
 80279c6:	bf38      	it	cc
 80279c8:	2304      	movcc	r3, #4
 80279ca:	f841 c003 	str.w	ip, [r1, r3]
 80279ce:	f1bc 0f00 	cmp.w	ip, #0
 80279d2:	d001      	beq.n	80279d8 <__lshift+0xac>
 80279d4:	f108 0602 	add.w	r6, r8, #2
 80279d8:	3e01      	subs	r6, #1
 80279da:	4638      	mov	r0, r7
 80279dc:	612e      	str	r6, [r5, #16]
 80279de:	4621      	mov	r1, r4
 80279e0:	f7ff fd88 	bl	80274f4 <_Bfree>
 80279e4:	4628      	mov	r0, r5
 80279e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80279ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80279ee:	3301      	adds	r3, #1
 80279f0:	e7c1      	b.n	8027976 <__lshift+0x4a>
 80279f2:	3904      	subs	r1, #4
 80279f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80279f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80279fc:	4298      	cmp	r0, r3
 80279fe:	d8f9      	bhi.n	80279f4 <__lshift+0xc8>
 8027a00:	e7ea      	b.n	80279d8 <__lshift+0xac>
 8027a02:	bf00      	nop
 8027a04:	08036db8 	.word	0x08036db8
 8027a08:	08036ea8 	.word	0x08036ea8

08027a0c <__mcmp>:
 8027a0c:	b530      	push	{r4, r5, lr}
 8027a0e:	6902      	ldr	r2, [r0, #16]
 8027a10:	690c      	ldr	r4, [r1, #16]
 8027a12:	1b12      	subs	r2, r2, r4
 8027a14:	d10e      	bne.n	8027a34 <__mcmp+0x28>
 8027a16:	f100 0314 	add.w	r3, r0, #20
 8027a1a:	3114      	adds	r1, #20
 8027a1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8027a20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8027a24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8027a28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8027a2c:	42a5      	cmp	r5, r4
 8027a2e:	d003      	beq.n	8027a38 <__mcmp+0x2c>
 8027a30:	d305      	bcc.n	8027a3e <__mcmp+0x32>
 8027a32:	2201      	movs	r2, #1
 8027a34:	4610      	mov	r0, r2
 8027a36:	bd30      	pop	{r4, r5, pc}
 8027a38:	4283      	cmp	r3, r0
 8027a3a:	d3f3      	bcc.n	8027a24 <__mcmp+0x18>
 8027a3c:	e7fa      	b.n	8027a34 <__mcmp+0x28>
 8027a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8027a42:	e7f7      	b.n	8027a34 <__mcmp+0x28>

08027a44 <__mdiff>:
 8027a44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027a48:	460c      	mov	r4, r1
 8027a4a:	4606      	mov	r6, r0
 8027a4c:	4611      	mov	r1, r2
 8027a4e:	4620      	mov	r0, r4
 8027a50:	4690      	mov	r8, r2
 8027a52:	f7ff ffdb 	bl	8027a0c <__mcmp>
 8027a56:	1e05      	subs	r5, r0, #0
 8027a58:	d110      	bne.n	8027a7c <__mdiff+0x38>
 8027a5a:	4629      	mov	r1, r5
 8027a5c:	4630      	mov	r0, r6
 8027a5e:	f7ff fd09 	bl	8027474 <_Balloc>
 8027a62:	b930      	cbnz	r0, 8027a72 <__mdiff+0x2e>
 8027a64:	4b3a      	ldr	r3, [pc, #232]	; (8027b50 <__mdiff+0x10c>)
 8027a66:	4602      	mov	r2, r0
 8027a68:	f240 2132 	movw	r1, #562	; 0x232
 8027a6c:	4839      	ldr	r0, [pc, #228]	; (8027b54 <__mdiff+0x110>)
 8027a6e:	f000 fbb7 	bl	80281e0 <__assert_func>
 8027a72:	2301      	movs	r3, #1
 8027a74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8027a78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027a7c:	bfa4      	itt	ge
 8027a7e:	4643      	movge	r3, r8
 8027a80:	46a0      	movge	r8, r4
 8027a82:	4630      	mov	r0, r6
 8027a84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8027a88:	bfa6      	itte	ge
 8027a8a:	461c      	movge	r4, r3
 8027a8c:	2500      	movge	r5, #0
 8027a8e:	2501      	movlt	r5, #1
 8027a90:	f7ff fcf0 	bl	8027474 <_Balloc>
 8027a94:	b920      	cbnz	r0, 8027aa0 <__mdiff+0x5c>
 8027a96:	4b2e      	ldr	r3, [pc, #184]	; (8027b50 <__mdiff+0x10c>)
 8027a98:	4602      	mov	r2, r0
 8027a9a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8027a9e:	e7e5      	b.n	8027a6c <__mdiff+0x28>
 8027aa0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8027aa4:	6926      	ldr	r6, [r4, #16]
 8027aa6:	60c5      	str	r5, [r0, #12]
 8027aa8:	f104 0914 	add.w	r9, r4, #20
 8027aac:	f108 0514 	add.w	r5, r8, #20
 8027ab0:	f100 0e14 	add.w	lr, r0, #20
 8027ab4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8027ab8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8027abc:	f108 0210 	add.w	r2, r8, #16
 8027ac0:	46f2      	mov	sl, lr
 8027ac2:	2100      	movs	r1, #0
 8027ac4:	f859 3b04 	ldr.w	r3, [r9], #4
 8027ac8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8027acc:	fa1f f883 	uxth.w	r8, r3
 8027ad0:	fa11 f18b 	uxtah	r1, r1, fp
 8027ad4:	0c1b      	lsrs	r3, r3, #16
 8027ad6:	eba1 0808 	sub.w	r8, r1, r8
 8027ada:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8027ade:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8027ae2:	fa1f f888 	uxth.w	r8, r8
 8027ae6:	1419      	asrs	r1, r3, #16
 8027ae8:	454e      	cmp	r6, r9
 8027aea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8027aee:	f84a 3b04 	str.w	r3, [sl], #4
 8027af2:	d8e7      	bhi.n	8027ac4 <__mdiff+0x80>
 8027af4:	1b33      	subs	r3, r6, r4
 8027af6:	3b15      	subs	r3, #21
 8027af8:	f023 0303 	bic.w	r3, r3, #3
 8027afc:	3304      	adds	r3, #4
 8027afe:	3415      	adds	r4, #21
 8027b00:	42a6      	cmp	r6, r4
 8027b02:	bf38      	it	cc
 8027b04:	2304      	movcc	r3, #4
 8027b06:	441d      	add	r5, r3
 8027b08:	4473      	add	r3, lr
 8027b0a:	469e      	mov	lr, r3
 8027b0c:	462e      	mov	r6, r5
 8027b0e:	4566      	cmp	r6, ip
 8027b10:	d30e      	bcc.n	8027b30 <__mdiff+0xec>
 8027b12:	f10c 0203 	add.w	r2, ip, #3
 8027b16:	1b52      	subs	r2, r2, r5
 8027b18:	f022 0203 	bic.w	r2, r2, #3
 8027b1c:	3d03      	subs	r5, #3
 8027b1e:	45ac      	cmp	ip, r5
 8027b20:	bf38      	it	cc
 8027b22:	2200      	movcc	r2, #0
 8027b24:	441a      	add	r2, r3
 8027b26:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8027b2a:	b17b      	cbz	r3, 8027b4c <__mdiff+0x108>
 8027b2c:	6107      	str	r7, [r0, #16]
 8027b2e:	e7a3      	b.n	8027a78 <__mdiff+0x34>
 8027b30:	f856 8b04 	ldr.w	r8, [r6], #4
 8027b34:	fa11 f288 	uxtah	r2, r1, r8
 8027b38:	1414      	asrs	r4, r2, #16
 8027b3a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8027b3e:	b292      	uxth	r2, r2
 8027b40:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8027b44:	f84e 2b04 	str.w	r2, [lr], #4
 8027b48:	1421      	asrs	r1, r4, #16
 8027b4a:	e7e0      	b.n	8027b0e <__mdiff+0xca>
 8027b4c:	3f01      	subs	r7, #1
 8027b4e:	e7ea      	b.n	8027b26 <__mdiff+0xe2>
 8027b50:	08036db8 	.word	0x08036db8
 8027b54:	08036ea8 	.word	0x08036ea8

08027b58 <__ulp>:
 8027b58:	b082      	sub	sp, #8
 8027b5a:	ed8d 0b00 	vstr	d0, [sp]
 8027b5e:	9b01      	ldr	r3, [sp, #4]
 8027b60:	4912      	ldr	r1, [pc, #72]	; (8027bac <__ulp+0x54>)
 8027b62:	4019      	ands	r1, r3
 8027b64:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8027b68:	2900      	cmp	r1, #0
 8027b6a:	dd05      	ble.n	8027b78 <__ulp+0x20>
 8027b6c:	2200      	movs	r2, #0
 8027b6e:	460b      	mov	r3, r1
 8027b70:	ec43 2b10 	vmov	d0, r2, r3
 8027b74:	b002      	add	sp, #8
 8027b76:	4770      	bx	lr
 8027b78:	4249      	negs	r1, r1
 8027b7a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8027b7e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8027b82:	f04f 0200 	mov.w	r2, #0
 8027b86:	f04f 0300 	mov.w	r3, #0
 8027b8a:	da04      	bge.n	8027b96 <__ulp+0x3e>
 8027b8c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8027b90:	fa41 f300 	asr.w	r3, r1, r0
 8027b94:	e7ec      	b.n	8027b70 <__ulp+0x18>
 8027b96:	f1a0 0114 	sub.w	r1, r0, #20
 8027b9a:	291e      	cmp	r1, #30
 8027b9c:	bfda      	itte	le
 8027b9e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8027ba2:	fa20 f101 	lsrle.w	r1, r0, r1
 8027ba6:	2101      	movgt	r1, #1
 8027ba8:	460a      	mov	r2, r1
 8027baa:	e7e1      	b.n	8027b70 <__ulp+0x18>
 8027bac:	7ff00000 	.word	0x7ff00000

08027bb0 <__b2d>:
 8027bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027bb2:	6905      	ldr	r5, [r0, #16]
 8027bb4:	f100 0714 	add.w	r7, r0, #20
 8027bb8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8027bbc:	1f2e      	subs	r6, r5, #4
 8027bbe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8027bc2:	4620      	mov	r0, r4
 8027bc4:	f7ff fd48 	bl	8027658 <__hi0bits>
 8027bc8:	f1c0 0320 	rsb	r3, r0, #32
 8027bcc:	280a      	cmp	r0, #10
 8027bce:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8027c4c <__b2d+0x9c>
 8027bd2:	600b      	str	r3, [r1, #0]
 8027bd4:	dc14      	bgt.n	8027c00 <__b2d+0x50>
 8027bd6:	f1c0 0e0b 	rsb	lr, r0, #11
 8027bda:	fa24 f10e 	lsr.w	r1, r4, lr
 8027bde:	42b7      	cmp	r7, r6
 8027be0:	ea41 030c 	orr.w	r3, r1, ip
 8027be4:	bf34      	ite	cc
 8027be6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8027bea:	2100      	movcs	r1, #0
 8027bec:	3015      	adds	r0, #21
 8027bee:	fa04 f000 	lsl.w	r0, r4, r0
 8027bf2:	fa21 f10e 	lsr.w	r1, r1, lr
 8027bf6:	ea40 0201 	orr.w	r2, r0, r1
 8027bfa:	ec43 2b10 	vmov	d0, r2, r3
 8027bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8027c00:	42b7      	cmp	r7, r6
 8027c02:	bf3a      	itte	cc
 8027c04:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8027c08:	f1a5 0608 	subcc.w	r6, r5, #8
 8027c0c:	2100      	movcs	r1, #0
 8027c0e:	380b      	subs	r0, #11
 8027c10:	d017      	beq.n	8027c42 <__b2d+0x92>
 8027c12:	f1c0 0c20 	rsb	ip, r0, #32
 8027c16:	fa04 f500 	lsl.w	r5, r4, r0
 8027c1a:	42be      	cmp	r6, r7
 8027c1c:	fa21 f40c 	lsr.w	r4, r1, ip
 8027c20:	ea45 0504 	orr.w	r5, r5, r4
 8027c24:	bf8c      	ite	hi
 8027c26:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8027c2a:	2400      	movls	r4, #0
 8027c2c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8027c30:	fa01 f000 	lsl.w	r0, r1, r0
 8027c34:	fa24 f40c 	lsr.w	r4, r4, ip
 8027c38:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8027c3c:	ea40 0204 	orr.w	r2, r0, r4
 8027c40:	e7db      	b.n	8027bfa <__b2d+0x4a>
 8027c42:	ea44 030c 	orr.w	r3, r4, ip
 8027c46:	460a      	mov	r2, r1
 8027c48:	e7d7      	b.n	8027bfa <__b2d+0x4a>
 8027c4a:	bf00      	nop
 8027c4c:	3ff00000 	.word	0x3ff00000

08027c50 <__d2b>:
 8027c50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8027c54:	4689      	mov	r9, r1
 8027c56:	2101      	movs	r1, #1
 8027c58:	ec57 6b10 	vmov	r6, r7, d0
 8027c5c:	4690      	mov	r8, r2
 8027c5e:	f7ff fc09 	bl	8027474 <_Balloc>
 8027c62:	4604      	mov	r4, r0
 8027c64:	b930      	cbnz	r0, 8027c74 <__d2b+0x24>
 8027c66:	4602      	mov	r2, r0
 8027c68:	4b25      	ldr	r3, [pc, #148]	; (8027d00 <__d2b+0xb0>)
 8027c6a:	4826      	ldr	r0, [pc, #152]	; (8027d04 <__d2b+0xb4>)
 8027c6c:	f240 310a 	movw	r1, #778	; 0x30a
 8027c70:	f000 fab6 	bl	80281e0 <__assert_func>
 8027c74:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8027c78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8027c7c:	bb35      	cbnz	r5, 8027ccc <__d2b+0x7c>
 8027c7e:	2e00      	cmp	r6, #0
 8027c80:	9301      	str	r3, [sp, #4]
 8027c82:	d028      	beq.n	8027cd6 <__d2b+0x86>
 8027c84:	4668      	mov	r0, sp
 8027c86:	9600      	str	r6, [sp, #0]
 8027c88:	f7ff fd06 	bl	8027698 <__lo0bits>
 8027c8c:	9900      	ldr	r1, [sp, #0]
 8027c8e:	b300      	cbz	r0, 8027cd2 <__d2b+0x82>
 8027c90:	9a01      	ldr	r2, [sp, #4]
 8027c92:	f1c0 0320 	rsb	r3, r0, #32
 8027c96:	fa02 f303 	lsl.w	r3, r2, r3
 8027c9a:	430b      	orrs	r3, r1
 8027c9c:	40c2      	lsrs	r2, r0
 8027c9e:	6163      	str	r3, [r4, #20]
 8027ca0:	9201      	str	r2, [sp, #4]
 8027ca2:	9b01      	ldr	r3, [sp, #4]
 8027ca4:	61a3      	str	r3, [r4, #24]
 8027ca6:	2b00      	cmp	r3, #0
 8027ca8:	bf14      	ite	ne
 8027caa:	2202      	movne	r2, #2
 8027cac:	2201      	moveq	r2, #1
 8027cae:	6122      	str	r2, [r4, #16]
 8027cb0:	b1d5      	cbz	r5, 8027ce8 <__d2b+0x98>
 8027cb2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8027cb6:	4405      	add	r5, r0
 8027cb8:	f8c9 5000 	str.w	r5, [r9]
 8027cbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8027cc0:	f8c8 0000 	str.w	r0, [r8]
 8027cc4:	4620      	mov	r0, r4
 8027cc6:	b003      	add	sp, #12
 8027cc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8027ccc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8027cd0:	e7d5      	b.n	8027c7e <__d2b+0x2e>
 8027cd2:	6161      	str	r1, [r4, #20]
 8027cd4:	e7e5      	b.n	8027ca2 <__d2b+0x52>
 8027cd6:	a801      	add	r0, sp, #4
 8027cd8:	f7ff fcde 	bl	8027698 <__lo0bits>
 8027cdc:	9b01      	ldr	r3, [sp, #4]
 8027cde:	6163      	str	r3, [r4, #20]
 8027ce0:	2201      	movs	r2, #1
 8027ce2:	6122      	str	r2, [r4, #16]
 8027ce4:	3020      	adds	r0, #32
 8027ce6:	e7e3      	b.n	8027cb0 <__d2b+0x60>
 8027ce8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8027cec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8027cf0:	f8c9 0000 	str.w	r0, [r9]
 8027cf4:	6918      	ldr	r0, [r3, #16]
 8027cf6:	f7ff fcaf 	bl	8027658 <__hi0bits>
 8027cfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8027cfe:	e7df      	b.n	8027cc0 <__d2b+0x70>
 8027d00:	08036db8 	.word	0x08036db8
 8027d04:	08036ea8 	.word	0x08036ea8

08027d08 <__ratio>:
 8027d08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027d0c:	4688      	mov	r8, r1
 8027d0e:	4669      	mov	r1, sp
 8027d10:	4681      	mov	r9, r0
 8027d12:	f7ff ff4d 	bl	8027bb0 <__b2d>
 8027d16:	a901      	add	r1, sp, #4
 8027d18:	4640      	mov	r0, r8
 8027d1a:	ec55 4b10 	vmov	r4, r5, d0
 8027d1e:	f7ff ff47 	bl	8027bb0 <__b2d>
 8027d22:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8027d26:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8027d2a:	eba3 0c02 	sub.w	ip, r3, r2
 8027d2e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8027d32:	1a9b      	subs	r3, r3, r2
 8027d34:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8027d38:	ec51 0b10 	vmov	r0, r1, d0
 8027d3c:	2b00      	cmp	r3, #0
 8027d3e:	bfd6      	itet	le
 8027d40:	460a      	movle	r2, r1
 8027d42:	462a      	movgt	r2, r5
 8027d44:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8027d48:	468b      	mov	fp, r1
 8027d4a:	462f      	mov	r7, r5
 8027d4c:	bfd4      	ite	le
 8027d4e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8027d52:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8027d56:	4620      	mov	r0, r4
 8027d58:	ee10 2a10 	vmov	r2, s0
 8027d5c:	465b      	mov	r3, fp
 8027d5e:	4639      	mov	r1, r7
 8027d60:	f7e9 f8dc 	bl	8010f1c <__aeabi_ddiv>
 8027d64:	ec41 0b10 	vmov	d0, r0, r1
 8027d68:	b003      	add	sp, #12
 8027d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08027d6e <__copybits>:
 8027d6e:	3901      	subs	r1, #1
 8027d70:	b570      	push	{r4, r5, r6, lr}
 8027d72:	1149      	asrs	r1, r1, #5
 8027d74:	6914      	ldr	r4, [r2, #16]
 8027d76:	3101      	adds	r1, #1
 8027d78:	f102 0314 	add.w	r3, r2, #20
 8027d7c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8027d80:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8027d84:	1f05      	subs	r5, r0, #4
 8027d86:	42a3      	cmp	r3, r4
 8027d88:	d30c      	bcc.n	8027da4 <__copybits+0x36>
 8027d8a:	1aa3      	subs	r3, r4, r2
 8027d8c:	3b11      	subs	r3, #17
 8027d8e:	f023 0303 	bic.w	r3, r3, #3
 8027d92:	3211      	adds	r2, #17
 8027d94:	42a2      	cmp	r2, r4
 8027d96:	bf88      	it	hi
 8027d98:	2300      	movhi	r3, #0
 8027d9a:	4418      	add	r0, r3
 8027d9c:	2300      	movs	r3, #0
 8027d9e:	4288      	cmp	r0, r1
 8027da0:	d305      	bcc.n	8027dae <__copybits+0x40>
 8027da2:	bd70      	pop	{r4, r5, r6, pc}
 8027da4:	f853 6b04 	ldr.w	r6, [r3], #4
 8027da8:	f845 6f04 	str.w	r6, [r5, #4]!
 8027dac:	e7eb      	b.n	8027d86 <__copybits+0x18>
 8027dae:	f840 3b04 	str.w	r3, [r0], #4
 8027db2:	e7f4      	b.n	8027d9e <__copybits+0x30>

08027db4 <__any_on>:
 8027db4:	f100 0214 	add.w	r2, r0, #20
 8027db8:	6900      	ldr	r0, [r0, #16]
 8027dba:	114b      	asrs	r3, r1, #5
 8027dbc:	4298      	cmp	r0, r3
 8027dbe:	b510      	push	{r4, lr}
 8027dc0:	db11      	blt.n	8027de6 <__any_on+0x32>
 8027dc2:	dd0a      	ble.n	8027dda <__any_on+0x26>
 8027dc4:	f011 011f 	ands.w	r1, r1, #31
 8027dc8:	d007      	beq.n	8027dda <__any_on+0x26>
 8027dca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8027dce:	fa24 f001 	lsr.w	r0, r4, r1
 8027dd2:	fa00 f101 	lsl.w	r1, r0, r1
 8027dd6:	428c      	cmp	r4, r1
 8027dd8:	d10b      	bne.n	8027df2 <__any_on+0x3e>
 8027dda:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8027dde:	4293      	cmp	r3, r2
 8027de0:	d803      	bhi.n	8027dea <__any_on+0x36>
 8027de2:	2000      	movs	r0, #0
 8027de4:	bd10      	pop	{r4, pc}
 8027de6:	4603      	mov	r3, r0
 8027de8:	e7f7      	b.n	8027dda <__any_on+0x26>
 8027dea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8027dee:	2900      	cmp	r1, #0
 8027df0:	d0f5      	beq.n	8027dde <__any_on+0x2a>
 8027df2:	2001      	movs	r0, #1
 8027df4:	e7f6      	b.n	8027de4 <__any_on+0x30>

08027df6 <_calloc_r>:
 8027df6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8027df8:	fba1 2402 	umull	r2, r4, r1, r2
 8027dfc:	b94c      	cbnz	r4, 8027e12 <_calloc_r+0x1c>
 8027dfe:	4611      	mov	r1, r2
 8027e00:	9201      	str	r2, [sp, #4]
 8027e02:	f7fc fa23 	bl	802424c <_malloc_r>
 8027e06:	9a01      	ldr	r2, [sp, #4]
 8027e08:	4605      	mov	r5, r0
 8027e0a:	b930      	cbnz	r0, 8027e1a <_calloc_r+0x24>
 8027e0c:	4628      	mov	r0, r5
 8027e0e:	b003      	add	sp, #12
 8027e10:	bd30      	pop	{r4, r5, pc}
 8027e12:	220c      	movs	r2, #12
 8027e14:	6002      	str	r2, [r0, #0]
 8027e16:	2500      	movs	r5, #0
 8027e18:	e7f8      	b.n	8027e0c <_calloc_r+0x16>
 8027e1a:	4621      	mov	r1, r4
 8027e1c:	f7fc f9a2 	bl	8024164 <memset>
 8027e20:	e7f4      	b.n	8027e0c <_calloc_r+0x16>

08027e22 <__ssputs_r>:
 8027e22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027e26:	688e      	ldr	r6, [r1, #8]
 8027e28:	429e      	cmp	r6, r3
 8027e2a:	4682      	mov	sl, r0
 8027e2c:	460c      	mov	r4, r1
 8027e2e:	4690      	mov	r8, r2
 8027e30:	461f      	mov	r7, r3
 8027e32:	d838      	bhi.n	8027ea6 <__ssputs_r+0x84>
 8027e34:	898a      	ldrh	r2, [r1, #12]
 8027e36:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8027e3a:	d032      	beq.n	8027ea2 <__ssputs_r+0x80>
 8027e3c:	6825      	ldr	r5, [r4, #0]
 8027e3e:	6909      	ldr	r1, [r1, #16]
 8027e40:	eba5 0901 	sub.w	r9, r5, r1
 8027e44:	6965      	ldr	r5, [r4, #20]
 8027e46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8027e4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8027e4e:	3301      	adds	r3, #1
 8027e50:	444b      	add	r3, r9
 8027e52:	106d      	asrs	r5, r5, #1
 8027e54:	429d      	cmp	r5, r3
 8027e56:	bf38      	it	cc
 8027e58:	461d      	movcc	r5, r3
 8027e5a:	0553      	lsls	r3, r2, #21
 8027e5c:	d531      	bpl.n	8027ec2 <__ssputs_r+0xa0>
 8027e5e:	4629      	mov	r1, r5
 8027e60:	f7fc f9f4 	bl	802424c <_malloc_r>
 8027e64:	4606      	mov	r6, r0
 8027e66:	b950      	cbnz	r0, 8027e7e <__ssputs_r+0x5c>
 8027e68:	230c      	movs	r3, #12
 8027e6a:	f8ca 3000 	str.w	r3, [sl]
 8027e6e:	89a3      	ldrh	r3, [r4, #12]
 8027e70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8027e74:	81a3      	strh	r3, [r4, #12]
 8027e76:	f04f 30ff 	mov.w	r0, #4294967295
 8027e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8027e7e:	6921      	ldr	r1, [r4, #16]
 8027e80:	464a      	mov	r2, r9
 8027e82:	f7fc f961 	bl	8024148 <memcpy>
 8027e86:	89a3      	ldrh	r3, [r4, #12]
 8027e88:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8027e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8027e90:	81a3      	strh	r3, [r4, #12]
 8027e92:	6126      	str	r6, [r4, #16]
 8027e94:	6165      	str	r5, [r4, #20]
 8027e96:	444e      	add	r6, r9
 8027e98:	eba5 0509 	sub.w	r5, r5, r9
 8027e9c:	6026      	str	r6, [r4, #0]
 8027e9e:	60a5      	str	r5, [r4, #8]
 8027ea0:	463e      	mov	r6, r7
 8027ea2:	42be      	cmp	r6, r7
 8027ea4:	d900      	bls.n	8027ea8 <__ssputs_r+0x86>
 8027ea6:	463e      	mov	r6, r7
 8027ea8:	6820      	ldr	r0, [r4, #0]
 8027eaa:	4632      	mov	r2, r6
 8027eac:	4641      	mov	r1, r8
 8027eae:	f000 fa0b 	bl	80282c8 <memmove>
 8027eb2:	68a3      	ldr	r3, [r4, #8]
 8027eb4:	1b9b      	subs	r3, r3, r6
 8027eb6:	60a3      	str	r3, [r4, #8]
 8027eb8:	6823      	ldr	r3, [r4, #0]
 8027eba:	4433      	add	r3, r6
 8027ebc:	6023      	str	r3, [r4, #0]
 8027ebe:	2000      	movs	r0, #0
 8027ec0:	e7db      	b.n	8027e7a <__ssputs_r+0x58>
 8027ec2:	462a      	mov	r2, r5
 8027ec4:	f000 fa1a 	bl	80282fc <_realloc_r>
 8027ec8:	4606      	mov	r6, r0
 8027eca:	2800      	cmp	r0, #0
 8027ecc:	d1e1      	bne.n	8027e92 <__ssputs_r+0x70>
 8027ece:	6921      	ldr	r1, [r4, #16]
 8027ed0:	4650      	mov	r0, sl
 8027ed2:	f7fc f94f 	bl	8024174 <_free_r>
 8027ed6:	e7c7      	b.n	8027e68 <__ssputs_r+0x46>

08027ed8 <_svfiprintf_r>:
 8027ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027edc:	4698      	mov	r8, r3
 8027ede:	898b      	ldrh	r3, [r1, #12]
 8027ee0:	061b      	lsls	r3, r3, #24
 8027ee2:	b09d      	sub	sp, #116	; 0x74
 8027ee4:	4607      	mov	r7, r0
 8027ee6:	460d      	mov	r5, r1
 8027ee8:	4614      	mov	r4, r2
 8027eea:	d50e      	bpl.n	8027f0a <_svfiprintf_r+0x32>
 8027eec:	690b      	ldr	r3, [r1, #16]
 8027eee:	b963      	cbnz	r3, 8027f0a <_svfiprintf_r+0x32>
 8027ef0:	2140      	movs	r1, #64	; 0x40
 8027ef2:	f7fc f9ab 	bl	802424c <_malloc_r>
 8027ef6:	6028      	str	r0, [r5, #0]
 8027ef8:	6128      	str	r0, [r5, #16]
 8027efa:	b920      	cbnz	r0, 8027f06 <_svfiprintf_r+0x2e>
 8027efc:	230c      	movs	r3, #12
 8027efe:	603b      	str	r3, [r7, #0]
 8027f00:	f04f 30ff 	mov.w	r0, #4294967295
 8027f04:	e0d1      	b.n	80280aa <_svfiprintf_r+0x1d2>
 8027f06:	2340      	movs	r3, #64	; 0x40
 8027f08:	616b      	str	r3, [r5, #20]
 8027f0a:	2300      	movs	r3, #0
 8027f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8027f0e:	2320      	movs	r3, #32
 8027f10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8027f14:	f8cd 800c 	str.w	r8, [sp, #12]
 8027f18:	2330      	movs	r3, #48	; 0x30
 8027f1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80280c4 <_svfiprintf_r+0x1ec>
 8027f1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8027f22:	f04f 0901 	mov.w	r9, #1
 8027f26:	4623      	mov	r3, r4
 8027f28:	469a      	mov	sl, r3
 8027f2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8027f2e:	b10a      	cbz	r2, 8027f34 <_svfiprintf_r+0x5c>
 8027f30:	2a25      	cmp	r2, #37	; 0x25
 8027f32:	d1f9      	bne.n	8027f28 <_svfiprintf_r+0x50>
 8027f34:	ebba 0b04 	subs.w	fp, sl, r4
 8027f38:	d00b      	beq.n	8027f52 <_svfiprintf_r+0x7a>
 8027f3a:	465b      	mov	r3, fp
 8027f3c:	4622      	mov	r2, r4
 8027f3e:	4629      	mov	r1, r5
 8027f40:	4638      	mov	r0, r7
 8027f42:	f7ff ff6e 	bl	8027e22 <__ssputs_r>
 8027f46:	3001      	adds	r0, #1
 8027f48:	f000 80aa 	beq.w	80280a0 <_svfiprintf_r+0x1c8>
 8027f4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8027f4e:	445a      	add	r2, fp
 8027f50:	9209      	str	r2, [sp, #36]	; 0x24
 8027f52:	f89a 3000 	ldrb.w	r3, [sl]
 8027f56:	2b00      	cmp	r3, #0
 8027f58:	f000 80a2 	beq.w	80280a0 <_svfiprintf_r+0x1c8>
 8027f5c:	2300      	movs	r3, #0
 8027f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8027f62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8027f66:	f10a 0a01 	add.w	sl, sl, #1
 8027f6a:	9304      	str	r3, [sp, #16]
 8027f6c:	9307      	str	r3, [sp, #28]
 8027f6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8027f72:	931a      	str	r3, [sp, #104]	; 0x68
 8027f74:	4654      	mov	r4, sl
 8027f76:	2205      	movs	r2, #5
 8027f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8027f7c:	4851      	ldr	r0, [pc, #324]	; (80280c4 <_svfiprintf_r+0x1ec>)
 8027f7e:	f7e8 fc97 	bl	80108b0 <memchr>
 8027f82:	9a04      	ldr	r2, [sp, #16]
 8027f84:	b9d8      	cbnz	r0, 8027fbe <_svfiprintf_r+0xe6>
 8027f86:	06d0      	lsls	r0, r2, #27
 8027f88:	bf44      	itt	mi
 8027f8a:	2320      	movmi	r3, #32
 8027f8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8027f90:	0711      	lsls	r1, r2, #28
 8027f92:	bf44      	itt	mi
 8027f94:	232b      	movmi	r3, #43	; 0x2b
 8027f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8027f9a:	f89a 3000 	ldrb.w	r3, [sl]
 8027f9e:	2b2a      	cmp	r3, #42	; 0x2a
 8027fa0:	d015      	beq.n	8027fce <_svfiprintf_r+0xf6>
 8027fa2:	9a07      	ldr	r2, [sp, #28]
 8027fa4:	4654      	mov	r4, sl
 8027fa6:	2000      	movs	r0, #0
 8027fa8:	f04f 0c0a 	mov.w	ip, #10
 8027fac:	4621      	mov	r1, r4
 8027fae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8027fb2:	3b30      	subs	r3, #48	; 0x30
 8027fb4:	2b09      	cmp	r3, #9
 8027fb6:	d94e      	bls.n	8028056 <_svfiprintf_r+0x17e>
 8027fb8:	b1b0      	cbz	r0, 8027fe8 <_svfiprintf_r+0x110>
 8027fba:	9207      	str	r2, [sp, #28]
 8027fbc:	e014      	b.n	8027fe8 <_svfiprintf_r+0x110>
 8027fbe:	eba0 0308 	sub.w	r3, r0, r8
 8027fc2:	fa09 f303 	lsl.w	r3, r9, r3
 8027fc6:	4313      	orrs	r3, r2
 8027fc8:	9304      	str	r3, [sp, #16]
 8027fca:	46a2      	mov	sl, r4
 8027fcc:	e7d2      	b.n	8027f74 <_svfiprintf_r+0x9c>
 8027fce:	9b03      	ldr	r3, [sp, #12]
 8027fd0:	1d19      	adds	r1, r3, #4
 8027fd2:	681b      	ldr	r3, [r3, #0]
 8027fd4:	9103      	str	r1, [sp, #12]
 8027fd6:	2b00      	cmp	r3, #0
 8027fd8:	bfbb      	ittet	lt
 8027fda:	425b      	neglt	r3, r3
 8027fdc:	f042 0202 	orrlt.w	r2, r2, #2
 8027fe0:	9307      	strge	r3, [sp, #28]
 8027fe2:	9307      	strlt	r3, [sp, #28]
 8027fe4:	bfb8      	it	lt
 8027fe6:	9204      	strlt	r2, [sp, #16]
 8027fe8:	7823      	ldrb	r3, [r4, #0]
 8027fea:	2b2e      	cmp	r3, #46	; 0x2e
 8027fec:	d10c      	bne.n	8028008 <_svfiprintf_r+0x130>
 8027fee:	7863      	ldrb	r3, [r4, #1]
 8027ff0:	2b2a      	cmp	r3, #42	; 0x2a
 8027ff2:	d135      	bne.n	8028060 <_svfiprintf_r+0x188>
 8027ff4:	9b03      	ldr	r3, [sp, #12]
 8027ff6:	1d1a      	adds	r2, r3, #4
 8027ff8:	681b      	ldr	r3, [r3, #0]
 8027ffa:	9203      	str	r2, [sp, #12]
 8027ffc:	2b00      	cmp	r3, #0
 8027ffe:	bfb8      	it	lt
 8028000:	f04f 33ff 	movlt.w	r3, #4294967295
 8028004:	3402      	adds	r4, #2
 8028006:	9305      	str	r3, [sp, #20]
 8028008:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80280d4 <_svfiprintf_r+0x1fc>
 802800c:	7821      	ldrb	r1, [r4, #0]
 802800e:	2203      	movs	r2, #3
 8028010:	4650      	mov	r0, sl
 8028012:	f7e8 fc4d 	bl	80108b0 <memchr>
 8028016:	b140      	cbz	r0, 802802a <_svfiprintf_r+0x152>
 8028018:	2340      	movs	r3, #64	; 0x40
 802801a:	eba0 000a 	sub.w	r0, r0, sl
 802801e:	fa03 f000 	lsl.w	r0, r3, r0
 8028022:	9b04      	ldr	r3, [sp, #16]
 8028024:	4303      	orrs	r3, r0
 8028026:	3401      	adds	r4, #1
 8028028:	9304      	str	r3, [sp, #16]
 802802a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802802e:	4826      	ldr	r0, [pc, #152]	; (80280c8 <_svfiprintf_r+0x1f0>)
 8028030:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8028034:	2206      	movs	r2, #6
 8028036:	f7e8 fc3b 	bl	80108b0 <memchr>
 802803a:	2800      	cmp	r0, #0
 802803c:	d038      	beq.n	80280b0 <_svfiprintf_r+0x1d8>
 802803e:	4b23      	ldr	r3, [pc, #140]	; (80280cc <_svfiprintf_r+0x1f4>)
 8028040:	bb1b      	cbnz	r3, 802808a <_svfiprintf_r+0x1b2>
 8028042:	9b03      	ldr	r3, [sp, #12]
 8028044:	3307      	adds	r3, #7
 8028046:	f023 0307 	bic.w	r3, r3, #7
 802804a:	3308      	adds	r3, #8
 802804c:	9303      	str	r3, [sp, #12]
 802804e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028050:	4433      	add	r3, r6
 8028052:	9309      	str	r3, [sp, #36]	; 0x24
 8028054:	e767      	b.n	8027f26 <_svfiprintf_r+0x4e>
 8028056:	fb0c 3202 	mla	r2, ip, r2, r3
 802805a:	460c      	mov	r4, r1
 802805c:	2001      	movs	r0, #1
 802805e:	e7a5      	b.n	8027fac <_svfiprintf_r+0xd4>
 8028060:	2300      	movs	r3, #0
 8028062:	3401      	adds	r4, #1
 8028064:	9305      	str	r3, [sp, #20]
 8028066:	4619      	mov	r1, r3
 8028068:	f04f 0c0a 	mov.w	ip, #10
 802806c:	4620      	mov	r0, r4
 802806e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8028072:	3a30      	subs	r2, #48	; 0x30
 8028074:	2a09      	cmp	r2, #9
 8028076:	d903      	bls.n	8028080 <_svfiprintf_r+0x1a8>
 8028078:	2b00      	cmp	r3, #0
 802807a:	d0c5      	beq.n	8028008 <_svfiprintf_r+0x130>
 802807c:	9105      	str	r1, [sp, #20]
 802807e:	e7c3      	b.n	8028008 <_svfiprintf_r+0x130>
 8028080:	fb0c 2101 	mla	r1, ip, r1, r2
 8028084:	4604      	mov	r4, r0
 8028086:	2301      	movs	r3, #1
 8028088:	e7f0      	b.n	802806c <_svfiprintf_r+0x194>
 802808a:	ab03      	add	r3, sp, #12
 802808c:	9300      	str	r3, [sp, #0]
 802808e:	462a      	mov	r2, r5
 8028090:	4b0f      	ldr	r3, [pc, #60]	; (80280d0 <_svfiprintf_r+0x1f8>)
 8028092:	a904      	add	r1, sp, #16
 8028094:	4638      	mov	r0, r7
 8028096:	f7fc f9ed 	bl	8024474 <_printf_float>
 802809a:	1c42      	adds	r2, r0, #1
 802809c:	4606      	mov	r6, r0
 802809e:	d1d6      	bne.n	802804e <_svfiprintf_r+0x176>
 80280a0:	89ab      	ldrh	r3, [r5, #12]
 80280a2:	065b      	lsls	r3, r3, #25
 80280a4:	f53f af2c 	bmi.w	8027f00 <_svfiprintf_r+0x28>
 80280a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80280aa:	b01d      	add	sp, #116	; 0x74
 80280ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80280b0:	ab03      	add	r3, sp, #12
 80280b2:	9300      	str	r3, [sp, #0]
 80280b4:	462a      	mov	r2, r5
 80280b6:	4b06      	ldr	r3, [pc, #24]	; (80280d0 <_svfiprintf_r+0x1f8>)
 80280b8:	a904      	add	r1, sp, #16
 80280ba:	4638      	mov	r0, r7
 80280bc:	f7fc fc7e 	bl	80249bc <_printf_i>
 80280c0:	e7eb      	b.n	802809a <_svfiprintf_r+0x1c2>
 80280c2:	bf00      	nop
 80280c4:	08037004 	.word	0x08037004
 80280c8:	0803700e 	.word	0x0803700e
 80280cc:	08024475 	.word	0x08024475
 80280d0:	08027e23 	.word	0x08027e23
 80280d4:	0803700a 	.word	0x0803700a

080280d8 <nan>:
 80280d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80280e0 <nan+0x8>
 80280dc:	4770      	bx	lr
 80280de:	bf00      	nop
 80280e0:	00000000 	.word	0x00000000
 80280e4:	7ff80000 	.word	0x7ff80000

080280e8 <nanf>:
 80280e8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80280f0 <nanf+0x8>
 80280ec:	4770      	bx	lr
 80280ee:	bf00      	nop
 80280f0:	7fc00000 	.word	0x7fc00000

080280f4 <__sread>:
 80280f4:	b510      	push	{r4, lr}
 80280f6:	460c      	mov	r4, r1
 80280f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80280fc:	f000 fa86 	bl	802860c <_read_r>
 8028100:	2800      	cmp	r0, #0
 8028102:	bfab      	itete	ge
 8028104:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8028106:	89a3      	ldrhlt	r3, [r4, #12]
 8028108:	181b      	addge	r3, r3, r0
 802810a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802810e:	bfac      	ite	ge
 8028110:	6563      	strge	r3, [r4, #84]	; 0x54
 8028112:	81a3      	strhlt	r3, [r4, #12]
 8028114:	bd10      	pop	{r4, pc}

08028116 <__swrite>:
 8028116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802811a:	461f      	mov	r7, r3
 802811c:	898b      	ldrh	r3, [r1, #12]
 802811e:	05db      	lsls	r3, r3, #23
 8028120:	4605      	mov	r5, r0
 8028122:	460c      	mov	r4, r1
 8028124:	4616      	mov	r6, r2
 8028126:	d505      	bpl.n	8028134 <__swrite+0x1e>
 8028128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802812c:	2302      	movs	r3, #2
 802812e:	2200      	movs	r2, #0
 8028130:	f000 f8b8 	bl	80282a4 <_lseek_r>
 8028134:	89a3      	ldrh	r3, [r4, #12]
 8028136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802813a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802813e:	81a3      	strh	r3, [r4, #12]
 8028140:	4632      	mov	r2, r6
 8028142:	463b      	mov	r3, r7
 8028144:	4628      	mov	r0, r5
 8028146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802814a:	f000 b837 	b.w	80281bc <_write_r>

0802814e <__sseek>:
 802814e:	b510      	push	{r4, lr}
 8028150:	460c      	mov	r4, r1
 8028152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028156:	f000 f8a5 	bl	80282a4 <_lseek_r>
 802815a:	1c43      	adds	r3, r0, #1
 802815c:	89a3      	ldrh	r3, [r4, #12]
 802815e:	bf15      	itete	ne
 8028160:	6560      	strne	r0, [r4, #84]	; 0x54
 8028162:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8028166:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802816a:	81a3      	strheq	r3, [r4, #12]
 802816c:	bf18      	it	ne
 802816e:	81a3      	strhne	r3, [r4, #12]
 8028170:	bd10      	pop	{r4, pc}

08028172 <__sclose>:
 8028172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028176:	f000 b851 	b.w	802821c <_close_r>

0802817a <strncmp>:
 802817a:	b510      	push	{r4, lr}
 802817c:	b17a      	cbz	r2, 802819e <strncmp+0x24>
 802817e:	4603      	mov	r3, r0
 8028180:	3901      	subs	r1, #1
 8028182:	1884      	adds	r4, r0, r2
 8028184:	f813 0b01 	ldrb.w	r0, [r3], #1
 8028188:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 802818c:	4290      	cmp	r0, r2
 802818e:	d101      	bne.n	8028194 <strncmp+0x1a>
 8028190:	42a3      	cmp	r3, r4
 8028192:	d101      	bne.n	8028198 <strncmp+0x1e>
 8028194:	1a80      	subs	r0, r0, r2
 8028196:	bd10      	pop	{r4, pc}
 8028198:	2800      	cmp	r0, #0
 802819a:	d1f3      	bne.n	8028184 <strncmp+0xa>
 802819c:	e7fa      	b.n	8028194 <strncmp+0x1a>
 802819e:	4610      	mov	r0, r2
 80281a0:	e7f9      	b.n	8028196 <strncmp+0x1c>

080281a2 <__ascii_wctomb>:
 80281a2:	b149      	cbz	r1, 80281b8 <__ascii_wctomb+0x16>
 80281a4:	2aff      	cmp	r2, #255	; 0xff
 80281a6:	bf85      	ittet	hi
 80281a8:	238a      	movhi	r3, #138	; 0x8a
 80281aa:	6003      	strhi	r3, [r0, #0]
 80281ac:	700a      	strbls	r2, [r1, #0]
 80281ae:	f04f 30ff 	movhi.w	r0, #4294967295
 80281b2:	bf98      	it	ls
 80281b4:	2001      	movls	r0, #1
 80281b6:	4770      	bx	lr
 80281b8:	4608      	mov	r0, r1
 80281ba:	4770      	bx	lr

080281bc <_write_r>:
 80281bc:	b538      	push	{r3, r4, r5, lr}
 80281be:	4d07      	ldr	r5, [pc, #28]	; (80281dc <_write_r+0x20>)
 80281c0:	4604      	mov	r4, r0
 80281c2:	4608      	mov	r0, r1
 80281c4:	4611      	mov	r1, r2
 80281c6:	2200      	movs	r2, #0
 80281c8:	602a      	str	r2, [r5, #0]
 80281ca:	461a      	mov	r2, r3
 80281cc:	f7e9 fde5 	bl	8011d9a <_write>
 80281d0:	1c43      	adds	r3, r0, #1
 80281d2:	d102      	bne.n	80281da <_write_r+0x1e>
 80281d4:	682b      	ldr	r3, [r5, #0]
 80281d6:	b103      	cbz	r3, 80281da <_write_r+0x1e>
 80281d8:	6023      	str	r3, [r4, #0]
 80281da:	bd38      	pop	{r3, r4, r5, pc}
 80281dc:	2000d3d0 	.word	0x2000d3d0

080281e0 <__assert_func>:
 80281e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80281e2:	4614      	mov	r4, r2
 80281e4:	461a      	mov	r2, r3
 80281e6:	4b09      	ldr	r3, [pc, #36]	; (802820c <__assert_func+0x2c>)
 80281e8:	681b      	ldr	r3, [r3, #0]
 80281ea:	4605      	mov	r5, r0
 80281ec:	68d8      	ldr	r0, [r3, #12]
 80281ee:	b14c      	cbz	r4, 8028204 <__assert_func+0x24>
 80281f0:	4b07      	ldr	r3, [pc, #28]	; (8028210 <__assert_func+0x30>)
 80281f2:	9100      	str	r1, [sp, #0]
 80281f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80281f8:	4906      	ldr	r1, [pc, #24]	; (8028214 <__assert_func+0x34>)
 80281fa:	462b      	mov	r3, r5
 80281fc:	f000 f81e 	bl	802823c <fiprintf>
 8028200:	f000 fa16 	bl	8028630 <abort>
 8028204:	4b04      	ldr	r3, [pc, #16]	; (8028218 <__assert_func+0x38>)
 8028206:	461c      	mov	r4, r3
 8028208:	e7f3      	b.n	80281f2 <__assert_func+0x12>
 802820a:	bf00      	nop
 802820c:	20000108 	.word	0x20000108
 8028210:	08037015 	.word	0x08037015
 8028214:	08037022 	.word	0x08037022
 8028218:	08037050 	.word	0x08037050

0802821c <_close_r>:
 802821c:	b538      	push	{r3, r4, r5, lr}
 802821e:	4d06      	ldr	r5, [pc, #24]	; (8028238 <_close_r+0x1c>)
 8028220:	2300      	movs	r3, #0
 8028222:	4604      	mov	r4, r0
 8028224:	4608      	mov	r0, r1
 8028226:	602b      	str	r3, [r5, #0]
 8028228:	f7e9 fdd3 	bl	8011dd2 <_close>
 802822c:	1c43      	adds	r3, r0, #1
 802822e:	d102      	bne.n	8028236 <_close_r+0x1a>
 8028230:	682b      	ldr	r3, [r5, #0]
 8028232:	b103      	cbz	r3, 8028236 <_close_r+0x1a>
 8028234:	6023      	str	r3, [r4, #0]
 8028236:	bd38      	pop	{r3, r4, r5, pc}
 8028238:	2000d3d0 	.word	0x2000d3d0

0802823c <fiprintf>:
 802823c:	b40e      	push	{r1, r2, r3}
 802823e:	b503      	push	{r0, r1, lr}
 8028240:	4601      	mov	r1, r0
 8028242:	ab03      	add	r3, sp, #12
 8028244:	4805      	ldr	r0, [pc, #20]	; (802825c <fiprintf+0x20>)
 8028246:	f853 2b04 	ldr.w	r2, [r3], #4
 802824a:	6800      	ldr	r0, [r0, #0]
 802824c:	9301      	str	r3, [sp, #4]
 802824e:	f000 f8ad 	bl	80283ac <_vfiprintf_r>
 8028252:	b002      	add	sp, #8
 8028254:	f85d eb04 	ldr.w	lr, [sp], #4
 8028258:	b003      	add	sp, #12
 802825a:	4770      	bx	lr
 802825c:	20000108 	.word	0x20000108

08028260 <_fstat_r>:
 8028260:	b538      	push	{r3, r4, r5, lr}
 8028262:	4d07      	ldr	r5, [pc, #28]	; (8028280 <_fstat_r+0x20>)
 8028264:	2300      	movs	r3, #0
 8028266:	4604      	mov	r4, r0
 8028268:	4608      	mov	r0, r1
 802826a:	4611      	mov	r1, r2
 802826c:	602b      	str	r3, [r5, #0]
 802826e:	f7e9 fdbc 	bl	8011dea <_fstat>
 8028272:	1c43      	adds	r3, r0, #1
 8028274:	d102      	bne.n	802827c <_fstat_r+0x1c>
 8028276:	682b      	ldr	r3, [r5, #0]
 8028278:	b103      	cbz	r3, 802827c <_fstat_r+0x1c>
 802827a:	6023      	str	r3, [r4, #0]
 802827c:	bd38      	pop	{r3, r4, r5, pc}
 802827e:	bf00      	nop
 8028280:	2000d3d0 	.word	0x2000d3d0

08028284 <_isatty_r>:
 8028284:	b538      	push	{r3, r4, r5, lr}
 8028286:	4d06      	ldr	r5, [pc, #24]	; (80282a0 <_isatty_r+0x1c>)
 8028288:	2300      	movs	r3, #0
 802828a:	4604      	mov	r4, r0
 802828c:	4608      	mov	r0, r1
 802828e:	602b      	str	r3, [r5, #0]
 8028290:	f7e9 fdbb 	bl	8011e0a <_isatty>
 8028294:	1c43      	adds	r3, r0, #1
 8028296:	d102      	bne.n	802829e <_isatty_r+0x1a>
 8028298:	682b      	ldr	r3, [r5, #0]
 802829a:	b103      	cbz	r3, 802829e <_isatty_r+0x1a>
 802829c:	6023      	str	r3, [r4, #0]
 802829e:	bd38      	pop	{r3, r4, r5, pc}
 80282a0:	2000d3d0 	.word	0x2000d3d0

080282a4 <_lseek_r>:
 80282a4:	b538      	push	{r3, r4, r5, lr}
 80282a6:	4d07      	ldr	r5, [pc, #28]	; (80282c4 <_lseek_r+0x20>)
 80282a8:	4604      	mov	r4, r0
 80282aa:	4608      	mov	r0, r1
 80282ac:	4611      	mov	r1, r2
 80282ae:	2200      	movs	r2, #0
 80282b0:	602a      	str	r2, [r5, #0]
 80282b2:	461a      	mov	r2, r3
 80282b4:	f7e9 fdb4 	bl	8011e20 <_lseek>
 80282b8:	1c43      	adds	r3, r0, #1
 80282ba:	d102      	bne.n	80282c2 <_lseek_r+0x1e>
 80282bc:	682b      	ldr	r3, [r5, #0]
 80282be:	b103      	cbz	r3, 80282c2 <_lseek_r+0x1e>
 80282c0:	6023      	str	r3, [r4, #0]
 80282c2:	bd38      	pop	{r3, r4, r5, pc}
 80282c4:	2000d3d0 	.word	0x2000d3d0

080282c8 <memmove>:
 80282c8:	4288      	cmp	r0, r1
 80282ca:	b510      	push	{r4, lr}
 80282cc:	eb01 0402 	add.w	r4, r1, r2
 80282d0:	d902      	bls.n	80282d8 <memmove+0x10>
 80282d2:	4284      	cmp	r4, r0
 80282d4:	4623      	mov	r3, r4
 80282d6:	d807      	bhi.n	80282e8 <memmove+0x20>
 80282d8:	1e43      	subs	r3, r0, #1
 80282da:	42a1      	cmp	r1, r4
 80282dc:	d008      	beq.n	80282f0 <memmove+0x28>
 80282de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80282e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80282e6:	e7f8      	b.n	80282da <memmove+0x12>
 80282e8:	4402      	add	r2, r0
 80282ea:	4601      	mov	r1, r0
 80282ec:	428a      	cmp	r2, r1
 80282ee:	d100      	bne.n	80282f2 <memmove+0x2a>
 80282f0:	bd10      	pop	{r4, pc}
 80282f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80282f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80282fa:	e7f7      	b.n	80282ec <memmove+0x24>

080282fc <_realloc_r>:
 80282fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8028300:	4680      	mov	r8, r0
 8028302:	4614      	mov	r4, r2
 8028304:	460e      	mov	r6, r1
 8028306:	b921      	cbnz	r1, 8028312 <_realloc_r+0x16>
 8028308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802830c:	4611      	mov	r1, r2
 802830e:	f7fb bf9d 	b.w	802424c <_malloc_r>
 8028312:	b92a      	cbnz	r2, 8028320 <_realloc_r+0x24>
 8028314:	f7fb ff2e 	bl	8024174 <_free_r>
 8028318:	4625      	mov	r5, r4
 802831a:	4628      	mov	r0, r5
 802831c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8028320:	f000 f98d 	bl	802863e <_malloc_usable_size_r>
 8028324:	4284      	cmp	r4, r0
 8028326:	4607      	mov	r7, r0
 8028328:	d802      	bhi.n	8028330 <_realloc_r+0x34>
 802832a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802832e:	d812      	bhi.n	8028356 <_realloc_r+0x5a>
 8028330:	4621      	mov	r1, r4
 8028332:	4640      	mov	r0, r8
 8028334:	f7fb ff8a 	bl	802424c <_malloc_r>
 8028338:	4605      	mov	r5, r0
 802833a:	2800      	cmp	r0, #0
 802833c:	d0ed      	beq.n	802831a <_realloc_r+0x1e>
 802833e:	42bc      	cmp	r4, r7
 8028340:	4622      	mov	r2, r4
 8028342:	4631      	mov	r1, r6
 8028344:	bf28      	it	cs
 8028346:	463a      	movcs	r2, r7
 8028348:	f7fb fefe 	bl	8024148 <memcpy>
 802834c:	4631      	mov	r1, r6
 802834e:	4640      	mov	r0, r8
 8028350:	f7fb ff10 	bl	8024174 <_free_r>
 8028354:	e7e1      	b.n	802831a <_realloc_r+0x1e>
 8028356:	4635      	mov	r5, r6
 8028358:	e7df      	b.n	802831a <_realloc_r+0x1e>

0802835a <__sfputc_r>:
 802835a:	6893      	ldr	r3, [r2, #8]
 802835c:	3b01      	subs	r3, #1
 802835e:	2b00      	cmp	r3, #0
 8028360:	b410      	push	{r4}
 8028362:	6093      	str	r3, [r2, #8]
 8028364:	da08      	bge.n	8028378 <__sfputc_r+0x1e>
 8028366:	6994      	ldr	r4, [r2, #24]
 8028368:	42a3      	cmp	r3, r4
 802836a:	db01      	blt.n	8028370 <__sfputc_r+0x16>
 802836c:	290a      	cmp	r1, #10
 802836e:	d103      	bne.n	8028378 <__sfputc_r+0x1e>
 8028370:	f85d 4b04 	ldr.w	r4, [sp], #4
 8028374:	f7fd bb94 	b.w	8025aa0 <__swbuf_r>
 8028378:	6813      	ldr	r3, [r2, #0]
 802837a:	1c58      	adds	r0, r3, #1
 802837c:	6010      	str	r0, [r2, #0]
 802837e:	7019      	strb	r1, [r3, #0]
 8028380:	4608      	mov	r0, r1
 8028382:	f85d 4b04 	ldr.w	r4, [sp], #4
 8028386:	4770      	bx	lr

08028388 <__sfputs_r>:
 8028388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802838a:	4606      	mov	r6, r0
 802838c:	460f      	mov	r7, r1
 802838e:	4614      	mov	r4, r2
 8028390:	18d5      	adds	r5, r2, r3
 8028392:	42ac      	cmp	r4, r5
 8028394:	d101      	bne.n	802839a <__sfputs_r+0x12>
 8028396:	2000      	movs	r0, #0
 8028398:	e007      	b.n	80283aa <__sfputs_r+0x22>
 802839a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802839e:	463a      	mov	r2, r7
 80283a0:	4630      	mov	r0, r6
 80283a2:	f7ff ffda 	bl	802835a <__sfputc_r>
 80283a6:	1c43      	adds	r3, r0, #1
 80283a8:	d1f3      	bne.n	8028392 <__sfputs_r+0xa>
 80283aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080283ac <_vfiprintf_r>:
 80283ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80283b0:	460d      	mov	r5, r1
 80283b2:	b09d      	sub	sp, #116	; 0x74
 80283b4:	4614      	mov	r4, r2
 80283b6:	4698      	mov	r8, r3
 80283b8:	4606      	mov	r6, r0
 80283ba:	b118      	cbz	r0, 80283c4 <_vfiprintf_r+0x18>
 80283bc:	6983      	ldr	r3, [r0, #24]
 80283be:	b90b      	cbnz	r3, 80283c4 <_vfiprintf_r+0x18>
 80283c0:	f7fe fbc2 	bl	8026b48 <__sinit>
 80283c4:	4b89      	ldr	r3, [pc, #548]	; (80285ec <_vfiprintf_r+0x240>)
 80283c6:	429d      	cmp	r5, r3
 80283c8:	d11b      	bne.n	8028402 <_vfiprintf_r+0x56>
 80283ca:	6875      	ldr	r5, [r6, #4]
 80283cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80283ce:	07d9      	lsls	r1, r3, #31
 80283d0:	d405      	bmi.n	80283de <_vfiprintf_r+0x32>
 80283d2:	89ab      	ldrh	r3, [r5, #12]
 80283d4:	059a      	lsls	r2, r3, #22
 80283d6:	d402      	bmi.n	80283de <_vfiprintf_r+0x32>
 80283d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80283da:	f7fe ffc6 	bl	802736a <__retarget_lock_acquire_recursive>
 80283de:	89ab      	ldrh	r3, [r5, #12]
 80283e0:	071b      	lsls	r3, r3, #28
 80283e2:	d501      	bpl.n	80283e8 <_vfiprintf_r+0x3c>
 80283e4:	692b      	ldr	r3, [r5, #16]
 80283e6:	b9eb      	cbnz	r3, 8028424 <_vfiprintf_r+0x78>
 80283e8:	4629      	mov	r1, r5
 80283ea:	4630      	mov	r0, r6
 80283ec:	f7fd fbaa 	bl	8025b44 <__swsetup_r>
 80283f0:	b1c0      	cbz	r0, 8028424 <_vfiprintf_r+0x78>
 80283f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80283f4:	07dc      	lsls	r4, r3, #31
 80283f6:	d50e      	bpl.n	8028416 <_vfiprintf_r+0x6a>
 80283f8:	f04f 30ff 	mov.w	r0, #4294967295
 80283fc:	b01d      	add	sp, #116	; 0x74
 80283fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028402:	4b7b      	ldr	r3, [pc, #492]	; (80285f0 <_vfiprintf_r+0x244>)
 8028404:	429d      	cmp	r5, r3
 8028406:	d101      	bne.n	802840c <_vfiprintf_r+0x60>
 8028408:	68b5      	ldr	r5, [r6, #8]
 802840a:	e7df      	b.n	80283cc <_vfiprintf_r+0x20>
 802840c:	4b79      	ldr	r3, [pc, #484]	; (80285f4 <_vfiprintf_r+0x248>)
 802840e:	429d      	cmp	r5, r3
 8028410:	bf08      	it	eq
 8028412:	68f5      	ldreq	r5, [r6, #12]
 8028414:	e7da      	b.n	80283cc <_vfiprintf_r+0x20>
 8028416:	89ab      	ldrh	r3, [r5, #12]
 8028418:	0598      	lsls	r0, r3, #22
 802841a:	d4ed      	bmi.n	80283f8 <_vfiprintf_r+0x4c>
 802841c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802841e:	f7fe ffa5 	bl	802736c <__retarget_lock_release_recursive>
 8028422:	e7e9      	b.n	80283f8 <_vfiprintf_r+0x4c>
 8028424:	2300      	movs	r3, #0
 8028426:	9309      	str	r3, [sp, #36]	; 0x24
 8028428:	2320      	movs	r3, #32
 802842a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802842e:	f8cd 800c 	str.w	r8, [sp, #12]
 8028432:	2330      	movs	r3, #48	; 0x30
 8028434:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80285f8 <_vfiprintf_r+0x24c>
 8028438:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802843c:	f04f 0901 	mov.w	r9, #1
 8028440:	4623      	mov	r3, r4
 8028442:	469a      	mov	sl, r3
 8028444:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028448:	b10a      	cbz	r2, 802844e <_vfiprintf_r+0xa2>
 802844a:	2a25      	cmp	r2, #37	; 0x25
 802844c:	d1f9      	bne.n	8028442 <_vfiprintf_r+0x96>
 802844e:	ebba 0b04 	subs.w	fp, sl, r4
 8028452:	d00b      	beq.n	802846c <_vfiprintf_r+0xc0>
 8028454:	465b      	mov	r3, fp
 8028456:	4622      	mov	r2, r4
 8028458:	4629      	mov	r1, r5
 802845a:	4630      	mov	r0, r6
 802845c:	f7ff ff94 	bl	8028388 <__sfputs_r>
 8028460:	3001      	adds	r0, #1
 8028462:	f000 80aa 	beq.w	80285ba <_vfiprintf_r+0x20e>
 8028466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028468:	445a      	add	r2, fp
 802846a:	9209      	str	r2, [sp, #36]	; 0x24
 802846c:	f89a 3000 	ldrb.w	r3, [sl]
 8028470:	2b00      	cmp	r3, #0
 8028472:	f000 80a2 	beq.w	80285ba <_vfiprintf_r+0x20e>
 8028476:	2300      	movs	r3, #0
 8028478:	f04f 32ff 	mov.w	r2, #4294967295
 802847c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8028480:	f10a 0a01 	add.w	sl, sl, #1
 8028484:	9304      	str	r3, [sp, #16]
 8028486:	9307      	str	r3, [sp, #28]
 8028488:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802848c:	931a      	str	r3, [sp, #104]	; 0x68
 802848e:	4654      	mov	r4, sl
 8028490:	2205      	movs	r2, #5
 8028492:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028496:	4858      	ldr	r0, [pc, #352]	; (80285f8 <_vfiprintf_r+0x24c>)
 8028498:	f7e8 fa0a 	bl	80108b0 <memchr>
 802849c:	9a04      	ldr	r2, [sp, #16]
 802849e:	b9d8      	cbnz	r0, 80284d8 <_vfiprintf_r+0x12c>
 80284a0:	06d1      	lsls	r1, r2, #27
 80284a2:	bf44      	itt	mi
 80284a4:	2320      	movmi	r3, #32
 80284a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80284aa:	0713      	lsls	r3, r2, #28
 80284ac:	bf44      	itt	mi
 80284ae:	232b      	movmi	r3, #43	; 0x2b
 80284b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80284b4:	f89a 3000 	ldrb.w	r3, [sl]
 80284b8:	2b2a      	cmp	r3, #42	; 0x2a
 80284ba:	d015      	beq.n	80284e8 <_vfiprintf_r+0x13c>
 80284bc:	9a07      	ldr	r2, [sp, #28]
 80284be:	4654      	mov	r4, sl
 80284c0:	2000      	movs	r0, #0
 80284c2:	f04f 0c0a 	mov.w	ip, #10
 80284c6:	4621      	mov	r1, r4
 80284c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80284cc:	3b30      	subs	r3, #48	; 0x30
 80284ce:	2b09      	cmp	r3, #9
 80284d0:	d94e      	bls.n	8028570 <_vfiprintf_r+0x1c4>
 80284d2:	b1b0      	cbz	r0, 8028502 <_vfiprintf_r+0x156>
 80284d4:	9207      	str	r2, [sp, #28]
 80284d6:	e014      	b.n	8028502 <_vfiprintf_r+0x156>
 80284d8:	eba0 0308 	sub.w	r3, r0, r8
 80284dc:	fa09 f303 	lsl.w	r3, r9, r3
 80284e0:	4313      	orrs	r3, r2
 80284e2:	9304      	str	r3, [sp, #16]
 80284e4:	46a2      	mov	sl, r4
 80284e6:	e7d2      	b.n	802848e <_vfiprintf_r+0xe2>
 80284e8:	9b03      	ldr	r3, [sp, #12]
 80284ea:	1d19      	adds	r1, r3, #4
 80284ec:	681b      	ldr	r3, [r3, #0]
 80284ee:	9103      	str	r1, [sp, #12]
 80284f0:	2b00      	cmp	r3, #0
 80284f2:	bfbb      	ittet	lt
 80284f4:	425b      	neglt	r3, r3
 80284f6:	f042 0202 	orrlt.w	r2, r2, #2
 80284fa:	9307      	strge	r3, [sp, #28]
 80284fc:	9307      	strlt	r3, [sp, #28]
 80284fe:	bfb8      	it	lt
 8028500:	9204      	strlt	r2, [sp, #16]
 8028502:	7823      	ldrb	r3, [r4, #0]
 8028504:	2b2e      	cmp	r3, #46	; 0x2e
 8028506:	d10c      	bne.n	8028522 <_vfiprintf_r+0x176>
 8028508:	7863      	ldrb	r3, [r4, #1]
 802850a:	2b2a      	cmp	r3, #42	; 0x2a
 802850c:	d135      	bne.n	802857a <_vfiprintf_r+0x1ce>
 802850e:	9b03      	ldr	r3, [sp, #12]
 8028510:	1d1a      	adds	r2, r3, #4
 8028512:	681b      	ldr	r3, [r3, #0]
 8028514:	9203      	str	r2, [sp, #12]
 8028516:	2b00      	cmp	r3, #0
 8028518:	bfb8      	it	lt
 802851a:	f04f 33ff 	movlt.w	r3, #4294967295
 802851e:	3402      	adds	r4, #2
 8028520:	9305      	str	r3, [sp, #20]
 8028522:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8028608 <_vfiprintf_r+0x25c>
 8028526:	7821      	ldrb	r1, [r4, #0]
 8028528:	2203      	movs	r2, #3
 802852a:	4650      	mov	r0, sl
 802852c:	f7e8 f9c0 	bl	80108b0 <memchr>
 8028530:	b140      	cbz	r0, 8028544 <_vfiprintf_r+0x198>
 8028532:	2340      	movs	r3, #64	; 0x40
 8028534:	eba0 000a 	sub.w	r0, r0, sl
 8028538:	fa03 f000 	lsl.w	r0, r3, r0
 802853c:	9b04      	ldr	r3, [sp, #16]
 802853e:	4303      	orrs	r3, r0
 8028540:	3401      	adds	r4, #1
 8028542:	9304      	str	r3, [sp, #16]
 8028544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028548:	482c      	ldr	r0, [pc, #176]	; (80285fc <_vfiprintf_r+0x250>)
 802854a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802854e:	2206      	movs	r2, #6
 8028550:	f7e8 f9ae 	bl	80108b0 <memchr>
 8028554:	2800      	cmp	r0, #0
 8028556:	d03f      	beq.n	80285d8 <_vfiprintf_r+0x22c>
 8028558:	4b29      	ldr	r3, [pc, #164]	; (8028600 <_vfiprintf_r+0x254>)
 802855a:	bb1b      	cbnz	r3, 80285a4 <_vfiprintf_r+0x1f8>
 802855c:	9b03      	ldr	r3, [sp, #12]
 802855e:	3307      	adds	r3, #7
 8028560:	f023 0307 	bic.w	r3, r3, #7
 8028564:	3308      	adds	r3, #8
 8028566:	9303      	str	r3, [sp, #12]
 8028568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802856a:	443b      	add	r3, r7
 802856c:	9309      	str	r3, [sp, #36]	; 0x24
 802856e:	e767      	b.n	8028440 <_vfiprintf_r+0x94>
 8028570:	fb0c 3202 	mla	r2, ip, r2, r3
 8028574:	460c      	mov	r4, r1
 8028576:	2001      	movs	r0, #1
 8028578:	e7a5      	b.n	80284c6 <_vfiprintf_r+0x11a>
 802857a:	2300      	movs	r3, #0
 802857c:	3401      	adds	r4, #1
 802857e:	9305      	str	r3, [sp, #20]
 8028580:	4619      	mov	r1, r3
 8028582:	f04f 0c0a 	mov.w	ip, #10
 8028586:	4620      	mov	r0, r4
 8028588:	f810 2b01 	ldrb.w	r2, [r0], #1
 802858c:	3a30      	subs	r2, #48	; 0x30
 802858e:	2a09      	cmp	r2, #9
 8028590:	d903      	bls.n	802859a <_vfiprintf_r+0x1ee>
 8028592:	2b00      	cmp	r3, #0
 8028594:	d0c5      	beq.n	8028522 <_vfiprintf_r+0x176>
 8028596:	9105      	str	r1, [sp, #20]
 8028598:	e7c3      	b.n	8028522 <_vfiprintf_r+0x176>
 802859a:	fb0c 2101 	mla	r1, ip, r1, r2
 802859e:	4604      	mov	r4, r0
 80285a0:	2301      	movs	r3, #1
 80285a2:	e7f0      	b.n	8028586 <_vfiprintf_r+0x1da>
 80285a4:	ab03      	add	r3, sp, #12
 80285a6:	9300      	str	r3, [sp, #0]
 80285a8:	462a      	mov	r2, r5
 80285aa:	4b16      	ldr	r3, [pc, #88]	; (8028604 <_vfiprintf_r+0x258>)
 80285ac:	a904      	add	r1, sp, #16
 80285ae:	4630      	mov	r0, r6
 80285b0:	f7fb ff60 	bl	8024474 <_printf_float>
 80285b4:	4607      	mov	r7, r0
 80285b6:	1c78      	adds	r0, r7, #1
 80285b8:	d1d6      	bne.n	8028568 <_vfiprintf_r+0x1bc>
 80285ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80285bc:	07d9      	lsls	r1, r3, #31
 80285be:	d405      	bmi.n	80285cc <_vfiprintf_r+0x220>
 80285c0:	89ab      	ldrh	r3, [r5, #12]
 80285c2:	059a      	lsls	r2, r3, #22
 80285c4:	d402      	bmi.n	80285cc <_vfiprintf_r+0x220>
 80285c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80285c8:	f7fe fed0 	bl	802736c <__retarget_lock_release_recursive>
 80285cc:	89ab      	ldrh	r3, [r5, #12]
 80285ce:	065b      	lsls	r3, r3, #25
 80285d0:	f53f af12 	bmi.w	80283f8 <_vfiprintf_r+0x4c>
 80285d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80285d6:	e711      	b.n	80283fc <_vfiprintf_r+0x50>
 80285d8:	ab03      	add	r3, sp, #12
 80285da:	9300      	str	r3, [sp, #0]
 80285dc:	462a      	mov	r2, r5
 80285de:	4b09      	ldr	r3, [pc, #36]	; (8028604 <_vfiprintf_r+0x258>)
 80285e0:	a904      	add	r1, sp, #16
 80285e2:	4630      	mov	r0, r6
 80285e4:	f7fc f9ea 	bl	80249bc <_printf_i>
 80285e8:	e7e4      	b.n	80285b4 <_vfiprintf_r+0x208>
 80285ea:	bf00      	nop
 80285ec:	08036dec 	.word	0x08036dec
 80285f0:	08036e0c 	.word	0x08036e0c
 80285f4:	08036dcc 	.word	0x08036dcc
 80285f8:	08037004 	.word	0x08037004
 80285fc:	0803700e 	.word	0x0803700e
 8028600:	08024475 	.word	0x08024475
 8028604:	08028389 	.word	0x08028389
 8028608:	0803700a 	.word	0x0803700a

0802860c <_read_r>:
 802860c:	b538      	push	{r3, r4, r5, lr}
 802860e:	4d07      	ldr	r5, [pc, #28]	; (802862c <_read_r+0x20>)
 8028610:	4604      	mov	r4, r0
 8028612:	4608      	mov	r0, r1
 8028614:	4611      	mov	r1, r2
 8028616:	2200      	movs	r2, #0
 8028618:	602a      	str	r2, [r5, #0]
 802861a:	461a      	mov	r2, r3
 802861c:	f7e9 fba0 	bl	8011d60 <_read>
 8028620:	1c43      	adds	r3, r0, #1
 8028622:	d102      	bne.n	802862a <_read_r+0x1e>
 8028624:	682b      	ldr	r3, [r5, #0]
 8028626:	b103      	cbz	r3, 802862a <_read_r+0x1e>
 8028628:	6023      	str	r3, [r4, #0]
 802862a:	bd38      	pop	{r3, r4, r5, pc}
 802862c:	2000d3d0 	.word	0x2000d3d0

08028630 <abort>:
 8028630:	b508      	push	{r3, lr}
 8028632:	2006      	movs	r0, #6
 8028634:	f000 f834 	bl	80286a0 <raise>
 8028638:	2001      	movs	r0, #1
 802863a:	f7e9 fb87 	bl	8011d4c <_exit>

0802863e <_malloc_usable_size_r>:
 802863e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8028642:	1f18      	subs	r0, r3, #4
 8028644:	2b00      	cmp	r3, #0
 8028646:	bfbc      	itt	lt
 8028648:	580b      	ldrlt	r3, [r1, r0]
 802864a:	18c0      	addlt	r0, r0, r3
 802864c:	4770      	bx	lr

0802864e <_raise_r>:
 802864e:	291f      	cmp	r1, #31
 8028650:	b538      	push	{r3, r4, r5, lr}
 8028652:	4604      	mov	r4, r0
 8028654:	460d      	mov	r5, r1
 8028656:	d904      	bls.n	8028662 <_raise_r+0x14>
 8028658:	2316      	movs	r3, #22
 802865a:	6003      	str	r3, [r0, #0]
 802865c:	f04f 30ff 	mov.w	r0, #4294967295
 8028660:	bd38      	pop	{r3, r4, r5, pc}
 8028662:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8028664:	b112      	cbz	r2, 802866c <_raise_r+0x1e>
 8028666:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802866a:	b94b      	cbnz	r3, 8028680 <_raise_r+0x32>
 802866c:	4620      	mov	r0, r4
 802866e:	f000 f831 	bl	80286d4 <_getpid_r>
 8028672:	462a      	mov	r2, r5
 8028674:	4601      	mov	r1, r0
 8028676:	4620      	mov	r0, r4
 8028678:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802867c:	f000 b818 	b.w	80286b0 <_kill_r>
 8028680:	2b01      	cmp	r3, #1
 8028682:	d00a      	beq.n	802869a <_raise_r+0x4c>
 8028684:	1c59      	adds	r1, r3, #1
 8028686:	d103      	bne.n	8028690 <_raise_r+0x42>
 8028688:	2316      	movs	r3, #22
 802868a:	6003      	str	r3, [r0, #0]
 802868c:	2001      	movs	r0, #1
 802868e:	e7e7      	b.n	8028660 <_raise_r+0x12>
 8028690:	2400      	movs	r4, #0
 8028692:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8028696:	4628      	mov	r0, r5
 8028698:	4798      	blx	r3
 802869a:	2000      	movs	r0, #0
 802869c:	e7e0      	b.n	8028660 <_raise_r+0x12>
	...

080286a0 <raise>:
 80286a0:	4b02      	ldr	r3, [pc, #8]	; (80286ac <raise+0xc>)
 80286a2:	4601      	mov	r1, r0
 80286a4:	6818      	ldr	r0, [r3, #0]
 80286a6:	f7ff bfd2 	b.w	802864e <_raise_r>
 80286aa:	bf00      	nop
 80286ac:	20000108 	.word	0x20000108

080286b0 <_kill_r>:
 80286b0:	b538      	push	{r3, r4, r5, lr}
 80286b2:	4d07      	ldr	r5, [pc, #28]	; (80286d0 <_kill_r+0x20>)
 80286b4:	2300      	movs	r3, #0
 80286b6:	4604      	mov	r4, r0
 80286b8:	4608      	mov	r0, r1
 80286ba:	4611      	mov	r1, r2
 80286bc:	602b      	str	r3, [r5, #0]
 80286be:	f7e9 fb35 	bl	8011d2c <_kill>
 80286c2:	1c43      	adds	r3, r0, #1
 80286c4:	d102      	bne.n	80286cc <_kill_r+0x1c>
 80286c6:	682b      	ldr	r3, [r5, #0]
 80286c8:	b103      	cbz	r3, 80286cc <_kill_r+0x1c>
 80286ca:	6023      	str	r3, [r4, #0]
 80286cc:	bd38      	pop	{r3, r4, r5, pc}
 80286ce:	bf00      	nop
 80286d0:	2000d3d0 	.word	0x2000d3d0

080286d4 <_getpid_r>:
 80286d4:	f7e9 bb22 	b.w	8011d1c <_getpid>

080286d8 <_init>:
 80286d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80286da:	bf00      	nop
 80286dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80286de:	bc08      	pop	{r3}
 80286e0:	469e      	mov	lr, r3
 80286e2:	4770      	bx	lr

080286e4 <_fini>:
 80286e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80286e6:	bf00      	nop
 80286e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80286ea:	bc08      	pop	{r3}
 80286ec:	469e      	mov	lr, r3
 80286ee:	4770      	bx	lr
