

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s'
================================================================
* Date:           Thu Dec 12 22:34:38 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.407 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   229378|   229378| 1.240 ms | 1.240 ms |  229378|  229378|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |   229376|   229376|        14|         14|         64|  16384|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    833|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     128|    256|    -|
|Multiplexer      |        -|      -|       -|    305|    -|
|Register         |        -|      -|     833|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     961|   1394|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_2_0_0_U  |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb  |        0|  64|  128|    0|   128|    8|     1|         1024|
    |line_buffer_Array_V_2_1_0_U  |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb  |        0|  64|  128|    0|   128|    8|     1|         1024|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 128|  256|    0|   256|   16|     2|         2048|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_200_p2                     |     *    |      0|  0|  51|           8|           9|
    |add_ln321_fu_500_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_511_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_460_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_471_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln703_398_fu_670_p2           |     +    |      0|  0|  19|          14|          14|
    |add_ln703_399_fu_540_p2           |     +    |      0|  0|   8|          15|          14|
    |add_ln703_400_fu_546_p2           |     +    |      0|  0|   8|          15|          15|
    |add_ln703_401_fu_836_p2           |     +    |      0|  0|  23|          16|          13|
    |add_ln703_402_fu_797_p2           |     +    |      0|  0|  21|          15|          14|
    |add_ln703_403_fu_807_p2           |     +    |      0|  0|   8|          16|          16|
    |add_ln703_404_fu_717_p2           |     +    |      0|  0|  21|          15|          15|
    |add_ln703_406_fu_859_p2           |     +    |      0|  0|   8|          17|          17|
    |add_ln703_407_fu_737_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln703_409_fu_690_p2           |     +    |      0|  0|  21|          15|          15|
    |add_ln703_410_fu_696_p2           |     +    |      0|  0|  21|          15|          15|
    |add_ln703_411_fu_723_p2           |     +    |      0|  0|   8|          15|          15|
    |add_ln703_413_fu_822_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln703_414_fu_777_p2           |     +    |      0|  0|  21|          15|          15|
    |add_ln703_415_fu_845_p2           |     +    |      0|  0|   8|          16|          16|
    |add_ln703_fu_444_p2               |     +    |      0|  0|  19|          14|          14|
    |add_ln79_fu_258_p2                |     +    |      0|  0|  21|          15|           1|
    |tmp_data_0_V_4_fu_851_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp_data_1_V_fu_728_p2            |     +    |      0|  0|   8|          15|          15|
    |tmp_data_2_V_fu_816_p2            |     +    |      0|  0|   8|          16|          16|
    |tmp_data_3_V_fu_868_p2            |     +    |      0|  0|   8|          17|          17|
    |sub_ln703_1_fu_758_p2             |     -    |      0|  0|  19|           1|          14|
    |sub_ln703_2_fu_768_p2             |     -    |      0|  0|  21|          15|          15|
    |sub_ln703_3_fu_614_p2             |     -    |      0|  0|  17|           1|          13|
    |sub_ln703_4_fu_635_p2             |     -    |      0|  0|  19|          14|          14|
    |sub_ln703_5_fu_676_p2             |     -    |      0|  0|  19|          14|          14|
    |sub_ln703_fu_593_p2               |     -    |      0|  0|  19|          14|          14|
    |and_ln289_1_fu_334_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_340_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_328_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op180_write_state15  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op180         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_282_p2            |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_302_p2            |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_322_p2            |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_272_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_455_p2              |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln317_fu_495_p2              |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln79_fu_252_p2               |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_516_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_476_p3            |  select  |      0|  0|  32|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 833|         733|         449|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  85|         17|    1|         17|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_V_blk_n     |   9|          2|    1|          2|
    |grp_fu_200_p0           |  56|         13|    8|        104|
    |grp_fu_200_p1           |  56|         13|    9|        117|
    |indvar_flatten_reg_178  |   9|          2|   15|         30|
    |pX_3                    |   9|          2|   32|         64|
    |pY_3                    |   9|          2|   32|         64|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |sX_3                    |   9|          2|   32|         64|
    |storemerge_i_i_reg_189  |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 305|         67|  168|        538|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |DataOut_V_75_reg_950            |   8|   0|    8|          0|
    |DataOut_V_reg_956               |   8|   0|    8|          0|
    |add_ln703_398_reg_1021          |  11|   0|   14|          3|
    |add_ln703_400_reg_1011          |  15|   0|   15|          0|
    |add_ln703_401_reg_1071          |  16|   0|   16|          0|
    |add_ln703_404_reg_1036          |  15|   0|   15|          0|
    |add_ln703_407_reg_1046          |  16|   0|   16|          0|
    |add_ln703_409_reg_1026          |  13|   0|   15|          2|
    |add_ln703_410_reg_1031          |  15|   0|   15|          0|
    |add_ln703_413_reg_1066          |  16|   0|   16|          0|
    |add_ln703_414_reg_1056          |  15|   0|   15|          0|
    |add_ln703_reg_988               |  14|   0|   14|          0|
    |add_ln79_reg_894                |  15|   0|   15|          0|
    |and_ln289_2_reg_939             |   1|   0|    1|          0|
    |ap_CS_fsm                       |  16|   0|   16|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |icmp_ln289_1_reg_922            |   1|   0|    1|          0|
    |icmp_ln289_reg_912              |   1|   0|    1|          0|
    |icmp_ln313_reg_993              |   1|   0|    1|          0|
    |icmp_ln317_reg_1002             |   1|   0|    1|          0|
    |icmp_ln79_reg_890               |   1|   0|    1|          0|
    |indvar_flatten_reg_178          |  15|   0|   15|          0|
    |kernel_data_V_2_1               |   8|   0|    8|          0|
    |kernel_data_V_2_2               |   8|   0|    8|          0|
    |kernel_data_V_2_2_load_reg_899  |   8|   0|    8|          0|
    |kernel_data_V_2_4               |   8|   0|    8|          0|
    |kernel_data_V_2_4_load_reg_963  |   8|   0|    8|          0|
    |kernel_data_V_2_5               |   8|   0|    8|          0|
    |kernel_data_V_2_5_load_reg_976  |   8|   0|    8|          0|
    |kernel_data_V_2_7               |   8|   0|    8|          0|
    |kernel_data_V_2_7_load_reg_969  |   8|   0|    8|          0|
    |kernel_data_V_2_8               |   8|   0|    8|          0|
    |kernel_data_V_2_8_load_reg_982  |   8|   0|    8|          0|
    |mul_ln703_1_reg_215             |  16|   0|   16|          0|
    |pX_3                            |  32|   0|   32|          0|
    |pX_3_load_reg_933               |  32|   0|   32|          0|
    |pY_3                            |  32|   0|   32|          0|
    |pY_3_load_reg_927               |  32|   0|   32|          0|
    |reg_209                         |  16|   0|   16|          0|
    |reg_221                         |  15|   0|   15|          0|
    |reg_229                         |  17|   0|   17|          0|
    |reg_235                         |  14|   0|   14|          0|
    |sX_3                            |  32|   0|   32|          0|
    |sX_3_load_reg_907               |  32|   0|   32|          0|
    |sY_3                            |  32|   0|   32|          0|
    |sY_3_load_reg_917               |  32|   0|   32|          0|
    |select_ln323_reg_1006           |  32|   0|   32|          0|
    |select_ln328_reg_997            |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |storemerge_i_i_reg_189          |  32|   0|   32|          0|
    |sub_ln703_2_reg_1051            |  15|   0|   15|          0|
    |sub_ln703_4_reg_1016            |  12|   0|   14|          2|
    |tmp_data_0_V_4_reg_1076         |  16|   0|   16|          0|
    |tmp_data_0_V_reg_943            |   8|   0|    8|          0|
    |tmp_data_1_V_reg_1041           |  15|   0|   15|          0|
    |tmp_data_2_V_reg_1061           |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1081           |  17|   0|   17|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 833|   0|  840|          7|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> | return value |
|data_V_data_V_dout     |  in |    8|   ap_fifo  |                                  data_V_data_V                                  |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                                  data_V_data_V                                  |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                                  data_V_data_V                                  |    pointer   |
|res_V_data_0_V_din     | out |   20|   ap_fifo  |                                  res_V_data_0_V                                 |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                                  res_V_data_0_V                                 |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                                  res_V_data_0_V                                 |    pointer   |
|res_V_data_1_V_din     | out |   20|   ap_fifo  |                                  res_V_data_1_V                                 |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                                  res_V_data_1_V                                 |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                                  res_V_data_1_V                                 |    pointer   |
|res_V_data_2_V_din     | out |   20|   ap_fifo  |                                  res_V_data_2_V                                 |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                                  res_V_data_2_V                                 |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                                  res_V_data_2_V                                 |    pointer   |
|res_V_data_3_V_din     | out |   20|   ap_fifo  |                                  res_V_data_3_V                                 |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                                  res_V_data_3_V                                 |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                                  res_V_data_3_V                                 |    pointer   |
+-----------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

