
****************
Macro Parameters
****************

Name                            : CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM
Family                          : PolarFire
Output Format                   : VERILOG
Type                            : URAM
Block Enable Polarity           : Active High
Reset Polarity                  : None
Read Clock Edge                 : Rising
R_ADDR Sync-reset Polarity      : Active Low
R_DATA Sync-reset Polarity      : Active Low
R_ADDR Async-reset Polarity     : Active Low
R_DATA Async-reset Polarity     : Active Low
R_ADDR Enable Polarity          : Active High
R_DATA Enable Polarity          : Active High
Write Clock Edge                : Rising
Write Enable Polarity           : Active High
Write Depth                     : 4
Write Width                     : 13
Read Depth                      : 4
Read Width                      : 13
R_ADDR Pipeline                 : Register
R_DATA Pipeline                 : Register
Portname R_DATA                 : R_DATA
Portname R_CLK                  : R_CLK
Portname R_ADDR_SRST            : R_ADDR_SRST_N
Portname R_DATA_SRST            : R_DATA_SRST_N
Portname R_ADDR_ARST            : R_ADDR_ARST_N
Portname R_DATA_ARST            : R_DATA_ARST_N
Portname R_ADDR_EN              : R_ADDR_EN
Portname R_DATA_EN              : R_DATA_EN
Portname BLK_EN                 : BLK_EN
Portname R_ADDR                 : R_ADDR
Portname Write Clock            : W_CLK
Portname Write Address          : W_ADDR
Portname Write Data             : 
Portname Write Enable           : W_EN
Portname Single Clock           : CLK
Portname Single Async-reset     : 
LPM_HINT                        : 
Device                          : 300
RAM Type                        : Micro SRAM
Optimized for                   : Speed
Clocks                          : Single Read/Write Clock
Initialize RAM                  : False
Lock access                     : Off
ACCESS_BUSY                     : Disabled

Cascade Configuration: 
     Read  Port configuration       : 64x12
     Write Port configuration       : 64x12
     Number of blocks depth wise: 1
     Number of blocks width wise: 2

Wrote Verilog netlist to D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v.
