Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:17:06 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.398        0.000                      0                 2474        0.161        0.000                      0                 2474        3.000        0.000                       0                   975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.398        0.000                      0                 2474        0.161        0.000                      0                 2474        3.000        0.000                       0                   975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 3.395ns (51.595%)  route 3.185ns (48.405%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y64         FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[2]/Q
                         net (fo=24, routed)          0.747     2.238    fsm2/fsm2_out[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.362 f  fsm2/C_addr0[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.641     3.003    fsm2/C_addr0[3]_INST_0_i_11_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.127 f  fsm2/done_buf[0]_i_2/O
                         net (fo=3, routed)           0.311     3.438    fsm3/done_reg_1
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  fsm3/out[31]_i_1/O
                         net (fo=384, routed)         0.808     4.370    add3/CWrite10_write_en
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.494 r  add3/out[7]_i_17/O
                         net (fo=1, routed)           0.000     4.494    add3/out[7]_i_17_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.027 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.027    add3/out_reg[7]_i_10_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.144    add3/out_reg[11]_i_10_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.261 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    add3/out_reg[15]_i_10_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.378 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.378    add3/out_reg[19]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.495 r  add3/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add3/out_reg[23]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.714 r  add3/out_reg[27]_i_10/O[0]
                         net (fo=2, routed)           0.678     6.392    add4/out_reg[31][24]
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.295     6.687 r  add4/out[27]_i_9/O
                         net (fo=1, routed)           0.000     6.687    add4/out[27]_i_9_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    add4/out_reg[27]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  add4/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.553    CWrite10/out[29]
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    CWrite10/clk
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 3.374ns (51.440%)  route 3.185ns (48.560%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y64         FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[2]/Q
                         net (fo=24, routed)          0.747     2.238    fsm2/fsm2_out[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.362 f  fsm2/C_addr0[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.641     3.003    fsm2/C_addr0[3]_INST_0_i_11_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.127 f  fsm2/done_buf[0]_i_2/O
                         net (fo=3, routed)           0.311     3.438    fsm3/done_reg_1
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  fsm3/out[31]_i_1/O
                         net (fo=384, routed)         0.808     4.370    add3/CWrite10_write_en
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.494 r  add3/out[7]_i_17/O
                         net (fo=1, routed)           0.000     4.494    add3/out[7]_i_17_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.027 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.027    add3/out_reg[7]_i_10_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.144    add3/out_reg[11]_i_10_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.261 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    add3/out_reg[15]_i_10_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.378 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.378    add3/out_reg[19]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.495 r  add3/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add3/out_reg[23]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.714 r  add3/out_reg[27]_i_10/O[0]
                         net (fo=2, routed)           0.678     6.392    add4/out_reg[31][24]
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.295     6.687 r  add4/out[27]_i_9/O
                         net (fo=1, routed)           0.000     6.687    add4/out[27]_i_9_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    add4/out_reg[27]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  add4/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.532    CWrite10/out[31]
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    CWrite10/clk
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 3.300ns (50.886%)  route 3.185ns (49.114%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y64         FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[2]/Q
                         net (fo=24, routed)          0.747     2.238    fsm2/fsm2_out[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.362 f  fsm2/C_addr0[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.641     3.003    fsm2/C_addr0[3]_INST_0_i_11_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.127 f  fsm2/done_buf[0]_i_2/O
                         net (fo=3, routed)           0.311     3.438    fsm3/done_reg_1
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  fsm3/out[31]_i_1/O
                         net (fo=384, routed)         0.808     4.370    add3/CWrite10_write_en
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.494 r  add3/out[7]_i_17/O
                         net (fo=1, routed)           0.000     4.494    add3/out[7]_i_17_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.027 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.027    add3/out_reg[7]_i_10_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.144    add3/out_reg[11]_i_10_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.261 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    add3/out_reg[15]_i_10_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.378 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.378    add3/out_reg[19]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.495 r  add3/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add3/out_reg[23]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.714 r  add3/out_reg[27]_i_10/O[0]
                         net (fo=2, routed)           0.678     6.392    add4/out_reg[31][24]
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.295     6.687 r  add4/out[27]_i_9/O
                         net (fo=1, routed)           0.000     6.687    add4/out[27]_i_9_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    add4/out_reg[27]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.458 r  add4/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.458    CWrite10/out[30]
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    CWrite10/clk
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 fsm0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp20/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 2.555ns (39.667%)  route 3.886ns (60.333%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm0/clk
    SLICE_X27Y66         FDRE                                         r  fsm0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[19]/Q
                         net (fo=2, routed)           0.691     2.120    fsm0/fsm0_out[19]
    SLICE_X26Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.244 f  fsm0/C_write_en_INST_0_i_11/O
                         net (fo=1, routed)           0.982     3.226    fsm0/C_write_en_INST_0_i_11_n_0
    SLICE_X26Y64         LUT6 (Prop_lut6_I2_O)        0.124     3.350 f  fsm0/C_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.470     3.820    fsm0/out_reg[13]_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I0_O)        0.124     3.944 f  fsm0/out[31]_i_4__2/O
                         net (fo=3, routed)           0.430     4.374    fsm0/out[31]_i_4__2_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.124     4.498 r  fsm0/out_tmp_reg_i_35/O
                         net (fo=129, routed)         0.732     5.230    add1/out_reg[31]_i_3_0
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124     5.354 r  add1/out[3]_i_8/O
                         net (fo=1, routed)           0.000     5.354    add1/out[3]_i_8_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.734 r  add1/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.734    add1/out_reg[3]_i_2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.851 r  add1/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.851    add1/out_reg[7]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.968 r  add1/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.968    add1/out_reg[11]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.085 r  add1/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.085    add1/out_reg[15]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.202 r  add1/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.202    add1/out_reg[19]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.319 r  add1/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.319    add1/out_reg[23]_i_2_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.538 r  add1/out_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.581     7.119    add1/add1_out[24]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.295     7.414 r  add1/out[24]_i_1/O
                         net (fo=1, routed)           0.000     7.414    temp20/out_reg[24]_1
    SLICE_X31Y73         FDRE                                         r  temp20/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    temp20/clk
    SLICE_X31Y73         FDRE                                         r  temp20/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.029     7.918    temp20/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 3.284ns (50.764%)  route 3.185ns (49.236%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y64         FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[2]/Q
                         net (fo=24, routed)          0.747     2.238    fsm2/fsm2_out[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.362 f  fsm2/C_addr0[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.641     3.003    fsm2/C_addr0[3]_INST_0_i_11_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.127 f  fsm2/done_buf[0]_i_2/O
                         net (fo=3, routed)           0.311     3.438    fsm3/done_reg_1
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  fsm3/out[31]_i_1/O
                         net (fo=384, routed)         0.808     4.370    add3/CWrite10_write_en
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.494 r  add3/out[7]_i_17/O
                         net (fo=1, routed)           0.000     4.494    add3/out[7]_i_17_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.027 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.027    add3/out_reg[7]_i_10_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.144    add3/out_reg[11]_i_10_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.261 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    add3/out_reg[15]_i_10_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.378 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.378    add3/out_reg[19]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.495 r  add3/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add3/out_reg[23]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.714 r  add3/out_reg[27]_i_10/O[0]
                         net (fo=2, routed)           0.678     6.392    add4/out_reg[31][24]
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.295     6.687 r  add4/out[27]_i_9/O
                         net (fo=1, routed)           0.000     6.687    add4/out[27]_i_9_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    add4/out_reg[27]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.442 r  add4/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.442    CWrite10/out[28]
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    CWrite10/clk
    SLICE_X37Y64         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 3.278ns (50.719%)  route 3.185ns (49.281%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y64         FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[2]/Q
                         net (fo=24, routed)          0.747     2.238    fsm2/fsm2_out[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.362 f  fsm2/C_addr0[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.641     3.003    fsm2/C_addr0[3]_INST_0_i_11_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.127 f  fsm2/done_buf[0]_i_2/O
                         net (fo=3, routed)           0.311     3.438    fsm3/done_reg_1
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  fsm3/out[31]_i_1/O
                         net (fo=384, routed)         0.808     4.370    add3/CWrite10_write_en
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.494 r  add3/out[7]_i_17/O
                         net (fo=1, routed)           0.000     4.494    add3/out[7]_i_17_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.027 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.027    add3/out_reg[7]_i_10_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.144    add3/out_reg[11]_i_10_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.261 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    add3/out_reg[15]_i_10_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.378 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.378    add3/out_reg[19]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.597 r  add3/out_reg[23]_i_10/O[0]
                         net (fo=2, routed)           0.678     6.275    add4/out_reg[31][20]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.295     6.570 r  add4/out[23]_i_9/O
                         net (fo=1, routed)           0.000     6.570    add4/out[23]_i_9_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.102 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    add4/out_reg[23]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  add4/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.436    CWrite10/out[25]
    SLICE_X37Y63         FDRE                                         r  CWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    CWrite10/clk
    SLICE_X37Y63         FDRE                                         r  CWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.257ns (50.558%)  route 3.185ns (49.442%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y64         FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[2]/Q
                         net (fo=24, routed)          0.747     2.238    fsm2/fsm2_out[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     2.362 f  fsm2/C_addr0[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.641     3.003    fsm2/C_addr0[3]_INST_0_i_11_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.127 f  fsm2/done_buf[0]_i_2/O
                         net (fo=3, routed)           0.311     3.438    fsm3/done_reg_1
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  fsm3/out[31]_i_1/O
                         net (fo=384, routed)         0.808     4.370    add3/CWrite10_write_en
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.494 r  add3/out[7]_i_17/O
                         net (fo=1, routed)           0.000     4.494    add3/out[7]_i_17_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.027 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.027    add3/out_reg[7]_i_10_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.144    add3/out_reg[11]_i_10_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.261 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    add3/out_reg[15]_i_10_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.378 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.378    add3/out_reg[19]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.597 r  add3/out_reg[23]_i_10/O[0]
                         net (fo=2, routed)           0.678     6.275    add4/out_reg[31][20]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.295     6.570 r  add4/out[23]_i_9/O
                         net (fo=1, routed)           0.000     6.570    add4/out[23]_i_9_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.102 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    add4/out_reg[23]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.415 r  add4/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.415    CWrite10/out[27]
    SLICE_X37Y63         FDRE                                         r  CWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    CWrite10/clk
    SLICE_X37Y63         FDRE                                         r  CWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 fsm0/out_tmp_reg_i_27__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 4.369ns (87.809%)  route 0.607ns (12.191%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm0/clk
    SLICE_X36Y80         FDRE                                         r  fsm0/out_tmp_reg_i_27__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_tmp_reg_i_27__3_psdsp/Q
                         net (fo=1, routed)           0.605     2.096    mult2/out_tmp_reg_i_27__3_psdsp_n_alias
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[0])
                                                      3.851     5.947 r  mult2/out_tmp0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.949    mult2/out_tmp0_n_153
    DSP48_X2Y33          DSP48E1                                      r  mult2/out_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y33          DSP48E1                                      r  mult2/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult2/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 fsm0/out_tmp_reg_i_27__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 4.369ns (87.809%)  route 0.607ns (12.191%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm0/clk
    SLICE_X36Y80         FDRE                                         r  fsm0/out_tmp_reg_i_27__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_tmp_reg_i_27__3_psdsp/Q
                         net (fo=1, routed)           0.605     2.096    mult2/out_tmp_reg_i_27__3_psdsp_n_alias
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[10])
                                                      3.851     5.947 r  mult2/out_tmp0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.949    mult2/out_tmp0_n_143
    DSP48_X2Y33          DSP48E1                                      r  mult2/out_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y33          DSP48E1                                      r  mult2/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult2/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 fsm0/out_tmp_reg_i_27__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 4.369ns (87.809%)  route 0.607ns (12.191%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.973     0.973    fsm0/clk
    SLICE_X36Y80         FDRE                                         r  fsm0/out_tmp_reg_i_27__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_tmp_reg_i_27__3_psdsp/Q
                         net (fo=1, routed)           0.605     2.096    mult2/out_tmp_reg_i_27__3_psdsp_n_alias
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[11])
                                                      3.851     5.947 r  mult2/out_tmp0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.949    mult2/out_tmp0_n_142
    DSP48_X2Y33          DSP48E1                                      r  mult2/out_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=981, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y33          DSP48E1                                      r  mult2/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult2/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  0.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult1/clk
    SLICE_X31Y55         FDRE                                         r  mult1/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    mult1/done_buf_reg[0]__0
    SLICE_X31Y56         FDRE                                         r  mult1/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult1/clk
    SLICE_X31Y56         FDRE                                         r  mult1/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult1/clk
    SLICE_X31Y53         FDRE                                         r  mult1/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.112     0.663    mult1/p_1_in[13]
    SLICE_X31Y54         FDRE                                         r  mult1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult1/clk
    SLICE_X31Y54         FDRE                                         r  mult1/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult6/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult6/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult6/clk
    SLICE_X35Y72         FDRE                                         r  mult6/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult6/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    mult6/p_1_in[15]
    SLICE_X35Y72         FDRE                                         r  mult6/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult6/clk
    SLICE_X35Y72         FDRE                                         r  mult6/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.070     0.502    mult6/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult6/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult6/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult6/clk
    SLICE_X37Y70         FDRE                                         r  mult6/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult6/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.052     0.590    mult6/p_1_in[9]
    SLICE_X37Y70         FDRE                                         r  mult6/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult6/clk
    SLICE_X37Y70         FDRE                                         r  mult6/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult6/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult5/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult5/clk
    SLICE_X37Y65         FDRE                                         r  mult5/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult5/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.116     0.667    mult5/p_1_in[0]
    SLICE_X37Y65         FDRE                                         r  mult5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult5/clk
    SLICE_X37Y65         FDRE                                         r  mult5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    mult5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult5/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult5/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult5/clk
    SLICE_X39Y63         FDRE                                         r  mult5/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult5/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    mult5/p_1_in[3]
    SLICE_X39Y63         FDRE                                         r  mult5/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult5/clk
    SLICE_X39Y63         FDRE                                         r  mult5/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    mult5/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult6/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult6/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult6/clk
    SLICE_X37Y70         FDRE                                         r  mult6/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult6/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.053     0.592    mult6/p_1_in[4]
    SLICE_X37Y70         FDRE                                         r  mult6/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult6/clk
    SLICE_X37Y70         FDRE                                         r  mult6/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult6/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult2/clk
    SLICE_X33Y73         FDRE                                         r  mult2/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult2/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.055     0.593    mult2/p_1_in[5]
    SLICE_X33Y73         FDRE                                         r  mult2/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult2/clk
    SLICE_X33Y73         FDRE                                         r  mult2/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult2/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult2/clk
    SLICE_X33Y73         FDRE                                         r  mult2/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult2/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.054     0.593    mult2/p_1_in[11]
    SLICE_X33Y73         FDRE                                         r  mult2/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult2/clk
    SLICE_X33Y73         FDRE                                         r  mult2/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult2/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult5/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult5/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.410     0.410    mult5/clk
    SLICE_X39Y63         FDRE                                         r  mult5/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult5/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    mult5/p_1_in[7]
    SLICE_X39Y63         FDRE                                         r  mult5/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=981, unset)          0.432     0.432    mult5/clk
    SLICE_X39Y63         FDRE                                         r  mult5/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.066     0.498    mult5/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y18   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y15   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult5/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y23   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y31   mult6/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y25   mult4/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y30   mult6/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult1/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y51  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y52  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y53  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y52  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y51  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y52  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y53  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y52  ARead00/out_reg[18]/C



