.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set MISO__0__MASK, 0x20
.set MISO__0__PC, CYREG_PRT0_PC5
.set MISO__0__PORT, 0
.set MISO__0__SHIFT, 5
.set MISO__AG, CYREG_PRT0_AG
.set MISO__AMUX, CYREG_PRT0_AMUX
.set MISO__BIE, CYREG_PRT0_BIE
.set MISO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO__BYP, CYREG_PRT0_BYP
.set MISO__CTL, CYREG_PRT0_CTL
.set MISO__DM0, CYREG_PRT0_DM0
.set MISO__DM1, CYREG_PRT0_DM1
.set MISO__DM2, CYREG_PRT0_DM2
.set MISO__DR, CYREG_PRT0_DR
.set MISO__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO__MASK, 0x20
.set MISO__PORT, 0
.set MISO__PRT, CYREG_PRT0_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO__PS, CYREG_PRT0_PS
.set MISO__SHIFT, 5
.set MISO__SLW, CYREG_PRT0_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MOSI__0__MASK, 0x10
.set MOSI__0__PC, CYREG_PRT0_PC4
.set MOSI__0__PORT, 0
.set MOSI__0__SHIFT, 4
.set MOSI__AG, CYREG_PRT0_AG
.set MOSI__AMUX, CYREG_PRT0_AMUX
.set MOSI__BIE, CYREG_PRT0_BIE
.set MOSI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSI__BYP, CYREG_PRT0_BYP
.set MOSI__CTL, CYREG_PRT0_CTL
.set MOSI__DM0, CYREG_PRT0_DM0
.set MOSI__DM1, CYREG_PRT0_DM1
.set MOSI__DM2, CYREG_PRT0_DM2
.set MOSI__DR, CYREG_PRT0_DR
.set MOSI__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSI__MASK, 0x10
.set MOSI__PORT, 0
.set MOSI__PRT, CYREG_PRT0_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSI__PS, CYREG_PRT0_PS
.set MOSI__SHIFT, 4
.set MOSI__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT2_PC0
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT2_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SCLK__0__MASK, 0x40
.set SCLK__0__PC, CYREG_PRT0_PC6
.set SCLK__0__PORT, 0
.set SCLK__0__SHIFT, 6
.set SCLK__AG, CYREG_PRT0_AG
.set SCLK__AMUX, CYREG_PRT0_AMUX
.set SCLK__BIE, CYREG_PRT0_BIE
.set SCLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCLK__BYP, CYREG_PRT0_BYP
.set SCLK__CTL, CYREG_PRT0_CTL
.set SCLK__DM0, CYREG_PRT0_DM0
.set SCLK__DM1, CYREG_PRT0_DM1
.set SCLK__DM2, CYREG_PRT0_DM2
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INP_DIS, CYREG_PRT0_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT0_LCD_EN
.set SCLK__MASK, 0x40
.set SCLK__PORT, 0
.set SCLK__PRT, CYREG_PRT0_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 6
.set SCLK__SLW, CYREG_PRT0_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST

/* SPIM_RxInternalInterrupt */
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x04
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 2
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SS_1 */
.set SS_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SS_1__0__MASK, 0x01
.set SS_1__0__PC, CYREG_PRT0_PC0
.set SS_1__0__PORT, 0
.set SS_1__0__SHIFT, 0
.set SS_1__AG, CYREG_PRT0_AG
.set SS_1__AMUX, CYREG_PRT0_AMUX
.set SS_1__BIE, CYREG_PRT0_BIE
.set SS_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS_1__BYP, CYREG_PRT0_BYP
.set SS_1__CTL, CYREG_PRT0_CTL
.set SS_1__DM0, CYREG_PRT0_DM0
.set SS_1__DM1, CYREG_PRT0_DM1
.set SS_1__DM2, CYREG_PRT0_DM2
.set SS_1__DR, CYREG_PRT0_DR
.set SS_1__INP_DIS, CYREG_PRT0_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT0_LCD_EN
.set SS_1__MASK, 0x01
.set SS_1__PORT, 0
.set SS_1__PRT, CYREG_PRT0_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS_1__PS, CYREG_PRT0_PS
.set SS_1__SHIFT, 0
.set SS_1__SLW, CYREG_PRT0_SLW

/* SS_2 */
.set SS_2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set SS_2__0__MASK, 0x02
.set SS_2__0__PC, CYREG_PRT0_PC1
.set SS_2__0__PORT, 0
.set SS_2__0__SHIFT, 1
.set SS_2__AG, CYREG_PRT0_AG
.set SS_2__AMUX, CYREG_PRT0_AMUX
.set SS_2__BIE, CYREG_PRT0_BIE
.set SS_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS_2__BYP, CYREG_PRT0_BYP
.set SS_2__CTL, CYREG_PRT0_CTL
.set SS_2__DM0, CYREG_PRT0_DM0
.set SS_2__DM1, CYREG_PRT0_DM1
.set SS_2__DM2, CYREG_PRT0_DM2
.set SS_2__DR, CYREG_PRT0_DR
.set SS_2__INP_DIS, CYREG_PRT0_INP_DIS
.set SS_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SS_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS_2__LCD_EN, CYREG_PRT0_LCD_EN
.set SS_2__MASK, 0x02
.set SS_2__PORT, 0
.set SS_2__PRT, CYREG_PRT0_PRT
.set SS_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS_2__PS, CYREG_PRT0_PS
.set SS_2__SHIFT, 1
.set SS_2__SLW, CYREG_PRT0_SLW

/* SS_3 */
.set SS_3__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SS_3__0__MASK, 0x04
.set SS_3__0__PC, CYREG_PRT0_PC2
.set SS_3__0__PORT, 0
.set SS_3__0__SHIFT, 2
.set SS_3__AG, CYREG_PRT0_AG
.set SS_3__AMUX, CYREG_PRT0_AMUX
.set SS_3__BIE, CYREG_PRT0_BIE
.set SS_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS_3__BYP, CYREG_PRT0_BYP
.set SS_3__CTL, CYREG_PRT0_CTL
.set SS_3__DM0, CYREG_PRT0_DM0
.set SS_3__DM1, CYREG_PRT0_DM1
.set SS_3__DM2, CYREG_PRT0_DM2
.set SS_3__DR, CYREG_PRT0_DR
.set SS_3__INP_DIS, CYREG_PRT0_INP_DIS
.set SS_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SS_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS_3__LCD_EN, CYREG_PRT0_LCD_EN
.set SS_3__MASK, 0x04
.set SS_3__PORT, 0
.set SS_3__PRT, CYREG_PRT0_PRT
.set SS_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS_3__PS, CYREG_PRT0_PS
.set SS_3__SHIFT, 2
.set SS_3__SLW, CYREG_PRT0_SLW

/* SS_4 */
.set SS_4__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set SS_4__0__MASK, 0x08
.set SS_4__0__PC, CYREG_PRT0_PC3
.set SS_4__0__PORT, 0
.set SS_4__0__SHIFT, 3
.set SS_4__AG, CYREG_PRT0_AG
.set SS_4__AMUX, CYREG_PRT0_AMUX
.set SS_4__BIE, CYREG_PRT0_BIE
.set SS_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS_4__BYP, CYREG_PRT0_BYP
.set SS_4__CTL, CYREG_PRT0_CTL
.set SS_4__DM0, CYREG_PRT0_DM0
.set SS_4__DM1, CYREG_PRT0_DM1
.set SS_4__DM2, CYREG_PRT0_DM2
.set SS_4__DR, CYREG_PRT0_DR
.set SS_4__INP_DIS, CYREG_PRT0_INP_DIS
.set SS_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SS_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS_4__LCD_EN, CYREG_PRT0_LCD_EN
.set SS_4__MASK, 0x08
.set SS_4__PORT, 0
.set SS_4__PRT, CYREG_PRT0_PRT
.set SS_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS_4__PS, CYREG_PRT0_PS
.set SS_4__SHIFT, 3
.set SS_4__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT2_PC1
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT2_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* UART_1_RXInternalInterrupt */
.set UART_1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_RXInternalInterrupt__INTC_MASK, 0x08
.set UART_1_RXInternalInterrupt__INTC_NUMBER, 3
.set UART_1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x10
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 4
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_SCL */
.set I2C_SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set I2C_SCL__0__MASK, 0x01
.set I2C_SCL__0__PC, CYREG_PRT12_PC0
.set I2C_SCL__0__PORT, 12
.set I2C_SCL__0__SHIFT, 0
.set I2C_SCL__AG, CYREG_PRT12_AG
.set I2C_SCL__BIE, CYREG_PRT12_BIE
.set I2C_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_SCL__BYP, CYREG_PRT12_BYP
.set I2C_SCL__DM0, CYREG_PRT12_DM0
.set I2C_SCL__DM1, CYREG_PRT12_DM1
.set I2C_SCL__DM2, CYREG_PRT12_DM2
.set I2C_SCL__DR, CYREG_PRT12_DR
.set I2C_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_SCL__MASK, 0x01
.set I2C_SCL__PORT, 12
.set I2C_SCL__PRT, CYREG_PRT12_PRT
.set I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_SCL__PS, CYREG_PRT12_PS
.set I2C_SCL__SHIFT, 0
.set I2C_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_SCL__SLW, CYREG_PRT12_SLW

/* I2C_SDA */
.set I2C_SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set I2C_SDA__0__MASK, 0x02
.set I2C_SDA__0__PC, CYREG_PRT12_PC1
.set I2C_SDA__0__PORT, 12
.set I2C_SDA__0__SHIFT, 1
.set I2C_SDA__AG, CYREG_PRT12_AG
.set I2C_SDA__BIE, CYREG_PRT12_BIE
.set I2C_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_SDA__BYP, CYREG_PRT12_BYP
.set I2C_SDA__DM0, CYREG_PRT12_DM0
.set I2C_SDA__DM1, CYREG_PRT12_DM1
.set I2C_SDA__DM2, CYREG_PRT12_DM2
.set I2C_SDA__DR, CYREG_PRT12_DR
.set I2C_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_SDA__MASK, 0x02
.set I2C_SDA__PORT, 12
.set I2C_SDA__PRT, CYREG_PRT12_PRT
.set I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_SDA__PS, CYREG_PRT12_PS
.set I2C_SDA__SHIFT, 1
.set I2C_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_SDA__SLW, CYREG_PRT12_SLW

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20
.set USBUART_ep_1__INTC_NUMBER, 5
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x40
.set USBUART_ep_2__INTC_NUMBER, 6
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x80
.set USBUART_ep_3__INTC_NUMBER, 7
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
.set USBUART_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ord_int__INTC_MASK, 0x2000000
.set USBUART_ord_int__INTC_NUMBER, 25
.set USBUART_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* PWM_Clock */
.set PWM_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PWM_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PWM_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PWM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set PWM_Clock__INDEX, 0x01
.set PWM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_Clock__PM_ACT_MSK, 0x02
.set PWM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_Clock__PM_STBY_MSK, 0x02

/* SPI_Clock */
.set SPI_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_Clock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_Clock__INDEX, 0x00
.set SPI_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_Clock__PM_ACT_MSK, 0x01
.set SPI_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_Clock__PM_STBY_MSK, 0x01

/* EZI2C_Slave_I2C_Prim */
.set EZI2C_Slave_I2C_Prim__ADR, CYREG_I2C_ADR
.set EZI2C_Slave_I2C_Prim__CFG, CYREG_I2C_CFG
.set EZI2C_Slave_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set EZI2C_Slave_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set EZI2C_Slave_I2C_Prim__CSR, CYREG_I2C_CSR
.set EZI2C_Slave_I2C_Prim__D, CYREG_I2C_D
.set EZI2C_Slave_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set EZI2C_Slave_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set EZI2C_Slave_I2C_Prim__PM_ACT_MSK, 0x04
.set EZI2C_Slave_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set EZI2C_Slave_I2C_Prim__PM_STBY_MSK, 0x04
.set EZI2C_Slave_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set EZI2C_Slave_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set EZI2C_Slave_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set EZI2C_Slave_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set EZI2C_Slave_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* EZI2C_Slave_isr */
.set EZI2C_Slave_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EZI2C_Slave_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EZI2C_Slave_isr__INTC_MASK, 0x8000
.set EZI2C_Slave_isr__INTC_NUMBER, 15
.set EZI2C_Slave_isr__INTC_PRIOR_NUM, 7
.set EZI2C_Slave_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set EZI2C_Slave_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EZI2C_Slave_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_QuadDec_bQuadDec */
.set Left_QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set Left_QuadDec_bQuadDec_Stsreg__0__POS, 0
.set Left_QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set Left_QuadDec_bQuadDec_Stsreg__1__POS, 1
.set Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Left_QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set Left_QuadDec_bQuadDec_Stsreg__2__POS, 2
.set Left_QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set Left_QuadDec_bQuadDec_Stsreg__3__POS, 3
.set Left_QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set Left_QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Left_QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Left_QuadDec_Cnt16_CounterUDB */
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB12_ST

/* Left_QuadDec_isr */
.set Left_QuadDec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Left_QuadDec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Left_QuadDec_isr__INTC_MASK, 0x01
.set Left_QuadDec_isr__INTC_NUMBER, 0
.set Left_QuadDec_isr__INTC_PRIOR_NUM, 7
.set Left_QuadDec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Left_QuadDec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Left_QuadDec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Mainloop_Pin */
.set Mainloop_Pin__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Mainloop_Pin__0__MASK, 0x04
.set Mainloop_Pin__0__PC, CYREG_PRT12_PC2
.set Mainloop_Pin__0__PORT, 12
.set Mainloop_Pin__0__SHIFT, 2
.set Mainloop_Pin__AG, CYREG_PRT12_AG
.set Mainloop_Pin__BIE, CYREG_PRT12_BIE
.set Mainloop_Pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Mainloop_Pin__BYP, CYREG_PRT12_BYP
.set Mainloop_Pin__DM0, CYREG_PRT12_DM0
.set Mainloop_Pin__DM1, CYREG_PRT12_DM1
.set Mainloop_Pin__DM2, CYREG_PRT12_DM2
.set Mainloop_Pin__DR, CYREG_PRT12_DR
.set Mainloop_Pin__INP_DIS, CYREG_PRT12_INP_DIS
.set Mainloop_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Mainloop_Pin__MASK, 0x04
.set Mainloop_Pin__PORT, 12
.set Mainloop_Pin__PRT, CYREG_PRT12_PRT
.set Mainloop_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Mainloop_Pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Mainloop_Pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Mainloop_Pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Mainloop_Pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Mainloop_Pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Mainloop_Pin__PS, CYREG_PRT12_PS
.set Mainloop_Pin__SHIFT, 2
.set Mainloop_Pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Mainloop_Pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Mainloop_Pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Mainloop_Pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Mainloop_Pin__SLW, CYREG_PRT12_SLW

/* Slave_Select */
.set Slave_Select_Sync_ctrl_reg__0__MASK, 0x01
.set Slave_Select_Sync_ctrl_reg__0__POS, 0
.set Slave_Select_Sync_ctrl_reg__1__MASK, 0x02
.set Slave_Select_Sync_ctrl_reg__1__POS, 1
.set Slave_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Slave_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Slave_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Slave_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Slave_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Slave_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Slave_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Slave_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Slave_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Slave_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Slave_Select_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Slave_Select_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Slave_Select_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Slave_Select_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Slave_Select_Sync_ctrl_reg__MASK, 0x03
.set Slave_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Slave_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Slave_Select_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Encoder_Clock */
.set Encoder_Clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Encoder_Clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Encoder_Clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Encoder_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Encoder_Clock__INDEX, 0x02
.set Encoder_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Encoder_Clock__PM_ACT_MSK, 0x04
.set Encoder_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Encoder_Clock__PM_STBY_MSK, 0x04

/* Left_HB25_PWM_Pin */
.set Left_HB25_PWM_Pin__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set Left_HB25_PWM_Pin__0__MASK, 0x40
.set Left_HB25_PWM_Pin__0__PC, CYREG_PRT4_PC6
.set Left_HB25_PWM_Pin__0__PORT, 4
.set Left_HB25_PWM_Pin__0__SHIFT, 6
.set Left_HB25_PWM_Pin__AG, CYREG_PRT4_AG
.set Left_HB25_PWM_Pin__AMUX, CYREG_PRT4_AMUX
.set Left_HB25_PWM_Pin__BIE, CYREG_PRT4_BIE
.set Left_HB25_PWM_Pin__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Left_HB25_PWM_Pin__BYP, CYREG_PRT4_BYP
.set Left_HB25_PWM_Pin__CTL, CYREG_PRT4_CTL
.set Left_HB25_PWM_Pin__DM0, CYREG_PRT4_DM0
.set Left_HB25_PWM_Pin__DM1, CYREG_PRT4_DM1
.set Left_HB25_PWM_Pin__DM2, CYREG_PRT4_DM2
.set Left_HB25_PWM_Pin__DR, CYREG_PRT4_DR
.set Left_HB25_PWM_Pin__INP_DIS, CYREG_PRT4_INP_DIS
.set Left_HB25_PWM_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Left_HB25_PWM_Pin__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Left_HB25_PWM_Pin__LCD_EN, CYREG_PRT4_LCD_EN
.set Left_HB25_PWM_Pin__MASK, 0x40
.set Left_HB25_PWM_Pin__PORT, 4
.set Left_HB25_PWM_Pin__PRT, CYREG_PRT4_PRT
.set Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Left_HB25_PWM_Pin__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Left_HB25_PWM_Pin__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Left_HB25_PWM_Pin__PS, CYREG_PRT4_PS
.set Left_HB25_PWM_Pin__SHIFT, 6
.set Left_HB25_PWM_Pin__SLW, CYREG_PRT4_SLW

/* Left_HB25_PWM_PWMUDB */
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* Right_QuadDec_bQuadDec */
.set Right_QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set Right_QuadDec_bQuadDec_Stsreg__0__POS, 0
.set Right_QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set Right_QuadDec_bQuadDec_Stsreg__1__POS, 1
.set Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Right_QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set Right_QuadDec_bQuadDec_Stsreg__2__POS, 2
.set Right_QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set Right_QuadDec_bQuadDec_Stsreg__3__POS, 3
.set Right_QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set Right_QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Right_QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* Right_QuadDec_Cnt16_CounterUDB */
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* Right_QuadDec_isr */
.set Right_QuadDec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Right_QuadDec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Right_QuadDec_isr__INTC_MASK, 0x02
.set Right_QuadDec_isr__INTC_NUMBER, 1
.set Right_QuadDec_isr__INTC_PRIOR_NUM, 7
.set Right_QuadDec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Right_QuadDec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Right_QuadDec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_Encoder_A */
.set Left_Encoder_A__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Left_Encoder_A__0__MASK, 0x01
.set Left_Encoder_A__0__PC, CYREG_PRT4_PC0
.set Left_Encoder_A__0__PORT, 4
.set Left_Encoder_A__0__SHIFT, 0
.set Left_Encoder_A__AG, CYREG_PRT4_AG
.set Left_Encoder_A__AMUX, CYREG_PRT4_AMUX
.set Left_Encoder_A__BIE, CYREG_PRT4_BIE
.set Left_Encoder_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Left_Encoder_A__BYP, CYREG_PRT4_BYP
.set Left_Encoder_A__CTL, CYREG_PRT4_CTL
.set Left_Encoder_A__DM0, CYREG_PRT4_DM0
.set Left_Encoder_A__DM1, CYREG_PRT4_DM1
.set Left_Encoder_A__DM2, CYREG_PRT4_DM2
.set Left_Encoder_A__DR, CYREG_PRT4_DR
.set Left_Encoder_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Left_Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Left_Encoder_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Left_Encoder_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Left_Encoder_A__MASK, 0x01
.set Left_Encoder_A__PORT, 4
.set Left_Encoder_A__PRT, CYREG_PRT4_PRT
.set Left_Encoder_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Left_Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Left_Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Left_Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Left_Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Left_Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Left_Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Left_Encoder_A__PS, CYREG_PRT4_PS
.set Left_Encoder_A__SHIFT, 0
.set Left_Encoder_A__SLW, CYREG_PRT4_SLW

/* Left_Encoder_B */
.set Left_Encoder_B__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Left_Encoder_B__0__MASK, 0x04
.set Left_Encoder_B__0__PC, CYREG_PRT4_PC2
.set Left_Encoder_B__0__PORT, 4
.set Left_Encoder_B__0__SHIFT, 2
.set Left_Encoder_B__AG, CYREG_PRT4_AG
.set Left_Encoder_B__AMUX, CYREG_PRT4_AMUX
.set Left_Encoder_B__BIE, CYREG_PRT4_BIE
.set Left_Encoder_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Left_Encoder_B__BYP, CYREG_PRT4_BYP
.set Left_Encoder_B__CTL, CYREG_PRT4_CTL
.set Left_Encoder_B__DM0, CYREG_PRT4_DM0
.set Left_Encoder_B__DM1, CYREG_PRT4_DM1
.set Left_Encoder_B__DM2, CYREG_PRT4_DM2
.set Left_Encoder_B__DR, CYREG_PRT4_DR
.set Left_Encoder_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Left_Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Left_Encoder_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Left_Encoder_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Left_Encoder_B__MASK, 0x04
.set Left_Encoder_B__PORT, 4
.set Left_Encoder_B__PRT, CYREG_PRT4_PRT
.set Left_Encoder_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Left_Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Left_Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Left_Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Left_Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Left_Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Left_Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Left_Encoder_B__PS, CYREG_PRT4_PS
.set Left_Encoder_B__SHIFT, 2
.set Left_Encoder_B__SLW, CYREG_PRT4_SLW

/* Right_HB25_PWM_Pin */
.set Right_HB25_PWM_Pin__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set Right_HB25_PWM_Pin__0__MASK, 0x80
.set Right_HB25_PWM_Pin__0__PC, CYREG_PRT4_PC7
.set Right_HB25_PWM_Pin__0__PORT, 4
.set Right_HB25_PWM_Pin__0__SHIFT, 7
.set Right_HB25_PWM_Pin__AG, CYREG_PRT4_AG
.set Right_HB25_PWM_Pin__AMUX, CYREG_PRT4_AMUX
.set Right_HB25_PWM_Pin__BIE, CYREG_PRT4_BIE
.set Right_HB25_PWM_Pin__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Right_HB25_PWM_Pin__BYP, CYREG_PRT4_BYP
.set Right_HB25_PWM_Pin__CTL, CYREG_PRT4_CTL
.set Right_HB25_PWM_Pin__DM0, CYREG_PRT4_DM0
.set Right_HB25_PWM_Pin__DM1, CYREG_PRT4_DM1
.set Right_HB25_PWM_Pin__DM2, CYREG_PRT4_DM2
.set Right_HB25_PWM_Pin__DR, CYREG_PRT4_DR
.set Right_HB25_PWM_Pin__INP_DIS, CYREG_PRT4_INP_DIS
.set Right_HB25_PWM_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Right_HB25_PWM_Pin__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Right_HB25_PWM_Pin__LCD_EN, CYREG_PRT4_LCD_EN
.set Right_HB25_PWM_Pin__MASK, 0x80
.set Right_HB25_PWM_Pin__PORT, 4
.set Right_HB25_PWM_Pin__PRT, CYREG_PRT4_PRT
.set Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Right_HB25_PWM_Pin__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Right_HB25_PWM_Pin__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Right_HB25_PWM_Pin__PS, CYREG_PRT4_PS
.set Right_HB25_PWM_Pin__SHIFT, 7
.set Right_HB25_PWM_Pin__SLW, CYREG_PRT4_SLW

/* Right_HB25_PWM_PWMUDB */
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB01_F1

/* Right_Encoder_A */
.set Right_Encoder_A__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Right_Encoder_A__0__MASK, 0x02
.set Right_Encoder_A__0__PC, CYREG_PRT4_PC1
.set Right_Encoder_A__0__PORT, 4
.set Right_Encoder_A__0__SHIFT, 1
.set Right_Encoder_A__AG, CYREG_PRT4_AG
.set Right_Encoder_A__AMUX, CYREG_PRT4_AMUX
.set Right_Encoder_A__BIE, CYREG_PRT4_BIE
.set Right_Encoder_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Right_Encoder_A__BYP, CYREG_PRT4_BYP
.set Right_Encoder_A__CTL, CYREG_PRT4_CTL
.set Right_Encoder_A__DM0, CYREG_PRT4_DM0
.set Right_Encoder_A__DM1, CYREG_PRT4_DM1
.set Right_Encoder_A__DM2, CYREG_PRT4_DM2
.set Right_Encoder_A__DR, CYREG_PRT4_DR
.set Right_Encoder_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Right_Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Right_Encoder_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Right_Encoder_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Right_Encoder_A__MASK, 0x02
.set Right_Encoder_A__PORT, 4
.set Right_Encoder_A__PRT, CYREG_PRT4_PRT
.set Right_Encoder_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Right_Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Right_Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Right_Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Right_Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Right_Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Right_Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Right_Encoder_A__PS, CYREG_PRT4_PS
.set Right_Encoder_A__SHIFT, 1
.set Right_Encoder_A__SLW, CYREG_PRT4_SLW

/* Right_Encoder_B */
.set Right_Encoder_B__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Right_Encoder_B__0__MASK, 0x08
.set Right_Encoder_B__0__PC, CYREG_PRT4_PC3
.set Right_Encoder_B__0__PORT, 4
.set Right_Encoder_B__0__SHIFT, 3
.set Right_Encoder_B__AG, CYREG_PRT4_AG
.set Right_Encoder_B__AMUX, CYREG_PRT4_AMUX
.set Right_Encoder_B__BIE, CYREG_PRT4_BIE
.set Right_Encoder_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Right_Encoder_B__BYP, CYREG_PRT4_BYP
.set Right_Encoder_B__CTL, CYREG_PRT4_CTL
.set Right_Encoder_B__DM0, CYREG_PRT4_DM0
.set Right_Encoder_B__DM1, CYREG_PRT4_DM1
.set Right_Encoder_B__DM2, CYREG_PRT4_DM2
.set Right_Encoder_B__DR, CYREG_PRT4_DR
.set Right_Encoder_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Right_Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Right_Encoder_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Right_Encoder_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Right_Encoder_B__MASK, 0x08
.set Right_Encoder_B__PORT, 4
.set Right_Encoder_B__PRT, CYREG_PRT4_PRT
.set Right_Encoder_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Right_Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Right_Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Right_Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Right_Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Right_Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Right_Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Right_Encoder_B__PS, CYREG_PRT4_PS
.set Right_Encoder_B__SHIFT, 3
.set Right_Encoder_B__SLW, CYREG_PRT4_SLW

/* Left_HB25_Enable_Pin */
.set Left_HB25_Enable_Pin__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set Left_HB25_Enable_Pin__0__MASK, 0x10
.set Left_HB25_Enable_Pin__0__PC, CYREG_PRT4_PC4
.set Left_HB25_Enable_Pin__0__PORT, 4
.set Left_HB25_Enable_Pin__0__SHIFT, 4
.set Left_HB25_Enable_Pin__AG, CYREG_PRT4_AG
.set Left_HB25_Enable_Pin__AMUX, CYREG_PRT4_AMUX
.set Left_HB25_Enable_Pin__BIE, CYREG_PRT4_BIE
.set Left_HB25_Enable_Pin__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Left_HB25_Enable_Pin__BYP, CYREG_PRT4_BYP
.set Left_HB25_Enable_Pin__CTL, CYREG_PRT4_CTL
.set Left_HB25_Enable_Pin__DM0, CYREG_PRT4_DM0
.set Left_HB25_Enable_Pin__DM1, CYREG_PRT4_DM1
.set Left_HB25_Enable_Pin__DM2, CYREG_PRT4_DM2
.set Left_HB25_Enable_Pin__DR, CYREG_PRT4_DR
.set Left_HB25_Enable_Pin__INP_DIS, CYREG_PRT4_INP_DIS
.set Left_HB25_Enable_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Left_HB25_Enable_Pin__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Left_HB25_Enable_Pin__LCD_EN, CYREG_PRT4_LCD_EN
.set Left_HB25_Enable_Pin__MASK, 0x10
.set Left_HB25_Enable_Pin__PORT, 4
.set Left_HB25_Enable_Pin__PRT, CYREG_PRT4_PRT
.set Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Left_HB25_Enable_Pin__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Left_HB25_Enable_Pin__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Left_HB25_Enable_Pin__PS, CYREG_PRT4_PS
.set Left_HB25_Enable_Pin__SHIFT, 4
.set Left_HB25_Enable_Pin__SLW, CYREG_PRT4_SLW

/* Right_HB25_Enable_Pin */
.set Right_HB25_Enable_Pin__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set Right_HB25_Enable_Pin__0__MASK, 0x20
.set Right_HB25_Enable_Pin__0__PC, CYREG_PRT4_PC5
.set Right_HB25_Enable_Pin__0__PORT, 4
.set Right_HB25_Enable_Pin__0__SHIFT, 5
.set Right_HB25_Enable_Pin__AG, CYREG_PRT4_AG
.set Right_HB25_Enable_Pin__AMUX, CYREG_PRT4_AMUX
.set Right_HB25_Enable_Pin__BIE, CYREG_PRT4_BIE
.set Right_HB25_Enable_Pin__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Right_HB25_Enable_Pin__BYP, CYREG_PRT4_BYP
.set Right_HB25_Enable_Pin__CTL, CYREG_PRT4_CTL
.set Right_HB25_Enable_Pin__DM0, CYREG_PRT4_DM0
.set Right_HB25_Enable_Pin__DM1, CYREG_PRT4_DM1
.set Right_HB25_Enable_Pin__DM2, CYREG_PRT4_DM2
.set Right_HB25_Enable_Pin__DR, CYREG_PRT4_DR
.set Right_HB25_Enable_Pin__INP_DIS, CYREG_PRT4_INP_DIS
.set Right_HB25_Enable_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Right_HB25_Enable_Pin__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Right_HB25_Enable_Pin__LCD_EN, CYREG_PRT4_LCD_EN
.set Right_HB25_Enable_Pin__MASK, 0x20
.set Right_HB25_Enable_Pin__PORT, 4
.set Right_HB25_Enable_Pin__PRT, CYREG_PRT4_PRT
.set Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Right_HB25_Enable_Pin__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Right_HB25_Enable_Pin__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Right_HB25_Enable_Pin__PS, CYREG_PRT4_PS
.set Right_HB25_Enable_Pin__SHIFT, 5
.set Right_HB25_Enable_Pin__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000801F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
