--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/sf_Red/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1028 paths analyzed, 157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.884ns.
--------------------------------------------------------------------------------

Paths for end point count_int_30 (SLICE_X28Y38.CIN), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.476   count_int<3>
                                                       count_int_0
    SLICE_X28Y31.A5      net (fanout=1)        0.822   count_int<0>
    SLICE_X28Y31.COUT    Topcya                0.495   count_int<3>
                                                       count_int<0>_rt
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.319   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_30
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (1.836ns logic, 0.975ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.476   count_int<3>
                                                       count_int_0
    SLICE_X28Y31.A5      net (fanout=1)        0.822   count_int<0>
    SLICE_X28Y31.COUT    Topcya                0.472   count_int<3>
                                                       Mcount_count_int_lut<0>
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.319   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_30
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (1.813ns logic, 0.975ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_1 (FF)
  Destination:          count_int_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_1 to count_int_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.BQ      Tcko                  0.476   count_int<3>
                                                       count_int_1
    SLICE_X28Y31.B5      net (fanout=2)        0.244   count_int<1>
    SLICE_X28Y31.COUT    Topcyb                0.448   count_int<3>
                                                       Mcount_count_int_lut<1>
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.319   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_30
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.789ns logic, 0.397ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Paths for end point count_int_31 (SLICE_X28Y38.CIN), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.476   count_int<3>
                                                       count_int_0
    SLICE_X28Y31.A5      net (fanout=1)        0.822   count_int<0>
    SLICE_X28Y31.COUT    Topcya                0.495   count_int<3>
                                                       count_int<0>_rt
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.319   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_31
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (1.836ns logic, 0.975ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.476   count_int<3>
                                                       count_int_0
    SLICE_X28Y31.A5      net (fanout=1)        0.822   count_int<0>
    SLICE_X28Y31.COUT    Topcya                0.472   count_int<3>
                                                       Mcount_count_int_lut<0>
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.319   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_31
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (1.813ns logic, 0.975ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_1 (FF)
  Destination:          count_int_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_1 to count_int_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.BQ      Tcko                  0.476   count_int<3>
                                                       count_int_1
    SLICE_X28Y31.B5      net (fanout=2)        0.244   count_int<1>
    SLICE_X28Y31.COUT    Topcyb                0.448   count_int<3>
                                                       Mcount_count_int_lut<1>
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.319   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_31
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.789ns logic, 0.397ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Paths for end point count_int_29 (SLICE_X28Y38.CIN), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.476   count_int<3>
                                                       count_int_0
    SLICE_X28Y31.A5      net (fanout=1)        0.822   count_int<0>
    SLICE_X28Y31.COUT    Topcya                0.495   count_int<3>
                                                       count_int<0>_rt
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.307   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_29
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (1.824ns logic, 0.975ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.476   count_int<3>
                                                       count_int_0
    SLICE_X28Y31.A5      net (fanout=1)        0.822   count_int<0>
    SLICE_X28Y31.COUT    Topcya                0.472   count_int<3>
                                                       Mcount_count_int_lut<0>
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.307   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_29
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (1.801ns logic, 0.975ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_1 (FF)
  Destination:          count_int_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.174ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.522 - 0.560)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_1 to count_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.BQ      Tcko                  0.476   count_int<3>
                                                       count_int_1
    SLICE_X28Y31.B5      net (fanout=2)        0.244   count_int<1>
    SLICE_X28Y31.COUT    Topcyb                0.448   count_int<3>
                                                       Mcount_count_int_lut<1>
                                                       Mcount_count_int_cy<3>
    SLICE_X28Y32.CIN     net (fanout=1)        0.135   Mcount_count_int_cy<3>
    SLICE_X28Y32.COUT    Tbyp                  0.091   count_int<7>
                                                       Mcount_count_int_cy<7>
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<7>
    SLICE_X28Y33.COUT    Tbyp                  0.091   count_int<11>
                                                       Mcount_count_int_cy<11>
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<11>
    SLICE_X28Y34.COUT    Tbyp                  0.091   count_int<15>
                                                       Mcount_count_int_cy<15>
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<15>
    SLICE_X28Y35.COUT    Tbyp                  0.091   count_int<19>
                                                       Mcount_count_int_cy<19>
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<19>
    SLICE_X28Y36.COUT    Tbyp                  0.091   count_int<23>
                                                       Mcount_count_int_cy<23>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<23>
    SLICE_X28Y37.COUT    Tbyp                  0.091   count_int<27>
                                                       Mcount_count_int_cy<27>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_count_int_cy<27>
    SLICE_X28Y38.CLK     Tcinck                0.307   count_int<31>
                                                       Mcount_count_int_xor<31>
                                                       count_int_29
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (1.777ns logic, 0.397ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_int_3 (SLICE_X28Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_2 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_2 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.CQ      Tcko                  0.200   count_int<3>
                                                       count_int_2
    SLICE_X28Y31.CX      net (fanout=2)        0.097   count_int<2>
    SLICE_X28Y31.CLK     Tckdi       (-Th)    -0.142   count_int<3>
                                                       Mcount_count_int_cy<3>
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.342ns logic, 0.097ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point count_int_7 (SLICE_X28Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_6 (FF)
  Destination:          count_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_6 to count_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.200   count_int<7>
                                                       count_int_6
    SLICE_X28Y32.CX      net (fanout=2)        0.097   count_int<6>
    SLICE_X28Y32.CLK     Tckdi       (-Th)    -0.142   count_int<7>
                                                       Mcount_count_int_cy<7>
                                                       count_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.342ns logic, 0.097ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point count_int_11 (SLICE_X28Y33.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_10 (FF)
  Destination:          count_int_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_10 to count_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.CQ      Tcko                  0.200   count_int<11>
                                                       count_int_10
    SLICE_X28Y33.CX      net (fanout=2)        0.097   count_int<10>
    SLICE_X28Y33.CLK     Tckdi       (-Th)    -0.142   count_int<11>
                                                       Mcount_count_int_cy<11>
                                                       count_int_11
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.342ns logic, 0.097ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: count_int<3>/CLK
  Logical resource: count_int_0/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: count_int<3>/CLK
  Logical resource: count_int_1/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.884|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1028 paths, 0 nets, and 83 connections

Design statistics:
   Minimum period:   2.884ns{1}   (Maximum frequency: 346.741MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  6 10:36:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



