<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\File_Work\FPGA\GOWIN\top_buzzer_SoC\Documents\buzzer_SoC\Documents\final_buzzer\impl\gwsynthesis\final_buzzer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\File_Work\FPGA\GOWIN\top_buzzer_SoC\Documents\buzzer_SoC\Documents\final_buzzer\src\sipeed_tang_mega_138k_pro.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\File_Work\FPGA\GOWIN\top_buzzer_SoC\Documents\buzzer_SoC\Documents\final_buzzer\src\sipeed_tang_mega_138k_pro.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 30 06:05:31 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23395</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14204</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>676</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50 </td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>SoC/PLL/CLKOUT0 </td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>SoC/PLL/CLKOUT1 </td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>SoC/PLL/CLKOUT3 </td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>5.000</td>
<td>0.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>SoC/PLL/CLKOUT4 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">9.974(MHz)</td>
<td>76</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">33.392(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
<td>33.333(MHz)</td>
<td>104.664(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>143.408(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SoC/PLL/CLKOUT4.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>-2156.624</td>
<td>27</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-2128.840</td>
<td>625</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SoC/PLL/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-80.256</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/pwm_reg_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>100.186</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-80.118</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_11_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>100.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-80.038</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_17_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>99.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-80.038</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_22_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>99.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-79.927</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_25_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>99.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-79.926</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_0_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>99.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-79.920</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_9_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>99.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-79.920</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_18_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>99.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-79.904</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_20_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>99.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-79.904</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_23_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>99.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-79.865</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_24_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>99.791</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-79.858</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_8_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>99.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-79.844</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_13_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.758</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-79.836</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_1_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>99.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-79.821</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_2_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-79.821</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_3_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-79.821</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_6_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-79.821</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_7_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-79.821</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_12_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-79.814</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_16_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>99.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-79.791</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_4_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-79.791</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_5_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-79.791</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_10_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>99.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-79.772</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_14_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>99.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-79.772</td>
<td>play/current_freq_7_s0/Q</td>
<td>play/pwm_inst/counter_15_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>99.700</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_0_s/DO[0]</td>
<td>SoC/storage_9_dat1_2_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>2</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_0_s/DO[1]</td>
<td>SoC/storage_9_dat1_3_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>3</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_0_s/DO[2]</td>
<td>SoC/storage_9_dat1_4_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_0_s/DO[3]</td>
<td>SoC/storage_9_dat1_5_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>5</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_2_s/DO[0]</td>
<td>SoC/storage_9_dat1_12_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>6</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_2_s/DO[1]</td>
<td>SoC/storage_9_dat1_13_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>7</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_2_s/DO[2]</td>
<td>SoC/storage_9_dat1_14_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.019</td>
<td>SoC/storage_9_storage_9_0_2_s/DO[3]</td>
<td>SoC/storage_9_dat1_15_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_0_s/DO[0]</td>
<td>SoC/storage_2_dat1_0_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>10</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_0_s/DO[1]</td>
<td>SoC/storage_2_dat1_1_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>11</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_0_s/DO[2]</td>
<td>SoC/storage_2_dat1_2_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>12</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_0_s/DO[3]</td>
<td>SoC/storage_2_dat1_3_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>13</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_1_s/DO[0]</td>
<td>SoC/storage_2_dat1_4_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>14</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_1_s/DO[1]</td>
<td>SoC/storage_2_dat1_5_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>15</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_1_s/DO[2]</td>
<td>SoC/storage_2_dat1_6_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>0.019</td>
<td>SoC/storage_2_storage_2_0_1_s/DO[3]</td>
<td>SoC/storage_2_dat1_7_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_0_s/DO[0]</td>
<td>SoC/storage_1_dat1_0_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>18</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_0_s/DO[1]</td>
<td>SoC/storage_1_dat1_1_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>19</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_0_s/DO[2]</td>
<td>SoC/storage_1_dat1_2_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>20</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_0_s/DO[3]</td>
<td>SoC/storage_1_dat1_3_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>21</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_1_s/DO[0]</td>
<td>SoC/storage_1_dat1_4_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>22</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_1_s/DO[1]</td>
<td>SoC/storage_1_dat1_5_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>23</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_1_s/DO[2]</td>
<td>SoC/storage_1_dat1_6_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>24</td>
<td>0.019</td>
<td>SoC/storage_1_storage_1_0_1_s/DO[3]</td>
<td>SoC/storage_1_dat1_7_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>25</td>
<td>0.019</td>
<td>SoC/storage_6_storage_6_0_0_s/DO[1]</td>
<td>SoC/main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0/D</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_72</td>
</tr>
<tr>
<td>2</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_44</td>
</tr>
<tr>
<td>3</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_59</td>
</tr>
<tr>
<td>4</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_87</td>
</tr>
<tr>
<td>5</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/main_rddata_d_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.576</td>
<td>3.826</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_80</td>
</tr>
<tr>
<td>7</td>
<td>3.576</td>
<td>3.826</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_83</td>
</tr>
<tr>
<td>8</td>
<td>3.578</td>
<td>3.828</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_10</td>
</tr>
<tr>
<td>9</td>
<td>3.578</td>
<td>3.828</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_51</td>
</tr>
<tr>
<td>10</td>
<td>3.578</td>
<td>3.828</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
<td>SoC/DFFSE_63</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-80.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/pwm_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.524</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[3][B]</td>
<td>play/pwm_inst/n191_s1017/I0</td>
</tr>
<tr>
<td>58.980</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R61C57[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s1017/F</td>
</tr>
<tr>
<td>59.708</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[3][B]</td>
<td>play/pwm_inst/n191_s783/I3</td>
</tr>
<tr>
<td>60.281</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s783/F</td>
</tr>
<tr>
<td>61.181</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C54[0][A]</td>
<td>play/pwm_inst/n191_s581/I1</td>
</tr>
<tr>
<td>61.760</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C54[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s581/F</td>
</tr>
<tr>
<td>62.491</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C54[1][A]</td>
<td>play/pwm_inst/n191_s358/I1</td>
</tr>
<tr>
<td>63.059</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C54[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s358/F</td>
</tr>
<tr>
<td>63.424</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C54[0][A]</td>
<td>play/pwm_inst/n191_s206/I2</td>
</tr>
<tr>
<td>63.991</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C54[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s206/F</td>
</tr>
<tr>
<td>64.624</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[0][A]</td>
<td>play/pwm_inst/n191_s115/I0</td>
</tr>
<tr>
<td>65.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R48C58[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s115/F</td>
</tr>
<tr>
<td>66.300</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C56[0][A]</td>
<td>play/pwm_inst/n191_s731/I0</td>
</tr>
<tr>
<td>66.589</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R58C56[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s731/F</td>
</tr>
<tr>
<td>67.474</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C56[2][A]</td>
<td>play/pwm_inst/n191_s559/I0</td>
</tr>
<tr>
<td>68.053</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C56[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s559/F</td>
</tr>
<tr>
<td>68.055</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C56[0][B]</td>
<td>play/pwm_inst/n191_s350/I3</td>
</tr>
<tr>
<td>68.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R50C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s350/F</td>
</tr>
<tr>
<td>68.949</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C58[0][B]</td>
<td>play/pwm_inst/n191_s204/I0</td>
</tr>
<tr>
<td>69.456</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R50C58[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s204/F</td>
</tr>
<tr>
<td>70.415</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C59[3][A]</td>
<td>play/pwm_inst/n191_s774/I1</td>
</tr>
<tr>
<td>70.989</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C59[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s774/F</td>
</tr>
<tr>
<td>72.711</td>
<td>1.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C57[3][B]</td>
<td>play/pwm_inst/n191_s570/I3</td>
</tr>
<tr>
<td>73.168</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s570/F</td>
</tr>
<tr>
<td>73.170</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C57[3][A]</td>
<td>play/pwm_inst/n191_s355/I0</td>
</tr>
<tr>
<td>73.718</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R63C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s355/F</td>
</tr>
<tr>
<td>74.843</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[0][B]</td>
<td>play/pwm_inst/n191_s205/I1</td>
</tr>
<tr>
<td>75.131</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C44[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s205/F</td>
</tr>
<tr>
<td>76.591</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C49[0][A]</td>
<td>play/pwm_inst/n191_s495/I2</td>
</tr>
<tr>
<td>77.170</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s495/F</td>
</tr>
<tr>
<td>78.726</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C49[3][A]</td>
<td>play/pwm_inst/n191_s340/I3</td>
</tr>
<tr>
<td>79.183</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s340/F</td>
</tr>
<tr>
<td>79.566</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][A]</td>
<td>play/pwm_inst/n191_s200/I0</td>
</tr>
<tr>
<td>80.023</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R67C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s200/F</td>
</tr>
<tr>
<td>80.946</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C53[0][A]</td>
<td>play/pwm_inst/n191_s318/I0</td>
</tr>
<tr>
<td>81.454</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s318/F</td>
</tr>
<tr>
<td>82.709</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[3][A]</td>
<td>play/pwm_inst/n191_s313/I0</td>
</tr>
<tr>
<td>83.283</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R66C46[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s313/F</td>
</tr>
<tr>
<td>84.419</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][B]</td>
<td>play/pwm_inst/n191_s188/I0</td>
</tr>
<tr>
<td>84.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C43[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s188/F</td>
</tr>
<tr>
<td>85.914</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C44[3][B]</td>
<td>play/pwm_inst/n191_s108/I0</td>
</tr>
<tr>
<td>86.370</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s108/F</td>
</tr>
<tr>
<td>87.149</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[1][B]</td>
<td>play/pwm_inst/n191_s275/I0</td>
</tr>
<tr>
<td>87.728</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R65C52[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s275/F</td>
</tr>
<tr>
<td>88.439</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[2][B]</td>
<td>play/pwm_inst/n191_s284/I1</td>
</tr>
<tr>
<td>89.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s284/F</td>
</tr>
<tr>
<td>90.150</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C49[3][B]</td>
<td>play/pwm_inst/n191_s288/I2</td>
</tr>
<tr>
<td>90.724</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C49[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s288/F</td>
</tr>
<tr>
<td>91.683</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C48[0][B]</td>
<td>play/pwm_inst/n191_s171/I2</td>
</tr>
<tr>
<td>92.261</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s171/F</td>
</tr>
<tr>
<td>92.880</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[2][A]</td>
<td>play/pwm_inst/n191_s107/I0</td>
</tr>
<tr>
<td>93.388</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R65C52[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s107/F</td>
</tr>
<tr>
<td>94.023</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[0][B]</td>
<td>play/pwm_inst/n191_s449/I0</td>
</tr>
<tr>
<td>94.601</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C57[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s449/F</td>
</tr>
<tr>
<td>96.001</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C56[1][A]</td>
<td>play/pwm_inst/n191_s269/I0</td>
</tr>
<tr>
<td>96.580</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s269/F</td>
</tr>
<tr>
<td>97.839</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>play/pwm_inst/n191_s159/I1</td>
</tr>
<tr>
<td>98.418</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C54[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s159/F</td>
</tr>
<tr>
<td>99.134</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C54[1][A]</td>
<td>play/pwm_inst/n191_s94/I0</td>
</tr>
<tr>
<td>99.701</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C54[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s94/F</td>
</tr>
<tr>
<td>101.054</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C57[2][B]</td>
<td>play/pwm_inst/n191_s90/I0</td>
</tr>
<tr>
<td>101.621</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C57[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s90/F</td>
</tr>
<tr>
<td>102.540</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C57[0][B]</td>
<td>play/pwm_inst/n191_s49/I3</td>
</tr>
<tr>
<td>103.108</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C57[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s49/F</td>
</tr>
<tr>
<td>103.259</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C57[2][A]</td>
<td>play/pwm_inst/n191_s18/I3</td>
</tr>
<tr>
<td>103.838</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s18/F</td>
</tr>
<tr>
<td>103.840</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C57[2][B]</td>
<td>play/pwm_inst/n191_s6/I0</td>
</tr>
<tr>
<td>104.348</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C57[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s6/F</td>
</tr>
<tr>
<td>104.745</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][A]</td>
<td>play/pwm_inst/n191_s2/I0</td>
</tr>
<tr>
<td>105.313</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s2/F</td>
</tr>
<tr>
<td>106.026</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C55[1][B]</td>
<td>play/pwm_inst/n191_s1/I0</td>
</tr>
<tr>
<td>106.315</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C55[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s1/F</td>
</tr>
<tr>
<td>106.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C55[1][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/pwm_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.123</td>
<td>5.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C55[1][B]</td>
<td>play/pwm_inst/pwm_reg_s0/CLK</td>
</tr>
<tr>
<td>26.059</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C55[1][B]</td>
<td>play/pwm_inst/pwm_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.752, 39.679%; route: 60.051, 59.940%; tC2Q: 0.382, 0.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.146%; route: 5.441, 88.854%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-80.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.596</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>play/pwm_inst/n179_s2/I0</td>
</tr>
<tr>
<td>106.175</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n179_s2/F</td>
</tr>
<tr>
<td>106.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.121</td>
<td>5.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>play/pwm_inst/counter_11_s0/CLK</td>
</tr>
<tr>
<td>26.057</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>play/pwm_inst/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.527, 39.509%; route: 60.136, 60.108%; tC2Q: 0.382, 0.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.150%; route: 5.438, 88.850%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-80.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.806</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>play/pwm_inst/n173_s2/I0</td>
</tr>
<tr>
<td>106.095</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n173_s2/F</td>
</tr>
<tr>
<td>106.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.121</td>
<td>5.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>play/pwm_inst/counter_17_s0/CLK</td>
</tr>
<tr>
<td>26.058</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>play/pwm_inst/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.251%; route: 60.346, 60.367%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.150%; route: 5.439, 88.850%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-80.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.806</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][A]</td>
<td>play/pwm_inst/n168_s2/I0</td>
</tr>
<tr>
<td>106.095</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n168_s2/F</td>
</tr>
<tr>
<td>106.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.121</td>
<td>5.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][A]</td>
<td>play/pwm_inst/counter_22_s0/CLK</td>
</tr>
<tr>
<td>26.058</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[1][A]</td>
<td>play/pwm_inst/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.251%; route: 60.346, 60.367%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.150%; route: 5.439, 88.850%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.408</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][A]</td>
<td>play/pwm_inst/n165_s2/I0</td>
</tr>
<tr>
<td>105.975</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n165_s2/F</td>
</tr>
<tr>
<td>105.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.112</td>
<td>5.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][A]</td>
<td>play/pwm_inst/counter_25_s0/CLK</td>
</tr>
<tr>
<td>26.048</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[2][A]</td>
<td>play/pwm_inst/counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.516, 39.577%; route: 59.947, 60.040%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.167%; route: 5.429, 88.833%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.688</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][B]</td>
<td>play/pwm_inst/n190_s2/I0</td>
</tr>
<tr>
<td>105.976</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s2/F</td>
</tr>
<tr>
<td>105.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.114</td>
<td>5.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][B]</td>
<td>play/pwm_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>26.050</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C46[1][B]</td>
<td>play/pwm_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.297%; route: 60.227, 60.319%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.163%; route: 5.431, 88.837%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.408</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[2][B]</td>
<td>play/pwm_inst/n181_s2/I0</td>
</tr>
<tr>
<td>105.986</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C51[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n181_s2/F</td>
</tr>
<tr>
<td>105.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[2][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.130</td>
<td>5.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[2][B]</td>
<td>play/pwm_inst/counter_9_s0/CLK</td>
</tr>
<tr>
<td>26.067</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[2][B]</td>
<td>play/pwm_inst/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.527, 39.584%; route: 59.947, 60.033%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.133%; route: 5.448, 88.867%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.408</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td>play/pwm_inst/n172_s2/I0</td>
</tr>
<tr>
<td>105.986</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n172_s2/F</td>
</tr>
<tr>
<td>105.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.130</td>
<td>5.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td>play/pwm_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>26.067</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[1][A]</td>
<td>play/pwm_inst/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.527, 39.584%; route: 59.947, 60.033%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.133%; route: 5.448, 88.867%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.401</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>play/pwm_inst/n170_s2/I0</td>
</tr>
<tr>
<td>105.969</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n170_s2/F</td>
</tr>
<tr>
<td>105.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.128</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>play/pwm_inst/counter_20_s0/CLK</td>
</tr>
<tr>
<td>26.064</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>play/pwm_inst/counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.516, 39.580%; route: 59.941, 60.037%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.137%; route: 5.446, 88.863%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.401</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>play/pwm_inst/n167_s2/I0</td>
</tr>
<tr>
<td>105.969</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n167_s2/F</td>
</tr>
<tr>
<td>105.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.128</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>play/pwm_inst/counter_23_s0/CLK</td>
</tr>
<tr>
<td>26.064</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>play/pwm_inst/counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.516, 39.580%; route: 59.941, 60.037%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.137%; route: 5.446, 88.863%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.413</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[2][A]</td>
<td>play/pwm_inst/n166_s2/I0</td>
</tr>
<tr>
<td>105.920</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n166_s2/F</td>
</tr>
<tr>
<td>105.920</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[2][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.119</td>
<td>5.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[2][A]</td>
<td>play/pwm_inst/counter_24_s0/CLK</td>
</tr>
<tr>
<td>26.055</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C49[2][A]</td>
<td>play/pwm_inst/counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.456, 39.539%; route: 59.952, 60.078%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.154%; route: 5.436, 88.846%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.324</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td>play/pwm_inst/n182_s2/I0</td>
</tr>
<tr>
<td>105.903</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n182_s2/F</td>
</tr>
<tr>
<td>105.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.109</td>
<td>5.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td>play/pwm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>26.045</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C51[1][A]</td>
<td>play/pwm_inst/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.527, 39.617%; route: 59.864, 60.000%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.172%; route: 5.426, 88.827%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.568</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[3][A]</td>
<td>play/pwm_inst/n177_s2/I0</td>
</tr>
<tr>
<td>105.886</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C46[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n177_s2/F</td>
</tr>
<tr>
<td>105.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[3][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[3][A]</td>
<td>play/pwm_inst/counter_13_s0/CLK</td>
</tr>
<tr>
<td>26.042</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[3][A]</td>
<td>play/pwm_inst/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.267, 39.363%; route: 60.107, 60.254%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.595</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][B]</td>
<td>play/pwm_inst/n189_s2/I0</td>
</tr>
<tr>
<td>105.884</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n189_s2/F</td>
</tr>
<tr>
<td>105.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.112</td>
<td>5.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][B]</td>
<td>play/pwm_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>26.048</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[0][B]</td>
<td>play/pwm_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.334%; route: 60.135, 60.283%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.167%; route: 5.429, 88.833%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.568</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>play/pwm_inst/n188_s2/I0</td>
</tr>
<tr>
<td>105.856</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n188_s2/F</td>
</tr>
<tr>
<td>105.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>play/pwm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>play/pwm_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.345%; route: 60.107, 60.272%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.568</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>play/pwm_inst/n187_s2/I0</td>
</tr>
<tr>
<td>105.856</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n187_s2/F</td>
</tr>
<tr>
<td>105.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>play/pwm_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>play/pwm_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.345%; route: 60.107, 60.272%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.568</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>play/pwm_inst/n184_s2/I0</td>
</tr>
<tr>
<td>105.856</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n184_s2/F</td>
</tr>
<tr>
<td>105.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>play/pwm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>play/pwm_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.345%; route: 60.107, 60.272%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.568</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>play/pwm_inst/n183_s2/I0</td>
</tr>
<tr>
<td>105.856</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n183_s2/F</td>
</tr>
<tr>
<td>105.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>play/pwm_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>play/pwm_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.345%; route: 60.107, 60.272%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.568</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][A]</td>
<td>play/pwm_inst/n178_s2/I0</td>
</tr>
<tr>
<td>105.856</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n178_s2/F</td>
</tr>
<tr>
<td>105.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][A]</td>
<td>play/pwm_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[2][A]</td>
<td>play/pwm_inst/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.345%; route: 60.107, 60.272%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.413</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[3][A]</td>
<td>play/pwm_inst/n174_s2/I0</td>
</tr>
<tr>
<td>105.869</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n174_s2/F</td>
</tr>
<tr>
<td>105.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[3][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.119</td>
<td>5.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[3][A]</td>
<td>play/pwm_inst/counter_16_s0/CLK</td>
</tr>
<tr>
<td>26.055</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C49[3][A]</td>
<td>play/pwm_inst/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.405, 39.508%; route: 59.952, 60.109%; tC2Q: 0.382, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.154%; route: 5.436, 88.846%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.538</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>play/pwm_inst/n186_s2/I0</td>
</tr>
<tr>
<td>105.826</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n186_s2/F</td>
</tr>
<tr>
<td>105.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>play/pwm_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>play/pwm_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.357%; route: 60.077, 60.260%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.538</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>play/pwm_inst/n185_s2/I0</td>
</tr>
<tr>
<td>105.826</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n185_s2/F</td>
</tr>
<tr>
<td>105.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>play/pwm_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>play/pwm_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.357%; route: 60.077, 60.260%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.538</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>play/pwm_inst/n180_s2/I0</td>
</tr>
<tr>
<td>105.826</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n180_s2/F</td>
</tr>
<tr>
<td>105.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.099</td>
<td>5.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>play/pwm_inst/counter_10_s0/CLK</td>
</tr>
<tr>
<td>26.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>play/pwm_inst/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.237, 39.357%; route: 60.077, 60.260%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.190%; route: 5.417, 88.810%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.250</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>play/pwm_inst/n176_s2/I0</td>
</tr>
<tr>
<td>105.829</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n176_s2/F</td>
</tr>
<tr>
<td>105.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.121</td>
<td>5.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>play/pwm_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>26.057</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>play/pwm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.527, 39.646%; route: 59.790, 59.970%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.150%; route: 5.438, 88.850%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-79.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>play/current_freq_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>play/pwm_inst/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>6.129</td>
<td>5.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C45[0][A]</td>
<td>play/current_freq_7_s0/CLK</td>
</tr>
<tr>
<td>6.511</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>123</td>
<td>R57C45[0][A]</td>
<td style=" font-weight:bold;">play/current_freq_7_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>play/pwm_inst/n191_s80/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C44[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s80/F</td>
</tr>
<tr>
<td>10.449</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][A]</td>
<td>play/pwm_inst/n190_s82/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s82/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>play/pwm_inst/n191_s253/I0</td>
</tr>
<tr>
<td>11.689</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s253/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][B]</td>
<td>play/pwm_inst/n191_s142/I2</td>
</tr>
<tr>
<td>12.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C48[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s142/F</td>
</tr>
<tr>
<td>12.604</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[2][B]</td>
<td>play/pwm_inst/n191_s82/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C47[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s82/F</td>
</tr>
<tr>
<td>13.557</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[0][B]</td>
<td>play/pwm_inst/n190_s466/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s466/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C44[1][A]</td>
<td>play/pwm_inst/n190_s280/I2</td>
</tr>
<tr>
<td>15.231</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C44[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s280/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>play/pwm_inst/n190_s144/I3</td>
</tr>
<tr>
<td>16.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s144/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>play/pwm_inst/n191_s669/I1</td>
</tr>
<tr>
<td>18.629</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s669/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td>play/pwm_inst/n190_s453/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s453/F</td>
</tr>
<tr>
<td>20.494</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[3][B]</td>
<td>play/pwm_inst/n190_s266/I0</td>
</tr>
<tr>
<td>20.950</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s266/F</td>
</tr>
<tr>
<td>21.789</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[0][A]</td>
<td>play/pwm_inst/n190_s136/I3</td>
</tr>
<tr>
<td>22.368</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s136/F</td>
</tr>
<tr>
<td>22.754</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[0][A]</td>
<td>play/pwm_inst/n191_s660/I0</td>
</tr>
<tr>
<td>23.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s660/F</td>
</tr>
<tr>
<td>24.472</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>play/pwm_inst/n191_s427/I2</td>
</tr>
<tr>
<td>24.980</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s427/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>play/pwm_inst/n191_s239/I2</td>
</tr>
<tr>
<td>26.361</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s239/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[3][B]</td>
<td>play/pwm_inst/n191_s130/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s130/F</td>
</tr>
<tr>
<td>28.414</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[0][B]</td>
<td>play/pwm_inst/n191_s636/I0</td>
</tr>
<tr>
<td>28.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s636/F</td>
</tr>
<tr>
<td>28.986</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td>play/pwm_inst/n191_s395/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C54[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s395/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[2][B]</td>
<td>play/pwm_inst/n191_s224/I3</td>
</tr>
<tr>
<td>30.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s224/F</td>
</tr>
<tr>
<td>31.341</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>play/pwm_inst/n191_s126/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R59C51[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s126/F</td>
</tr>
<tr>
<td>32.444</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C49[0][B]</td>
<td>play/pwm_inst/n191_s69/I0</td>
</tr>
<tr>
<td>32.951</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C49[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s69/F</td>
</tr>
<tr>
<td>33.954</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C44[3][A]</td>
<td>play/pwm_inst/n191_s406/I1</td>
</tr>
<tr>
<td>34.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C44[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s406/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[1][B]</td>
<td>play/pwm_inst/n191_s232/I2</td>
</tr>
<tr>
<td>35.275</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C43[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s232/F</td>
</tr>
<tr>
<td>35.659</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][B]</td>
<td>play/pwm_inst/n191_s128/I1</td>
</tr>
<tr>
<td>36.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s128/F</td>
</tr>
<tr>
<td>36.617</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[1][A]</td>
<td>play/pwm_inst/n191_s999/I0</td>
</tr>
<tr>
<td>36.906</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C46[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s999/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C44[2][B]</td>
<td>play/pwm_inst/n191_s215/I2</td>
</tr>
<tr>
<td>38.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C44[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s215/F</td>
</tr>
<tr>
<td>38.447</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[3][B]</td>
<td>play/pwm_inst/n191_s122/I2</td>
</tr>
<tr>
<td>38.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R60C45[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s122/F</td>
</tr>
<tr>
<td>39.527</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C46[0][A]</td>
<td>play/pwm_inst/n190_s619/I0</td>
</tr>
<tr>
<td>40.095</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C46[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s619/F</td>
</tr>
<tr>
<td>40.691</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>play/pwm_inst/n190_s408/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s408/F</td>
</tr>
<tr>
<td>41.979</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[3][A]</td>
<td>play/pwm_inst/n191_s596/I2</td>
</tr>
<tr>
<td>42.435</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C45[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s596/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C45[0][B]</td>
<td>play/pwm_inst/n191_s370/I0</td>
</tr>
<tr>
<td>43.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C45[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s370/F</td>
</tr>
<tr>
<td>44.166</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[2][A]</td>
<td>play/pwm_inst/n191_s212/I2</td>
</tr>
<tr>
<td>44.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R58C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s212/F</td>
</tr>
<tr>
<td>46.595</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[0][A]</td>
<td>play/pwm_inst/n191_s119/I0</td>
</tr>
<tr>
<td>47.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s119/F</td>
</tr>
<tr>
<td>48.688</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>play/pwm_inst/n191_s862/I1</td>
</tr>
<tr>
<td>49.255</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s862/F</td>
</tr>
<tr>
<td>51.186</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>play/pwm_inst/n191_s792/I1</td>
</tr>
<tr>
<td>51.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n191_s792/F</td>
</tr>
<tr>
<td>51.945</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>play/pwm_inst/n190_s801/I0</td>
</tr>
<tr>
<td>52.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s801/F</td>
</tr>
<tr>
<td>52.896</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C57[1][A]</td>
<td>play/pwm_inst/n190_s646/I3</td>
</tr>
<tr>
<td>53.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R45C57[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s646/F</td>
</tr>
<tr>
<td>55.501</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[1][B]</td>
<td>play/pwm_inst/n190_s423/I2</td>
</tr>
<tr>
<td>56.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C51[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s423/F</td>
</tr>
<tr>
<td>56.905</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C43[2][B]</td>
<td>play/pwm_inst/n190_s248/I1</td>
</tr>
<tr>
<td>57.473</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R62C43[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s248/F</td>
</tr>
<tr>
<td>58.563</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C57[2][A]</td>
<td>play/pwm_inst/n190_s130/I1</td>
</tr>
<tr>
<td>59.070</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R60C57[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s130/F</td>
</tr>
<tr>
<td>60.465</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[3][A]</td>
<td>play/pwm_inst/n190_s608/I0</td>
</tr>
<tr>
<td>60.921</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s608/F</td>
</tr>
<tr>
<td>62.108</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>play/pwm_inst/n190_s447/I1</td>
</tr>
<tr>
<td>62.615</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s447/F</td>
</tr>
<tr>
<td>63.335</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>play/pwm_inst/n190_s664/I1</td>
</tr>
<tr>
<td>63.903</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s664/F</td>
</tr>
<tr>
<td>64.825</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[1][A]</td>
<td>play/pwm_inst/n190_s436/I2</td>
</tr>
<tr>
<td>65.404</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C51[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s436/F</td>
</tr>
<tr>
<td>67.396</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[3][A]</td>
<td>play/pwm_inst/n190_s254/I3</td>
</tr>
<tr>
<td>67.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C52[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s254/F</td>
</tr>
<tr>
<td>69.016</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[3][B]</td>
<td>play/pwm_inst/n190_s489/I0</td>
</tr>
<tr>
<td>69.473</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C52[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s489/F</td>
</tr>
<tr>
<td>70.576</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>play/pwm_inst/n190_s394/I0</td>
</tr>
<tr>
<td>71.144</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s394/F</td>
</tr>
<tr>
<td>72.303</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C53[2][B]</td>
<td>play/pwm_inst/n190_s229/I0</td>
</tr>
<tr>
<td>72.810</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C53[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s229/F</td>
</tr>
<tr>
<td>74.284</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>play/pwm_inst/n190_s227/I1</td>
</tr>
<tr>
<td>74.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s227/F</td>
</tr>
<tr>
<td>74.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>play/pwm_inst/n190_s120/I3</td>
</tr>
<tr>
<td>75.301</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s120/F</td>
</tr>
<tr>
<td>75.481</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>play/pwm_inst/n190_s64/I0</td>
</tr>
<tr>
<td>75.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C49[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s64/F</td>
</tr>
<tr>
<td>77.058</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][B]</td>
<td>play/pwm_inst/n190_s377/I0</td>
</tr>
<tr>
<td>77.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C56[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s377/F</td>
</tr>
<tr>
<td>78.011</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>play/pwm_inst/n190_s386/I1</td>
</tr>
<tr>
<td>78.519</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s386/F</td>
</tr>
<tr>
<td>78.908</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[1][A]</td>
<td>play/pwm_inst/n190_s1011/I0</td>
</tr>
<tr>
<td>79.415</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C56[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s1011/F</td>
</tr>
<tr>
<td>80.024</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][A]</td>
<td>play/pwm_inst/n190_s929/I3</td>
</tr>
<tr>
<td>80.603</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s929/F</td>
</tr>
<tr>
<td>81.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C56[3][B]</td>
<td>play/pwm_inst/n190_s368/I1</td>
</tr>
<tr>
<td>82.041</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C56[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s368/F</td>
</tr>
<tr>
<td>82.696</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[3][A]</td>
<td>play/pwm_inst/n190_s214/I2</td>
</tr>
<tr>
<td>83.244</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C57[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s214/F</td>
</tr>
<tr>
<td>84.339</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>play/pwm_inst/n190_s117/I1</td>
</tr>
<tr>
<td>84.846</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R53C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s117/F</td>
</tr>
<tr>
<td>85.536</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C49[2][B]</td>
<td>play/pwm_inst/n190_s62/I1</td>
</tr>
<tr>
<td>85.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C49[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s62/F</td>
</tr>
<tr>
<td>87.980</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>play/pwm_inst/n190_s527/I0</td>
</tr>
<tr>
<td>88.488</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s527/F</td>
</tr>
<tr>
<td>89.695</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>play/pwm_inst/n190_s910/I1</td>
</tr>
<tr>
<td>90.151</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s910/F</td>
</tr>
<tr>
<td>90.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td>play/pwm_inst/n190_s849/I2</td>
</tr>
<tr>
<td>90.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s849/F</td>
</tr>
<tr>
<td>90.944</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td>play/pwm_inst/n190_s722/I3</td>
</tr>
<tr>
<td>91.523</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s722/F</td>
</tr>
<tr>
<td>92.115</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[3][B]</td>
<td>play/pwm_inst/n190_s528/I3</td>
</tr>
<tr>
<td>92.689</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s528/F</td>
</tr>
<tr>
<td>92.864</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>play/pwm_inst/n190_s336/I0</td>
</tr>
<tr>
<td>93.371</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R54C49[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s336/F</td>
</tr>
<tr>
<td>94.344</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C52[0][A]</td>
<td>play/pwm_inst/n190_s301/I0</td>
</tr>
<tr>
<td>94.633</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C52[0][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s301/F</td>
</tr>
<tr>
<td>96.130</td>
<td>1.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[3][B]</td>
<td>play/pwm_inst/n190_s324/I0</td>
</tr>
<tr>
<td>96.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C48[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s324/F</td>
</tr>
<tr>
<td>96.800</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>play/pwm_inst/n190_s311/I0</td>
</tr>
<tr>
<td>97.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C48[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s311/F</td>
</tr>
<tr>
<td>98.395</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>play/pwm_inst/n190_s167/I0</td>
</tr>
<tr>
<td>98.851</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s167/F</td>
</tr>
<tr>
<td>99.565</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>play/pwm_inst/n190_s97/I1</td>
</tr>
<tr>
<td>100.133</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C49[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s97/F</td>
</tr>
<tr>
<td>100.758</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>play/pwm_inst/n190_s56/I0</td>
</tr>
<tr>
<td>101.265</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C44[1][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s56/F</td>
</tr>
<tr>
<td>101.713</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td>play/pwm_inst/n190_s55/I0</td>
</tr>
<tr>
<td>102.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C47[3][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s55/F</td>
</tr>
<tr>
<td>102.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>play/pwm_inst/n190_s21/I3</td>
</tr>
<tr>
<td>102.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s21/F</td>
</tr>
<tr>
<td>103.301</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>play/pwm_inst/n190_s7/I3</td>
</tr>
<tr>
<td>103.758</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s7/F</td>
</tr>
<tr>
<td>103.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>play/pwm_inst/n190_s3/I0</td>
</tr>
<tr>
<td>104.438</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R50C50[0][B]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n190_s3/F</td>
</tr>
<tr>
<td>105.250</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][A]</td>
<td>play/pwm_inst/n175_s2/I0</td>
</tr>
<tr>
<td>105.829</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][A]</td>
<td style=" background: #97FFFF;">play/pwm_inst/n175_s2/F</td>
</tr>
<tr>
<td>105.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][A]</td>
<td style=" font-weight:bold;">play/pwm_inst/counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>98</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>26.121</td>
<td>5.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][A]</td>
<td>play/pwm_inst/counter_15_s0/CLK</td>
</tr>
<tr>
<td>26.057</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[2][A]</td>
<td>play/pwm_inst/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>77</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.136%; route: 5.446, 88.864%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.527, 39.646%; route: 59.790, 59.970%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.150%; route: 5.438, 88.850%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.948</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C124</td>
<td>SoC/storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R56C124</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_0_s/DO[0]</td>
</tr>
<tr>
<td>65.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C124[0][A]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.913</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[0][A]</td>
<td>SoC/storage_9_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>65.948</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_2_s0</td>
</tr>
<tr>
<td>65.949</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C124[0][A]</td>
<td>SoC/storage_9_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.948</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C124</td>
<td>SoC/storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R56C124</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_0_s/DO[1]</td>
</tr>
<tr>
<td>65.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C124[0][B]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.913</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[0][B]</td>
<td>SoC/storage_9_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>65.948</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_3_s0</td>
</tr>
<tr>
<td>65.949</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C124[0][B]</td>
<td>SoC/storage_9_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.948</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C124</td>
<td>SoC/storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R56C124</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_0_s/DO[2]</td>
</tr>
<tr>
<td>65.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C124[1][A]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.913</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[1][A]</td>
<td>SoC/storage_9_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>65.948</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_4_s0</td>
</tr>
<tr>
<td>65.949</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C124[1][A]</td>
<td>SoC/storage_9_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.948</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C124</td>
<td>SoC/storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R56C124</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_0_s/DO[3]</td>
</tr>
<tr>
<td>65.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C124[1][B]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.913</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[1][B]</td>
<td>SoC/storage_9_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>65.948</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_5_s0</td>
</tr>
<tr>
<td>65.949</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C124[1][B]</td>
<td>SoC/storage_9_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.941</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C123</td>
<td>SoC/storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.961</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C123</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_2_s/DO[0]</td>
</tr>
<tr>
<td>65.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C123[0][A]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[0][A]</td>
<td>SoC/storage_9_dat1_12_s0/CLK</td>
</tr>
<tr>
<td>65.941</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_12_s0</td>
</tr>
<tr>
<td>65.942</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C123[0][A]</td>
<td>SoC/storage_9_dat1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.941</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C123</td>
<td>SoC/storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.961</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C123</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_2_s/DO[1]</td>
</tr>
<tr>
<td>65.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C123[0][B]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[0][B]</td>
<td>SoC/storage_9_dat1_13_s0/CLK</td>
</tr>
<tr>
<td>65.941</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_13_s0</td>
</tr>
<tr>
<td>65.942</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C123[0][B]</td>
<td>SoC/storage_9_dat1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.941</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C123</td>
<td>SoC/storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.961</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C123</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_2_s/DO[2]</td>
</tr>
<tr>
<td>65.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>SoC/storage_9_dat1_14_s0/CLK</td>
</tr>
<tr>
<td>65.941</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_14_s0</td>
</tr>
<tr>
<td>65.942</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>SoC/storage_9_dat1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_9_dat1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.941</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C123</td>
<td>SoC/storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.961</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C123</td>
<td style=" font-weight:bold;">SoC/storage_9_storage_9_0_2_s/DO[3]</td>
</tr>
<tr>
<td>65.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C123[1][B]</td>
<td style=" font-weight:bold;">SoC/storage_9_dat1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][B]</td>
<td>SoC/storage_9_dat1_15_s0/CLK</td>
</tr>
<tr>
<td>65.941</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SoC/storage_9_dat1_15_s0</td>
</tr>
<tr>
<td>65.942</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C123[1][B]</td>
<td>SoC/storage_9_dat1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C119</td>
<td>SoC/storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C119</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C119[0][A]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C119[0][A]</td>
<td>SoC/storage_2_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C119[0][A]</td>
<td>SoC/storage_2_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C119</td>
<td>SoC/storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C119</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C119[0][B]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C119[0][B]</td>
<td>SoC/storage_2_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C119[0][B]</td>
<td>SoC/storage_2_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C119</td>
<td>SoC/storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C119</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C119[1][A]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C119[1][A]</td>
<td>SoC/storage_2_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C119[1][A]</td>
<td>SoC/storage_2_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C119</td>
<td>SoC/storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C119</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C119[1][B]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C119[1][B]</td>
<td>SoC/storage_2_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C119[1][B]</td>
<td>SoC/storage_2_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C118</td>
<td>SoC/storage_2_storage_2_0_1_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C118</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C118[0][A]</td>
<td>SoC/storage_2_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C118[0][A]</td>
<td>SoC/storage_2_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C118</td>
<td>SoC/storage_2_storage_2_0_1_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C118</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C118[0][B]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C118[0][B]</td>
<td>SoC/storage_2_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C118[0][B]</td>
<td>SoC/storage_2_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C118</td>
<td>SoC/storage_2_storage_2_0_1_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C118</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C118[1][A]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C118[1][A]</td>
<td>SoC/storage_2_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C118[1][A]</td>
<td>SoC/storage_2_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_2_storage_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_2_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C118</td>
<td>SoC/storage_2_storage_2_0_1_s/CLK</td>
</tr>
<tr>
<td>5.926</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C118</td>
<td style=" font-weight:bold;">SoC/storage_2_storage_2_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C118[1][B]</td>
<td style=" font-weight:bold;">SoC/storage_2_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.906</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C118[1][B]</td>
<td>SoC/storage_2_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>5.907</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C118[1][B]</td>
<td>SoC/storage_2_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R63C129</td>
<td>SoC/storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C129</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[0][A]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[0][A]</td>
<td>SoC/storage_1_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.931</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[0][A]</td>
<td>SoC/storage_1_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R63C129</td>
<td>SoC/storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C129</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[0][B]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[0][B]</td>
<td>SoC/storage_1_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.931</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[0][B]</td>
<td>SoC/storage_1_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R63C129</td>
<td>SoC/storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C129</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[1][A]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][A]</td>
<td>SoC/storage_1_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.931</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[1][A]</td>
<td>SoC/storage_1_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R63C129</td>
<td>SoC/storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C129</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>SoC/storage_1_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.931</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>SoC/storage_1_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R62C128</td>
<td>SoC/storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C128</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C128[0][A]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[0][A]</td>
<td>SoC/storage_1_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.932</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C128[0][A]</td>
<td>SoC/storage_1_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R62C128</td>
<td>SoC/storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C128</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C128[0][B]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[0][B]</td>
<td>SoC/storage_1_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.932</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C128[0][B]</td>
<td>SoC/storage_1_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R62C128</td>
<td>SoC/storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C128</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C128[1][A]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[1][A]</td>
<td>SoC/storage_1_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>5.932</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C128[1][A]</td>
<td>SoC/storage_1_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/storage_1_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R62C128</td>
<td>SoC/storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C128</td>
<td style=" font-weight:bold;">SoC/storage_1_storage_1_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C128[1][B]</td>
<td style=" font-weight:bold;">SoC/storage_1_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.931</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[1][B]</td>
<td>SoC/storage_1_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>5.932</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C128[1][B]</td>
<td>SoC/storage_1_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>SoC/storage_6_storage_6_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SoC/main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SoC/PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.919</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R63C139</td>
<td>SoC/storage_6_storage_6_0_0_s/CLK</td>
</tr>
<tr>
<td>5.939</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C139</td>
<td style=" font-weight:bold;">SoC/storage_6_storage_6_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C139[0][B]</td>
<td style=" font-weight:bold;">SoC/main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>3456</td>
<td>PLL_R[3]</td>
<td>SoC/PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.919</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[0][B]</td>
<td>SoC/main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0/CLK</td>
</tr>
<tr>
<td>5.921</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C139[0][B]</td>
<td>SoC/main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_72</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.331</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_72/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.156</td>
<td>1.516</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_72/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_44</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.321</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_44/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.146</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_44/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_59</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.321</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_59/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.146</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_59/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_87</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.328</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_87/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.153</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_87/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/main_rddata_d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.328</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/main_rddata_d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.153</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/main_rddata_d_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.826</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_80</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.311</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_80/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.137</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_80/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.826</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_83</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.311</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_83/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.137</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_83/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.304</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.131</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_10/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_51</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.304</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_51/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.131</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_51/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SoC/DFFSE_63</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.639</td>
<td>4.639</td>
<td>tCL</td>
<td>RR</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.304</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>SoC/DFFSE_63/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SoC/PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.639</td>
<td>4.639</td>
<td>tCL</td>
<td>FF</td>
<td>SoC/PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.131</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>SoC/DFFSE_63/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3456</td>
<td>main_clkout0</td>
<td>-13.704</td>
<td>2.998</td>
</tr>
<tr>
<td>1561</td>
<td>sys_rst</td>
<td>5.582</td>
<td>8.296</td>
</tr>
<tr>
<td>293</td>
<td>n19216_6</td>
<td>0.183</td>
<td>4.875</td>
</tr>
<tr>
<td>283</td>
<td>main_clkout1</td>
<td>8.685</td>
<td>2.728</td>
</tr>
<tr>
<td>175</td>
<td>decode_to_execute_PC_31_6</td>
<td>0.183</td>
<td>5.678</td>
</tr>
<tr>
<td>154</td>
<td>memory_to_writeBack_INSTRUCTION_29_10</td>
<td>0.183</td>
<td>4.818</td>
</tr>
<tr>
<td>154</td>
<td>main_sdram_storage[0]</td>
<td>3.135</td>
<td>3.494</td>
</tr>
<tr>
<td>151</td>
<td>current_freq[5]</td>
<td>-79.083</td>
<td>4.586</td>
</tr>
<tr>
<td>146</td>
<td>current_freq[8]</td>
<td>-79.768</td>
<td>3.037</td>
</tr>
<tr>
<td>146</td>
<td>toplevel_dataCache_1_io_mem_cmd_rValidN</td>
<td>0.183</td>
<td>4.950</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R66C105</td>
<td>77.78%</td>
</tr>
<tr>
<td>R54C85</td>
<td>76.39%</td>
</tr>
<tr>
<td>R62C80</td>
<td>76.39%</td>
</tr>
<tr>
<td>R44C125</td>
<td>75.00%</td>
</tr>
<tr>
<td>R54C84</td>
<td>75.00%</td>
</tr>
<tr>
<td>R48C81</td>
<td>73.61%</td>
</tr>
<tr>
<td>R49C80</td>
<td>73.61%</td>
</tr>
<tr>
<td>R57C83</td>
<td>73.61%</td>
</tr>
<tr>
<td>R56C105</td>
<td>72.22%</td>
</tr>
<tr>
<td>R56C69</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20.0 [get_ports {clk50}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
