{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@133:184@HdlStmProcess", "  })\n);\n\nlocalparam LANE_BASE_ADDR = 'h300 / 32;\n\nalways @(*) begin\n  case (up_raddr)\n  /* Core configuration */\n  12'h010: up_rdata = ELASTIC_BUFFER_SIZE; /* Elastic buffer size in octets */\n\n  /* JESD RX configuraton */\n  12'h090: up_rdata = {\n    /* 17-31 */ 15'h00, /* Reserved for future additions */\n    /*    16 */ up_cfg_buffer_early_release, /* Release buffer as soon as all lanes are ready. */\n    /* 10-15 */ 6'b0000, /* Reserved for future extensions of buffer_delay */\n    /* 02-09 */ up_cfg_buffer_delay, /* Buffer release delay */\n    /* 00-01 */ 2'b00 /* Data path width alignment */\n  };\n  12'h91: up_rdata = {\n    /* 15-31 */ 17'h00, /* Reserved for future additions */\n    /* 08-14 */ up_ctrl_err_statistics_mask,\n    /* 01-07 */ 7'h0,\n    /*    00 */ up_ctrl_err_statistics_reset\n  };\n  12'h92: up_rdata = {\n    /* 08-31 */ 24'h0,\n    /* 00-07 */ up_cfg_frame_align_err_threshold\n  };\n\n  /* 0x93-0x9f reserved for future use */\n\n  /* JESD RX status */\n  12'ha0: up_rdata = {\n    /* 04-31 */ 28'h00, /* Reserved for future additions */\n    /* 02-03 */ 2'b00, /* Reserved for future extensions of ctrl_state */\n    /* 00-01 */ up_status_ctrl_state /* State of the internal state machine */\n  };\n  default: begin\n    if (up_raddr[11:3] >= LANE_BASE_ADDR &&\n        up_raddr[11:3] < LANE_BASE_ADDR + NUM_LANES) begin\n      up_rdata = up_lane_rdata[up_raddr[11:3] - LANE_BASE_ADDR];\n    end else begin\n      up_rdata = 'h00;\n    end\n  end\n  endcase\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_cfg_buffer_early_release <= 1'b0;\n    up_cfg_buffer_delay <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "always @(*) begin\n"], [139, "  case (up_raddr)\n"], [140, "  /* Core configuration */\n"], [141, "  12'h010: up_rdata = ELASTIC_BUFFER_SIZE; /* Elastic buffer size in octets */\n"], [143, "  /* JESD RX configuraton */\n"], [144, "  12'h090: up_rdata = {\n"], [145, "    /* 17-31 */ 15'h00, /* Reserved for future additions */\n"], [146, "    /*    16 */ up_cfg_buffer_early_release, /* Release buffer as soon as all lanes are ready. */\n"], [147, "    /* 10-15 */ 6'b0000, /* Reserved for future extensions of buffer_delay */\n"], [148, "    /* 02-09 */ up_cfg_buffer_delay, /* Buffer release delay */\n"], [149, "    /* 00-01 */ 2'b00 /* Data path width alignment */\n"], [150, "  };\n"], [151, "  12'h91: up_rdata = {\n"], [152, "    /* 15-31 */ 17'h00, /* Reserved for future additions */\n"], [153, "    /* 08-14 */ up_ctrl_err_statistics_mask,\n"], [154, "    /* 01-07 */ 7'h0,\n"], [155, "    /*    00 */ up_ctrl_err_statistics_reset\n"], [156, "  };\n"], [157, "  12'h92: up_rdata = {\n"], [158, "    /* 08-31 */ 24'h0,\n"], [159, "    /* 00-07 */ up_cfg_frame_align_err_threshold\n"], [160, "  };\n"], [162, "  /* 0x93-0x9f reserved for future use */\n"], [164, "  /* JESD RX status */\n"], [165, "  12'ha0: up_rdata = {\n"], [166, "    /* 04-31 */ 28'h00, /* Reserved for future additions */\n"], [167, "    /* 02-03 */ 2'b00, /* Reserved for future extensions of ctrl_state */\n"], [168, "    /* 00-01 */ up_status_ctrl_state /* State of the internal state machine */\n"], [169, "  };\n"], [170, "  default: begin\n"], [171, "    if (up_raddr[11:3] >= LANE_BASE_ADDR &&\n"], [172, "        up_raddr[11:3] < LANE_BASE_ADDR + NUM_LANES) begin\n"], [173, "      up_rdata = up_lane_rdata[up_raddr[11:3] - LANE_BASE_ADDR];\n"], [174, "    end else begin\n"], [175, "      up_rdata = 'h00;\n"], [176, "    end\n"], [177, "  end\n"], [178, "  endcase\n"], [179, "end\n"]], "Add": []}}