
---------- Begin Simulation Statistics ----------
final_tick                               119171564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168444                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686316                       # Number of bytes of host memory used
host_op_rate                                   170301                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   593.67                       # Real time elapsed on the host
host_tick_rate                              200736783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119172                       # Number of seconds simulated
sim_ticks                                119171564000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.217367                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083722                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4849026                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352115                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102873                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676190                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573317                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6501490                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311871                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37622                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191716                       # CPI: cycles per instruction
system.cpu.discardedOps                        974664                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48879654                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40577140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265407                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3140492                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839126                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119171564                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       116031072                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1325                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       120538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       241588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             71                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict              238                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3690                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1866                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       358400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  358400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5556                       # Request fanout histogram
system.membus.respLayer1.occupancy           29635250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6014000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       107573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76357                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10124                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        30116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       332522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                362638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1279488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13981120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15260608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             338                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121388                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106622                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 119992     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1396      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121388                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          476382000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332783994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30374997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 8812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               106675                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115487                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8812                       # number of overall hits
system.l2.overall_hits::.cpu.data              106675                       # number of overall hits
system.l2.overall_hits::total                  115487                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4251                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5563                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1312                       # number of overall misses
system.l2.overall_misses::.cpu.data              4251                       # number of overall misses
system.l2.overall_misses::total                  5563                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    128108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    421062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        549170000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    128108000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    421062000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       549170000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           110926                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               121050                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          110926                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              121050                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.129593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.038323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.045956                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.129593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.038323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.045956                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97643.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99050.105857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98718.317455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97643.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99050.105857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98718.317455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  44                       # number of writebacks
system.l2.writebacks::total                        44                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5556                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    101809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    335711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    437520000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    101809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    335711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    437520000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.129494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.038269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.129494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.038269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.045898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77657.513349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79083.863369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78747.300216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77657.513349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79083.863369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78747.300216                       # average overall mshr miss latency
system.l2.replacements                            338                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       107529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           107529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       107529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       107529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9620                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9620                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9620                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9620                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             72667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 72667                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3690                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    366656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     366656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.048326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.048326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99364.769648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99364.769648                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    292856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    292856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.048326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.048326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79364.769648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79364.769648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    128108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    128108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.129593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97643.292683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97643.292683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    101809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.129494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.129494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77657.513349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77657.513349                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     54406000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     54406000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96980.392157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96980.392157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77216.216216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77216.216216                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5057.127387                       # Cycle average of tags in use
system.l2.tags.total_refs                      240241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5594                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.946192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.434365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1139.666358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3904.026664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.139119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.476566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.617325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.641602                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    486120                       # Number of tag accesses
system.l2.tags.data_accesses                   486120                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         271680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             355584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           44                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 44                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            704061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2279738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2983799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       704061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           704061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          23630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                23630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          23630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           704061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2279738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3007429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41658                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         44                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       44                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     49599250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               152799250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9011.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27761.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3598                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   44                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.814271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.161069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.801567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          992     52.05%     52.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          590     30.95%     83.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           95      4.98%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      2.20%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      1.63%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      0.84%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      0.84%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.84%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          108      5.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1906                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 352256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  355584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116519538000                       # Total gap between requests
system.mem_ctrls.avgGap                   20807060.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       268352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 704060.576061584638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2251812.353490636684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           44                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34527000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    118272250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26336.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27861.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6954360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3696330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20220480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9407065200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2946181230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43280886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55665003840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.099717                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112492398500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3979300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2699865500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6654480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3536940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19078080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9407065200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2830710060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43378125120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55645169880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.933285                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112746690500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3979300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2445573500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17302903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17302903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17302903                       # number of overall hits
system.cpu.icache.overall_hits::total        17302903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10124                       # number of overall misses
system.cpu.icache.overall_misses::total         10124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    365683000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    365683000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    365683000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    365683000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17313027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17313027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17313027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17313027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000585                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000585                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000585                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000585                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36120.406954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36120.406954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36120.406954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36120.406954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9868                       # number of writebacks
system.cpu.icache.writebacks::total              9868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        10124                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10124                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10124                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10124                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    345435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    345435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    345435000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    345435000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000585                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000585                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000585                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000585                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34120.406954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34120.406954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34120.406954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34120.406954                       # average overall mshr miss latency
system.cpu.icache.replacements                   9868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17302903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17302903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    365683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    365683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17313027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17313027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36120.406954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36120.406954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    345435000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    345435000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000585                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34120.406954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34120.406954                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.938872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17313027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10124                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1710.097491                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.938872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34636178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34636178                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43791294                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43791294                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43799831                       # number of overall hits
system.cpu.dcache.overall_hits::total        43799831                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       116666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       116843                       # number of overall misses
system.cpu.dcache.overall_misses::total        116843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3520061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3520061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3520061000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3520061000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43907960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43907960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43916674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43916674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002661                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30172.123841                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30172.123841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30126.417500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30126.417500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       107529                       # number of writebacks
system.cpu.dcache.writebacks::total            107529                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       110761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       110925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       110925                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3006081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3006081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3017365000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3017365000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27140.247921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27140.247921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27201.848096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27201.848096                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37551517                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37551517                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    975427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    975427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37587109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37587109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27405.793437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27405.793437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    871579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    871579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25333.653064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25333.653064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6239777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6239777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        81074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2544634000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2544634000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012826                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012826                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31386.560426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31386.560426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2134502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2134502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27954.241261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27954.241261                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020312                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020312                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          164                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          164                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11284000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11284000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018820                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018820                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68804.878049                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68804.878049                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.696484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43911088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110926                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            395.859294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.696484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87944938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87944938                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 119171564000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
