module top_module(
	output reg one);  // Added reg keyword to define output as a register
 
	// Assign output one to a constant value of 1'b1
	assign one = 1'b1;
 
endmodule
