{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1505311759696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1505311759696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 11:09:19 2017 " "Processing started: Wed Sep 13 11:09:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1505311759696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311759696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pi_II -c pi_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off pi_II -c pi_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311759697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1505311759991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1505311759991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi_II.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pi_II.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pi_II-interface " "Found design unit 1: pi_II-interface" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771172 ""} { "Info" "ISGN_ENTITY_NAME" "1 pi_II " "Found entity 1: pi_II" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file translate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translate-letterTo7Bits " "Found design unit 1: translate-letterTo7Bits" {  } { { "translate.vhd" "" { Text "/home/rgnagel/pi_II/project/translate.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771172 ""} { "Info" "ISGN_ENTITY_NAME" "1 translate " "Found entity 1: translate" {  } { { "translate.vhd" "" { Text "/home/rgnagel/pi_II/project/translate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_async.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shift_register_async.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_shift_register_asynchronous_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_shift_register_asynchronous_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_shift_register_asynchronous_reset-rtl " "Found design unit 1: basic_shift_register_asynchronous_reset-rtl" {  } { { "basic_shift_register_asynchronous_reset.vhd" "" { Text "/home/rgnagel/pi_II/project/basic_shift_register_asynchronous_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771173 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_shift_register_asynchronous_reset " "Found entity 1: basic_shift_register_asynchronous_reset" {  } { { "basic_shift_register_asynchronous_reset.vhd" "" { Text "/home/rgnagel/pi_II/project/basic_shift_register_asynchronous_reset.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translate_letter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file translate_letter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_divider-Behavioral " "Found design unit 1: freq_divider-Behavioral" {  } { { "freq_divider.vhd" "" { Text "/home/rgnagel/pi_II/project/freq_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771174 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.vhd" "" { Text "/home/rgnagel/pi_II/project/freq_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setDisplaysText.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setDisplaysText.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setDisplaysText-set " "Found design unit 1: setDisplaysText-set" {  } { { "setDisplaysText.vhd" "" { Text "/home/rgnagel/pi_II/project/setDisplaysText.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771174 ""} { "Info" "ISGN_ENTITY_NAME" "1 setDisplaysText " "Found entity 1: setDisplaysText" {  } { { "setDisplaysText.vhd" "" { Text "/home/rgnagel/pi_II/project/setDisplaysText.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505311771174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771174 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" sendTrigger.vhd(9) " "VHDL syntax error at sendTrigger.vhd(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "sendTrigger.vhd" "" { Text "/home/rgnagel/pi_II/project/sendTrigger.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771175 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" sendTrigger.vhd(16) " "VHDL syntax error at sendTrigger.vhd(16) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "sendTrigger.vhd" "" { Text "/home/rgnagel/pi_II/project/sendTrigger.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771175 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" sendTrigger.vhd(19) " "VHDL syntax error at sendTrigger.vhd(19) near text \")\";  expecting \":\", or \",\"" {  } { { "sendTrigger.vhd" "" { Text "/home/rgnagel/pi_II/project/sendTrigger.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sendTrigger.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sendTrigger.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771175 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1505311771292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 13 11:09:31 2017 " "Processing ended: Wed Sep 13 11:09:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1505311771292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1505311771292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1505311771292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771292 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505311771394 ""}
