xst -intstyle ise -ifn "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/xillinux-eval-zedboard-1.1/verilog/xillydemo.xst" -ofn "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/xillinux-eval-zedboard-1.1/verilog/xillydemo.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../runonce -sd ../system/implementation -sd ../cores -nt timestamp -uc src/xillydemo.ucf -p xc7z020-clg484-1 xillydemo.ngc xillydemo.ngd  
map -intstyle ise -p xc7z020-clg484-1 -w -logic_opt off -ol high -t 2 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o xillydemo_map.ncd xillydemo.ngd xillydemo.pcf 
par -w -intstyle ise -ol high -xe n -mt off xillydemo_map.ncd xillydemo.ncd xillydemo.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf 
bitgen -intstyle ise -f xillydemo.ut xillydemo.ncd 
xst -intstyle ise -ifn "/home/student/cw444/Fall2014/ece5775/options-accel/xillinux-eval-zedboard-1.1/verilog/xillydemo.xst" -ofn "/home/student/cw444/Fall2014/ece5775/options-accel/xillinux-eval-zedboard-1.1/verilog/xillydemo.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../runonce -sd src/dut -sd ../system/implementation -sd ../cores -nt timestamp -uc src/xillydemo.ucf -p xc7z020-clg484-1 xillydemo.ngc xillydemo.ngd  
map -intstyle ise -p xc7z020-clg484-1 -w -logic_opt off -ol high -t 2 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o xillydemo_map.ncd xillydemo.ngd xillydemo.pcf 
par -w -intstyle ise -ol high -xe n -mt off xillydemo_map.ncd xillydemo.ncd xillydemo.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf 
