// Seed: 135151313
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    input wand id_5,
    output logic id_6,
    input tri0 id_7
);
  always id_6 <= #(id_5) 1;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    input logic id_7,
    input wor id_8
);
  always @(posedge 1'h0) forever id_1 = #0 id_7;
  module_0(
      id_6, id_8, id_4, id_8, id_6, id_3, id_1, id_0
  );
  wire id_10;
endmodule
