INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:18:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/out_reg_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.790ns period=5.580ns})
  Destination:            load0/data_tehb/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.790ns period=5.580ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.580ns  (clk rise@5.580ns - clk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.078ns (19.936%)  route 4.329ns (80.064%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.063 - 5.580 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1376, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X13Y70         FDRE                                         r  mem_controller4/read_arbiter/data/out_reg_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/out_reg_reg[0][26]/Q
                         net (fo=2, routed)           0.343     1.067    mem_controller4/read_arbiter/data/out_reg_reg[0]_0[26]
    SLICE_X14Y70         LUT5 (Prop_lut5_I1_O)        0.043     1.110 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][26]_i_1/O
                         net (fo=8, routed)           0.270     1.380    buffer0/fifo/load0_dataOut[26]
    SLICE_X13Y70         LUT5 (Prop_lut5_I1_O)        0.043     1.423 r  buffer0/fifo/Memory[0][26]_i_1/O
                         net (fo=5, routed)           0.225     1.648    buffer65/fifo/D[26]
    SLICE_X12Y70         LUT5 (Prop_lut5_I0_O)        0.043     1.691 r  buffer65/fifo/dataReg[26]_i_1__0/O
                         net (fo=2, routed)           0.361     2.052    init12/control/D[26]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.043     2.095 r  init12/control/Memory[0][26]_i_1__0/O
                         net (fo=4, routed)           0.251     2.346    buffer66/fifo/init12_outs[26]
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.043     2.389 r  buffer66/fifo/Memory[0][26]_i_1__1/O
                         net (fo=3, routed)           0.539     2.928    cmpi4/init13_outs[26]
    SLICE_X10Y78         LUT6 (Prop_lut6_I3_O)        0.043     2.971 r  cmpi4/i___2_i_19/O
                         net (fo=1, routed)           0.246     3.217    cmpi4/i___2_i_19_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.043     3.260 r  cmpi4/i___2_i_12/O
                         net (fo=1, routed)           0.000     3.260    cmpi4/i___2_i_12_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     3.526 r  cmpi4/i___2_i_5/CO[2]
                         net (fo=9, routed)           0.250     3.776    buffer55/fifo/result[0]
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.123     3.899 r  buffer55/fifo/i___2_i_6/O
                         net (fo=6, routed)           0.271     4.169    buffer32/fifo/buffer55_outs
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.043     4.212 f  buffer32/fifo/hist_loadEn_INST_0_i_3/O
                         net (fo=6, routed)           0.477     4.689    fork15/control/generateBlocks[0].regblock/buffer24_outs_valid
    SLICE_X14Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.732 f  fork15/control/generateBlocks[0].regblock/hist_loadEn_INST_0_i_1/O
                         net (fo=9, routed)           0.276     5.008    fork9/control/generateBlocks[2].regblock/join0_outs_valid
    SLICE_X16Y75         LUT2 (Prop_lut2_I1_O)        0.043     5.051 r  fork9/control/generateBlocks[2].regblock/dataReg[31]_i_4/O
                         net (fo=3, routed)           0.439     5.490    mem_controller4/read_arbiter/data/transmitValue_reg_1
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.043     5.533 r  mem_controller4/read_arbiter/data/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.382     5.915    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X19Y70         FDRE                                         r  load0/data_tehb/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.580     5.580 r  
                                                      0.000     5.580 r  clk (IN)
                         net (fo=1376, unset)         0.483     6.063    load0/data_tehb/clk
    SLICE_X19Y70         FDRE                                         r  load0/data_tehb/dataReg_reg[10]/C
                         clock pessimism              0.000     6.063    
                         clock uncertainty           -0.035     6.027    
    SLICE_X19Y70         FDRE (Setup_fdre_C_CE)      -0.194     5.833    load0/data_tehb/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.833    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 -0.082    




