INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esi/workspace/Vivado_2018.2/zcu104/fft/fft.srcs/sources_1/ip/extra_mem_0/sim/extra_mem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extra_mem_0
