{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1665756304231 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Jiaotong_Lights EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Jiaotong_Lights" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1665756304363 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665756304404 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665756304404 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665756304638 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665756304825 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665756304825 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665756304825 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8955 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665756304840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8957 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665756304840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8959 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665756304840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8961 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665756304840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8963 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665756304840 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665756304840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665756304844 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_lights\[0\] " "Pin mainroad_lights\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_lights[0] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_lights\[1\] " "Pin mainroad_lights\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_lights[1] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_lights\[2\] " "Pin mainroad_lights\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_lights[2] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_lights\[0\] " "Pin branchroad_lights\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_lights[0] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_lights\[1\] " "Pin branchroad_lights\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_lights[1] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_lights\[2\] " "Pin branchroad_lights\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_lights[2] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[0\] " "Pin mainroad_time_BCD\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[0] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[1\] " "Pin mainroad_time_BCD\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[1] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[2\] " "Pin mainroad_time_BCD\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[2] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[3\] " "Pin mainroad_time_BCD\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[3] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[4\] " "Pin mainroad_time_BCD\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[4] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[5\] " "Pin mainroad_time_BCD\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[5] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[6\] " "Pin mainroad_time_BCD\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[6] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainroad_time_BCD\[7\] " "Pin mainroad_time_BCD\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { mainroad_time_BCD[7] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time_BCD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[0\] " "Pin branchroad_time_BCD\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[0] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[1\] " "Pin branchroad_time_BCD\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[1] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[2\] " "Pin branchroad_time_BCD\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[2] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[3\] " "Pin branchroad_time_BCD\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[3] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[4\] " "Pin branchroad_time_BCD\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[4] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[5\] " "Pin branchroad_time_BCD\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[5] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[6\] " "Pin branchroad_time_BCD\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[6] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchroad_time_BCD\[7\] " "Pin branchroad_time_BCD\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { branchroad_time_BCD[7] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchroad_time_BCD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[0\] " "Pin cnt\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[0] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[1\] " "Pin cnt\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[1] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[2\] " "Pin cnt\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[2] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[3\] " "Pin cnt\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[3] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[4\] " "Pin cnt\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[4] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[5\] " "Pin cnt\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[5] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt\[6\] " "Pin cnt\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cnt[6] } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 22 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctr " "Pin ctr not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ctr } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665756305176 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1665756305176 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1665756305793 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Jiaotong_Lights.sdc " "Synopsys Design Constraints File file not found: 'Jiaotong_Lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665756305794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665756305795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665756305817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665756305817 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665756305818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mainroad_lights\[2\]~0  " "Automatically promoted node mainroad_lights\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~6 " "Destination node comb~6" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7748 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~7 " "Destination node comb~7" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7752 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~8 " "Destination node comb~8" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7755 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~9 " "Destination node comb~9" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7757 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~10 " "Destination node comb~10" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~11 " "Destination node comb~11" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~12 " "Destination node comb~12" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8871 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~13 " "Destination node comb~13" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8872 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~14 " "Destination node comb~14" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8873 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665756305966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665756305966 ""}  } { { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 30 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_lights[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 7747 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665756305966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mainroad_time\[2\]~17  " "Automatically promoted node mainroad_time\[2\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665756305967 ""}  } { { "Jiaotong_Lights.vhd" "" { Text "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/Jiaotong_Lights.vhd" 57 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainroad_time[2]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 0 { 0 ""} 0 8874 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665756305967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665756306673 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665756306674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665756306674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665756306675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665756306676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665756306678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665756306679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1665756306680 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665756306680 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 2 29 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 2 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1665756306682 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1665756306682 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665756306682 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665756306682 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1665756306682 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665756306682 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665756306850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665756307820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665756308433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665756308450 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665756311112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665756311113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665756311849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y10 X21_Y20 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20" {  } { { "loc" "" { Generic "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} 11 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1665756313112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665756313112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665756313884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1665756313884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665756313884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1665756313941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665756314010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665756314392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665756314469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665756314828 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665756315541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/output_files/Jiaotong_Lights.fit.smsg " "Generated suppressed messages file C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/output_files/Jiaotong_Lights.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665756316165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5646 " "Peak virtual memory: 5646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665756316797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 22:05:16 2022 " "Processing ended: Fri Oct 14 22:05:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665756316797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665756316797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665756316797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665756316797 ""}
