WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1252777 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1252777 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 102978490 heartbeat IPC: 0.09711 cumulative IPC: 0.04915 (Simulation time: 00 hr 08 min 13 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 101725715 cumulative IPC: 0.04915 (Simulation time: 00 hr 08 min 13 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 101725715 cumulative IPC: 0.04915 (Simulation time: 00 hr 08 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.04915 instructions: 5000000 cycles: 101725715
CPU 0 Branch Prediction Accuracy: 68.22% MPKI: 96.82 Average ROB Occupancy at Mispredict: 0.06065
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.268
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 96.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     750452 HIT:     304763 MISS:     445689
LLC LOAD         ACCESS:     705151 HIT:     268033 MISS:     437118
LLC RFO          ACCESS:        446 HIT:        242 MISS:        204
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27927 HIT:      27927 MISS:          0
LLC TRANSLATION  ACCESS:      16928 HIT:       8561 MISS:       8367
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 230.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1659965 HIT:     188016 MISS:    1471949
cpu0_DTLB LOAD         ACCESS:    1659965 HIT:     188016 MISS:    1471949
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.027 cycles
cpu0_ITLB TOTAL        ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB LOAD         ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1706424 HIT:     154358 MISS:    1552066
cpu0_L1D LOAD         ACCESS:    1629044 HIT:      97196 MISS:    1531848
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      58214 HIT:      56833 MISS:       1381
cpu0_L1D TRANSLATION  ACCESS:      19166 HIT:        329 MISS:      18837
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 82.11 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I LOAD         ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 240 cycles
cpu0_L2C TOTAL        ACCESS:     970523 HIT:     247999 MISS:     722524
cpu0_L2C LOAD         ACCESS:     920275 HIT:     215125 MISS:     705150
cpu0_L2C RFO          ACCESS:        735 HIT:        289 MISS:        446
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30686 HIT:      30686 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      18827 HIT:       1899 MISS:      16928
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 162.8 cycles
cpu0_STLB TOTAL        ACCESS:     869873 HIT:     855803 MISS:      14070
cpu0_STLB LOAD         ACCESS:     869873 HIT:     855803 MISS:      14070
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 316.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3020
  ROW_BUFFER_MISS:     442472
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1789
  FULL:      23267
