

================================================================
== Vivado HLS Report for 'fully_connected'
================================================================
* Date:           Mon Mar 11 15:26:36 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fullyconnected
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  80501|  80501|  80501|  80501|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP1   |  80500|  80500|      1610|          -|          -|    50|    no    |
        | + LOOP2  |   1602|   1602|         7|          4|          1|   400|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    163|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    149|    -|
|Register         |        -|      -|     184|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      5|     605|   1274|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fully_connected_fdEe_U1  |fully_connected_fdEe  |        0|      2|  227|  403|    0|
    |fully_connected_feOg_U2  |fully_connected_feOg  |        0|      3|  128|  320|    0|
    |fully_connected_ffYi_U3  |fully_connected_ffYi  |        0|      0|   66|  239|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fullyconnected_weigh_U  |fully_connected_fbkb  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    |fullyconnected_bias_U   |fully_connected_fcud  |        1|  0|   0|    0|     50|   32|     1|         1600|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                   |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_233_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln15_fu_223_p2     |     +    |      0|  0|  21|          15|          15|
    |i_fu_192_p2            |     +    |      0|  0|  15|           6|           1|
    |j_fu_212_p2            |     +    |      0|  0|  15|           9|           1|
    |and_ln20_fu_274_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_206_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln20_1_fu_262_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln20_fu_256_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_186_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln20_fu_268_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_out_d0           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 163|          95|          44|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_149_p4      |   9|          2|    9|         18|
    |ap_phi_mux_phi_mul_phi_fu_160_p4  |   9|          2|   15|         30|
    |grp_fu_168_p0                     |  15|          3|   32|         96|
    |grp_fu_168_p1                     |  15|          3|   32|         96|
    |i_0_reg_122                       |   9|          2|    6|         12|
    |j_0_reg_145                       |   9|          2|    9|         18|
    |phi_mul_reg_156                   |   9|          2|   15|         30|
    |sum_0_reg_133                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 149|         33|  152|        379|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln15_1_reg_342               |  15|   0|   15|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_0_reg_122                      |   6|   0|    6|          0|
    |i_reg_292                        |   6|   0|    6|          0|
    |icmp_ln14_reg_308                |   1|   0|    1|          0|
    |icmp_ln14_reg_308_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_0_reg_145                      |   9|   0|    9|          0|
    |j_reg_312                        |   9|   0|    9|          0|
    |phi_mul_reg_156                  |  15|   0|   15|          0|
    |sum_0_reg_133                    |  32|   0|   32|          0|
    |tmp_2_reg_337                    |  32|   0|   32|          0|
    |tmp_reg_362                      |  32|   0|   32|          0|
    |zext_ln14_reg_303                |   6|   0|   15|          9|
    |zext_ln15_reg_297                |   6|   0|   64|         58|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 184|   0|  251|         67|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_start             |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_done              | out |    1| ap_ctrl_hs | fully_connected | return value |
|ap_idle              | out |    1| ap_ctrl_hs | fully_connected | return value |
|ap_ready             | out |    1| ap_ctrl_hs | fully_connected | return value |
|flat_array_address0  | out |    9|  ap_memory |    flat_array   |     array    |
|flat_array_ce0       | out |    1|  ap_memory |    flat_array   |     array    |
|flat_array_q0        |  in |   32|  ap_memory |    flat_array   |     array    |
|dense_out_address0   | out |    6|  ap_memory |    dense_out    |     array    |
|dense_out_ce0        | out |    1|  ap_memory |    dense_out    |     array    |
|dense_out_we0        | out |    1|  ap_memory |    dense_out    |     array    |
|dense_out_d0         | out |   32|  ap_memory |    dense_out    |     array    |
+---------------------+-----+-----+------------+-----------------+--------------+

