#define vle16_v_f16mf4_tu __riscv_vle16_v_f16mf4_tu
#define vle16_v_f16mf2_tu __riscv_vle16_v_f16mf2_tu
#define vle16_v_f16m1_tu __riscv_vle16_v_f16m1_tu
#define vle16_v_f16m2_tu __riscv_vle16_v_f16m2_tu
#define vle16_v_f16m4_tu __riscv_vle16_v_f16m4_tu
#define vle16_v_f16m8_tu __riscv_vle16_v_f16m8_tu
#define vle32_v_f32mf2_tu __riscv_vle32_v_f32mf2_tu
#define vle32_v_f32m1_tu __riscv_vle32_v_f32m1_tu
#define vle32_v_f32m2_tu __riscv_vle32_v_f32m2_tu
#define vle32_v_f32m4_tu __riscv_vle32_v_f32m4_tu
#define vle32_v_f32m8_tu __riscv_vle32_v_f32m8_tu
#define vle64_v_f64m1_tu __riscv_vle64_v_f64m1_tu
#define vle64_v_f64m2_tu __riscv_vle64_v_f64m2_tu
#define vle64_v_f64m4_tu __riscv_vle64_v_f64m4_tu
#define vle64_v_f64m8_tu __riscv_vle64_v_f64m8_tu
#define vle8_v_i8mf8_tu __riscv_vle8_v_i8mf8_tu
#define vle8_v_i8mf4_tu __riscv_vle8_v_i8mf4_tu
#define vle8_v_i8mf2_tu __riscv_vle8_v_i8mf2_tu
#define vle8_v_i8m1_tu __riscv_vle8_v_i8m1_tu
#define vle8_v_i8m2_tu __riscv_vle8_v_i8m2_tu
#define vle8_v_i8m4_tu __riscv_vle8_v_i8m4_tu
#define vle8_v_i8m8_tu __riscv_vle8_v_i8m8_tu
#define vle16_v_i16mf4_tu __riscv_vle16_v_i16mf4_tu
#define vle16_v_i16mf2_tu __riscv_vle16_v_i16mf2_tu
#define vle16_v_i16m1_tu __riscv_vle16_v_i16m1_tu
#define vle16_v_i16m2_tu __riscv_vle16_v_i16m2_tu
#define vle16_v_i16m4_tu __riscv_vle16_v_i16m4_tu
#define vle16_v_i16m8_tu __riscv_vle16_v_i16m8_tu
#define vle32_v_i32mf2_tu __riscv_vle32_v_i32mf2_tu
#define vle32_v_i32m1_tu __riscv_vle32_v_i32m1_tu
#define vle32_v_i32m2_tu __riscv_vle32_v_i32m2_tu
#define vle32_v_i32m4_tu __riscv_vle32_v_i32m4_tu
#define vle32_v_i32m8_tu __riscv_vle32_v_i32m8_tu
#define vle64_v_i64m1_tu __riscv_vle64_v_i64m1_tu
#define vle64_v_i64m2_tu __riscv_vle64_v_i64m2_tu
#define vle64_v_i64m4_tu __riscv_vle64_v_i64m4_tu
#define vle64_v_i64m8_tu __riscv_vle64_v_i64m8_tu
#define vle8_v_u8mf8_tu __riscv_vle8_v_u8mf8_tu
#define vle8_v_u8mf4_tu __riscv_vle8_v_u8mf4_tu
#define vle8_v_u8mf2_tu __riscv_vle8_v_u8mf2_tu
#define vle8_v_u8m1_tu __riscv_vle8_v_u8m1_tu
#define vle8_v_u8m2_tu __riscv_vle8_v_u8m2_tu
#define vle8_v_u8m4_tu __riscv_vle8_v_u8m4_tu
#define vle8_v_u8m8_tu __riscv_vle8_v_u8m8_tu
#define vle16_v_u16mf4_tu __riscv_vle16_v_u16mf4_tu
#define vle16_v_u16mf2_tu __riscv_vle16_v_u16mf2_tu
#define vle16_v_u16m1_tu __riscv_vle16_v_u16m1_tu
#define vle16_v_u16m2_tu __riscv_vle16_v_u16m2_tu
#define vle16_v_u16m4_tu __riscv_vle16_v_u16m4_tu
#define vle16_v_u16m8_tu __riscv_vle16_v_u16m8_tu
#define vle32_v_u32mf2_tu __riscv_vle32_v_u32mf2_tu
#define vle32_v_u32m1_tu __riscv_vle32_v_u32m1_tu
#define vle32_v_u32m2_tu __riscv_vle32_v_u32m2_tu
#define vle32_v_u32m4_tu __riscv_vle32_v_u32m4_tu
#define vle32_v_u32m8_tu __riscv_vle32_v_u32m8_tu
#define vle64_v_u64m1_tu __riscv_vle64_v_u64m1_tu
#define vle64_v_u64m2_tu __riscv_vle64_v_u64m2_tu
#define vle64_v_u64m4_tu __riscv_vle64_v_u64m4_tu
#define vle64_v_u64m8_tu __riscv_vle64_v_u64m8_tu
#define vle16_v_f16mf4_ta __riscv_vle16_v_f16mf4
#define vle16_v_f16mf2_ta __riscv_vle16_v_f16mf2
#define vle16_v_f16m1_ta __riscv_vle16_v_f16m1
#define vle16_v_f16m2_ta __riscv_vle16_v_f16m2
#define vle16_v_f16m4_ta __riscv_vle16_v_f16m4
#define vle16_v_f16m8_ta __riscv_vle16_v_f16m8
#define vle32_v_f32mf2_ta __riscv_vle32_v_f32mf2
#define vle32_v_f32m1_ta __riscv_vle32_v_f32m1
#define vle32_v_f32m2_ta __riscv_vle32_v_f32m2
#define vle32_v_f32m4_ta __riscv_vle32_v_f32m4
#define vle32_v_f32m8_ta __riscv_vle32_v_f32m8
#define vle64_v_f64m1_ta __riscv_vle64_v_f64m1
#define vle64_v_f64m2_ta __riscv_vle64_v_f64m2
#define vle64_v_f64m4_ta __riscv_vle64_v_f64m4
#define vle64_v_f64m8_ta __riscv_vle64_v_f64m8
#define vle8_v_i8mf8_ta __riscv_vle8_v_i8mf8
#define vle8_v_i8mf4_ta __riscv_vle8_v_i8mf4
#define vle8_v_i8mf2_ta __riscv_vle8_v_i8mf2
#define vle8_v_i8m1_ta __riscv_vle8_v_i8m1
#define vle8_v_i8m2_ta __riscv_vle8_v_i8m2
#define vle8_v_i8m4_ta __riscv_vle8_v_i8m4
#define vle8_v_i8m8_ta __riscv_vle8_v_i8m8
#define vle16_v_i16mf4_ta __riscv_vle16_v_i16mf4
#define vle16_v_i16mf2_ta __riscv_vle16_v_i16mf2
#define vle16_v_i16m1_ta __riscv_vle16_v_i16m1
#define vle16_v_i16m2_ta __riscv_vle16_v_i16m2
#define vle16_v_i16m4_ta __riscv_vle16_v_i16m4
#define vle16_v_i16m8_ta __riscv_vle16_v_i16m8
#define vle32_v_i32mf2_ta __riscv_vle32_v_i32mf2
#define vle32_v_i32m1_ta __riscv_vle32_v_i32m1
#define vle32_v_i32m2_ta __riscv_vle32_v_i32m2
#define vle32_v_i32m4_ta __riscv_vle32_v_i32m4
#define vle32_v_i32m8_ta __riscv_vle32_v_i32m8
#define vle64_v_i64m1_ta __riscv_vle64_v_i64m1
#define vle64_v_i64m2_ta __riscv_vle64_v_i64m2
#define vle64_v_i64m4_ta __riscv_vle64_v_i64m4
#define vle64_v_i64m8_ta __riscv_vle64_v_i64m8
#define vle8_v_u8mf8_ta __riscv_vle8_v_u8mf8
#define vle8_v_u8mf4_ta __riscv_vle8_v_u8mf4
#define vle8_v_u8mf2_ta __riscv_vle8_v_u8mf2
#define vle8_v_u8m1_ta __riscv_vle8_v_u8m1
#define vle8_v_u8m2_ta __riscv_vle8_v_u8m2
#define vle8_v_u8m4_ta __riscv_vle8_v_u8m4
#define vle8_v_u8m8_ta __riscv_vle8_v_u8m8
#define vle16_v_u16mf4_ta __riscv_vle16_v_u16mf4
#define vle16_v_u16mf2_ta __riscv_vle16_v_u16mf2
#define vle16_v_u16m1_ta __riscv_vle16_v_u16m1
#define vle16_v_u16m2_ta __riscv_vle16_v_u16m2
#define vle16_v_u16m4_ta __riscv_vle16_v_u16m4
#define vle16_v_u16m8_ta __riscv_vle16_v_u16m8
#define vle32_v_u32mf2_ta __riscv_vle32_v_u32mf2
#define vle32_v_u32m1_ta __riscv_vle32_v_u32m1
#define vle32_v_u32m2_ta __riscv_vle32_v_u32m2
#define vle32_v_u32m4_ta __riscv_vle32_v_u32m4
#define vle32_v_u32m8_ta __riscv_vle32_v_u32m8
#define vle64_v_u64m1_ta __riscv_vle64_v_u64m1
#define vle64_v_u64m2_ta __riscv_vle64_v_u64m2
#define vle64_v_u64m4_ta __riscv_vle64_v_u64m4
#define vle64_v_u64m8_ta __riscv_vle64_v_u64m8
// masked functions
#define vle16_v_f16mf4_tuma __riscv_vle16_v_f16mf4_tum
#define vle16_v_f16mf2_tuma __riscv_vle16_v_f16mf2_tum
#define vle16_v_f16m1_tuma __riscv_vle16_v_f16m1_tum
#define vle16_v_f16m2_tuma __riscv_vle16_v_f16m2_tum
#define vle16_v_f16m4_tuma __riscv_vle16_v_f16m4_tum
#define vle16_v_f16m8_tuma __riscv_vle16_v_f16m8_tum
#define vle32_v_f32mf2_tuma __riscv_vle32_v_f32mf2_tum
#define vle32_v_f32m1_tuma __riscv_vle32_v_f32m1_tum
#define vle32_v_f32m2_tuma __riscv_vle32_v_f32m2_tum
#define vle32_v_f32m4_tuma __riscv_vle32_v_f32m4_tum
#define vle32_v_f32m8_tuma __riscv_vle32_v_f32m8_tum
#define vle64_v_f64m1_tuma __riscv_vle64_v_f64m1_tum
#define vle64_v_f64m2_tuma __riscv_vle64_v_f64m2_tum
#define vle64_v_f64m4_tuma __riscv_vle64_v_f64m4_tum
#define vle64_v_f64m8_tuma __riscv_vle64_v_f64m8_tum
#define vle8_v_i8mf8_tuma __riscv_vle8_v_i8mf8_tum
#define vle8_v_i8mf4_tuma __riscv_vle8_v_i8mf4_tum
#define vle8_v_i8mf2_tuma __riscv_vle8_v_i8mf2_tum
#define vle8_v_i8m1_tuma __riscv_vle8_v_i8m1_tum
#define vle8_v_i8m2_tuma __riscv_vle8_v_i8m2_tum
#define vle8_v_i8m4_tuma __riscv_vle8_v_i8m4_tum
#define vle8_v_i8m8_tuma __riscv_vle8_v_i8m8_tum
#define vle16_v_i16mf4_tuma __riscv_vle16_v_i16mf4_tum
#define vle16_v_i16mf2_tuma __riscv_vle16_v_i16mf2_tum
#define vle16_v_i16m1_tuma __riscv_vle16_v_i16m1_tum
#define vle16_v_i16m2_tuma __riscv_vle16_v_i16m2_tum
#define vle16_v_i16m4_tuma __riscv_vle16_v_i16m4_tum
#define vle16_v_i16m8_tuma __riscv_vle16_v_i16m8_tum
#define vle32_v_i32mf2_tuma __riscv_vle32_v_i32mf2_tum
#define vle32_v_i32m1_tuma __riscv_vle32_v_i32m1_tum
#define vle32_v_i32m2_tuma __riscv_vle32_v_i32m2_tum
#define vle32_v_i32m4_tuma __riscv_vle32_v_i32m4_tum
#define vle32_v_i32m8_tuma __riscv_vle32_v_i32m8_tum
#define vle64_v_i64m1_tuma __riscv_vle64_v_i64m1_tum
#define vle64_v_i64m2_tuma __riscv_vle64_v_i64m2_tum
#define vle64_v_i64m4_tuma __riscv_vle64_v_i64m4_tum
#define vle64_v_i64m8_tuma __riscv_vle64_v_i64m8_tum
#define vle8_v_u8mf8_tuma __riscv_vle8_v_u8mf8_tum
#define vle8_v_u8mf4_tuma __riscv_vle8_v_u8mf4_tum
#define vle8_v_u8mf2_tuma __riscv_vle8_v_u8mf2_tum
#define vle8_v_u8m1_tuma __riscv_vle8_v_u8m1_tum
#define vle8_v_u8m2_tuma __riscv_vle8_v_u8m2_tum
#define vle8_v_u8m4_tuma __riscv_vle8_v_u8m4_tum
#define vle8_v_u8m8_tuma __riscv_vle8_v_u8m8_tum
#define vle16_v_u16mf4_tuma __riscv_vle16_v_u16mf4_tum
#define vle16_v_u16mf2_tuma __riscv_vle16_v_u16mf2_tum
#define vle16_v_u16m1_tuma __riscv_vle16_v_u16m1_tum
#define vle16_v_u16m2_tuma __riscv_vle16_v_u16m2_tum
#define vle16_v_u16m4_tuma __riscv_vle16_v_u16m4_tum
#define vle16_v_u16m8_tuma __riscv_vle16_v_u16m8_tum
#define vle32_v_u32mf2_tuma __riscv_vle32_v_u32mf2_tum
#define vle32_v_u32m1_tuma __riscv_vle32_v_u32m1_tum
#define vle32_v_u32m2_tuma __riscv_vle32_v_u32m2_tum
#define vle32_v_u32m4_tuma __riscv_vle32_v_u32m4_tum
#define vle32_v_u32m8_tuma __riscv_vle32_v_u32m8_tum
#define vle64_v_u64m1_tuma __riscv_vle64_v_u64m1_tum
#define vle64_v_u64m2_tuma __riscv_vle64_v_u64m2_tum
#define vle64_v_u64m4_tuma __riscv_vle64_v_u64m4_tum
#define vle64_v_u64m8_tuma __riscv_vle64_v_u64m8_tum
// masked functions
#define vle16_v_f16mf4_tumu __riscv_vle16_v_f16mf4_tumu
#define vle16_v_f16mf2_tumu __riscv_vle16_v_f16mf2_tumu
#define vle16_v_f16m1_tumu __riscv_vle16_v_f16m1_tumu
#define vle16_v_f16m2_tumu __riscv_vle16_v_f16m2_tumu
#define vle16_v_f16m4_tumu __riscv_vle16_v_f16m4_tumu
#define vle16_v_f16m8_tumu __riscv_vle16_v_f16m8_tumu
#define vle32_v_f32mf2_tumu __riscv_vle32_v_f32mf2_tumu
#define vle32_v_f32m1_tumu __riscv_vle32_v_f32m1_tumu
#define vle32_v_f32m2_tumu __riscv_vle32_v_f32m2_tumu
#define vle32_v_f32m4_tumu __riscv_vle32_v_f32m4_tumu
#define vle32_v_f32m8_tumu __riscv_vle32_v_f32m8_tumu
#define vle64_v_f64m1_tumu __riscv_vle64_v_f64m1_tumu
#define vle64_v_f64m2_tumu __riscv_vle64_v_f64m2_tumu
#define vle64_v_f64m4_tumu __riscv_vle64_v_f64m4_tumu
#define vle64_v_f64m8_tumu __riscv_vle64_v_f64m8_tumu
#define vle8_v_i8mf8_tumu __riscv_vle8_v_i8mf8_tumu
#define vle8_v_i8mf4_tumu __riscv_vle8_v_i8mf4_tumu
#define vle8_v_i8mf2_tumu __riscv_vle8_v_i8mf2_tumu
#define vle8_v_i8m1_tumu __riscv_vle8_v_i8m1_tumu
#define vle8_v_i8m2_tumu __riscv_vle8_v_i8m2_tumu
#define vle8_v_i8m4_tumu __riscv_vle8_v_i8m4_tumu
#define vle8_v_i8m8_tumu __riscv_vle8_v_i8m8_tumu
#define vle16_v_i16mf4_tumu __riscv_vle16_v_i16mf4_tumu
#define vle16_v_i16mf2_tumu __riscv_vle16_v_i16mf2_tumu
#define vle16_v_i16m1_tumu __riscv_vle16_v_i16m1_tumu
#define vle16_v_i16m2_tumu __riscv_vle16_v_i16m2_tumu
#define vle16_v_i16m4_tumu __riscv_vle16_v_i16m4_tumu
#define vle16_v_i16m8_tumu __riscv_vle16_v_i16m8_tumu
#define vle32_v_i32mf2_tumu __riscv_vle32_v_i32mf2_tumu
#define vle32_v_i32m1_tumu __riscv_vle32_v_i32m1_tumu
#define vle32_v_i32m2_tumu __riscv_vle32_v_i32m2_tumu
#define vle32_v_i32m4_tumu __riscv_vle32_v_i32m4_tumu
#define vle32_v_i32m8_tumu __riscv_vle32_v_i32m8_tumu
#define vle64_v_i64m1_tumu __riscv_vle64_v_i64m1_tumu
#define vle64_v_i64m2_tumu __riscv_vle64_v_i64m2_tumu
#define vle64_v_i64m4_tumu __riscv_vle64_v_i64m4_tumu
#define vle64_v_i64m8_tumu __riscv_vle64_v_i64m8_tumu
#define vle8_v_u8mf8_tumu __riscv_vle8_v_u8mf8_tumu
#define vle8_v_u8mf4_tumu __riscv_vle8_v_u8mf4_tumu
#define vle8_v_u8mf2_tumu __riscv_vle8_v_u8mf2_tumu
#define vle8_v_u8m1_tumu __riscv_vle8_v_u8m1_tumu
#define vle8_v_u8m2_tumu __riscv_vle8_v_u8m2_tumu
#define vle8_v_u8m4_tumu __riscv_vle8_v_u8m4_tumu
#define vle8_v_u8m8_tumu __riscv_vle8_v_u8m8_tumu
#define vle16_v_u16mf4_tumu __riscv_vle16_v_u16mf4_tumu
#define vle16_v_u16mf2_tumu __riscv_vle16_v_u16mf2_tumu
#define vle16_v_u16m1_tumu __riscv_vle16_v_u16m1_tumu
#define vle16_v_u16m2_tumu __riscv_vle16_v_u16m2_tumu
#define vle16_v_u16m4_tumu __riscv_vle16_v_u16m4_tumu
#define vle16_v_u16m8_tumu __riscv_vle16_v_u16m8_tumu
#define vle32_v_u32mf2_tumu __riscv_vle32_v_u32mf2_tumu
#define vle32_v_u32m1_tumu __riscv_vle32_v_u32m1_tumu
#define vle32_v_u32m2_tumu __riscv_vle32_v_u32m2_tumu
#define vle32_v_u32m4_tumu __riscv_vle32_v_u32m4_tumu
#define vle32_v_u32m8_tumu __riscv_vle32_v_u32m8_tumu
#define vle64_v_u64m1_tumu __riscv_vle64_v_u64m1_tumu
#define vle64_v_u64m2_tumu __riscv_vle64_v_u64m2_tumu
#define vle64_v_u64m4_tumu __riscv_vle64_v_u64m4_tumu
#define vle64_v_u64m8_tumu __riscv_vle64_v_u64m8_tumu
// masked functions
#define vle16_v_f16mf4_tama __riscv_vle16_v_f16mf4_m
#define vle16_v_f16mf2_tama __riscv_vle16_v_f16mf2_m
#define vle16_v_f16m1_tama __riscv_vle16_v_f16m1_m
#define vle16_v_f16m2_tama __riscv_vle16_v_f16m2_m
#define vle16_v_f16m4_tama __riscv_vle16_v_f16m4_m
#define vle16_v_f16m8_tama __riscv_vle16_v_f16m8_m
#define vle32_v_f32mf2_tama __riscv_vle32_v_f32mf2_m
#define vle32_v_f32m1_tama __riscv_vle32_v_f32m1_m
#define vle32_v_f32m2_tama __riscv_vle32_v_f32m2_m
#define vle32_v_f32m4_tama __riscv_vle32_v_f32m4_m
#define vle32_v_f32m8_tama __riscv_vle32_v_f32m8_m
#define vle64_v_f64m1_tama __riscv_vle64_v_f64m1_m
#define vle64_v_f64m2_tama __riscv_vle64_v_f64m2_m
#define vle64_v_f64m4_tama __riscv_vle64_v_f64m4_m
#define vle64_v_f64m8_tama __riscv_vle64_v_f64m8_m
#define vle8_v_i8mf8_tama __riscv_vle8_v_i8mf8_m
#define vle8_v_i8mf4_tama __riscv_vle8_v_i8mf4_m
#define vle8_v_i8mf2_tama __riscv_vle8_v_i8mf2_m
#define vle8_v_i8m1_tama __riscv_vle8_v_i8m1_m
#define vle8_v_i8m2_tama __riscv_vle8_v_i8m2_m
#define vle8_v_i8m4_tama __riscv_vle8_v_i8m4_m
#define vle8_v_i8m8_tama __riscv_vle8_v_i8m8_m
#define vle16_v_i16mf4_tama __riscv_vle16_v_i16mf4_m
#define vle16_v_i16mf2_tama __riscv_vle16_v_i16mf2_m
#define vle16_v_i16m1_tama __riscv_vle16_v_i16m1_m
#define vle16_v_i16m2_tama __riscv_vle16_v_i16m2_m
#define vle16_v_i16m4_tama __riscv_vle16_v_i16m4_m
#define vle16_v_i16m8_tama __riscv_vle16_v_i16m8_m
#define vle32_v_i32mf2_tama __riscv_vle32_v_i32mf2_m
#define vle32_v_i32m1_tama __riscv_vle32_v_i32m1_m
#define vle32_v_i32m2_tama __riscv_vle32_v_i32m2_m
#define vle32_v_i32m4_tama __riscv_vle32_v_i32m4_m
#define vle32_v_i32m8_tama __riscv_vle32_v_i32m8_m
#define vle64_v_i64m1_tama __riscv_vle64_v_i64m1_m
#define vle64_v_i64m2_tama __riscv_vle64_v_i64m2_m
#define vle64_v_i64m4_tama __riscv_vle64_v_i64m4_m
#define vle64_v_i64m8_tama __riscv_vle64_v_i64m8_m
#define vle8_v_u8mf8_tama __riscv_vle8_v_u8mf8_m
#define vle8_v_u8mf4_tama __riscv_vle8_v_u8mf4_m
#define vle8_v_u8mf2_tama __riscv_vle8_v_u8mf2_m
#define vle8_v_u8m1_tama __riscv_vle8_v_u8m1_m
#define vle8_v_u8m2_tama __riscv_vle8_v_u8m2_m
#define vle8_v_u8m4_tama __riscv_vle8_v_u8m4_m
#define vle8_v_u8m8_tama __riscv_vle8_v_u8m8_m
#define vle16_v_u16mf4_tama __riscv_vle16_v_u16mf4_m
#define vle16_v_u16mf2_tama __riscv_vle16_v_u16mf2_m
#define vle16_v_u16m1_tama __riscv_vle16_v_u16m1_m
#define vle16_v_u16m2_tama __riscv_vle16_v_u16m2_m
#define vle16_v_u16m4_tama __riscv_vle16_v_u16m4_m
#define vle16_v_u16m8_tama __riscv_vle16_v_u16m8_m
#define vle32_v_u32mf2_tama __riscv_vle32_v_u32mf2_m
#define vle32_v_u32m1_tama __riscv_vle32_v_u32m1_m
#define vle32_v_u32m2_tama __riscv_vle32_v_u32m2_m
#define vle32_v_u32m4_tama __riscv_vle32_v_u32m4_m
#define vle32_v_u32m8_tama __riscv_vle32_v_u32m8_m
#define vle64_v_u64m1_tama __riscv_vle64_v_u64m1_m
#define vle64_v_u64m2_tama __riscv_vle64_v_u64m2_m
#define vle64_v_u64m4_tama __riscv_vle64_v_u64m4_m
#define vle64_v_u64m8_tama __riscv_vle64_v_u64m8_m
// masked functions
#define vle16_v_f16mf4_tamu __riscv_vle16_v_f16mf4_mu
#define vle16_v_f16mf2_tamu __riscv_vle16_v_f16mf2_mu
#define vle16_v_f16m1_tamu __riscv_vle16_v_f16m1_mu
#define vle16_v_f16m2_tamu __riscv_vle16_v_f16m2_mu
#define vle16_v_f16m4_tamu __riscv_vle16_v_f16m4_mu
#define vle16_v_f16m8_tamu __riscv_vle16_v_f16m8_mu
#define vle32_v_f32mf2_tamu __riscv_vle32_v_f32mf2_mu
#define vle32_v_f32m1_tamu __riscv_vle32_v_f32m1_mu
#define vle32_v_f32m2_tamu __riscv_vle32_v_f32m2_mu
#define vle32_v_f32m4_tamu __riscv_vle32_v_f32m4_mu
#define vle32_v_f32m8_tamu __riscv_vle32_v_f32m8_mu
#define vle64_v_f64m1_tamu __riscv_vle64_v_f64m1_mu
#define vle64_v_f64m2_tamu __riscv_vle64_v_f64m2_mu
#define vle64_v_f64m4_tamu __riscv_vle64_v_f64m4_mu
#define vle64_v_f64m8_tamu __riscv_vle64_v_f64m8_mu
#define vle8_v_i8mf8_tamu __riscv_vle8_v_i8mf8_mu
#define vle8_v_i8mf4_tamu __riscv_vle8_v_i8mf4_mu
#define vle8_v_i8mf2_tamu __riscv_vle8_v_i8mf2_mu
#define vle8_v_i8m1_tamu __riscv_vle8_v_i8m1_mu
#define vle8_v_i8m2_tamu __riscv_vle8_v_i8m2_mu
#define vle8_v_i8m4_tamu __riscv_vle8_v_i8m4_mu
#define vle8_v_i8m8_tamu __riscv_vle8_v_i8m8_mu
#define vle16_v_i16mf4_tamu __riscv_vle16_v_i16mf4_mu
#define vle16_v_i16mf2_tamu __riscv_vle16_v_i16mf2_mu
#define vle16_v_i16m1_tamu __riscv_vle16_v_i16m1_mu
#define vle16_v_i16m2_tamu __riscv_vle16_v_i16m2_mu
#define vle16_v_i16m4_tamu __riscv_vle16_v_i16m4_mu
#define vle16_v_i16m8_tamu __riscv_vle16_v_i16m8_mu
#define vle32_v_i32mf2_tamu __riscv_vle32_v_i32mf2_mu
#define vle32_v_i32m1_tamu __riscv_vle32_v_i32m1_mu
#define vle32_v_i32m2_tamu __riscv_vle32_v_i32m2_mu
#define vle32_v_i32m4_tamu __riscv_vle32_v_i32m4_mu
#define vle32_v_i32m8_tamu __riscv_vle32_v_i32m8_mu
#define vle64_v_i64m1_tamu __riscv_vle64_v_i64m1_mu
#define vle64_v_i64m2_tamu __riscv_vle64_v_i64m2_mu
#define vle64_v_i64m4_tamu __riscv_vle64_v_i64m4_mu
#define vle64_v_i64m8_tamu __riscv_vle64_v_i64m8_mu
#define vle8_v_u8mf8_tamu __riscv_vle8_v_u8mf8_mu
#define vle8_v_u8mf4_tamu __riscv_vle8_v_u8mf4_mu
#define vle8_v_u8mf2_tamu __riscv_vle8_v_u8mf2_mu
#define vle8_v_u8m1_tamu __riscv_vle8_v_u8m1_mu
#define vle8_v_u8m2_tamu __riscv_vle8_v_u8m2_mu
#define vle8_v_u8m4_tamu __riscv_vle8_v_u8m4_mu
#define vle8_v_u8m8_tamu __riscv_vle8_v_u8m8_mu
#define vle16_v_u16mf4_tamu __riscv_vle16_v_u16mf4_mu
#define vle16_v_u16mf2_tamu __riscv_vle16_v_u16mf2_mu
#define vle16_v_u16m1_tamu __riscv_vle16_v_u16m1_mu
#define vle16_v_u16m2_tamu __riscv_vle16_v_u16m2_mu
#define vle16_v_u16m4_tamu __riscv_vle16_v_u16m4_mu
#define vle16_v_u16m8_tamu __riscv_vle16_v_u16m8_mu
#define vle32_v_u32mf2_tamu __riscv_vle32_v_u32mf2_mu
#define vle32_v_u32m1_tamu __riscv_vle32_v_u32m1_mu
#define vle32_v_u32m2_tamu __riscv_vle32_v_u32m2_mu
#define vle32_v_u32m4_tamu __riscv_vle32_v_u32m4_mu
#define vle32_v_u32m8_tamu __riscv_vle32_v_u32m8_mu
#define vle64_v_u64m1_tamu __riscv_vle64_v_u64m1_mu
#define vle64_v_u64m2_tamu __riscv_vle64_v_u64m2_mu
#define vle64_v_u64m4_tamu __riscv_vle64_v_u64m4_mu
#define vle64_v_u64m8_tamu __riscv_vle64_v_u64m8_mu
#define vlse16_v_f16mf4_tu __riscv_vlse16_v_f16mf4_tu
#define vlse16_v_f16mf2_tu __riscv_vlse16_v_f16mf2_tu
#define vlse16_v_f16m1_tu __riscv_vlse16_v_f16m1_tu
#define vlse16_v_f16m2_tu __riscv_vlse16_v_f16m2_tu
#define vlse16_v_f16m4_tu __riscv_vlse16_v_f16m4_tu
#define vlse16_v_f16m8_tu __riscv_vlse16_v_f16m8_tu
#define vlse32_v_f32mf2_tu __riscv_vlse32_v_f32mf2_tu
#define vlse32_v_f32m1_tu __riscv_vlse32_v_f32m1_tu
#define vlse32_v_f32m2_tu __riscv_vlse32_v_f32m2_tu
#define vlse32_v_f32m4_tu __riscv_vlse32_v_f32m4_tu
#define vlse32_v_f32m8_tu __riscv_vlse32_v_f32m8_tu
#define vlse64_v_f64m1_tu __riscv_vlse64_v_f64m1_tu
#define vlse64_v_f64m2_tu __riscv_vlse64_v_f64m2_tu
#define vlse64_v_f64m4_tu __riscv_vlse64_v_f64m4_tu
#define vlse64_v_f64m8_tu __riscv_vlse64_v_f64m8_tu
#define vlse8_v_i8mf8_tu __riscv_vlse8_v_i8mf8_tu
#define vlse8_v_i8mf4_tu __riscv_vlse8_v_i8mf4_tu
#define vlse8_v_i8mf2_tu __riscv_vlse8_v_i8mf2_tu
#define vlse8_v_i8m1_tu __riscv_vlse8_v_i8m1_tu
#define vlse8_v_i8m2_tu __riscv_vlse8_v_i8m2_tu
#define vlse8_v_i8m4_tu __riscv_vlse8_v_i8m4_tu
#define vlse8_v_i8m8_tu __riscv_vlse8_v_i8m8_tu
#define vlse16_v_i16mf4_tu __riscv_vlse16_v_i16mf4_tu
#define vlse16_v_i16mf2_tu __riscv_vlse16_v_i16mf2_tu
#define vlse16_v_i16m1_tu __riscv_vlse16_v_i16m1_tu
#define vlse16_v_i16m2_tu __riscv_vlse16_v_i16m2_tu
#define vlse16_v_i16m4_tu __riscv_vlse16_v_i16m4_tu
#define vlse16_v_i16m8_tu __riscv_vlse16_v_i16m8_tu
#define vlse32_v_i32mf2_tu __riscv_vlse32_v_i32mf2_tu
#define vlse32_v_i32m1_tu __riscv_vlse32_v_i32m1_tu
#define vlse32_v_i32m2_tu __riscv_vlse32_v_i32m2_tu
#define vlse32_v_i32m4_tu __riscv_vlse32_v_i32m4_tu
#define vlse32_v_i32m8_tu __riscv_vlse32_v_i32m8_tu
#define vlse64_v_i64m1_tu __riscv_vlse64_v_i64m1_tu
#define vlse64_v_i64m2_tu __riscv_vlse64_v_i64m2_tu
#define vlse64_v_i64m4_tu __riscv_vlse64_v_i64m4_tu
#define vlse64_v_i64m8_tu __riscv_vlse64_v_i64m8_tu
#define vlse8_v_u8mf8_tu __riscv_vlse8_v_u8mf8_tu
#define vlse8_v_u8mf4_tu __riscv_vlse8_v_u8mf4_tu
#define vlse8_v_u8mf2_tu __riscv_vlse8_v_u8mf2_tu
#define vlse8_v_u8m1_tu __riscv_vlse8_v_u8m1_tu
#define vlse8_v_u8m2_tu __riscv_vlse8_v_u8m2_tu
#define vlse8_v_u8m4_tu __riscv_vlse8_v_u8m4_tu
#define vlse8_v_u8m8_tu __riscv_vlse8_v_u8m8_tu
#define vlse16_v_u16mf4_tu __riscv_vlse16_v_u16mf4_tu
#define vlse16_v_u16mf2_tu __riscv_vlse16_v_u16mf2_tu
#define vlse16_v_u16m1_tu __riscv_vlse16_v_u16m1_tu
#define vlse16_v_u16m2_tu __riscv_vlse16_v_u16m2_tu
#define vlse16_v_u16m4_tu __riscv_vlse16_v_u16m4_tu
#define vlse16_v_u16m8_tu __riscv_vlse16_v_u16m8_tu
#define vlse32_v_u32mf2_tu __riscv_vlse32_v_u32mf2_tu
#define vlse32_v_u32m1_tu __riscv_vlse32_v_u32m1_tu
#define vlse32_v_u32m2_tu __riscv_vlse32_v_u32m2_tu
#define vlse32_v_u32m4_tu __riscv_vlse32_v_u32m4_tu
#define vlse32_v_u32m8_tu __riscv_vlse32_v_u32m8_tu
#define vlse64_v_u64m1_tu __riscv_vlse64_v_u64m1_tu
#define vlse64_v_u64m2_tu __riscv_vlse64_v_u64m2_tu
#define vlse64_v_u64m4_tu __riscv_vlse64_v_u64m4_tu
#define vlse64_v_u64m8_tu __riscv_vlse64_v_u64m8_tu
#define vlse16_v_f16mf4_ta __riscv_vlse16_v_f16mf4
#define vlse16_v_f16mf2_ta __riscv_vlse16_v_f16mf2
#define vlse16_v_f16m1_ta __riscv_vlse16_v_f16m1
#define vlse16_v_f16m2_ta __riscv_vlse16_v_f16m2
#define vlse16_v_f16m4_ta __riscv_vlse16_v_f16m4
#define vlse16_v_f16m8_ta __riscv_vlse16_v_f16m8
#define vlse32_v_f32mf2_ta __riscv_vlse32_v_f32mf2
#define vlse32_v_f32m1_ta __riscv_vlse32_v_f32m1
#define vlse32_v_f32m2_ta __riscv_vlse32_v_f32m2
#define vlse32_v_f32m4_ta __riscv_vlse32_v_f32m4
#define vlse32_v_f32m8_ta __riscv_vlse32_v_f32m8
#define vlse64_v_f64m1_ta __riscv_vlse64_v_f64m1
#define vlse64_v_f64m2_ta __riscv_vlse64_v_f64m2
#define vlse64_v_f64m4_ta __riscv_vlse64_v_f64m4
#define vlse64_v_f64m8_ta __riscv_vlse64_v_f64m8
#define vlse8_v_i8mf8_ta __riscv_vlse8_v_i8mf8
#define vlse8_v_i8mf4_ta __riscv_vlse8_v_i8mf4
#define vlse8_v_i8mf2_ta __riscv_vlse8_v_i8mf2
#define vlse8_v_i8m1_ta __riscv_vlse8_v_i8m1
#define vlse8_v_i8m2_ta __riscv_vlse8_v_i8m2
#define vlse8_v_i8m4_ta __riscv_vlse8_v_i8m4
#define vlse8_v_i8m8_ta __riscv_vlse8_v_i8m8
#define vlse16_v_i16mf4_ta __riscv_vlse16_v_i16mf4
#define vlse16_v_i16mf2_ta __riscv_vlse16_v_i16mf2
#define vlse16_v_i16m1_ta __riscv_vlse16_v_i16m1
#define vlse16_v_i16m2_ta __riscv_vlse16_v_i16m2
#define vlse16_v_i16m4_ta __riscv_vlse16_v_i16m4
#define vlse16_v_i16m8_ta __riscv_vlse16_v_i16m8
#define vlse32_v_i32mf2_ta __riscv_vlse32_v_i32mf2
#define vlse32_v_i32m1_ta __riscv_vlse32_v_i32m1
#define vlse32_v_i32m2_ta __riscv_vlse32_v_i32m2
#define vlse32_v_i32m4_ta __riscv_vlse32_v_i32m4
#define vlse32_v_i32m8_ta __riscv_vlse32_v_i32m8
#define vlse64_v_i64m1_ta __riscv_vlse64_v_i64m1
#define vlse64_v_i64m2_ta __riscv_vlse64_v_i64m2
#define vlse64_v_i64m4_ta __riscv_vlse64_v_i64m4
#define vlse64_v_i64m8_ta __riscv_vlse64_v_i64m8
#define vlse8_v_u8mf8_ta __riscv_vlse8_v_u8mf8
#define vlse8_v_u8mf4_ta __riscv_vlse8_v_u8mf4
#define vlse8_v_u8mf2_ta __riscv_vlse8_v_u8mf2
#define vlse8_v_u8m1_ta __riscv_vlse8_v_u8m1
#define vlse8_v_u8m2_ta __riscv_vlse8_v_u8m2
#define vlse8_v_u8m4_ta __riscv_vlse8_v_u8m4
#define vlse8_v_u8m8_ta __riscv_vlse8_v_u8m8
#define vlse16_v_u16mf4_ta __riscv_vlse16_v_u16mf4
#define vlse16_v_u16mf2_ta __riscv_vlse16_v_u16mf2
#define vlse16_v_u16m1_ta __riscv_vlse16_v_u16m1
#define vlse16_v_u16m2_ta __riscv_vlse16_v_u16m2
#define vlse16_v_u16m4_ta __riscv_vlse16_v_u16m4
#define vlse16_v_u16m8_ta __riscv_vlse16_v_u16m8
#define vlse32_v_u32mf2_ta __riscv_vlse32_v_u32mf2
#define vlse32_v_u32m1_ta __riscv_vlse32_v_u32m1
#define vlse32_v_u32m2_ta __riscv_vlse32_v_u32m2
#define vlse32_v_u32m4_ta __riscv_vlse32_v_u32m4
#define vlse32_v_u32m8_ta __riscv_vlse32_v_u32m8
#define vlse64_v_u64m1_ta __riscv_vlse64_v_u64m1
#define vlse64_v_u64m2_ta __riscv_vlse64_v_u64m2
#define vlse64_v_u64m4_ta __riscv_vlse64_v_u64m4
#define vlse64_v_u64m8_ta __riscv_vlse64_v_u64m8
// masked functions
#define vlse16_v_f16mf4_tuma __riscv_vlse16_v_f16mf4_tum
#define vlse16_v_f16mf2_tuma __riscv_vlse16_v_f16mf2_tum
#define vlse16_v_f16m1_tuma __riscv_vlse16_v_f16m1_tum
#define vlse16_v_f16m2_tuma __riscv_vlse16_v_f16m2_tum
#define vlse16_v_f16m4_tuma __riscv_vlse16_v_f16m4_tum
#define vlse16_v_f16m8_tuma __riscv_vlse16_v_f16m8_tum
#define vlse32_v_f32mf2_tuma __riscv_vlse32_v_f32mf2_tum
#define vlse32_v_f32m1_tuma __riscv_vlse32_v_f32m1_tum
#define vlse32_v_f32m2_tuma __riscv_vlse32_v_f32m2_tum
#define vlse32_v_f32m4_tuma __riscv_vlse32_v_f32m4_tum
#define vlse32_v_f32m8_tuma __riscv_vlse32_v_f32m8_tum
#define vlse64_v_f64m1_tuma __riscv_vlse64_v_f64m1_tum
#define vlse64_v_f64m2_tuma __riscv_vlse64_v_f64m2_tum
#define vlse64_v_f64m4_tuma __riscv_vlse64_v_f64m4_tum
#define vlse64_v_f64m8_tuma __riscv_vlse64_v_f64m8_tum
#define vlse8_v_i8mf8_tuma __riscv_vlse8_v_i8mf8_tum
#define vlse8_v_i8mf4_tuma __riscv_vlse8_v_i8mf4_tum
#define vlse8_v_i8mf2_tuma __riscv_vlse8_v_i8mf2_tum
#define vlse8_v_i8m1_tuma __riscv_vlse8_v_i8m1_tum
#define vlse8_v_i8m2_tuma __riscv_vlse8_v_i8m2_tum
#define vlse8_v_i8m4_tuma __riscv_vlse8_v_i8m4_tum
#define vlse8_v_i8m8_tuma __riscv_vlse8_v_i8m8_tum
#define vlse16_v_i16mf4_tuma __riscv_vlse16_v_i16mf4_tum
#define vlse16_v_i16mf2_tuma __riscv_vlse16_v_i16mf2_tum
#define vlse16_v_i16m1_tuma __riscv_vlse16_v_i16m1_tum
#define vlse16_v_i16m2_tuma __riscv_vlse16_v_i16m2_tum
#define vlse16_v_i16m4_tuma __riscv_vlse16_v_i16m4_tum
#define vlse16_v_i16m8_tuma __riscv_vlse16_v_i16m8_tum
#define vlse32_v_i32mf2_tuma __riscv_vlse32_v_i32mf2_tum
#define vlse32_v_i32m1_tuma __riscv_vlse32_v_i32m1_tum
#define vlse32_v_i32m2_tuma __riscv_vlse32_v_i32m2_tum
#define vlse32_v_i32m4_tuma __riscv_vlse32_v_i32m4_tum
#define vlse32_v_i32m8_tuma __riscv_vlse32_v_i32m8_tum
#define vlse64_v_i64m1_tuma __riscv_vlse64_v_i64m1_tum
#define vlse64_v_i64m2_tuma __riscv_vlse64_v_i64m2_tum
#define vlse64_v_i64m4_tuma __riscv_vlse64_v_i64m4_tum
#define vlse64_v_i64m8_tuma __riscv_vlse64_v_i64m8_tum
#define vlse8_v_u8mf8_tuma __riscv_vlse8_v_u8mf8_tum
#define vlse8_v_u8mf4_tuma __riscv_vlse8_v_u8mf4_tum
#define vlse8_v_u8mf2_tuma __riscv_vlse8_v_u8mf2_tum
#define vlse8_v_u8m1_tuma __riscv_vlse8_v_u8m1_tum
#define vlse8_v_u8m2_tuma __riscv_vlse8_v_u8m2_tum
#define vlse8_v_u8m4_tuma __riscv_vlse8_v_u8m4_tum
#define vlse8_v_u8m8_tuma __riscv_vlse8_v_u8m8_tum
#define vlse16_v_u16mf4_tuma __riscv_vlse16_v_u16mf4_tum
#define vlse16_v_u16mf2_tuma __riscv_vlse16_v_u16mf2_tum
#define vlse16_v_u16m1_tuma __riscv_vlse16_v_u16m1_tum
#define vlse16_v_u16m2_tuma __riscv_vlse16_v_u16m2_tum
#define vlse16_v_u16m4_tuma __riscv_vlse16_v_u16m4_tum
#define vlse16_v_u16m8_tuma __riscv_vlse16_v_u16m8_tum
#define vlse32_v_u32mf2_tuma __riscv_vlse32_v_u32mf2_tum
#define vlse32_v_u32m1_tuma __riscv_vlse32_v_u32m1_tum
#define vlse32_v_u32m2_tuma __riscv_vlse32_v_u32m2_tum
#define vlse32_v_u32m4_tuma __riscv_vlse32_v_u32m4_tum
#define vlse32_v_u32m8_tuma __riscv_vlse32_v_u32m8_tum
#define vlse64_v_u64m1_tuma __riscv_vlse64_v_u64m1_tum
#define vlse64_v_u64m2_tuma __riscv_vlse64_v_u64m2_tum
#define vlse64_v_u64m4_tuma __riscv_vlse64_v_u64m4_tum
#define vlse64_v_u64m8_tuma __riscv_vlse64_v_u64m8_tum
// masked functions
#define vlse16_v_f16mf4_tumu __riscv_vlse16_v_f16mf4_tumu
#define vlse16_v_f16mf2_tumu __riscv_vlse16_v_f16mf2_tumu
#define vlse16_v_f16m1_tumu __riscv_vlse16_v_f16m1_tumu
#define vlse16_v_f16m2_tumu __riscv_vlse16_v_f16m2_tumu
#define vlse16_v_f16m4_tumu __riscv_vlse16_v_f16m4_tumu
#define vlse16_v_f16m8_tumu __riscv_vlse16_v_f16m8_tumu
#define vlse32_v_f32mf2_tumu __riscv_vlse32_v_f32mf2_tumu
#define vlse32_v_f32m1_tumu __riscv_vlse32_v_f32m1_tumu
#define vlse32_v_f32m2_tumu __riscv_vlse32_v_f32m2_tumu
#define vlse32_v_f32m4_tumu __riscv_vlse32_v_f32m4_tumu
#define vlse32_v_f32m8_tumu __riscv_vlse32_v_f32m8_tumu
#define vlse64_v_f64m1_tumu __riscv_vlse64_v_f64m1_tumu
#define vlse64_v_f64m2_tumu __riscv_vlse64_v_f64m2_tumu
#define vlse64_v_f64m4_tumu __riscv_vlse64_v_f64m4_tumu
#define vlse64_v_f64m8_tumu __riscv_vlse64_v_f64m8_tumu
#define vlse8_v_i8mf8_tumu __riscv_vlse8_v_i8mf8_tumu
#define vlse8_v_i8mf4_tumu __riscv_vlse8_v_i8mf4_tumu
#define vlse8_v_i8mf2_tumu __riscv_vlse8_v_i8mf2_tumu
#define vlse8_v_i8m1_tumu __riscv_vlse8_v_i8m1_tumu
#define vlse8_v_i8m2_tumu __riscv_vlse8_v_i8m2_tumu
#define vlse8_v_i8m4_tumu __riscv_vlse8_v_i8m4_tumu
#define vlse8_v_i8m8_tumu __riscv_vlse8_v_i8m8_tumu
#define vlse16_v_i16mf4_tumu __riscv_vlse16_v_i16mf4_tumu
#define vlse16_v_i16mf2_tumu __riscv_vlse16_v_i16mf2_tumu
#define vlse16_v_i16m1_tumu __riscv_vlse16_v_i16m1_tumu
#define vlse16_v_i16m2_tumu __riscv_vlse16_v_i16m2_tumu
#define vlse16_v_i16m4_tumu __riscv_vlse16_v_i16m4_tumu
#define vlse16_v_i16m8_tumu __riscv_vlse16_v_i16m8_tumu
#define vlse32_v_i32mf2_tumu __riscv_vlse32_v_i32mf2_tumu
#define vlse32_v_i32m1_tumu __riscv_vlse32_v_i32m1_tumu
#define vlse32_v_i32m2_tumu __riscv_vlse32_v_i32m2_tumu
#define vlse32_v_i32m4_tumu __riscv_vlse32_v_i32m4_tumu
#define vlse32_v_i32m8_tumu __riscv_vlse32_v_i32m8_tumu
#define vlse64_v_i64m1_tumu __riscv_vlse64_v_i64m1_tumu
#define vlse64_v_i64m2_tumu __riscv_vlse64_v_i64m2_tumu
#define vlse64_v_i64m4_tumu __riscv_vlse64_v_i64m4_tumu
#define vlse64_v_i64m8_tumu __riscv_vlse64_v_i64m8_tumu
#define vlse8_v_u8mf8_tumu __riscv_vlse8_v_u8mf8_tumu
#define vlse8_v_u8mf4_tumu __riscv_vlse8_v_u8mf4_tumu
#define vlse8_v_u8mf2_tumu __riscv_vlse8_v_u8mf2_tumu
#define vlse8_v_u8m1_tumu __riscv_vlse8_v_u8m1_tumu
#define vlse8_v_u8m2_tumu __riscv_vlse8_v_u8m2_tumu
#define vlse8_v_u8m4_tumu __riscv_vlse8_v_u8m4_tumu
#define vlse8_v_u8m8_tumu __riscv_vlse8_v_u8m8_tumu
#define vlse16_v_u16mf4_tumu __riscv_vlse16_v_u16mf4_tumu
#define vlse16_v_u16mf2_tumu __riscv_vlse16_v_u16mf2_tumu
#define vlse16_v_u16m1_tumu __riscv_vlse16_v_u16m1_tumu
#define vlse16_v_u16m2_tumu __riscv_vlse16_v_u16m2_tumu
#define vlse16_v_u16m4_tumu __riscv_vlse16_v_u16m4_tumu
#define vlse16_v_u16m8_tumu __riscv_vlse16_v_u16m8_tumu
#define vlse32_v_u32mf2_tumu __riscv_vlse32_v_u32mf2_tumu
#define vlse32_v_u32m1_tumu __riscv_vlse32_v_u32m1_tumu
#define vlse32_v_u32m2_tumu __riscv_vlse32_v_u32m2_tumu
#define vlse32_v_u32m4_tumu __riscv_vlse32_v_u32m4_tumu
#define vlse32_v_u32m8_tumu __riscv_vlse32_v_u32m8_tumu
#define vlse64_v_u64m1_tumu __riscv_vlse64_v_u64m1_tumu
#define vlse64_v_u64m2_tumu __riscv_vlse64_v_u64m2_tumu
#define vlse64_v_u64m4_tumu __riscv_vlse64_v_u64m4_tumu
#define vlse64_v_u64m8_tumu __riscv_vlse64_v_u64m8_tumu
// masked functions
#define vlse16_v_f16mf4_tama __riscv_vlse16_v_f16mf4_m
#define vlse16_v_f16mf2_tama __riscv_vlse16_v_f16mf2_m
#define vlse16_v_f16m1_tama __riscv_vlse16_v_f16m1_m
#define vlse16_v_f16m2_tama __riscv_vlse16_v_f16m2_m
#define vlse16_v_f16m4_tama __riscv_vlse16_v_f16m4_m
#define vlse16_v_f16m8_tama __riscv_vlse16_v_f16m8_m
#define vlse32_v_f32mf2_tama __riscv_vlse32_v_f32mf2_m
#define vlse32_v_f32m1_tama __riscv_vlse32_v_f32m1_m
#define vlse32_v_f32m2_tama __riscv_vlse32_v_f32m2_m
#define vlse32_v_f32m4_tama __riscv_vlse32_v_f32m4_m
#define vlse32_v_f32m8_tama __riscv_vlse32_v_f32m8_m
#define vlse64_v_f64m1_tama __riscv_vlse64_v_f64m1_m
#define vlse64_v_f64m2_tama __riscv_vlse64_v_f64m2_m
#define vlse64_v_f64m4_tama __riscv_vlse64_v_f64m4_m
#define vlse64_v_f64m8_tama __riscv_vlse64_v_f64m8_m
#define vlse8_v_i8mf8_tama __riscv_vlse8_v_i8mf8_m
#define vlse8_v_i8mf4_tama __riscv_vlse8_v_i8mf4_m
#define vlse8_v_i8mf2_tama __riscv_vlse8_v_i8mf2_m
#define vlse8_v_i8m1_tama __riscv_vlse8_v_i8m1_m
#define vlse8_v_i8m2_tama __riscv_vlse8_v_i8m2_m
#define vlse8_v_i8m4_tama __riscv_vlse8_v_i8m4_m
#define vlse8_v_i8m8_tama __riscv_vlse8_v_i8m8_m
#define vlse16_v_i16mf4_tama __riscv_vlse16_v_i16mf4_m
#define vlse16_v_i16mf2_tama __riscv_vlse16_v_i16mf2_m
#define vlse16_v_i16m1_tama __riscv_vlse16_v_i16m1_m
#define vlse16_v_i16m2_tama __riscv_vlse16_v_i16m2_m
#define vlse16_v_i16m4_tama __riscv_vlse16_v_i16m4_m
#define vlse16_v_i16m8_tama __riscv_vlse16_v_i16m8_m
#define vlse32_v_i32mf2_tama __riscv_vlse32_v_i32mf2_m
#define vlse32_v_i32m1_tama __riscv_vlse32_v_i32m1_m
#define vlse32_v_i32m2_tama __riscv_vlse32_v_i32m2_m
#define vlse32_v_i32m4_tama __riscv_vlse32_v_i32m4_m
#define vlse32_v_i32m8_tama __riscv_vlse32_v_i32m8_m
#define vlse64_v_i64m1_tama __riscv_vlse64_v_i64m1_m
#define vlse64_v_i64m2_tama __riscv_vlse64_v_i64m2_m
#define vlse64_v_i64m4_tama __riscv_vlse64_v_i64m4_m
#define vlse64_v_i64m8_tama __riscv_vlse64_v_i64m8_m
#define vlse8_v_u8mf8_tama __riscv_vlse8_v_u8mf8_m
#define vlse8_v_u8mf4_tama __riscv_vlse8_v_u8mf4_m
#define vlse8_v_u8mf2_tama __riscv_vlse8_v_u8mf2_m
#define vlse8_v_u8m1_tama __riscv_vlse8_v_u8m1_m
#define vlse8_v_u8m2_tama __riscv_vlse8_v_u8m2_m
#define vlse8_v_u8m4_tama __riscv_vlse8_v_u8m4_m
#define vlse8_v_u8m8_tama __riscv_vlse8_v_u8m8_m
#define vlse16_v_u16mf4_tama __riscv_vlse16_v_u16mf4_m
#define vlse16_v_u16mf2_tama __riscv_vlse16_v_u16mf2_m
#define vlse16_v_u16m1_tama __riscv_vlse16_v_u16m1_m
#define vlse16_v_u16m2_tama __riscv_vlse16_v_u16m2_m
#define vlse16_v_u16m4_tama __riscv_vlse16_v_u16m4_m
#define vlse16_v_u16m8_tama __riscv_vlse16_v_u16m8_m
#define vlse32_v_u32mf2_tama __riscv_vlse32_v_u32mf2_m
#define vlse32_v_u32m1_tama __riscv_vlse32_v_u32m1_m
#define vlse32_v_u32m2_tama __riscv_vlse32_v_u32m2_m
#define vlse32_v_u32m4_tama __riscv_vlse32_v_u32m4_m
#define vlse32_v_u32m8_tama __riscv_vlse32_v_u32m8_m
#define vlse64_v_u64m1_tama __riscv_vlse64_v_u64m1_m
#define vlse64_v_u64m2_tama __riscv_vlse64_v_u64m2_m
#define vlse64_v_u64m4_tama __riscv_vlse64_v_u64m4_m
#define vlse64_v_u64m8_tama __riscv_vlse64_v_u64m8_m
// masked functions
#define vlse16_v_f16mf4_tamu __riscv_vlse16_v_f16mf4_mu
#define vlse16_v_f16mf2_tamu __riscv_vlse16_v_f16mf2_mu
#define vlse16_v_f16m1_tamu __riscv_vlse16_v_f16m1_mu
#define vlse16_v_f16m2_tamu __riscv_vlse16_v_f16m2_mu
#define vlse16_v_f16m4_tamu __riscv_vlse16_v_f16m4_mu
#define vlse16_v_f16m8_tamu __riscv_vlse16_v_f16m8_mu
#define vlse32_v_f32mf2_tamu __riscv_vlse32_v_f32mf2_mu
#define vlse32_v_f32m1_tamu __riscv_vlse32_v_f32m1_mu
#define vlse32_v_f32m2_tamu __riscv_vlse32_v_f32m2_mu
#define vlse32_v_f32m4_tamu __riscv_vlse32_v_f32m4_mu
#define vlse32_v_f32m8_tamu __riscv_vlse32_v_f32m8_mu
#define vlse64_v_f64m1_tamu __riscv_vlse64_v_f64m1_mu
#define vlse64_v_f64m2_tamu __riscv_vlse64_v_f64m2_mu
#define vlse64_v_f64m4_tamu __riscv_vlse64_v_f64m4_mu
#define vlse64_v_f64m8_tamu __riscv_vlse64_v_f64m8_mu
#define vlse8_v_i8mf8_tamu __riscv_vlse8_v_i8mf8_mu
#define vlse8_v_i8mf4_tamu __riscv_vlse8_v_i8mf4_mu
#define vlse8_v_i8mf2_tamu __riscv_vlse8_v_i8mf2_mu
#define vlse8_v_i8m1_tamu __riscv_vlse8_v_i8m1_mu
#define vlse8_v_i8m2_tamu __riscv_vlse8_v_i8m2_mu
#define vlse8_v_i8m4_tamu __riscv_vlse8_v_i8m4_mu
#define vlse8_v_i8m8_tamu __riscv_vlse8_v_i8m8_mu
#define vlse16_v_i16mf4_tamu __riscv_vlse16_v_i16mf4_mu
#define vlse16_v_i16mf2_tamu __riscv_vlse16_v_i16mf2_mu
#define vlse16_v_i16m1_tamu __riscv_vlse16_v_i16m1_mu
#define vlse16_v_i16m2_tamu __riscv_vlse16_v_i16m2_mu
#define vlse16_v_i16m4_tamu __riscv_vlse16_v_i16m4_mu
#define vlse16_v_i16m8_tamu __riscv_vlse16_v_i16m8_mu
#define vlse32_v_i32mf2_tamu __riscv_vlse32_v_i32mf2_mu
#define vlse32_v_i32m1_tamu __riscv_vlse32_v_i32m1_mu
#define vlse32_v_i32m2_tamu __riscv_vlse32_v_i32m2_mu
#define vlse32_v_i32m4_tamu __riscv_vlse32_v_i32m4_mu
#define vlse32_v_i32m8_tamu __riscv_vlse32_v_i32m8_mu
#define vlse64_v_i64m1_tamu __riscv_vlse64_v_i64m1_mu
#define vlse64_v_i64m2_tamu __riscv_vlse64_v_i64m2_mu
#define vlse64_v_i64m4_tamu __riscv_vlse64_v_i64m4_mu
#define vlse64_v_i64m8_tamu __riscv_vlse64_v_i64m8_mu
#define vlse8_v_u8mf8_tamu __riscv_vlse8_v_u8mf8_mu
#define vlse8_v_u8mf4_tamu __riscv_vlse8_v_u8mf4_mu
#define vlse8_v_u8mf2_tamu __riscv_vlse8_v_u8mf2_mu
#define vlse8_v_u8m1_tamu __riscv_vlse8_v_u8m1_mu
#define vlse8_v_u8m2_tamu __riscv_vlse8_v_u8m2_mu
#define vlse8_v_u8m4_tamu __riscv_vlse8_v_u8m4_mu
#define vlse8_v_u8m8_tamu __riscv_vlse8_v_u8m8_mu
#define vlse16_v_u16mf4_tamu __riscv_vlse16_v_u16mf4_mu
#define vlse16_v_u16mf2_tamu __riscv_vlse16_v_u16mf2_mu
#define vlse16_v_u16m1_tamu __riscv_vlse16_v_u16m1_mu
#define vlse16_v_u16m2_tamu __riscv_vlse16_v_u16m2_mu
#define vlse16_v_u16m4_tamu __riscv_vlse16_v_u16m4_mu
#define vlse16_v_u16m8_tamu __riscv_vlse16_v_u16m8_mu
#define vlse32_v_u32mf2_tamu __riscv_vlse32_v_u32mf2_mu
#define vlse32_v_u32m1_tamu __riscv_vlse32_v_u32m1_mu
#define vlse32_v_u32m2_tamu __riscv_vlse32_v_u32m2_mu
#define vlse32_v_u32m4_tamu __riscv_vlse32_v_u32m4_mu
#define vlse32_v_u32m8_tamu __riscv_vlse32_v_u32m8_mu
#define vlse64_v_u64m1_tamu __riscv_vlse64_v_u64m1_mu
#define vlse64_v_u64m2_tamu __riscv_vlse64_v_u64m2_mu
#define vlse64_v_u64m4_tamu __riscv_vlse64_v_u64m4_mu
#define vlse64_v_u64m8_tamu __riscv_vlse64_v_u64m8_mu
#define vloxei8_v_f16mf4_tu __riscv_vloxei8_v_f16mf4_tu
#define vloxei8_v_f16mf2_tu __riscv_vloxei8_v_f16mf2_tu
#define vloxei8_v_f16m1_tu __riscv_vloxei8_v_f16m1_tu
#define vloxei8_v_f16m2_tu __riscv_vloxei8_v_f16m2_tu
#define vloxei8_v_f16m4_tu __riscv_vloxei8_v_f16m4_tu
#define vloxei8_v_f16m8_tu __riscv_vloxei8_v_f16m8_tu
#define vloxei16_v_f16mf4_tu __riscv_vloxei16_v_f16mf4_tu
#define vloxei16_v_f16mf2_tu __riscv_vloxei16_v_f16mf2_tu
#define vloxei16_v_f16m1_tu __riscv_vloxei16_v_f16m1_tu
#define vloxei16_v_f16m2_tu __riscv_vloxei16_v_f16m2_tu
#define vloxei16_v_f16m4_tu __riscv_vloxei16_v_f16m4_tu
#define vloxei16_v_f16m8_tu __riscv_vloxei16_v_f16m8_tu
#define vloxei32_v_f16mf4_tu __riscv_vloxei32_v_f16mf4_tu
#define vloxei32_v_f16mf2_tu __riscv_vloxei32_v_f16mf2_tu
#define vloxei32_v_f16m1_tu __riscv_vloxei32_v_f16m1_tu
#define vloxei32_v_f16m2_tu __riscv_vloxei32_v_f16m2_tu
#define vloxei32_v_f16m4_tu __riscv_vloxei32_v_f16m4_tu
#define vloxei64_v_f16mf4_tu __riscv_vloxei64_v_f16mf4_tu
#define vloxei64_v_f16mf2_tu __riscv_vloxei64_v_f16mf2_tu
#define vloxei64_v_f16m1_tu __riscv_vloxei64_v_f16m1_tu
#define vloxei64_v_f16m2_tu __riscv_vloxei64_v_f16m2_tu
#define vloxei8_v_f32mf2_tu __riscv_vloxei8_v_f32mf2_tu
#define vloxei8_v_f32m1_tu __riscv_vloxei8_v_f32m1_tu
#define vloxei8_v_f32m2_tu __riscv_vloxei8_v_f32m2_tu
#define vloxei8_v_f32m4_tu __riscv_vloxei8_v_f32m4_tu
#define vloxei8_v_f32m8_tu __riscv_vloxei8_v_f32m8_tu
#define vloxei16_v_f32mf2_tu __riscv_vloxei16_v_f32mf2_tu
#define vloxei16_v_f32m1_tu __riscv_vloxei16_v_f32m1_tu
#define vloxei16_v_f32m2_tu __riscv_vloxei16_v_f32m2_tu
#define vloxei16_v_f32m4_tu __riscv_vloxei16_v_f32m4_tu
#define vloxei16_v_f32m8_tu __riscv_vloxei16_v_f32m8_tu
#define vloxei32_v_f32mf2_tu __riscv_vloxei32_v_f32mf2_tu
#define vloxei32_v_f32m1_tu __riscv_vloxei32_v_f32m1_tu
#define vloxei32_v_f32m2_tu __riscv_vloxei32_v_f32m2_tu
#define vloxei32_v_f32m4_tu __riscv_vloxei32_v_f32m4_tu
#define vloxei32_v_f32m8_tu __riscv_vloxei32_v_f32m8_tu
#define vloxei64_v_f32mf2_tu __riscv_vloxei64_v_f32mf2_tu
#define vloxei64_v_f32m1_tu __riscv_vloxei64_v_f32m1_tu
#define vloxei64_v_f32m2_tu __riscv_vloxei64_v_f32m2_tu
#define vloxei64_v_f32m4_tu __riscv_vloxei64_v_f32m4_tu
#define vloxei8_v_f64m1_tu __riscv_vloxei8_v_f64m1_tu
#define vloxei8_v_f64m2_tu __riscv_vloxei8_v_f64m2_tu
#define vloxei8_v_f64m4_tu __riscv_vloxei8_v_f64m4_tu
#define vloxei8_v_f64m8_tu __riscv_vloxei8_v_f64m8_tu
#define vloxei16_v_f64m1_tu __riscv_vloxei16_v_f64m1_tu
#define vloxei16_v_f64m2_tu __riscv_vloxei16_v_f64m2_tu
#define vloxei16_v_f64m4_tu __riscv_vloxei16_v_f64m4_tu
#define vloxei16_v_f64m8_tu __riscv_vloxei16_v_f64m8_tu
#define vloxei32_v_f64m1_tu __riscv_vloxei32_v_f64m1_tu
#define vloxei32_v_f64m2_tu __riscv_vloxei32_v_f64m2_tu
#define vloxei32_v_f64m4_tu __riscv_vloxei32_v_f64m4_tu
#define vloxei32_v_f64m8_tu __riscv_vloxei32_v_f64m8_tu
#define vloxei64_v_f64m1_tu __riscv_vloxei64_v_f64m1_tu
#define vloxei64_v_f64m2_tu __riscv_vloxei64_v_f64m2_tu
#define vloxei64_v_f64m4_tu __riscv_vloxei64_v_f64m4_tu
#define vloxei64_v_f64m8_tu __riscv_vloxei64_v_f64m8_tu
#define vluxei8_v_f16mf4_tu __riscv_vluxei8_v_f16mf4_tu
#define vluxei8_v_f16mf2_tu __riscv_vluxei8_v_f16mf2_tu
#define vluxei8_v_f16m1_tu __riscv_vluxei8_v_f16m1_tu
#define vluxei8_v_f16m2_tu __riscv_vluxei8_v_f16m2_tu
#define vluxei8_v_f16m4_tu __riscv_vluxei8_v_f16m4_tu
#define vluxei8_v_f16m8_tu __riscv_vluxei8_v_f16m8_tu
#define vluxei16_v_f16mf4_tu __riscv_vluxei16_v_f16mf4_tu
#define vluxei16_v_f16mf2_tu __riscv_vluxei16_v_f16mf2_tu
#define vluxei16_v_f16m1_tu __riscv_vluxei16_v_f16m1_tu
#define vluxei16_v_f16m2_tu __riscv_vluxei16_v_f16m2_tu
#define vluxei16_v_f16m4_tu __riscv_vluxei16_v_f16m4_tu
#define vluxei16_v_f16m8_tu __riscv_vluxei16_v_f16m8_tu
#define vluxei32_v_f16mf4_tu __riscv_vluxei32_v_f16mf4_tu
#define vluxei32_v_f16mf2_tu __riscv_vluxei32_v_f16mf2_tu
#define vluxei32_v_f16m1_tu __riscv_vluxei32_v_f16m1_tu
#define vluxei32_v_f16m2_tu __riscv_vluxei32_v_f16m2_tu
#define vluxei32_v_f16m4_tu __riscv_vluxei32_v_f16m4_tu
#define vluxei64_v_f16mf4_tu __riscv_vluxei64_v_f16mf4_tu
#define vluxei64_v_f16mf2_tu __riscv_vluxei64_v_f16mf2_tu
#define vluxei64_v_f16m1_tu __riscv_vluxei64_v_f16m1_tu
#define vluxei64_v_f16m2_tu __riscv_vluxei64_v_f16m2_tu
#define vluxei8_v_f32mf2_tu __riscv_vluxei8_v_f32mf2_tu
#define vluxei8_v_f32m1_tu __riscv_vluxei8_v_f32m1_tu
#define vluxei8_v_f32m2_tu __riscv_vluxei8_v_f32m2_tu
#define vluxei8_v_f32m4_tu __riscv_vluxei8_v_f32m4_tu
#define vluxei8_v_f32m8_tu __riscv_vluxei8_v_f32m8_tu
#define vluxei16_v_f32mf2_tu __riscv_vluxei16_v_f32mf2_tu
#define vluxei16_v_f32m1_tu __riscv_vluxei16_v_f32m1_tu
#define vluxei16_v_f32m2_tu __riscv_vluxei16_v_f32m2_tu
#define vluxei16_v_f32m4_tu __riscv_vluxei16_v_f32m4_tu
#define vluxei16_v_f32m8_tu __riscv_vluxei16_v_f32m8_tu
#define vluxei32_v_f32mf2_tu __riscv_vluxei32_v_f32mf2_tu
#define vluxei32_v_f32m1_tu __riscv_vluxei32_v_f32m1_tu
#define vluxei32_v_f32m2_tu __riscv_vluxei32_v_f32m2_tu
#define vluxei32_v_f32m4_tu __riscv_vluxei32_v_f32m4_tu
#define vluxei32_v_f32m8_tu __riscv_vluxei32_v_f32m8_tu
#define vluxei64_v_f32mf2_tu __riscv_vluxei64_v_f32mf2_tu
#define vluxei64_v_f32m1_tu __riscv_vluxei64_v_f32m1_tu
#define vluxei64_v_f32m2_tu __riscv_vluxei64_v_f32m2_tu
#define vluxei64_v_f32m4_tu __riscv_vluxei64_v_f32m4_tu
#define vluxei8_v_f64m1_tu __riscv_vluxei8_v_f64m1_tu
#define vluxei8_v_f64m2_tu __riscv_vluxei8_v_f64m2_tu
#define vluxei8_v_f64m4_tu __riscv_vluxei8_v_f64m4_tu
#define vluxei8_v_f64m8_tu __riscv_vluxei8_v_f64m8_tu
#define vluxei16_v_f64m1_tu __riscv_vluxei16_v_f64m1_tu
#define vluxei16_v_f64m2_tu __riscv_vluxei16_v_f64m2_tu
#define vluxei16_v_f64m4_tu __riscv_vluxei16_v_f64m4_tu
#define vluxei16_v_f64m8_tu __riscv_vluxei16_v_f64m8_tu
#define vluxei32_v_f64m1_tu __riscv_vluxei32_v_f64m1_tu
#define vluxei32_v_f64m2_tu __riscv_vluxei32_v_f64m2_tu
#define vluxei32_v_f64m4_tu __riscv_vluxei32_v_f64m4_tu
#define vluxei32_v_f64m8_tu __riscv_vluxei32_v_f64m8_tu
#define vluxei64_v_f64m1_tu __riscv_vluxei64_v_f64m1_tu
#define vluxei64_v_f64m2_tu __riscv_vluxei64_v_f64m2_tu
#define vluxei64_v_f64m4_tu __riscv_vluxei64_v_f64m4_tu
#define vluxei64_v_f64m8_tu __riscv_vluxei64_v_f64m8_tu
#define vloxei8_v_i8mf8_tu __riscv_vloxei8_v_i8mf8_tu
#define vloxei8_v_i8mf4_tu __riscv_vloxei8_v_i8mf4_tu
#define vloxei8_v_i8mf2_tu __riscv_vloxei8_v_i8mf2_tu
#define vloxei8_v_i8m1_tu __riscv_vloxei8_v_i8m1_tu
#define vloxei8_v_i8m2_tu __riscv_vloxei8_v_i8m2_tu
#define vloxei8_v_i8m4_tu __riscv_vloxei8_v_i8m4_tu
#define vloxei8_v_i8m8_tu __riscv_vloxei8_v_i8m8_tu
#define vloxei16_v_i8mf8_tu __riscv_vloxei16_v_i8mf8_tu
#define vloxei16_v_i8mf4_tu __riscv_vloxei16_v_i8mf4_tu
#define vloxei16_v_i8mf2_tu __riscv_vloxei16_v_i8mf2_tu
#define vloxei16_v_i8m1_tu __riscv_vloxei16_v_i8m1_tu
#define vloxei16_v_i8m2_tu __riscv_vloxei16_v_i8m2_tu
#define vloxei16_v_i8m4_tu __riscv_vloxei16_v_i8m4_tu
#define vloxei32_v_i8mf8_tu __riscv_vloxei32_v_i8mf8_tu
#define vloxei32_v_i8mf4_tu __riscv_vloxei32_v_i8mf4_tu
#define vloxei32_v_i8mf2_tu __riscv_vloxei32_v_i8mf2_tu
#define vloxei32_v_i8m1_tu __riscv_vloxei32_v_i8m1_tu
#define vloxei32_v_i8m2_tu __riscv_vloxei32_v_i8m2_tu
#define vloxei64_v_i8mf8_tu __riscv_vloxei64_v_i8mf8_tu
#define vloxei64_v_i8mf4_tu __riscv_vloxei64_v_i8mf4_tu
#define vloxei64_v_i8mf2_tu __riscv_vloxei64_v_i8mf2_tu
#define vloxei64_v_i8m1_tu __riscv_vloxei64_v_i8m1_tu
#define vloxei8_v_i16mf4_tu __riscv_vloxei8_v_i16mf4_tu
#define vloxei8_v_i16mf2_tu __riscv_vloxei8_v_i16mf2_tu
#define vloxei8_v_i16m1_tu __riscv_vloxei8_v_i16m1_tu
#define vloxei8_v_i16m2_tu __riscv_vloxei8_v_i16m2_tu
#define vloxei8_v_i16m4_tu __riscv_vloxei8_v_i16m4_tu
#define vloxei8_v_i16m8_tu __riscv_vloxei8_v_i16m8_tu
#define vloxei16_v_i16mf4_tu __riscv_vloxei16_v_i16mf4_tu
#define vloxei16_v_i16mf2_tu __riscv_vloxei16_v_i16mf2_tu
#define vloxei16_v_i16m1_tu __riscv_vloxei16_v_i16m1_tu
#define vloxei16_v_i16m2_tu __riscv_vloxei16_v_i16m2_tu
#define vloxei16_v_i16m4_tu __riscv_vloxei16_v_i16m4_tu
#define vloxei16_v_i16m8_tu __riscv_vloxei16_v_i16m8_tu
#define vloxei32_v_i16mf4_tu __riscv_vloxei32_v_i16mf4_tu
#define vloxei32_v_i16mf2_tu __riscv_vloxei32_v_i16mf2_tu
#define vloxei32_v_i16m1_tu __riscv_vloxei32_v_i16m1_tu
#define vloxei32_v_i16m2_tu __riscv_vloxei32_v_i16m2_tu
#define vloxei32_v_i16m4_tu __riscv_vloxei32_v_i16m4_tu
#define vloxei64_v_i16mf4_tu __riscv_vloxei64_v_i16mf4_tu
#define vloxei64_v_i16mf2_tu __riscv_vloxei64_v_i16mf2_tu
#define vloxei64_v_i16m1_tu __riscv_vloxei64_v_i16m1_tu
#define vloxei64_v_i16m2_tu __riscv_vloxei64_v_i16m2_tu
#define vloxei8_v_i32mf2_tu __riscv_vloxei8_v_i32mf2_tu
#define vloxei8_v_i32m1_tu __riscv_vloxei8_v_i32m1_tu
#define vloxei8_v_i32m2_tu __riscv_vloxei8_v_i32m2_tu
#define vloxei8_v_i32m4_tu __riscv_vloxei8_v_i32m4_tu
#define vloxei8_v_i32m8_tu __riscv_vloxei8_v_i32m8_tu
#define vloxei16_v_i32mf2_tu __riscv_vloxei16_v_i32mf2_tu
#define vloxei16_v_i32m1_tu __riscv_vloxei16_v_i32m1_tu
#define vloxei16_v_i32m2_tu __riscv_vloxei16_v_i32m2_tu
#define vloxei16_v_i32m4_tu __riscv_vloxei16_v_i32m4_tu
#define vloxei16_v_i32m8_tu __riscv_vloxei16_v_i32m8_tu
#define vloxei32_v_i32mf2_tu __riscv_vloxei32_v_i32mf2_tu
#define vloxei32_v_i32m1_tu __riscv_vloxei32_v_i32m1_tu
#define vloxei32_v_i32m2_tu __riscv_vloxei32_v_i32m2_tu
#define vloxei32_v_i32m4_tu __riscv_vloxei32_v_i32m4_tu
#define vloxei32_v_i32m8_tu __riscv_vloxei32_v_i32m8_tu
#define vloxei64_v_i32mf2_tu __riscv_vloxei64_v_i32mf2_tu
#define vloxei64_v_i32m1_tu __riscv_vloxei64_v_i32m1_tu
#define vloxei64_v_i32m2_tu __riscv_vloxei64_v_i32m2_tu
#define vloxei64_v_i32m4_tu __riscv_vloxei64_v_i32m4_tu
#define vloxei8_v_i64m1_tu __riscv_vloxei8_v_i64m1_tu
#define vloxei8_v_i64m2_tu __riscv_vloxei8_v_i64m2_tu
#define vloxei8_v_i64m4_tu __riscv_vloxei8_v_i64m4_tu
#define vloxei8_v_i64m8_tu __riscv_vloxei8_v_i64m8_tu
#define vloxei16_v_i64m1_tu __riscv_vloxei16_v_i64m1_tu
#define vloxei16_v_i64m2_tu __riscv_vloxei16_v_i64m2_tu
#define vloxei16_v_i64m4_tu __riscv_vloxei16_v_i64m4_tu
#define vloxei16_v_i64m8_tu __riscv_vloxei16_v_i64m8_tu
#define vloxei32_v_i64m1_tu __riscv_vloxei32_v_i64m1_tu
#define vloxei32_v_i64m2_tu __riscv_vloxei32_v_i64m2_tu
#define vloxei32_v_i64m4_tu __riscv_vloxei32_v_i64m4_tu
#define vloxei32_v_i64m8_tu __riscv_vloxei32_v_i64m8_tu
#define vloxei64_v_i64m1_tu __riscv_vloxei64_v_i64m1_tu
#define vloxei64_v_i64m2_tu __riscv_vloxei64_v_i64m2_tu
#define vloxei64_v_i64m4_tu __riscv_vloxei64_v_i64m4_tu
#define vloxei64_v_i64m8_tu __riscv_vloxei64_v_i64m8_tu
#define vluxei8_v_i8mf8_tu __riscv_vluxei8_v_i8mf8_tu
#define vluxei8_v_i8mf4_tu __riscv_vluxei8_v_i8mf4_tu
#define vluxei8_v_i8mf2_tu __riscv_vluxei8_v_i8mf2_tu
#define vluxei8_v_i8m1_tu __riscv_vluxei8_v_i8m1_tu
#define vluxei8_v_i8m2_tu __riscv_vluxei8_v_i8m2_tu
#define vluxei8_v_i8m4_tu __riscv_vluxei8_v_i8m4_tu
#define vluxei8_v_i8m8_tu __riscv_vluxei8_v_i8m8_tu
#define vluxei16_v_i8mf8_tu __riscv_vluxei16_v_i8mf8_tu
#define vluxei16_v_i8mf4_tu __riscv_vluxei16_v_i8mf4_tu
#define vluxei16_v_i8mf2_tu __riscv_vluxei16_v_i8mf2_tu
#define vluxei16_v_i8m1_tu __riscv_vluxei16_v_i8m1_tu
#define vluxei16_v_i8m2_tu __riscv_vluxei16_v_i8m2_tu
#define vluxei16_v_i8m4_tu __riscv_vluxei16_v_i8m4_tu
#define vluxei32_v_i8mf8_tu __riscv_vluxei32_v_i8mf8_tu
#define vluxei32_v_i8mf4_tu __riscv_vluxei32_v_i8mf4_tu
#define vluxei32_v_i8mf2_tu __riscv_vluxei32_v_i8mf2_tu
#define vluxei32_v_i8m1_tu __riscv_vluxei32_v_i8m1_tu
#define vluxei32_v_i8m2_tu __riscv_vluxei32_v_i8m2_tu
#define vluxei64_v_i8mf8_tu __riscv_vluxei64_v_i8mf8_tu
#define vluxei64_v_i8mf4_tu __riscv_vluxei64_v_i8mf4_tu
#define vluxei64_v_i8mf2_tu __riscv_vluxei64_v_i8mf2_tu
#define vluxei64_v_i8m1_tu __riscv_vluxei64_v_i8m1_tu
#define vluxei8_v_i16mf4_tu __riscv_vluxei8_v_i16mf4_tu
#define vluxei8_v_i16mf2_tu __riscv_vluxei8_v_i16mf2_tu
#define vluxei8_v_i16m1_tu __riscv_vluxei8_v_i16m1_tu
#define vluxei8_v_i16m2_tu __riscv_vluxei8_v_i16m2_tu
#define vluxei8_v_i16m4_tu __riscv_vluxei8_v_i16m4_tu
#define vluxei8_v_i16m8_tu __riscv_vluxei8_v_i16m8_tu
#define vluxei16_v_i16mf4_tu __riscv_vluxei16_v_i16mf4_tu
#define vluxei16_v_i16mf2_tu __riscv_vluxei16_v_i16mf2_tu
#define vluxei16_v_i16m1_tu __riscv_vluxei16_v_i16m1_tu
#define vluxei16_v_i16m2_tu __riscv_vluxei16_v_i16m2_tu
#define vluxei16_v_i16m4_tu __riscv_vluxei16_v_i16m4_tu
#define vluxei16_v_i16m8_tu __riscv_vluxei16_v_i16m8_tu
#define vluxei32_v_i16mf4_tu __riscv_vluxei32_v_i16mf4_tu
#define vluxei32_v_i16mf2_tu __riscv_vluxei32_v_i16mf2_tu
#define vluxei32_v_i16m1_tu __riscv_vluxei32_v_i16m1_tu
#define vluxei32_v_i16m2_tu __riscv_vluxei32_v_i16m2_tu
#define vluxei32_v_i16m4_tu __riscv_vluxei32_v_i16m4_tu
#define vluxei64_v_i16mf4_tu __riscv_vluxei64_v_i16mf4_tu
#define vluxei64_v_i16mf2_tu __riscv_vluxei64_v_i16mf2_tu
#define vluxei64_v_i16m1_tu __riscv_vluxei64_v_i16m1_tu
#define vluxei64_v_i16m2_tu __riscv_vluxei64_v_i16m2_tu
#define vluxei8_v_i32mf2_tu __riscv_vluxei8_v_i32mf2_tu
#define vluxei8_v_i32m1_tu __riscv_vluxei8_v_i32m1_tu
#define vluxei8_v_i32m2_tu __riscv_vluxei8_v_i32m2_tu
#define vluxei8_v_i32m4_tu __riscv_vluxei8_v_i32m4_tu
#define vluxei8_v_i32m8_tu __riscv_vluxei8_v_i32m8_tu
#define vluxei16_v_i32mf2_tu __riscv_vluxei16_v_i32mf2_tu
#define vluxei16_v_i32m1_tu __riscv_vluxei16_v_i32m1_tu
#define vluxei16_v_i32m2_tu __riscv_vluxei16_v_i32m2_tu
#define vluxei16_v_i32m4_tu __riscv_vluxei16_v_i32m4_tu
#define vluxei16_v_i32m8_tu __riscv_vluxei16_v_i32m8_tu
#define vluxei32_v_i32mf2_tu __riscv_vluxei32_v_i32mf2_tu
#define vluxei32_v_i32m1_tu __riscv_vluxei32_v_i32m1_tu
#define vluxei32_v_i32m2_tu __riscv_vluxei32_v_i32m2_tu
#define vluxei32_v_i32m4_tu __riscv_vluxei32_v_i32m4_tu
#define vluxei32_v_i32m8_tu __riscv_vluxei32_v_i32m8_tu
#define vluxei64_v_i32mf2_tu __riscv_vluxei64_v_i32mf2_tu
#define vluxei64_v_i32m1_tu __riscv_vluxei64_v_i32m1_tu
#define vluxei64_v_i32m2_tu __riscv_vluxei64_v_i32m2_tu
#define vluxei64_v_i32m4_tu __riscv_vluxei64_v_i32m4_tu
#define vluxei8_v_i64m1_tu __riscv_vluxei8_v_i64m1_tu
#define vluxei8_v_i64m2_tu __riscv_vluxei8_v_i64m2_tu
#define vluxei8_v_i64m4_tu __riscv_vluxei8_v_i64m4_tu
#define vluxei8_v_i64m8_tu __riscv_vluxei8_v_i64m8_tu
#define vluxei16_v_i64m1_tu __riscv_vluxei16_v_i64m1_tu
#define vluxei16_v_i64m2_tu __riscv_vluxei16_v_i64m2_tu
#define vluxei16_v_i64m4_tu __riscv_vluxei16_v_i64m4_tu
#define vluxei16_v_i64m8_tu __riscv_vluxei16_v_i64m8_tu
#define vluxei32_v_i64m1_tu __riscv_vluxei32_v_i64m1_tu
#define vluxei32_v_i64m2_tu __riscv_vluxei32_v_i64m2_tu
#define vluxei32_v_i64m4_tu __riscv_vluxei32_v_i64m4_tu
#define vluxei32_v_i64m8_tu __riscv_vluxei32_v_i64m8_tu
#define vluxei64_v_i64m1_tu __riscv_vluxei64_v_i64m1_tu
#define vluxei64_v_i64m2_tu __riscv_vluxei64_v_i64m2_tu
#define vluxei64_v_i64m4_tu __riscv_vluxei64_v_i64m4_tu
#define vluxei64_v_i64m8_tu __riscv_vluxei64_v_i64m8_tu
#define vloxei8_v_u8mf8_tu __riscv_vloxei8_v_u8mf8_tu
#define vloxei8_v_u8mf4_tu __riscv_vloxei8_v_u8mf4_tu
#define vloxei8_v_u8mf2_tu __riscv_vloxei8_v_u8mf2_tu
#define vloxei8_v_u8m1_tu __riscv_vloxei8_v_u8m1_tu
#define vloxei8_v_u8m2_tu __riscv_vloxei8_v_u8m2_tu
#define vloxei8_v_u8m4_tu __riscv_vloxei8_v_u8m4_tu
#define vloxei8_v_u8m8_tu __riscv_vloxei8_v_u8m8_tu
#define vloxei16_v_u8mf8_tu __riscv_vloxei16_v_u8mf8_tu
#define vloxei16_v_u8mf4_tu __riscv_vloxei16_v_u8mf4_tu
#define vloxei16_v_u8mf2_tu __riscv_vloxei16_v_u8mf2_tu
#define vloxei16_v_u8m1_tu __riscv_vloxei16_v_u8m1_tu
#define vloxei16_v_u8m2_tu __riscv_vloxei16_v_u8m2_tu
#define vloxei16_v_u8m4_tu __riscv_vloxei16_v_u8m4_tu
#define vloxei32_v_u8mf8_tu __riscv_vloxei32_v_u8mf8_tu
#define vloxei32_v_u8mf4_tu __riscv_vloxei32_v_u8mf4_tu
#define vloxei32_v_u8mf2_tu __riscv_vloxei32_v_u8mf2_tu
#define vloxei32_v_u8m1_tu __riscv_vloxei32_v_u8m1_tu
#define vloxei32_v_u8m2_tu __riscv_vloxei32_v_u8m2_tu
#define vloxei64_v_u8mf8_tu __riscv_vloxei64_v_u8mf8_tu
#define vloxei64_v_u8mf4_tu __riscv_vloxei64_v_u8mf4_tu
#define vloxei64_v_u8mf2_tu __riscv_vloxei64_v_u8mf2_tu
#define vloxei64_v_u8m1_tu __riscv_vloxei64_v_u8m1_tu
#define vloxei8_v_u16mf4_tu __riscv_vloxei8_v_u16mf4_tu
#define vloxei8_v_u16mf2_tu __riscv_vloxei8_v_u16mf2_tu
#define vloxei8_v_u16m1_tu __riscv_vloxei8_v_u16m1_tu
#define vloxei8_v_u16m2_tu __riscv_vloxei8_v_u16m2_tu
#define vloxei8_v_u16m4_tu __riscv_vloxei8_v_u16m4_tu
#define vloxei8_v_u16m8_tu __riscv_vloxei8_v_u16m8_tu
#define vloxei16_v_u16mf4_tu __riscv_vloxei16_v_u16mf4_tu
#define vloxei16_v_u16mf2_tu __riscv_vloxei16_v_u16mf2_tu
#define vloxei16_v_u16m1_tu __riscv_vloxei16_v_u16m1_tu
#define vloxei16_v_u16m2_tu __riscv_vloxei16_v_u16m2_tu
#define vloxei16_v_u16m4_tu __riscv_vloxei16_v_u16m4_tu
#define vloxei16_v_u16m8_tu __riscv_vloxei16_v_u16m8_tu
#define vloxei32_v_u16mf4_tu __riscv_vloxei32_v_u16mf4_tu
#define vloxei32_v_u16mf2_tu __riscv_vloxei32_v_u16mf2_tu
#define vloxei32_v_u16m1_tu __riscv_vloxei32_v_u16m1_tu
#define vloxei32_v_u16m2_tu __riscv_vloxei32_v_u16m2_tu
#define vloxei32_v_u16m4_tu __riscv_vloxei32_v_u16m4_tu
#define vloxei64_v_u16mf4_tu __riscv_vloxei64_v_u16mf4_tu
#define vloxei64_v_u16mf2_tu __riscv_vloxei64_v_u16mf2_tu
#define vloxei64_v_u16m1_tu __riscv_vloxei64_v_u16m1_tu
#define vloxei64_v_u16m2_tu __riscv_vloxei64_v_u16m2_tu
#define vloxei8_v_u32mf2_tu __riscv_vloxei8_v_u32mf2_tu
#define vloxei8_v_u32m1_tu __riscv_vloxei8_v_u32m1_tu
#define vloxei8_v_u32m2_tu __riscv_vloxei8_v_u32m2_tu
#define vloxei8_v_u32m4_tu __riscv_vloxei8_v_u32m4_tu
#define vloxei8_v_u32m8_tu __riscv_vloxei8_v_u32m8_tu
#define vloxei16_v_u32mf2_tu __riscv_vloxei16_v_u32mf2_tu
#define vloxei16_v_u32m1_tu __riscv_vloxei16_v_u32m1_tu
#define vloxei16_v_u32m2_tu __riscv_vloxei16_v_u32m2_tu
#define vloxei16_v_u32m4_tu __riscv_vloxei16_v_u32m4_tu
#define vloxei16_v_u32m8_tu __riscv_vloxei16_v_u32m8_tu
#define vloxei32_v_u32mf2_tu __riscv_vloxei32_v_u32mf2_tu
#define vloxei32_v_u32m1_tu __riscv_vloxei32_v_u32m1_tu
#define vloxei32_v_u32m2_tu __riscv_vloxei32_v_u32m2_tu
#define vloxei32_v_u32m4_tu __riscv_vloxei32_v_u32m4_tu
#define vloxei32_v_u32m8_tu __riscv_vloxei32_v_u32m8_tu
#define vloxei64_v_u32mf2_tu __riscv_vloxei64_v_u32mf2_tu
#define vloxei64_v_u32m1_tu __riscv_vloxei64_v_u32m1_tu
#define vloxei64_v_u32m2_tu __riscv_vloxei64_v_u32m2_tu
#define vloxei64_v_u32m4_tu __riscv_vloxei64_v_u32m4_tu
#define vloxei8_v_u64m1_tu __riscv_vloxei8_v_u64m1_tu
#define vloxei8_v_u64m2_tu __riscv_vloxei8_v_u64m2_tu
#define vloxei8_v_u64m4_tu __riscv_vloxei8_v_u64m4_tu
#define vloxei8_v_u64m8_tu __riscv_vloxei8_v_u64m8_tu
#define vloxei16_v_u64m1_tu __riscv_vloxei16_v_u64m1_tu
#define vloxei16_v_u64m2_tu __riscv_vloxei16_v_u64m2_tu
#define vloxei16_v_u64m4_tu __riscv_vloxei16_v_u64m4_tu
#define vloxei16_v_u64m8_tu __riscv_vloxei16_v_u64m8_tu
#define vloxei32_v_u64m1_tu __riscv_vloxei32_v_u64m1_tu
#define vloxei32_v_u64m2_tu __riscv_vloxei32_v_u64m2_tu
#define vloxei32_v_u64m4_tu __riscv_vloxei32_v_u64m4_tu
#define vloxei32_v_u64m8_tu __riscv_vloxei32_v_u64m8_tu
#define vloxei64_v_u64m1_tu __riscv_vloxei64_v_u64m1_tu
#define vloxei64_v_u64m2_tu __riscv_vloxei64_v_u64m2_tu
#define vloxei64_v_u64m4_tu __riscv_vloxei64_v_u64m4_tu
#define vloxei64_v_u64m8_tu __riscv_vloxei64_v_u64m8_tu
#define vluxei8_v_u8mf8_tu __riscv_vluxei8_v_u8mf8_tu
#define vluxei8_v_u8mf4_tu __riscv_vluxei8_v_u8mf4_tu
#define vluxei8_v_u8mf2_tu __riscv_vluxei8_v_u8mf2_tu
#define vluxei8_v_u8m1_tu __riscv_vluxei8_v_u8m1_tu
#define vluxei8_v_u8m2_tu __riscv_vluxei8_v_u8m2_tu
#define vluxei8_v_u8m4_tu __riscv_vluxei8_v_u8m4_tu
#define vluxei8_v_u8m8_tu __riscv_vluxei8_v_u8m8_tu
#define vluxei16_v_u8mf8_tu __riscv_vluxei16_v_u8mf8_tu
#define vluxei16_v_u8mf4_tu __riscv_vluxei16_v_u8mf4_tu
#define vluxei16_v_u8mf2_tu __riscv_vluxei16_v_u8mf2_tu
#define vluxei16_v_u8m1_tu __riscv_vluxei16_v_u8m1_tu
#define vluxei16_v_u8m2_tu __riscv_vluxei16_v_u8m2_tu
#define vluxei16_v_u8m4_tu __riscv_vluxei16_v_u8m4_tu
#define vluxei32_v_u8mf8_tu __riscv_vluxei32_v_u8mf8_tu
#define vluxei32_v_u8mf4_tu __riscv_vluxei32_v_u8mf4_tu
#define vluxei32_v_u8mf2_tu __riscv_vluxei32_v_u8mf2_tu
#define vluxei32_v_u8m1_tu __riscv_vluxei32_v_u8m1_tu
#define vluxei32_v_u8m2_tu __riscv_vluxei32_v_u8m2_tu
#define vluxei64_v_u8mf8_tu __riscv_vluxei64_v_u8mf8_tu
#define vluxei64_v_u8mf4_tu __riscv_vluxei64_v_u8mf4_tu
#define vluxei64_v_u8mf2_tu __riscv_vluxei64_v_u8mf2_tu
#define vluxei64_v_u8m1_tu __riscv_vluxei64_v_u8m1_tu
#define vluxei8_v_u16mf4_tu __riscv_vluxei8_v_u16mf4_tu
#define vluxei8_v_u16mf2_tu __riscv_vluxei8_v_u16mf2_tu
#define vluxei8_v_u16m1_tu __riscv_vluxei8_v_u16m1_tu
#define vluxei8_v_u16m2_tu __riscv_vluxei8_v_u16m2_tu
#define vluxei8_v_u16m4_tu __riscv_vluxei8_v_u16m4_tu
#define vluxei8_v_u16m8_tu __riscv_vluxei8_v_u16m8_tu
#define vluxei16_v_u16mf4_tu __riscv_vluxei16_v_u16mf4_tu
#define vluxei16_v_u16mf2_tu __riscv_vluxei16_v_u16mf2_tu
#define vluxei16_v_u16m1_tu __riscv_vluxei16_v_u16m1_tu
#define vluxei16_v_u16m2_tu __riscv_vluxei16_v_u16m2_tu
#define vluxei16_v_u16m4_tu __riscv_vluxei16_v_u16m4_tu
#define vluxei16_v_u16m8_tu __riscv_vluxei16_v_u16m8_tu
#define vluxei32_v_u16mf4_tu __riscv_vluxei32_v_u16mf4_tu
#define vluxei32_v_u16mf2_tu __riscv_vluxei32_v_u16mf2_tu
#define vluxei32_v_u16m1_tu __riscv_vluxei32_v_u16m1_tu
#define vluxei32_v_u16m2_tu __riscv_vluxei32_v_u16m2_tu
#define vluxei32_v_u16m4_tu __riscv_vluxei32_v_u16m4_tu
#define vluxei64_v_u16mf4_tu __riscv_vluxei64_v_u16mf4_tu
#define vluxei64_v_u16mf2_tu __riscv_vluxei64_v_u16mf2_tu
#define vluxei64_v_u16m1_tu __riscv_vluxei64_v_u16m1_tu
#define vluxei64_v_u16m2_tu __riscv_vluxei64_v_u16m2_tu
#define vluxei8_v_u32mf2_tu __riscv_vluxei8_v_u32mf2_tu
#define vluxei8_v_u32m1_tu __riscv_vluxei8_v_u32m1_tu
#define vluxei8_v_u32m2_tu __riscv_vluxei8_v_u32m2_tu
#define vluxei8_v_u32m4_tu __riscv_vluxei8_v_u32m4_tu
#define vluxei8_v_u32m8_tu __riscv_vluxei8_v_u32m8_tu
#define vluxei16_v_u32mf2_tu __riscv_vluxei16_v_u32mf2_tu
#define vluxei16_v_u32m1_tu __riscv_vluxei16_v_u32m1_tu
#define vluxei16_v_u32m2_tu __riscv_vluxei16_v_u32m2_tu
#define vluxei16_v_u32m4_tu __riscv_vluxei16_v_u32m4_tu
#define vluxei16_v_u32m8_tu __riscv_vluxei16_v_u32m8_tu
#define vluxei32_v_u32mf2_tu __riscv_vluxei32_v_u32mf2_tu
#define vluxei32_v_u32m1_tu __riscv_vluxei32_v_u32m1_tu
#define vluxei32_v_u32m2_tu __riscv_vluxei32_v_u32m2_tu
#define vluxei32_v_u32m4_tu __riscv_vluxei32_v_u32m4_tu
#define vluxei32_v_u32m8_tu __riscv_vluxei32_v_u32m8_tu
#define vluxei64_v_u32mf2_tu __riscv_vluxei64_v_u32mf2_tu
#define vluxei64_v_u32m1_tu __riscv_vluxei64_v_u32m1_tu
#define vluxei64_v_u32m2_tu __riscv_vluxei64_v_u32m2_tu
#define vluxei64_v_u32m4_tu __riscv_vluxei64_v_u32m4_tu
#define vluxei8_v_u64m1_tu __riscv_vluxei8_v_u64m1_tu
#define vluxei8_v_u64m2_tu __riscv_vluxei8_v_u64m2_tu
#define vluxei8_v_u64m4_tu __riscv_vluxei8_v_u64m4_tu
#define vluxei8_v_u64m8_tu __riscv_vluxei8_v_u64m8_tu
#define vluxei16_v_u64m1_tu __riscv_vluxei16_v_u64m1_tu
#define vluxei16_v_u64m2_tu __riscv_vluxei16_v_u64m2_tu
#define vluxei16_v_u64m4_tu __riscv_vluxei16_v_u64m4_tu
#define vluxei16_v_u64m8_tu __riscv_vluxei16_v_u64m8_tu
#define vluxei32_v_u64m1_tu __riscv_vluxei32_v_u64m1_tu
#define vluxei32_v_u64m2_tu __riscv_vluxei32_v_u64m2_tu
#define vluxei32_v_u64m4_tu __riscv_vluxei32_v_u64m4_tu
#define vluxei32_v_u64m8_tu __riscv_vluxei32_v_u64m8_tu
#define vluxei64_v_u64m1_tu __riscv_vluxei64_v_u64m1_tu
#define vluxei64_v_u64m2_tu __riscv_vluxei64_v_u64m2_tu
#define vluxei64_v_u64m4_tu __riscv_vluxei64_v_u64m4_tu
#define vluxei64_v_u64m8_tu __riscv_vluxei64_v_u64m8_tu
#define vloxei8_v_f16mf4_ta __riscv_vloxei8_v_f16mf4
#define vloxei8_v_f16mf2_ta __riscv_vloxei8_v_f16mf2
#define vloxei8_v_f16m1_ta __riscv_vloxei8_v_f16m1
#define vloxei8_v_f16m2_ta __riscv_vloxei8_v_f16m2
#define vloxei8_v_f16m4_ta __riscv_vloxei8_v_f16m4
#define vloxei8_v_f16m8_ta __riscv_vloxei8_v_f16m8
#define vloxei16_v_f16mf4_ta __riscv_vloxei16_v_f16mf4
#define vloxei16_v_f16mf2_ta __riscv_vloxei16_v_f16mf2
#define vloxei16_v_f16m1_ta __riscv_vloxei16_v_f16m1
#define vloxei16_v_f16m2_ta __riscv_vloxei16_v_f16m2
#define vloxei16_v_f16m4_ta __riscv_vloxei16_v_f16m4
#define vloxei16_v_f16m8_ta __riscv_vloxei16_v_f16m8
#define vloxei32_v_f16mf4_ta __riscv_vloxei32_v_f16mf4
#define vloxei32_v_f16mf2_ta __riscv_vloxei32_v_f16mf2
#define vloxei32_v_f16m1_ta __riscv_vloxei32_v_f16m1
#define vloxei32_v_f16m2_ta __riscv_vloxei32_v_f16m2
#define vloxei32_v_f16m4_ta __riscv_vloxei32_v_f16m4
#define vloxei64_v_f16mf4_ta __riscv_vloxei64_v_f16mf4
#define vloxei64_v_f16mf2_ta __riscv_vloxei64_v_f16mf2
#define vloxei64_v_f16m1_ta __riscv_vloxei64_v_f16m1
#define vloxei64_v_f16m2_ta __riscv_vloxei64_v_f16m2
#define vloxei8_v_f32mf2_ta __riscv_vloxei8_v_f32mf2
#define vloxei8_v_f32m1_ta __riscv_vloxei8_v_f32m1
#define vloxei8_v_f32m2_ta __riscv_vloxei8_v_f32m2
#define vloxei8_v_f32m4_ta __riscv_vloxei8_v_f32m4
#define vloxei8_v_f32m8_ta __riscv_vloxei8_v_f32m8
#define vloxei16_v_f32mf2_ta __riscv_vloxei16_v_f32mf2
#define vloxei16_v_f32m1_ta __riscv_vloxei16_v_f32m1
#define vloxei16_v_f32m2_ta __riscv_vloxei16_v_f32m2
#define vloxei16_v_f32m4_ta __riscv_vloxei16_v_f32m4
#define vloxei16_v_f32m8_ta __riscv_vloxei16_v_f32m8
#define vloxei32_v_f32mf2_ta __riscv_vloxei32_v_f32mf2
#define vloxei32_v_f32m1_ta __riscv_vloxei32_v_f32m1
#define vloxei32_v_f32m2_ta __riscv_vloxei32_v_f32m2
#define vloxei32_v_f32m4_ta __riscv_vloxei32_v_f32m4
#define vloxei32_v_f32m8_ta __riscv_vloxei32_v_f32m8
#define vloxei64_v_f32mf2_ta __riscv_vloxei64_v_f32mf2
#define vloxei64_v_f32m1_ta __riscv_vloxei64_v_f32m1
#define vloxei64_v_f32m2_ta __riscv_vloxei64_v_f32m2
#define vloxei64_v_f32m4_ta __riscv_vloxei64_v_f32m4
#define vloxei8_v_f64m1_ta __riscv_vloxei8_v_f64m1
#define vloxei8_v_f64m2_ta __riscv_vloxei8_v_f64m2
#define vloxei8_v_f64m4_ta __riscv_vloxei8_v_f64m4
#define vloxei8_v_f64m8_ta __riscv_vloxei8_v_f64m8
#define vloxei16_v_f64m1_ta __riscv_vloxei16_v_f64m1
#define vloxei16_v_f64m2_ta __riscv_vloxei16_v_f64m2
#define vloxei16_v_f64m4_ta __riscv_vloxei16_v_f64m4
#define vloxei16_v_f64m8_ta __riscv_vloxei16_v_f64m8
#define vloxei32_v_f64m1_ta __riscv_vloxei32_v_f64m1
#define vloxei32_v_f64m2_ta __riscv_vloxei32_v_f64m2
#define vloxei32_v_f64m4_ta __riscv_vloxei32_v_f64m4
#define vloxei32_v_f64m8_ta __riscv_vloxei32_v_f64m8
#define vloxei64_v_f64m1_ta __riscv_vloxei64_v_f64m1
#define vloxei64_v_f64m2_ta __riscv_vloxei64_v_f64m2
#define vloxei64_v_f64m4_ta __riscv_vloxei64_v_f64m4
#define vloxei64_v_f64m8_ta __riscv_vloxei64_v_f64m8
#define vluxei8_v_f16mf4_ta __riscv_vluxei8_v_f16mf4
#define vluxei8_v_f16mf2_ta __riscv_vluxei8_v_f16mf2
#define vluxei8_v_f16m1_ta __riscv_vluxei8_v_f16m1
#define vluxei8_v_f16m2_ta __riscv_vluxei8_v_f16m2
#define vluxei8_v_f16m4_ta __riscv_vluxei8_v_f16m4
#define vluxei8_v_f16m8_ta __riscv_vluxei8_v_f16m8
#define vluxei16_v_f16mf4_ta __riscv_vluxei16_v_f16mf4
#define vluxei16_v_f16mf2_ta __riscv_vluxei16_v_f16mf2
#define vluxei16_v_f16m1_ta __riscv_vluxei16_v_f16m1
#define vluxei16_v_f16m2_ta __riscv_vluxei16_v_f16m2
#define vluxei16_v_f16m4_ta __riscv_vluxei16_v_f16m4
#define vluxei16_v_f16m8_ta __riscv_vluxei16_v_f16m8
#define vluxei32_v_f16mf4_ta __riscv_vluxei32_v_f16mf4
#define vluxei32_v_f16mf2_ta __riscv_vluxei32_v_f16mf2
#define vluxei32_v_f16m1_ta __riscv_vluxei32_v_f16m1
#define vluxei32_v_f16m2_ta __riscv_vluxei32_v_f16m2
#define vluxei32_v_f16m4_ta __riscv_vluxei32_v_f16m4
#define vluxei64_v_f16mf4_ta __riscv_vluxei64_v_f16mf4
#define vluxei64_v_f16mf2_ta __riscv_vluxei64_v_f16mf2
#define vluxei64_v_f16m1_ta __riscv_vluxei64_v_f16m1
#define vluxei64_v_f16m2_ta __riscv_vluxei64_v_f16m2
#define vluxei8_v_f32mf2_ta __riscv_vluxei8_v_f32mf2
#define vluxei8_v_f32m1_ta __riscv_vluxei8_v_f32m1
#define vluxei8_v_f32m2_ta __riscv_vluxei8_v_f32m2
#define vluxei8_v_f32m4_ta __riscv_vluxei8_v_f32m4
#define vluxei8_v_f32m8_ta __riscv_vluxei8_v_f32m8
#define vluxei16_v_f32mf2_ta __riscv_vluxei16_v_f32mf2
#define vluxei16_v_f32m1_ta __riscv_vluxei16_v_f32m1
#define vluxei16_v_f32m2_ta __riscv_vluxei16_v_f32m2
#define vluxei16_v_f32m4_ta __riscv_vluxei16_v_f32m4
#define vluxei16_v_f32m8_ta __riscv_vluxei16_v_f32m8
#define vluxei32_v_f32mf2_ta __riscv_vluxei32_v_f32mf2
#define vluxei32_v_f32m1_ta __riscv_vluxei32_v_f32m1
#define vluxei32_v_f32m2_ta __riscv_vluxei32_v_f32m2
#define vluxei32_v_f32m4_ta __riscv_vluxei32_v_f32m4
#define vluxei32_v_f32m8_ta __riscv_vluxei32_v_f32m8
#define vluxei64_v_f32mf2_ta __riscv_vluxei64_v_f32mf2
#define vluxei64_v_f32m1_ta __riscv_vluxei64_v_f32m1
#define vluxei64_v_f32m2_ta __riscv_vluxei64_v_f32m2
#define vluxei64_v_f32m4_ta __riscv_vluxei64_v_f32m4
#define vluxei8_v_f64m1_ta __riscv_vluxei8_v_f64m1
#define vluxei8_v_f64m2_ta __riscv_vluxei8_v_f64m2
#define vluxei8_v_f64m4_ta __riscv_vluxei8_v_f64m4
#define vluxei8_v_f64m8_ta __riscv_vluxei8_v_f64m8
#define vluxei16_v_f64m1_ta __riscv_vluxei16_v_f64m1
#define vluxei16_v_f64m2_ta __riscv_vluxei16_v_f64m2
#define vluxei16_v_f64m4_ta __riscv_vluxei16_v_f64m4
#define vluxei16_v_f64m8_ta __riscv_vluxei16_v_f64m8
#define vluxei32_v_f64m1_ta __riscv_vluxei32_v_f64m1
#define vluxei32_v_f64m2_ta __riscv_vluxei32_v_f64m2
#define vluxei32_v_f64m4_ta __riscv_vluxei32_v_f64m4
#define vluxei32_v_f64m8_ta __riscv_vluxei32_v_f64m8
#define vluxei64_v_f64m1_ta __riscv_vluxei64_v_f64m1
#define vluxei64_v_f64m2_ta __riscv_vluxei64_v_f64m2
#define vluxei64_v_f64m4_ta __riscv_vluxei64_v_f64m4
#define vluxei64_v_f64m8_ta __riscv_vluxei64_v_f64m8
#define vloxei8_v_i8mf8_ta __riscv_vloxei8_v_i8mf8
#define vloxei8_v_i8mf4_ta __riscv_vloxei8_v_i8mf4
#define vloxei8_v_i8mf2_ta __riscv_vloxei8_v_i8mf2
#define vloxei8_v_i8m1_ta __riscv_vloxei8_v_i8m1
#define vloxei8_v_i8m2_ta __riscv_vloxei8_v_i8m2
#define vloxei8_v_i8m4_ta __riscv_vloxei8_v_i8m4
#define vloxei8_v_i8m8_ta __riscv_vloxei8_v_i8m8
#define vloxei16_v_i8mf8_ta __riscv_vloxei16_v_i8mf8
#define vloxei16_v_i8mf4_ta __riscv_vloxei16_v_i8mf4
#define vloxei16_v_i8mf2_ta __riscv_vloxei16_v_i8mf2
#define vloxei16_v_i8m1_ta __riscv_vloxei16_v_i8m1
#define vloxei16_v_i8m2_ta __riscv_vloxei16_v_i8m2
#define vloxei16_v_i8m4_ta __riscv_vloxei16_v_i8m4
#define vloxei32_v_i8mf8_ta __riscv_vloxei32_v_i8mf8
#define vloxei32_v_i8mf4_ta __riscv_vloxei32_v_i8mf4
#define vloxei32_v_i8mf2_ta __riscv_vloxei32_v_i8mf2
#define vloxei32_v_i8m1_ta __riscv_vloxei32_v_i8m1
#define vloxei32_v_i8m2_ta __riscv_vloxei32_v_i8m2
#define vloxei64_v_i8mf8_ta __riscv_vloxei64_v_i8mf8
#define vloxei64_v_i8mf4_ta __riscv_vloxei64_v_i8mf4
#define vloxei64_v_i8mf2_ta __riscv_vloxei64_v_i8mf2
#define vloxei64_v_i8m1_ta __riscv_vloxei64_v_i8m1
#define vloxei8_v_i16mf4_ta __riscv_vloxei8_v_i16mf4
#define vloxei8_v_i16mf2_ta __riscv_vloxei8_v_i16mf2
#define vloxei8_v_i16m1_ta __riscv_vloxei8_v_i16m1
#define vloxei8_v_i16m2_ta __riscv_vloxei8_v_i16m2
#define vloxei8_v_i16m4_ta __riscv_vloxei8_v_i16m4
#define vloxei8_v_i16m8_ta __riscv_vloxei8_v_i16m8
#define vloxei16_v_i16mf4_ta __riscv_vloxei16_v_i16mf4
#define vloxei16_v_i16mf2_ta __riscv_vloxei16_v_i16mf2
#define vloxei16_v_i16m1_ta __riscv_vloxei16_v_i16m1
#define vloxei16_v_i16m2_ta __riscv_vloxei16_v_i16m2
#define vloxei16_v_i16m4_ta __riscv_vloxei16_v_i16m4
#define vloxei16_v_i16m8_ta __riscv_vloxei16_v_i16m8
#define vloxei32_v_i16mf4_ta __riscv_vloxei32_v_i16mf4
#define vloxei32_v_i16mf2_ta __riscv_vloxei32_v_i16mf2
#define vloxei32_v_i16m1_ta __riscv_vloxei32_v_i16m1
#define vloxei32_v_i16m2_ta __riscv_vloxei32_v_i16m2
#define vloxei32_v_i16m4_ta __riscv_vloxei32_v_i16m4
#define vloxei64_v_i16mf4_ta __riscv_vloxei64_v_i16mf4
#define vloxei64_v_i16mf2_ta __riscv_vloxei64_v_i16mf2
#define vloxei64_v_i16m1_ta __riscv_vloxei64_v_i16m1
#define vloxei64_v_i16m2_ta __riscv_vloxei64_v_i16m2
#define vloxei8_v_i32mf2_ta __riscv_vloxei8_v_i32mf2
#define vloxei8_v_i32m1_ta __riscv_vloxei8_v_i32m1
#define vloxei8_v_i32m2_ta __riscv_vloxei8_v_i32m2
#define vloxei8_v_i32m4_ta __riscv_vloxei8_v_i32m4
#define vloxei8_v_i32m8_ta __riscv_vloxei8_v_i32m8
#define vloxei16_v_i32mf2_ta __riscv_vloxei16_v_i32mf2
#define vloxei16_v_i32m1_ta __riscv_vloxei16_v_i32m1
#define vloxei16_v_i32m2_ta __riscv_vloxei16_v_i32m2
#define vloxei16_v_i32m4_ta __riscv_vloxei16_v_i32m4
#define vloxei16_v_i32m8_ta __riscv_vloxei16_v_i32m8
#define vloxei32_v_i32mf2_ta __riscv_vloxei32_v_i32mf2
#define vloxei32_v_i32m1_ta __riscv_vloxei32_v_i32m1
#define vloxei32_v_i32m2_ta __riscv_vloxei32_v_i32m2
#define vloxei32_v_i32m4_ta __riscv_vloxei32_v_i32m4
#define vloxei32_v_i32m8_ta __riscv_vloxei32_v_i32m8
#define vloxei64_v_i32mf2_ta __riscv_vloxei64_v_i32mf2
#define vloxei64_v_i32m1_ta __riscv_vloxei64_v_i32m1
#define vloxei64_v_i32m2_ta __riscv_vloxei64_v_i32m2
#define vloxei64_v_i32m4_ta __riscv_vloxei64_v_i32m4
#define vloxei8_v_i64m1_ta __riscv_vloxei8_v_i64m1
#define vloxei8_v_i64m2_ta __riscv_vloxei8_v_i64m2
#define vloxei8_v_i64m4_ta __riscv_vloxei8_v_i64m4
#define vloxei8_v_i64m8_ta __riscv_vloxei8_v_i64m8
#define vloxei16_v_i64m1_ta __riscv_vloxei16_v_i64m1
#define vloxei16_v_i64m2_ta __riscv_vloxei16_v_i64m2
#define vloxei16_v_i64m4_ta __riscv_vloxei16_v_i64m4
#define vloxei16_v_i64m8_ta __riscv_vloxei16_v_i64m8
#define vloxei32_v_i64m1_ta __riscv_vloxei32_v_i64m1
#define vloxei32_v_i64m2_ta __riscv_vloxei32_v_i64m2
#define vloxei32_v_i64m4_ta __riscv_vloxei32_v_i64m4
#define vloxei32_v_i64m8_ta __riscv_vloxei32_v_i64m8
#define vloxei64_v_i64m1_ta __riscv_vloxei64_v_i64m1
#define vloxei64_v_i64m2_ta __riscv_vloxei64_v_i64m2
#define vloxei64_v_i64m4_ta __riscv_vloxei64_v_i64m4
#define vloxei64_v_i64m8_ta __riscv_vloxei64_v_i64m8
#define vluxei8_v_i8mf8_ta __riscv_vluxei8_v_i8mf8
#define vluxei8_v_i8mf4_ta __riscv_vluxei8_v_i8mf4
#define vluxei8_v_i8mf2_ta __riscv_vluxei8_v_i8mf2
#define vluxei8_v_i8m1_ta __riscv_vluxei8_v_i8m1
#define vluxei8_v_i8m2_ta __riscv_vluxei8_v_i8m2
#define vluxei8_v_i8m4_ta __riscv_vluxei8_v_i8m4
#define vluxei8_v_i8m8_ta __riscv_vluxei8_v_i8m8
#define vluxei16_v_i8mf8_ta __riscv_vluxei16_v_i8mf8
#define vluxei16_v_i8mf4_ta __riscv_vluxei16_v_i8mf4
#define vluxei16_v_i8mf2_ta __riscv_vluxei16_v_i8mf2
#define vluxei16_v_i8m1_ta __riscv_vluxei16_v_i8m1
#define vluxei16_v_i8m2_ta __riscv_vluxei16_v_i8m2
#define vluxei16_v_i8m4_ta __riscv_vluxei16_v_i8m4
#define vluxei32_v_i8mf8_ta __riscv_vluxei32_v_i8mf8
#define vluxei32_v_i8mf4_ta __riscv_vluxei32_v_i8mf4
#define vluxei32_v_i8mf2_ta __riscv_vluxei32_v_i8mf2
#define vluxei32_v_i8m1_ta __riscv_vluxei32_v_i8m1
#define vluxei32_v_i8m2_ta __riscv_vluxei32_v_i8m2
#define vluxei64_v_i8mf8_ta __riscv_vluxei64_v_i8mf8
#define vluxei64_v_i8mf4_ta __riscv_vluxei64_v_i8mf4
#define vluxei64_v_i8mf2_ta __riscv_vluxei64_v_i8mf2
#define vluxei64_v_i8m1_ta __riscv_vluxei64_v_i8m1
#define vluxei8_v_i16mf4_ta __riscv_vluxei8_v_i16mf4
#define vluxei8_v_i16mf2_ta __riscv_vluxei8_v_i16mf2
#define vluxei8_v_i16m1_ta __riscv_vluxei8_v_i16m1
#define vluxei8_v_i16m2_ta __riscv_vluxei8_v_i16m2
#define vluxei8_v_i16m4_ta __riscv_vluxei8_v_i16m4
#define vluxei8_v_i16m8_ta __riscv_vluxei8_v_i16m8
#define vluxei16_v_i16mf4_ta __riscv_vluxei16_v_i16mf4
#define vluxei16_v_i16mf2_ta __riscv_vluxei16_v_i16mf2
#define vluxei16_v_i16m1_ta __riscv_vluxei16_v_i16m1
#define vluxei16_v_i16m2_ta __riscv_vluxei16_v_i16m2
#define vluxei16_v_i16m4_ta __riscv_vluxei16_v_i16m4
#define vluxei16_v_i16m8_ta __riscv_vluxei16_v_i16m8
#define vluxei32_v_i16mf4_ta __riscv_vluxei32_v_i16mf4
#define vluxei32_v_i16mf2_ta __riscv_vluxei32_v_i16mf2
#define vluxei32_v_i16m1_ta __riscv_vluxei32_v_i16m1
#define vluxei32_v_i16m2_ta __riscv_vluxei32_v_i16m2
#define vluxei32_v_i16m4_ta __riscv_vluxei32_v_i16m4
#define vluxei64_v_i16mf4_ta __riscv_vluxei64_v_i16mf4
#define vluxei64_v_i16mf2_ta __riscv_vluxei64_v_i16mf2
#define vluxei64_v_i16m1_ta __riscv_vluxei64_v_i16m1
#define vluxei64_v_i16m2_ta __riscv_vluxei64_v_i16m2
#define vluxei8_v_i32mf2_ta __riscv_vluxei8_v_i32mf2
#define vluxei8_v_i32m1_ta __riscv_vluxei8_v_i32m1
#define vluxei8_v_i32m2_ta __riscv_vluxei8_v_i32m2
#define vluxei8_v_i32m4_ta __riscv_vluxei8_v_i32m4
#define vluxei8_v_i32m8_ta __riscv_vluxei8_v_i32m8
#define vluxei16_v_i32mf2_ta __riscv_vluxei16_v_i32mf2
#define vluxei16_v_i32m1_ta __riscv_vluxei16_v_i32m1
#define vluxei16_v_i32m2_ta __riscv_vluxei16_v_i32m2
#define vluxei16_v_i32m4_ta __riscv_vluxei16_v_i32m4
#define vluxei16_v_i32m8_ta __riscv_vluxei16_v_i32m8
#define vluxei32_v_i32mf2_ta __riscv_vluxei32_v_i32mf2
#define vluxei32_v_i32m1_ta __riscv_vluxei32_v_i32m1
#define vluxei32_v_i32m2_ta __riscv_vluxei32_v_i32m2
#define vluxei32_v_i32m4_ta __riscv_vluxei32_v_i32m4
#define vluxei32_v_i32m8_ta __riscv_vluxei32_v_i32m8
#define vluxei64_v_i32mf2_ta __riscv_vluxei64_v_i32mf2
#define vluxei64_v_i32m1_ta __riscv_vluxei64_v_i32m1
#define vluxei64_v_i32m2_ta __riscv_vluxei64_v_i32m2
#define vluxei64_v_i32m4_ta __riscv_vluxei64_v_i32m4
#define vluxei8_v_i64m1_ta __riscv_vluxei8_v_i64m1
#define vluxei8_v_i64m2_ta __riscv_vluxei8_v_i64m2
#define vluxei8_v_i64m4_ta __riscv_vluxei8_v_i64m4
#define vluxei8_v_i64m8_ta __riscv_vluxei8_v_i64m8
#define vluxei16_v_i64m1_ta __riscv_vluxei16_v_i64m1
#define vluxei16_v_i64m2_ta __riscv_vluxei16_v_i64m2
#define vluxei16_v_i64m4_ta __riscv_vluxei16_v_i64m4
#define vluxei16_v_i64m8_ta __riscv_vluxei16_v_i64m8
#define vluxei32_v_i64m1_ta __riscv_vluxei32_v_i64m1
#define vluxei32_v_i64m2_ta __riscv_vluxei32_v_i64m2
#define vluxei32_v_i64m4_ta __riscv_vluxei32_v_i64m4
#define vluxei32_v_i64m8_ta __riscv_vluxei32_v_i64m8
#define vluxei64_v_i64m1_ta __riscv_vluxei64_v_i64m1
#define vluxei64_v_i64m2_ta __riscv_vluxei64_v_i64m2
#define vluxei64_v_i64m4_ta __riscv_vluxei64_v_i64m4
#define vluxei64_v_i64m8_ta __riscv_vluxei64_v_i64m8
#define vloxei8_v_u8mf8_ta __riscv_vloxei8_v_u8mf8
#define vloxei8_v_u8mf4_ta __riscv_vloxei8_v_u8mf4
#define vloxei8_v_u8mf2_ta __riscv_vloxei8_v_u8mf2
#define vloxei8_v_u8m1_ta __riscv_vloxei8_v_u8m1
#define vloxei8_v_u8m2_ta __riscv_vloxei8_v_u8m2
#define vloxei8_v_u8m4_ta __riscv_vloxei8_v_u8m4
#define vloxei8_v_u8m8_ta __riscv_vloxei8_v_u8m8
#define vloxei16_v_u8mf8_ta __riscv_vloxei16_v_u8mf8
#define vloxei16_v_u8mf4_ta __riscv_vloxei16_v_u8mf4
#define vloxei16_v_u8mf2_ta __riscv_vloxei16_v_u8mf2
#define vloxei16_v_u8m1_ta __riscv_vloxei16_v_u8m1
#define vloxei16_v_u8m2_ta __riscv_vloxei16_v_u8m2
#define vloxei16_v_u8m4_ta __riscv_vloxei16_v_u8m4
#define vloxei32_v_u8mf8_ta __riscv_vloxei32_v_u8mf8
#define vloxei32_v_u8mf4_ta __riscv_vloxei32_v_u8mf4
#define vloxei32_v_u8mf2_ta __riscv_vloxei32_v_u8mf2
#define vloxei32_v_u8m1_ta __riscv_vloxei32_v_u8m1
#define vloxei32_v_u8m2_ta __riscv_vloxei32_v_u8m2
#define vloxei64_v_u8mf8_ta __riscv_vloxei64_v_u8mf8
#define vloxei64_v_u8mf4_ta __riscv_vloxei64_v_u8mf4
#define vloxei64_v_u8mf2_ta __riscv_vloxei64_v_u8mf2
#define vloxei64_v_u8m1_ta __riscv_vloxei64_v_u8m1
#define vloxei8_v_u16mf4_ta __riscv_vloxei8_v_u16mf4
#define vloxei8_v_u16mf2_ta __riscv_vloxei8_v_u16mf2
#define vloxei8_v_u16m1_ta __riscv_vloxei8_v_u16m1
#define vloxei8_v_u16m2_ta __riscv_vloxei8_v_u16m2
#define vloxei8_v_u16m4_ta __riscv_vloxei8_v_u16m4
#define vloxei8_v_u16m8_ta __riscv_vloxei8_v_u16m8
#define vloxei16_v_u16mf4_ta __riscv_vloxei16_v_u16mf4
#define vloxei16_v_u16mf2_ta __riscv_vloxei16_v_u16mf2
#define vloxei16_v_u16m1_ta __riscv_vloxei16_v_u16m1
#define vloxei16_v_u16m2_ta __riscv_vloxei16_v_u16m2
#define vloxei16_v_u16m4_ta __riscv_vloxei16_v_u16m4
#define vloxei16_v_u16m8_ta __riscv_vloxei16_v_u16m8
#define vloxei32_v_u16mf4_ta __riscv_vloxei32_v_u16mf4
#define vloxei32_v_u16mf2_ta __riscv_vloxei32_v_u16mf2
#define vloxei32_v_u16m1_ta __riscv_vloxei32_v_u16m1
#define vloxei32_v_u16m2_ta __riscv_vloxei32_v_u16m2
#define vloxei32_v_u16m4_ta __riscv_vloxei32_v_u16m4
#define vloxei64_v_u16mf4_ta __riscv_vloxei64_v_u16mf4
#define vloxei64_v_u16mf2_ta __riscv_vloxei64_v_u16mf2
#define vloxei64_v_u16m1_ta __riscv_vloxei64_v_u16m1
#define vloxei64_v_u16m2_ta __riscv_vloxei64_v_u16m2
#define vloxei8_v_u32mf2_ta __riscv_vloxei8_v_u32mf2
#define vloxei8_v_u32m1_ta __riscv_vloxei8_v_u32m1
#define vloxei8_v_u32m2_ta __riscv_vloxei8_v_u32m2
#define vloxei8_v_u32m4_ta __riscv_vloxei8_v_u32m4
#define vloxei8_v_u32m8_ta __riscv_vloxei8_v_u32m8
#define vloxei16_v_u32mf2_ta __riscv_vloxei16_v_u32mf2
#define vloxei16_v_u32m1_ta __riscv_vloxei16_v_u32m1
#define vloxei16_v_u32m2_ta __riscv_vloxei16_v_u32m2
#define vloxei16_v_u32m4_ta __riscv_vloxei16_v_u32m4
#define vloxei16_v_u32m8_ta __riscv_vloxei16_v_u32m8
#define vloxei32_v_u32mf2_ta __riscv_vloxei32_v_u32mf2
#define vloxei32_v_u32m1_ta __riscv_vloxei32_v_u32m1
#define vloxei32_v_u32m2_ta __riscv_vloxei32_v_u32m2
#define vloxei32_v_u32m4_ta __riscv_vloxei32_v_u32m4
#define vloxei32_v_u32m8_ta __riscv_vloxei32_v_u32m8
#define vloxei64_v_u32mf2_ta __riscv_vloxei64_v_u32mf2
#define vloxei64_v_u32m1_ta __riscv_vloxei64_v_u32m1
#define vloxei64_v_u32m2_ta __riscv_vloxei64_v_u32m2
#define vloxei64_v_u32m4_ta __riscv_vloxei64_v_u32m4
#define vloxei8_v_u64m1_ta __riscv_vloxei8_v_u64m1
#define vloxei8_v_u64m2_ta __riscv_vloxei8_v_u64m2
#define vloxei8_v_u64m4_ta __riscv_vloxei8_v_u64m4
#define vloxei8_v_u64m8_ta __riscv_vloxei8_v_u64m8
#define vloxei16_v_u64m1_ta __riscv_vloxei16_v_u64m1
#define vloxei16_v_u64m2_ta __riscv_vloxei16_v_u64m2
#define vloxei16_v_u64m4_ta __riscv_vloxei16_v_u64m4
#define vloxei16_v_u64m8_ta __riscv_vloxei16_v_u64m8
#define vloxei32_v_u64m1_ta __riscv_vloxei32_v_u64m1
#define vloxei32_v_u64m2_ta __riscv_vloxei32_v_u64m2
#define vloxei32_v_u64m4_ta __riscv_vloxei32_v_u64m4
#define vloxei32_v_u64m8_ta __riscv_vloxei32_v_u64m8
#define vloxei64_v_u64m1_ta __riscv_vloxei64_v_u64m1
#define vloxei64_v_u64m2_ta __riscv_vloxei64_v_u64m2
#define vloxei64_v_u64m4_ta __riscv_vloxei64_v_u64m4
#define vloxei64_v_u64m8_ta __riscv_vloxei64_v_u64m8
#define vluxei8_v_u8mf8_ta __riscv_vluxei8_v_u8mf8
#define vluxei8_v_u8mf4_ta __riscv_vluxei8_v_u8mf4
#define vluxei8_v_u8mf2_ta __riscv_vluxei8_v_u8mf2
#define vluxei8_v_u8m1_ta __riscv_vluxei8_v_u8m1
#define vluxei8_v_u8m2_ta __riscv_vluxei8_v_u8m2
#define vluxei8_v_u8m4_ta __riscv_vluxei8_v_u8m4
#define vluxei8_v_u8m8_ta __riscv_vluxei8_v_u8m8
#define vluxei16_v_u8mf8_ta __riscv_vluxei16_v_u8mf8
#define vluxei16_v_u8mf4_ta __riscv_vluxei16_v_u8mf4
#define vluxei16_v_u8mf2_ta __riscv_vluxei16_v_u8mf2
#define vluxei16_v_u8m1_ta __riscv_vluxei16_v_u8m1
#define vluxei16_v_u8m2_ta __riscv_vluxei16_v_u8m2
#define vluxei16_v_u8m4_ta __riscv_vluxei16_v_u8m4
#define vluxei32_v_u8mf8_ta __riscv_vluxei32_v_u8mf8
#define vluxei32_v_u8mf4_ta __riscv_vluxei32_v_u8mf4
#define vluxei32_v_u8mf2_ta __riscv_vluxei32_v_u8mf2
#define vluxei32_v_u8m1_ta __riscv_vluxei32_v_u8m1
#define vluxei32_v_u8m2_ta __riscv_vluxei32_v_u8m2
#define vluxei64_v_u8mf8_ta __riscv_vluxei64_v_u8mf8
#define vluxei64_v_u8mf4_ta __riscv_vluxei64_v_u8mf4
#define vluxei64_v_u8mf2_ta __riscv_vluxei64_v_u8mf2
#define vluxei64_v_u8m1_ta __riscv_vluxei64_v_u8m1
#define vluxei8_v_u16mf4_ta __riscv_vluxei8_v_u16mf4
#define vluxei8_v_u16mf2_ta __riscv_vluxei8_v_u16mf2
#define vluxei8_v_u16m1_ta __riscv_vluxei8_v_u16m1
#define vluxei8_v_u16m2_ta __riscv_vluxei8_v_u16m2
#define vluxei8_v_u16m4_ta __riscv_vluxei8_v_u16m4
#define vluxei8_v_u16m8_ta __riscv_vluxei8_v_u16m8
#define vluxei16_v_u16mf4_ta __riscv_vluxei16_v_u16mf4
#define vluxei16_v_u16mf2_ta __riscv_vluxei16_v_u16mf2
#define vluxei16_v_u16m1_ta __riscv_vluxei16_v_u16m1
#define vluxei16_v_u16m2_ta __riscv_vluxei16_v_u16m2
#define vluxei16_v_u16m4_ta __riscv_vluxei16_v_u16m4
#define vluxei16_v_u16m8_ta __riscv_vluxei16_v_u16m8
#define vluxei32_v_u16mf4_ta __riscv_vluxei32_v_u16mf4
#define vluxei32_v_u16mf2_ta __riscv_vluxei32_v_u16mf2
#define vluxei32_v_u16m1_ta __riscv_vluxei32_v_u16m1
#define vluxei32_v_u16m2_ta __riscv_vluxei32_v_u16m2
#define vluxei32_v_u16m4_ta __riscv_vluxei32_v_u16m4
#define vluxei64_v_u16mf4_ta __riscv_vluxei64_v_u16mf4
#define vluxei64_v_u16mf2_ta __riscv_vluxei64_v_u16mf2
#define vluxei64_v_u16m1_ta __riscv_vluxei64_v_u16m1
#define vluxei64_v_u16m2_ta __riscv_vluxei64_v_u16m2
#define vluxei8_v_u32mf2_ta __riscv_vluxei8_v_u32mf2
#define vluxei8_v_u32m1_ta __riscv_vluxei8_v_u32m1
#define vluxei8_v_u32m2_ta __riscv_vluxei8_v_u32m2
#define vluxei8_v_u32m4_ta __riscv_vluxei8_v_u32m4
#define vluxei8_v_u32m8_ta __riscv_vluxei8_v_u32m8
#define vluxei16_v_u32mf2_ta __riscv_vluxei16_v_u32mf2
#define vluxei16_v_u32m1_ta __riscv_vluxei16_v_u32m1
#define vluxei16_v_u32m2_ta __riscv_vluxei16_v_u32m2
#define vluxei16_v_u32m4_ta __riscv_vluxei16_v_u32m4
#define vluxei16_v_u32m8_ta __riscv_vluxei16_v_u32m8
#define vluxei32_v_u32mf2_ta __riscv_vluxei32_v_u32mf2
#define vluxei32_v_u32m1_ta __riscv_vluxei32_v_u32m1
#define vluxei32_v_u32m2_ta __riscv_vluxei32_v_u32m2
#define vluxei32_v_u32m4_ta __riscv_vluxei32_v_u32m4
#define vluxei32_v_u32m8_ta __riscv_vluxei32_v_u32m8
#define vluxei64_v_u32mf2_ta __riscv_vluxei64_v_u32mf2
#define vluxei64_v_u32m1_ta __riscv_vluxei64_v_u32m1
#define vluxei64_v_u32m2_ta __riscv_vluxei64_v_u32m2
#define vluxei64_v_u32m4_ta __riscv_vluxei64_v_u32m4
#define vluxei8_v_u64m1_ta __riscv_vluxei8_v_u64m1
#define vluxei8_v_u64m2_ta __riscv_vluxei8_v_u64m2
#define vluxei8_v_u64m4_ta __riscv_vluxei8_v_u64m4
#define vluxei8_v_u64m8_ta __riscv_vluxei8_v_u64m8
#define vluxei16_v_u64m1_ta __riscv_vluxei16_v_u64m1
#define vluxei16_v_u64m2_ta __riscv_vluxei16_v_u64m2
#define vluxei16_v_u64m4_ta __riscv_vluxei16_v_u64m4
#define vluxei16_v_u64m8_ta __riscv_vluxei16_v_u64m8
#define vluxei32_v_u64m1_ta __riscv_vluxei32_v_u64m1
#define vluxei32_v_u64m2_ta __riscv_vluxei32_v_u64m2
#define vluxei32_v_u64m4_ta __riscv_vluxei32_v_u64m4
#define vluxei32_v_u64m8_ta __riscv_vluxei32_v_u64m8
#define vluxei64_v_u64m1_ta __riscv_vluxei64_v_u64m1
#define vluxei64_v_u64m2_ta __riscv_vluxei64_v_u64m2
#define vluxei64_v_u64m4_ta __riscv_vluxei64_v_u64m4
#define vluxei64_v_u64m8_ta __riscv_vluxei64_v_u64m8
// masked functions
#define vloxei8_v_f16mf4_tuma __riscv_vloxei8_v_f16mf4_tum
#define vloxei8_v_f16mf2_tuma __riscv_vloxei8_v_f16mf2_tum
#define vloxei8_v_f16m1_tuma __riscv_vloxei8_v_f16m1_tum
#define vloxei8_v_f16m2_tuma __riscv_vloxei8_v_f16m2_tum
#define vloxei8_v_f16m4_tuma __riscv_vloxei8_v_f16m4_tum
#define vloxei8_v_f16m8_tuma __riscv_vloxei8_v_f16m8_tum
#define vloxei16_v_f16mf4_tuma __riscv_vloxei16_v_f16mf4_tum
#define vloxei16_v_f16mf2_tuma __riscv_vloxei16_v_f16mf2_tum
#define vloxei16_v_f16m1_tuma __riscv_vloxei16_v_f16m1_tum
#define vloxei16_v_f16m2_tuma __riscv_vloxei16_v_f16m2_tum
#define vloxei16_v_f16m4_tuma __riscv_vloxei16_v_f16m4_tum
#define vloxei16_v_f16m8_tuma __riscv_vloxei16_v_f16m8_tum
#define vloxei32_v_f16mf4_tuma __riscv_vloxei32_v_f16mf4_tum
#define vloxei32_v_f16mf2_tuma __riscv_vloxei32_v_f16mf2_tum
#define vloxei32_v_f16m1_tuma __riscv_vloxei32_v_f16m1_tum
#define vloxei32_v_f16m2_tuma __riscv_vloxei32_v_f16m2_tum
#define vloxei32_v_f16m4_tuma __riscv_vloxei32_v_f16m4_tum
#define vloxei64_v_f16mf4_tuma __riscv_vloxei64_v_f16mf4_tum
#define vloxei64_v_f16mf2_tuma __riscv_vloxei64_v_f16mf2_tum
#define vloxei64_v_f16m1_tuma __riscv_vloxei64_v_f16m1_tum
#define vloxei64_v_f16m2_tuma __riscv_vloxei64_v_f16m2_tum
#define vloxei8_v_f32mf2_tuma __riscv_vloxei8_v_f32mf2_tum
#define vloxei8_v_f32m1_tuma __riscv_vloxei8_v_f32m1_tum
#define vloxei8_v_f32m2_tuma __riscv_vloxei8_v_f32m2_tum
#define vloxei8_v_f32m4_tuma __riscv_vloxei8_v_f32m4_tum
#define vloxei8_v_f32m8_tuma __riscv_vloxei8_v_f32m8_tum
#define vloxei16_v_f32mf2_tuma __riscv_vloxei16_v_f32mf2_tum
#define vloxei16_v_f32m1_tuma __riscv_vloxei16_v_f32m1_tum
#define vloxei16_v_f32m2_tuma __riscv_vloxei16_v_f32m2_tum
#define vloxei16_v_f32m4_tuma __riscv_vloxei16_v_f32m4_tum
#define vloxei16_v_f32m8_tuma __riscv_vloxei16_v_f32m8_tum
#define vloxei32_v_f32mf2_tuma __riscv_vloxei32_v_f32mf2_tum
#define vloxei32_v_f32m1_tuma __riscv_vloxei32_v_f32m1_tum
#define vloxei32_v_f32m2_tuma __riscv_vloxei32_v_f32m2_tum
#define vloxei32_v_f32m4_tuma __riscv_vloxei32_v_f32m4_tum
#define vloxei32_v_f32m8_tuma __riscv_vloxei32_v_f32m8_tum
#define vloxei64_v_f32mf2_tuma __riscv_vloxei64_v_f32mf2_tum
#define vloxei64_v_f32m1_tuma __riscv_vloxei64_v_f32m1_tum
#define vloxei64_v_f32m2_tuma __riscv_vloxei64_v_f32m2_tum
#define vloxei64_v_f32m4_tuma __riscv_vloxei64_v_f32m4_tum
#define vloxei8_v_f64m1_tuma __riscv_vloxei8_v_f64m1_tum
#define vloxei8_v_f64m2_tuma __riscv_vloxei8_v_f64m2_tum
#define vloxei8_v_f64m4_tuma __riscv_vloxei8_v_f64m4_tum
#define vloxei8_v_f64m8_tuma __riscv_vloxei8_v_f64m8_tum
#define vloxei16_v_f64m1_tuma __riscv_vloxei16_v_f64m1_tum
#define vloxei16_v_f64m2_tuma __riscv_vloxei16_v_f64m2_tum
#define vloxei16_v_f64m4_tuma __riscv_vloxei16_v_f64m4_tum
#define vloxei16_v_f64m8_tuma __riscv_vloxei16_v_f64m8_tum
#define vloxei32_v_f64m1_tuma __riscv_vloxei32_v_f64m1_tum
#define vloxei32_v_f64m2_tuma __riscv_vloxei32_v_f64m2_tum
#define vloxei32_v_f64m4_tuma __riscv_vloxei32_v_f64m4_tum
#define vloxei32_v_f64m8_tuma __riscv_vloxei32_v_f64m8_tum
#define vloxei64_v_f64m1_tuma __riscv_vloxei64_v_f64m1_tum
#define vloxei64_v_f64m2_tuma __riscv_vloxei64_v_f64m2_tum
#define vloxei64_v_f64m4_tuma __riscv_vloxei64_v_f64m4_tum
#define vloxei64_v_f64m8_tuma __riscv_vloxei64_v_f64m8_tum
#define vluxei8_v_f16mf4_tuma __riscv_vluxei8_v_f16mf4_tum
#define vluxei8_v_f16mf2_tuma __riscv_vluxei8_v_f16mf2_tum
#define vluxei8_v_f16m1_tuma __riscv_vluxei8_v_f16m1_tum
#define vluxei8_v_f16m2_tuma __riscv_vluxei8_v_f16m2_tum
#define vluxei8_v_f16m4_tuma __riscv_vluxei8_v_f16m4_tum
#define vluxei8_v_f16m8_tuma __riscv_vluxei8_v_f16m8_tum
#define vluxei16_v_f16mf4_tuma __riscv_vluxei16_v_f16mf4_tum
#define vluxei16_v_f16mf2_tuma __riscv_vluxei16_v_f16mf2_tum
#define vluxei16_v_f16m1_tuma __riscv_vluxei16_v_f16m1_tum
#define vluxei16_v_f16m2_tuma __riscv_vluxei16_v_f16m2_tum
#define vluxei16_v_f16m4_tuma __riscv_vluxei16_v_f16m4_tum
#define vluxei16_v_f16m8_tuma __riscv_vluxei16_v_f16m8_tum
#define vluxei32_v_f16mf4_tuma __riscv_vluxei32_v_f16mf4_tum
#define vluxei32_v_f16mf2_tuma __riscv_vluxei32_v_f16mf2_tum
#define vluxei32_v_f16m1_tuma __riscv_vluxei32_v_f16m1_tum
#define vluxei32_v_f16m2_tuma __riscv_vluxei32_v_f16m2_tum
#define vluxei32_v_f16m4_tuma __riscv_vluxei32_v_f16m4_tum
#define vluxei64_v_f16mf4_tuma __riscv_vluxei64_v_f16mf4_tum
#define vluxei64_v_f16mf2_tuma __riscv_vluxei64_v_f16mf2_tum
#define vluxei64_v_f16m1_tuma __riscv_vluxei64_v_f16m1_tum
#define vluxei64_v_f16m2_tuma __riscv_vluxei64_v_f16m2_tum
#define vluxei8_v_f32mf2_tuma __riscv_vluxei8_v_f32mf2_tum
#define vluxei8_v_f32m1_tuma __riscv_vluxei8_v_f32m1_tum
#define vluxei8_v_f32m2_tuma __riscv_vluxei8_v_f32m2_tum
#define vluxei8_v_f32m4_tuma __riscv_vluxei8_v_f32m4_tum
#define vluxei8_v_f32m8_tuma __riscv_vluxei8_v_f32m8_tum
#define vluxei16_v_f32mf2_tuma __riscv_vluxei16_v_f32mf2_tum
#define vluxei16_v_f32m1_tuma __riscv_vluxei16_v_f32m1_tum
#define vluxei16_v_f32m2_tuma __riscv_vluxei16_v_f32m2_tum
#define vluxei16_v_f32m4_tuma __riscv_vluxei16_v_f32m4_tum
#define vluxei16_v_f32m8_tuma __riscv_vluxei16_v_f32m8_tum
#define vluxei32_v_f32mf2_tuma __riscv_vluxei32_v_f32mf2_tum
#define vluxei32_v_f32m1_tuma __riscv_vluxei32_v_f32m1_tum
#define vluxei32_v_f32m2_tuma __riscv_vluxei32_v_f32m2_tum
#define vluxei32_v_f32m4_tuma __riscv_vluxei32_v_f32m4_tum
#define vluxei32_v_f32m8_tuma __riscv_vluxei32_v_f32m8_tum
#define vluxei64_v_f32mf2_tuma __riscv_vluxei64_v_f32mf2_tum
#define vluxei64_v_f32m1_tuma __riscv_vluxei64_v_f32m1_tum
#define vluxei64_v_f32m2_tuma __riscv_vluxei64_v_f32m2_tum
#define vluxei64_v_f32m4_tuma __riscv_vluxei64_v_f32m4_tum
#define vluxei8_v_f64m1_tuma __riscv_vluxei8_v_f64m1_tum
#define vluxei8_v_f64m2_tuma __riscv_vluxei8_v_f64m2_tum
#define vluxei8_v_f64m4_tuma __riscv_vluxei8_v_f64m4_tum
#define vluxei8_v_f64m8_tuma __riscv_vluxei8_v_f64m8_tum
#define vluxei16_v_f64m1_tuma __riscv_vluxei16_v_f64m1_tum
#define vluxei16_v_f64m2_tuma __riscv_vluxei16_v_f64m2_tum
#define vluxei16_v_f64m4_tuma __riscv_vluxei16_v_f64m4_tum
#define vluxei16_v_f64m8_tuma __riscv_vluxei16_v_f64m8_tum
#define vluxei32_v_f64m1_tuma __riscv_vluxei32_v_f64m1_tum
#define vluxei32_v_f64m2_tuma __riscv_vluxei32_v_f64m2_tum
#define vluxei32_v_f64m4_tuma __riscv_vluxei32_v_f64m4_tum
#define vluxei32_v_f64m8_tuma __riscv_vluxei32_v_f64m8_tum
#define vluxei64_v_f64m1_tuma __riscv_vluxei64_v_f64m1_tum
#define vluxei64_v_f64m2_tuma __riscv_vluxei64_v_f64m2_tum
#define vluxei64_v_f64m4_tuma __riscv_vluxei64_v_f64m4_tum
#define vluxei64_v_f64m8_tuma __riscv_vluxei64_v_f64m8_tum
#define vloxei8_v_i8mf8_tuma __riscv_vloxei8_v_i8mf8_tum
#define vloxei8_v_i8mf4_tuma __riscv_vloxei8_v_i8mf4_tum
#define vloxei8_v_i8mf2_tuma __riscv_vloxei8_v_i8mf2_tum
#define vloxei8_v_i8m1_tuma __riscv_vloxei8_v_i8m1_tum
#define vloxei8_v_i8m2_tuma __riscv_vloxei8_v_i8m2_tum
#define vloxei8_v_i8m4_tuma __riscv_vloxei8_v_i8m4_tum
#define vloxei8_v_i8m8_tuma __riscv_vloxei8_v_i8m8_tum
#define vloxei16_v_i8mf8_tuma __riscv_vloxei16_v_i8mf8_tum
#define vloxei16_v_i8mf4_tuma __riscv_vloxei16_v_i8mf4_tum
#define vloxei16_v_i8mf2_tuma __riscv_vloxei16_v_i8mf2_tum
#define vloxei16_v_i8m1_tuma __riscv_vloxei16_v_i8m1_tum
#define vloxei16_v_i8m2_tuma __riscv_vloxei16_v_i8m2_tum
#define vloxei16_v_i8m4_tuma __riscv_vloxei16_v_i8m4_tum
#define vloxei32_v_i8mf8_tuma __riscv_vloxei32_v_i8mf8_tum
#define vloxei32_v_i8mf4_tuma __riscv_vloxei32_v_i8mf4_tum
#define vloxei32_v_i8mf2_tuma __riscv_vloxei32_v_i8mf2_tum
#define vloxei32_v_i8m1_tuma __riscv_vloxei32_v_i8m1_tum
#define vloxei32_v_i8m2_tuma __riscv_vloxei32_v_i8m2_tum
#define vloxei64_v_i8mf8_tuma __riscv_vloxei64_v_i8mf8_tum
#define vloxei64_v_i8mf4_tuma __riscv_vloxei64_v_i8mf4_tum
#define vloxei64_v_i8mf2_tuma __riscv_vloxei64_v_i8mf2_tum
#define vloxei64_v_i8m1_tuma __riscv_vloxei64_v_i8m1_tum
#define vloxei8_v_i16mf4_tuma __riscv_vloxei8_v_i16mf4_tum
#define vloxei8_v_i16mf2_tuma __riscv_vloxei8_v_i16mf2_tum
#define vloxei8_v_i16m1_tuma __riscv_vloxei8_v_i16m1_tum
#define vloxei8_v_i16m2_tuma __riscv_vloxei8_v_i16m2_tum
#define vloxei8_v_i16m4_tuma __riscv_vloxei8_v_i16m4_tum
#define vloxei8_v_i16m8_tuma __riscv_vloxei8_v_i16m8_tum
#define vloxei16_v_i16mf4_tuma __riscv_vloxei16_v_i16mf4_tum
#define vloxei16_v_i16mf2_tuma __riscv_vloxei16_v_i16mf2_tum
#define vloxei16_v_i16m1_tuma __riscv_vloxei16_v_i16m1_tum
#define vloxei16_v_i16m2_tuma __riscv_vloxei16_v_i16m2_tum
#define vloxei16_v_i16m4_tuma __riscv_vloxei16_v_i16m4_tum
#define vloxei16_v_i16m8_tuma __riscv_vloxei16_v_i16m8_tum
#define vloxei32_v_i16mf4_tuma __riscv_vloxei32_v_i16mf4_tum
#define vloxei32_v_i16mf2_tuma __riscv_vloxei32_v_i16mf2_tum
#define vloxei32_v_i16m1_tuma __riscv_vloxei32_v_i16m1_tum
#define vloxei32_v_i16m2_tuma __riscv_vloxei32_v_i16m2_tum
#define vloxei32_v_i16m4_tuma __riscv_vloxei32_v_i16m4_tum
#define vloxei64_v_i16mf4_tuma __riscv_vloxei64_v_i16mf4_tum
#define vloxei64_v_i16mf2_tuma __riscv_vloxei64_v_i16mf2_tum
#define vloxei64_v_i16m1_tuma __riscv_vloxei64_v_i16m1_tum
#define vloxei64_v_i16m2_tuma __riscv_vloxei64_v_i16m2_tum
#define vloxei8_v_i32mf2_tuma __riscv_vloxei8_v_i32mf2_tum
#define vloxei8_v_i32m1_tuma __riscv_vloxei8_v_i32m1_tum
#define vloxei8_v_i32m2_tuma __riscv_vloxei8_v_i32m2_tum
#define vloxei8_v_i32m4_tuma __riscv_vloxei8_v_i32m4_tum
#define vloxei8_v_i32m8_tuma __riscv_vloxei8_v_i32m8_tum
#define vloxei16_v_i32mf2_tuma __riscv_vloxei16_v_i32mf2_tum
#define vloxei16_v_i32m1_tuma __riscv_vloxei16_v_i32m1_tum
#define vloxei16_v_i32m2_tuma __riscv_vloxei16_v_i32m2_tum
#define vloxei16_v_i32m4_tuma __riscv_vloxei16_v_i32m4_tum
#define vloxei16_v_i32m8_tuma __riscv_vloxei16_v_i32m8_tum
#define vloxei32_v_i32mf2_tuma __riscv_vloxei32_v_i32mf2_tum
#define vloxei32_v_i32m1_tuma __riscv_vloxei32_v_i32m1_tum
#define vloxei32_v_i32m2_tuma __riscv_vloxei32_v_i32m2_tum
#define vloxei32_v_i32m4_tuma __riscv_vloxei32_v_i32m4_tum
#define vloxei32_v_i32m8_tuma __riscv_vloxei32_v_i32m8_tum
#define vloxei64_v_i32mf2_tuma __riscv_vloxei64_v_i32mf2_tum
#define vloxei64_v_i32m1_tuma __riscv_vloxei64_v_i32m1_tum
#define vloxei64_v_i32m2_tuma __riscv_vloxei64_v_i32m2_tum
#define vloxei64_v_i32m4_tuma __riscv_vloxei64_v_i32m4_tum
#define vloxei8_v_i64m1_tuma __riscv_vloxei8_v_i64m1_tum
#define vloxei8_v_i64m2_tuma __riscv_vloxei8_v_i64m2_tum
#define vloxei8_v_i64m4_tuma __riscv_vloxei8_v_i64m4_tum
#define vloxei8_v_i64m8_tuma __riscv_vloxei8_v_i64m8_tum
#define vloxei16_v_i64m1_tuma __riscv_vloxei16_v_i64m1_tum
#define vloxei16_v_i64m2_tuma __riscv_vloxei16_v_i64m2_tum
#define vloxei16_v_i64m4_tuma __riscv_vloxei16_v_i64m4_tum
#define vloxei16_v_i64m8_tuma __riscv_vloxei16_v_i64m8_tum
#define vloxei32_v_i64m1_tuma __riscv_vloxei32_v_i64m1_tum
#define vloxei32_v_i64m2_tuma __riscv_vloxei32_v_i64m2_tum
#define vloxei32_v_i64m4_tuma __riscv_vloxei32_v_i64m4_tum
#define vloxei32_v_i64m8_tuma __riscv_vloxei32_v_i64m8_tum
#define vloxei64_v_i64m1_tuma __riscv_vloxei64_v_i64m1_tum
#define vloxei64_v_i64m2_tuma __riscv_vloxei64_v_i64m2_tum
#define vloxei64_v_i64m4_tuma __riscv_vloxei64_v_i64m4_tum
#define vloxei64_v_i64m8_tuma __riscv_vloxei64_v_i64m8_tum
#define vluxei8_v_i8mf8_tuma __riscv_vluxei8_v_i8mf8_tum
#define vluxei8_v_i8mf4_tuma __riscv_vluxei8_v_i8mf4_tum
#define vluxei8_v_i8mf2_tuma __riscv_vluxei8_v_i8mf2_tum
#define vluxei8_v_i8m1_tuma __riscv_vluxei8_v_i8m1_tum
#define vluxei8_v_i8m2_tuma __riscv_vluxei8_v_i8m2_tum
#define vluxei8_v_i8m4_tuma __riscv_vluxei8_v_i8m4_tum
#define vluxei8_v_i8m8_tuma __riscv_vluxei8_v_i8m8_tum
#define vluxei16_v_i8mf8_tuma __riscv_vluxei16_v_i8mf8_tum
#define vluxei16_v_i8mf4_tuma __riscv_vluxei16_v_i8mf4_tum
#define vluxei16_v_i8mf2_tuma __riscv_vluxei16_v_i8mf2_tum
#define vluxei16_v_i8m1_tuma __riscv_vluxei16_v_i8m1_tum
#define vluxei16_v_i8m2_tuma __riscv_vluxei16_v_i8m2_tum
#define vluxei16_v_i8m4_tuma __riscv_vluxei16_v_i8m4_tum
#define vluxei32_v_i8mf8_tuma __riscv_vluxei32_v_i8mf8_tum
#define vluxei32_v_i8mf4_tuma __riscv_vluxei32_v_i8mf4_tum
#define vluxei32_v_i8mf2_tuma __riscv_vluxei32_v_i8mf2_tum
#define vluxei32_v_i8m1_tuma __riscv_vluxei32_v_i8m1_tum
#define vluxei32_v_i8m2_tuma __riscv_vluxei32_v_i8m2_tum
#define vluxei64_v_i8mf8_tuma __riscv_vluxei64_v_i8mf8_tum
#define vluxei64_v_i8mf4_tuma __riscv_vluxei64_v_i8mf4_tum
#define vluxei64_v_i8mf2_tuma __riscv_vluxei64_v_i8mf2_tum
#define vluxei64_v_i8m1_tuma __riscv_vluxei64_v_i8m1_tum
#define vluxei8_v_i16mf4_tuma __riscv_vluxei8_v_i16mf4_tum
#define vluxei8_v_i16mf2_tuma __riscv_vluxei8_v_i16mf2_tum
#define vluxei8_v_i16m1_tuma __riscv_vluxei8_v_i16m1_tum
#define vluxei8_v_i16m2_tuma __riscv_vluxei8_v_i16m2_tum
#define vluxei8_v_i16m4_tuma __riscv_vluxei8_v_i16m4_tum
#define vluxei8_v_i16m8_tuma __riscv_vluxei8_v_i16m8_tum
#define vluxei16_v_i16mf4_tuma __riscv_vluxei16_v_i16mf4_tum
#define vluxei16_v_i16mf2_tuma __riscv_vluxei16_v_i16mf2_tum
#define vluxei16_v_i16m1_tuma __riscv_vluxei16_v_i16m1_tum
#define vluxei16_v_i16m2_tuma __riscv_vluxei16_v_i16m2_tum
#define vluxei16_v_i16m4_tuma __riscv_vluxei16_v_i16m4_tum
#define vluxei16_v_i16m8_tuma __riscv_vluxei16_v_i16m8_tum
#define vluxei32_v_i16mf4_tuma __riscv_vluxei32_v_i16mf4_tum
#define vluxei32_v_i16mf2_tuma __riscv_vluxei32_v_i16mf2_tum
#define vluxei32_v_i16m1_tuma __riscv_vluxei32_v_i16m1_tum
#define vluxei32_v_i16m2_tuma __riscv_vluxei32_v_i16m2_tum
#define vluxei32_v_i16m4_tuma __riscv_vluxei32_v_i16m4_tum
#define vluxei64_v_i16mf4_tuma __riscv_vluxei64_v_i16mf4_tum
#define vluxei64_v_i16mf2_tuma __riscv_vluxei64_v_i16mf2_tum
#define vluxei64_v_i16m1_tuma __riscv_vluxei64_v_i16m1_tum
#define vluxei64_v_i16m2_tuma __riscv_vluxei64_v_i16m2_tum
#define vluxei8_v_i32mf2_tuma __riscv_vluxei8_v_i32mf2_tum
#define vluxei8_v_i32m1_tuma __riscv_vluxei8_v_i32m1_tum
#define vluxei8_v_i32m2_tuma __riscv_vluxei8_v_i32m2_tum
#define vluxei8_v_i32m4_tuma __riscv_vluxei8_v_i32m4_tum
#define vluxei8_v_i32m8_tuma __riscv_vluxei8_v_i32m8_tum
#define vluxei16_v_i32mf2_tuma __riscv_vluxei16_v_i32mf2_tum
#define vluxei16_v_i32m1_tuma __riscv_vluxei16_v_i32m1_tum
#define vluxei16_v_i32m2_tuma __riscv_vluxei16_v_i32m2_tum
#define vluxei16_v_i32m4_tuma __riscv_vluxei16_v_i32m4_tum
#define vluxei16_v_i32m8_tuma __riscv_vluxei16_v_i32m8_tum
#define vluxei32_v_i32mf2_tuma __riscv_vluxei32_v_i32mf2_tum
#define vluxei32_v_i32m1_tuma __riscv_vluxei32_v_i32m1_tum
#define vluxei32_v_i32m2_tuma __riscv_vluxei32_v_i32m2_tum
#define vluxei32_v_i32m4_tuma __riscv_vluxei32_v_i32m4_tum
#define vluxei32_v_i32m8_tuma __riscv_vluxei32_v_i32m8_tum
#define vluxei64_v_i32mf2_tuma __riscv_vluxei64_v_i32mf2_tum
#define vluxei64_v_i32m1_tuma __riscv_vluxei64_v_i32m1_tum
#define vluxei64_v_i32m2_tuma __riscv_vluxei64_v_i32m2_tum
#define vluxei64_v_i32m4_tuma __riscv_vluxei64_v_i32m4_tum
#define vluxei8_v_i64m1_tuma __riscv_vluxei8_v_i64m1_tum
#define vluxei8_v_i64m2_tuma __riscv_vluxei8_v_i64m2_tum
#define vluxei8_v_i64m4_tuma __riscv_vluxei8_v_i64m4_tum
#define vluxei8_v_i64m8_tuma __riscv_vluxei8_v_i64m8_tum
#define vluxei16_v_i64m1_tuma __riscv_vluxei16_v_i64m1_tum
#define vluxei16_v_i64m2_tuma __riscv_vluxei16_v_i64m2_tum
#define vluxei16_v_i64m4_tuma __riscv_vluxei16_v_i64m4_tum
#define vluxei16_v_i64m8_tuma __riscv_vluxei16_v_i64m8_tum
#define vluxei32_v_i64m1_tuma __riscv_vluxei32_v_i64m1_tum
#define vluxei32_v_i64m2_tuma __riscv_vluxei32_v_i64m2_tum
#define vluxei32_v_i64m4_tuma __riscv_vluxei32_v_i64m4_tum
#define vluxei32_v_i64m8_tuma __riscv_vluxei32_v_i64m8_tum
#define vluxei64_v_i64m1_tuma __riscv_vluxei64_v_i64m1_tum
#define vluxei64_v_i64m2_tuma __riscv_vluxei64_v_i64m2_tum
#define vluxei64_v_i64m4_tuma __riscv_vluxei64_v_i64m4_tum
#define vluxei64_v_i64m8_tuma __riscv_vluxei64_v_i64m8_tum
#define vloxei8_v_u8mf8_tuma __riscv_vloxei8_v_u8mf8_tum
#define vloxei8_v_u8mf4_tuma __riscv_vloxei8_v_u8mf4_tum
#define vloxei8_v_u8mf2_tuma __riscv_vloxei8_v_u8mf2_tum
#define vloxei8_v_u8m1_tuma __riscv_vloxei8_v_u8m1_tum
#define vloxei8_v_u8m2_tuma __riscv_vloxei8_v_u8m2_tum
#define vloxei8_v_u8m4_tuma __riscv_vloxei8_v_u8m4_tum
#define vloxei8_v_u8m8_tuma __riscv_vloxei8_v_u8m8_tum
#define vloxei16_v_u8mf8_tuma __riscv_vloxei16_v_u8mf8_tum
#define vloxei16_v_u8mf4_tuma __riscv_vloxei16_v_u8mf4_tum
#define vloxei16_v_u8mf2_tuma __riscv_vloxei16_v_u8mf2_tum
#define vloxei16_v_u8m1_tuma __riscv_vloxei16_v_u8m1_tum
#define vloxei16_v_u8m2_tuma __riscv_vloxei16_v_u8m2_tum
#define vloxei16_v_u8m4_tuma __riscv_vloxei16_v_u8m4_tum
#define vloxei32_v_u8mf8_tuma __riscv_vloxei32_v_u8mf8_tum
#define vloxei32_v_u8mf4_tuma __riscv_vloxei32_v_u8mf4_tum
#define vloxei32_v_u8mf2_tuma __riscv_vloxei32_v_u8mf2_tum
#define vloxei32_v_u8m1_tuma __riscv_vloxei32_v_u8m1_tum
#define vloxei32_v_u8m2_tuma __riscv_vloxei32_v_u8m2_tum
#define vloxei64_v_u8mf8_tuma __riscv_vloxei64_v_u8mf8_tum
#define vloxei64_v_u8mf4_tuma __riscv_vloxei64_v_u8mf4_tum
#define vloxei64_v_u8mf2_tuma __riscv_vloxei64_v_u8mf2_tum
#define vloxei64_v_u8m1_tuma __riscv_vloxei64_v_u8m1_tum
#define vloxei8_v_u16mf4_tuma __riscv_vloxei8_v_u16mf4_tum
#define vloxei8_v_u16mf2_tuma __riscv_vloxei8_v_u16mf2_tum
#define vloxei8_v_u16m1_tuma __riscv_vloxei8_v_u16m1_tum
#define vloxei8_v_u16m2_tuma __riscv_vloxei8_v_u16m2_tum
#define vloxei8_v_u16m4_tuma __riscv_vloxei8_v_u16m4_tum
#define vloxei8_v_u16m8_tuma __riscv_vloxei8_v_u16m8_tum
#define vloxei16_v_u16mf4_tuma __riscv_vloxei16_v_u16mf4_tum
#define vloxei16_v_u16mf2_tuma __riscv_vloxei16_v_u16mf2_tum
#define vloxei16_v_u16m1_tuma __riscv_vloxei16_v_u16m1_tum
#define vloxei16_v_u16m2_tuma __riscv_vloxei16_v_u16m2_tum
#define vloxei16_v_u16m4_tuma __riscv_vloxei16_v_u16m4_tum
#define vloxei16_v_u16m8_tuma __riscv_vloxei16_v_u16m8_tum
#define vloxei32_v_u16mf4_tuma __riscv_vloxei32_v_u16mf4_tum
#define vloxei32_v_u16mf2_tuma __riscv_vloxei32_v_u16mf2_tum
#define vloxei32_v_u16m1_tuma __riscv_vloxei32_v_u16m1_tum
#define vloxei32_v_u16m2_tuma __riscv_vloxei32_v_u16m2_tum
#define vloxei32_v_u16m4_tuma __riscv_vloxei32_v_u16m4_tum
#define vloxei64_v_u16mf4_tuma __riscv_vloxei64_v_u16mf4_tum
#define vloxei64_v_u16mf2_tuma __riscv_vloxei64_v_u16mf2_tum
#define vloxei64_v_u16m1_tuma __riscv_vloxei64_v_u16m1_tum
#define vloxei64_v_u16m2_tuma __riscv_vloxei64_v_u16m2_tum
#define vloxei8_v_u32mf2_tuma __riscv_vloxei8_v_u32mf2_tum
#define vloxei8_v_u32m1_tuma __riscv_vloxei8_v_u32m1_tum
#define vloxei8_v_u32m2_tuma __riscv_vloxei8_v_u32m2_tum
#define vloxei8_v_u32m4_tuma __riscv_vloxei8_v_u32m4_tum
#define vloxei8_v_u32m8_tuma __riscv_vloxei8_v_u32m8_tum
#define vloxei16_v_u32mf2_tuma __riscv_vloxei16_v_u32mf2_tum
#define vloxei16_v_u32m1_tuma __riscv_vloxei16_v_u32m1_tum
#define vloxei16_v_u32m2_tuma __riscv_vloxei16_v_u32m2_tum
#define vloxei16_v_u32m4_tuma __riscv_vloxei16_v_u32m4_tum
#define vloxei16_v_u32m8_tuma __riscv_vloxei16_v_u32m8_tum
#define vloxei32_v_u32mf2_tuma __riscv_vloxei32_v_u32mf2_tum
#define vloxei32_v_u32m1_tuma __riscv_vloxei32_v_u32m1_tum
#define vloxei32_v_u32m2_tuma __riscv_vloxei32_v_u32m2_tum
#define vloxei32_v_u32m4_tuma __riscv_vloxei32_v_u32m4_tum
#define vloxei32_v_u32m8_tuma __riscv_vloxei32_v_u32m8_tum
#define vloxei64_v_u32mf2_tuma __riscv_vloxei64_v_u32mf2_tum
#define vloxei64_v_u32m1_tuma __riscv_vloxei64_v_u32m1_tum
#define vloxei64_v_u32m2_tuma __riscv_vloxei64_v_u32m2_tum
#define vloxei64_v_u32m4_tuma __riscv_vloxei64_v_u32m4_tum
#define vloxei8_v_u64m1_tuma __riscv_vloxei8_v_u64m1_tum
#define vloxei8_v_u64m2_tuma __riscv_vloxei8_v_u64m2_tum
#define vloxei8_v_u64m4_tuma __riscv_vloxei8_v_u64m4_tum
#define vloxei8_v_u64m8_tuma __riscv_vloxei8_v_u64m8_tum
#define vloxei16_v_u64m1_tuma __riscv_vloxei16_v_u64m1_tum
#define vloxei16_v_u64m2_tuma __riscv_vloxei16_v_u64m2_tum
#define vloxei16_v_u64m4_tuma __riscv_vloxei16_v_u64m4_tum
#define vloxei16_v_u64m8_tuma __riscv_vloxei16_v_u64m8_tum
#define vloxei32_v_u64m1_tuma __riscv_vloxei32_v_u64m1_tum
#define vloxei32_v_u64m2_tuma __riscv_vloxei32_v_u64m2_tum
#define vloxei32_v_u64m4_tuma __riscv_vloxei32_v_u64m4_tum
#define vloxei32_v_u64m8_tuma __riscv_vloxei32_v_u64m8_tum
#define vloxei64_v_u64m1_tuma __riscv_vloxei64_v_u64m1_tum
#define vloxei64_v_u64m2_tuma __riscv_vloxei64_v_u64m2_tum
#define vloxei64_v_u64m4_tuma __riscv_vloxei64_v_u64m4_tum
#define vloxei64_v_u64m8_tuma __riscv_vloxei64_v_u64m8_tum
#define vluxei8_v_u8mf8_tuma __riscv_vluxei8_v_u8mf8_tum
#define vluxei8_v_u8mf4_tuma __riscv_vluxei8_v_u8mf4_tum
#define vluxei8_v_u8mf2_tuma __riscv_vluxei8_v_u8mf2_tum
#define vluxei8_v_u8m1_tuma __riscv_vluxei8_v_u8m1_tum
#define vluxei8_v_u8m2_tuma __riscv_vluxei8_v_u8m2_tum
#define vluxei8_v_u8m4_tuma __riscv_vluxei8_v_u8m4_tum
#define vluxei8_v_u8m8_tuma __riscv_vluxei8_v_u8m8_tum
#define vluxei16_v_u8mf8_tuma __riscv_vluxei16_v_u8mf8_tum
#define vluxei16_v_u8mf4_tuma __riscv_vluxei16_v_u8mf4_tum
#define vluxei16_v_u8mf2_tuma __riscv_vluxei16_v_u8mf2_tum
#define vluxei16_v_u8m1_tuma __riscv_vluxei16_v_u8m1_tum
#define vluxei16_v_u8m2_tuma __riscv_vluxei16_v_u8m2_tum
#define vluxei16_v_u8m4_tuma __riscv_vluxei16_v_u8m4_tum
#define vluxei32_v_u8mf8_tuma __riscv_vluxei32_v_u8mf8_tum
#define vluxei32_v_u8mf4_tuma __riscv_vluxei32_v_u8mf4_tum
#define vluxei32_v_u8mf2_tuma __riscv_vluxei32_v_u8mf2_tum
#define vluxei32_v_u8m1_tuma __riscv_vluxei32_v_u8m1_tum
#define vluxei32_v_u8m2_tuma __riscv_vluxei32_v_u8m2_tum
#define vluxei64_v_u8mf8_tuma __riscv_vluxei64_v_u8mf8_tum
#define vluxei64_v_u8mf4_tuma __riscv_vluxei64_v_u8mf4_tum
#define vluxei64_v_u8mf2_tuma __riscv_vluxei64_v_u8mf2_tum
#define vluxei64_v_u8m1_tuma __riscv_vluxei64_v_u8m1_tum
#define vluxei8_v_u16mf4_tuma __riscv_vluxei8_v_u16mf4_tum
#define vluxei8_v_u16mf2_tuma __riscv_vluxei8_v_u16mf2_tum
#define vluxei8_v_u16m1_tuma __riscv_vluxei8_v_u16m1_tum
#define vluxei8_v_u16m2_tuma __riscv_vluxei8_v_u16m2_tum
#define vluxei8_v_u16m4_tuma __riscv_vluxei8_v_u16m4_tum
#define vluxei8_v_u16m8_tuma __riscv_vluxei8_v_u16m8_tum
#define vluxei16_v_u16mf4_tuma __riscv_vluxei16_v_u16mf4_tum
#define vluxei16_v_u16mf2_tuma __riscv_vluxei16_v_u16mf2_tum
#define vluxei16_v_u16m1_tuma __riscv_vluxei16_v_u16m1_tum
#define vluxei16_v_u16m2_tuma __riscv_vluxei16_v_u16m2_tum
#define vluxei16_v_u16m4_tuma __riscv_vluxei16_v_u16m4_tum
#define vluxei16_v_u16m8_tuma __riscv_vluxei16_v_u16m8_tum
#define vluxei32_v_u16mf4_tuma __riscv_vluxei32_v_u16mf4_tum
#define vluxei32_v_u16mf2_tuma __riscv_vluxei32_v_u16mf2_tum
#define vluxei32_v_u16m1_tuma __riscv_vluxei32_v_u16m1_tum
#define vluxei32_v_u16m2_tuma __riscv_vluxei32_v_u16m2_tum
#define vluxei32_v_u16m4_tuma __riscv_vluxei32_v_u16m4_tum
#define vluxei64_v_u16mf4_tuma __riscv_vluxei64_v_u16mf4_tum
#define vluxei64_v_u16mf2_tuma __riscv_vluxei64_v_u16mf2_tum
#define vluxei64_v_u16m1_tuma __riscv_vluxei64_v_u16m1_tum
#define vluxei64_v_u16m2_tuma __riscv_vluxei64_v_u16m2_tum
#define vluxei8_v_u32mf2_tuma __riscv_vluxei8_v_u32mf2_tum
#define vluxei8_v_u32m1_tuma __riscv_vluxei8_v_u32m1_tum
#define vluxei8_v_u32m2_tuma __riscv_vluxei8_v_u32m2_tum
#define vluxei8_v_u32m4_tuma __riscv_vluxei8_v_u32m4_tum
#define vluxei8_v_u32m8_tuma __riscv_vluxei8_v_u32m8_tum
#define vluxei16_v_u32mf2_tuma __riscv_vluxei16_v_u32mf2_tum
#define vluxei16_v_u32m1_tuma __riscv_vluxei16_v_u32m1_tum
#define vluxei16_v_u32m2_tuma __riscv_vluxei16_v_u32m2_tum
#define vluxei16_v_u32m4_tuma __riscv_vluxei16_v_u32m4_tum
#define vluxei16_v_u32m8_tuma __riscv_vluxei16_v_u32m8_tum
#define vluxei32_v_u32mf2_tuma __riscv_vluxei32_v_u32mf2_tum
#define vluxei32_v_u32m1_tuma __riscv_vluxei32_v_u32m1_tum
#define vluxei32_v_u32m2_tuma __riscv_vluxei32_v_u32m2_tum
#define vluxei32_v_u32m4_tuma __riscv_vluxei32_v_u32m4_tum
#define vluxei32_v_u32m8_tuma __riscv_vluxei32_v_u32m8_tum
#define vluxei64_v_u32mf2_tuma __riscv_vluxei64_v_u32mf2_tum
#define vluxei64_v_u32m1_tuma __riscv_vluxei64_v_u32m1_tum
#define vluxei64_v_u32m2_tuma __riscv_vluxei64_v_u32m2_tum
#define vluxei64_v_u32m4_tuma __riscv_vluxei64_v_u32m4_tum
#define vluxei8_v_u64m1_tuma __riscv_vluxei8_v_u64m1_tum
#define vluxei8_v_u64m2_tuma __riscv_vluxei8_v_u64m2_tum
#define vluxei8_v_u64m4_tuma __riscv_vluxei8_v_u64m4_tum
#define vluxei8_v_u64m8_tuma __riscv_vluxei8_v_u64m8_tum
#define vluxei16_v_u64m1_tuma __riscv_vluxei16_v_u64m1_tum
#define vluxei16_v_u64m2_tuma __riscv_vluxei16_v_u64m2_tum
#define vluxei16_v_u64m4_tuma __riscv_vluxei16_v_u64m4_tum
#define vluxei16_v_u64m8_tuma __riscv_vluxei16_v_u64m8_tum
#define vluxei32_v_u64m1_tuma __riscv_vluxei32_v_u64m1_tum
#define vluxei32_v_u64m2_tuma __riscv_vluxei32_v_u64m2_tum
#define vluxei32_v_u64m4_tuma __riscv_vluxei32_v_u64m4_tum
#define vluxei32_v_u64m8_tuma __riscv_vluxei32_v_u64m8_tum
#define vluxei64_v_u64m1_tuma __riscv_vluxei64_v_u64m1_tum
#define vluxei64_v_u64m2_tuma __riscv_vluxei64_v_u64m2_tum
#define vluxei64_v_u64m4_tuma __riscv_vluxei64_v_u64m4_tum
#define vluxei64_v_u64m8_tuma __riscv_vluxei64_v_u64m8_tum
// masked functions
#define vloxei8_v_f16mf4_tumu __riscv_vloxei8_v_f16mf4_tumu
#define vloxei8_v_f16mf2_tumu __riscv_vloxei8_v_f16mf2_tumu
#define vloxei8_v_f16m1_tumu __riscv_vloxei8_v_f16m1_tumu
#define vloxei8_v_f16m2_tumu __riscv_vloxei8_v_f16m2_tumu
#define vloxei8_v_f16m4_tumu __riscv_vloxei8_v_f16m4_tumu
#define vloxei8_v_f16m8_tumu __riscv_vloxei8_v_f16m8_tumu
#define vloxei16_v_f16mf4_tumu __riscv_vloxei16_v_f16mf4_tumu
#define vloxei16_v_f16mf2_tumu __riscv_vloxei16_v_f16mf2_tumu
#define vloxei16_v_f16m1_tumu __riscv_vloxei16_v_f16m1_tumu
#define vloxei16_v_f16m2_tumu __riscv_vloxei16_v_f16m2_tumu
#define vloxei16_v_f16m4_tumu __riscv_vloxei16_v_f16m4_tumu
#define vloxei16_v_f16m8_tumu __riscv_vloxei16_v_f16m8_tumu
#define vloxei32_v_f16mf4_tumu __riscv_vloxei32_v_f16mf4_tumu
#define vloxei32_v_f16mf2_tumu __riscv_vloxei32_v_f16mf2_tumu
#define vloxei32_v_f16m1_tumu __riscv_vloxei32_v_f16m1_tumu
#define vloxei32_v_f16m2_tumu __riscv_vloxei32_v_f16m2_tumu
#define vloxei32_v_f16m4_tumu __riscv_vloxei32_v_f16m4_tumu
#define vloxei64_v_f16mf4_tumu __riscv_vloxei64_v_f16mf4_tumu
#define vloxei64_v_f16mf2_tumu __riscv_vloxei64_v_f16mf2_tumu
#define vloxei64_v_f16m1_tumu __riscv_vloxei64_v_f16m1_tumu
#define vloxei64_v_f16m2_tumu __riscv_vloxei64_v_f16m2_tumu
#define vloxei8_v_f32mf2_tumu __riscv_vloxei8_v_f32mf2_tumu
#define vloxei8_v_f32m1_tumu __riscv_vloxei8_v_f32m1_tumu
#define vloxei8_v_f32m2_tumu __riscv_vloxei8_v_f32m2_tumu
#define vloxei8_v_f32m4_tumu __riscv_vloxei8_v_f32m4_tumu
#define vloxei8_v_f32m8_tumu __riscv_vloxei8_v_f32m8_tumu
#define vloxei16_v_f32mf2_tumu __riscv_vloxei16_v_f32mf2_tumu
#define vloxei16_v_f32m1_tumu __riscv_vloxei16_v_f32m1_tumu
#define vloxei16_v_f32m2_tumu __riscv_vloxei16_v_f32m2_tumu
#define vloxei16_v_f32m4_tumu __riscv_vloxei16_v_f32m4_tumu
#define vloxei16_v_f32m8_tumu __riscv_vloxei16_v_f32m8_tumu
#define vloxei32_v_f32mf2_tumu __riscv_vloxei32_v_f32mf2_tumu
#define vloxei32_v_f32m1_tumu __riscv_vloxei32_v_f32m1_tumu
#define vloxei32_v_f32m2_tumu __riscv_vloxei32_v_f32m2_tumu
#define vloxei32_v_f32m4_tumu __riscv_vloxei32_v_f32m4_tumu
#define vloxei32_v_f32m8_tumu __riscv_vloxei32_v_f32m8_tumu
#define vloxei64_v_f32mf2_tumu __riscv_vloxei64_v_f32mf2_tumu
#define vloxei64_v_f32m1_tumu __riscv_vloxei64_v_f32m1_tumu
#define vloxei64_v_f32m2_tumu __riscv_vloxei64_v_f32m2_tumu
#define vloxei64_v_f32m4_tumu __riscv_vloxei64_v_f32m4_tumu
#define vloxei8_v_f64m1_tumu __riscv_vloxei8_v_f64m1_tumu
#define vloxei8_v_f64m2_tumu __riscv_vloxei8_v_f64m2_tumu
#define vloxei8_v_f64m4_tumu __riscv_vloxei8_v_f64m4_tumu
#define vloxei8_v_f64m8_tumu __riscv_vloxei8_v_f64m8_tumu
#define vloxei16_v_f64m1_tumu __riscv_vloxei16_v_f64m1_tumu
#define vloxei16_v_f64m2_tumu __riscv_vloxei16_v_f64m2_tumu
#define vloxei16_v_f64m4_tumu __riscv_vloxei16_v_f64m4_tumu
#define vloxei16_v_f64m8_tumu __riscv_vloxei16_v_f64m8_tumu
#define vloxei32_v_f64m1_tumu __riscv_vloxei32_v_f64m1_tumu
#define vloxei32_v_f64m2_tumu __riscv_vloxei32_v_f64m2_tumu
#define vloxei32_v_f64m4_tumu __riscv_vloxei32_v_f64m4_tumu
#define vloxei32_v_f64m8_tumu __riscv_vloxei32_v_f64m8_tumu
#define vloxei64_v_f64m1_tumu __riscv_vloxei64_v_f64m1_tumu
#define vloxei64_v_f64m2_tumu __riscv_vloxei64_v_f64m2_tumu
#define vloxei64_v_f64m4_tumu __riscv_vloxei64_v_f64m4_tumu
#define vloxei64_v_f64m8_tumu __riscv_vloxei64_v_f64m8_tumu
#define vluxei8_v_f16mf4_tumu __riscv_vluxei8_v_f16mf4_tumu
#define vluxei8_v_f16mf2_tumu __riscv_vluxei8_v_f16mf2_tumu
#define vluxei8_v_f16m1_tumu __riscv_vluxei8_v_f16m1_tumu
#define vluxei8_v_f16m2_tumu __riscv_vluxei8_v_f16m2_tumu
#define vluxei8_v_f16m4_tumu __riscv_vluxei8_v_f16m4_tumu
#define vluxei8_v_f16m8_tumu __riscv_vluxei8_v_f16m8_tumu
#define vluxei16_v_f16mf4_tumu __riscv_vluxei16_v_f16mf4_tumu
#define vluxei16_v_f16mf2_tumu __riscv_vluxei16_v_f16mf2_tumu
#define vluxei16_v_f16m1_tumu __riscv_vluxei16_v_f16m1_tumu
#define vluxei16_v_f16m2_tumu __riscv_vluxei16_v_f16m2_tumu
#define vluxei16_v_f16m4_tumu __riscv_vluxei16_v_f16m4_tumu
#define vluxei16_v_f16m8_tumu __riscv_vluxei16_v_f16m8_tumu
#define vluxei32_v_f16mf4_tumu __riscv_vluxei32_v_f16mf4_tumu
#define vluxei32_v_f16mf2_tumu __riscv_vluxei32_v_f16mf2_tumu
#define vluxei32_v_f16m1_tumu __riscv_vluxei32_v_f16m1_tumu
#define vluxei32_v_f16m2_tumu __riscv_vluxei32_v_f16m2_tumu
#define vluxei32_v_f16m4_tumu __riscv_vluxei32_v_f16m4_tumu
#define vluxei64_v_f16mf4_tumu __riscv_vluxei64_v_f16mf4_tumu
#define vluxei64_v_f16mf2_tumu __riscv_vluxei64_v_f16mf2_tumu
#define vluxei64_v_f16m1_tumu __riscv_vluxei64_v_f16m1_tumu
#define vluxei64_v_f16m2_tumu __riscv_vluxei64_v_f16m2_tumu
#define vluxei8_v_f32mf2_tumu __riscv_vluxei8_v_f32mf2_tumu
#define vluxei8_v_f32m1_tumu __riscv_vluxei8_v_f32m1_tumu
#define vluxei8_v_f32m2_tumu __riscv_vluxei8_v_f32m2_tumu
#define vluxei8_v_f32m4_tumu __riscv_vluxei8_v_f32m4_tumu
#define vluxei8_v_f32m8_tumu __riscv_vluxei8_v_f32m8_tumu
#define vluxei16_v_f32mf2_tumu __riscv_vluxei16_v_f32mf2_tumu
#define vluxei16_v_f32m1_tumu __riscv_vluxei16_v_f32m1_tumu
#define vluxei16_v_f32m2_tumu __riscv_vluxei16_v_f32m2_tumu
#define vluxei16_v_f32m4_tumu __riscv_vluxei16_v_f32m4_tumu
#define vluxei16_v_f32m8_tumu __riscv_vluxei16_v_f32m8_tumu
#define vluxei32_v_f32mf2_tumu __riscv_vluxei32_v_f32mf2_tumu
#define vluxei32_v_f32m1_tumu __riscv_vluxei32_v_f32m1_tumu
#define vluxei32_v_f32m2_tumu __riscv_vluxei32_v_f32m2_tumu
#define vluxei32_v_f32m4_tumu __riscv_vluxei32_v_f32m4_tumu
#define vluxei32_v_f32m8_tumu __riscv_vluxei32_v_f32m8_tumu
#define vluxei64_v_f32mf2_tumu __riscv_vluxei64_v_f32mf2_tumu
#define vluxei64_v_f32m1_tumu __riscv_vluxei64_v_f32m1_tumu
#define vluxei64_v_f32m2_tumu __riscv_vluxei64_v_f32m2_tumu
#define vluxei64_v_f32m4_tumu __riscv_vluxei64_v_f32m4_tumu
#define vluxei8_v_f64m1_tumu __riscv_vluxei8_v_f64m1_tumu
#define vluxei8_v_f64m2_tumu __riscv_vluxei8_v_f64m2_tumu
#define vluxei8_v_f64m4_tumu __riscv_vluxei8_v_f64m4_tumu
#define vluxei8_v_f64m8_tumu __riscv_vluxei8_v_f64m8_tumu
#define vluxei16_v_f64m1_tumu __riscv_vluxei16_v_f64m1_tumu
#define vluxei16_v_f64m2_tumu __riscv_vluxei16_v_f64m2_tumu
#define vluxei16_v_f64m4_tumu __riscv_vluxei16_v_f64m4_tumu
#define vluxei16_v_f64m8_tumu __riscv_vluxei16_v_f64m8_tumu
#define vluxei32_v_f64m1_tumu __riscv_vluxei32_v_f64m1_tumu
#define vluxei32_v_f64m2_tumu __riscv_vluxei32_v_f64m2_tumu
#define vluxei32_v_f64m4_tumu __riscv_vluxei32_v_f64m4_tumu
#define vluxei32_v_f64m8_tumu __riscv_vluxei32_v_f64m8_tumu
#define vluxei64_v_f64m1_tumu __riscv_vluxei64_v_f64m1_tumu
#define vluxei64_v_f64m2_tumu __riscv_vluxei64_v_f64m2_tumu
#define vluxei64_v_f64m4_tumu __riscv_vluxei64_v_f64m4_tumu
#define vluxei64_v_f64m8_tumu __riscv_vluxei64_v_f64m8_tumu
#define vloxei8_v_i8mf8_tumu __riscv_vloxei8_v_i8mf8_tumu
#define vloxei8_v_i8mf4_tumu __riscv_vloxei8_v_i8mf4_tumu
#define vloxei8_v_i8mf2_tumu __riscv_vloxei8_v_i8mf2_tumu
#define vloxei8_v_i8m1_tumu __riscv_vloxei8_v_i8m1_tumu
#define vloxei8_v_i8m2_tumu __riscv_vloxei8_v_i8m2_tumu
#define vloxei8_v_i8m4_tumu __riscv_vloxei8_v_i8m4_tumu
#define vloxei8_v_i8m8_tumu __riscv_vloxei8_v_i8m8_tumu
#define vloxei16_v_i8mf8_tumu __riscv_vloxei16_v_i8mf8_tumu
#define vloxei16_v_i8mf4_tumu __riscv_vloxei16_v_i8mf4_tumu
#define vloxei16_v_i8mf2_tumu __riscv_vloxei16_v_i8mf2_tumu
#define vloxei16_v_i8m1_tumu __riscv_vloxei16_v_i8m1_tumu
#define vloxei16_v_i8m2_tumu __riscv_vloxei16_v_i8m2_tumu
#define vloxei16_v_i8m4_tumu __riscv_vloxei16_v_i8m4_tumu
#define vloxei32_v_i8mf8_tumu __riscv_vloxei32_v_i8mf8_tumu
#define vloxei32_v_i8mf4_tumu __riscv_vloxei32_v_i8mf4_tumu
#define vloxei32_v_i8mf2_tumu __riscv_vloxei32_v_i8mf2_tumu
#define vloxei32_v_i8m1_tumu __riscv_vloxei32_v_i8m1_tumu
#define vloxei32_v_i8m2_tumu __riscv_vloxei32_v_i8m2_tumu
#define vloxei64_v_i8mf8_tumu __riscv_vloxei64_v_i8mf8_tumu
#define vloxei64_v_i8mf4_tumu __riscv_vloxei64_v_i8mf4_tumu
#define vloxei64_v_i8mf2_tumu __riscv_vloxei64_v_i8mf2_tumu
#define vloxei64_v_i8m1_tumu __riscv_vloxei64_v_i8m1_tumu
#define vloxei8_v_i16mf4_tumu __riscv_vloxei8_v_i16mf4_tumu
#define vloxei8_v_i16mf2_tumu __riscv_vloxei8_v_i16mf2_tumu
#define vloxei8_v_i16m1_tumu __riscv_vloxei8_v_i16m1_tumu
#define vloxei8_v_i16m2_tumu __riscv_vloxei8_v_i16m2_tumu
#define vloxei8_v_i16m4_tumu __riscv_vloxei8_v_i16m4_tumu
#define vloxei8_v_i16m8_tumu __riscv_vloxei8_v_i16m8_tumu
#define vloxei16_v_i16mf4_tumu __riscv_vloxei16_v_i16mf4_tumu
#define vloxei16_v_i16mf2_tumu __riscv_vloxei16_v_i16mf2_tumu
#define vloxei16_v_i16m1_tumu __riscv_vloxei16_v_i16m1_tumu
#define vloxei16_v_i16m2_tumu __riscv_vloxei16_v_i16m2_tumu
#define vloxei16_v_i16m4_tumu __riscv_vloxei16_v_i16m4_tumu
#define vloxei16_v_i16m8_tumu __riscv_vloxei16_v_i16m8_tumu
#define vloxei32_v_i16mf4_tumu __riscv_vloxei32_v_i16mf4_tumu
#define vloxei32_v_i16mf2_tumu __riscv_vloxei32_v_i16mf2_tumu
#define vloxei32_v_i16m1_tumu __riscv_vloxei32_v_i16m1_tumu
#define vloxei32_v_i16m2_tumu __riscv_vloxei32_v_i16m2_tumu
#define vloxei32_v_i16m4_tumu __riscv_vloxei32_v_i16m4_tumu
#define vloxei64_v_i16mf4_tumu __riscv_vloxei64_v_i16mf4_tumu
#define vloxei64_v_i16mf2_tumu __riscv_vloxei64_v_i16mf2_tumu
#define vloxei64_v_i16m1_tumu __riscv_vloxei64_v_i16m1_tumu
#define vloxei64_v_i16m2_tumu __riscv_vloxei64_v_i16m2_tumu
#define vloxei8_v_i32mf2_tumu __riscv_vloxei8_v_i32mf2_tumu
#define vloxei8_v_i32m1_tumu __riscv_vloxei8_v_i32m1_tumu
#define vloxei8_v_i32m2_tumu __riscv_vloxei8_v_i32m2_tumu
#define vloxei8_v_i32m4_tumu __riscv_vloxei8_v_i32m4_tumu
#define vloxei8_v_i32m8_tumu __riscv_vloxei8_v_i32m8_tumu
#define vloxei16_v_i32mf2_tumu __riscv_vloxei16_v_i32mf2_tumu
#define vloxei16_v_i32m1_tumu __riscv_vloxei16_v_i32m1_tumu
#define vloxei16_v_i32m2_tumu __riscv_vloxei16_v_i32m2_tumu
#define vloxei16_v_i32m4_tumu __riscv_vloxei16_v_i32m4_tumu
#define vloxei16_v_i32m8_tumu __riscv_vloxei16_v_i32m8_tumu
#define vloxei32_v_i32mf2_tumu __riscv_vloxei32_v_i32mf2_tumu
#define vloxei32_v_i32m1_tumu __riscv_vloxei32_v_i32m1_tumu
#define vloxei32_v_i32m2_tumu __riscv_vloxei32_v_i32m2_tumu
#define vloxei32_v_i32m4_tumu __riscv_vloxei32_v_i32m4_tumu
#define vloxei32_v_i32m8_tumu __riscv_vloxei32_v_i32m8_tumu
#define vloxei64_v_i32mf2_tumu __riscv_vloxei64_v_i32mf2_tumu
#define vloxei64_v_i32m1_tumu __riscv_vloxei64_v_i32m1_tumu
#define vloxei64_v_i32m2_tumu __riscv_vloxei64_v_i32m2_tumu
#define vloxei64_v_i32m4_tumu __riscv_vloxei64_v_i32m4_tumu
#define vloxei8_v_i64m1_tumu __riscv_vloxei8_v_i64m1_tumu
#define vloxei8_v_i64m2_tumu __riscv_vloxei8_v_i64m2_tumu
#define vloxei8_v_i64m4_tumu __riscv_vloxei8_v_i64m4_tumu
#define vloxei8_v_i64m8_tumu __riscv_vloxei8_v_i64m8_tumu
#define vloxei16_v_i64m1_tumu __riscv_vloxei16_v_i64m1_tumu
#define vloxei16_v_i64m2_tumu __riscv_vloxei16_v_i64m2_tumu
#define vloxei16_v_i64m4_tumu __riscv_vloxei16_v_i64m4_tumu
#define vloxei16_v_i64m8_tumu __riscv_vloxei16_v_i64m8_tumu
#define vloxei32_v_i64m1_tumu __riscv_vloxei32_v_i64m1_tumu
#define vloxei32_v_i64m2_tumu __riscv_vloxei32_v_i64m2_tumu
#define vloxei32_v_i64m4_tumu __riscv_vloxei32_v_i64m4_tumu
#define vloxei32_v_i64m8_tumu __riscv_vloxei32_v_i64m8_tumu
#define vloxei64_v_i64m1_tumu __riscv_vloxei64_v_i64m1_tumu
#define vloxei64_v_i64m2_tumu __riscv_vloxei64_v_i64m2_tumu
#define vloxei64_v_i64m4_tumu __riscv_vloxei64_v_i64m4_tumu
#define vloxei64_v_i64m8_tumu __riscv_vloxei64_v_i64m8_tumu
#define vluxei8_v_i8mf8_tumu __riscv_vluxei8_v_i8mf8_tumu
#define vluxei8_v_i8mf4_tumu __riscv_vluxei8_v_i8mf4_tumu
#define vluxei8_v_i8mf2_tumu __riscv_vluxei8_v_i8mf2_tumu
#define vluxei8_v_i8m1_tumu __riscv_vluxei8_v_i8m1_tumu
#define vluxei8_v_i8m2_tumu __riscv_vluxei8_v_i8m2_tumu
#define vluxei8_v_i8m4_tumu __riscv_vluxei8_v_i8m4_tumu
#define vluxei8_v_i8m8_tumu __riscv_vluxei8_v_i8m8_tumu
#define vluxei16_v_i8mf8_tumu __riscv_vluxei16_v_i8mf8_tumu
#define vluxei16_v_i8mf4_tumu __riscv_vluxei16_v_i8mf4_tumu
#define vluxei16_v_i8mf2_tumu __riscv_vluxei16_v_i8mf2_tumu
#define vluxei16_v_i8m1_tumu __riscv_vluxei16_v_i8m1_tumu
#define vluxei16_v_i8m2_tumu __riscv_vluxei16_v_i8m2_tumu
#define vluxei16_v_i8m4_tumu __riscv_vluxei16_v_i8m4_tumu
#define vluxei32_v_i8mf8_tumu __riscv_vluxei32_v_i8mf8_tumu
#define vluxei32_v_i8mf4_tumu __riscv_vluxei32_v_i8mf4_tumu
#define vluxei32_v_i8mf2_tumu __riscv_vluxei32_v_i8mf2_tumu
#define vluxei32_v_i8m1_tumu __riscv_vluxei32_v_i8m1_tumu
#define vluxei32_v_i8m2_tumu __riscv_vluxei32_v_i8m2_tumu
#define vluxei64_v_i8mf8_tumu __riscv_vluxei64_v_i8mf8_tumu
#define vluxei64_v_i8mf4_tumu __riscv_vluxei64_v_i8mf4_tumu
#define vluxei64_v_i8mf2_tumu __riscv_vluxei64_v_i8mf2_tumu
#define vluxei64_v_i8m1_tumu __riscv_vluxei64_v_i8m1_tumu
#define vluxei8_v_i16mf4_tumu __riscv_vluxei8_v_i16mf4_tumu
#define vluxei8_v_i16mf2_tumu __riscv_vluxei8_v_i16mf2_tumu
#define vluxei8_v_i16m1_tumu __riscv_vluxei8_v_i16m1_tumu
#define vluxei8_v_i16m2_tumu __riscv_vluxei8_v_i16m2_tumu
#define vluxei8_v_i16m4_tumu __riscv_vluxei8_v_i16m4_tumu
#define vluxei8_v_i16m8_tumu __riscv_vluxei8_v_i16m8_tumu
#define vluxei16_v_i16mf4_tumu __riscv_vluxei16_v_i16mf4_tumu
#define vluxei16_v_i16mf2_tumu __riscv_vluxei16_v_i16mf2_tumu
#define vluxei16_v_i16m1_tumu __riscv_vluxei16_v_i16m1_tumu
#define vluxei16_v_i16m2_tumu __riscv_vluxei16_v_i16m2_tumu
#define vluxei16_v_i16m4_tumu __riscv_vluxei16_v_i16m4_tumu
#define vluxei16_v_i16m8_tumu __riscv_vluxei16_v_i16m8_tumu
#define vluxei32_v_i16mf4_tumu __riscv_vluxei32_v_i16mf4_tumu
#define vluxei32_v_i16mf2_tumu __riscv_vluxei32_v_i16mf2_tumu
#define vluxei32_v_i16m1_tumu __riscv_vluxei32_v_i16m1_tumu
#define vluxei32_v_i16m2_tumu __riscv_vluxei32_v_i16m2_tumu
#define vluxei32_v_i16m4_tumu __riscv_vluxei32_v_i16m4_tumu
#define vluxei64_v_i16mf4_tumu __riscv_vluxei64_v_i16mf4_tumu
#define vluxei64_v_i16mf2_tumu __riscv_vluxei64_v_i16mf2_tumu
#define vluxei64_v_i16m1_tumu __riscv_vluxei64_v_i16m1_tumu
#define vluxei64_v_i16m2_tumu __riscv_vluxei64_v_i16m2_tumu
#define vluxei8_v_i32mf2_tumu __riscv_vluxei8_v_i32mf2_tumu
#define vluxei8_v_i32m1_tumu __riscv_vluxei8_v_i32m1_tumu
#define vluxei8_v_i32m2_tumu __riscv_vluxei8_v_i32m2_tumu
#define vluxei8_v_i32m4_tumu __riscv_vluxei8_v_i32m4_tumu
#define vluxei8_v_i32m8_tumu __riscv_vluxei8_v_i32m8_tumu
#define vluxei16_v_i32mf2_tumu __riscv_vluxei16_v_i32mf2_tumu
#define vluxei16_v_i32m1_tumu __riscv_vluxei16_v_i32m1_tumu
#define vluxei16_v_i32m2_tumu __riscv_vluxei16_v_i32m2_tumu
#define vluxei16_v_i32m4_tumu __riscv_vluxei16_v_i32m4_tumu
#define vluxei16_v_i32m8_tumu __riscv_vluxei16_v_i32m8_tumu
#define vluxei32_v_i32mf2_tumu __riscv_vluxei32_v_i32mf2_tumu
#define vluxei32_v_i32m1_tumu __riscv_vluxei32_v_i32m1_tumu
#define vluxei32_v_i32m2_tumu __riscv_vluxei32_v_i32m2_tumu
#define vluxei32_v_i32m4_tumu __riscv_vluxei32_v_i32m4_tumu
#define vluxei32_v_i32m8_tumu __riscv_vluxei32_v_i32m8_tumu
#define vluxei64_v_i32mf2_tumu __riscv_vluxei64_v_i32mf2_tumu
#define vluxei64_v_i32m1_tumu __riscv_vluxei64_v_i32m1_tumu
#define vluxei64_v_i32m2_tumu __riscv_vluxei64_v_i32m2_tumu
#define vluxei64_v_i32m4_tumu __riscv_vluxei64_v_i32m4_tumu
#define vluxei8_v_i64m1_tumu __riscv_vluxei8_v_i64m1_tumu
#define vluxei8_v_i64m2_tumu __riscv_vluxei8_v_i64m2_tumu
#define vluxei8_v_i64m4_tumu __riscv_vluxei8_v_i64m4_tumu
#define vluxei8_v_i64m8_tumu __riscv_vluxei8_v_i64m8_tumu
#define vluxei16_v_i64m1_tumu __riscv_vluxei16_v_i64m1_tumu
#define vluxei16_v_i64m2_tumu __riscv_vluxei16_v_i64m2_tumu
#define vluxei16_v_i64m4_tumu __riscv_vluxei16_v_i64m4_tumu
#define vluxei16_v_i64m8_tumu __riscv_vluxei16_v_i64m8_tumu
#define vluxei32_v_i64m1_tumu __riscv_vluxei32_v_i64m1_tumu
#define vluxei32_v_i64m2_tumu __riscv_vluxei32_v_i64m2_tumu
#define vluxei32_v_i64m4_tumu __riscv_vluxei32_v_i64m4_tumu
#define vluxei32_v_i64m8_tumu __riscv_vluxei32_v_i64m8_tumu
#define vluxei64_v_i64m1_tumu __riscv_vluxei64_v_i64m1_tumu
#define vluxei64_v_i64m2_tumu __riscv_vluxei64_v_i64m2_tumu
#define vluxei64_v_i64m4_tumu __riscv_vluxei64_v_i64m4_tumu
#define vluxei64_v_i64m8_tumu __riscv_vluxei64_v_i64m8_tumu
#define vloxei8_v_u8mf8_tumu __riscv_vloxei8_v_u8mf8_tumu
#define vloxei8_v_u8mf4_tumu __riscv_vloxei8_v_u8mf4_tumu
#define vloxei8_v_u8mf2_tumu __riscv_vloxei8_v_u8mf2_tumu
#define vloxei8_v_u8m1_tumu __riscv_vloxei8_v_u8m1_tumu
#define vloxei8_v_u8m2_tumu __riscv_vloxei8_v_u8m2_tumu
#define vloxei8_v_u8m4_tumu __riscv_vloxei8_v_u8m4_tumu
#define vloxei8_v_u8m8_tumu __riscv_vloxei8_v_u8m8_tumu
#define vloxei16_v_u8mf8_tumu __riscv_vloxei16_v_u8mf8_tumu
#define vloxei16_v_u8mf4_tumu __riscv_vloxei16_v_u8mf4_tumu
#define vloxei16_v_u8mf2_tumu __riscv_vloxei16_v_u8mf2_tumu
#define vloxei16_v_u8m1_tumu __riscv_vloxei16_v_u8m1_tumu
#define vloxei16_v_u8m2_tumu __riscv_vloxei16_v_u8m2_tumu
#define vloxei16_v_u8m4_tumu __riscv_vloxei16_v_u8m4_tumu
#define vloxei32_v_u8mf8_tumu __riscv_vloxei32_v_u8mf8_tumu
#define vloxei32_v_u8mf4_tumu __riscv_vloxei32_v_u8mf4_tumu
#define vloxei32_v_u8mf2_tumu __riscv_vloxei32_v_u8mf2_tumu
#define vloxei32_v_u8m1_tumu __riscv_vloxei32_v_u8m1_tumu
#define vloxei32_v_u8m2_tumu __riscv_vloxei32_v_u8m2_tumu
#define vloxei64_v_u8mf8_tumu __riscv_vloxei64_v_u8mf8_tumu
#define vloxei64_v_u8mf4_tumu __riscv_vloxei64_v_u8mf4_tumu
#define vloxei64_v_u8mf2_tumu __riscv_vloxei64_v_u8mf2_tumu
#define vloxei64_v_u8m1_tumu __riscv_vloxei64_v_u8m1_tumu
#define vloxei8_v_u16mf4_tumu __riscv_vloxei8_v_u16mf4_tumu
#define vloxei8_v_u16mf2_tumu __riscv_vloxei8_v_u16mf2_tumu
#define vloxei8_v_u16m1_tumu __riscv_vloxei8_v_u16m1_tumu
#define vloxei8_v_u16m2_tumu __riscv_vloxei8_v_u16m2_tumu
#define vloxei8_v_u16m4_tumu __riscv_vloxei8_v_u16m4_tumu
#define vloxei8_v_u16m8_tumu __riscv_vloxei8_v_u16m8_tumu
#define vloxei16_v_u16mf4_tumu __riscv_vloxei16_v_u16mf4_tumu
#define vloxei16_v_u16mf2_tumu __riscv_vloxei16_v_u16mf2_tumu
#define vloxei16_v_u16m1_tumu __riscv_vloxei16_v_u16m1_tumu
#define vloxei16_v_u16m2_tumu __riscv_vloxei16_v_u16m2_tumu
#define vloxei16_v_u16m4_tumu __riscv_vloxei16_v_u16m4_tumu
#define vloxei16_v_u16m8_tumu __riscv_vloxei16_v_u16m8_tumu
#define vloxei32_v_u16mf4_tumu __riscv_vloxei32_v_u16mf4_tumu
#define vloxei32_v_u16mf2_tumu __riscv_vloxei32_v_u16mf2_tumu
#define vloxei32_v_u16m1_tumu __riscv_vloxei32_v_u16m1_tumu
#define vloxei32_v_u16m2_tumu __riscv_vloxei32_v_u16m2_tumu
#define vloxei32_v_u16m4_tumu __riscv_vloxei32_v_u16m4_tumu
#define vloxei64_v_u16mf4_tumu __riscv_vloxei64_v_u16mf4_tumu
#define vloxei64_v_u16mf2_tumu __riscv_vloxei64_v_u16mf2_tumu
#define vloxei64_v_u16m1_tumu __riscv_vloxei64_v_u16m1_tumu
#define vloxei64_v_u16m2_tumu __riscv_vloxei64_v_u16m2_tumu
#define vloxei8_v_u32mf2_tumu __riscv_vloxei8_v_u32mf2_tumu
#define vloxei8_v_u32m1_tumu __riscv_vloxei8_v_u32m1_tumu
#define vloxei8_v_u32m2_tumu __riscv_vloxei8_v_u32m2_tumu
#define vloxei8_v_u32m4_tumu __riscv_vloxei8_v_u32m4_tumu
#define vloxei8_v_u32m8_tumu __riscv_vloxei8_v_u32m8_tumu
#define vloxei16_v_u32mf2_tumu __riscv_vloxei16_v_u32mf2_tumu
#define vloxei16_v_u32m1_tumu __riscv_vloxei16_v_u32m1_tumu
#define vloxei16_v_u32m2_tumu __riscv_vloxei16_v_u32m2_tumu
#define vloxei16_v_u32m4_tumu __riscv_vloxei16_v_u32m4_tumu
#define vloxei16_v_u32m8_tumu __riscv_vloxei16_v_u32m8_tumu
#define vloxei32_v_u32mf2_tumu __riscv_vloxei32_v_u32mf2_tumu
#define vloxei32_v_u32m1_tumu __riscv_vloxei32_v_u32m1_tumu
#define vloxei32_v_u32m2_tumu __riscv_vloxei32_v_u32m2_tumu
#define vloxei32_v_u32m4_tumu __riscv_vloxei32_v_u32m4_tumu
#define vloxei32_v_u32m8_tumu __riscv_vloxei32_v_u32m8_tumu
#define vloxei64_v_u32mf2_tumu __riscv_vloxei64_v_u32mf2_tumu
#define vloxei64_v_u32m1_tumu __riscv_vloxei64_v_u32m1_tumu
#define vloxei64_v_u32m2_tumu __riscv_vloxei64_v_u32m2_tumu
#define vloxei64_v_u32m4_tumu __riscv_vloxei64_v_u32m4_tumu
#define vloxei8_v_u64m1_tumu __riscv_vloxei8_v_u64m1_tumu
#define vloxei8_v_u64m2_tumu __riscv_vloxei8_v_u64m2_tumu
#define vloxei8_v_u64m4_tumu __riscv_vloxei8_v_u64m4_tumu
#define vloxei8_v_u64m8_tumu __riscv_vloxei8_v_u64m8_tumu
#define vloxei16_v_u64m1_tumu __riscv_vloxei16_v_u64m1_tumu
#define vloxei16_v_u64m2_tumu __riscv_vloxei16_v_u64m2_tumu
#define vloxei16_v_u64m4_tumu __riscv_vloxei16_v_u64m4_tumu
#define vloxei16_v_u64m8_tumu __riscv_vloxei16_v_u64m8_tumu
#define vloxei32_v_u64m1_tumu __riscv_vloxei32_v_u64m1_tumu
#define vloxei32_v_u64m2_tumu __riscv_vloxei32_v_u64m2_tumu
#define vloxei32_v_u64m4_tumu __riscv_vloxei32_v_u64m4_tumu
#define vloxei32_v_u64m8_tumu __riscv_vloxei32_v_u64m8_tumu
#define vloxei64_v_u64m1_tumu __riscv_vloxei64_v_u64m1_tumu
#define vloxei64_v_u64m2_tumu __riscv_vloxei64_v_u64m2_tumu
#define vloxei64_v_u64m4_tumu __riscv_vloxei64_v_u64m4_tumu
#define vloxei64_v_u64m8_tumu __riscv_vloxei64_v_u64m8_tumu
#define vluxei8_v_u8mf8_tumu __riscv_vluxei8_v_u8mf8_tumu
#define vluxei8_v_u8mf4_tumu __riscv_vluxei8_v_u8mf4_tumu
#define vluxei8_v_u8mf2_tumu __riscv_vluxei8_v_u8mf2_tumu
#define vluxei8_v_u8m1_tumu __riscv_vluxei8_v_u8m1_tumu
#define vluxei8_v_u8m2_tumu __riscv_vluxei8_v_u8m2_tumu
#define vluxei8_v_u8m4_tumu __riscv_vluxei8_v_u8m4_tumu
#define vluxei8_v_u8m8_tumu __riscv_vluxei8_v_u8m8_tumu
#define vluxei16_v_u8mf8_tumu __riscv_vluxei16_v_u8mf8_tumu
#define vluxei16_v_u8mf4_tumu __riscv_vluxei16_v_u8mf4_tumu
#define vluxei16_v_u8mf2_tumu __riscv_vluxei16_v_u8mf2_tumu
#define vluxei16_v_u8m1_tumu __riscv_vluxei16_v_u8m1_tumu
#define vluxei16_v_u8m2_tumu __riscv_vluxei16_v_u8m2_tumu
#define vluxei16_v_u8m4_tumu __riscv_vluxei16_v_u8m4_tumu
#define vluxei32_v_u8mf8_tumu __riscv_vluxei32_v_u8mf8_tumu
#define vluxei32_v_u8mf4_tumu __riscv_vluxei32_v_u8mf4_tumu
#define vluxei32_v_u8mf2_tumu __riscv_vluxei32_v_u8mf2_tumu
#define vluxei32_v_u8m1_tumu __riscv_vluxei32_v_u8m1_tumu
#define vluxei32_v_u8m2_tumu __riscv_vluxei32_v_u8m2_tumu
#define vluxei64_v_u8mf8_tumu __riscv_vluxei64_v_u8mf8_tumu
#define vluxei64_v_u8mf4_tumu __riscv_vluxei64_v_u8mf4_tumu
#define vluxei64_v_u8mf2_tumu __riscv_vluxei64_v_u8mf2_tumu
#define vluxei64_v_u8m1_tumu __riscv_vluxei64_v_u8m1_tumu
#define vluxei8_v_u16mf4_tumu __riscv_vluxei8_v_u16mf4_tumu
#define vluxei8_v_u16mf2_tumu __riscv_vluxei8_v_u16mf2_tumu
#define vluxei8_v_u16m1_tumu __riscv_vluxei8_v_u16m1_tumu
#define vluxei8_v_u16m2_tumu __riscv_vluxei8_v_u16m2_tumu
#define vluxei8_v_u16m4_tumu __riscv_vluxei8_v_u16m4_tumu
#define vluxei8_v_u16m8_tumu __riscv_vluxei8_v_u16m8_tumu
#define vluxei16_v_u16mf4_tumu __riscv_vluxei16_v_u16mf4_tumu
#define vluxei16_v_u16mf2_tumu __riscv_vluxei16_v_u16mf2_tumu
#define vluxei16_v_u16m1_tumu __riscv_vluxei16_v_u16m1_tumu
#define vluxei16_v_u16m2_tumu __riscv_vluxei16_v_u16m2_tumu
#define vluxei16_v_u16m4_tumu __riscv_vluxei16_v_u16m4_tumu
#define vluxei16_v_u16m8_tumu __riscv_vluxei16_v_u16m8_tumu
#define vluxei32_v_u16mf4_tumu __riscv_vluxei32_v_u16mf4_tumu
#define vluxei32_v_u16mf2_tumu __riscv_vluxei32_v_u16mf2_tumu
#define vluxei32_v_u16m1_tumu __riscv_vluxei32_v_u16m1_tumu
#define vluxei32_v_u16m2_tumu __riscv_vluxei32_v_u16m2_tumu
#define vluxei32_v_u16m4_tumu __riscv_vluxei32_v_u16m4_tumu
#define vluxei64_v_u16mf4_tumu __riscv_vluxei64_v_u16mf4_tumu
#define vluxei64_v_u16mf2_tumu __riscv_vluxei64_v_u16mf2_tumu
#define vluxei64_v_u16m1_tumu __riscv_vluxei64_v_u16m1_tumu
#define vluxei64_v_u16m2_tumu __riscv_vluxei64_v_u16m2_tumu
#define vluxei8_v_u32mf2_tumu __riscv_vluxei8_v_u32mf2_tumu
#define vluxei8_v_u32m1_tumu __riscv_vluxei8_v_u32m1_tumu
#define vluxei8_v_u32m2_tumu __riscv_vluxei8_v_u32m2_tumu
#define vluxei8_v_u32m4_tumu __riscv_vluxei8_v_u32m4_tumu
#define vluxei8_v_u32m8_tumu __riscv_vluxei8_v_u32m8_tumu
#define vluxei16_v_u32mf2_tumu __riscv_vluxei16_v_u32mf2_tumu
#define vluxei16_v_u32m1_tumu __riscv_vluxei16_v_u32m1_tumu
#define vluxei16_v_u32m2_tumu __riscv_vluxei16_v_u32m2_tumu
#define vluxei16_v_u32m4_tumu __riscv_vluxei16_v_u32m4_tumu
#define vluxei16_v_u32m8_tumu __riscv_vluxei16_v_u32m8_tumu
#define vluxei32_v_u32mf2_tumu __riscv_vluxei32_v_u32mf2_tumu
#define vluxei32_v_u32m1_tumu __riscv_vluxei32_v_u32m1_tumu
#define vluxei32_v_u32m2_tumu __riscv_vluxei32_v_u32m2_tumu
#define vluxei32_v_u32m4_tumu __riscv_vluxei32_v_u32m4_tumu
#define vluxei32_v_u32m8_tumu __riscv_vluxei32_v_u32m8_tumu
#define vluxei64_v_u32mf2_tumu __riscv_vluxei64_v_u32mf2_tumu
#define vluxei64_v_u32m1_tumu __riscv_vluxei64_v_u32m1_tumu
#define vluxei64_v_u32m2_tumu __riscv_vluxei64_v_u32m2_tumu
#define vluxei64_v_u32m4_tumu __riscv_vluxei64_v_u32m4_tumu
#define vluxei8_v_u64m1_tumu __riscv_vluxei8_v_u64m1_tumu
#define vluxei8_v_u64m2_tumu __riscv_vluxei8_v_u64m2_tumu
#define vluxei8_v_u64m4_tumu __riscv_vluxei8_v_u64m4_tumu
#define vluxei8_v_u64m8_tumu __riscv_vluxei8_v_u64m8_tumu
#define vluxei16_v_u64m1_tumu __riscv_vluxei16_v_u64m1_tumu
#define vluxei16_v_u64m2_tumu __riscv_vluxei16_v_u64m2_tumu
#define vluxei16_v_u64m4_tumu __riscv_vluxei16_v_u64m4_tumu
#define vluxei16_v_u64m8_tumu __riscv_vluxei16_v_u64m8_tumu
#define vluxei32_v_u64m1_tumu __riscv_vluxei32_v_u64m1_tumu
#define vluxei32_v_u64m2_tumu __riscv_vluxei32_v_u64m2_tumu
#define vluxei32_v_u64m4_tumu __riscv_vluxei32_v_u64m4_tumu
#define vluxei32_v_u64m8_tumu __riscv_vluxei32_v_u64m8_tumu
#define vluxei64_v_u64m1_tumu __riscv_vluxei64_v_u64m1_tumu
#define vluxei64_v_u64m2_tumu __riscv_vluxei64_v_u64m2_tumu
#define vluxei64_v_u64m4_tumu __riscv_vluxei64_v_u64m4_tumu
#define vluxei64_v_u64m8_tumu __riscv_vluxei64_v_u64m8_tumu
// masked functions
#define vloxei8_v_f16mf4_tama __riscv_vloxei8_v_f16mf4_m
#define vloxei8_v_f16mf2_tama __riscv_vloxei8_v_f16mf2_m
#define vloxei8_v_f16m1_tama __riscv_vloxei8_v_f16m1_m
#define vloxei8_v_f16m2_tama __riscv_vloxei8_v_f16m2_m
#define vloxei8_v_f16m4_tama __riscv_vloxei8_v_f16m4_m
#define vloxei8_v_f16m8_tama __riscv_vloxei8_v_f16m8_m
#define vloxei16_v_f16mf4_tama __riscv_vloxei16_v_f16mf4_m
#define vloxei16_v_f16mf2_tama __riscv_vloxei16_v_f16mf2_m
#define vloxei16_v_f16m1_tama __riscv_vloxei16_v_f16m1_m
#define vloxei16_v_f16m2_tama __riscv_vloxei16_v_f16m2_m
#define vloxei16_v_f16m4_tama __riscv_vloxei16_v_f16m4_m
#define vloxei16_v_f16m8_tama __riscv_vloxei16_v_f16m8_m
#define vloxei32_v_f16mf4_tama __riscv_vloxei32_v_f16mf4_m
#define vloxei32_v_f16mf2_tama __riscv_vloxei32_v_f16mf2_m
#define vloxei32_v_f16m1_tama __riscv_vloxei32_v_f16m1_m
#define vloxei32_v_f16m2_tama __riscv_vloxei32_v_f16m2_m
#define vloxei32_v_f16m4_tama __riscv_vloxei32_v_f16m4_m
#define vloxei64_v_f16mf4_tama __riscv_vloxei64_v_f16mf4_m
#define vloxei64_v_f16mf2_tama __riscv_vloxei64_v_f16mf2_m
#define vloxei64_v_f16m1_tama __riscv_vloxei64_v_f16m1_m
#define vloxei64_v_f16m2_tama __riscv_vloxei64_v_f16m2_m
#define vloxei8_v_f32mf2_tama __riscv_vloxei8_v_f32mf2_m
#define vloxei8_v_f32m1_tama __riscv_vloxei8_v_f32m1_m
#define vloxei8_v_f32m2_tama __riscv_vloxei8_v_f32m2_m
#define vloxei8_v_f32m4_tama __riscv_vloxei8_v_f32m4_m
#define vloxei8_v_f32m8_tama __riscv_vloxei8_v_f32m8_m
#define vloxei16_v_f32mf2_tama __riscv_vloxei16_v_f32mf2_m
#define vloxei16_v_f32m1_tama __riscv_vloxei16_v_f32m1_m
#define vloxei16_v_f32m2_tama __riscv_vloxei16_v_f32m2_m
#define vloxei16_v_f32m4_tama __riscv_vloxei16_v_f32m4_m
#define vloxei16_v_f32m8_tama __riscv_vloxei16_v_f32m8_m
#define vloxei32_v_f32mf2_tama __riscv_vloxei32_v_f32mf2_m
#define vloxei32_v_f32m1_tama __riscv_vloxei32_v_f32m1_m
#define vloxei32_v_f32m2_tama __riscv_vloxei32_v_f32m2_m
#define vloxei32_v_f32m4_tama __riscv_vloxei32_v_f32m4_m
#define vloxei32_v_f32m8_tama __riscv_vloxei32_v_f32m8_m
#define vloxei64_v_f32mf2_tama __riscv_vloxei64_v_f32mf2_m
#define vloxei64_v_f32m1_tama __riscv_vloxei64_v_f32m1_m
#define vloxei64_v_f32m2_tama __riscv_vloxei64_v_f32m2_m
#define vloxei64_v_f32m4_tama __riscv_vloxei64_v_f32m4_m
#define vloxei8_v_f64m1_tama __riscv_vloxei8_v_f64m1_m
#define vloxei8_v_f64m2_tama __riscv_vloxei8_v_f64m2_m
#define vloxei8_v_f64m4_tama __riscv_vloxei8_v_f64m4_m
#define vloxei8_v_f64m8_tama __riscv_vloxei8_v_f64m8_m
#define vloxei16_v_f64m1_tama __riscv_vloxei16_v_f64m1_m
#define vloxei16_v_f64m2_tama __riscv_vloxei16_v_f64m2_m
#define vloxei16_v_f64m4_tama __riscv_vloxei16_v_f64m4_m
#define vloxei16_v_f64m8_tama __riscv_vloxei16_v_f64m8_m
#define vloxei32_v_f64m1_tama __riscv_vloxei32_v_f64m1_m
#define vloxei32_v_f64m2_tama __riscv_vloxei32_v_f64m2_m
#define vloxei32_v_f64m4_tama __riscv_vloxei32_v_f64m4_m
#define vloxei32_v_f64m8_tama __riscv_vloxei32_v_f64m8_m
#define vloxei64_v_f64m1_tama __riscv_vloxei64_v_f64m1_m
#define vloxei64_v_f64m2_tama __riscv_vloxei64_v_f64m2_m
#define vloxei64_v_f64m4_tama __riscv_vloxei64_v_f64m4_m
#define vloxei64_v_f64m8_tama __riscv_vloxei64_v_f64m8_m
#define vluxei8_v_f16mf4_tama __riscv_vluxei8_v_f16mf4_m
#define vluxei8_v_f16mf2_tama __riscv_vluxei8_v_f16mf2_m
#define vluxei8_v_f16m1_tama __riscv_vluxei8_v_f16m1_m
#define vluxei8_v_f16m2_tama __riscv_vluxei8_v_f16m2_m
#define vluxei8_v_f16m4_tama __riscv_vluxei8_v_f16m4_m
#define vluxei8_v_f16m8_tama __riscv_vluxei8_v_f16m8_m
#define vluxei16_v_f16mf4_tama __riscv_vluxei16_v_f16mf4_m
#define vluxei16_v_f16mf2_tama __riscv_vluxei16_v_f16mf2_m
#define vluxei16_v_f16m1_tama __riscv_vluxei16_v_f16m1_m
#define vluxei16_v_f16m2_tama __riscv_vluxei16_v_f16m2_m
#define vluxei16_v_f16m4_tama __riscv_vluxei16_v_f16m4_m
#define vluxei16_v_f16m8_tama __riscv_vluxei16_v_f16m8_m
#define vluxei32_v_f16mf4_tama __riscv_vluxei32_v_f16mf4_m
#define vluxei32_v_f16mf2_tama __riscv_vluxei32_v_f16mf2_m
#define vluxei32_v_f16m1_tama __riscv_vluxei32_v_f16m1_m
#define vluxei32_v_f16m2_tama __riscv_vluxei32_v_f16m2_m
#define vluxei32_v_f16m4_tama __riscv_vluxei32_v_f16m4_m
#define vluxei64_v_f16mf4_tama __riscv_vluxei64_v_f16mf4_m
#define vluxei64_v_f16mf2_tama __riscv_vluxei64_v_f16mf2_m
#define vluxei64_v_f16m1_tama __riscv_vluxei64_v_f16m1_m
#define vluxei64_v_f16m2_tama __riscv_vluxei64_v_f16m2_m
#define vluxei8_v_f32mf2_tama __riscv_vluxei8_v_f32mf2_m
#define vluxei8_v_f32m1_tama __riscv_vluxei8_v_f32m1_m
#define vluxei8_v_f32m2_tama __riscv_vluxei8_v_f32m2_m
#define vluxei8_v_f32m4_tama __riscv_vluxei8_v_f32m4_m
#define vluxei8_v_f32m8_tama __riscv_vluxei8_v_f32m8_m
#define vluxei16_v_f32mf2_tama __riscv_vluxei16_v_f32mf2_m
#define vluxei16_v_f32m1_tama __riscv_vluxei16_v_f32m1_m
#define vluxei16_v_f32m2_tama __riscv_vluxei16_v_f32m2_m
#define vluxei16_v_f32m4_tama __riscv_vluxei16_v_f32m4_m
#define vluxei16_v_f32m8_tama __riscv_vluxei16_v_f32m8_m
#define vluxei32_v_f32mf2_tama __riscv_vluxei32_v_f32mf2_m
#define vluxei32_v_f32m1_tama __riscv_vluxei32_v_f32m1_m
#define vluxei32_v_f32m2_tama __riscv_vluxei32_v_f32m2_m
#define vluxei32_v_f32m4_tama __riscv_vluxei32_v_f32m4_m
#define vluxei32_v_f32m8_tama __riscv_vluxei32_v_f32m8_m
#define vluxei64_v_f32mf2_tama __riscv_vluxei64_v_f32mf2_m
#define vluxei64_v_f32m1_tama __riscv_vluxei64_v_f32m1_m
#define vluxei64_v_f32m2_tama __riscv_vluxei64_v_f32m2_m
#define vluxei64_v_f32m4_tama __riscv_vluxei64_v_f32m4_m
#define vluxei8_v_f64m1_tama __riscv_vluxei8_v_f64m1_m
#define vluxei8_v_f64m2_tama __riscv_vluxei8_v_f64m2_m
#define vluxei8_v_f64m4_tama __riscv_vluxei8_v_f64m4_m
#define vluxei8_v_f64m8_tama __riscv_vluxei8_v_f64m8_m
#define vluxei16_v_f64m1_tama __riscv_vluxei16_v_f64m1_m
#define vluxei16_v_f64m2_tama __riscv_vluxei16_v_f64m2_m
#define vluxei16_v_f64m4_tama __riscv_vluxei16_v_f64m4_m
#define vluxei16_v_f64m8_tama __riscv_vluxei16_v_f64m8_m
#define vluxei32_v_f64m1_tama __riscv_vluxei32_v_f64m1_m
#define vluxei32_v_f64m2_tama __riscv_vluxei32_v_f64m2_m
#define vluxei32_v_f64m4_tama __riscv_vluxei32_v_f64m4_m
#define vluxei32_v_f64m8_tama __riscv_vluxei32_v_f64m8_m
#define vluxei64_v_f64m1_tama __riscv_vluxei64_v_f64m1_m
#define vluxei64_v_f64m2_tama __riscv_vluxei64_v_f64m2_m
#define vluxei64_v_f64m4_tama __riscv_vluxei64_v_f64m4_m
#define vluxei64_v_f64m8_tama __riscv_vluxei64_v_f64m8_m
#define vloxei8_v_i8mf8_tama __riscv_vloxei8_v_i8mf8_m
#define vloxei8_v_i8mf4_tama __riscv_vloxei8_v_i8mf4_m
#define vloxei8_v_i8mf2_tama __riscv_vloxei8_v_i8mf2_m
#define vloxei8_v_i8m1_tama __riscv_vloxei8_v_i8m1_m
#define vloxei8_v_i8m2_tama __riscv_vloxei8_v_i8m2_m
#define vloxei8_v_i8m4_tama __riscv_vloxei8_v_i8m4_m
#define vloxei8_v_i8m8_tama __riscv_vloxei8_v_i8m8_m
#define vloxei16_v_i8mf8_tama __riscv_vloxei16_v_i8mf8_m
#define vloxei16_v_i8mf4_tama __riscv_vloxei16_v_i8mf4_m
#define vloxei16_v_i8mf2_tama __riscv_vloxei16_v_i8mf2_m
#define vloxei16_v_i8m1_tama __riscv_vloxei16_v_i8m1_m
#define vloxei16_v_i8m2_tama __riscv_vloxei16_v_i8m2_m
#define vloxei16_v_i8m4_tama __riscv_vloxei16_v_i8m4_m
#define vloxei32_v_i8mf8_tama __riscv_vloxei32_v_i8mf8_m
#define vloxei32_v_i8mf4_tama __riscv_vloxei32_v_i8mf4_m
#define vloxei32_v_i8mf2_tama __riscv_vloxei32_v_i8mf2_m
#define vloxei32_v_i8m1_tama __riscv_vloxei32_v_i8m1_m
#define vloxei32_v_i8m2_tama __riscv_vloxei32_v_i8m2_m
#define vloxei64_v_i8mf8_tama __riscv_vloxei64_v_i8mf8_m
#define vloxei64_v_i8mf4_tama __riscv_vloxei64_v_i8mf4_m
#define vloxei64_v_i8mf2_tama __riscv_vloxei64_v_i8mf2_m
#define vloxei64_v_i8m1_tama __riscv_vloxei64_v_i8m1_m
#define vloxei8_v_i16mf4_tama __riscv_vloxei8_v_i16mf4_m
#define vloxei8_v_i16mf2_tama __riscv_vloxei8_v_i16mf2_m
#define vloxei8_v_i16m1_tama __riscv_vloxei8_v_i16m1_m
#define vloxei8_v_i16m2_tama __riscv_vloxei8_v_i16m2_m
#define vloxei8_v_i16m4_tama __riscv_vloxei8_v_i16m4_m
#define vloxei8_v_i16m8_tama __riscv_vloxei8_v_i16m8_m
#define vloxei16_v_i16mf4_tama __riscv_vloxei16_v_i16mf4_m
#define vloxei16_v_i16mf2_tama __riscv_vloxei16_v_i16mf2_m
#define vloxei16_v_i16m1_tama __riscv_vloxei16_v_i16m1_m
#define vloxei16_v_i16m2_tama __riscv_vloxei16_v_i16m2_m
#define vloxei16_v_i16m4_tama __riscv_vloxei16_v_i16m4_m
#define vloxei16_v_i16m8_tama __riscv_vloxei16_v_i16m8_m
#define vloxei32_v_i16mf4_tama __riscv_vloxei32_v_i16mf4_m
#define vloxei32_v_i16mf2_tama __riscv_vloxei32_v_i16mf2_m
#define vloxei32_v_i16m1_tama __riscv_vloxei32_v_i16m1_m
#define vloxei32_v_i16m2_tama __riscv_vloxei32_v_i16m2_m
#define vloxei32_v_i16m4_tama __riscv_vloxei32_v_i16m4_m
#define vloxei64_v_i16mf4_tama __riscv_vloxei64_v_i16mf4_m
#define vloxei64_v_i16mf2_tama __riscv_vloxei64_v_i16mf2_m
#define vloxei64_v_i16m1_tama __riscv_vloxei64_v_i16m1_m
#define vloxei64_v_i16m2_tama __riscv_vloxei64_v_i16m2_m
#define vloxei8_v_i32mf2_tama __riscv_vloxei8_v_i32mf2_m
#define vloxei8_v_i32m1_tama __riscv_vloxei8_v_i32m1_m
#define vloxei8_v_i32m2_tama __riscv_vloxei8_v_i32m2_m
#define vloxei8_v_i32m4_tama __riscv_vloxei8_v_i32m4_m
#define vloxei8_v_i32m8_tama __riscv_vloxei8_v_i32m8_m
#define vloxei16_v_i32mf2_tama __riscv_vloxei16_v_i32mf2_m
#define vloxei16_v_i32m1_tama __riscv_vloxei16_v_i32m1_m
#define vloxei16_v_i32m2_tama __riscv_vloxei16_v_i32m2_m
#define vloxei16_v_i32m4_tama __riscv_vloxei16_v_i32m4_m
#define vloxei16_v_i32m8_tama __riscv_vloxei16_v_i32m8_m
#define vloxei32_v_i32mf2_tama __riscv_vloxei32_v_i32mf2_m
#define vloxei32_v_i32m1_tama __riscv_vloxei32_v_i32m1_m
#define vloxei32_v_i32m2_tama __riscv_vloxei32_v_i32m2_m
#define vloxei32_v_i32m4_tama __riscv_vloxei32_v_i32m4_m
#define vloxei32_v_i32m8_tama __riscv_vloxei32_v_i32m8_m
#define vloxei64_v_i32mf2_tama __riscv_vloxei64_v_i32mf2_m
#define vloxei64_v_i32m1_tama __riscv_vloxei64_v_i32m1_m
#define vloxei64_v_i32m2_tama __riscv_vloxei64_v_i32m2_m
#define vloxei64_v_i32m4_tama __riscv_vloxei64_v_i32m4_m
#define vloxei8_v_i64m1_tama __riscv_vloxei8_v_i64m1_m
#define vloxei8_v_i64m2_tama __riscv_vloxei8_v_i64m2_m
#define vloxei8_v_i64m4_tama __riscv_vloxei8_v_i64m4_m
#define vloxei8_v_i64m8_tama __riscv_vloxei8_v_i64m8_m
#define vloxei16_v_i64m1_tama __riscv_vloxei16_v_i64m1_m
#define vloxei16_v_i64m2_tama __riscv_vloxei16_v_i64m2_m
#define vloxei16_v_i64m4_tama __riscv_vloxei16_v_i64m4_m
#define vloxei16_v_i64m8_tama __riscv_vloxei16_v_i64m8_m
#define vloxei32_v_i64m1_tama __riscv_vloxei32_v_i64m1_m
#define vloxei32_v_i64m2_tama __riscv_vloxei32_v_i64m2_m
#define vloxei32_v_i64m4_tama __riscv_vloxei32_v_i64m4_m
#define vloxei32_v_i64m8_tama __riscv_vloxei32_v_i64m8_m
#define vloxei64_v_i64m1_tama __riscv_vloxei64_v_i64m1_m
#define vloxei64_v_i64m2_tama __riscv_vloxei64_v_i64m2_m
#define vloxei64_v_i64m4_tama __riscv_vloxei64_v_i64m4_m
#define vloxei64_v_i64m8_tama __riscv_vloxei64_v_i64m8_m
#define vluxei8_v_i8mf8_tama __riscv_vluxei8_v_i8mf8_m
#define vluxei8_v_i8mf4_tama __riscv_vluxei8_v_i8mf4_m
#define vluxei8_v_i8mf2_tama __riscv_vluxei8_v_i8mf2_m
#define vluxei8_v_i8m1_tama __riscv_vluxei8_v_i8m1_m
#define vluxei8_v_i8m2_tama __riscv_vluxei8_v_i8m2_m
#define vluxei8_v_i8m4_tama __riscv_vluxei8_v_i8m4_m
#define vluxei8_v_i8m8_tama __riscv_vluxei8_v_i8m8_m
#define vluxei16_v_i8mf8_tama __riscv_vluxei16_v_i8mf8_m
#define vluxei16_v_i8mf4_tama __riscv_vluxei16_v_i8mf4_m
#define vluxei16_v_i8mf2_tama __riscv_vluxei16_v_i8mf2_m
#define vluxei16_v_i8m1_tama __riscv_vluxei16_v_i8m1_m
#define vluxei16_v_i8m2_tama __riscv_vluxei16_v_i8m2_m
#define vluxei16_v_i8m4_tama __riscv_vluxei16_v_i8m4_m
#define vluxei32_v_i8mf8_tama __riscv_vluxei32_v_i8mf8_m
#define vluxei32_v_i8mf4_tama __riscv_vluxei32_v_i8mf4_m
#define vluxei32_v_i8mf2_tama __riscv_vluxei32_v_i8mf2_m
#define vluxei32_v_i8m1_tama __riscv_vluxei32_v_i8m1_m
#define vluxei32_v_i8m2_tama __riscv_vluxei32_v_i8m2_m
#define vluxei64_v_i8mf8_tama __riscv_vluxei64_v_i8mf8_m
#define vluxei64_v_i8mf4_tama __riscv_vluxei64_v_i8mf4_m
#define vluxei64_v_i8mf2_tama __riscv_vluxei64_v_i8mf2_m
#define vluxei64_v_i8m1_tama __riscv_vluxei64_v_i8m1_m
#define vluxei8_v_i16mf4_tama __riscv_vluxei8_v_i16mf4_m
#define vluxei8_v_i16mf2_tama __riscv_vluxei8_v_i16mf2_m
#define vluxei8_v_i16m1_tama __riscv_vluxei8_v_i16m1_m
#define vluxei8_v_i16m2_tama __riscv_vluxei8_v_i16m2_m
#define vluxei8_v_i16m4_tama __riscv_vluxei8_v_i16m4_m
#define vluxei8_v_i16m8_tama __riscv_vluxei8_v_i16m8_m
#define vluxei16_v_i16mf4_tama __riscv_vluxei16_v_i16mf4_m
#define vluxei16_v_i16mf2_tama __riscv_vluxei16_v_i16mf2_m
#define vluxei16_v_i16m1_tama __riscv_vluxei16_v_i16m1_m
#define vluxei16_v_i16m2_tama __riscv_vluxei16_v_i16m2_m
#define vluxei16_v_i16m4_tama __riscv_vluxei16_v_i16m4_m
#define vluxei16_v_i16m8_tama __riscv_vluxei16_v_i16m8_m
#define vluxei32_v_i16mf4_tama __riscv_vluxei32_v_i16mf4_m
#define vluxei32_v_i16mf2_tama __riscv_vluxei32_v_i16mf2_m
#define vluxei32_v_i16m1_tama __riscv_vluxei32_v_i16m1_m
#define vluxei32_v_i16m2_tama __riscv_vluxei32_v_i16m2_m
#define vluxei32_v_i16m4_tama __riscv_vluxei32_v_i16m4_m
#define vluxei64_v_i16mf4_tama __riscv_vluxei64_v_i16mf4_m
#define vluxei64_v_i16mf2_tama __riscv_vluxei64_v_i16mf2_m
#define vluxei64_v_i16m1_tama __riscv_vluxei64_v_i16m1_m
#define vluxei64_v_i16m2_tama __riscv_vluxei64_v_i16m2_m
#define vluxei8_v_i32mf2_tama __riscv_vluxei8_v_i32mf2_m
#define vluxei8_v_i32m1_tama __riscv_vluxei8_v_i32m1_m
#define vluxei8_v_i32m2_tama __riscv_vluxei8_v_i32m2_m
#define vluxei8_v_i32m4_tama __riscv_vluxei8_v_i32m4_m
#define vluxei8_v_i32m8_tama __riscv_vluxei8_v_i32m8_m
#define vluxei16_v_i32mf2_tama __riscv_vluxei16_v_i32mf2_m
#define vluxei16_v_i32m1_tama __riscv_vluxei16_v_i32m1_m
#define vluxei16_v_i32m2_tama __riscv_vluxei16_v_i32m2_m
#define vluxei16_v_i32m4_tama __riscv_vluxei16_v_i32m4_m
#define vluxei16_v_i32m8_tama __riscv_vluxei16_v_i32m8_m
#define vluxei32_v_i32mf2_tama __riscv_vluxei32_v_i32mf2_m
#define vluxei32_v_i32m1_tama __riscv_vluxei32_v_i32m1_m
#define vluxei32_v_i32m2_tama __riscv_vluxei32_v_i32m2_m
#define vluxei32_v_i32m4_tama __riscv_vluxei32_v_i32m4_m
#define vluxei32_v_i32m8_tama __riscv_vluxei32_v_i32m8_m
#define vluxei64_v_i32mf2_tama __riscv_vluxei64_v_i32mf2_m
#define vluxei64_v_i32m1_tama __riscv_vluxei64_v_i32m1_m
#define vluxei64_v_i32m2_tama __riscv_vluxei64_v_i32m2_m
#define vluxei64_v_i32m4_tama __riscv_vluxei64_v_i32m4_m
#define vluxei8_v_i64m1_tama __riscv_vluxei8_v_i64m1_m
#define vluxei8_v_i64m2_tama __riscv_vluxei8_v_i64m2_m
#define vluxei8_v_i64m4_tama __riscv_vluxei8_v_i64m4_m
#define vluxei8_v_i64m8_tama __riscv_vluxei8_v_i64m8_m
#define vluxei16_v_i64m1_tama __riscv_vluxei16_v_i64m1_m
#define vluxei16_v_i64m2_tama __riscv_vluxei16_v_i64m2_m
#define vluxei16_v_i64m4_tama __riscv_vluxei16_v_i64m4_m
#define vluxei16_v_i64m8_tama __riscv_vluxei16_v_i64m8_m
#define vluxei32_v_i64m1_tama __riscv_vluxei32_v_i64m1_m
#define vluxei32_v_i64m2_tama __riscv_vluxei32_v_i64m2_m
#define vluxei32_v_i64m4_tama __riscv_vluxei32_v_i64m4_m
#define vluxei32_v_i64m8_tama __riscv_vluxei32_v_i64m8_m
#define vluxei64_v_i64m1_tama __riscv_vluxei64_v_i64m1_m
#define vluxei64_v_i64m2_tama __riscv_vluxei64_v_i64m2_m
#define vluxei64_v_i64m4_tama __riscv_vluxei64_v_i64m4_m
#define vluxei64_v_i64m8_tama __riscv_vluxei64_v_i64m8_m
#define vloxei8_v_u8mf8_tama __riscv_vloxei8_v_u8mf8_m
#define vloxei8_v_u8mf4_tama __riscv_vloxei8_v_u8mf4_m
#define vloxei8_v_u8mf2_tama __riscv_vloxei8_v_u8mf2_m
#define vloxei8_v_u8m1_tama __riscv_vloxei8_v_u8m1_m
#define vloxei8_v_u8m2_tama __riscv_vloxei8_v_u8m2_m
#define vloxei8_v_u8m4_tama __riscv_vloxei8_v_u8m4_m
#define vloxei8_v_u8m8_tama __riscv_vloxei8_v_u8m8_m
#define vloxei16_v_u8mf8_tama __riscv_vloxei16_v_u8mf8_m
#define vloxei16_v_u8mf4_tama __riscv_vloxei16_v_u8mf4_m
#define vloxei16_v_u8mf2_tama __riscv_vloxei16_v_u8mf2_m
#define vloxei16_v_u8m1_tama __riscv_vloxei16_v_u8m1_m
#define vloxei16_v_u8m2_tama __riscv_vloxei16_v_u8m2_m
#define vloxei16_v_u8m4_tama __riscv_vloxei16_v_u8m4_m
#define vloxei32_v_u8mf8_tama __riscv_vloxei32_v_u8mf8_m
#define vloxei32_v_u8mf4_tama __riscv_vloxei32_v_u8mf4_m
#define vloxei32_v_u8mf2_tama __riscv_vloxei32_v_u8mf2_m
#define vloxei32_v_u8m1_tama __riscv_vloxei32_v_u8m1_m
#define vloxei32_v_u8m2_tama __riscv_vloxei32_v_u8m2_m
#define vloxei64_v_u8mf8_tama __riscv_vloxei64_v_u8mf8_m
#define vloxei64_v_u8mf4_tama __riscv_vloxei64_v_u8mf4_m
#define vloxei64_v_u8mf2_tama __riscv_vloxei64_v_u8mf2_m
#define vloxei64_v_u8m1_tama __riscv_vloxei64_v_u8m1_m
#define vloxei8_v_u16mf4_tama __riscv_vloxei8_v_u16mf4_m
#define vloxei8_v_u16mf2_tama __riscv_vloxei8_v_u16mf2_m
#define vloxei8_v_u16m1_tama __riscv_vloxei8_v_u16m1_m
#define vloxei8_v_u16m2_tama __riscv_vloxei8_v_u16m2_m
#define vloxei8_v_u16m4_tama __riscv_vloxei8_v_u16m4_m
#define vloxei8_v_u16m8_tama __riscv_vloxei8_v_u16m8_m
#define vloxei16_v_u16mf4_tama __riscv_vloxei16_v_u16mf4_m
#define vloxei16_v_u16mf2_tama __riscv_vloxei16_v_u16mf2_m
#define vloxei16_v_u16m1_tama __riscv_vloxei16_v_u16m1_m
#define vloxei16_v_u16m2_tama __riscv_vloxei16_v_u16m2_m
#define vloxei16_v_u16m4_tama __riscv_vloxei16_v_u16m4_m
#define vloxei16_v_u16m8_tama __riscv_vloxei16_v_u16m8_m
#define vloxei32_v_u16mf4_tama __riscv_vloxei32_v_u16mf4_m
#define vloxei32_v_u16mf2_tama __riscv_vloxei32_v_u16mf2_m
#define vloxei32_v_u16m1_tama __riscv_vloxei32_v_u16m1_m
#define vloxei32_v_u16m2_tama __riscv_vloxei32_v_u16m2_m
#define vloxei32_v_u16m4_tama __riscv_vloxei32_v_u16m4_m
#define vloxei64_v_u16mf4_tama __riscv_vloxei64_v_u16mf4_m
#define vloxei64_v_u16mf2_tama __riscv_vloxei64_v_u16mf2_m
#define vloxei64_v_u16m1_tama __riscv_vloxei64_v_u16m1_m
#define vloxei64_v_u16m2_tama __riscv_vloxei64_v_u16m2_m
#define vloxei8_v_u32mf2_tama __riscv_vloxei8_v_u32mf2_m
#define vloxei8_v_u32m1_tama __riscv_vloxei8_v_u32m1_m
#define vloxei8_v_u32m2_tama __riscv_vloxei8_v_u32m2_m
#define vloxei8_v_u32m4_tama __riscv_vloxei8_v_u32m4_m
#define vloxei8_v_u32m8_tama __riscv_vloxei8_v_u32m8_m
#define vloxei16_v_u32mf2_tama __riscv_vloxei16_v_u32mf2_m
#define vloxei16_v_u32m1_tama __riscv_vloxei16_v_u32m1_m
#define vloxei16_v_u32m2_tama __riscv_vloxei16_v_u32m2_m
#define vloxei16_v_u32m4_tama __riscv_vloxei16_v_u32m4_m
#define vloxei16_v_u32m8_tama __riscv_vloxei16_v_u32m8_m
#define vloxei32_v_u32mf2_tama __riscv_vloxei32_v_u32mf2_m
#define vloxei32_v_u32m1_tama __riscv_vloxei32_v_u32m1_m
#define vloxei32_v_u32m2_tama __riscv_vloxei32_v_u32m2_m
#define vloxei32_v_u32m4_tama __riscv_vloxei32_v_u32m4_m
#define vloxei32_v_u32m8_tama __riscv_vloxei32_v_u32m8_m
#define vloxei64_v_u32mf2_tama __riscv_vloxei64_v_u32mf2_m
#define vloxei64_v_u32m1_tama __riscv_vloxei64_v_u32m1_m
#define vloxei64_v_u32m2_tama __riscv_vloxei64_v_u32m2_m
#define vloxei64_v_u32m4_tama __riscv_vloxei64_v_u32m4_m
#define vloxei8_v_u64m1_tama __riscv_vloxei8_v_u64m1_m
#define vloxei8_v_u64m2_tama __riscv_vloxei8_v_u64m2_m
#define vloxei8_v_u64m4_tama __riscv_vloxei8_v_u64m4_m
#define vloxei8_v_u64m8_tama __riscv_vloxei8_v_u64m8_m
#define vloxei16_v_u64m1_tama __riscv_vloxei16_v_u64m1_m
#define vloxei16_v_u64m2_tama __riscv_vloxei16_v_u64m2_m
#define vloxei16_v_u64m4_tama __riscv_vloxei16_v_u64m4_m
#define vloxei16_v_u64m8_tama __riscv_vloxei16_v_u64m8_m
#define vloxei32_v_u64m1_tama __riscv_vloxei32_v_u64m1_m
#define vloxei32_v_u64m2_tama __riscv_vloxei32_v_u64m2_m
#define vloxei32_v_u64m4_tama __riscv_vloxei32_v_u64m4_m
#define vloxei32_v_u64m8_tama __riscv_vloxei32_v_u64m8_m
#define vloxei64_v_u64m1_tama __riscv_vloxei64_v_u64m1_m
#define vloxei64_v_u64m2_tama __riscv_vloxei64_v_u64m2_m
#define vloxei64_v_u64m4_tama __riscv_vloxei64_v_u64m4_m
#define vloxei64_v_u64m8_tama __riscv_vloxei64_v_u64m8_m
#define vluxei8_v_u8mf8_tama __riscv_vluxei8_v_u8mf8_m
#define vluxei8_v_u8mf4_tama __riscv_vluxei8_v_u8mf4_m
#define vluxei8_v_u8mf2_tama __riscv_vluxei8_v_u8mf2_m
#define vluxei8_v_u8m1_tama __riscv_vluxei8_v_u8m1_m
#define vluxei8_v_u8m2_tama __riscv_vluxei8_v_u8m2_m
#define vluxei8_v_u8m4_tama __riscv_vluxei8_v_u8m4_m
#define vluxei8_v_u8m8_tama __riscv_vluxei8_v_u8m8_m
#define vluxei16_v_u8mf8_tama __riscv_vluxei16_v_u8mf8_m
#define vluxei16_v_u8mf4_tama __riscv_vluxei16_v_u8mf4_m
#define vluxei16_v_u8mf2_tama __riscv_vluxei16_v_u8mf2_m
#define vluxei16_v_u8m1_tama __riscv_vluxei16_v_u8m1_m
#define vluxei16_v_u8m2_tama __riscv_vluxei16_v_u8m2_m
#define vluxei16_v_u8m4_tama __riscv_vluxei16_v_u8m4_m
#define vluxei32_v_u8mf8_tama __riscv_vluxei32_v_u8mf8_m
#define vluxei32_v_u8mf4_tama __riscv_vluxei32_v_u8mf4_m
#define vluxei32_v_u8mf2_tama __riscv_vluxei32_v_u8mf2_m
#define vluxei32_v_u8m1_tama __riscv_vluxei32_v_u8m1_m
#define vluxei32_v_u8m2_tama __riscv_vluxei32_v_u8m2_m
#define vluxei64_v_u8mf8_tama __riscv_vluxei64_v_u8mf8_m
#define vluxei64_v_u8mf4_tama __riscv_vluxei64_v_u8mf4_m
#define vluxei64_v_u8mf2_tama __riscv_vluxei64_v_u8mf2_m
#define vluxei64_v_u8m1_tama __riscv_vluxei64_v_u8m1_m
#define vluxei8_v_u16mf4_tama __riscv_vluxei8_v_u16mf4_m
#define vluxei8_v_u16mf2_tama __riscv_vluxei8_v_u16mf2_m
#define vluxei8_v_u16m1_tama __riscv_vluxei8_v_u16m1_m
#define vluxei8_v_u16m2_tama __riscv_vluxei8_v_u16m2_m
#define vluxei8_v_u16m4_tama __riscv_vluxei8_v_u16m4_m
#define vluxei8_v_u16m8_tama __riscv_vluxei8_v_u16m8_m
#define vluxei16_v_u16mf4_tama __riscv_vluxei16_v_u16mf4_m
#define vluxei16_v_u16mf2_tama __riscv_vluxei16_v_u16mf2_m
#define vluxei16_v_u16m1_tama __riscv_vluxei16_v_u16m1_m
#define vluxei16_v_u16m2_tama __riscv_vluxei16_v_u16m2_m
#define vluxei16_v_u16m4_tama __riscv_vluxei16_v_u16m4_m
#define vluxei16_v_u16m8_tama __riscv_vluxei16_v_u16m8_m
#define vluxei32_v_u16mf4_tama __riscv_vluxei32_v_u16mf4_m
#define vluxei32_v_u16mf2_tama __riscv_vluxei32_v_u16mf2_m
#define vluxei32_v_u16m1_tama __riscv_vluxei32_v_u16m1_m
#define vluxei32_v_u16m2_tama __riscv_vluxei32_v_u16m2_m
#define vluxei32_v_u16m4_tama __riscv_vluxei32_v_u16m4_m
#define vluxei64_v_u16mf4_tama __riscv_vluxei64_v_u16mf4_m
#define vluxei64_v_u16mf2_tama __riscv_vluxei64_v_u16mf2_m
#define vluxei64_v_u16m1_tama __riscv_vluxei64_v_u16m1_m
#define vluxei64_v_u16m2_tama __riscv_vluxei64_v_u16m2_m
#define vluxei8_v_u32mf2_tama __riscv_vluxei8_v_u32mf2_m
#define vluxei8_v_u32m1_tama __riscv_vluxei8_v_u32m1_m
#define vluxei8_v_u32m2_tama __riscv_vluxei8_v_u32m2_m
#define vluxei8_v_u32m4_tama __riscv_vluxei8_v_u32m4_m
#define vluxei8_v_u32m8_tama __riscv_vluxei8_v_u32m8_m
#define vluxei16_v_u32mf2_tama __riscv_vluxei16_v_u32mf2_m
#define vluxei16_v_u32m1_tama __riscv_vluxei16_v_u32m1_m
#define vluxei16_v_u32m2_tama __riscv_vluxei16_v_u32m2_m
#define vluxei16_v_u32m4_tama __riscv_vluxei16_v_u32m4_m
#define vluxei16_v_u32m8_tama __riscv_vluxei16_v_u32m8_m
#define vluxei32_v_u32mf2_tama __riscv_vluxei32_v_u32mf2_m
#define vluxei32_v_u32m1_tama __riscv_vluxei32_v_u32m1_m
#define vluxei32_v_u32m2_tama __riscv_vluxei32_v_u32m2_m
#define vluxei32_v_u32m4_tama __riscv_vluxei32_v_u32m4_m
#define vluxei32_v_u32m8_tama __riscv_vluxei32_v_u32m8_m
#define vluxei64_v_u32mf2_tama __riscv_vluxei64_v_u32mf2_m
#define vluxei64_v_u32m1_tama __riscv_vluxei64_v_u32m1_m
#define vluxei64_v_u32m2_tama __riscv_vluxei64_v_u32m2_m
#define vluxei64_v_u32m4_tama __riscv_vluxei64_v_u32m4_m
#define vluxei8_v_u64m1_tama __riscv_vluxei8_v_u64m1_m
#define vluxei8_v_u64m2_tama __riscv_vluxei8_v_u64m2_m
#define vluxei8_v_u64m4_tama __riscv_vluxei8_v_u64m4_m
#define vluxei8_v_u64m8_tama __riscv_vluxei8_v_u64m8_m
#define vluxei16_v_u64m1_tama __riscv_vluxei16_v_u64m1_m
#define vluxei16_v_u64m2_tama __riscv_vluxei16_v_u64m2_m
#define vluxei16_v_u64m4_tama __riscv_vluxei16_v_u64m4_m
#define vluxei16_v_u64m8_tama __riscv_vluxei16_v_u64m8_m
#define vluxei32_v_u64m1_tama __riscv_vluxei32_v_u64m1_m
#define vluxei32_v_u64m2_tama __riscv_vluxei32_v_u64m2_m
#define vluxei32_v_u64m4_tama __riscv_vluxei32_v_u64m4_m
#define vluxei32_v_u64m8_tama __riscv_vluxei32_v_u64m8_m
#define vluxei64_v_u64m1_tama __riscv_vluxei64_v_u64m1_m
#define vluxei64_v_u64m2_tama __riscv_vluxei64_v_u64m2_m
#define vluxei64_v_u64m4_tama __riscv_vluxei64_v_u64m4_m
#define vluxei64_v_u64m8_tama __riscv_vluxei64_v_u64m8_m
// masked functions
#define vloxei8_v_f16mf4_tamu __riscv_vloxei8_v_f16mf4_mu
#define vloxei8_v_f16mf2_tamu __riscv_vloxei8_v_f16mf2_mu
#define vloxei8_v_f16m1_tamu __riscv_vloxei8_v_f16m1_mu
#define vloxei8_v_f16m2_tamu __riscv_vloxei8_v_f16m2_mu
#define vloxei8_v_f16m4_tamu __riscv_vloxei8_v_f16m4_mu
#define vloxei8_v_f16m8_tamu __riscv_vloxei8_v_f16m8_mu
#define vloxei16_v_f16mf4_tamu __riscv_vloxei16_v_f16mf4_mu
#define vloxei16_v_f16mf2_tamu __riscv_vloxei16_v_f16mf2_mu
#define vloxei16_v_f16m1_tamu __riscv_vloxei16_v_f16m1_mu
#define vloxei16_v_f16m2_tamu __riscv_vloxei16_v_f16m2_mu
#define vloxei16_v_f16m4_tamu __riscv_vloxei16_v_f16m4_mu
#define vloxei16_v_f16m8_tamu __riscv_vloxei16_v_f16m8_mu
#define vloxei32_v_f16mf4_tamu __riscv_vloxei32_v_f16mf4_mu
#define vloxei32_v_f16mf2_tamu __riscv_vloxei32_v_f16mf2_mu
#define vloxei32_v_f16m1_tamu __riscv_vloxei32_v_f16m1_mu
#define vloxei32_v_f16m2_tamu __riscv_vloxei32_v_f16m2_mu
#define vloxei32_v_f16m4_tamu __riscv_vloxei32_v_f16m4_mu
#define vloxei64_v_f16mf4_tamu __riscv_vloxei64_v_f16mf4_mu
#define vloxei64_v_f16mf2_tamu __riscv_vloxei64_v_f16mf2_mu
#define vloxei64_v_f16m1_tamu __riscv_vloxei64_v_f16m1_mu
#define vloxei64_v_f16m2_tamu __riscv_vloxei64_v_f16m2_mu
#define vloxei8_v_f32mf2_tamu __riscv_vloxei8_v_f32mf2_mu
#define vloxei8_v_f32m1_tamu __riscv_vloxei8_v_f32m1_mu
#define vloxei8_v_f32m2_tamu __riscv_vloxei8_v_f32m2_mu
#define vloxei8_v_f32m4_tamu __riscv_vloxei8_v_f32m4_mu
#define vloxei8_v_f32m8_tamu __riscv_vloxei8_v_f32m8_mu
#define vloxei16_v_f32mf2_tamu __riscv_vloxei16_v_f32mf2_mu
#define vloxei16_v_f32m1_tamu __riscv_vloxei16_v_f32m1_mu
#define vloxei16_v_f32m2_tamu __riscv_vloxei16_v_f32m2_mu
#define vloxei16_v_f32m4_tamu __riscv_vloxei16_v_f32m4_mu
#define vloxei16_v_f32m8_tamu __riscv_vloxei16_v_f32m8_mu
#define vloxei32_v_f32mf2_tamu __riscv_vloxei32_v_f32mf2_mu
#define vloxei32_v_f32m1_tamu __riscv_vloxei32_v_f32m1_mu
#define vloxei32_v_f32m2_tamu __riscv_vloxei32_v_f32m2_mu
#define vloxei32_v_f32m4_tamu __riscv_vloxei32_v_f32m4_mu
#define vloxei32_v_f32m8_tamu __riscv_vloxei32_v_f32m8_mu
#define vloxei64_v_f32mf2_tamu __riscv_vloxei64_v_f32mf2_mu
#define vloxei64_v_f32m1_tamu __riscv_vloxei64_v_f32m1_mu
#define vloxei64_v_f32m2_tamu __riscv_vloxei64_v_f32m2_mu
#define vloxei64_v_f32m4_tamu __riscv_vloxei64_v_f32m4_mu
#define vloxei8_v_f64m1_tamu __riscv_vloxei8_v_f64m1_mu
#define vloxei8_v_f64m2_tamu __riscv_vloxei8_v_f64m2_mu
#define vloxei8_v_f64m4_tamu __riscv_vloxei8_v_f64m4_mu
#define vloxei8_v_f64m8_tamu __riscv_vloxei8_v_f64m8_mu
#define vloxei16_v_f64m1_tamu __riscv_vloxei16_v_f64m1_mu
#define vloxei16_v_f64m2_tamu __riscv_vloxei16_v_f64m2_mu
#define vloxei16_v_f64m4_tamu __riscv_vloxei16_v_f64m4_mu
#define vloxei16_v_f64m8_tamu __riscv_vloxei16_v_f64m8_mu
#define vloxei32_v_f64m1_tamu __riscv_vloxei32_v_f64m1_mu
#define vloxei32_v_f64m2_tamu __riscv_vloxei32_v_f64m2_mu
#define vloxei32_v_f64m4_tamu __riscv_vloxei32_v_f64m4_mu
#define vloxei32_v_f64m8_tamu __riscv_vloxei32_v_f64m8_mu
#define vloxei64_v_f64m1_tamu __riscv_vloxei64_v_f64m1_mu
#define vloxei64_v_f64m2_tamu __riscv_vloxei64_v_f64m2_mu
#define vloxei64_v_f64m4_tamu __riscv_vloxei64_v_f64m4_mu
#define vloxei64_v_f64m8_tamu __riscv_vloxei64_v_f64m8_mu
#define vluxei8_v_f16mf4_tamu __riscv_vluxei8_v_f16mf4_mu
#define vluxei8_v_f16mf2_tamu __riscv_vluxei8_v_f16mf2_mu
#define vluxei8_v_f16m1_tamu __riscv_vluxei8_v_f16m1_mu
#define vluxei8_v_f16m2_tamu __riscv_vluxei8_v_f16m2_mu
#define vluxei8_v_f16m4_tamu __riscv_vluxei8_v_f16m4_mu
#define vluxei8_v_f16m8_tamu __riscv_vluxei8_v_f16m8_mu
#define vluxei16_v_f16mf4_tamu __riscv_vluxei16_v_f16mf4_mu
#define vluxei16_v_f16mf2_tamu __riscv_vluxei16_v_f16mf2_mu
#define vluxei16_v_f16m1_tamu __riscv_vluxei16_v_f16m1_mu
#define vluxei16_v_f16m2_tamu __riscv_vluxei16_v_f16m2_mu
#define vluxei16_v_f16m4_tamu __riscv_vluxei16_v_f16m4_mu
#define vluxei16_v_f16m8_tamu __riscv_vluxei16_v_f16m8_mu
#define vluxei32_v_f16mf4_tamu __riscv_vluxei32_v_f16mf4_mu
#define vluxei32_v_f16mf2_tamu __riscv_vluxei32_v_f16mf2_mu
#define vluxei32_v_f16m1_tamu __riscv_vluxei32_v_f16m1_mu
#define vluxei32_v_f16m2_tamu __riscv_vluxei32_v_f16m2_mu
#define vluxei32_v_f16m4_tamu __riscv_vluxei32_v_f16m4_mu
#define vluxei64_v_f16mf4_tamu __riscv_vluxei64_v_f16mf4_mu
#define vluxei64_v_f16mf2_tamu __riscv_vluxei64_v_f16mf2_mu
#define vluxei64_v_f16m1_tamu __riscv_vluxei64_v_f16m1_mu
#define vluxei64_v_f16m2_tamu __riscv_vluxei64_v_f16m2_mu
#define vluxei8_v_f32mf2_tamu __riscv_vluxei8_v_f32mf2_mu
#define vluxei8_v_f32m1_tamu __riscv_vluxei8_v_f32m1_mu
#define vluxei8_v_f32m2_tamu __riscv_vluxei8_v_f32m2_mu
#define vluxei8_v_f32m4_tamu __riscv_vluxei8_v_f32m4_mu
#define vluxei8_v_f32m8_tamu __riscv_vluxei8_v_f32m8_mu
#define vluxei16_v_f32mf2_tamu __riscv_vluxei16_v_f32mf2_mu
#define vluxei16_v_f32m1_tamu __riscv_vluxei16_v_f32m1_mu
#define vluxei16_v_f32m2_tamu __riscv_vluxei16_v_f32m2_mu
#define vluxei16_v_f32m4_tamu __riscv_vluxei16_v_f32m4_mu
#define vluxei16_v_f32m8_tamu __riscv_vluxei16_v_f32m8_mu
#define vluxei32_v_f32mf2_tamu __riscv_vluxei32_v_f32mf2_mu
#define vluxei32_v_f32m1_tamu __riscv_vluxei32_v_f32m1_mu
#define vluxei32_v_f32m2_tamu __riscv_vluxei32_v_f32m2_mu
#define vluxei32_v_f32m4_tamu __riscv_vluxei32_v_f32m4_mu
#define vluxei32_v_f32m8_tamu __riscv_vluxei32_v_f32m8_mu
#define vluxei64_v_f32mf2_tamu __riscv_vluxei64_v_f32mf2_mu
#define vluxei64_v_f32m1_tamu __riscv_vluxei64_v_f32m1_mu
#define vluxei64_v_f32m2_tamu __riscv_vluxei64_v_f32m2_mu
#define vluxei64_v_f32m4_tamu __riscv_vluxei64_v_f32m4_mu
#define vluxei8_v_f64m1_tamu __riscv_vluxei8_v_f64m1_mu
#define vluxei8_v_f64m2_tamu __riscv_vluxei8_v_f64m2_mu
#define vluxei8_v_f64m4_tamu __riscv_vluxei8_v_f64m4_mu
#define vluxei8_v_f64m8_tamu __riscv_vluxei8_v_f64m8_mu
#define vluxei16_v_f64m1_tamu __riscv_vluxei16_v_f64m1_mu
#define vluxei16_v_f64m2_tamu __riscv_vluxei16_v_f64m2_mu
#define vluxei16_v_f64m4_tamu __riscv_vluxei16_v_f64m4_mu
#define vluxei16_v_f64m8_tamu __riscv_vluxei16_v_f64m8_mu
#define vluxei32_v_f64m1_tamu __riscv_vluxei32_v_f64m1_mu
#define vluxei32_v_f64m2_tamu __riscv_vluxei32_v_f64m2_mu
#define vluxei32_v_f64m4_tamu __riscv_vluxei32_v_f64m4_mu
#define vluxei32_v_f64m8_tamu __riscv_vluxei32_v_f64m8_mu
#define vluxei64_v_f64m1_tamu __riscv_vluxei64_v_f64m1_mu
#define vluxei64_v_f64m2_tamu __riscv_vluxei64_v_f64m2_mu
#define vluxei64_v_f64m4_tamu __riscv_vluxei64_v_f64m4_mu
#define vluxei64_v_f64m8_tamu __riscv_vluxei64_v_f64m8_mu
#define vloxei8_v_i8mf8_tamu __riscv_vloxei8_v_i8mf8_mu
#define vloxei8_v_i8mf4_tamu __riscv_vloxei8_v_i8mf4_mu
#define vloxei8_v_i8mf2_tamu __riscv_vloxei8_v_i8mf2_mu
#define vloxei8_v_i8m1_tamu __riscv_vloxei8_v_i8m1_mu
#define vloxei8_v_i8m2_tamu __riscv_vloxei8_v_i8m2_mu
#define vloxei8_v_i8m4_tamu __riscv_vloxei8_v_i8m4_mu
#define vloxei8_v_i8m8_tamu __riscv_vloxei8_v_i8m8_mu
#define vloxei16_v_i8mf8_tamu __riscv_vloxei16_v_i8mf8_mu
#define vloxei16_v_i8mf4_tamu __riscv_vloxei16_v_i8mf4_mu
#define vloxei16_v_i8mf2_tamu __riscv_vloxei16_v_i8mf2_mu
#define vloxei16_v_i8m1_tamu __riscv_vloxei16_v_i8m1_mu
#define vloxei16_v_i8m2_tamu __riscv_vloxei16_v_i8m2_mu
#define vloxei16_v_i8m4_tamu __riscv_vloxei16_v_i8m4_mu
#define vloxei32_v_i8mf8_tamu __riscv_vloxei32_v_i8mf8_mu
#define vloxei32_v_i8mf4_tamu __riscv_vloxei32_v_i8mf4_mu
#define vloxei32_v_i8mf2_tamu __riscv_vloxei32_v_i8mf2_mu
#define vloxei32_v_i8m1_tamu __riscv_vloxei32_v_i8m1_mu
#define vloxei32_v_i8m2_tamu __riscv_vloxei32_v_i8m2_mu
#define vloxei64_v_i8mf8_tamu __riscv_vloxei64_v_i8mf8_mu
#define vloxei64_v_i8mf4_tamu __riscv_vloxei64_v_i8mf4_mu
#define vloxei64_v_i8mf2_tamu __riscv_vloxei64_v_i8mf2_mu
#define vloxei64_v_i8m1_tamu __riscv_vloxei64_v_i8m1_mu
#define vloxei8_v_i16mf4_tamu __riscv_vloxei8_v_i16mf4_mu
#define vloxei8_v_i16mf2_tamu __riscv_vloxei8_v_i16mf2_mu
#define vloxei8_v_i16m1_tamu __riscv_vloxei8_v_i16m1_mu
#define vloxei8_v_i16m2_tamu __riscv_vloxei8_v_i16m2_mu
#define vloxei8_v_i16m4_tamu __riscv_vloxei8_v_i16m4_mu
#define vloxei8_v_i16m8_tamu __riscv_vloxei8_v_i16m8_mu
#define vloxei16_v_i16mf4_tamu __riscv_vloxei16_v_i16mf4_mu
#define vloxei16_v_i16mf2_tamu __riscv_vloxei16_v_i16mf2_mu
#define vloxei16_v_i16m1_tamu __riscv_vloxei16_v_i16m1_mu
#define vloxei16_v_i16m2_tamu __riscv_vloxei16_v_i16m2_mu
#define vloxei16_v_i16m4_tamu __riscv_vloxei16_v_i16m4_mu
#define vloxei16_v_i16m8_tamu __riscv_vloxei16_v_i16m8_mu
#define vloxei32_v_i16mf4_tamu __riscv_vloxei32_v_i16mf4_mu
#define vloxei32_v_i16mf2_tamu __riscv_vloxei32_v_i16mf2_mu
#define vloxei32_v_i16m1_tamu __riscv_vloxei32_v_i16m1_mu
#define vloxei32_v_i16m2_tamu __riscv_vloxei32_v_i16m2_mu
#define vloxei32_v_i16m4_tamu __riscv_vloxei32_v_i16m4_mu
#define vloxei64_v_i16mf4_tamu __riscv_vloxei64_v_i16mf4_mu
#define vloxei64_v_i16mf2_tamu __riscv_vloxei64_v_i16mf2_mu
#define vloxei64_v_i16m1_tamu __riscv_vloxei64_v_i16m1_mu
#define vloxei64_v_i16m2_tamu __riscv_vloxei64_v_i16m2_mu
#define vloxei8_v_i32mf2_tamu __riscv_vloxei8_v_i32mf2_mu
#define vloxei8_v_i32m1_tamu __riscv_vloxei8_v_i32m1_mu
#define vloxei8_v_i32m2_tamu __riscv_vloxei8_v_i32m2_mu
#define vloxei8_v_i32m4_tamu __riscv_vloxei8_v_i32m4_mu
#define vloxei8_v_i32m8_tamu __riscv_vloxei8_v_i32m8_mu
#define vloxei16_v_i32mf2_tamu __riscv_vloxei16_v_i32mf2_mu
#define vloxei16_v_i32m1_tamu __riscv_vloxei16_v_i32m1_mu
#define vloxei16_v_i32m2_tamu __riscv_vloxei16_v_i32m2_mu
#define vloxei16_v_i32m4_tamu __riscv_vloxei16_v_i32m4_mu
#define vloxei16_v_i32m8_tamu __riscv_vloxei16_v_i32m8_mu
#define vloxei32_v_i32mf2_tamu __riscv_vloxei32_v_i32mf2_mu
#define vloxei32_v_i32m1_tamu __riscv_vloxei32_v_i32m1_mu
#define vloxei32_v_i32m2_tamu __riscv_vloxei32_v_i32m2_mu
#define vloxei32_v_i32m4_tamu __riscv_vloxei32_v_i32m4_mu
#define vloxei32_v_i32m8_tamu __riscv_vloxei32_v_i32m8_mu
#define vloxei64_v_i32mf2_tamu __riscv_vloxei64_v_i32mf2_mu
#define vloxei64_v_i32m1_tamu __riscv_vloxei64_v_i32m1_mu
#define vloxei64_v_i32m2_tamu __riscv_vloxei64_v_i32m2_mu
#define vloxei64_v_i32m4_tamu __riscv_vloxei64_v_i32m4_mu
#define vloxei8_v_i64m1_tamu __riscv_vloxei8_v_i64m1_mu
#define vloxei8_v_i64m2_tamu __riscv_vloxei8_v_i64m2_mu
#define vloxei8_v_i64m4_tamu __riscv_vloxei8_v_i64m4_mu
#define vloxei8_v_i64m8_tamu __riscv_vloxei8_v_i64m8_mu
#define vloxei16_v_i64m1_tamu __riscv_vloxei16_v_i64m1_mu
#define vloxei16_v_i64m2_tamu __riscv_vloxei16_v_i64m2_mu
#define vloxei16_v_i64m4_tamu __riscv_vloxei16_v_i64m4_mu
#define vloxei16_v_i64m8_tamu __riscv_vloxei16_v_i64m8_mu
#define vloxei32_v_i64m1_tamu __riscv_vloxei32_v_i64m1_mu
#define vloxei32_v_i64m2_tamu __riscv_vloxei32_v_i64m2_mu
#define vloxei32_v_i64m4_tamu __riscv_vloxei32_v_i64m4_mu
#define vloxei32_v_i64m8_tamu __riscv_vloxei32_v_i64m8_mu
#define vloxei64_v_i64m1_tamu __riscv_vloxei64_v_i64m1_mu
#define vloxei64_v_i64m2_tamu __riscv_vloxei64_v_i64m2_mu
#define vloxei64_v_i64m4_tamu __riscv_vloxei64_v_i64m4_mu
#define vloxei64_v_i64m8_tamu __riscv_vloxei64_v_i64m8_mu
#define vluxei8_v_i8mf8_tamu __riscv_vluxei8_v_i8mf8_mu
#define vluxei8_v_i8mf4_tamu __riscv_vluxei8_v_i8mf4_mu
#define vluxei8_v_i8mf2_tamu __riscv_vluxei8_v_i8mf2_mu
#define vluxei8_v_i8m1_tamu __riscv_vluxei8_v_i8m1_mu
#define vluxei8_v_i8m2_tamu __riscv_vluxei8_v_i8m2_mu
#define vluxei8_v_i8m4_tamu __riscv_vluxei8_v_i8m4_mu
#define vluxei8_v_i8m8_tamu __riscv_vluxei8_v_i8m8_mu
#define vluxei16_v_i8mf8_tamu __riscv_vluxei16_v_i8mf8_mu
#define vluxei16_v_i8mf4_tamu __riscv_vluxei16_v_i8mf4_mu
#define vluxei16_v_i8mf2_tamu __riscv_vluxei16_v_i8mf2_mu
#define vluxei16_v_i8m1_tamu __riscv_vluxei16_v_i8m1_mu
#define vluxei16_v_i8m2_tamu __riscv_vluxei16_v_i8m2_mu
#define vluxei16_v_i8m4_tamu __riscv_vluxei16_v_i8m4_mu
#define vluxei32_v_i8mf8_tamu __riscv_vluxei32_v_i8mf8_mu
#define vluxei32_v_i8mf4_tamu __riscv_vluxei32_v_i8mf4_mu
#define vluxei32_v_i8mf2_tamu __riscv_vluxei32_v_i8mf2_mu
#define vluxei32_v_i8m1_tamu __riscv_vluxei32_v_i8m1_mu
#define vluxei32_v_i8m2_tamu __riscv_vluxei32_v_i8m2_mu
#define vluxei64_v_i8mf8_tamu __riscv_vluxei64_v_i8mf8_mu
#define vluxei64_v_i8mf4_tamu __riscv_vluxei64_v_i8mf4_mu
#define vluxei64_v_i8mf2_tamu __riscv_vluxei64_v_i8mf2_mu
#define vluxei64_v_i8m1_tamu __riscv_vluxei64_v_i8m1_mu
#define vluxei8_v_i16mf4_tamu __riscv_vluxei8_v_i16mf4_mu
#define vluxei8_v_i16mf2_tamu __riscv_vluxei8_v_i16mf2_mu
#define vluxei8_v_i16m1_tamu __riscv_vluxei8_v_i16m1_mu
#define vluxei8_v_i16m2_tamu __riscv_vluxei8_v_i16m2_mu
#define vluxei8_v_i16m4_tamu __riscv_vluxei8_v_i16m4_mu
#define vluxei8_v_i16m8_tamu __riscv_vluxei8_v_i16m8_mu
#define vluxei16_v_i16mf4_tamu __riscv_vluxei16_v_i16mf4_mu
#define vluxei16_v_i16mf2_tamu __riscv_vluxei16_v_i16mf2_mu
#define vluxei16_v_i16m1_tamu __riscv_vluxei16_v_i16m1_mu
#define vluxei16_v_i16m2_tamu __riscv_vluxei16_v_i16m2_mu
#define vluxei16_v_i16m4_tamu __riscv_vluxei16_v_i16m4_mu
#define vluxei16_v_i16m8_tamu __riscv_vluxei16_v_i16m8_mu
#define vluxei32_v_i16mf4_tamu __riscv_vluxei32_v_i16mf4_mu
#define vluxei32_v_i16mf2_tamu __riscv_vluxei32_v_i16mf2_mu
#define vluxei32_v_i16m1_tamu __riscv_vluxei32_v_i16m1_mu
#define vluxei32_v_i16m2_tamu __riscv_vluxei32_v_i16m2_mu
#define vluxei32_v_i16m4_tamu __riscv_vluxei32_v_i16m4_mu
#define vluxei64_v_i16mf4_tamu __riscv_vluxei64_v_i16mf4_mu
#define vluxei64_v_i16mf2_tamu __riscv_vluxei64_v_i16mf2_mu
#define vluxei64_v_i16m1_tamu __riscv_vluxei64_v_i16m1_mu
#define vluxei64_v_i16m2_tamu __riscv_vluxei64_v_i16m2_mu
#define vluxei8_v_i32mf2_tamu __riscv_vluxei8_v_i32mf2_mu
#define vluxei8_v_i32m1_tamu __riscv_vluxei8_v_i32m1_mu
#define vluxei8_v_i32m2_tamu __riscv_vluxei8_v_i32m2_mu
#define vluxei8_v_i32m4_tamu __riscv_vluxei8_v_i32m4_mu
#define vluxei8_v_i32m8_tamu __riscv_vluxei8_v_i32m8_mu
#define vluxei16_v_i32mf2_tamu __riscv_vluxei16_v_i32mf2_mu
#define vluxei16_v_i32m1_tamu __riscv_vluxei16_v_i32m1_mu
#define vluxei16_v_i32m2_tamu __riscv_vluxei16_v_i32m2_mu
#define vluxei16_v_i32m4_tamu __riscv_vluxei16_v_i32m4_mu
#define vluxei16_v_i32m8_tamu __riscv_vluxei16_v_i32m8_mu
#define vluxei32_v_i32mf2_tamu __riscv_vluxei32_v_i32mf2_mu
#define vluxei32_v_i32m1_tamu __riscv_vluxei32_v_i32m1_mu
#define vluxei32_v_i32m2_tamu __riscv_vluxei32_v_i32m2_mu
#define vluxei32_v_i32m4_tamu __riscv_vluxei32_v_i32m4_mu
#define vluxei32_v_i32m8_tamu __riscv_vluxei32_v_i32m8_mu
#define vluxei64_v_i32mf2_tamu __riscv_vluxei64_v_i32mf2_mu
#define vluxei64_v_i32m1_tamu __riscv_vluxei64_v_i32m1_mu
#define vluxei64_v_i32m2_tamu __riscv_vluxei64_v_i32m2_mu
#define vluxei64_v_i32m4_tamu __riscv_vluxei64_v_i32m4_mu
#define vluxei8_v_i64m1_tamu __riscv_vluxei8_v_i64m1_mu
#define vluxei8_v_i64m2_tamu __riscv_vluxei8_v_i64m2_mu
#define vluxei8_v_i64m4_tamu __riscv_vluxei8_v_i64m4_mu
#define vluxei8_v_i64m8_tamu __riscv_vluxei8_v_i64m8_mu
#define vluxei16_v_i64m1_tamu __riscv_vluxei16_v_i64m1_mu
#define vluxei16_v_i64m2_tamu __riscv_vluxei16_v_i64m2_mu
#define vluxei16_v_i64m4_tamu __riscv_vluxei16_v_i64m4_mu
#define vluxei16_v_i64m8_tamu __riscv_vluxei16_v_i64m8_mu
#define vluxei32_v_i64m1_tamu __riscv_vluxei32_v_i64m1_mu
#define vluxei32_v_i64m2_tamu __riscv_vluxei32_v_i64m2_mu
#define vluxei32_v_i64m4_tamu __riscv_vluxei32_v_i64m4_mu
#define vluxei32_v_i64m8_tamu __riscv_vluxei32_v_i64m8_mu
#define vluxei64_v_i64m1_tamu __riscv_vluxei64_v_i64m1_mu
#define vluxei64_v_i64m2_tamu __riscv_vluxei64_v_i64m2_mu
#define vluxei64_v_i64m4_tamu __riscv_vluxei64_v_i64m4_mu
#define vluxei64_v_i64m8_tamu __riscv_vluxei64_v_i64m8_mu
#define vloxei8_v_u8mf8_tamu __riscv_vloxei8_v_u8mf8_mu
#define vloxei8_v_u8mf4_tamu __riscv_vloxei8_v_u8mf4_mu
#define vloxei8_v_u8mf2_tamu __riscv_vloxei8_v_u8mf2_mu
#define vloxei8_v_u8m1_tamu __riscv_vloxei8_v_u8m1_mu
#define vloxei8_v_u8m2_tamu __riscv_vloxei8_v_u8m2_mu
#define vloxei8_v_u8m4_tamu __riscv_vloxei8_v_u8m4_mu
#define vloxei8_v_u8m8_tamu __riscv_vloxei8_v_u8m8_mu
#define vloxei16_v_u8mf8_tamu __riscv_vloxei16_v_u8mf8_mu
#define vloxei16_v_u8mf4_tamu __riscv_vloxei16_v_u8mf4_mu
#define vloxei16_v_u8mf2_tamu __riscv_vloxei16_v_u8mf2_mu
#define vloxei16_v_u8m1_tamu __riscv_vloxei16_v_u8m1_mu
#define vloxei16_v_u8m2_tamu __riscv_vloxei16_v_u8m2_mu
#define vloxei16_v_u8m4_tamu __riscv_vloxei16_v_u8m4_mu
#define vloxei32_v_u8mf8_tamu __riscv_vloxei32_v_u8mf8_mu
#define vloxei32_v_u8mf4_tamu __riscv_vloxei32_v_u8mf4_mu
#define vloxei32_v_u8mf2_tamu __riscv_vloxei32_v_u8mf2_mu
#define vloxei32_v_u8m1_tamu __riscv_vloxei32_v_u8m1_mu
#define vloxei32_v_u8m2_tamu __riscv_vloxei32_v_u8m2_mu
#define vloxei64_v_u8mf8_tamu __riscv_vloxei64_v_u8mf8_mu
#define vloxei64_v_u8mf4_tamu __riscv_vloxei64_v_u8mf4_mu
#define vloxei64_v_u8mf2_tamu __riscv_vloxei64_v_u8mf2_mu
#define vloxei64_v_u8m1_tamu __riscv_vloxei64_v_u8m1_mu
#define vloxei8_v_u16mf4_tamu __riscv_vloxei8_v_u16mf4_mu
#define vloxei8_v_u16mf2_tamu __riscv_vloxei8_v_u16mf2_mu
#define vloxei8_v_u16m1_tamu __riscv_vloxei8_v_u16m1_mu
#define vloxei8_v_u16m2_tamu __riscv_vloxei8_v_u16m2_mu
#define vloxei8_v_u16m4_tamu __riscv_vloxei8_v_u16m4_mu
#define vloxei8_v_u16m8_tamu __riscv_vloxei8_v_u16m8_mu
#define vloxei16_v_u16mf4_tamu __riscv_vloxei16_v_u16mf4_mu
#define vloxei16_v_u16mf2_tamu __riscv_vloxei16_v_u16mf2_mu
#define vloxei16_v_u16m1_tamu __riscv_vloxei16_v_u16m1_mu
#define vloxei16_v_u16m2_tamu __riscv_vloxei16_v_u16m2_mu
#define vloxei16_v_u16m4_tamu __riscv_vloxei16_v_u16m4_mu
#define vloxei16_v_u16m8_tamu __riscv_vloxei16_v_u16m8_mu
#define vloxei32_v_u16mf4_tamu __riscv_vloxei32_v_u16mf4_mu
#define vloxei32_v_u16mf2_tamu __riscv_vloxei32_v_u16mf2_mu
#define vloxei32_v_u16m1_tamu __riscv_vloxei32_v_u16m1_mu
#define vloxei32_v_u16m2_tamu __riscv_vloxei32_v_u16m2_mu
#define vloxei32_v_u16m4_tamu __riscv_vloxei32_v_u16m4_mu
#define vloxei64_v_u16mf4_tamu __riscv_vloxei64_v_u16mf4_mu
#define vloxei64_v_u16mf2_tamu __riscv_vloxei64_v_u16mf2_mu
#define vloxei64_v_u16m1_tamu __riscv_vloxei64_v_u16m1_mu
#define vloxei64_v_u16m2_tamu __riscv_vloxei64_v_u16m2_mu
#define vloxei8_v_u32mf2_tamu __riscv_vloxei8_v_u32mf2_mu
#define vloxei8_v_u32m1_tamu __riscv_vloxei8_v_u32m1_mu
#define vloxei8_v_u32m2_tamu __riscv_vloxei8_v_u32m2_mu
#define vloxei8_v_u32m4_tamu __riscv_vloxei8_v_u32m4_mu
#define vloxei8_v_u32m8_tamu __riscv_vloxei8_v_u32m8_mu
#define vloxei16_v_u32mf2_tamu __riscv_vloxei16_v_u32mf2_mu
#define vloxei16_v_u32m1_tamu __riscv_vloxei16_v_u32m1_mu
#define vloxei16_v_u32m2_tamu __riscv_vloxei16_v_u32m2_mu
#define vloxei16_v_u32m4_tamu __riscv_vloxei16_v_u32m4_mu
#define vloxei16_v_u32m8_tamu __riscv_vloxei16_v_u32m8_mu
#define vloxei32_v_u32mf2_tamu __riscv_vloxei32_v_u32mf2_mu
#define vloxei32_v_u32m1_tamu __riscv_vloxei32_v_u32m1_mu
#define vloxei32_v_u32m2_tamu __riscv_vloxei32_v_u32m2_mu
#define vloxei32_v_u32m4_tamu __riscv_vloxei32_v_u32m4_mu
#define vloxei32_v_u32m8_tamu __riscv_vloxei32_v_u32m8_mu
#define vloxei64_v_u32mf2_tamu __riscv_vloxei64_v_u32mf2_mu
#define vloxei64_v_u32m1_tamu __riscv_vloxei64_v_u32m1_mu
#define vloxei64_v_u32m2_tamu __riscv_vloxei64_v_u32m2_mu
#define vloxei64_v_u32m4_tamu __riscv_vloxei64_v_u32m4_mu
#define vloxei8_v_u64m1_tamu __riscv_vloxei8_v_u64m1_mu
#define vloxei8_v_u64m2_tamu __riscv_vloxei8_v_u64m2_mu
#define vloxei8_v_u64m4_tamu __riscv_vloxei8_v_u64m4_mu
#define vloxei8_v_u64m8_tamu __riscv_vloxei8_v_u64m8_mu
#define vloxei16_v_u64m1_tamu __riscv_vloxei16_v_u64m1_mu
#define vloxei16_v_u64m2_tamu __riscv_vloxei16_v_u64m2_mu
#define vloxei16_v_u64m4_tamu __riscv_vloxei16_v_u64m4_mu
#define vloxei16_v_u64m8_tamu __riscv_vloxei16_v_u64m8_mu
#define vloxei32_v_u64m1_tamu __riscv_vloxei32_v_u64m1_mu
#define vloxei32_v_u64m2_tamu __riscv_vloxei32_v_u64m2_mu
#define vloxei32_v_u64m4_tamu __riscv_vloxei32_v_u64m4_mu
#define vloxei32_v_u64m8_tamu __riscv_vloxei32_v_u64m8_mu
#define vloxei64_v_u64m1_tamu __riscv_vloxei64_v_u64m1_mu
#define vloxei64_v_u64m2_tamu __riscv_vloxei64_v_u64m2_mu
#define vloxei64_v_u64m4_tamu __riscv_vloxei64_v_u64m4_mu
#define vloxei64_v_u64m8_tamu __riscv_vloxei64_v_u64m8_mu
#define vluxei8_v_u8mf8_tamu __riscv_vluxei8_v_u8mf8_mu
#define vluxei8_v_u8mf4_tamu __riscv_vluxei8_v_u8mf4_mu
#define vluxei8_v_u8mf2_tamu __riscv_vluxei8_v_u8mf2_mu
#define vluxei8_v_u8m1_tamu __riscv_vluxei8_v_u8m1_mu
#define vluxei8_v_u8m2_tamu __riscv_vluxei8_v_u8m2_mu
#define vluxei8_v_u8m4_tamu __riscv_vluxei8_v_u8m4_mu
#define vluxei8_v_u8m8_tamu __riscv_vluxei8_v_u8m8_mu
#define vluxei16_v_u8mf8_tamu __riscv_vluxei16_v_u8mf8_mu
#define vluxei16_v_u8mf4_tamu __riscv_vluxei16_v_u8mf4_mu
#define vluxei16_v_u8mf2_tamu __riscv_vluxei16_v_u8mf2_mu
#define vluxei16_v_u8m1_tamu __riscv_vluxei16_v_u8m1_mu
#define vluxei16_v_u8m2_tamu __riscv_vluxei16_v_u8m2_mu
#define vluxei16_v_u8m4_tamu __riscv_vluxei16_v_u8m4_mu
#define vluxei32_v_u8mf8_tamu __riscv_vluxei32_v_u8mf8_mu
#define vluxei32_v_u8mf4_tamu __riscv_vluxei32_v_u8mf4_mu
#define vluxei32_v_u8mf2_tamu __riscv_vluxei32_v_u8mf2_mu
#define vluxei32_v_u8m1_tamu __riscv_vluxei32_v_u8m1_mu
#define vluxei32_v_u8m2_tamu __riscv_vluxei32_v_u8m2_mu
#define vluxei64_v_u8mf8_tamu __riscv_vluxei64_v_u8mf8_mu
#define vluxei64_v_u8mf4_tamu __riscv_vluxei64_v_u8mf4_mu
#define vluxei64_v_u8mf2_tamu __riscv_vluxei64_v_u8mf2_mu
#define vluxei64_v_u8m1_tamu __riscv_vluxei64_v_u8m1_mu
#define vluxei8_v_u16mf4_tamu __riscv_vluxei8_v_u16mf4_mu
#define vluxei8_v_u16mf2_tamu __riscv_vluxei8_v_u16mf2_mu
#define vluxei8_v_u16m1_tamu __riscv_vluxei8_v_u16m1_mu
#define vluxei8_v_u16m2_tamu __riscv_vluxei8_v_u16m2_mu
#define vluxei8_v_u16m4_tamu __riscv_vluxei8_v_u16m4_mu
#define vluxei8_v_u16m8_tamu __riscv_vluxei8_v_u16m8_mu
#define vluxei16_v_u16mf4_tamu __riscv_vluxei16_v_u16mf4_mu
#define vluxei16_v_u16mf2_tamu __riscv_vluxei16_v_u16mf2_mu
#define vluxei16_v_u16m1_tamu __riscv_vluxei16_v_u16m1_mu
#define vluxei16_v_u16m2_tamu __riscv_vluxei16_v_u16m2_mu
#define vluxei16_v_u16m4_tamu __riscv_vluxei16_v_u16m4_mu
#define vluxei16_v_u16m8_tamu __riscv_vluxei16_v_u16m8_mu
#define vluxei32_v_u16mf4_tamu __riscv_vluxei32_v_u16mf4_mu
#define vluxei32_v_u16mf2_tamu __riscv_vluxei32_v_u16mf2_mu
#define vluxei32_v_u16m1_tamu __riscv_vluxei32_v_u16m1_mu
#define vluxei32_v_u16m2_tamu __riscv_vluxei32_v_u16m2_mu
#define vluxei32_v_u16m4_tamu __riscv_vluxei32_v_u16m4_mu
#define vluxei64_v_u16mf4_tamu __riscv_vluxei64_v_u16mf4_mu
#define vluxei64_v_u16mf2_tamu __riscv_vluxei64_v_u16mf2_mu
#define vluxei64_v_u16m1_tamu __riscv_vluxei64_v_u16m1_mu
#define vluxei64_v_u16m2_tamu __riscv_vluxei64_v_u16m2_mu
#define vluxei8_v_u32mf2_tamu __riscv_vluxei8_v_u32mf2_mu
#define vluxei8_v_u32m1_tamu __riscv_vluxei8_v_u32m1_mu
#define vluxei8_v_u32m2_tamu __riscv_vluxei8_v_u32m2_mu
#define vluxei8_v_u32m4_tamu __riscv_vluxei8_v_u32m4_mu
#define vluxei8_v_u32m8_tamu __riscv_vluxei8_v_u32m8_mu
#define vluxei16_v_u32mf2_tamu __riscv_vluxei16_v_u32mf2_mu
#define vluxei16_v_u32m1_tamu __riscv_vluxei16_v_u32m1_mu
#define vluxei16_v_u32m2_tamu __riscv_vluxei16_v_u32m2_mu
#define vluxei16_v_u32m4_tamu __riscv_vluxei16_v_u32m4_mu
#define vluxei16_v_u32m8_tamu __riscv_vluxei16_v_u32m8_mu
#define vluxei32_v_u32mf2_tamu __riscv_vluxei32_v_u32mf2_mu
#define vluxei32_v_u32m1_tamu __riscv_vluxei32_v_u32m1_mu
#define vluxei32_v_u32m2_tamu __riscv_vluxei32_v_u32m2_mu
#define vluxei32_v_u32m4_tamu __riscv_vluxei32_v_u32m4_mu
#define vluxei32_v_u32m8_tamu __riscv_vluxei32_v_u32m8_mu
#define vluxei64_v_u32mf2_tamu __riscv_vluxei64_v_u32mf2_mu
#define vluxei64_v_u32m1_tamu __riscv_vluxei64_v_u32m1_mu
#define vluxei64_v_u32m2_tamu __riscv_vluxei64_v_u32m2_mu
#define vluxei64_v_u32m4_tamu __riscv_vluxei64_v_u32m4_mu
#define vluxei8_v_u64m1_tamu __riscv_vluxei8_v_u64m1_mu
#define vluxei8_v_u64m2_tamu __riscv_vluxei8_v_u64m2_mu
#define vluxei8_v_u64m4_tamu __riscv_vluxei8_v_u64m4_mu
#define vluxei8_v_u64m8_tamu __riscv_vluxei8_v_u64m8_mu
#define vluxei16_v_u64m1_tamu __riscv_vluxei16_v_u64m1_mu
#define vluxei16_v_u64m2_tamu __riscv_vluxei16_v_u64m2_mu
#define vluxei16_v_u64m4_tamu __riscv_vluxei16_v_u64m4_mu
#define vluxei16_v_u64m8_tamu __riscv_vluxei16_v_u64m8_mu
#define vluxei32_v_u64m1_tamu __riscv_vluxei32_v_u64m1_mu
#define vluxei32_v_u64m2_tamu __riscv_vluxei32_v_u64m2_mu
#define vluxei32_v_u64m4_tamu __riscv_vluxei32_v_u64m4_mu
#define vluxei32_v_u64m8_tamu __riscv_vluxei32_v_u64m8_mu
#define vluxei64_v_u64m1_tamu __riscv_vluxei64_v_u64m1_mu
#define vluxei64_v_u64m2_tamu __riscv_vluxei64_v_u64m2_mu
#define vluxei64_v_u64m4_tamu __riscv_vluxei64_v_u64m4_mu
#define vluxei64_v_u64m8_tamu __riscv_vluxei64_v_u64m8_mu
#define vle16ff_v_f16mf4_tu __riscv_vle16ff_v_f16mf4_tu
#define vle16ff_v_f16mf2_tu __riscv_vle16ff_v_f16mf2_tu
#define vle16ff_v_f16m1_tu __riscv_vle16ff_v_f16m1_tu
#define vle16ff_v_f16m2_tu __riscv_vle16ff_v_f16m2_tu
#define vle16ff_v_f16m4_tu __riscv_vle16ff_v_f16m4_tu
#define vle16ff_v_f16m8_tu __riscv_vle16ff_v_f16m8_tu
#define vle32ff_v_f32mf2_tu __riscv_vle32ff_v_f32mf2_tu
#define vle32ff_v_f32m1_tu __riscv_vle32ff_v_f32m1_tu
#define vle32ff_v_f32m2_tu __riscv_vle32ff_v_f32m2_tu
#define vle32ff_v_f32m4_tu __riscv_vle32ff_v_f32m4_tu
#define vle32ff_v_f32m8_tu __riscv_vle32ff_v_f32m8_tu
#define vle64ff_v_f64m1_tu __riscv_vle64ff_v_f64m1_tu
#define vle64ff_v_f64m2_tu __riscv_vle64ff_v_f64m2_tu
#define vle64ff_v_f64m4_tu __riscv_vle64ff_v_f64m4_tu
#define vle64ff_v_f64m8_tu __riscv_vle64ff_v_f64m8_tu
#define vle8ff_v_i8mf8_tu __riscv_vle8ff_v_i8mf8_tu
#define vle8ff_v_i8mf4_tu __riscv_vle8ff_v_i8mf4_tu
#define vle8ff_v_i8mf2_tu __riscv_vle8ff_v_i8mf2_tu
#define vle8ff_v_i8m1_tu __riscv_vle8ff_v_i8m1_tu
#define vle8ff_v_i8m2_tu __riscv_vle8ff_v_i8m2_tu
#define vle8ff_v_i8m4_tu __riscv_vle8ff_v_i8m4_tu
#define vle8ff_v_i8m8_tu __riscv_vle8ff_v_i8m8_tu
#define vle16ff_v_i16mf4_tu __riscv_vle16ff_v_i16mf4_tu
#define vle16ff_v_i16mf2_tu __riscv_vle16ff_v_i16mf2_tu
#define vle16ff_v_i16m1_tu __riscv_vle16ff_v_i16m1_tu
#define vle16ff_v_i16m2_tu __riscv_vle16ff_v_i16m2_tu
#define vle16ff_v_i16m4_tu __riscv_vle16ff_v_i16m4_tu
#define vle16ff_v_i16m8_tu __riscv_vle16ff_v_i16m8_tu
#define vle32ff_v_i32mf2_tu __riscv_vle32ff_v_i32mf2_tu
#define vle32ff_v_i32m1_tu __riscv_vle32ff_v_i32m1_tu
#define vle32ff_v_i32m2_tu __riscv_vle32ff_v_i32m2_tu
#define vle32ff_v_i32m4_tu __riscv_vle32ff_v_i32m4_tu
#define vle32ff_v_i32m8_tu __riscv_vle32ff_v_i32m8_tu
#define vle64ff_v_i64m1_tu __riscv_vle64ff_v_i64m1_tu
#define vle64ff_v_i64m2_tu __riscv_vle64ff_v_i64m2_tu
#define vle64ff_v_i64m4_tu __riscv_vle64ff_v_i64m4_tu
#define vle64ff_v_i64m8_tu __riscv_vle64ff_v_i64m8_tu
#define vle8ff_v_u8mf8_tu __riscv_vle8ff_v_u8mf8_tu
#define vle8ff_v_u8mf4_tu __riscv_vle8ff_v_u8mf4_tu
#define vle8ff_v_u8mf2_tu __riscv_vle8ff_v_u8mf2_tu
#define vle8ff_v_u8m1_tu __riscv_vle8ff_v_u8m1_tu
#define vle8ff_v_u8m2_tu __riscv_vle8ff_v_u8m2_tu
#define vle8ff_v_u8m4_tu __riscv_vle8ff_v_u8m4_tu
#define vle8ff_v_u8m8_tu __riscv_vle8ff_v_u8m8_tu
#define vle16ff_v_u16mf4_tu __riscv_vle16ff_v_u16mf4_tu
#define vle16ff_v_u16mf2_tu __riscv_vle16ff_v_u16mf2_tu
#define vle16ff_v_u16m1_tu __riscv_vle16ff_v_u16m1_tu
#define vle16ff_v_u16m2_tu __riscv_vle16ff_v_u16m2_tu
#define vle16ff_v_u16m4_tu __riscv_vle16ff_v_u16m4_tu
#define vle16ff_v_u16m8_tu __riscv_vle16ff_v_u16m8_tu
#define vle32ff_v_u32mf2_tu __riscv_vle32ff_v_u32mf2_tu
#define vle32ff_v_u32m1_tu __riscv_vle32ff_v_u32m1_tu
#define vle32ff_v_u32m2_tu __riscv_vle32ff_v_u32m2_tu
#define vle32ff_v_u32m4_tu __riscv_vle32ff_v_u32m4_tu
#define vle32ff_v_u32m8_tu __riscv_vle32ff_v_u32m8_tu
#define vle64ff_v_u64m1_tu __riscv_vle64ff_v_u64m1_tu
#define vle64ff_v_u64m2_tu __riscv_vle64ff_v_u64m2_tu
#define vle64ff_v_u64m4_tu __riscv_vle64ff_v_u64m4_tu
#define vle64ff_v_u64m8_tu __riscv_vle64ff_v_u64m8_tu
#define vle16ff_v_f16mf4_ta __riscv_vle16ff_v_f16mf4
#define vle16ff_v_f16mf2_ta __riscv_vle16ff_v_f16mf2
#define vle16ff_v_f16m1_ta __riscv_vle16ff_v_f16m1
#define vle16ff_v_f16m2_ta __riscv_vle16ff_v_f16m2
#define vle16ff_v_f16m4_ta __riscv_vle16ff_v_f16m4
#define vle16ff_v_f16m8_ta __riscv_vle16ff_v_f16m8
#define vle32ff_v_f32mf2_ta __riscv_vle32ff_v_f32mf2
#define vle32ff_v_f32m1_ta __riscv_vle32ff_v_f32m1
#define vle32ff_v_f32m2_ta __riscv_vle32ff_v_f32m2
#define vle32ff_v_f32m4_ta __riscv_vle32ff_v_f32m4
#define vle32ff_v_f32m8_ta __riscv_vle32ff_v_f32m8
#define vle64ff_v_f64m1_ta __riscv_vle64ff_v_f64m1
#define vle64ff_v_f64m2_ta __riscv_vle64ff_v_f64m2
#define vle64ff_v_f64m4_ta __riscv_vle64ff_v_f64m4
#define vle64ff_v_f64m8_ta __riscv_vle64ff_v_f64m8
#define vle8ff_v_i8mf8_ta __riscv_vle8ff_v_i8mf8
#define vle8ff_v_i8mf4_ta __riscv_vle8ff_v_i8mf4
#define vle8ff_v_i8mf2_ta __riscv_vle8ff_v_i8mf2
#define vle8ff_v_i8m1_ta __riscv_vle8ff_v_i8m1
#define vle8ff_v_i8m2_ta __riscv_vle8ff_v_i8m2
#define vle8ff_v_i8m4_ta __riscv_vle8ff_v_i8m4
#define vle8ff_v_i8m8_ta __riscv_vle8ff_v_i8m8
#define vle16ff_v_i16mf4_ta __riscv_vle16ff_v_i16mf4
#define vle16ff_v_i16mf2_ta __riscv_vle16ff_v_i16mf2
#define vle16ff_v_i16m1_ta __riscv_vle16ff_v_i16m1
#define vle16ff_v_i16m2_ta __riscv_vle16ff_v_i16m2
#define vle16ff_v_i16m4_ta __riscv_vle16ff_v_i16m4
#define vle16ff_v_i16m8_ta __riscv_vle16ff_v_i16m8
#define vle32ff_v_i32mf2_ta __riscv_vle32ff_v_i32mf2
#define vle32ff_v_i32m1_ta __riscv_vle32ff_v_i32m1
#define vle32ff_v_i32m2_ta __riscv_vle32ff_v_i32m2
#define vle32ff_v_i32m4_ta __riscv_vle32ff_v_i32m4
#define vle32ff_v_i32m8_ta __riscv_vle32ff_v_i32m8
#define vle64ff_v_i64m1_ta __riscv_vle64ff_v_i64m1
#define vle64ff_v_i64m2_ta __riscv_vle64ff_v_i64m2
#define vle64ff_v_i64m4_ta __riscv_vle64ff_v_i64m4
#define vle64ff_v_i64m8_ta __riscv_vle64ff_v_i64m8
#define vle8ff_v_u8mf8_ta __riscv_vle8ff_v_u8mf8
#define vle8ff_v_u8mf4_ta __riscv_vle8ff_v_u8mf4
#define vle8ff_v_u8mf2_ta __riscv_vle8ff_v_u8mf2
#define vle8ff_v_u8m1_ta __riscv_vle8ff_v_u8m1
#define vle8ff_v_u8m2_ta __riscv_vle8ff_v_u8m2
#define vle8ff_v_u8m4_ta __riscv_vle8ff_v_u8m4
#define vle8ff_v_u8m8_ta __riscv_vle8ff_v_u8m8
#define vle16ff_v_u16mf4_ta __riscv_vle16ff_v_u16mf4
#define vle16ff_v_u16mf2_ta __riscv_vle16ff_v_u16mf2
#define vle16ff_v_u16m1_ta __riscv_vle16ff_v_u16m1
#define vle16ff_v_u16m2_ta __riscv_vle16ff_v_u16m2
#define vle16ff_v_u16m4_ta __riscv_vle16ff_v_u16m4
#define vle16ff_v_u16m8_ta __riscv_vle16ff_v_u16m8
#define vle32ff_v_u32mf2_ta __riscv_vle32ff_v_u32mf2
#define vle32ff_v_u32m1_ta __riscv_vle32ff_v_u32m1
#define vle32ff_v_u32m2_ta __riscv_vle32ff_v_u32m2
#define vle32ff_v_u32m4_ta __riscv_vle32ff_v_u32m4
#define vle32ff_v_u32m8_ta __riscv_vle32ff_v_u32m8
#define vle64ff_v_u64m1_ta __riscv_vle64ff_v_u64m1
#define vle64ff_v_u64m2_ta __riscv_vle64ff_v_u64m2
#define vle64ff_v_u64m4_ta __riscv_vle64ff_v_u64m4
#define vle64ff_v_u64m8_ta __riscv_vle64ff_v_u64m8
// masked functions
#define vle16ff_v_f16mf4_tuma __riscv_vle16ff_v_f16mf4_tum
#define vle16ff_v_f16mf2_tuma __riscv_vle16ff_v_f16mf2_tum
#define vle16ff_v_f16m1_tuma __riscv_vle16ff_v_f16m1_tum
#define vle16ff_v_f16m2_tuma __riscv_vle16ff_v_f16m2_tum
#define vle16ff_v_f16m4_tuma __riscv_vle16ff_v_f16m4_tum
#define vle16ff_v_f16m8_tuma __riscv_vle16ff_v_f16m8_tum
#define vle32ff_v_f32mf2_tuma __riscv_vle32ff_v_f32mf2_tum
#define vle32ff_v_f32m1_tuma __riscv_vle32ff_v_f32m1_tum
#define vle32ff_v_f32m2_tuma __riscv_vle32ff_v_f32m2_tum
#define vle32ff_v_f32m4_tuma __riscv_vle32ff_v_f32m4_tum
#define vle32ff_v_f32m8_tuma __riscv_vle32ff_v_f32m8_tum
#define vle64ff_v_f64m1_tuma __riscv_vle64ff_v_f64m1_tum
#define vle64ff_v_f64m2_tuma __riscv_vle64ff_v_f64m2_tum
#define vle64ff_v_f64m4_tuma __riscv_vle64ff_v_f64m4_tum
#define vle64ff_v_f64m8_tuma __riscv_vle64ff_v_f64m8_tum
#define vle8ff_v_i8mf8_tuma __riscv_vle8ff_v_i8mf8_tum
#define vle8ff_v_i8mf4_tuma __riscv_vle8ff_v_i8mf4_tum
#define vle8ff_v_i8mf2_tuma __riscv_vle8ff_v_i8mf2_tum
#define vle8ff_v_i8m1_tuma __riscv_vle8ff_v_i8m1_tum
#define vle8ff_v_i8m2_tuma __riscv_vle8ff_v_i8m2_tum
#define vle8ff_v_i8m4_tuma __riscv_vle8ff_v_i8m4_tum
#define vle8ff_v_i8m8_tuma __riscv_vle8ff_v_i8m8_tum
#define vle16ff_v_i16mf4_tuma __riscv_vle16ff_v_i16mf4_tum
#define vle16ff_v_i16mf2_tuma __riscv_vle16ff_v_i16mf2_tum
#define vle16ff_v_i16m1_tuma __riscv_vle16ff_v_i16m1_tum
#define vle16ff_v_i16m2_tuma __riscv_vle16ff_v_i16m2_tum
#define vle16ff_v_i16m4_tuma __riscv_vle16ff_v_i16m4_tum
#define vle16ff_v_i16m8_tuma __riscv_vle16ff_v_i16m8_tum
#define vle32ff_v_i32mf2_tuma __riscv_vle32ff_v_i32mf2_tum
#define vle32ff_v_i32m1_tuma __riscv_vle32ff_v_i32m1_tum
#define vle32ff_v_i32m2_tuma __riscv_vle32ff_v_i32m2_tum
#define vle32ff_v_i32m4_tuma __riscv_vle32ff_v_i32m4_tum
#define vle32ff_v_i32m8_tuma __riscv_vle32ff_v_i32m8_tum
#define vle64ff_v_i64m1_tuma __riscv_vle64ff_v_i64m1_tum
#define vle64ff_v_i64m2_tuma __riscv_vle64ff_v_i64m2_tum
#define vle64ff_v_i64m4_tuma __riscv_vle64ff_v_i64m4_tum
#define vle64ff_v_i64m8_tuma __riscv_vle64ff_v_i64m8_tum
#define vle8ff_v_u8mf8_tuma __riscv_vle8ff_v_u8mf8_tum
#define vle8ff_v_u8mf4_tuma __riscv_vle8ff_v_u8mf4_tum
#define vle8ff_v_u8mf2_tuma __riscv_vle8ff_v_u8mf2_tum
#define vle8ff_v_u8m1_tuma __riscv_vle8ff_v_u8m1_tum
#define vle8ff_v_u8m2_tuma __riscv_vle8ff_v_u8m2_tum
#define vle8ff_v_u8m4_tuma __riscv_vle8ff_v_u8m4_tum
#define vle8ff_v_u8m8_tuma __riscv_vle8ff_v_u8m8_tum
#define vle16ff_v_u16mf4_tuma __riscv_vle16ff_v_u16mf4_tum
#define vle16ff_v_u16mf2_tuma __riscv_vle16ff_v_u16mf2_tum
#define vle16ff_v_u16m1_tuma __riscv_vle16ff_v_u16m1_tum
#define vle16ff_v_u16m2_tuma __riscv_vle16ff_v_u16m2_tum
#define vle16ff_v_u16m4_tuma __riscv_vle16ff_v_u16m4_tum
#define vle16ff_v_u16m8_tuma __riscv_vle16ff_v_u16m8_tum
#define vle32ff_v_u32mf2_tuma __riscv_vle32ff_v_u32mf2_tum
#define vle32ff_v_u32m1_tuma __riscv_vle32ff_v_u32m1_tum
#define vle32ff_v_u32m2_tuma __riscv_vle32ff_v_u32m2_tum
#define vle32ff_v_u32m4_tuma __riscv_vle32ff_v_u32m4_tum
#define vle32ff_v_u32m8_tuma __riscv_vle32ff_v_u32m8_tum
#define vle64ff_v_u64m1_tuma __riscv_vle64ff_v_u64m1_tum
#define vle64ff_v_u64m2_tuma __riscv_vle64ff_v_u64m2_tum
#define vle64ff_v_u64m4_tuma __riscv_vle64ff_v_u64m4_tum
#define vle64ff_v_u64m8_tuma __riscv_vle64ff_v_u64m8_tum
// masked functions
#define vle16ff_v_f16mf4_tumu __riscv_vle16ff_v_f16mf4_tumu
#define vle16ff_v_f16mf2_tumu __riscv_vle16ff_v_f16mf2_tumu
#define vle16ff_v_f16m1_tumu __riscv_vle16ff_v_f16m1_tumu
#define vle16ff_v_f16m2_tumu __riscv_vle16ff_v_f16m2_tumu
#define vle16ff_v_f16m4_tumu __riscv_vle16ff_v_f16m4_tumu
#define vle16ff_v_f16m8_tumu __riscv_vle16ff_v_f16m8_tumu
#define vle32ff_v_f32mf2_tumu __riscv_vle32ff_v_f32mf2_tumu
#define vle32ff_v_f32m1_tumu __riscv_vle32ff_v_f32m1_tumu
#define vle32ff_v_f32m2_tumu __riscv_vle32ff_v_f32m2_tumu
#define vle32ff_v_f32m4_tumu __riscv_vle32ff_v_f32m4_tumu
#define vle32ff_v_f32m8_tumu __riscv_vle32ff_v_f32m8_tumu
#define vle64ff_v_f64m1_tumu __riscv_vle64ff_v_f64m1_tumu
#define vle64ff_v_f64m2_tumu __riscv_vle64ff_v_f64m2_tumu
#define vle64ff_v_f64m4_tumu __riscv_vle64ff_v_f64m4_tumu
#define vle64ff_v_f64m8_tumu __riscv_vle64ff_v_f64m8_tumu
#define vle8ff_v_i8mf8_tumu __riscv_vle8ff_v_i8mf8_tumu
#define vle8ff_v_i8mf4_tumu __riscv_vle8ff_v_i8mf4_tumu
#define vle8ff_v_i8mf2_tumu __riscv_vle8ff_v_i8mf2_tumu
#define vle8ff_v_i8m1_tumu __riscv_vle8ff_v_i8m1_tumu
#define vle8ff_v_i8m2_tumu __riscv_vle8ff_v_i8m2_tumu
#define vle8ff_v_i8m4_tumu __riscv_vle8ff_v_i8m4_tumu
#define vle8ff_v_i8m8_tumu __riscv_vle8ff_v_i8m8_tumu
#define vle16ff_v_i16mf4_tumu __riscv_vle16ff_v_i16mf4_tumu
#define vle16ff_v_i16mf2_tumu __riscv_vle16ff_v_i16mf2_tumu
#define vle16ff_v_i16m1_tumu __riscv_vle16ff_v_i16m1_tumu
#define vle16ff_v_i16m2_tumu __riscv_vle16ff_v_i16m2_tumu
#define vle16ff_v_i16m4_tumu __riscv_vle16ff_v_i16m4_tumu
#define vle16ff_v_i16m8_tumu __riscv_vle16ff_v_i16m8_tumu
#define vle32ff_v_i32mf2_tumu __riscv_vle32ff_v_i32mf2_tumu
#define vle32ff_v_i32m1_tumu __riscv_vle32ff_v_i32m1_tumu
#define vle32ff_v_i32m2_tumu __riscv_vle32ff_v_i32m2_tumu
#define vle32ff_v_i32m4_tumu __riscv_vle32ff_v_i32m4_tumu
#define vle32ff_v_i32m8_tumu __riscv_vle32ff_v_i32m8_tumu
#define vle64ff_v_i64m1_tumu __riscv_vle64ff_v_i64m1_tumu
#define vle64ff_v_i64m2_tumu __riscv_vle64ff_v_i64m2_tumu
#define vle64ff_v_i64m4_tumu __riscv_vle64ff_v_i64m4_tumu
#define vle64ff_v_i64m8_tumu __riscv_vle64ff_v_i64m8_tumu
#define vle8ff_v_u8mf8_tumu __riscv_vle8ff_v_u8mf8_tumu
#define vle8ff_v_u8mf4_tumu __riscv_vle8ff_v_u8mf4_tumu
#define vle8ff_v_u8mf2_tumu __riscv_vle8ff_v_u8mf2_tumu
#define vle8ff_v_u8m1_tumu __riscv_vle8ff_v_u8m1_tumu
#define vle8ff_v_u8m2_tumu __riscv_vle8ff_v_u8m2_tumu
#define vle8ff_v_u8m4_tumu __riscv_vle8ff_v_u8m4_tumu
#define vle8ff_v_u8m8_tumu __riscv_vle8ff_v_u8m8_tumu
#define vle16ff_v_u16mf4_tumu __riscv_vle16ff_v_u16mf4_tumu
#define vle16ff_v_u16mf2_tumu __riscv_vle16ff_v_u16mf2_tumu
#define vle16ff_v_u16m1_tumu __riscv_vle16ff_v_u16m1_tumu
#define vle16ff_v_u16m2_tumu __riscv_vle16ff_v_u16m2_tumu
#define vle16ff_v_u16m4_tumu __riscv_vle16ff_v_u16m4_tumu
#define vle16ff_v_u16m8_tumu __riscv_vle16ff_v_u16m8_tumu
#define vle32ff_v_u32mf2_tumu __riscv_vle32ff_v_u32mf2_tumu
#define vle32ff_v_u32m1_tumu __riscv_vle32ff_v_u32m1_tumu
#define vle32ff_v_u32m2_tumu __riscv_vle32ff_v_u32m2_tumu
#define vle32ff_v_u32m4_tumu __riscv_vle32ff_v_u32m4_tumu
#define vle32ff_v_u32m8_tumu __riscv_vle32ff_v_u32m8_tumu
#define vle64ff_v_u64m1_tumu __riscv_vle64ff_v_u64m1_tumu
#define vle64ff_v_u64m2_tumu __riscv_vle64ff_v_u64m2_tumu
#define vle64ff_v_u64m4_tumu __riscv_vle64ff_v_u64m4_tumu
#define vle64ff_v_u64m8_tumu __riscv_vle64ff_v_u64m8_tumu
// masked functions
#define vle16ff_v_f16mf4_tama __riscv_vle16ff_v_f16mf4_m
#define vle16ff_v_f16mf2_tama __riscv_vle16ff_v_f16mf2_m
#define vle16ff_v_f16m1_tama __riscv_vle16ff_v_f16m1_m
#define vle16ff_v_f16m2_tama __riscv_vle16ff_v_f16m2_m
#define vle16ff_v_f16m4_tama __riscv_vle16ff_v_f16m4_m
#define vle16ff_v_f16m8_tama __riscv_vle16ff_v_f16m8_m
#define vle32ff_v_f32mf2_tama __riscv_vle32ff_v_f32mf2_m
#define vle32ff_v_f32m1_tama __riscv_vle32ff_v_f32m1_m
#define vle32ff_v_f32m2_tama __riscv_vle32ff_v_f32m2_m
#define vle32ff_v_f32m4_tama __riscv_vle32ff_v_f32m4_m
#define vle32ff_v_f32m8_tama __riscv_vle32ff_v_f32m8_m
#define vle64ff_v_f64m1_tama __riscv_vle64ff_v_f64m1_m
#define vle64ff_v_f64m2_tama __riscv_vle64ff_v_f64m2_m
#define vle64ff_v_f64m4_tama __riscv_vle64ff_v_f64m4_m
#define vle64ff_v_f64m8_tama __riscv_vle64ff_v_f64m8_m
#define vle8ff_v_i8mf8_tama __riscv_vle8ff_v_i8mf8_m
#define vle8ff_v_i8mf4_tama __riscv_vle8ff_v_i8mf4_m
#define vle8ff_v_i8mf2_tama __riscv_vle8ff_v_i8mf2_m
#define vle8ff_v_i8m1_tama __riscv_vle8ff_v_i8m1_m
#define vle8ff_v_i8m2_tama __riscv_vle8ff_v_i8m2_m
#define vle8ff_v_i8m4_tama __riscv_vle8ff_v_i8m4_m
#define vle8ff_v_i8m8_tama __riscv_vle8ff_v_i8m8_m
#define vle16ff_v_i16mf4_tama __riscv_vle16ff_v_i16mf4_m
#define vle16ff_v_i16mf2_tama __riscv_vle16ff_v_i16mf2_m
#define vle16ff_v_i16m1_tama __riscv_vle16ff_v_i16m1_m
#define vle16ff_v_i16m2_tama __riscv_vle16ff_v_i16m2_m
#define vle16ff_v_i16m4_tama __riscv_vle16ff_v_i16m4_m
#define vle16ff_v_i16m8_tama __riscv_vle16ff_v_i16m8_m
#define vle32ff_v_i32mf2_tama __riscv_vle32ff_v_i32mf2_m
#define vle32ff_v_i32m1_tama __riscv_vle32ff_v_i32m1_m
#define vle32ff_v_i32m2_tama __riscv_vle32ff_v_i32m2_m
#define vle32ff_v_i32m4_tama __riscv_vle32ff_v_i32m4_m
#define vle32ff_v_i32m8_tama __riscv_vle32ff_v_i32m8_m
#define vle64ff_v_i64m1_tama __riscv_vle64ff_v_i64m1_m
#define vle64ff_v_i64m2_tama __riscv_vle64ff_v_i64m2_m
#define vle64ff_v_i64m4_tama __riscv_vle64ff_v_i64m4_m
#define vle64ff_v_i64m8_tama __riscv_vle64ff_v_i64m8_m
#define vle8ff_v_u8mf8_tama __riscv_vle8ff_v_u8mf8_m
#define vle8ff_v_u8mf4_tama __riscv_vle8ff_v_u8mf4_m
#define vle8ff_v_u8mf2_tama __riscv_vle8ff_v_u8mf2_m
#define vle8ff_v_u8m1_tama __riscv_vle8ff_v_u8m1_m
#define vle8ff_v_u8m2_tama __riscv_vle8ff_v_u8m2_m
#define vle8ff_v_u8m4_tama __riscv_vle8ff_v_u8m4_m
#define vle8ff_v_u8m8_tama __riscv_vle8ff_v_u8m8_m
#define vle16ff_v_u16mf4_tama __riscv_vle16ff_v_u16mf4_m
#define vle16ff_v_u16mf2_tama __riscv_vle16ff_v_u16mf2_m
#define vle16ff_v_u16m1_tama __riscv_vle16ff_v_u16m1_m
#define vle16ff_v_u16m2_tama __riscv_vle16ff_v_u16m2_m
#define vle16ff_v_u16m4_tama __riscv_vle16ff_v_u16m4_m
#define vle16ff_v_u16m8_tama __riscv_vle16ff_v_u16m8_m
#define vle32ff_v_u32mf2_tama __riscv_vle32ff_v_u32mf2_m
#define vle32ff_v_u32m1_tama __riscv_vle32ff_v_u32m1_m
#define vle32ff_v_u32m2_tama __riscv_vle32ff_v_u32m2_m
#define vle32ff_v_u32m4_tama __riscv_vle32ff_v_u32m4_m
#define vle32ff_v_u32m8_tama __riscv_vle32ff_v_u32m8_m
#define vle64ff_v_u64m1_tama __riscv_vle64ff_v_u64m1_m
#define vle64ff_v_u64m2_tama __riscv_vle64ff_v_u64m2_m
#define vle64ff_v_u64m4_tama __riscv_vle64ff_v_u64m4_m
#define vle64ff_v_u64m8_tama __riscv_vle64ff_v_u64m8_m
// masked functions
#define vle16ff_v_f16mf4_tamu __riscv_vle16ff_v_f16mf4_mu
#define vle16ff_v_f16mf2_tamu __riscv_vle16ff_v_f16mf2_mu
#define vle16ff_v_f16m1_tamu __riscv_vle16ff_v_f16m1_mu
#define vle16ff_v_f16m2_tamu __riscv_vle16ff_v_f16m2_mu
#define vle16ff_v_f16m4_tamu __riscv_vle16ff_v_f16m4_mu
#define vle16ff_v_f16m8_tamu __riscv_vle16ff_v_f16m8_mu
#define vle32ff_v_f32mf2_tamu __riscv_vle32ff_v_f32mf2_mu
#define vle32ff_v_f32m1_tamu __riscv_vle32ff_v_f32m1_mu
#define vle32ff_v_f32m2_tamu __riscv_vle32ff_v_f32m2_mu
#define vle32ff_v_f32m4_tamu __riscv_vle32ff_v_f32m4_mu
#define vle32ff_v_f32m8_tamu __riscv_vle32ff_v_f32m8_mu
#define vle64ff_v_f64m1_tamu __riscv_vle64ff_v_f64m1_mu
#define vle64ff_v_f64m2_tamu __riscv_vle64ff_v_f64m2_mu
#define vle64ff_v_f64m4_tamu __riscv_vle64ff_v_f64m4_mu
#define vle64ff_v_f64m8_tamu __riscv_vle64ff_v_f64m8_mu
#define vle8ff_v_i8mf8_tamu __riscv_vle8ff_v_i8mf8_mu
#define vle8ff_v_i8mf4_tamu __riscv_vle8ff_v_i8mf4_mu
#define vle8ff_v_i8mf2_tamu __riscv_vle8ff_v_i8mf2_mu
#define vle8ff_v_i8m1_tamu __riscv_vle8ff_v_i8m1_mu
#define vle8ff_v_i8m2_tamu __riscv_vle8ff_v_i8m2_mu
#define vle8ff_v_i8m4_tamu __riscv_vle8ff_v_i8m4_mu
#define vle8ff_v_i8m8_tamu __riscv_vle8ff_v_i8m8_mu
#define vle16ff_v_i16mf4_tamu __riscv_vle16ff_v_i16mf4_mu
#define vle16ff_v_i16mf2_tamu __riscv_vle16ff_v_i16mf2_mu
#define vle16ff_v_i16m1_tamu __riscv_vle16ff_v_i16m1_mu
#define vle16ff_v_i16m2_tamu __riscv_vle16ff_v_i16m2_mu
#define vle16ff_v_i16m4_tamu __riscv_vle16ff_v_i16m4_mu
#define vle16ff_v_i16m8_tamu __riscv_vle16ff_v_i16m8_mu
#define vle32ff_v_i32mf2_tamu __riscv_vle32ff_v_i32mf2_mu
#define vle32ff_v_i32m1_tamu __riscv_vle32ff_v_i32m1_mu
#define vle32ff_v_i32m2_tamu __riscv_vle32ff_v_i32m2_mu
#define vle32ff_v_i32m4_tamu __riscv_vle32ff_v_i32m4_mu
#define vle32ff_v_i32m8_tamu __riscv_vle32ff_v_i32m8_mu
#define vle64ff_v_i64m1_tamu __riscv_vle64ff_v_i64m1_mu
#define vle64ff_v_i64m2_tamu __riscv_vle64ff_v_i64m2_mu
#define vle64ff_v_i64m4_tamu __riscv_vle64ff_v_i64m4_mu
#define vle64ff_v_i64m8_tamu __riscv_vle64ff_v_i64m8_mu
#define vle8ff_v_u8mf8_tamu __riscv_vle8ff_v_u8mf8_mu
#define vle8ff_v_u8mf4_tamu __riscv_vle8ff_v_u8mf4_mu
#define vle8ff_v_u8mf2_tamu __riscv_vle8ff_v_u8mf2_mu
#define vle8ff_v_u8m1_tamu __riscv_vle8ff_v_u8m1_mu
#define vle8ff_v_u8m2_tamu __riscv_vle8ff_v_u8m2_mu
#define vle8ff_v_u8m4_tamu __riscv_vle8ff_v_u8m4_mu
#define vle8ff_v_u8m8_tamu __riscv_vle8ff_v_u8m8_mu
#define vle16ff_v_u16mf4_tamu __riscv_vle16ff_v_u16mf4_mu
#define vle16ff_v_u16mf2_tamu __riscv_vle16ff_v_u16mf2_mu
#define vle16ff_v_u16m1_tamu __riscv_vle16ff_v_u16m1_mu
#define vle16ff_v_u16m2_tamu __riscv_vle16ff_v_u16m2_mu
#define vle16ff_v_u16m4_tamu __riscv_vle16ff_v_u16m4_mu
#define vle16ff_v_u16m8_tamu __riscv_vle16ff_v_u16m8_mu
#define vle32ff_v_u32mf2_tamu __riscv_vle32ff_v_u32mf2_mu
#define vle32ff_v_u32m1_tamu __riscv_vle32ff_v_u32m1_mu
#define vle32ff_v_u32m2_tamu __riscv_vle32ff_v_u32m2_mu
#define vle32ff_v_u32m4_tamu __riscv_vle32ff_v_u32m4_mu
#define vle32ff_v_u32m8_tamu __riscv_vle32ff_v_u32m8_mu
#define vle64ff_v_u64m1_tamu __riscv_vle64ff_v_u64m1_mu
#define vle64ff_v_u64m2_tamu __riscv_vle64ff_v_u64m2_mu
#define vle64ff_v_u64m4_tamu __riscv_vle64ff_v_u64m4_mu
#define vle64ff_v_u64m8_tamu __riscv_vle64ff_v_u64m8_mu
#define vlseg2e16_v_f16mf4_tu __riscv_vlseg2e16_v_f16mf4_tu
#define vlseg3e16_v_f16mf4_tu __riscv_vlseg3e16_v_f16mf4_tu
#define vlseg4e16_v_f16mf4_tu __riscv_vlseg4e16_v_f16mf4_tu
#define vlseg5e16_v_f16mf4_tu __riscv_vlseg5e16_v_f16mf4_tu
#define vlseg6e16_v_f16mf4_tu __riscv_vlseg6e16_v_f16mf4_tu
#define vlseg7e16_v_f16mf4_tu __riscv_vlseg7e16_v_f16mf4_tu
#define vlseg8e16_v_f16mf4_tu __riscv_vlseg8e16_v_f16mf4_tu
#define vlseg2e16_v_f16mf2_tu __riscv_vlseg2e16_v_f16mf2_tu
#define vlseg3e16_v_f16mf2_tu __riscv_vlseg3e16_v_f16mf2_tu
#define vlseg4e16_v_f16mf2_tu __riscv_vlseg4e16_v_f16mf2_tu
#define vlseg5e16_v_f16mf2_tu __riscv_vlseg5e16_v_f16mf2_tu
#define vlseg6e16_v_f16mf2_tu __riscv_vlseg6e16_v_f16mf2_tu
#define vlseg7e16_v_f16mf2_tu __riscv_vlseg7e16_v_f16mf2_tu
#define vlseg8e16_v_f16mf2_tu __riscv_vlseg8e16_v_f16mf2_tu
#define vlseg2e16_v_f16m1_tu __riscv_vlseg2e16_v_f16m1_tu
#define vlseg3e16_v_f16m1_tu __riscv_vlseg3e16_v_f16m1_tu
#define vlseg4e16_v_f16m1_tu __riscv_vlseg4e16_v_f16m1_tu
#define vlseg5e16_v_f16m1_tu __riscv_vlseg5e16_v_f16m1_tu
#define vlseg6e16_v_f16m1_tu __riscv_vlseg6e16_v_f16m1_tu
#define vlseg7e16_v_f16m1_tu __riscv_vlseg7e16_v_f16m1_tu
#define vlseg8e16_v_f16m1_tu __riscv_vlseg8e16_v_f16m1_tu
#define vlseg2e16_v_f16m2_tu __riscv_vlseg2e16_v_f16m2_tu
#define vlseg3e16_v_f16m2_tu __riscv_vlseg3e16_v_f16m2_tu
#define vlseg4e16_v_f16m2_tu __riscv_vlseg4e16_v_f16m2_tu
#define vlseg2e16_v_f16m4_tu __riscv_vlseg2e16_v_f16m4_tu
#define vlseg2e32_v_f32mf2_tu __riscv_vlseg2e32_v_f32mf2_tu
#define vlseg3e32_v_f32mf2_tu __riscv_vlseg3e32_v_f32mf2_tu
#define vlseg4e32_v_f32mf2_tu __riscv_vlseg4e32_v_f32mf2_tu
#define vlseg5e32_v_f32mf2_tu __riscv_vlseg5e32_v_f32mf2_tu
#define vlseg6e32_v_f32mf2_tu __riscv_vlseg6e32_v_f32mf2_tu
#define vlseg7e32_v_f32mf2_tu __riscv_vlseg7e32_v_f32mf2_tu
#define vlseg8e32_v_f32mf2_tu __riscv_vlseg8e32_v_f32mf2_tu
#define vlseg2e32_v_f32m1_tu __riscv_vlseg2e32_v_f32m1_tu
#define vlseg3e32_v_f32m1_tu __riscv_vlseg3e32_v_f32m1_tu
#define vlseg4e32_v_f32m1_tu __riscv_vlseg4e32_v_f32m1_tu
#define vlseg5e32_v_f32m1_tu __riscv_vlseg5e32_v_f32m1_tu
#define vlseg6e32_v_f32m1_tu __riscv_vlseg6e32_v_f32m1_tu
#define vlseg7e32_v_f32m1_tu __riscv_vlseg7e32_v_f32m1_tu
#define vlseg8e32_v_f32m1_tu __riscv_vlseg8e32_v_f32m1_tu
#define vlseg2e32_v_f32m2_tu __riscv_vlseg2e32_v_f32m2_tu
#define vlseg3e32_v_f32m2_tu __riscv_vlseg3e32_v_f32m2_tu
#define vlseg4e32_v_f32m2_tu __riscv_vlseg4e32_v_f32m2_tu
#define vlseg2e32_v_f32m4_tu __riscv_vlseg2e32_v_f32m4_tu
#define vlseg2e64_v_f64m1_tu __riscv_vlseg2e64_v_f64m1_tu
#define vlseg3e64_v_f64m1_tu __riscv_vlseg3e64_v_f64m1_tu
#define vlseg4e64_v_f64m1_tu __riscv_vlseg4e64_v_f64m1_tu
#define vlseg5e64_v_f64m1_tu __riscv_vlseg5e64_v_f64m1_tu
#define vlseg6e64_v_f64m1_tu __riscv_vlseg6e64_v_f64m1_tu
#define vlseg7e64_v_f64m1_tu __riscv_vlseg7e64_v_f64m1_tu
#define vlseg8e64_v_f64m1_tu __riscv_vlseg8e64_v_f64m1_tu
#define vlseg2e64_v_f64m2_tu __riscv_vlseg2e64_v_f64m2_tu
#define vlseg3e64_v_f64m2_tu __riscv_vlseg3e64_v_f64m2_tu
#define vlseg4e64_v_f64m2_tu __riscv_vlseg4e64_v_f64m2_tu
#define vlseg2e64_v_f64m4_tu __riscv_vlseg2e64_v_f64m4_tu
#define vlseg2e16ff_v_f16mf4_tu __riscv_vlseg2e16ff_v_f16mf4_tu
#define vlseg3e16ff_v_f16mf4_tu __riscv_vlseg3e16ff_v_f16mf4_tu
#define vlseg4e16ff_v_f16mf4_tu __riscv_vlseg4e16ff_v_f16mf4_tu
#define vlseg5e16ff_v_f16mf4_tu __riscv_vlseg5e16ff_v_f16mf4_tu
#define vlseg6e16ff_v_f16mf4_tu __riscv_vlseg6e16ff_v_f16mf4_tu
#define vlseg7e16ff_v_f16mf4_tu __riscv_vlseg7e16ff_v_f16mf4_tu
#define vlseg8e16ff_v_f16mf4_tu __riscv_vlseg8e16ff_v_f16mf4_tu
#define vlseg2e16ff_v_f16mf2_tu __riscv_vlseg2e16ff_v_f16mf2_tu
#define vlseg3e16ff_v_f16mf2_tu __riscv_vlseg3e16ff_v_f16mf2_tu
#define vlseg4e16ff_v_f16mf2_tu __riscv_vlseg4e16ff_v_f16mf2_tu
#define vlseg5e16ff_v_f16mf2_tu __riscv_vlseg5e16ff_v_f16mf2_tu
#define vlseg6e16ff_v_f16mf2_tu __riscv_vlseg6e16ff_v_f16mf2_tu
#define vlseg7e16ff_v_f16mf2_tu __riscv_vlseg7e16ff_v_f16mf2_tu
#define vlseg8e16ff_v_f16mf2_tu __riscv_vlseg8e16ff_v_f16mf2_tu
#define vlseg2e16ff_v_f16m1_tu __riscv_vlseg2e16ff_v_f16m1_tu
#define vlseg3e16ff_v_f16m1_tu __riscv_vlseg3e16ff_v_f16m1_tu
#define vlseg4e16ff_v_f16m1_tu __riscv_vlseg4e16ff_v_f16m1_tu
#define vlseg5e16ff_v_f16m1_tu __riscv_vlseg5e16ff_v_f16m1_tu
#define vlseg6e16ff_v_f16m1_tu __riscv_vlseg6e16ff_v_f16m1_tu
#define vlseg7e16ff_v_f16m1_tu __riscv_vlseg7e16ff_v_f16m1_tu
#define vlseg8e16ff_v_f16m1_tu __riscv_vlseg8e16ff_v_f16m1_tu
#define vlseg2e16ff_v_f16m2_tu __riscv_vlseg2e16ff_v_f16m2_tu
#define vlseg3e16ff_v_f16m2_tu __riscv_vlseg3e16ff_v_f16m2_tu
#define vlseg4e16ff_v_f16m2_tu __riscv_vlseg4e16ff_v_f16m2_tu
#define vlseg2e16ff_v_f16m4_tu __riscv_vlseg2e16ff_v_f16m4_tu
#define vlseg2e32ff_v_f32mf2_tu __riscv_vlseg2e32ff_v_f32mf2_tu
#define vlseg3e32ff_v_f32mf2_tu __riscv_vlseg3e32ff_v_f32mf2_tu
#define vlseg4e32ff_v_f32mf2_tu __riscv_vlseg4e32ff_v_f32mf2_tu
#define vlseg5e32ff_v_f32mf2_tu __riscv_vlseg5e32ff_v_f32mf2_tu
#define vlseg6e32ff_v_f32mf2_tu __riscv_vlseg6e32ff_v_f32mf2_tu
#define vlseg7e32ff_v_f32mf2_tu __riscv_vlseg7e32ff_v_f32mf2_tu
#define vlseg8e32ff_v_f32mf2_tu __riscv_vlseg8e32ff_v_f32mf2_tu
#define vlseg2e32ff_v_f32m1_tu __riscv_vlseg2e32ff_v_f32m1_tu
#define vlseg3e32ff_v_f32m1_tu __riscv_vlseg3e32ff_v_f32m1_tu
#define vlseg4e32ff_v_f32m1_tu __riscv_vlseg4e32ff_v_f32m1_tu
#define vlseg5e32ff_v_f32m1_tu __riscv_vlseg5e32ff_v_f32m1_tu
#define vlseg6e32ff_v_f32m1_tu __riscv_vlseg6e32ff_v_f32m1_tu
#define vlseg7e32ff_v_f32m1_tu __riscv_vlseg7e32ff_v_f32m1_tu
#define vlseg8e32ff_v_f32m1_tu __riscv_vlseg8e32ff_v_f32m1_tu
#define vlseg2e32ff_v_f32m2_tu __riscv_vlseg2e32ff_v_f32m2_tu
#define vlseg3e32ff_v_f32m2_tu __riscv_vlseg3e32ff_v_f32m2_tu
#define vlseg4e32ff_v_f32m2_tu __riscv_vlseg4e32ff_v_f32m2_tu
#define vlseg2e32ff_v_f32m4_tu __riscv_vlseg2e32ff_v_f32m4_tu
#define vlseg2e64ff_v_f64m1_tu __riscv_vlseg2e64ff_v_f64m1_tu
#define vlseg3e64ff_v_f64m1_tu __riscv_vlseg3e64ff_v_f64m1_tu
#define vlseg4e64ff_v_f64m1_tu __riscv_vlseg4e64ff_v_f64m1_tu
#define vlseg5e64ff_v_f64m1_tu __riscv_vlseg5e64ff_v_f64m1_tu
#define vlseg6e64ff_v_f64m1_tu __riscv_vlseg6e64ff_v_f64m1_tu
#define vlseg7e64ff_v_f64m1_tu __riscv_vlseg7e64ff_v_f64m1_tu
#define vlseg8e64ff_v_f64m1_tu __riscv_vlseg8e64ff_v_f64m1_tu
#define vlseg2e64ff_v_f64m2_tu __riscv_vlseg2e64ff_v_f64m2_tu
#define vlseg3e64ff_v_f64m2_tu __riscv_vlseg3e64ff_v_f64m2_tu
#define vlseg4e64ff_v_f64m2_tu __riscv_vlseg4e64ff_v_f64m2_tu
#define vlseg2e64ff_v_f64m4_tu __riscv_vlseg2e64ff_v_f64m4_tu
#define vlseg2e8_v_i8mf8_tu __riscv_vlseg2e8_v_i8mf8_tu
#define vlseg3e8_v_i8mf8_tu __riscv_vlseg3e8_v_i8mf8_tu
#define vlseg4e8_v_i8mf8_tu __riscv_vlseg4e8_v_i8mf8_tu
#define vlseg5e8_v_i8mf8_tu __riscv_vlseg5e8_v_i8mf8_tu
#define vlseg6e8_v_i8mf8_tu __riscv_vlseg6e8_v_i8mf8_tu
#define vlseg7e8_v_i8mf8_tu __riscv_vlseg7e8_v_i8mf8_tu
#define vlseg8e8_v_i8mf8_tu __riscv_vlseg8e8_v_i8mf8_tu
#define vlseg2e8_v_i8mf4_tu __riscv_vlseg2e8_v_i8mf4_tu
#define vlseg3e8_v_i8mf4_tu __riscv_vlseg3e8_v_i8mf4_tu
#define vlseg4e8_v_i8mf4_tu __riscv_vlseg4e8_v_i8mf4_tu
#define vlseg5e8_v_i8mf4_tu __riscv_vlseg5e8_v_i8mf4_tu
#define vlseg6e8_v_i8mf4_tu __riscv_vlseg6e8_v_i8mf4_tu
#define vlseg7e8_v_i8mf4_tu __riscv_vlseg7e8_v_i8mf4_tu
#define vlseg8e8_v_i8mf4_tu __riscv_vlseg8e8_v_i8mf4_tu
#define vlseg2e8_v_i8mf2_tu __riscv_vlseg2e8_v_i8mf2_tu
#define vlseg3e8_v_i8mf2_tu __riscv_vlseg3e8_v_i8mf2_tu
#define vlseg4e8_v_i8mf2_tu __riscv_vlseg4e8_v_i8mf2_tu
#define vlseg5e8_v_i8mf2_tu __riscv_vlseg5e8_v_i8mf2_tu
#define vlseg6e8_v_i8mf2_tu __riscv_vlseg6e8_v_i8mf2_tu
#define vlseg7e8_v_i8mf2_tu __riscv_vlseg7e8_v_i8mf2_tu
#define vlseg8e8_v_i8mf2_tu __riscv_vlseg8e8_v_i8mf2_tu
#define vlseg2e8_v_i8m1_tu __riscv_vlseg2e8_v_i8m1_tu
#define vlseg3e8_v_i8m1_tu __riscv_vlseg3e8_v_i8m1_tu
#define vlseg4e8_v_i8m1_tu __riscv_vlseg4e8_v_i8m1_tu
#define vlseg5e8_v_i8m1_tu __riscv_vlseg5e8_v_i8m1_tu
#define vlseg6e8_v_i8m1_tu __riscv_vlseg6e8_v_i8m1_tu
#define vlseg7e8_v_i8m1_tu __riscv_vlseg7e8_v_i8m1_tu
#define vlseg8e8_v_i8m1_tu __riscv_vlseg8e8_v_i8m1_tu
#define vlseg2e8_v_i8m2_tu __riscv_vlseg2e8_v_i8m2_tu
#define vlseg3e8_v_i8m2_tu __riscv_vlseg3e8_v_i8m2_tu
#define vlseg4e8_v_i8m2_tu __riscv_vlseg4e8_v_i8m2_tu
#define vlseg2e8_v_i8m4_tu __riscv_vlseg2e8_v_i8m4_tu
#define vlseg2e16_v_i16mf4_tu __riscv_vlseg2e16_v_i16mf4_tu
#define vlseg3e16_v_i16mf4_tu __riscv_vlseg3e16_v_i16mf4_tu
#define vlseg4e16_v_i16mf4_tu __riscv_vlseg4e16_v_i16mf4_tu
#define vlseg5e16_v_i16mf4_tu __riscv_vlseg5e16_v_i16mf4_tu
#define vlseg6e16_v_i16mf4_tu __riscv_vlseg6e16_v_i16mf4_tu
#define vlseg7e16_v_i16mf4_tu __riscv_vlseg7e16_v_i16mf4_tu
#define vlseg8e16_v_i16mf4_tu __riscv_vlseg8e16_v_i16mf4_tu
#define vlseg2e16_v_i16mf2_tu __riscv_vlseg2e16_v_i16mf2_tu
#define vlseg3e16_v_i16mf2_tu __riscv_vlseg3e16_v_i16mf2_tu
#define vlseg4e16_v_i16mf2_tu __riscv_vlseg4e16_v_i16mf2_tu
#define vlseg5e16_v_i16mf2_tu __riscv_vlseg5e16_v_i16mf2_tu
#define vlseg6e16_v_i16mf2_tu __riscv_vlseg6e16_v_i16mf2_tu
#define vlseg7e16_v_i16mf2_tu __riscv_vlseg7e16_v_i16mf2_tu
#define vlseg8e16_v_i16mf2_tu __riscv_vlseg8e16_v_i16mf2_tu
#define vlseg2e16_v_i16m1_tu __riscv_vlseg2e16_v_i16m1_tu
#define vlseg3e16_v_i16m1_tu __riscv_vlseg3e16_v_i16m1_tu
#define vlseg4e16_v_i16m1_tu __riscv_vlseg4e16_v_i16m1_tu
#define vlseg5e16_v_i16m1_tu __riscv_vlseg5e16_v_i16m1_tu
#define vlseg6e16_v_i16m1_tu __riscv_vlseg6e16_v_i16m1_tu
#define vlseg7e16_v_i16m1_tu __riscv_vlseg7e16_v_i16m1_tu
#define vlseg8e16_v_i16m1_tu __riscv_vlseg8e16_v_i16m1_tu
#define vlseg2e16_v_i16m2_tu __riscv_vlseg2e16_v_i16m2_tu
#define vlseg3e16_v_i16m2_tu __riscv_vlseg3e16_v_i16m2_tu
#define vlseg4e16_v_i16m2_tu __riscv_vlseg4e16_v_i16m2_tu
#define vlseg2e16_v_i16m4_tu __riscv_vlseg2e16_v_i16m4_tu
#define vlseg2e32_v_i32mf2_tu __riscv_vlseg2e32_v_i32mf2_tu
#define vlseg3e32_v_i32mf2_tu __riscv_vlseg3e32_v_i32mf2_tu
#define vlseg4e32_v_i32mf2_tu __riscv_vlseg4e32_v_i32mf2_tu
#define vlseg5e32_v_i32mf2_tu __riscv_vlseg5e32_v_i32mf2_tu
#define vlseg6e32_v_i32mf2_tu __riscv_vlseg6e32_v_i32mf2_tu
#define vlseg7e32_v_i32mf2_tu __riscv_vlseg7e32_v_i32mf2_tu
#define vlseg8e32_v_i32mf2_tu __riscv_vlseg8e32_v_i32mf2_tu
#define vlseg2e32_v_i32m1_tu __riscv_vlseg2e32_v_i32m1_tu
#define vlseg3e32_v_i32m1_tu __riscv_vlseg3e32_v_i32m1_tu
#define vlseg4e32_v_i32m1_tu __riscv_vlseg4e32_v_i32m1_tu
#define vlseg5e32_v_i32m1_tu __riscv_vlseg5e32_v_i32m1_tu
#define vlseg6e32_v_i32m1_tu __riscv_vlseg6e32_v_i32m1_tu
#define vlseg7e32_v_i32m1_tu __riscv_vlseg7e32_v_i32m1_tu
#define vlseg8e32_v_i32m1_tu __riscv_vlseg8e32_v_i32m1_tu
#define vlseg2e32_v_i32m2_tu __riscv_vlseg2e32_v_i32m2_tu
#define vlseg3e32_v_i32m2_tu __riscv_vlseg3e32_v_i32m2_tu
#define vlseg4e32_v_i32m2_tu __riscv_vlseg4e32_v_i32m2_tu
#define vlseg2e32_v_i32m4_tu __riscv_vlseg2e32_v_i32m4_tu
#define vlseg2e64_v_i64m1_tu __riscv_vlseg2e64_v_i64m1_tu
#define vlseg3e64_v_i64m1_tu __riscv_vlseg3e64_v_i64m1_tu
#define vlseg4e64_v_i64m1_tu __riscv_vlseg4e64_v_i64m1_tu
#define vlseg5e64_v_i64m1_tu __riscv_vlseg5e64_v_i64m1_tu
#define vlseg6e64_v_i64m1_tu __riscv_vlseg6e64_v_i64m1_tu
#define vlseg7e64_v_i64m1_tu __riscv_vlseg7e64_v_i64m1_tu
#define vlseg8e64_v_i64m1_tu __riscv_vlseg8e64_v_i64m1_tu
#define vlseg2e64_v_i64m2_tu __riscv_vlseg2e64_v_i64m2_tu
#define vlseg3e64_v_i64m2_tu __riscv_vlseg3e64_v_i64m2_tu
#define vlseg4e64_v_i64m2_tu __riscv_vlseg4e64_v_i64m2_tu
#define vlseg2e64_v_i64m4_tu __riscv_vlseg2e64_v_i64m4_tu
#define vlseg2e8ff_v_i8mf8_tu __riscv_vlseg2e8ff_v_i8mf8_tu
#define vlseg3e8ff_v_i8mf8_tu __riscv_vlseg3e8ff_v_i8mf8_tu
#define vlseg4e8ff_v_i8mf8_tu __riscv_vlseg4e8ff_v_i8mf8_tu
#define vlseg5e8ff_v_i8mf8_tu __riscv_vlseg5e8ff_v_i8mf8_tu
#define vlseg6e8ff_v_i8mf8_tu __riscv_vlseg6e8ff_v_i8mf8_tu
#define vlseg7e8ff_v_i8mf8_tu __riscv_vlseg7e8ff_v_i8mf8_tu
#define vlseg8e8ff_v_i8mf8_tu __riscv_vlseg8e8ff_v_i8mf8_tu
#define vlseg2e8ff_v_i8mf4_tu __riscv_vlseg2e8ff_v_i8mf4_tu
#define vlseg3e8ff_v_i8mf4_tu __riscv_vlseg3e8ff_v_i8mf4_tu
#define vlseg4e8ff_v_i8mf4_tu __riscv_vlseg4e8ff_v_i8mf4_tu
#define vlseg5e8ff_v_i8mf4_tu __riscv_vlseg5e8ff_v_i8mf4_tu
#define vlseg6e8ff_v_i8mf4_tu __riscv_vlseg6e8ff_v_i8mf4_tu
#define vlseg7e8ff_v_i8mf4_tu __riscv_vlseg7e8ff_v_i8mf4_tu
#define vlseg8e8ff_v_i8mf4_tu __riscv_vlseg8e8ff_v_i8mf4_tu
#define vlseg2e8ff_v_i8mf2_tu __riscv_vlseg2e8ff_v_i8mf2_tu
#define vlseg3e8ff_v_i8mf2_tu __riscv_vlseg3e8ff_v_i8mf2_tu
#define vlseg4e8ff_v_i8mf2_tu __riscv_vlseg4e8ff_v_i8mf2_tu
#define vlseg5e8ff_v_i8mf2_tu __riscv_vlseg5e8ff_v_i8mf2_tu
#define vlseg6e8ff_v_i8mf2_tu __riscv_vlseg6e8ff_v_i8mf2_tu
#define vlseg7e8ff_v_i8mf2_tu __riscv_vlseg7e8ff_v_i8mf2_tu
#define vlseg8e8ff_v_i8mf2_tu __riscv_vlseg8e8ff_v_i8mf2_tu
#define vlseg2e8ff_v_i8m1_tu __riscv_vlseg2e8ff_v_i8m1_tu
#define vlseg3e8ff_v_i8m1_tu __riscv_vlseg3e8ff_v_i8m1_tu
#define vlseg4e8ff_v_i8m1_tu __riscv_vlseg4e8ff_v_i8m1_tu
#define vlseg5e8ff_v_i8m1_tu __riscv_vlseg5e8ff_v_i8m1_tu
#define vlseg6e8ff_v_i8m1_tu __riscv_vlseg6e8ff_v_i8m1_tu
#define vlseg7e8ff_v_i8m1_tu __riscv_vlseg7e8ff_v_i8m1_tu
#define vlseg8e8ff_v_i8m1_tu __riscv_vlseg8e8ff_v_i8m1_tu
#define vlseg2e8ff_v_i8m2_tu __riscv_vlseg2e8ff_v_i8m2_tu
#define vlseg3e8ff_v_i8m2_tu __riscv_vlseg3e8ff_v_i8m2_tu
#define vlseg4e8ff_v_i8m2_tu __riscv_vlseg4e8ff_v_i8m2_tu
#define vlseg2e8ff_v_i8m4_tu __riscv_vlseg2e8ff_v_i8m4_tu
#define vlseg2e16ff_v_i16mf4_tu __riscv_vlseg2e16ff_v_i16mf4_tu
#define vlseg3e16ff_v_i16mf4_tu __riscv_vlseg3e16ff_v_i16mf4_tu
#define vlseg4e16ff_v_i16mf4_tu __riscv_vlseg4e16ff_v_i16mf4_tu
#define vlseg5e16ff_v_i16mf4_tu __riscv_vlseg5e16ff_v_i16mf4_tu
#define vlseg6e16ff_v_i16mf4_tu __riscv_vlseg6e16ff_v_i16mf4_tu
#define vlseg7e16ff_v_i16mf4_tu __riscv_vlseg7e16ff_v_i16mf4_tu
#define vlseg8e16ff_v_i16mf4_tu __riscv_vlseg8e16ff_v_i16mf4_tu
#define vlseg2e16ff_v_i16mf2_tu __riscv_vlseg2e16ff_v_i16mf2_tu
#define vlseg3e16ff_v_i16mf2_tu __riscv_vlseg3e16ff_v_i16mf2_tu
#define vlseg4e16ff_v_i16mf2_tu __riscv_vlseg4e16ff_v_i16mf2_tu
#define vlseg5e16ff_v_i16mf2_tu __riscv_vlseg5e16ff_v_i16mf2_tu
#define vlseg6e16ff_v_i16mf2_tu __riscv_vlseg6e16ff_v_i16mf2_tu
#define vlseg7e16ff_v_i16mf2_tu __riscv_vlseg7e16ff_v_i16mf2_tu
#define vlseg8e16ff_v_i16mf2_tu __riscv_vlseg8e16ff_v_i16mf2_tu
#define vlseg2e16ff_v_i16m1_tu __riscv_vlseg2e16ff_v_i16m1_tu
#define vlseg3e16ff_v_i16m1_tu __riscv_vlseg3e16ff_v_i16m1_tu
#define vlseg4e16ff_v_i16m1_tu __riscv_vlseg4e16ff_v_i16m1_tu
#define vlseg5e16ff_v_i16m1_tu __riscv_vlseg5e16ff_v_i16m1_tu
#define vlseg6e16ff_v_i16m1_tu __riscv_vlseg6e16ff_v_i16m1_tu
#define vlseg7e16ff_v_i16m1_tu __riscv_vlseg7e16ff_v_i16m1_tu
#define vlseg8e16ff_v_i16m1_tu __riscv_vlseg8e16ff_v_i16m1_tu
#define vlseg2e16ff_v_i16m2_tu __riscv_vlseg2e16ff_v_i16m2_tu
#define vlseg3e16ff_v_i16m2_tu __riscv_vlseg3e16ff_v_i16m2_tu
#define vlseg4e16ff_v_i16m2_tu __riscv_vlseg4e16ff_v_i16m2_tu
#define vlseg2e16ff_v_i16m4_tu __riscv_vlseg2e16ff_v_i16m4_tu
#define vlseg2e32ff_v_i32mf2_tu __riscv_vlseg2e32ff_v_i32mf2_tu
#define vlseg3e32ff_v_i32mf2_tu __riscv_vlseg3e32ff_v_i32mf2_tu
#define vlseg4e32ff_v_i32mf2_tu __riscv_vlseg4e32ff_v_i32mf2_tu
#define vlseg5e32ff_v_i32mf2_tu __riscv_vlseg5e32ff_v_i32mf2_tu
#define vlseg6e32ff_v_i32mf2_tu __riscv_vlseg6e32ff_v_i32mf2_tu
#define vlseg7e32ff_v_i32mf2_tu __riscv_vlseg7e32ff_v_i32mf2_tu
#define vlseg8e32ff_v_i32mf2_tu __riscv_vlseg8e32ff_v_i32mf2_tu
#define vlseg2e32ff_v_i32m1_tu __riscv_vlseg2e32ff_v_i32m1_tu
#define vlseg3e32ff_v_i32m1_tu __riscv_vlseg3e32ff_v_i32m1_tu
#define vlseg4e32ff_v_i32m1_tu __riscv_vlseg4e32ff_v_i32m1_tu
#define vlseg5e32ff_v_i32m1_tu __riscv_vlseg5e32ff_v_i32m1_tu
#define vlseg6e32ff_v_i32m1_tu __riscv_vlseg6e32ff_v_i32m1_tu
#define vlseg7e32ff_v_i32m1_tu __riscv_vlseg7e32ff_v_i32m1_tu
#define vlseg8e32ff_v_i32m1_tu __riscv_vlseg8e32ff_v_i32m1_tu
#define vlseg2e32ff_v_i32m2_tu __riscv_vlseg2e32ff_v_i32m2_tu
#define vlseg3e32ff_v_i32m2_tu __riscv_vlseg3e32ff_v_i32m2_tu
#define vlseg4e32ff_v_i32m2_tu __riscv_vlseg4e32ff_v_i32m2_tu
#define vlseg2e32ff_v_i32m4_tu __riscv_vlseg2e32ff_v_i32m4_tu
#define vlseg2e64ff_v_i64m1_tu __riscv_vlseg2e64ff_v_i64m1_tu
#define vlseg3e64ff_v_i64m1_tu __riscv_vlseg3e64ff_v_i64m1_tu
#define vlseg4e64ff_v_i64m1_tu __riscv_vlseg4e64ff_v_i64m1_tu
#define vlseg5e64ff_v_i64m1_tu __riscv_vlseg5e64ff_v_i64m1_tu
#define vlseg6e64ff_v_i64m1_tu __riscv_vlseg6e64ff_v_i64m1_tu
#define vlseg7e64ff_v_i64m1_tu __riscv_vlseg7e64ff_v_i64m1_tu
#define vlseg8e64ff_v_i64m1_tu __riscv_vlseg8e64ff_v_i64m1_tu
#define vlseg2e64ff_v_i64m2_tu __riscv_vlseg2e64ff_v_i64m2_tu
#define vlseg3e64ff_v_i64m2_tu __riscv_vlseg3e64ff_v_i64m2_tu
#define vlseg4e64ff_v_i64m2_tu __riscv_vlseg4e64ff_v_i64m2_tu
#define vlseg2e64ff_v_i64m4_tu __riscv_vlseg2e64ff_v_i64m4_tu
#define vlseg2e8_v_u8mf8_tu __riscv_vlseg2e8_v_u8mf8_tu
#define vlseg3e8_v_u8mf8_tu __riscv_vlseg3e8_v_u8mf8_tu
#define vlseg4e8_v_u8mf8_tu __riscv_vlseg4e8_v_u8mf8_tu
#define vlseg5e8_v_u8mf8_tu __riscv_vlseg5e8_v_u8mf8_tu
#define vlseg6e8_v_u8mf8_tu __riscv_vlseg6e8_v_u8mf8_tu
#define vlseg7e8_v_u8mf8_tu __riscv_vlseg7e8_v_u8mf8_tu
#define vlseg8e8_v_u8mf8_tu __riscv_vlseg8e8_v_u8mf8_tu
#define vlseg2e8_v_u8mf4_tu __riscv_vlseg2e8_v_u8mf4_tu
#define vlseg3e8_v_u8mf4_tu __riscv_vlseg3e8_v_u8mf4_tu
#define vlseg4e8_v_u8mf4_tu __riscv_vlseg4e8_v_u8mf4_tu
#define vlseg5e8_v_u8mf4_tu __riscv_vlseg5e8_v_u8mf4_tu
#define vlseg6e8_v_u8mf4_tu __riscv_vlseg6e8_v_u8mf4_tu
#define vlseg7e8_v_u8mf4_tu __riscv_vlseg7e8_v_u8mf4_tu
#define vlseg8e8_v_u8mf4_tu __riscv_vlseg8e8_v_u8mf4_tu
#define vlseg2e8_v_u8mf2_tu __riscv_vlseg2e8_v_u8mf2_tu
#define vlseg3e8_v_u8mf2_tu __riscv_vlseg3e8_v_u8mf2_tu
#define vlseg4e8_v_u8mf2_tu __riscv_vlseg4e8_v_u8mf2_tu
#define vlseg5e8_v_u8mf2_tu __riscv_vlseg5e8_v_u8mf2_tu
#define vlseg6e8_v_u8mf2_tu __riscv_vlseg6e8_v_u8mf2_tu
#define vlseg7e8_v_u8mf2_tu __riscv_vlseg7e8_v_u8mf2_tu
#define vlseg8e8_v_u8mf2_tu __riscv_vlseg8e8_v_u8mf2_tu
#define vlseg2e8_v_u8m1_tu __riscv_vlseg2e8_v_u8m1_tu
#define vlseg3e8_v_u8m1_tu __riscv_vlseg3e8_v_u8m1_tu
#define vlseg4e8_v_u8m1_tu __riscv_vlseg4e8_v_u8m1_tu
#define vlseg5e8_v_u8m1_tu __riscv_vlseg5e8_v_u8m1_tu
#define vlseg6e8_v_u8m1_tu __riscv_vlseg6e8_v_u8m1_tu
#define vlseg7e8_v_u8m1_tu __riscv_vlseg7e8_v_u8m1_tu
#define vlseg8e8_v_u8m1_tu __riscv_vlseg8e8_v_u8m1_tu
#define vlseg2e8_v_u8m2_tu __riscv_vlseg2e8_v_u8m2_tu
#define vlseg3e8_v_u8m2_tu __riscv_vlseg3e8_v_u8m2_tu
#define vlseg4e8_v_u8m2_tu __riscv_vlseg4e8_v_u8m2_tu
#define vlseg2e8_v_u8m4_tu __riscv_vlseg2e8_v_u8m4_tu
#define vlseg2e16_v_u16mf4_tu __riscv_vlseg2e16_v_u16mf4_tu
#define vlseg3e16_v_u16mf4_tu __riscv_vlseg3e16_v_u16mf4_tu
#define vlseg4e16_v_u16mf4_tu __riscv_vlseg4e16_v_u16mf4_tu
#define vlseg5e16_v_u16mf4_tu __riscv_vlseg5e16_v_u16mf4_tu
#define vlseg6e16_v_u16mf4_tu __riscv_vlseg6e16_v_u16mf4_tu
#define vlseg7e16_v_u16mf4_tu __riscv_vlseg7e16_v_u16mf4_tu
#define vlseg8e16_v_u16mf4_tu __riscv_vlseg8e16_v_u16mf4_tu
#define vlseg2e16_v_u16mf2_tu __riscv_vlseg2e16_v_u16mf2_tu
#define vlseg3e16_v_u16mf2_tu __riscv_vlseg3e16_v_u16mf2_tu
#define vlseg4e16_v_u16mf2_tu __riscv_vlseg4e16_v_u16mf2_tu
#define vlseg5e16_v_u16mf2_tu __riscv_vlseg5e16_v_u16mf2_tu
#define vlseg6e16_v_u16mf2_tu __riscv_vlseg6e16_v_u16mf2_tu
#define vlseg7e16_v_u16mf2_tu __riscv_vlseg7e16_v_u16mf2_tu
#define vlseg8e16_v_u16mf2_tu __riscv_vlseg8e16_v_u16mf2_tu
#define vlseg2e16_v_u16m1_tu __riscv_vlseg2e16_v_u16m1_tu
#define vlseg3e16_v_u16m1_tu __riscv_vlseg3e16_v_u16m1_tu
#define vlseg4e16_v_u16m1_tu __riscv_vlseg4e16_v_u16m1_tu
#define vlseg5e16_v_u16m1_tu __riscv_vlseg5e16_v_u16m1_tu
#define vlseg6e16_v_u16m1_tu __riscv_vlseg6e16_v_u16m1_tu
#define vlseg7e16_v_u16m1_tu __riscv_vlseg7e16_v_u16m1_tu
#define vlseg8e16_v_u16m1_tu __riscv_vlseg8e16_v_u16m1_tu
#define vlseg2e16_v_u16m2_tu __riscv_vlseg2e16_v_u16m2_tu
#define vlseg3e16_v_u16m2_tu __riscv_vlseg3e16_v_u16m2_tu
#define vlseg4e16_v_u16m2_tu __riscv_vlseg4e16_v_u16m2_tu
#define vlseg2e16_v_u16m4_tu __riscv_vlseg2e16_v_u16m4_tu
#define vlseg2e32_v_u32mf2_tu __riscv_vlseg2e32_v_u32mf2_tu
#define vlseg3e32_v_u32mf2_tu __riscv_vlseg3e32_v_u32mf2_tu
#define vlseg4e32_v_u32mf2_tu __riscv_vlseg4e32_v_u32mf2_tu
#define vlseg5e32_v_u32mf2_tu __riscv_vlseg5e32_v_u32mf2_tu
#define vlseg6e32_v_u32mf2_tu __riscv_vlseg6e32_v_u32mf2_tu
#define vlseg7e32_v_u32mf2_tu __riscv_vlseg7e32_v_u32mf2_tu
#define vlseg8e32_v_u32mf2_tu __riscv_vlseg8e32_v_u32mf2_tu
#define vlseg2e32_v_u32m1_tu __riscv_vlseg2e32_v_u32m1_tu
#define vlseg3e32_v_u32m1_tu __riscv_vlseg3e32_v_u32m1_tu
#define vlseg4e32_v_u32m1_tu __riscv_vlseg4e32_v_u32m1_tu
#define vlseg5e32_v_u32m1_tu __riscv_vlseg5e32_v_u32m1_tu
#define vlseg6e32_v_u32m1_tu __riscv_vlseg6e32_v_u32m1_tu
#define vlseg7e32_v_u32m1_tu __riscv_vlseg7e32_v_u32m1_tu
#define vlseg8e32_v_u32m1_tu __riscv_vlseg8e32_v_u32m1_tu
#define vlseg2e32_v_u32m2_tu __riscv_vlseg2e32_v_u32m2_tu
#define vlseg3e32_v_u32m2_tu __riscv_vlseg3e32_v_u32m2_tu
#define vlseg4e32_v_u32m2_tu __riscv_vlseg4e32_v_u32m2_tu
#define vlseg2e32_v_u32m4_tu __riscv_vlseg2e32_v_u32m4_tu
#define vlseg2e64_v_u64m1_tu __riscv_vlseg2e64_v_u64m1_tu
#define vlseg3e64_v_u64m1_tu __riscv_vlseg3e64_v_u64m1_tu
#define vlseg4e64_v_u64m1_tu __riscv_vlseg4e64_v_u64m1_tu
#define vlseg5e64_v_u64m1_tu __riscv_vlseg5e64_v_u64m1_tu
#define vlseg6e64_v_u64m1_tu __riscv_vlseg6e64_v_u64m1_tu
#define vlseg7e64_v_u64m1_tu __riscv_vlseg7e64_v_u64m1_tu
#define vlseg8e64_v_u64m1_tu __riscv_vlseg8e64_v_u64m1_tu
#define vlseg2e64_v_u64m2_tu __riscv_vlseg2e64_v_u64m2_tu
#define vlseg3e64_v_u64m2_tu __riscv_vlseg3e64_v_u64m2_tu
#define vlseg4e64_v_u64m2_tu __riscv_vlseg4e64_v_u64m2_tu
#define vlseg2e64_v_u64m4_tu __riscv_vlseg2e64_v_u64m4_tu
#define vlseg2e8ff_v_u8mf8_tu __riscv_vlseg2e8ff_v_u8mf8_tu
#define vlseg3e8ff_v_u8mf8_tu __riscv_vlseg3e8ff_v_u8mf8_tu
#define vlseg4e8ff_v_u8mf8_tu __riscv_vlseg4e8ff_v_u8mf8_tu
#define vlseg5e8ff_v_u8mf8_tu __riscv_vlseg5e8ff_v_u8mf8_tu
#define vlseg6e8ff_v_u8mf8_tu __riscv_vlseg6e8ff_v_u8mf8_tu
#define vlseg7e8ff_v_u8mf8_tu __riscv_vlseg7e8ff_v_u8mf8_tu
#define vlseg8e8ff_v_u8mf8_tu __riscv_vlseg8e8ff_v_u8mf8_tu
#define vlseg2e8ff_v_u8mf4_tu __riscv_vlseg2e8ff_v_u8mf4_tu
#define vlseg3e8ff_v_u8mf4_tu __riscv_vlseg3e8ff_v_u8mf4_tu
#define vlseg4e8ff_v_u8mf4_tu __riscv_vlseg4e8ff_v_u8mf4_tu
#define vlseg5e8ff_v_u8mf4_tu __riscv_vlseg5e8ff_v_u8mf4_tu
#define vlseg6e8ff_v_u8mf4_tu __riscv_vlseg6e8ff_v_u8mf4_tu
#define vlseg7e8ff_v_u8mf4_tu __riscv_vlseg7e8ff_v_u8mf4_tu
#define vlseg8e8ff_v_u8mf4_tu __riscv_vlseg8e8ff_v_u8mf4_tu
#define vlseg2e8ff_v_u8mf2_tu __riscv_vlseg2e8ff_v_u8mf2_tu
#define vlseg3e8ff_v_u8mf2_tu __riscv_vlseg3e8ff_v_u8mf2_tu
#define vlseg4e8ff_v_u8mf2_tu __riscv_vlseg4e8ff_v_u8mf2_tu
#define vlseg5e8ff_v_u8mf2_tu __riscv_vlseg5e8ff_v_u8mf2_tu
#define vlseg6e8ff_v_u8mf2_tu __riscv_vlseg6e8ff_v_u8mf2_tu
#define vlseg7e8ff_v_u8mf2_tu __riscv_vlseg7e8ff_v_u8mf2_tu
#define vlseg8e8ff_v_u8mf2_tu __riscv_vlseg8e8ff_v_u8mf2_tu
#define vlseg2e8ff_v_u8m1_tu __riscv_vlseg2e8ff_v_u8m1_tu
#define vlseg3e8ff_v_u8m1_tu __riscv_vlseg3e8ff_v_u8m1_tu
#define vlseg4e8ff_v_u8m1_tu __riscv_vlseg4e8ff_v_u8m1_tu
#define vlseg5e8ff_v_u8m1_tu __riscv_vlseg5e8ff_v_u8m1_tu
#define vlseg6e8ff_v_u8m1_tu __riscv_vlseg6e8ff_v_u8m1_tu
#define vlseg7e8ff_v_u8m1_tu __riscv_vlseg7e8ff_v_u8m1_tu
#define vlseg8e8ff_v_u8m1_tu __riscv_vlseg8e8ff_v_u8m1_tu
#define vlseg2e8ff_v_u8m2_tu __riscv_vlseg2e8ff_v_u8m2_tu
#define vlseg3e8ff_v_u8m2_tu __riscv_vlseg3e8ff_v_u8m2_tu
#define vlseg4e8ff_v_u8m2_tu __riscv_vlseg4e8ff_v_u8m2_tu
#define vlseg2e8ff_v_u8m4_tu __riscv_vlseg2e8ff_v_u8m4_tu
#define vlseg2e16ff_v_u16mf4_tu __riscv_vlseg2e16ff_v_u16mf4_tu
#define vlseg3e16ff_v_u16mf4_tu __riscv_vlseg3e16ff_v_u16mf4_tu
#define vlseg4e16ff_v_u16mf4_tu __riscv_vlseg4e16ff_v_u16mf4_tu
#define vlseg5e16ff_v_u16mf4_tu __riscv_vlseg5e16ff_v_u16mf4_tu
#define vlseg6e16ff_v_u16mf4_tu __riscv_vlseg6e16ff_v_u16mf4_tu
#define vlseg7e16ff_v_u16mf4_tu __riscv_vlseg7e16ff_v_u16mf4_tu
#define vlseg8e16ff_v_u16mf4_tu __riscv_vlseg8e16ff_v_u16mf4_tu
#define vlseg2e16ff_v_u16mf2_tu __riscv_vlseg2e16ff_v_u16mf2_tu
#define vlseg3e16ff_v_u16mf2_tu __riscv_vlseg3e16ff_v_u16mf2_tu
#define vlseg4e16ff_v_u16mf2_tu __riscv_vlseg4e16ff_v_u16mf2_tu
#define vlseg5e16ff_v_u16mf2_tu __riscv_vlseg5e16ff_v_u16mf2_tu
#define vlseg6e16ff_v_u16mf2_tu __riscv_vlseg6e16ff_v_u16mf2_tu
#define vlseg7e16ff_v_u16mf2_tu __riscv_vlseg7e16ff_v_u16mf2_tu
#define vlseg8e16ff_v_u16mf2_tu __riscv_vlseg8e16ff_v_u16mf2_tu
#define vlseg2e16ff_v_u16m1_tu __riscv_vlseg2e16ff_v_u16m1_tu
#define vlseg3e16ff_v_u16m1_tu __riscv_vlseg3e16ff_v_u16m1_tu
#define vlseg4e16ff_v_u16m1_tu __riscv_vlseg4e16ff_v_u16m1_tu
#define vlseg5e16ff_v_u16m1_tu __riscv_vlseg5e16ff_v_u16m1_tu
#define vlseg6e16ff_v_u16m1_tu __riscv_vlseg6e16ff_v_u16m1_tu
#define vlseg7e16ff_v_u16m1_tu __riscv_vlseg7e16ff_v_u16m1_tu
#define vlseg8e16ff_v_u16m1_tu __riscv_vlseg8e16ff_v_u16m1_tu
#define vlseg2e16ff_v_u16m2_tu __riscv_vlseg2e16ff_v_u16m2_tu
#define vlseg3e16ff_v_u16m2_tu __riscv_vlseg3e16ff_v_u16m2_tu
#define vlseg4e16ff_v_u16m2_tu __riscv_vlseg4e16ff_v_u16m2_tu
#define vlseg2e16ff_v_u16m4_tu __riscv_vlseg2e16ff_v_u16m4_tu
#define vlseg2e32ff_v_u32mf2_tu __riscv_vlseg2e32ff_v_u32mf2_tu
#define vlseg3e32ff_v_u32mf2_tu __riscv_vlseg3e32ff_v_u32mf2_tu
#define vlseg4e32ff_v_u32mf2_tu __riscv_vlseg4e32ff_v_u32mf2_tu
#define vlseg5e32ff_v_u32mf2_tu __riscv_vlseg5e32ff_v_u32mf2_tu
#define vlseg6e32ff_v_u32mf2_tu __riscv_vlseg6e32ff_v_u32mf2_tu
#define vlseg7e32ff_v_u32mf2_tu __riscv_vlseg7e32ff_v_u32mf2_tu
#define vlseg8e32ff_v_u32mf2_tu __riscv_vlseg8e32ff_v_u32mf2_tu
#define vlseg2e32ff_v_u32m1_tu __riscv_vlseg2e32ff_v_u32m1_tu
#define vlseg3e32ff_v_u32m1_tu __riscv_vlseg3e32ff_v_u32m1_tu
#define vlseg4e32ff_v_u32m1_tu __riscv_vlseg4e32ff_v_u32m1_tu
#define vlseg5e32ff_v_u32m1_tu __riscv_vlseg5e32ff_v_u32m1_tu
#define vlseg6e32ff_v_u32m1_tu __riscv_vlseg6e32ff_v_u32m1_tu
#define vlseg7e32ff_v_u32m1_tu __riscv_vlseg7e32ff_v_u32m1_tu
#define vlseg8e32ff_v_u32m1_tu __riscv_vlseg8e32ff_v_u32m1_tu
#define vlseg2e32ff_v_u32m2_tu __riscv_vlseg2e32ff_v_u32m2_tu
#define vlseg3e32ff_v_u32m2_tu __riscv_vlseg3e32ff_v_u32m2_tu
#define vlseg4e32ff_v_u32m2_tu __riscv_vlseg4e32ff_v_u32m2_tu
#define vlseg2e32ff_v_u32m4_tu __riscv_vlseg2e32ff_v_u32m4_tu
#define vlseg2e64ff_v_u64m1_tu __riscv_vlseg2e64ff_v_u64m1_tu
#define vlseg3e64ff_v_u64m1_tu __riscv_vlseg3e64ff_v_u64m1_tu
#define vlseg4e64ff_v_u64m1_tu __riscv_vlseg4e64ff_v_u64m1_tu
#define vlseg5e64ff_v_u64m1_tu __riscv_vlseg5e64ff_v_u64m1_tu
#define vlseg6e64ff_v_u64m1_tu __riscv_vlseg6e64ff_v_u64m1_tu
#define vlseg7e64ff_v_u64m1_tu __riscv_vlseg7e64ff_v_u64m1_tu
#define vlseg8e64ff_v_u64m1_tu __riscv_vlseg8e64ff_v_u64m1_tu
#define vlseg2e64ff_v_u64m2_tu __riscv_vlseg2e64ff_v_u64m2_tu
#define vlseg3e64ff_v_u64m2_tu __riscv_vlseg3e64ff_v_u64m2_tu
#define vlseg4e64ff_v_u64m2_tu __riscv_vlseg4e64ff_v_u64m2_tu
#define vlseg2e64ff_v_u64m4_tu __riscv_vlseg2e64ff_v_u64m4_tu
#define vlseg2e16_v_f16mf4_ta __riscv_vlseg2e16_v_f16mf4
#define vlseg3e16_v_f16mf4_ta __riscv_vlseg3e16_v_f16mf4
#define vlseg4e16_v_f16mf4_ta __riscv_vlseg4e16_v_f16mf4
#define vlseg5e16_v_f16mf4_ta __riscv_vlseg5e16_v_f16mf4
#define vlseg6e16_v_f16mf4_ta __riscv_vlseg6e16_v_f16mf4
#define vlseg7e16_v_f16mf4_ta __riscv_vlseg7e16_v_f16mf4
#define vlseg8e16_v_f16mf4_ta __riscv_vlseg8e16_v_f16mf4
#define vlseg2e16_v_f16mf2_ta __riscv_vlseg2e16_v_f16mf2
#define vlseg3e16_v_f16mf2_ta __riscv_vlseg3e16_v_f16mf2
#define vlseg4e16_v_f16mf2_ta __riscv_vlseg4e16_v_f16mf2
#define vlseg5e16_v_f16mf2_ta __riscv_vlseg5e16_v_f16mf2
#define vlseg6e16_v_f16mf2_ta __riscv_vlseg6e16_v_f16mf2
#define vlseg7e16_v_f16mf2_ta __riscv_vlseg7e16_v_f16mf2
#define vlseg8e16_v_f16mf2_ta __riscv_vlseg8e16_v_f16mf2
#define vlseg2e16_v_f16m1_ta __riscv_vlseg2e16_v_f16m1
#define vlseg3e16_v_f16m1_ta __riscv_vlseg3e16_v_f16m1
#define vlseg4e16_v_f16m1_ta __riscv_vlseg4e16_v_f16m1
#define vlseg5e16_v_f16m1_ta __riscv_vlseg5e16_v_f16m1
#define vlseg6e16_v_f16m1_ta __riscv_vlseg6e16_v_f16m1
#define vlseg7e16_v_f16m1_ta __riscv_vlseg7e16_v_f16m1
#define vlseg8e16_v_f16m1_ta __riscv_vlseg8e16_v_f16m1
#define vlseg2e16_v_f16m2_ta __riscv_vlseg2e16_v_f16m2
#define vlseg3e16_v_f16m2_ta __riscv_vlseg3e16_v_f16m2
#define vlseg4e16_v_f16m2_ta __riscv_vlseg4e16_v_f16m2
#define vlseg2e16_v_f16m4_ta __riscv_vlseg2e16_v_f16m4
#define vlseg2e32_v_f32mf2_ta __riscv_vlseg2e32_v_f32mf2
#define vlseg3e32_v_f32mf2_ta __riscv_vlseg3e32_v_f32mf2
#define vlseg4e32_v_f32mf2_ta __riscv_vlseg4e32_v_f32mf2
#define vlseg5e32_v_f32mf2_ta __riscv_vlseg5e32_v_f32mf2
#define vlseg6e32_v_f32mf2_ta __riscv_vlseg6e32_v_f32mf2
#define vlseg7e32_v_f32mf2_ta __riscv_vlseg7e32_v_f32mf2
#define vlseg8e32_v_f32mf2_ta __riscv_vlseg8e32_v_f32mf2
#define vlseg2e32_v_f32m1_ta __riscv_vlseg2e32_v_f32m1
#define vlseg3e32_v_f32m1_ta __riscv_vlseg3e32_v_f32m1
#define vlseg4e32_v_f32m1_ta __riscv_vlseg4e32_v_f32m1
#define vlseg5e32_v_f32m1_ta __riscv_vlseg5e32_v_f32m1
#define vlseg6e32_v_f32m1_ta __riscv_vlseg6e32_v_f32m1
#define vlseg7e32_v_f32m1_ta __riscv_vlseg7e32_v_f32m1
#define vlseg8e32_v_f32m1_ta __riscv_vlseg8e32_v_f32m1
#define vlseg2e32_v_f32m2_ta __riscv_vlseg2e32_v_f32m2
#define vlseg3e32_v_f32m2_ta __riscv_vlseg3e32_v_f32m2
#define vlseg4e32_v_f32m2_ta __riscv_vlseg4e32_v_f32m2
#define vlseg2e32_v_f32m4_ta __riscv_vlseg2e32_v_f32m4
#define vlseg2e64_v_f64m1_ta __riscv_vlseg2e64_v_f64m1
#define vlseg3e64_v_f64m1_ta __riscv_vlseg3e64_v_f64m1
#define vlseg4e64_v_f64m1_ta __riscv_vlseg4e64_v_f64m1
#define vlseg5e64_v_f64m1_ta __riscv_vlseg5e64_v_f64m1
#define vlseg6e64_v_f64m1_ta __riscv_vlseg6e64_v_f64m1
#define vlseg7e64_v_f64m1_ta __riscv_vlseg7e64_v_f64m1
#define vlseg8e64_v_f64m1_ta __riscv_vlseg8e64_v_f64m1
#define vlseg2e64_v_f64m2_ta __riscv_vlseg2e64_v_f64m2
#define vlseg3e64_v_f64m2_ta __riscv_vlseg3e64_v_f64m2
#define vlseg4e64_v_f64m2_ta __riscv_vlseg4e64_v_f64m2
#define vlseg2e64_v_f64m4_ta __riscv_vlseg2e64_v_f64m4
#define vlseg2e16ff_v_f16mf4_ta __riscv_vlseg2e16ff_v_f16mf4
#define vlseg3e16ff_v_f16mf4_ta __riscv_vlseg3e16ff_v_f16mf4
#define vlseg4e16ff_v_f16mf4_ta __riscv_vlseg4e16ff_v_f16mf4
#define vlseg5e16ff_v_f16mf4_ta __riscv_vlseg5e16ff_v_f16mf4
#define vlseg6e16ff_v_f16mf4_ta __riscv_vlseg6e16ff_v_f16mf4
#define vlseg7e16ff_v_f16mf4_ta __riscv_vlseg7e16ff_v_f16mf4
#define vlseg8e16ff_v_f16mf4_ta __riscv_vlseg8e16ff_v_f16mf4
#define vlseg2e16ff_v_f16mf2_ta __riscv_vlseg2e16ff_v_f16mf2
#define vlseg3e16ff_v_f16mf2_ta __riscv_vlseg3e16ff_v_f16mf2
#define vlseg4e16ff_v_f16mf2_ta __riscv_vlseg4e16ff_v_f16mf2
#define vlseg5e16ff_v_f16mf2_ta __riscv_vlseg5e16ff_v_f16mf2
#define vlseg6e16ff_v_f16mf2_ta __riscv_vlseg6e16ff_v_f16mf2
#define vlseg7e16ff_v_f16mf2_ta __riscv_vlseg7e16ff_v_f16mf2
#define vlseg8e16ff_v_f16mf2_ta __riscv_vlseg8e16ff_v_f16mf2
#define vlseg2e16ff_v_f16m1_ta __riscv_vlseg2e16ff_v_f16m1
#define vlseg3e16ff_v_f16m1_ta __riscv_vlseg3e16ff_v_f16m1
#define vlseg4e16ff_v_f16m1_ta __riscv_vlseg4e16ff_v_f16m1
#define vlseg5e16ff_v_f16m1_ta __riscv_vlseg5e16ff_v_f16m1
#define vlseg6e16ff_v_f16m1_ta __riscv_vlseg6e16ff_v_f16m1
#define vlseg7e16ff_v_f16m1_ta __riscv_vlseg7e16ff_v_f16m1
#define vlseg8e16ff_v_f16m1_ta __riscv_vlseg8e16ff_v_f16m1
#define vlseg2e16ff_v_f16m2_ta __riscv_vlseg2e16ff_v_f16m2
#define vlseg3e16ff_v_f16m2_ta __riscv_vlseg3e16ff_v_f16m2
#define vlseg4e16ff_v_f16m2_ta __riscv_vlseg4e16ff_v_f16m2
#define vlseg2e16ff_v_f16m4_ta __riscv_vlseg2e16ff_v_f16m4
#define vlseg2e32ff_v_f32mf2_ta __riscv_vlseg2e32ff_v_f32mf2
#define vlseg3e32ff_v_f32mf2_ta __riscv_vlseg3e32ff_v_f32mf2
#define vlseg4e32ff_v_f32mf2_ta __riscv_vlseg4e32ff_v_f32mf2
#define vlseg5e32ff_v_f32mf2_ta __riscv_vlseg5e32ff_v_f32mf2
#define vlseg6e32ff_v_f32mf2_ta __riscv_vlseg6e32ff_v_f32mf2
#define vlseg7e32ff_v_f32mf2_ta __riscv_vlseg7e32ff_v_f32mf2
#define vlseg8e32ff_v_f32mf2_ta __riscv_vlseg8e32ff_v_f32mf2
#define vlseg2e32ff_v_f32m1_ta __riscv_vlseg2e32ff_v_f32m1
#define vlseg3e32ff_v_f32m1_ta __riscv_vlseg3e32ff_v_f32m1
#define vlseg4e32ff_v_f32m1_ta __riscv_vlseg4e32ff_v_f32m1
#define vlseg5e32ff_v_f32m1_ta __riscv_vlseg5e32ff_v_f32m1
#define vlseg6e32ff_v_f32m1_ta __riscv_vlseg6e32ff_v_f32m1
#define vlseg7e32ff_v_f32m1_ta __riscv_vlseg7e32ff_v_f32m1
#define vlseg8e32ff_v_f32m1_ta __riscv_vlseg8e32ff_v_f32m1
#define vlseg2e32ff_v_f32m2_ta __riscv_vlseg2e32ff_v_f32m2
#define vlseg3e32ff_v_f32m2_ta __riscv_vlseg3e32ff_v_f32m2
#define vlseg4e32ff_v_f32m2_ta __riscv_vlseg4e32ff_v_f32m2
#define vlseg2e32ff_v_f32m4_ta __riscv_vlseg2e32ff_v_f32m4
#define vlseg2e64ff_v_f64m1_ta __riscv_vlseg2e64ff_v_f64m1
#define vlseg3e64ff_v_f64m1_ta __riscv_vlseg3e64ff_v_f64m1
#define vlseg4e64ff_v_f64m1_ta __riscv_vlseg4e64ff_v_f64m1
#define vlseg5e64ff_v_f64m1_ta __riscv_vlseg5e64ff_v_f64m1
#define vlseg6e64ff_v_f64m1_ta __riscv_vlseg6e64ff_v_f64m1
#define vlseg7e64ff_v_f64m1_ta __riscv_vlseg7e64ff_v_f64m1
#define vlseg8e64ff_v_f64m1_ta __riscv_vlseg8e64ff_v_f64m1
#define vlseg2e64ff_v_f64m2_ta __riscv_vlseg2e64ff_v_f64m2
#define vlseg3e64ff_v_f64m2_ta __riscv_vlseg3e64ff_v_f64m2
#define vlseg4e64ff_v_f64m2_ta __riscv_vlseg4e64ff_v_f64m2
#define vlseg2e64ff_v_f64m4_ta __riscv_vlseg2e64ff_v_f64m4
#define vlseg2e8_v_i8mf8_ta __riscv_vlseg2e8_v_i8mf8
#define vlseg3e8_v_i8mf8_ta __riscv_vlseg3e8_v_i8mf8
#define vlseg4e8_v_i8mf8_ta __riscv_vlseg4e8_v_i8mf8
#define vlseg5e8_v_i8mf8_ta __riscv_vlseg5e8_v_i8mf8
#define vlseg6e8_v_i8mf8_ta __riscv_vlseg6e8_v_i8mf8
#define vlseg7e8_v_i8mf8_ta __riscv_vlseg7e8_v_i8mf8
#define vlseg8e8_v_i8mf8_ta __riscv_vlseg8e8_v_i8mf8
#define vlseg2e8_v_i8mf4_ta __riscv_vlseg2e8_v_i8mf4
#define vlseg3e8_v_i8mf4_ta __riscv_vlseg3e8_v_i8mf4
#define vlseg4e8_v_i8mf4_ta __riscv_vlseg4e8_v_i8mf4
#define vlseg5e8_v_i8mf4_ta __riscv_vlseg5e8_v_i8mf4
#define vlseg6e8_v_i8mf4_ta __riscv_vlseg6e8_v_i8mf4
#define vlseg7e8_v_i8mf4_ta __riscv_vlseg7e8_v_i8mf4
#define vlseg8e8_v_i8mf4_ta __riscv_vlseg8e8_v_i8mf4
#define vlseg2e8_v_i8mf2_ta __riscv_vlseg2e8_v_i8mf2
#define vlseg3e8_v_i8mf2_ta __riscv_vlseg3e8_v_i8mf2
#define vlseg4e8_v_i8mf2_ta __riscv_vlseg4e8_v_i8mf2
#define vlseg5e8_v_i8mf2_ta __riscv_vlseg5e8_v_i8mf2
#define vlseg6e8_v_i8mf2_ta __riscv_vlseg6e8_v_i8mf2
#define vlseg7e8_v_i8mf2_ta __riscv_vlseg7e8_v_i8mf2
#define vlseg8e8_v_i8mf2_ta __riscv_vlseg8e8_v_i8mf2
#define vlseg2e8_v_i8m1_ta __riscv_vlseg2e8_v_i8m1
#define vlseg3e8_v_i8m1_ta __riscv_vlseg3e8_v_i8m1
#define vlseg4e8_v_i8m1_ta __riscv_vlseg4e8_v_i8m1
#define vlseg5e8_v_i8m1_ta __riscv_vlseg5e8_v_i8m1
#define vlseg6e8_v_i8m1_ta __riscv_vlseg6e8_v_i8m1
#define vlseg7e8_v_i8m1_ta __riscv_vlseg7e8_v_i8m1
#define vlseg8e8_v_i8m1_ta __riscv_vlseg8e8_v_i8m1
#define vlseg2e8_v_i8m2_ta __riscv_vlseg2e8_v_i8m2
#define vlseg3e8_v_i8m2_ta __riscv_vlseg3e8_v_i8m2
#define vlseg4e8_v_i8m2_ta __riscv_vlseg4e8_v_i8m2
#define vlseg2e8_v_i8m4_ta __riscv_vlseg2e8_v_i8m4
#define vlseg2e16_v_i16mf4_ta __riscv_vlseg2e16_v_i16mf4
#define vlseg3e16_v_i16mf4_ta __riscv_vlseg3e16_v_i16mf4
#define vlseg4e16_v_i16mf4_ta __riscv_vlseg4e16_v_i16mf4
#define vlseg5e16_v_i16mf4_ta __riscv_vlseg5e16_v_i16mf4
#define vlseg6e16_v_i16mf4_ta __riscv_vlseg6e16_v_i16mf4
#define vlseg7e16_v_i16mf4_ta __riscv_vlseg7e16_v_i16mf4
#define vlseg8e16_v_i16mf4_ta __riscv_vlseg8e16_v_i16mf4
#define vlseg2e16_v_i16mf2_ta __riscv_vlseg2e16_v_i16mf2
#define vlseg3e16_v_i16mf2_ta __riscv_vlseg3e16_v_i16mf2
#define vlseg4e16_v_i16mf2_ta __riscv_vlseg4e16_v_i16mf2
#define vlseg5e16_v_i16mf2_ta __riscv_vlseg5e16_v_i16mf2
#define vlseg6e16_v_i16mf2_ta __riscv_vlseg6e16_v_i16mf2
#define vlseg7e16_v_i16mf2_ta __riscv_vlseg7e16_v_i16mf2
#define vlseg8e16_v_i16mf2_ta __riscv_vlseg8e16_v_i16mf2
#define vlseg2e16_v_i16m1_ta __riscv_vlseg2e16_v_i16m1
#define vlseg3e16_v_i16m1_ta __riscv_vlseg3e16_v_i16m1
#define vlseg4e16_v_i16m1_ta __riscv_vlseg4e16_v_i16m1
#define vlseg5e16_v_i16m1_ta __riscv_vlseg5e16_v_i16m1
#define vlseg6e16_v_i16m1_ta __riscv_vlseg6e16_v_i16m1
#define vlseg7e16_v_i16m1_ta __riscv_vlseg7e16_v_i16m1
#define vlseg8e16_v_i16m1_ta __riscv_vlseg8e16_v_i16m1
#define vlseg2e16_v_i16m2_ta __riscv_vlseg2e16_v_i16m2
#define vlseg3e16_v_i16m2_ta __riscv_vlseg3e16_v_i16m2
#define vlseg4e16_v_i16m2_ta __riscv_vlseg4e16_v_i16m2
#define vlseg2e16_v_i16m4_ta __riscv_vlseg2e16_v_i16m4
#define vlseg2e32_v_i32mf2_ta __riscv_vlseg2e32_v_i32mf2
#define vlseg3e32_v_i32mf2_ta __riscv_vlseg3e32_v_i32mf2
#define vlseg4e32_v_i32mf2_ta __riscv_vlseg4e32_v_i32mf2
#define vlseg5e32_v_i32mf2_ta __riscv_vlseg5e32_v_i32mf2
#define vlseg6e32_v_i32mf2_ta __riscv_vlseg6e32_v_i32mf2
#define vlseg7e32_v_i32mf2_ta __riscv_vlseg7e32_v_i32mf2
#define vlseg8e32_v_i32mf2_ta __riscv_vlseg8e32_v_i32mf2
#define vlseg2e32_v_i32m1_ta __riscv_vlseg2e32_v_i32m1
#define vlseg3e32_v_i32m1_ta __riscv_vlseg3e32_v_i32m1
#define vlseg4e32_v_i32m1_ta __riscv_vlseg4e32_v_i32m1
#define vlseg5e32_v_i32m1_ta __riscv_vlseg5e32_v_i32m1
#define vlseg6e32_v_i32m1_ta __riscv_vlseg6e32_v_i32m1
#define vlseg7e32_v_i32m1_ta __riscv_vlseg7e32_v_i32m1
#define vlseg8e32_v_i32m1_ta __riscv_vlseg8e32_v_i32m1
#define vlseg2e32_v_i32m2_ta __riscv_vlseg2e32_v_i32m2
#define vlseg3e32_v_i32m2_ta __riscv_vlseg3e32_v_i32m2
#define vlseg4e32_v_i32m2_ta __riscv_vlseg4e32_v_i32m2
#define vlseg2e32_v_i32m4_ta __riscv_vlseg2e32_v_i32m4
#define vlseg2e64_v_i64m1_ta __riscv_vlseg2e64_v_i64m1
#define vlseg3e64_v_i64m1_ta __riscv_vlseg3e64_v_i64m1
#define vlseg4e64_v_i64m1_ta __riscv_vlseg4e64_v_i64m1
#define vlseg5e64_v_i64m1_ta __riscv_vlseg5e64_v_i64m1
#define vlseg6e64_v_i64m1_ta __riscv_vlseg6e64_v_i64m1
#define vlseg7e64_v_i64m1_ta __riscv_vlseg7e64_v_i64m1
#define vlseg8e64_v_i64m1_ta __riscv_vlseg8e64_v_i64m1
#define vlseg2e64_v_i64m2_ta __riscv_vlseg2e64_v_i64m2
#define vlseg3e64_v_i64m2_ta __riscv_vlseg3e64_v_i64m2
#define vlseg4e64_v_i64m2_ta __riscv_vlseg4e64_v_i64m2
#define vlseg2e64_v_i64m4_ta __riscv_vlseg2e64_v_i64m4
#define vlseg2e8ff_v_i8mf8_ta __riscv_vlseg2e8ff_v_i8mf8
#define vlseg3e8ff_v_i8mf8_ta __riscv_vlseg3e8ff_v_i8mf8
#define vlseg4e8ff_v_i8mf8_ta __riscv_vlseg4e8ff_v_i8mf8
#define vlseg5e8ff_v_i8mf8_ta __riscv_vlseg5e8ff_v_i8mf8
#define vlseg6e8ff_v_i8mf8_ta __riscv_vlseg6e8ff_v_i8mf8
#define vlseg7e8ff_v_i8mf8_ta __riscv_vlseg7e8ff_v_i8mf8
#define vlseg8e8ff_v_i8mf8_ta __riscv_vlseg8e8ff_v_i8mf8
#define vlseg2e8ff_v_i8mf4_ta __riscv_vlseg2e8ff_v_i8mf4
#define vlseg3e8ff_v_i8mf4_ta __riscv_vlseg3e8ff_v_i8mf4
#define vlseg4e8ff_v_i8mf4_ta __riscv_vlseg4e8ff_v_i8mf4
#define vlseg5e8ff_v_i8mf4_ta __riscv_vlseg5e8ff_v_i8mf4
#define vlseg6e8ff_v_i8mf4_ta __riscv_vlseg6e8ff_v_i8mf4
#define vlseg7e8ff_v_i8mf4_ta __riscv_vlseg7e8ff_v_i8mf4
#define vlseg8e8ff_v_i8mf4_ta __riscv_vlseg8e8ff_v_i8mf4
#define vlseg2e8ff_v_i8mf2_ta __riscv_vlseg2e8ff_v_i8mf2
#define vlseg3e8ff_v_i8mf2_ta __riscv_vlseg3e8ff_v_i8mf2
#define vlseg4e8ff_v_i8mf2_ta __riscv_vlseg4e8ff_v_i8mf2
#define vlseg5e8ff_v_i8mf2_ta __riscv_vlseg5e8ff_v_i8mf2
#define vlseg6e8ff_v_i8mf2_ta __riscv_vlseg6e8ff_v_i8mf2
#define vlseg7e8ff_v_i8mf2_ta __riscv_vlseg7e8ff_v_i8mf2
#define vlseg8e8ff_v_i8mf2_ta __riscv_vlseg8e8ff_v_i8mf2
#define vlseg2e8ff_v_i8m1_ta __riscv_vlseg2e8ff_v_i8m1
#define vlseg3e8ff_v_i8m1_ta __riscv_vlseg3e8ff_v_i8m1
#define vlseg4e8ff_v_i8m1_ta __riscv_vlseg4e8ff_v_i8m1
#define vlseg5e8ff_v_i8m1_ta __riscv_vlseg5e8ff_v_i8m1
#define vlseg6e8ff_v_i8m1_ta __riscv_vlseg6e8ff_v_i8m1
#define vlseg7e8ff_v_i8m1_ta __riscv_vlseg7e8ff_v_i8m1
#define vlseg8e8ff_v_i8m1_ta __riscv_vlseg8e8ff_v_i8m1
#define vlseg2e8ff_v_i8m2_ta __riscv_vlseg2e8ff_v_i8m2
#define vlseg3e8ff_v_i8m2_ta __riscv_vlseg3e8ff_v_i8m2
#define vlseg4e8ff_v_i8m2_ta __riscv_vlseg4e8ff_v_i8m2
#define vlseg2e8ff_v_i8m4_ta __riscv_vlseg2e8ff_v_i8m4
#define vlseg2e16ff_v_i16mf4_ta __riscv_vlseg2e16ff_v_i16mf4
#define vlseg3e16ff_v_i16mf4_ta __riscv_vlseg3e16ff_v_i16mf4
#define vlseg4e16ff_v_i16mf4_ta __riscv_vlseg4e16ff_v_i16mf4
#define vlseg5e16ff_v_i16mf4_ta __riscv_vlseg5e16ff_v_i16mf4
#define vlseg6e16ff_v_i16mf4_ta __riscv_vlseg6e16ff_v_i16mf4
#define vlseg7e16ff_v_i16mf4_ta __riscv_vlseg7e16ff_v_i16mf4
#define vlseg8e16ff_v_i16mf4_ta __riscv_vlseg8e16ff_v_i16mf4
#define vlseg2e16ff_v_i16mf2_ta __riscv_vlseg2e16ff_v_i16mf2
#define vlseg3e16ff_v_i16mf2_ta __riscv_vlseg3e16ff_v_i16mf2
#define vlseg4e16ff_v_i16mf2_ta __riscv_vlseg4e16ff_v_i16mf2
#define vlseg5e16ff_v_i16mf2_ta __riscv_vlseg5e16ff_v_i16mf2
#define vlseg6e16ff_v_i16mf2_ta __riscv_vlseg6e16ff_v_i16mf2
#define vlseg7e16ff_v_i16mf2_ta __riscv_vlseg7e16ff_v_i16mf2
#define vlseg8e16ff_v_i16mf2_ta __riscv_vlseg8e16ff_v_i16mf2
#define vlseg2e16ff_v_i16m1_ta __riscv_vlseg2e16ff_v_i16m1
#define vlseg3e16ff_v_i16m1_ta __riscv_vlseg3e16ff_v_i16m1
#define vlseg4e16ff_v_i16m1_ta __riscv_vlseg4e16ff_v_i16m1
#define vlseg5e16ff_v_i16m1_ta __riscv_vlseg5e16ff_v_i16m1
#define vlseg6e16ff_v_i16m1_ta __riscv_vlseg6e16ff_v_i16m1
#define vlseg7e16ff_v_i16m1_ta __riscv_vlseg7e16ff_v_i16m1
#define vlseg8e16ff_v_i16m1_ta __riscv_vlseg8e16ff_v_i16m1
#define vlseg2e16ff_v_i16m2_ta __riscv_vlseg2e16ff_v_i16m2
#define vlseg3e16ff_v_i16m2_ta __riscv_vlseg3e16ff_v_i16m2
#define vlseg4e16ff_v_i16m2_ta __riscv_vlseg4e16ff_v_i16m2
#define vlseg2e16ff_v_i16m4_ta __riscv_vlseg2e16ff_v_i16m4
#define vlseg2e32ff_v_i32mf2_ta __riscv_vlseg2e32ff_v_i32mf2
#define vlseg3e32ff_v_i32mf2_ta __riscv_vlseg3e32ff_v_i32mf2
#define vlseg4e32ff_v_i32mf2_ta __riscv_vlseg4e32ff_v_i32mf2
#define vlseg5e32ff_v_i32mf2_ta __riscv_vlseg5e32ff_v_i32mf2
#define vlseg6e32ff_v_i32mf2_ta __riscv_vlseg6e32ff_v_i32mf2
#define vlseg7e32ff_v_i32mf2_ta __riscv_vlseg7e32ff_v_i32mf2
#define vlseg8e32ff_v_i32mf2_ta __riscv_vlseg8e32ff_v_i32mf2
#define vlseg2e32ff_v_i32m1_ta __riscv_vlseg2e32ff_v_i32m1
#define vlseg3e32ff_v_i32m1_ta __riscv_vlseg3e32ff_v_i32m1
#define vlseg4e32ff_v_i32m1_ta __riscv_vlseg4e32ff_v_i32m1
#define vlseg5e32ff_v_i32m1_ta __riscv_vlseg5e32ff_v_i32m1
#define vlseg6e32ff_v_i32m1_ta __riscv_vlseg6e32ff_v_i32m1
#define vlseg7e32ff_v_i32m1_ta __riscv_vlseg7e32ff_v_i32m1
#define vlseg8e32ff_v_i32m1_ta __riscv_vlseg8e32ff_v_i32m1
#define vlseg2e32ff_v_i32m2_ta __riscv_vlseg2e32ff_v_i32m2
#define vlseg3e32ff_v_i32m2_ta __riscv_vlseg3e32ff_v_i32m2
#define vlseg4e32ff_v_i32m2_ta __riscv_vlseg4e32ff_v_i32m2
#define vlseg2e32ff_v_i32m4_ta __riscv_vlseg2e32ff_v_i32m4
#define vlseg2e64ff_v_i64m1_ta __riscv_vlseg2e64ff_v_i64m1
#define vlseg3e64ff_v_i64m1_ta __riscv_vlseg3e64ff_v_i64m1
#define vlseg4e64ff_v_i64m1_ta __riscv_vlseg4e64ff_v_i64m1
#define vlseg5e64ff_v_i64m1_ta __riscv_vlseg5e64ff_v_i64m1
#define vlseg6e64ff_v_i64m1_ta __riscv_vlseg6e64ff_v_i64m1
#define vlseg7e64ff_v_i64m1_ta __riscv_vlseg7e64ff_v_i64m1
#define vlseg8e64ff_v_i64m1_ta __riscv_vlseg8e64ff_v_i64m1
#define vlseg2e64ff_v_i64m2_ta __riscv_vlseg2e64ff_v_i64m2
#define vlseg3e64ff_v_i64m2_ta __riscv_vlseg3e64ff_v_i64m2
#define vlseg4e64ff_v_i64m2_ta __riscv_vlseg4e64ff_v_i64m2
#define vlseg2e64ff_v_i64m4_ta __riscv_vlseg2e64ff_v_i64m4
#define vlseg2e8_v_u8mf8_ta __riscv_vlseg2e8_v_u8mf8
#define vlseg3e8_v_u8mf8_ta __riscv_vlseg3e8_v_u8mf8
#define vlseg4e8_v_u8mf8_ta __riscv_vlseg4e8_v_u8mf8
#define vlseg5e8_v_u8mf8_ta __riscv_vlseg5e8_v_u8mf8
#define vlseg6e8_v_u8mf8_ta __riscv_vlseg6e8_v_u8mf8
#define vlseg7e8_v_u8mf8_ta __riscv_vlseg7e8_v_u8mf8
#define vlseg8e8_v_u8mf8_ta __riscv_vlseg8e8_v_u8mf8
#define vlseg2e8_v_u8mf4_ta __riscv_vlseg2e8_v_u8mf4
#define vlseg3e8_v_u8mf4_ta __riscv_vlseg3e8_v_u8mf4
#define vlseg4e8_v_u8mf4_ta __riscv_vlseg4e8_v_u8mf4
#define vlseg5e8_v_u8mf4_ta __riscv_vlseg5e8_v_u8mf4
#define vlseg6e8_v_u8mf4_ta __riscv_vlseg6e8_v_u8mf4
#define vlseg7e8_v_u8mf4_ta __riscv_vlseg7e8_v_u8mf4
#define vlseg8e8_v_u8mf4_ta __riscv_vlseg8e8_v_u8mf4
#define vlseg2e8_v_u8mf2_ta __riscv_vlseg2e8_v_u8mf2
#define vlseg3e8_v_u8mf2_ta __riscv_vlseg3e8_v_u8mf2
#define vlseg4e8_v_u8mf2_ta __riscv_vlseg4e8_v_u8mf2
#define vlseg5e8_v_u8mf2_ta __riscv_vlseg5e8_v_u8mf2
#define vlseg6e8_v_u8mf2_ta __riscv_vlseg6e8_v_u8mf2
#define vlseg7e8_v_u8mf2_ta __riscv_vlseg7e8_v_u8mf2
#define vlseg8e8_v_u8mf2_ta __riscv_vlseg8e8_v_u8mf2
#define vlseg2e8_v_u8m1_ta __riscv_vlseg2e8_v_u8m1
#define vlseg3e8_v_u8m1_ta __riscv_vlseg3e8_v_u8m1
#define vlseg4e8_v_u8m1_ta __riscv_vlseg4e8_v_u8m1
#define vlseg5e8_v_u8m1_ta __riscv_vlseg5e8_v_u8m1
#define vlseg6e8_v_u8m1_ta __riscv_vlseg6e8_v_u8m1
#define vlseg7e8_v_u8m1_ta __riscv_vlseg7e8_v_u8m1
#define vlseg8e8_v_u8m1_ta __riscv_vlseg8e8_v_u8m1
#define vlseg2e8_v_u8m2_ta __riscv_vlseg2e8_v_u8m2
#define vlseg3e8_v_u8m2_ta __riscv_vlseg3e8_v_u8m2
#define vlseg4e8_v_u8m2_ta __riscv_vlseg4e8_v_u8m2
#define vlseg2e8_v_u8m4_ta __riscv_vlseg2e8_v_u8m4
#define vlseg2e16_v_u16mf4_ta __riscv_vlseg2e16_v_u16mf4
#define vlseg3e16_v_u16mf4_ta __riscv_vlseg3e16_v_u16mf4
#define vlseg4e16_v_u16mf4_ta __riscv_vlseg4e16_v_u16mf4
#define vlseg5e16_v_u16mf4_ta __riscv_vlseg5e16_v_u16mf4
#define vlseg6e16_v_u16mf4_ta __riscv_vlseg6e16_v_u16mf4
#define vlseg7e16_v_u16mf4_ta __riscv_vlseg7e16_v_u16mf4
#define vlseg8e16_v_u16mf4_ta __riscv_vlseg8e16_v_u16mf4
#define vlseg2e16_v_u16mf2_ta __riscv_vlseg2e16_v_u16mf2
#define vlseg3e16_v_u16mf2_ta __riscv_vlseg3e16_v_u16mf2
#define vlseg4e16_v_u16mf2_ta __riscv_vlseg4e16_v_u16mf2
#define vlseg5e16_v_u16mf2_ta __riscv_vlseg5e16_v_u16mf2
#define vlseg6e16_v_u16mf2_ta __riscv_vlseg6e16_v_u16mf2
#define vlseg7e16_v_u16mf2_ta __riscv_vlseg7e16_v_u16mf2
#define vlseg8e16_v_u16mf2_ta __riscv_vlseg8e16_v_u16mf2
#define vlseg2e16_v_u16m1_ta __riscv_vlseg2e16_v_u16m1
#define vlseg3e16_v_u16m1_ta __riscv_vlseg3e16_v_u16m1
#define vlseg4e16_v_u16m1_ta __riscv_vlseg4e16_v_u16m1
#define vlseg5e16_v_u16m1_ta __riscv_vlseg5e16_v_u16m1
#define vlseg6e16_v_u16m1_ta __riscv_vlseg6e16_v_u16m1
#define vlseg7e16_v_u16m1_ta __riscv_vlseg7e16_v_u16m1
#define vlseg8e16_v_u16m1_ta __riscv_vlseg8e16_v_u16m1
#define vlseg2e16_v_u16m2_ta __riscv_vlseg2e16_v_u16m2
#define vlseg3e16_v_u16m2_ta __riscv_vlseg3e16_v_u16m2
#define vlseg4e16_v_u16m2_ta __riscv_vlseg4e16_v_u16m2
#define vlseg2e16_v_u16m4_ta __riscv_vlseg2e16_v_u16m4
#define vlseg2e32_v_u32mf2_ta __riscv_vlseg2e32_v_u32mf2
#define vlseg3e32_v_u32mf2_ta __riscv_vlseg3e32_v_u32mf2
#define vlseg4e32_v_u32mf2_ta __riscv_vlseg4e32_v_u32mf2
#define vlseg5e32_v_u32mf2_ta __riscv_vlseg5e32_v_u32mf2
#define vlseg6e32_v_u32mf2_ta __riscv_vlseg6e32_v_u32mf2
#define vlseg7e32_v_u32mf2_ta __riscv_vlseg7e32_v_u32mf2
#define vlseg8e32_v_u32mf2_ta __riscv_vlseg8e32_v_u32mf2
#define vlseg2e32_v_u32m1_ta __riscv_vlseg2e32_v_u32m1
#define vlseg3e32_v_u32m1_ta __riscv_vlseg3e32_v_u32m1
#define vlseg4e32_v_u32m1_ta __riscv_vlseg4e32_v_u32m1
#define vlseg5e32_v_u32m1_ta __riscv_vlseg5e32_v_u32m1
#define vlseg6e32_v_u32m1_ta __riscv_vlseg6e32_v_u32m1
#define vlseg7e32_v_u32m1_ta __riscv_vlseg7e32_v_u32m1
#define vlseg8e32_v_u32m1_ta __riscv_vlseg8e32_v_u32m1
#define vlseg2e32_v_u32m2_ta __riscv_vlseg2e32_v_u32m2
#define vlseg3e32_v_u32m2_ta __riscv_vlseg3e32_v_u32m2
#define vlseg4e32_v_u32m2_ta __riscv_vlseg4e32_v_u32m2
#define vlseg2e32_v_u32m4_ta __riscv_vlseg2e32_v_u32m4
#define vlseg2e64_v_u64m1_ta __riscv_vlseg2e64_v_u64m1
#define vlseg3e64_v_u64m1_ta __riscv_vlseg3e64_v_u64m1
#define vlseg4e64_v_u64m1_ta __riscv_vlseg4e64_v_u64m1
#define vlseg5e64_v_u64m1_ta __riscv_vlseg5e64_v_u64m1
#define vlseg6e64_v_u64m1_ta __riscv_vlseg6e64_v_u64m1
#define vlseg7e64_v_u64m1_ta __riscv_vlseg7e64_v_u64m1
#define vlseg8e64_v_u64m1_ta __riscv_vlseg8e64_v_u64m1
#define vlseg2e64_v_u64m2_ta __riscv_vlseg2e64_v_u64m2
#define vlseg3e64_v_u64m2_ta __riscv_vlseg3e64_v_u64m2
#define vlseg4e64_v_u64m2_ta __riscv_vlseg4e64_v_u64m2
#define vlseg2e64_v_u64m4_ta __riscv_vlseg2e64_v_u64m4
#define vlseg2e8ff_v_u8mf8_ta __riscv_vlseg2e8ff_v_u8mf8
#define vlseg3e8ff_v_u8mf8_ta __riscv_vlseg3e8ff_v_u8mf8
#define vlseg4e8ff_v_u8mf8_ta __riscv_vlseg4e8ff_v_u8mf8
#define vlseg5e8ff_v_u8mf8_ta __riscv_vlseg5e8ff_v_u8mf8
#define vlseg6e8ff_v_u8mf8_ta __riscv_vlseg6e8ff_v_u8mf8
#define vlseg7e8ff_v_u8mf8_ta __riscv_vlseg7e8ff_v_u8mf8
#define vlseg8e8ff_v_u8mf8_ta __riscv_vlseg8e8ff_v_u8mf8
#define vlseg2e8ff_v_u8mf4_ta __riscv_vlseg2e8ff_v_u8mf4
#define vlseg3e8ff_v_u8mf4_ta __riscv_vlseg3e8ff_v_u8mf4
#define vlseg4e8ff_v_u8mf4_ta __riscv_vlseg4e8ff_v_u8mf4
#define vlseg5e8ff_v_u8mf4_ta __riscv_vlseg5e8ff_v_u8mf4
#define vlseg6e8ff_v_u8mf4_ta __riscv_vlseg6e8ff_v_u8mf4
#define vlseg7e8ff_v_u8mf4_ta __riscv_vlseg7e8ff_v_u8mf4
#define vlseg8e8ff_v_u8mf4_ta __riscv_vlseg8e8ff_v_u8mf4
#define vlseg2e8ff_v_u8mf2_ta __riscv_vlseg2e8ff_v_u8mf2
#define vlseg3e8ff_v_u8mf2_ta __riscv_vlseg3e8ff_v_u8mf2
#define vlseg4e8ff_v_u8mf2_ta __riscv_vlseg4e8ff_v_u8mf2
#define vlseg5e8ff_v_u8mf2_ta __riscv_vlseg5e8ff_v_u8mf2
#define vlseg6e8ff_v_u8mf2_ta __riscv_vlseg6e8ff_v_u8mf2
#define vlseg7e8ff_v_u8mf2_ta __riscv_vlseg7e8ff_v_u8mf2
#define vlseg8e8ff_v_u8mf2_ta __riscv_vlseg8e8ff_v_u8mf2
#define vlseg2e8ff_v_u8m1_ta __riscv_vlseg2e8ff_v_u8m1
#define vlseg3e8ff_v_u8m1_ta __riscv_vlseg3e8ff_v_u8m1
#define vlseg4e8ff_v_u8m1_ta __riscv_vlseg4e8ff_v_u8m1
#define vlseg5e8ff_v_u8m1_ta __riscv_vlseg5e8ff_v_u8m1
#define vlseg6e8ff_v_u8m1_ta __riscv_vlseg6e8ff_v_u8m1
#define vlseg7e8ff_v_u8m1_ta __riscv_vlseg7e8ff_v_u8m1
#define vlseg8e8ff_v_u8m1_ta __riscv_vlseg8e8ff_v_u8m1
#define vlseg2e8ff_v_u8m2_ta __riscv_vlseg2e8ff_v_u8m2
#define vlseg3e8ff_v_u8m2_ta __riscv_vlseg3e8ff_v_u8m2
#define vlseg4e8ff_v_u8m2_ta __riscv_vlseg4e8ff_v_u8m2
#define vlseg2e8ff_v_u8m4_ta __riscv_vlseg2e8ff_v_u8m4
#define vlseg2e16ff_v_u16mf4_ta __riscv_vlseg2e16ff_v_u16mf4
#define vlseg3e16ff_v_u16mf4_ta __riscv_vlseg3e16ff_v_u16mf4
#define vlseg4e16ff_v_u16mf4_ta __riscv_vlseg4e16ff_v_u16mf4
#define vlseg5e16ff_v_u16mf4_ta __riscv_vlseg5e16ff_v_u16mf4
#define vlseg6e16ff_v_u16mf4_ta __riscv_vlseg6e16ff_v_u16mf4
#define vlseg7e16ff_v_u16mf4_ta __riscv_vlseg7e16ff_v_u16mf4
#define vlseg8e16ff_v_u16mf4_ta __riscv_vlseg8e16ff_v_u16mf4
#define vlseg2e16ff_v_u16mf2_ta __riscv_vlseg2e16ff_v_u16mf2
#define vlseg3e16ff_v_u16mf2_ta __riscv_vlseg3e16ff_v_u16mf2
#define vlseg4e16ff_v_u16mf2_ta __riscv_vlseg4e16ff_v_u16mf2
#define vlseg5e16ff_v_u16mf2_ta __riscv_vlseg5e16ff_v_u16mf2
#define vlseg6e16ff_v_u16mf2_ta __riscv_vlseg6e16ff_v_u16mf2
#define vlseg7e16ff_v_u16mf2_ta __riscv_vlseg7e16ff_v_u16mf2
#define vlseg8e16ff_v_u16mf2_ta __riscv_vlseg8e16ff_v_u16mf2
#define vlseg2e16ff_v_u16m1_ta __riscv_vlseg2e16ff_v_u16m1
#define vlseg3e16ff_v_u16m1_ta __riscv_vlseg3e16ff_v_u16m1
#define vlseg4e16ff_v_u16m1_ta __riscv_vlseg4e16ff_v_u16m1
#define vlseg5e16ff_v_u16m1_ta __riscv_vlseg5e16ff_v_u16m1
#define vlseg6e16ff_v_u16m1_ta __riscv_vlseg6e16ff_v_u16m1
#define vlseg7e16ff_v_u16m1_ta __riscv_vlseg7e16ff_v_u16m1
#define vlseg8e16ff_v_u16m1_ta __riscv_vlseg8e16ff_v_u16m1
#define vlseg2e16ff_v_u16m2_ta __riscv_vlseg2e16ff_v_u16m2
#define vlseg3e16ff_v_u16m2_ta __riscv_vlseg3e16ff_v_u16m2
#define vlseg4e16ff_v_u16m2_ta __riscv_vlseg4e16ff_v_u16m2
#define vlseg2e16ff_v_u16m4_ta __riscv_vlseg2e16ff_v_u16m4
#define vlseg2e32ff_v_u32mf2_ta __riscv_vlseg2e32ff_v_u32mf2
#define vlseg3e32ff_v_u32mf2_ta __riscv_vlseg3e32ff_v_u32mf2
#define vlseg4e32ff_v_u32mf2_ta __riscv_vlseg4e32ff_v_u32mf2
#define vlseg5e32ff_v_u32mf2_ta __riscv_vlseg5e32ff_v_u32mf2
#define vlseg6e32ff_v_u32mf2_ta __riscv_vlseg6e32ff_v_u32mf2
#define vlseg7e32ff_v_u32mf2_ta __riscv_vlseg7e32ff_v_u32mf2
#define vlseg8e32ff_v_u32mf2_ta __riscv_vlseg8e32ff_v_u32mf2
#define vlseg2e32ff_v_u32m1_ta __riscv_vlseg2e32ff_v_u32m1
#define vlseg3e32ff_v_u32m1_ta __riscv_vlseg3e32ff_v_u32m1
#define vlseg4e32ff_v_u32m1_ta __riscv_vlseg4e32ff_v_u32m1
#define vlseg5e32ff_v_u32m1_ta __riscv_vlseg5e32ff_v_u32m1
#define vlseg6e32ff_v_u32m1_ta __riscv_vlseg6e32ff_v_u32m1
#define vlseg7e32ff_v_u32m1_ta __riscv_vlseg7e32ff_v_u32m1
#define vlseg8e32ff_v_u32m1_ta __riscv_vlseg8e32ff_v_u32m1
#define vlseg2e32ff_v_u32m2_ta __riscv_vlseg2e32ff_v_u32m2
#define vlseg3e32ff_v_u32m2_ta __riscv_vlseg3e32ff_v_u32m2
#define vlseg4e32ff_v_u32m2_ta __riscv_vlseg4e32ff_v_u32m2
#define vlseg2e32ff_v_u32m4_ta __riscv_vlseg2e32ff_v_u32m4
#define vlseg2e64ff_v_u64m1_ta __riscv_vlseg2e64ff_v_u64m1
#define vlseg3e64ff_v_u64m1_ta __riscv_vlseg3e64ff_v_u64m1
#define vlseg4e64ff_v_u64m1_ta __riscv_vlseg4e64ff_v_u64m1
#define vlseg5e64ff_v_u64m1_ta __riscv_vlseg5e64ff_v_u64m1
#define vlseg6e64ff_v_u64m1_ta __riscv_vlseg6e64ff_v_u64m1
#define vlseg7e64ff_v_u64m1_ta __riscv_vlseg7e64ff_v_u64m1
#define vlseg8e64ff_v_u64m1_ta __riscv_vlseg8e64ff_v_u64m1
#define vlseg2e64ff_v_u64m2_ta __riscv_vlseg2e64ff_v_u64m2
#define vlseg3e64ff_v_u64m2_ta __riscv_vlseg3e64ff_v_u64m2
#define vlseg4e64ff_v_u64m2_ta __riscv_vlseg4e64ff_v_u64m2
#define vlseg2e64ff_v_u64m4_ta __riscv_vlseg2e64ff_v_u64m4
// masked functions
#define vlseg2e16_v_f16mf4_tuma __riscv_vlseg2e16_v_f16mf4_tum
#define vlseg3e16_v_f16mf4_tuma __riscv_vlseg3e16_v_f16mf4_tum
#define vlseg4e16_v_f16mf4_tuma __riscv_vlseg4e16_v_f16mf4_tum
#define vlseg5e16_v_f16mf4_tuma __riscv_vlseg5e16_v_f16mf4_tum
#define vlseg6e16_v_f16mf4_tuma __riscv_vlseg6e16_v_f16mf4_tum
#define vlseg7e16_v_f16mf4_tuma __riscv_vlseg7e16_v_f16mf4_tum
#define vlseg8e16_v_f16mf4_tuma __riscv_vlseg8e16_v_f16mf4_tum
#define vlseg2e16_v_f16mf2_tuma __riscv_vlseg2e16_v_f16mf2_tum
#define vlseg3e16_v_f16mf2_tuma __riscv_vlseg3e16_v_f16mf2_tum
#define vlseg4e16_v_f16mf2_tuma __riscv_vlseg4e16_v_f16mf2_tum
#define vlseg5e16_v_f16mf2_tuma __riscv_vlseg5e16_v_f16mf2_tum
#define vlseg6e16_v_f16mf2_tuma __riscv_vlseg6e16_v_f16mf2_tum
#define vlseg7e16_v_f16mf2_tuma __riscv_vlseg7e16_v_f16mf2_tum
#define vlseg8e16_v_f16mf2_tuma __riscv_vlseg8e16_v_f16mf2_tum
#define vlseg2e16_v_f16m1_tuma __riscv_vlseg2e16_v_f16m1_tum
#define vlseg3e16_v_f16m1_tuma __riscv_vlseg3e16_v_f16m1_tum
#define vlseg4e16_v_f16m1_tuma __riscv_vlseg4e16_v_f16m1_tum
#define vlseg5e16_v_f16m1_tuma __riscv_vlseg5e16_v_f16m1_tum
#define vlseg6e16_v_f16m1_tuma __riscv_vlseg6e16_v_f16m1_tum
#define vlseg7e16_v_f16m1_tuma __riscv_vlseg7e16_v_f16m1_tum
#define vlseg8e16_v_f16m1_tuma __riscv_vlseg8e16_v_f16m1_tum
#define vlseg2e16_v_f16m2_tuma __riscv_vlseg2e16_v_f16m2_tum
#define vlseg3e16_v_f16m2_tuma __riscv_vlseg3e16_v_f16m2_tum
#define vlseg4e16_v_f16m2_tuma __riscv_vlseg4e16_v_f16m2_tum
#define vlseg2e16_v_f16m4_tuma __riscv_vlseg2e16_v_f16m4_tum
#define vlseg2e32_v_f32mf2_tuma __riscv_vlseg2e32_v_f32mf2_tum
#define vlseg3e32_v_f32mf2_tuma __riscv_vlseg3e32_v_f32mf2_tum
#define vlseg4e32_v_f32mf2_tuma __riscv_vlseg4e32_v_f32mf2_tum
#define vlseg5e32_v_f32mf2_tuma __riscv_vlseg5e32_v_f32mf2_tum
#define vlseg6e32_v_f32mf2_tuma __riscv_vlseg6e32_v_f32mf2_tum
#define vlseg7e32_v_f32mf2_tuma __riscv_vlseg7e32_v_f32mf2_tum
#define vlseg8e32_v_f32mf2_tuma __riscv_vlseg8e32_v_f32mf2_tum
#define vlseg2e32_v_f32m1_tuma __riscv_vlseg2e32_v_f32m1_tum
#define vlseg3e32_v_f32m1_tuma __riscv_vlseg3e32_v_f32m1_tum
#define vlseg4e32_v_f32m1_tuma __riscv_vlseg4e32_v_f32m1_tum
#define vlseg5e32_v_f32m1_tuma __riscv_vlseg5e32_v_f32m1_tum
#define vlseg6e32_v_f32m1_tuma __riscv_vlseg6e32_v_f32m1_tum
#define vlseg7e32_v_f32m1_tuma __riscv_vlseg7e32_v_f32m1_tum
#define vlseg8e32_v_f32m1_tuma __riscv_vlseg8e32_v_f32m1_tum
#define vlseg2e32_v_f32m2_tuma __riscv_vlseg2e32_v_f32m2_tum
#define vlseg3e32_v_f32m2_tuma __riscv_vlseg3e32_v_f32m2_tum
#define vlseg4e32_v_f32m2_tuma __riscv_vlseg4e32_v_f32m2_tum
#define vlseg2e32_v_f32m4_tuma __riscv_vlseg2e32_v_f32m4_tum
#define vlseg2e64_v_f64m1_tuma __riscv_vlseg2e64_v_f64m1_tum
#define vlseg3e64_v_f64m1_tuma __riscv_vlseg3e64_v_f64m1_tum
#define vlseg4e64_v_f64m1_tuma __riscv_vlseg4e64_v_f64m1_tum
#define vlseg5e64_v_f64m1_tuma __riscv_vlseg5e64_v_f64m1_tum
#define vlseg6e64_v_f64m1_tuma __riscv_vlseg6e64_v_f64m1_tum
#define vlseg7e64_v_f64m1_tuma __riscv_vlseg7e64_v_f64m1_tum
#define vlseg8e64_v_f64m1_tuma __riscv_vlseg8e64_v_f64m1_tum
#define vlseg2e64_v_f64m2_tuma __riscv_vlseg2e64_v_f64m2_tum
#define vlseg3e64_v_f64m2_tuma __riscv_vlseg3e64_v_f64m2_tum
#define vlseg4e64_v_f64m2_tuma __riscv_vlseg4e64_v_f64m2_tum
#define vlseg2e64_v_f64m4_tuma __riscv_vlseg2e64_v_f64m4_tum
#define vlseg2e16ff_v_f16mf4_tuma __riscv_vlseg2e16ff_v_f16mf4_tum
#define vlseg3e16ff_v_f16mf4_tuma __riscv_vlseg3e16ff_v_f16mf4_tum
#define vlseg4e16ff_v_f16mf4_tuma __riscv_vlseg4e16ff_v_f16mf4_tum
#define vlseg5e16ff_v_f16mf4_tuma __riscv_vlseg5e16ff_v_f16mf4_tum
#define vlseg6e16ff_v_f16mf4_tuma __riscv_vlseg6e16ff_v_f16mf4_tum
#define vlseg7e16ff_v_f16mf4_tuma __riscv_vlseg7e16ff_v_f16mf4_tum
#define vlseg8e16ff_v_f16mf4_tuma __riscv_vlseg8e16ff_v_f16mf4_tum
#define vlseg2e16ff_v_f16mf2_tuma __riscv_vlseg2e16ff_v_f16mf2_tum
#define vlseg3e16ff_v_f16mf2_tuma __riscv_vlseg3e16ff_v_f16mf2_tum
#define vlseg4e16ff_v_f16mf2_tuma __riscv_vlseg4e16ff_v_f16mf2_tum
#define vlseg5e16ff_v_f16mf2_tuma __riscv_vlseg5e16ff_v_f16mf2_tum
#define vlseg6e16ff_v_f16mf2_tuma __riscv_vlseg6e16ff_v_f16mf2_tum
#define vlseg7e16ff_v_f16mf2_tuma __riscv_vlseg7e16ff_v_f16mf2_tum
#define vlseg8e16ff_v_f16mf2_tuma __riscv_vlseg8e16ff_v_f16mf2_tum
#define vlseg2e16ff_v_f16m1_tuma __riscv_vlseg2e16ff_v_f16m1_tum
#define vlseg3e16ff_v_f16m1_tuma __riscv_vlseg3e16ff_v_f16m1_tum
#define vlseg4e16ff_v_f16m1_tuma __riscv_vlseg4e16ff_v_f16m1_tum
#define vlseg5e16ff_v_f16m1_tuma __riscv_vlseg5e16ff_v_f16m1_tum
#define vlseg6e16ff_v_f16m1_tuma __riscv_vlseg6e16ff_v_f16m1_tum
#define vlseg7e16ff_v_f16m1_tuma __riscv_vlseg7e16ff_v_f16m1_tum
#define vlseg8e16ff_v_f16m1_tuma __riscv_vlseg8e16ff_v_f16m1_tum
#define vlseg2e16ff_v_f16m2_tuma __riscv_vlseg2e16ff_v_f16m2_tum
#define vlseg3e16ff_v_f16m2_tuma __riscv_vlseg3e16ff_v_f16m2_tum
#define vlseg4e16ff_v_f16m2_tuma __riscv_vlseg4e16ff_v_f16m2_tum
#define vlseg2e16ff_v_f16m4_tuma __riscv_vlseg2e16ff_v_f16m4_tum
#define vlseg2e32ff_v_f32mf2_tuma __riscv_vlseg2e32ff_v_f32mf2_tum
#define vlseg3e32ff_v_f32mf2_tuma __riscv_vlseg3e32ff_v_f32mf2_tum
#define vlseg4e32ff_v_f32mf2_tuma __riscv_vlseg4e32ff_v_f32mf2_tum
#define vlseg5e32ff_v_f32mf2_tuma __riscv_vlseg5e32ff_v_f32mf2_tum
#define vlseg6e32ff_v_f32mf2_tuma __riscv_vlseg6e32ff_v_f32mf2_tum
#define vlseg7e32ff_v_f32mf2_tuma __riscv_vlseg7e32ff_v_f32mf2_tum
#define vlseg8e32ff_v_f32mf2_tuma __riscv_vlseg8e32ff_v_f32mf2_tum
#define vlseg2e32ff_v_f32m1_tuma __riscv_vlseg2e32ff_v_f32m1_tum
#define vlseg3e32ff_v_f32m1_tuma __riscv_vlseg3e32ff_v_f32m1_tum
#define vlseg4e32ff_v_f32m1_tuma __riscv_vlseg4e32ff_v_f32m1_tum
#define vlseg5e32ff_v_f32m1_tuma __riscv_vlseg5e32ff_v_f32m1_tum
#define vlseg6e32ff_v_f32m1_tuma __riscv_vlseg6e32ff_v_f32m1_tum
#define vlseg7e32ff_v_f32m1_tuma __riscv_vlseg7e32ff_v_f32m1_tum
#define vlseg8e32ff_v_f32m1_tuma __riscv_vlseg8e32ff_v_f32m1_tum
#define vlseg2e32ff_v_f32m2_tuma __riscv_vlseg2e32ff_v_f32m2_tum
#define vlseg3e32ff_v_f32m2_tuma __riscv_vlseg3e32ff_v_f32m2_tum
#define vlseg4e32ff_v_f32m2_tuma __riscv_vlseg4e32ff_v_f32m2_tum
#define vlseg2e32ff_v_f32m4_tuma __riscv_vlseg2e32ff_v_f32m4_tum
#define vlseg2e64ff_v_f64m1_tuma __riscv_vlseg2e64ff_v_f64m1_tum
#define vlseg3e64ff_v_f64m1_tuma __riscv_vlseg3e64ff_v_f64m1_tum
#define vlseg4e64ff_v_f64m1_tuma __riscv_vlseg4e64ff_v_f64m1_tum
#define vlseg5e64ff_v_f64m1_tuma __riscv_vlseg5e64ff_v_f64m1_tum
#define vlseg6e64ff_v_f64m1_tuma __riscv_vlseg6e64ff_v_f64m1_tum
#define vlseg7e64ff_v_f64m1_tuma __riscv_vlseg7e64ff_v_f64m1_tum
#define vlseg8e64ff_v_f64m1_tuma __riscv_vlseg8e64ff_v_f64m1_tum
#define vlseg2e64ff_v_f64m2_tuma __riscv_vlseg2e64ff_v_f64m2_tum
#define vlseg3e64ff_v_f64m2_tuma __riscv_vlseg3e64ff_v_f64m2_tum
#define vlseg4e64ff_v_f64m2_tuma __riscv_vlseg4e64ff_v_f64m2_tum
#define vlseg2e64ff_v_f64m4_tuma __riscv_vlseg2e64ff_v_f64m4_tum
#define vlseg2e8_v_i8mf8_tuma __riscv_vlseg2e8_v_i8mf8_tum
#define vlseg3e8_v_i8mf8_tuma __riscv_vlseg3e8_v_i8mf8_tum
#define vlseg4e8_v_i8mf8_tuma __riscv_vlseg4e8_v_i8mf8_tum
#define vlseg5e8_v_i8mf8_tuma __riscv_vlseg5e8_v_i8mf8_tum
#define vlseg6e8_v_i8mf8_tuma __riscv_vlseg6e8_v_i8mf8_tum
#define vlseg7e8_v_i8mf8_tuma __riscv_vlseg7e8_v_i8mf8_tum
#define vlseg8e8_v_i8mf8_tuma __riscv_vlseg8e8_v_i8mf8_tum
#define vlseg2e8_v_i8mf4_tuma __riscv_vlseg2e8_v_i8mf4_tum
#define vlseg3e8_v_i8mf4_tuma __riscv_vlseg3e8_v_i8mf4_tum
#define vlseg4e8_v_i8mf4_tuma __riscv_vlseg4e8_v_i8mf4_tum
#define vlseg5e8_v_i8mf4_tuma __riscv_vlseg5e8_v_i8mf4_tum
#define vlseg6e8_v_i8mf4_tuma __riscv_vlseg6e8_v_i8mf4_tum
#define vlseg7e8_v_i8mf4_tuma __riscv_vlseg7e8_v_i8mf4_tum
#define vlseg8e8_v_i8mf4_tuma __riscv_vlseg8e8_v_i8mf4_tum
#define vlseg2e8_v_i8mf2_tuma __riscv_vlseg2e8_v_i8mf2_tum
#define vlseg3e8_v_i8mf2_tuma __riscv_vlseg3e8_v_i8mf2_tum
#define vlseg4e8_v_i8mf2_tuma __riscv_vlseg4e8_v_i8mf2_tum
#define vlseg5e8_v_i8mf2_tuma __riscv_vlseg5e8_v_i8mf2_tum
#define vlseg6e8_v_i8mf2_tuma __riscv_vlseg6e8_v_i8mf2_tum
#define vlseg7e8_v_i8mf2_tuma __riscv_vlseg7e8_v_i8mf2_tum
#define vlseg8e8_v_i8mf2_tuma __riscv_vlseg8e8_v_i8mf2_tum
#define vlseg2e8_v_i8m1_tuma __riscv_vlseg2e8_v_i8m1_tum
#define vlseg3e8_v_i8m1_tuma __riscv_vlseg3e8_v_i8m1_tum
#define vlseg4e8_v_i8m1_tuma __riscv_vlseg4e8_v_i8m1_tum
#define vlseg5e8_v_i8m1_tuma __riscv_vlseg5e8_v_i8m1_tum
#define vlseg6e8_v_i8m1_tuma __riscv_vlseg6e8_v_i8m1_tum
#define vlseg7e8_v_i8m1_tuma __riscv_vlseg7e8_v_i8m1_tum
#define vlseg8e8_v_i8m1_tuma __riscv_vlseg8e8_v_i8m1_tum
#define vlseg2e8_v_i8m2_tuma __riscv_vlseg2e8_v_i8m2_tum
#define vlseg3e8_v_i8m2_tuma __riscv_vlseg3e8_v_i8m2_tum
#define vlseg4e8_v_i8m2_tuma __riscv_vlseg4e8_v_i8m2_tum
#define vlseg2e8_v_i8m4_tuma __riscv_vlseg2e8_v_i8m4_tum
#define vlseg2e16_v_i16mf4_tuma __riscv_vlseg2e16_v_i16mf4_tum
#define vlseg3e16_v_i16mf4_tuma __riscv_vlseg3e16_v_i16mf4_tum
#define vlseg4e16_v_i16mf4_tuma __riscv_vlseg4e16_v_i16mf4_tum
#define vlseg5e16_v_i16mf4_tuma __riscv_vlseg5e16_v_i16mf4_tum
#define vlseg6e16_v_i16mf4_tuma __riscv_vlseg6e16_v_i16mf4_tum
#define vlseg7e16_v_i16mf4_tuma __riscv_vlseg7e16_v_i16mf4_tum
#define vlseg8e16_v_i16mf4_tuma __riscv_vlseg8e16_v_i16mf4_tum
#define vlseg2e16_v_i16mf2_tuma __riscv_vlseg2e16_v_i16mf2_tum
#define vlseg3e16_v_i16mf2_tuma __riscv_vlseg3e16_v_i16mf2_tum
#define vlseg4e16_v_i16mf2_tuma __riscv_vlseg4e16_v_i16mf2_tum
#define vlseg5e16_v_i16mf2_tuma __riscv_vlseg5e16_v_i16mf2_tum
#define vlseg6e16_v_i16mf2_tuma __riscv_vlseg6e16_v_i16mf2_tum
#define vlseg7e16_v_i16mf2_tuma __riscv_vlseg7e16_v_i16mf2_tum
#define vlseg8e16_v_i16mf2_tuma __riscv_vlseg8e16_v_i16mf2_tum
#define vlseg2e16_v_i16m1_tuma __riscv_vlseg2e16_v_i16m1_tum
#define vlseg3e16_v_i16m1_tuma __riscv_vlseg3e16_v_i16m1_tum
#define vlseg4e16_v_i16m1_tuma __riscv_vlseg4e16_v_i16m1_tum
#define vlseg5e16_v_i16m1_tuma __riscv_vlseg5e16_v_i16m1_tum
#define vlseg6e16_v_i16m1_tuma __riscv_vlseg6e16_v_i16m1_tum
#define vlseg7e16_v_i16m1_tuma __riscv_vlseg7e16_v_i16m1_tum
#define vlseg8e16_v_i16m1_tuma __riscv_vlseg8e16_v_i16m1_tum
#define vlseg2e16_v_i16m2_tuma __riscv_vlseg2e16_v_i16m2_tum
#define vlseg3e16_v_i16m2_tuma __riscv_vlseg3e16_v_i16m2_tum
#define vlseg4e16_v_i16m2_tuma __riscv_vlseg4e16_v_i16m2_tum
#define vlseg2e16_v_i16m4_tuma __riscv_vlseg2e16_v_i16m4_tum
#define vlseg2e32_v_i32mf2_tuma __riscv_vlseg2e32_v_i32mf2_tum
#define vlseg3e32_v_i32mf2_tuma __riscv_vlseg3e32_v_i32mf2_tum
#define vlseg4e32_v_i32mf2_tuma __riscv_vlseg4e32_v_i32mf2_tum
#define vlseg5e32_v_i32mf2_tuma __riscv_vlseg5e32_v_i32mf2_tum
#define vlseg6e32_v_i32mf2_tuma __riscv_vlseg6e32_v_i32mf2_tum
#define vlseg7e32_v_i32mf2_tuma __riscv_vlseg7e32_v_i32mf2_tum
#define vlseg8e32_v_i32mf2_tuma __riscv_vlseg8e32_v_i32mf2_tum
#define vlseg2e32_v_i32m1_tuma __riscv_vlseg2e32_v_i32m1_tum
#define vlseg3e32_v_i32m1_tuma __riscv_vlseg3e32_v_i32m1_tum
#define vlseg4e32_v_i32m1_tuma __riscv_vlseg4e32_v_i32m1_tum
#define vlseg5e32_v_i32m1_tuma __riscv_vlseg5e32_v_i32m1_tum
#define vlseg6e32_v_i32m1_tuma __riscv_vlseg6e32_v_i32m1_tum
#define vlseg7e32_v_i32m1_tuma __riscv_vlseg7e32_v_i32m1_tum
#define vlseg8e32_v_i32m1_tuma __riscv_vlseg8e32_v_i32m1_tum
#define vlseg2e32_v_i32m2_tuma __riscv_vlseg2e32_v_i32m2_tum
#define vlseg3e32_v_i32m2_tuma __riscv_vlseg3e32_v_i32m2_tum
#define vlseg4e32_v_i32m2_tuma __riscv_vlseg4e32_v_i32m2_tum
#define vlseg2e32_v_i32m4_tuma __riscv_vlseg2e32_v_i32m4_tum
#define vlseg2e64_v_i64m1_tuma __riscv_vlseg2e64_v_i64m1_tum
#define vlseg3e64_v_i64m1_tuma __riscv_vlseg3e64_v_i64m1_tum
#define vlseg4e64_v_i64m1_tuma __riscv_vlseg4e64_v_i64m1_tum
#define vlseg5e64_v_i64m1_tuma __riscv_vlseg5e64_v_i64m1_tum
#define vlseg6e64_v_i64m1_tuma __riscv_vlseg6e64_v_i64m1_tum
#define vlseg7e64_v_i64m1_tuma __riscv_vlseg7e64_v_i64m1_tum
#define vlseg8e64_v_i64m1_tuma __riscv_vlseg8e64_v_i64m1_tum
#define vlseg2e64_v_i64m2_tuma __riscv_vlseg2e64_v_i64m2_tum
#define vlseg3e64_v_i64m2_tuma __riscv_vlseg3e64_v_i64m2_tum
#define vlseg4e64_v_i64m2_tuma __riscv_vlseg4e64_v_i64m2_tum
#define vlseg2e64_v_i64m4_tuma __riscv_vlseg2e64_v_i64m4_tum
#define vlseg2e8ff_v_i8mf8_tuma __riscv_vlseg2e8ff_v_i8mf8_tum
#define vlseg3e8ff_v_i8mf8_tuma __riscv_vlseg3e8ff_v_i8mf8_tum
#define vlseg4e8ff_v_i8mf8_tuma __riscv_vlseg4e8ff_v_i8mf8_tum
#define vlseg5e8ff_v_i8mf8_tuma __riscv_vlseg5e8ff_v_i8mf8_tum
#define vlseg6e8ff_v_i8mf8_tuma __riscv_vlseg6e8ff_v_i8mf8_tum
#define vlseg7e8ff_v_i8mf8_tuma __riscv_vlseg7e8ff_v_i8mf8_tum
#define vlseg8e8ff_v_i8mf8_tuma __riscv_vlseg8e8ff_v_i8mf8_tum
#define vlseg2e8ff_v_i8mf4_tuma __riscv_vlseg2e8ff_v_i8mf4_tum
#define vlseg3e8ff_v_i8mf4_tuma __riscv_vlseg3e8ff_v_i8mf4_tum
#define vlseg4e8ff_v_i8mf4_tuma __riscv_vlseg4e8ff_v_i8mf4_tum
#define vlseg5e8ff_v_i8mf4_tuma __riscv_vlseg5e8ff_v_i8mf4_tum
#define vlseg6e8ff_v_i8mf4_tuma __riscv_vlseg6e8ff_v_i8mf4_tum
#define vlseg7e8ff_v_i8mf4_tuma __riscv_vlseg7e8ff_v_i8mf4_tum
#define vlseg8e8ff_v_i8mf4_tuma __riscv_vlseg8e8ff_v_i8mf4_tum
#define vlseg2e8ff_v_i8mf2_tuma __riscv_vlseg2e8ff_v_i8mf2_tum
#define vlseg3e8ff_v_i8mf2_tuma __riscv_vlseg3e8ff_v_i8mf2_tum
#define vlseg4e8ff_v_i8mf2_tuma __riscv_vlseg4e8ff_v_i8mf2_tum
#define vlseg5e8ff_v_i8mf2_tuma __riscv_vlseg5e8ff_v_i8mf2_tum
#define vlseg6e8ff_v_i8mf2_tuma __riscv_vlseg6e8ff_v_i8mf2_tum
#define vlseg7e8ff_v_i8mf2_tuma __riscv_vlseg7e8ff_v_i8mf2_tum
#define vlseg8e8ff_v_i8mf2_tuma __riscv_vlseg8e8ff_v_i8mf2_tum
#define vlseg2e8ff_v_i8m1_tuma __riscv_vlseg2e8ff_v_i8m1_tum
#define vlseg3e8ff_v_i8m1_tuma __riscv_vlseg3e8ff_v_i8m1_tum
#define vlseg4e8ff_v_i8m1_tuma __riscv_vlseg4e8ff_v_i8m1_tum
#define vlseg5e8ff_v_i8m1_tuma __riscv_vlseg5e8ff_v_i8m1_tum
#define vlseg6e8ff_v_i8m1_tuma __riscv_vlseg6e8ff_v_i8m1_tum
#define vlseg7e8ff_v_i8m1_tuma __riscv_vlseg7e8ff_v_i8m1_tum
#define vlseg8e8ff_v_i8m1_tuma __riscv_vlseg8e8ff_v_i8m1_tum
#define vlseg2e8ff_v_i8m2_tuma __riscv_vlseg2e8ff_v_i8m2_tum
#define vlseg3e8ff_v_i8m2_tuma __riscv_vlseg3e8ff_v_i8m2_tum
#define vlseg4e8ff_v_i8m2_tuma __riscv_vlseg4e8ff_v_i8m2_tum
#define vlseg2e8ff_v_i8m4_tuma __riscv_vlseg2e8ff_v_i8m4_tum
#define vlseg2e16ff_v_i16mf4_tuma __riscv_vlseg2e16ff_v_i16mf4_tum
#define vlseg3e16ff_v_i16mf4_tuma __riscv_vlseg3e16ff_v_i16mf4_tum
#define vlseg4e16ff_v_i16mf4_tuma __riscv_vlseg4e16ff_v_i16mf4_tum
#define vlseg5e16ff_v_i16mf4_tuma __riscv_vlseg5e16ff_v_i16mf4_tum
#define vlseg6e16ff_v_i16mf4_tuma __riscv_vlseg6e16ff_v_i16mf4_tum
#define vlseg7e16ff_v_i16mf4_tuma __riscv_vlseg7e16ff_v_i16mf4_tum
#define vlseg8e16ff_v_i16mf4_tuma __riscv_vlseg8e16ff_v_i16mf4_tum
#define vlseg2e16ff_v_i16mf2_tuma __riscv_vlseg2e16ff_v_i16mf2_tum
#define vlseg3e16ff_v_i16mf2_tuma __riscv_vlseg3e16ff_v_i16mf2_tum
#define vlseg4e16ff_v_i16mf2_tuma __riscv_vlseg4e16ff_v_i16mf2_tum
#define vlseg5e16ff_v_i16mf2_tuma __riscv_vlseg5e16ff_v_i16mf2_tum
#define vlseg6e16ff_v_i16mf2_tuma __riscv_vlseg6e16ff_v_i16mf2_tum
#define vlseg7e16ff_v_i16mf2_tuma __riscv_vlseg7e16ff_v_i16mf2_tum
#define vlseg8e16ff_v_i16mf2_tuma __riscv_vlseg8e16ff_v_i16mf2_tum
#define vlseg2e16ff_v_i16m1_tuma __riscv_vlseg2e16ff_v_i16m1_tum
#define vlseg3e16ff_v_i16m1_tuma __riscv_vlseg3e16ff_v_i16m1_tum
#define vlseg4e16ff_v_i16m1_tuma __riscv_vlseg4e16ff_v_i16m1_tum
#define vlseg5e16ff_v_i16m1_tuma __riscv_vlseg5e16ff_v_i16m1_tum
#define vlseg6e16ff_v_i16m1_tuma __riscv_vlseg6e16ff_v_i16m1_tum
#define vlseg7e16ff_v_i16m1_tuma __riscv_vlseg7e16ff_v_i16m1_tum
#define vlseg8e16ff_v_i16m1_tuma __riscv_vlseg8e16ff_v_i16m1_tum
#define vlseg2e16ff_v_i16m2_tuma __riscv_vlseg2e16ff_v_i16m2_tum
#define vlseg3e16ff_v_i16m2_tuma __riscv_vlseg3e16ff_v_i16m2_tum
#define vlseg4e16ff_v_i16m2_tuma __riscv_vlseg4e16ff_v_i16m2_tum
#define vlseg2e16ff_v_i16m4_tuma __riscv_vlseg2e16ff_v_i16m4_tum
#define vlseg2e32ff_v_i32mf2_tuma __riscv_vlseg2e32ff_v_i32mf2_tum
#define vlseg3e32ff_v_i32mf2_tuma __riscv_vlseg3e32ff_v_i32mf2_tum
#define vlseg4e32ff_v_i32mf2_tuma __riscv_vlseg4e32ff_v_i32mf2_tum
#define vlseg5e32ff_v_i32mf2_tuma __riscv_vlseg5e32ff_v_i32mf2_tum
#define vlseg6e32ff_v_i32mf2_tuma __riscv_vlseg6e32ff_v_i32mf2_tum
#define vlseg7e32ff_v_i32mf2_tuma __riscv_vlseg7e32ff_v_i32mf2_tum
#define vlseg8e32ff_v_i32mf2_tuma __riscv_vlseg8e32ff_v_i32mf2_tum
#define vlseg2e32ff_v_i32m1_tuma __riscv_vlseg2e32ff_v_i32m1_tum
#define vlseg3e32ff_v_i32m1_tuma __riscv_vlseg3e32ff_v_i32m1_tum
#define vlseg4e32ff_v_i32m1_tuma __riscv_vlseg4e32ff_v_i32m1_tum
#define vlseg5e32ff_v_i32m1_tuma __riscv_vlseg5e32ff_v_i32m1_tum
#define vlseg6e32ff_v_i32m1_tuma __riscv_vlseg6e32ff_v_i32m1_tum
#define vlseg7e32ff_v_i32m1_tuma __riscv_vlseg7e32ff_v_i32m1_tum
#define vlseg8e32ff_v_i32m1_tuma __riscv_vlseg8e32ff_v_i32m1_tum
#define vlseg2e32ff_v_i32m2_tuma __riscv_vlseg2e32ff_v_i32m2_tum
#define vlseg3e32ff_v_i32m2_tuma __riscv_vlseg3e32ff_v_i32m2_tum
#define vlseg4e32ff_v_i32m2_tuma __riscv_vlseg4e32ff_v_i32m2_tum
#define vlseg2e32ff_v_i32m4_tuma __riscv_vlseg2e32ff_v_i32m4_tum
#define vlseg2e64ff_v_i64m1_tuma __riscv_vlseg2e64ff_v_i64m1_tum
#define vlseg3e64ff_v_i64m1_tuma __riscv_vlseg3e64ff_v_i64m1_tum
#define vlseg4e64ff_v_i64m1_tuma __riscv_vlseg4e64ff_v_i64m1_tum
#define vlseg5e64ff_v_i64m1_tuma __riscv_vlseg5e64ff_v_i64m1_tum
#define vlseg6e64ff_v_i64m1_tuma __riscv_vlseg6e64ff_v_i64m1_tum
#define vlseg7e64ff_v_i64m1_tuma __riscv_vlseg7e64ff_v_i64m1_tum
#define vlseg8e64ff_v_i64m1_tuma __riscv_vlseg8e64ff_v_i64m1_tum
#define vlseg2e64ff_v_i64m2_tuma __riscv_vlseg2e64ff_v_i64m2_tum
#define vlseg3e64ff_v_i64m2_tuma __riscv_vlseg3e64ff_v_i64m2_tum
#define vlseg4e64ff_v_i64m2_tuma __riscv_vlseg4e64ff_v_i64m2_tum
#define vlseg2e64ff_v_i64m4_tuma __riscv_vlseg2e64ff_v_i64m4_tum
#define vlseg2e8_v_u8mf8_tuma __riscv_vlseg2e8_v_u8mf8_tum
#define vlseg3e8_v_u8mf8_tuma __riscv_vlseg3e8_v_u8mf8_tum
#define vlseg4e8_v_u8mf8_tuma __riscv_vlseg4e8_v_u8mf8_tum
#define vlseg5e8_v_u8mf8_tuma __riscv_vlseg5e8_v_u8mf8_tum
#define vlseg6e8_v_u8mf8_tuma __riscv_vlseg6e8_v_u8mf8_tum
#define vlseg7e8_v_u8mf8_tuma __riscv_vlseg7e8_v_u8mf8_tum
#define vlseg8e8_v_u8mf8_tuma __riscv_vlseg8e8_v_u8mf8_tum
#define vlseg2e8_v_u8mf4_tuma __riscv_vlseg2e8_v_u8mf4_tum
#define vlseg3e8_v_u8mf4_tuma __riscv_vlseg3e8_v_u8mf4_tum
#define vlseg4e8_v_u8mf4_tuma __riscv_vlseg4e8_v_u8mf4_tum
#define vlseg5e8_v_u8mf4_tuma __riscv_vlseg5e8_v_u8mf4_tum
#define vlseg6e8_v_u8mf4_tuma __riscv_vlseg6e8_v_u8mf4_tum
#define vlseg7e8_v_u8mf4_tuma __riscv_vlseg7e8_v_u8mf4_tum
#define vlseg8e8_v_u8mf4_tuma __riscv_vlseg8e8_v_u8mf4_tum
#define vlseg2e8_v_u8mf2_tuma __riscv_vlseg2e8_v_u8mf2_tum
#define vlseg3e8_v_u8mf2_tuma __riscv_vlseg3e8_v_u8mf2_tum
#define vlseg4e8_v_u8mf2_tuma __riscv_vlseg4e8_v_u8mf2_tum
#define vlseg5e8_v_u8mf2_tuma __riscv_vlseg5e8_v_u8mf2_tum
#define vlseg6e8_v_u8mf2_tuma __riscv_vlseg6e8_v_u8mf2_tum
#define vlseg7e8_v_u8mf2_tuma __riscv_vlseg7e8_v_u8mf2_tum
#define vlseg8e8_v_u8mf2_tuma __riscv_vlseg8e8_v_u8mf2_tum
#define vlseg2e8_v_u8m1_tuma __riscv_vlseg2e8_v_u8m1_tum
#define vlseg3e8_v_u8m1_tuma __riscv_vlseg3e8_v_u8m1_tum
#define vlseg4e8_v_u8m1_tuma __riscv_vlseg4e8_v_u8m1_tum
#define vlseg5e8_v_u8m1_tuma __riscv_vlseg5e8_v_u8m1_tum
#define vlseg6e8_v_u8m1_tuma __riscv_vlseg6e8_v_u8m1_tum
#define vlseg7e8_v_u8m1_tuma __riscv_vlseg7e8_v_u8m1_tum
#define vlseg8e8_v_u8m1_tuma __riscv_vlseg8e8_v_u8m1_tum
#define vlseg2e8_v_u8m2_tuma __riscv_vlseg2e8_v_u8m2_tum
#define vlseg3e8_v_u8m2_tuma __riscv_vlseg3e8_v_u8m2_tum
#define vlseg4e8_v_u8m2_tuma __riscv_vlseg4e8_v_u8m2_tum
#define vlseg2e8_v_u8m4_tuma __riscv_vlseg2e8_v_u8m4_tum
#define vlseg2e16_v_u16mf4_tuma __riscv_vlseg2e16_v_u16mf4_tum
#define vlseg3e16_v_u16mf4_tuma __riscv_vlseg3e16_v_u16mf4_tum
#define vlseg4e16_v_u16mf4_tuma __riscv_vlseg4e16_v_u16mf4_tum
#define vlseg5e16_v_u16mf4_tuma __riscv_vlseg5e16_v_u16mf4_tum
#define vlseg6e16_v_u16mf4_tuma __riscv_vlseg6e16_v_u16mf4_tum
#define vlseg7e16_v_u16mf4_tuma __riscv_vlseg7e16_v_u16mf4_tum
#define vlseg8e16_v_u16mf4_tuma __riscv_vlseg8e16_v_u16mf4_tum
#define vlseg2e16_v_u16mf2_tuma __riscv_vlseg2e16_v_u16mf2_tum
#define vlseg3e16_v_u16mf2_tuma __riscv_vlseg3e16_v_u16mf2_tum
#define vlseg4e16_v_u16mf2_tuma __riscv_vlseg4e16_v_u16mf2_tum
#define vlseg5e16_v_u16mf2_tuma __riscv_vlseg5e16_v_u16mf2_tum
#define vlseg6e16_v_u16mf2_tuma __riscv_vlseg6e16_v_u16mf2_tum
#define vlseg7e16_v_u16mf2_tuma __riscv_vlseg7e16_v_u16mf2_tum
#define vlseg8e16_v_u16mf2_tuma __riscv_vlseg8e16_v_u16mf2_tum
#define vlseg2e16_v_u16m1_tuma __riscv_vlseg2e16_v_u16m1_tum
#define vlseg3e16_v_u16m1_tuma __riscv_vlseg3e16_v_u16m1_tum
#define vlseg4e16_v_u16m1_tuma __riscv_vlseg4e16_v_u16m1_tum
#define vlseg5e16_v_u16m1_tuma __riscv_vlseg5e16_v_u16m1_tum
#define vlseg6e16_v_u16m1_tuma __riscv_vlseg6e16_v_u16m1_tum
#define vlseg7e16_v_u16m1_tuma __riscv_vlseg7e16_v_u16m1_tum
#define vlseg8e16_v_u16m1_tuma __riscv_vlseg8e16_v_u16m1_tum
#define vlseg2e16_v_u16m2_tuma __riscv_vlseg2e16_v_u16m2_tum
#define vlseg3e16_v_u16m2_tuma __riscv_vlseg3e16_v_u16m2_tum
#define vlseg4e16_v_u16m2_tuma __riscv_vlseg4e16_v_u16m2_tum
#define vlseg2e16_v_u16m4_tuma __riscv_vlseg2e16_v_u16m4_tum
#define vlseg2e32_v_u32mf2_tuma __riscv_vlseg2e32_v_u32mf2_tum
#define vlseg3e32_v_u32mf2_tuma __riscv_vlseg3e32_v_u32mf2_tum
#define vlseg4e32_v_u32mf2_tuma __riscv_vlseg4e32_v_u32mf2_tum
#define vlseg5e32_v_u32mf2_tuma __riscv_vlseg5e32_v_u32mf2_tum
#define vlseg6e32_v_u32mf2_tuma __riscv_vlseg6e32_v_u32mf2_tum
#define vlseg7e32_v_u32mf2_tuma __riscv_vlseg7e32_v_u32mf2_tum
#define vlseg8e32_v_u32mf2_tuma __riscv_vlseg8e32_v_u32mf2_tum
#define vlseg2e32_v_u32m1_tuma __riscv_vlseg2e32_v_u32m1_tum
#define vlseg3e32_v_u32m1_tuma __riscv_vlseg3e32_v_u32m1_tum
#define vlseg4e32_v_u32m1_tuma __riscv_vlseg4e32_v_u32m1_tum
#define vlseg5e32_v_u32m1_tuma __riscv_vlseg5e32_v_u32m1_tum
#define vlseg6e32_v_u32m1_tuma __riscv_vlseg6e32_v_u32m1_tum
#define vlseg7e32_v_u32m1_tuma __riscv_vlseg7e32_v_u32m1_tum
#define vlseg8e32_v_u32m1_tuma __riscv_vlseg8e32_v_u32m1_tum
#define vlseg2e32_v_u32m2_tuma __riscv_vlseg2e32_v_u32m2_tum
#define vlseg3e32_v_u32m2_tuma __riscv_vlseg3e32_v_u32m2_tum
#define vlseg4e32_v_u32m2_tuma __riscv_vlseg4e32_v_u32m2_tum
#define vlseg2e32_v_u32m4_tuma __riscv_vlseg2e32_v_u32m4_tum
#define vlseg2e64_v_u64m1_tuma __riscv_vlseg2e64_v_u64m1_tum
#define vlseg3e64_v_u64m1_tuma __riscv_vlseg3e64_v_u64m1_tum
#define vlseg4e64_v_u64m1_tuma __riscv_vlseg4e64_v_u64m1_tum
#define vlseg5e64_v_u64m1_tuma __riscv_vlseg5e64_v_u64m1_tum
#define vlseg6e64_v_u64m1_tuma __riscv_vlseg6e64_v_u64m1_tum
#define vlseg7e64_v_u64m1_tuma __riscv_vlseg7e64_v_u64m1_tum
#define vlseg8e64_v_u64m1_tuma __riscv_vlseg8e64_v_u64m1_tum
#define vlseg2e64_v_u64m2_tuma __riscv_vlseg2e64_v_u64m2_tum
#define vlseg3e64_v_u64m2_tuma __riscv_vlseg3e64_v_u64m2_tum
#define vlseg4e64_v_u64m2_tuma __riscv_vlseg4e64_v_u64m2_tum
#define vlseg2e64_v_u64m4_tuma __riscv_vlseg2e64_v_u64m4_tum
#define vlseg2e8ff_v_u8mf8_tuma __riscv_vlseg2e8ff_v_u8mf8_tum
#define vlseg3e8ff_v_u8mf8_tuma __riscv_vlseg3e8ff_v_u8mf8_tum
#define vlseg4e8ff_v_u8mf8_tuma __riscv_vlseg4e8ff_v_u8mf8_tum
#define vlseg5e8ff_v_u8mf8_tuma __riscv_vlseg5e8ff_v_u8mf8_tum
#define vlseg6e8ff_v_u8mf8_tuma __riscv_vlseg6e8ff_v_u8mf8_tum
#define vlseg7e8ff_v_u8mf8_tuma __riscv_vlseg7e8ff_v_u8mf8_tum
#define vlseg8e8ff_v_u8mf8_tuma __riscv_vlseg8e8ff_v_u8mf8_tum
#define vlseg2e8ff_v_u8mf4_tuma __riscv_vlseg2e8ff_v_u8mf4_tum
#define vlseg3e8ff_v_u8mf4_tuma __riscv_vlseg3e8ff_v_u8mf4_tum
#define vlseg4e8ff_v_u8mf4_tuma __riscv_vlseg4e8ff_v_u8mf4_tum
#define vlseg5e8ff_v_u8mf4_tuma __riscv_vlseg5e8ff_v_u8mf4_tum
#define vlseg6e8ff_v_u8mf4_tuma __riscv_vlseg6e8ff_v_u8mf4_tum
#define vlseg7e8ff_v_u8mf4_tuma __riscv_vlseg7e8ff_v_u8mf4_tum
#define vlseg8e8ff_v_u8mf4_tuma __riscv_vlseg8e8ff_v_u8mf4_tum
#define vlseg2e8ff_v_u8mf2_tuma __riscv_vlseg2e8ff_v_u8mf2_tum
#define vlseg3e8ff_v_u8mf2_tuma __riscv_vlseg3e8ff_v_u8mf2_tum
#define vlseg4e8ff_v_u8mf2_tuma __riscv_vlseg4e8ff_v_u8mf2_tum
#define vlseg5e8ff_v_u8mf2_tuma __riscv_vlseg5e8ff_v_u8mf2_tum
#define vlseg6e8ff_v_u8mf2_tuma __riscv_vlseg6e8ff_v_u8mf2_tum
#define vlseg7e8ff_v_u8mf2_tuma __riscv_vlseg7e8ff_v_u8mf2_tum
#define vlseg8e8ff_v_u8mf2_tuma __riscv_vlseg8e8ff_v_u8mf2_tum
#define vlseg2e8ff_v_u8m1_tuma __riscv_vlseg2e8ff_v_u8m1_tum
#define vlseg3e8ff_v_u8m1_tuma __riscv_vlseg3e8ff_v_u8m1_tum
#define vlseg4e8ff_v_u8m1_tuma __riscv_vlseg4e8ff_v_u8m1_tum
#define vlseg5e8ff_v_u8m1_tuma __riscv_vlseg5e8ff_v_u8m1_tum
#define vlseg6e8ff_v_u8m1_tuma __riscv_vlseg6e8ff_v_u8m1_tum
#define vlseg7e8ff_v_u8m1_tuma __riscv_vlseg7e8ff_v_u8m1_tum
#define vlseg8e8ff_v_u8m1_tuma __riscv_vlseg8e8ff_v_u8m1_tum
#define vlseg2e8ff_v_u8m2_tuma __riscv_vlseg2e8ff_v_u8m2_tum
#define vlseg3e8ff_v_u8m2_tuma __riscv_vlseg3e8ff_v_u8m2_tum
#define vlseg4e8ff_v_u8m2_tuma __riscv_vlseg4e8ff_v_u8m2_tum
#define vlseg2e8ff_v_u8m4_tuma __riscv_vlseg2e8ff_v_u8m4_tum
#define vlseg2e16ff_v_u16mf4_tuma __riscv_vlseg2e16ff_v_u16mf4_tum
#define vlseg3e16ff_v_u16mf4_tuma __riscv_vlseg3e16ff_v_u16mf4_tum
#define vlseg4e16ff_v_u16mf4_tuma __riscv_vlseg4e16ff_v_u16mf4_tum
#define vlseg5e16ff_v_u16mf4_tuma __riscv_vlseg5e16ff_v_u16mf4_tum
#define vlseg6e16ff_v_u16mf4_tuma __riscv_vlseg6e16ff_v_u16mf4_tum
#define vlseg7e16ff_v_u16mf4_tuma __riscv_vlseg7e16ff_v_u16mf4_tum
#define vlseg8e16ff_v_u16mf4_tuma __riscv_vlseg8e16ff_v_u16mf4_tum
#define vlseg2e16ff_v_u16mf2_tuma __riscv_vlseg2e16ff_v_u16mf2_tum
#define vlseg3e16ff_v_u16mf2_tuma __riscv_vlseg3e16ff_v_u16mf2_tum
#define vlseg4e16ff_v_u16mf2_tuma __riscv_vlseg4e16ff_v_u16mf2_tum
#define vlseg5e16ff_v_u16mf2_tuma __riscv_vlseg5e16ff_v_u16mf2_tum
#define vlseg6e16ff_v_u16mf2_tuma __riscv_vlseg6e16ff_v_u16mf2_tum
#define vlseg7e16ff_v_u16mf2_tuma __riscv_vlseg7e16ff_v_u16mf2_tum
#define vlseg8e16ff_v_u16mf2_tuma __riscv_vlseg8e16ff_v_u16mf2_tum
#define vlseg2e16ff_v_u16m1_tuma __riscv_vlseg2e16ff_v_u16m1_tum
#define vlseg3e16ff_v_u16m1_tuma __riscv_vlseg3e16ff_v_u16m1_tum
#define vlseg4e16ff_v_u16m1_tuma __riscv_vlseg4e16ff_v_u16m1_tum
#define vlseg5e16ff_v_u16m1_tuma __riscv_vlseg5e16ff_v_u16m1_tum
#define vlseg6e16ff_v_u16m1_tuma __riscv_vlseg6e16ff_v_u16m1_tum
#define vlseg7e16ff_v_u16m1_tuma __riscv_vlseg7e16ff_v_u16m1_tum
#define vlseg8e16ff_v_u16m1_tuma __riscv_vlseg8e16ff_v_u16m1_tum
#define vlseg2e16ff_v_u16m2_tuma __riscv_vlseg2e16ff_v_u16m2_tum
#define vlseg3e16ff_v_u16m2_tuma __riscv_vlseg3e16ff_v_u16m2_tum
#define vlseg4e16ff_v_u16m2_tuma __riscv_vlseg4e16ff_v_u16m2_tum
#define vlseg2e16ff_v_u16m4_tuma __riscv_vlseg2e16ff_v_u16m4_tum
#define vlseg2e32ff_v_u32mf2_tuma __riscv_vlseg2e32ff_v_u32mf2_tum
#define vlseg3e32ff_v_u32mf2_tuma __riscv_vlseg3e32ff_v_u32mf2_tum
#define vlseg4e32ff_v_u32mf2_tuma __riscv_vlseg4e32ff_v_u32mf2_tum
#define vlseg5e32ff_v_u32mf2_tuma __riscv_vlseg5e32ff_v_u32mf2_tum
#define vlseg6e32ff_v_u32mf2_tuma __riscv_vlseg6e32ff_v_u32mf2_tum
#define vlseg7e32ff_v_u32mf2_tuma __riscv_vlseg7e32ff_v_u32mf2_tum
#define vlseg8e32ff_v_u32mf2_tuma __riscv_vlseg8e32ff_v_u32mf2_tum
#define vlseg2e32ff_v_u32m1_tuma __riscv_vlseg2e32ff_v_u32m1_tum
#define vlseg3e32ff_v_u32m1_tuma __riscv_vlseg3e32ff_v_u32m1_tum
#define vlseg4e32ff_v_u32m1_tuma __riscv_vlseg4e32ff_v_u32m1_tum
#define vlseg5e32ff_v_u32m1_tuma __riscv_vlseg5e32ff_v_u32m1_tum
#define vlseg6e32ff_v_u32m1_tuma __riscv_vlseg6e32ff_v_u32m1_tum
#define vlseg7e32ff_v_u32m1_tuma __riscv_vlseg7e32ff_v_u32m1_tum
#define vlseg8e32ff_v_u32m1_tuma __riscv_vlseg8e32ff_v_u32m1_tum
#define vlseg2e32ff_v_u32m2_tuma __riscv_vlseg2e32ff_v_u32m2_tum
#define vlseg3e32ff_v_u32m2_tuma __riscv_vlseg3e32ff_v_u32m2_tum
#define vlseg4e32ff_v_u32m2_tuma __riscv_vlseg4e32ff_v_u32m2_tum
#define vlseg2e32ff_v_u32m4_tuma __riscv_vlseg2e32ff_v_u32m4_tum
#define vlseg2e64ff_v_u64m1_tuma __riscv_vlseg2e64ff_v_u64m1_tum
#define vlseg3e64ff_v_u64m1_tuma __riscv_vlseg3e64ff_v_u64m1_tum
#define vlseg4e64ff_v_u64m1_tuma __riscv_vlseg4e64ff_v_u64m1_tum
#define vlseg5e64ff_v_u64m1_tuma __riscv_vlseg5e64ff_v_u64m1_tum
#define vlseg6e64ff_v_u64m1_tuma __riscv_vlseg6e64ff_v_u64m1_tum
#define vlseg7e64ff_v_u64m1_tuma __riscv_vlseg7e64ff_v_u64m1_tum
#define vlseg8e64ff_v_u64m1_tuma __riscv_vlseg8e64ff_v_u64m1_tum
#define vlseg2e64ff_v_u64m2_tuma __riscv_vlseg2e64ff_v_u64m2_tum
#define vlseg3e64ff_v_u64m2_tuma __riscv_vlseg3e64ff_v_u64m2_tum
#define vlseg4e64ff_v_u64m2_tuma __riscv_vlseg4e64ff_v_u64m2_tum
#define vlseg2e64ff_v_u64m4_tuma __riscv_vlseg2e64ff_v_u64m4_tum
// masked functions
#define vlseg2e16_v_f16mf4_tumu __riscv_vlseg2e16_v_f16mf4_tumu
#define vlseg3e16_v_f16mf4_tumu __riscv_vlseg3e16_v_f16mf4_tumu
#define vlseg4e16_v_f16mf4_tumu __riscv_vlseg4e16_v_f16mf4_tumu
#define vlseg5e16_v_f16mf4_tumu __riscv_vlseg5e16_v_f16mf4_tumu
#define vlseg6e16_v_f16mf4_tumu __riscv_vlseg6e16_v_f16mf4_tumu
#define vlseg7e16_v_f16mf4_tumu __riscv_vlseg7e16_v_f16mf4_tumu
#define vlseg8e16_v_f16mf4_tumu __riscv_vlseg8e16_v_f16mf4_tumu
#define vlseg2e16_v_f16mf2_tumu __riscv_vlseg2e16_v_f16mf2_tumu
#define vlseg3e16_v_f16mf2_tumu __riscv_vlseg3e16_v_f16mf2_tumu
#define vlseg4e16_v_f16mf2_tumu __riscv_vlseg4e16_v_f16mf2_tumu
#define vlseg5e16_v_f16mf2_tumu __riscv_vlseg5e16_v_f16mf2_tumu
#define vlseg6e16_v_f16mf2_tumu __riscv_vlseg6e16_v_f16mf2_tumu
#define vlseg7e16_v_f16mf2_tumu __riscv_vlseg7e16_v_f16mf2_tumu
#define vlseg8e16_v_f16mf2_tumu __riscv_vlseg8e16_v_f16mf2_tumu
#define vlseg2e16_v_f16m1_tumu __riscv_vlseg2e16_v_f16m1_tumu
#define vlseg3e16_v_f16m1_tumu __riscv_vlseg3e16_v_f16m1_tumu
#define vlseg4e16_v_f16m1_tumu __riscv_vlseg4e16_v_f16m1_tumu
#define vlseg5e16_v_f16m1_tumu __riscv_vlseg5e16_v_f16m1_tumu
#define vlseg6e16_v_f16m1_tumu __riscv_vlseg6e16_v_f16m1_tumu
#define vlseg7e16_v_f16m1_tumu __riscv_vlseg7e16_v_f16m1_tumu
#define vlseg8e16_v_f16m1_tumu __riscv_vlseg8e16_v_f16m1_tumu
#define vlseg2e16_v_f16m2_tumu __riscv_vlseg2e16_v_f16m2_tumu
#define vlseg3e16_v_f16m2_tumu __riscv_vlseg3e16_v_f16m2_tumu
#define vlseg4e16_v_f16m2_tumu __riscv_vlseg4e16_v_f16m2_tumu
#define vlseg2e16_v_f16m4_tumu __riscv_vlseg2e16_v_f16m4_tumu
#define vlseg2e32_v_f32mf2_tumu __riscv_vlseg2e32_v_f32mf2_tumu
#define vlseg3e32_v_f32mf2_tumu __riscv_vlseg3e32_v_f32mf2_tumu
#define vlseg4e32_v_f32mf2_tumu __riscv_vlseg4e32_v_f32mf2_tumu
#define vlseg5e32_v_f32mf2_tumu __riscv_vlseg5e32_v_f32mf2_tumu
#define vlseg6e32_v_f32mf2_tumu __riscv_vlseg6e32_v_f32mf2_tumu
#define vlseg7e32_v_f32mf2_tumu __riscv_vlseg7e32_v_f32mf2_tumu
#define vlseg8e32_v_f32mf2_tumu __riscv_vlseg8e32_v_f32mf2_tumu
#define vlseg2e32_v_f32m1_tumu __riscv_vlseg2e32_v_f32m1_tumu
#define vlseg3e32_v_f32m1_tumu __riscv_vlseg3e32_v_f32m1_tumu
#define vlseg4e32_v_f32m1_tumu __riscv_vlseg4e32_v_f32m1_tumu
#define vlseg5e32_v_f32m1_tumu __riscv_vlseg5e32_v_f32m1_tumu
#define vlseg6e32_v_f32m1_tumu __riscv_vlseg6e32_v_f32m1_tumu
#define vlseg7e32_v_f32m1_tumu __riscv_vlseg7e32_v_f32m1_tumu
#define vlseg8e32_v_f32m1_tumu __riscv_vlseg8e32_v_f32m1_tumu
#define vlseg2e32_v_f32m2_tumu __riscv_vlseg2e32_v_f32m2_tumu
#define vlseg3e32_v_f32m2_tumu __riscv_vlseg3e32_v_f32m2_tumu
#define vlseg4e32_v_f32m2_tumu __riscv_vlseg4e32_v_f32m2_tumu
#define vlseg2e32_v_f32m4_tumu __riscv_vlseg2e32_v_f32m4_tumu
#define vlseg2e64_v_f64m1_tumu __riscv_vlseg2e64_v_f64m1_tumu
#define vlseg3e64_v_f64m1_tumu __riscv_vlseg3e64_v_f64m1_tumu
#define vlseg4e64_v_f64m1_tumu __riscv_vlseg4e64_v_f64m1_tumu
#define vlseg5e64_v_f64m1_tumu __riscv_vlseg5e64_v_f64m1_tumu
#define vlseg6e64_v_f64m1_tumu __riscv_vlseg6e64_v_f64m1_tumu
#define vlseg7e64_v_f64m1_tumu __riscv_vlseg7e64_v_f64m1_tumu
#define vlseg8e64_v_f64m1_tumu __riscv_vlseg8e64_v_f64m1_tumu
#define vlseg2e64_v_f64m2_tumu __riscv_vlseg2e64_v_f64m2_tumu
#define vlseg3e64_v_f64m2_tumu __riscv_vlseg3e64_v_f64m2_tumu
#define vlseg4e64_v_f64m2_tumu __riscv_vlseg4e64_v_f64m2_tumu
#define vlseg2e64_v_f64m4_tumu __riscv_vlseg2e64_v_f64m4_tumu
#define vlseg2e16ff_v_f16mf4_tumu __riscv_vlseg2e16ff_v_f16mf4_tumu
#define vlseg3e16ff_v_f16mf4_tumu __riscv_vlseg3e16ff_v_f16mf4_tumu
#define vlseg4e16ff_v_f16mf4_tumu __riscv_vlseg4e16ff_v_f16mf4_tumu
#define vlseg5e16ff_v_f16mf4_tumu __riscv_vlseg5e16ff_v_f16mf4_tumu
#define vlseg6e16ff_v_f16mf4_tumu __riscv_vlseg6e16ff_v_f16mf4_tumu
#define vlseg7e16ff_v_f16mf4_tumu __riscv_vlseg7e16ff_v_f16mf4_tumu
#define vlseg8e16ff_v_f16mf4_tumu __riscv_vlseg8e16ff_v_f16mf4_tumu
#define vlseg2e16ff_v_f16mf2_tumu __riscv_vlseg2e16ff_v_f16mf2_tumu
#define vlseg3e16ff_v_f16mf2_tumu __riscv_vlseg3e16ff_v_f16mf2_tumu
#define vlseg4e16ff_v_f16mf2_tumu __riscv_vlseg4e16ff_v_f16mf2_tumu
#define vlseg5e16ff_v_f16mf2_tumu __riscv_vlseg5e16ff_v_f16mf2_tumu
#define vlseg6e16ff_v_f16mf2_tumu __riscv_vlseg6e16ff_v_f16mf2_tumu
#define vlseg7e16ff_v_f16mf2_tumu __riscv_vlseg7e16ff_v_f16mf2_tumu
#define vlseg8e16ff_v_f16mf2_tumu __riscv_vlseg8e16ff_v_f16mf2_tumu
#define vlseg2e16ff_v_f16m1_tumu __riscv_vlseg2e16ff_v_f16m1_tumu
#define vlseg3e16ff_v_f16m1_tumu __riscv_vlseg3e16ff_v_f16m1_tumu
#define vlseg4e16ff_v_f16m1_tumu __riscv_vlseg4e16ff_v_f16m1_tumu
#define vlseg5e16ff_v_f16m1_tumu __riscv_vlseg5e16ff_v_f16m1_tumu
#define vlseg6e16ff_v_f16m1_tumu __riscv_vlseg6e16ff_v_f16m1_tumu
#define vlseg7e16ff_v_f16m1_tumu __riscv_vlseg7e16ff_v_f16m1_tumu
#define vlseg8e16ff_v_f16m1_tumu __riscv_vlseg8e16ff_v_f16m1_tumu
#define vlseg2e16ff_v_f16m2_tumu __riscv_vlseg2e16ff_v_f16m2_tumu
#define vlseg3e16ff_v_f16m2_tumu __riscv_vlseg3e16ff_v_f16m2_tumu
#define vlseg4e16ff_v_f16m2_tumu __riscv_vlseg4e16ff_v_f16m2_tumu
#define vlseg2e16ff_v_f16m4_tumu __riscv_vlseg2e16ff_v_f16m4_tumu
#define vlseg2e32ff_v_f32mf2_tumu __riscv_vlseg2e32ff_v_f32mf2_tumu
#define vlseg3e32ff_v_f32mf2_tumu __riscv_vlseg3e32ff_v_f32mf2_tumu
#define vlseg4e32ff_v_f32mf2_tumu __riscv_vlseg4e32ff_v_f32mf2_tumu
#define vlseg5e32ff_v_f32mf2_tumu __riscv_vlseg5e32ff_v_f32mf2_tumu
#define vlseg6e32ff_v_f32mf2_tumu __riscv_vlseg6e32ff_v_f32mf2_tumu
#define vlseg7e32ff_v_f32mf2_tumu __riscv_vlseg7e32ff_v_f32mf2_tumu
#define vlseg8e32ff_v_f32mf2_tumu __riscv_vlseg8e32ff_v_f32mf2_tumu
#define vlseg2e32ff_v_f32m1_tumu __riscv_vlseg2e32ff_v_f32m1_tumu
#define vlseg3e32ff_v_f32m1_tumu __riscv_vlseg3e32ff_v_f32m1_tumu
#define vlseg4e32ff_v_f32m1_tumu __riscv_vlseg4e32ff_v_f32m1_tumu
#define vlseg5e32ff_v_f32m1_tumu __riscv_vlseg5e32ff_v_f32m1_tumu
#define vlseg6e32ff_v_f32m1_tumu __riscv_vlseg6e32ff_v_f32m1_tumu
#define vlseg7e32ff_v_f32m1_tumu __riscv_vlseg7e32ff_v_f32m1_tumu
#define vlseg8e32ff_v_f32m1_tumu __riscv_vlseg8e32ff_v_f32m1_tumu
#define vlseg2e32ff_v_f32m2_tumu __riscv_vlseg2e32ff_v_f32m2_tumu
#define vlseg3e32ff_v_f32m2_tumu __riscv_vlseg3e32ff_v_f32m2_tumu
#define vlseg4e32ff_v_f32m2_tumu __riscv_vlseg4e32ff_v_f32m2_tumu
#define vlseg2e32ff_v_f32m4_tumu __riscv_vlseg2e32ff_v_f32m4_tumu
#define vlseg2e64ff_v_f64m1_tumu __riscv_vlseg2e64ff_v_f64m1_tumu
#define vlseg3e64ff_v_f64m1_tumu __riscv_vlseg3e64ff_v_f64m1_tumu
#define vlseg4e64ff_v_f64m1_tumu __riscv_vlseg4e64ff_v_f64m1_tumu
#define vlseg5e64ff_v_f64m1_tumu __riscv_vlseg5e64ff_v_f64m1_tumu
#define vlseg6e64ff_v_f64m1_tumu __riscv_vlseg6e64ff_v_f64m1_tumu
#define vlseg7e64ff_v_f64m1_tumu __riscv_vlseg7e64ff_v_f64m1_tumu
#define vlseg8e64ff_v_f64m1_tumu __riscv_vlseg8e64ff_v_f64m1_tumu
#define vlseg2e64ff_v_f64m2_tumu __riscv_vlseg2e64ff_v_f64m2_tumu
#define vlseg3e64ff_v_f64m2_tumu __riscv_vlseg3e64ff_v_f64m2_tumu
#define vlseg4e64ff_v_f64m2_tumu __riscv_vlseg4e64ff_v_f64m2_tumu
#define vlseg2e64ff_v_f64m4_tumu __riscv_vlseg2e64ff_v_f64m4_tumu
#define vlseg2e8_v_i8mf8_tumu __riscv_vlseg2e8_v_i8mf8_tumu
#define vlseg3e8_v_i8mf8_tumu __riscv_vlseg3e8_v_i8mf8_tumu
#define vlseg4e8_v_i8mf8_tumu __riscv_vlseg4e8_v_i8mf8_tumu
#define vlseg5e8_v_i8mf8_tumu __riscv_vlseg5e8_v_i8mf8_tumu
#define vlseg6e8_v_i8mf8_tumu __riscv_vlseg6e8_v_i8mf8_tumu
#define vlseg7e8_v_i8mf8_tumu __riscv_vlseg7e8_v_i8mf8_tumu
#define vlseg8e8_v_i8mf8_tumu __riscv_vlseg8e8_v_i8mf8_tumu
#define vlseg2e8_v_i8mf4_tumu __riscv_vlseg2e8_v_i8mf4_tumu
#define vlseg3e8_v_i8mf4_tumu __riscv_vlseg3e8_v_i8mf4_tumu
#define vlseg4e8_v_i8mf4_tumu __riscv_vlseg4e8_v_i8mf4_tumu
#define vlseg5e8_v_i8mf4_tumu __riscv_vlseg5e8_v_i8mf4_tumu
#define vlseg6e8_v_i8mf4_tumu __riscv_vlseg6e8_v_i8mf4_tumu
#define vlseg7e8_v_i8mf4_tumu __riscv_vlseg7e8_v_i8mf4_tumu
#define vlseg8e8_v_i8mf4_tumu __riscv_vlseg8e8_v_i8mf4_tumu
#define vlseg2e8_v_i8mf2_tumu __riscv_vlseg2e8_v_i8mf2_tumu
#define vlseg3e8_v_i8mf2_tumu __riscv_vlseg3e8_v_i8mf2_tumu
#define vlseg4e8_v_i8mf2_tumu __riscv_vlseg4e8_v_i8mf2_tumu
#define vlseg5e8_v_i8mf2_tumu __riscv_vlseg5e8_v_i8mf2_tumu
#define vlseg6e8_v_i8mf2_tumu __riscv_vlseg6e8_v_i8mf2_tumu
#define vlseg7e8_v_i8mf2_tumu __riscv_vlseg7e8_v_i8mf2_tumu
#define vlseg8e8_v_i8mf2_tumu __riscv_vlseg8e8_v_i8mf2_tumu
#define vlseg2e8_v_i8m1_tumu __riscv_vlseg2e8_v_i8m1_tumu
#define vlseg3e8_v_i8m1_tumu __riscv_vlseg3e8_v_i8m1_tumu
#define vlseg4e8_v_i8m1_tumu __riscv_vlseg4e8_v_i8m1_tumu
#define vlseg5e8_v_i8m1_tumu __riscv_vlseg5e8_v_i8m1_tumu
#define vlseg6e8_v_i8m1_tumu __riscv_vlseg6e8_v_i8m1_tumu
#define vlseg7e8_v_i8m1_tumu __riscv_vlseg7e8_v_i8m1_tumu
#define vlseg8e8_v_i8m1_tumu __riscv_vlseg8e8_v_i8m1_tumu
#define vlseg2e8_v_i8m2_tumu __riscv_vlseg2e8_v_i8m2_tumu
#define vlseg3e8_v_i8m2_tumu __riscv_vlseg3e8_v_i8m2_tumu
#define vlseg4e8_v_i8m2_tumu __riscv_vlseg4e8_v_i8m2_tumu
#define vlseg2e8_v_i8m4_tumu __riscv_vlseg2e8_v_i8m4_tumu
#define vlseg2e16_v_i16mf4_tumu __riscv_vlseg2e16_v_i16mf4_tumu
#define vlseg3e16_v_i16mf4_tumu __riscv_vlseg3e16_v_i16mf4_tumu
#define vlseg4e16_v_i16mf4_tumu __riscv_vlseg4e16_v_i16mf4_tumu
#define vlseg5e16_v_i16mf4_tumu __riscv_vlseg5e16_v_i16mf4_tumu
#define vlseg6e16_v_i16mf4_tumu __riscv_vlseg6e16_v_i16mf4_tumu
#define vlseg7e16_v_i16mf4_tumu __riscv_vlseg7e16_v_i16mf4_tumu
#define vlseg8e16_v_i16mf4_tumu __riscv_vlseg8e16_v_i16mf4_tumu
#define vlseg2e16_v_i16mf2_tumu __riscv_vlseg2e16_v_i16mf2_tumu
#define vlseg3e16_v_i16mf2_tumu __riscv_vlseg3e16_v_i16mf2_tumu
#define vlseg4e16_v_i16mf2_tumu __riscv_vlseg4e16_v_i16mf2_tumu
#define vlseg5e16_v_i16mf2_tumu __riscv_vlseg5e16_v_i16mf2_tumu
#define vlseg6e16_v_i16mf2_tumu __riscv_vlseg6e16_v_i16mf2_tumu
#define vlseg7e16_v_i16mf2_tumu __riscv_vlseg7e16_v_i16mf2_tumu
#define vlseg8e16_v_i16mf2_tumu __riscv_vlseg8e16_v_i16mf2_tumu
#define vlseg2e16_v_i16m1_tumu __riscv_vlseg2e16_v_i16m1_tumu
#define vlseg3e16_v_i16m1_tumu __riscv_vlseg3e16_v_i16m1_tumu
#define vlseg4e16_v_i16m1_tumu __riscv_vlseg4e16_v_i16m1_tumu
#define vlseg5e16_v_i16m1_tumu __riscv_vlseg5e16_v_i16m1_tumu
#define vlseg6e16_v_i16m1_tumu __riscv_vlseg6e16_v_i16m1_tumu
#define vlseg7e16_v_i16m1_tumu __riscv_vlseg7e16_v_i16m1_tumu
#define vlseg8e16_v_i16m1_tumu __riscv_vlseg8e16_v_i16m1_tumu
#define vlseg2e16_v_i16m2_tumu __riscv_vlseg2e16_v_i16m2_tumu
#define vlseg3e16_v_i16m2_tumu __riscv_vlseg3e16_v_i16m2_tumu
#define vlseg4e16_v_i16m2_tumu __riscv_vlseg4e16_v_i16m2_tumu
#define vlseg2e16_v_i16m4_tumu __riscv_vlseg2e16_v_i16m4_tumu
#define vlseg2e32_v_i32mf2_tumu __riscv_vlseg2e32_v_i32mf2_tumu
#define vlseg3e32_v_i32mf2_tumu __riscv_vlseg3e32_v_i32mf2_tumu
#define vlseg4e32_v_i32mf2_tumu __riscv_vlseg4e32_v_i32mf2_tumu
#define vlseg5e32_v_i32mf2_tumu __riscv_vlseg5e32_v_i32mf2_tumu
#define vlseg6e32_v_i32mf2_tumu __riscv_vlseg6e32_v_i32mf2_tumu
#define vlseg7e32_v_i32mf2_tumu __riscv_vlseg7e32_v_i32mf2_tumu
#define vlseg8e32_v_i32mf2_tumu __riscv_vlseg8e32_v_i32mf2_tumu
#define vlseg2e32_v_i32m1_tumu __riscv_vlseg2e32_v_i32m1_tumu
#define vlseg3e32_v_i32m1_tumu __riscv_vlseg3e32_v_i32m1_tumu
#define vlseg4e32_v_i32m1_tumu __riscv_vlseg4e32_v_i32m1_tumu
#define vlseg5e32_v_i32m1_tumu __riscv_vlseg5e32_v_i32m1_tumu
#define vlseg6e32_v_i32m1_tumu __riscv_vlseg6e32_v_i32m1_tumu
#define vlseg7e32_v_i32m1_tumu __riscv_vlseg7e32_v_i32m1_tumu
#define vlseg8e32_v_i32m1_tumu __riscv_vlseg8e32_v_i32m1_tumu
#define vlseg2e32_v_i32m2_tumu __riscv_vlseg2e32_v_i32m2_tumu
#define vlseg3e32_v_i32m2_tumu __riscv_vlseg3e32_v_i32m2_tumu
#define vlseg4e32_v_i32m2_tumu __riscv_vlseg4e32_v_i32m2_tumu
#define vlseg2e32_v_i32m4_tumu __riscv_vlseg2e32_v_i32m4_tumu
#define vlseg2e64_v_i64m1_tumu __riscv_vlseg2e64_v_i64m1_tumu
#define vlseg3e64_v_i64m1_tumu __riscv_vlseg3e64_v_i64m1_tumu
#define vlseg4e64_v_i64m1_tumu __riscv_vlseg4e64_v_i64m1_tumu
#define vlseg5e64_v_i64m1_tumu __riscv_vlseg5e64_v_i64m1_tumu
#define vlseg6e64_v_i64m1_tumu __riscv_vlseg6e64_v_i64m1_tumu
#define vlseg7e64_v_i64m1_tumu __riscv_vlseg7e64_v_i64m1_tumu
#define vlseg8e64_v_i64m1_tumu __riscv_vlseg8e64_v_i64m1_tumu
#define vlseg2e64_v_i64m2_tumu __riscv_vlseg2e64_v_i64m2_tumu
#define vlseg3e64_v_i64m2_tumu __riscv_vlseg3e64_v_i64m2_tumu
#define vlseg4e64_v_i64m2_tumu __riscv_vlseg4e64_v_i64m2_tumu
#define vlseg2e64_v_i64m4_tumu __riscv_vlseg2e64_v_i64m4_tumu
#define vlseg2e8ff_v_i8mf8_tumu __riscv_vlseg2e8ff_v_i8mf8_tumu
#define vlseg3e8ff_v_i8mf8_tumu __riscv_vlseg3e8ff_v_i8mf8_tumu
#define vlseg4e8ff_v_i8mf8_tumu __riscv_vlseg4e8ff_v_i8mf8_tumu
#define vlseg5e8ff_v_i8mf8_tumu __riscv_vlseg5e8ff_v_i8mf8_tumu
#define vlseg6e8ff_v_i8mf8_tumu __riscv_vlseg6e8ff_v_i8mf8_tumu
#define vlseg7e8ff_v_i8mf8_tumu __riscv_vlseg7e8ff_v_i8mf8_tumu
#define vlseg8e8ff_v_i8mf8_tumu __riscv_vlseg8e8ff_v_i8mf8_tumu
#define vlseg2e8ff_v_i8mf4_tumu __riscv_vlseg2e8ff_v_i8mf4_tumu
#define vlseg3e8ff_v_i8mf4_tumu __riscv_vlseg3e8ff_v_i8mf4_tumu
#define vlseg4e8ff_v_i8mf4_tumu __riscv_vlseg4e8ff_v_i8mf4_tumu
#define vlseg5e8ff_v_i8mf4_tumu __riscv_vlseg5e8ff_v_i8mf4_tumu
#define vlseg6e8ff_v_i8mf4_tumu __riscv_vlseg6e8ff_v_i8mf4_tumu
#define vlseg7e8ff_v_i8mf4_tumu __riscv_vlseg7e8ff_v_i8mf4_tumu
#define vlseg8e8ff_v_i8mf4_tumu __riscv_vlseg8e8ff_v_i8mf4_tumu
#define vlseg2e8ff_v_i8mf2_tumu __riscv_vlseg2e8ff_v_i8mf2_tumu
#define vlseg3e8ff_v_i8mf2_tumu __riscv_vlseg3e8ff_v_i8mf2_tumu
#define vlseg4e8ff_v_i8mf2_tumu __riscv_vlseg4e8ff_v_i8mf2_tumu
#define vlseg5e8ff_v_i8mf2_tumu __riscv_vlseg5e8ff_v_i8mf2_tumu
#define vlseg6e8ff_v_i8mf2_tumu __riscv_vlseg6e8ff_v_i8mf2_tumu
#define vlseg7e8ff_v_i8mf2_tumu __riscv_vlseg7e8ff_v_i8mf2_tumu
#define vlseg8e8ff_v_i8mf2_tumu __riscv_vlseg8e8ff_v_i8mf2_tumu
#define vlseg2e8ff_v_i8m1_tumu __riscv_vlseg2e8ff_v_i8m1_tumu
#define vlseg3e8ff_v_i8m1_tumu __riscv_vlseg3e8ff_v_i8m1_tumu
#define vlseg4e8ff_v_i8m1_tumu __riscv_vlseg4e8ff_v_i8m1_tumu
#define vlseg5e8ff_v_i8m1_tumu __riscv_vlseg5e8ff_v_i8m1_tumu
#define vlseg6e8ff_v_i8m1_tumu __riscv_vlseg6e8ff_v_i8m1_tumu
#define vlseg7e8ff_v_i8m1_tumu __riscv_vlseg7e8ff_v_i8m1_tumu
#define vlseg8e8ff_v_i8m1_tumu __riscv_vlseg8e8ff_v_i8m1_tumu
#define vlseg2e8ff_v_i8m2_tumu __riscv_vlseg2e8ff_v_i8m2_tumu
#define vlseg3e8ff_v_i8m2_tumu __riscv_vlseg3e8ff_v_i8m2_tumu
#define vlseg4e8ff_v_i8m2_tumu __riscv_vlseg4e8ff_v_i8m2_tumu
#define vlseg2e8ff_v_i8m4_tumu __riscv_vlseg2e8ff_v_i8m4_tumu
#define vlseg2e16ff_v_i16mf4_tumu __riscv_vlseg2e16ff_v_i16mf4_tumu
#define vlseg3e16ff_v_i16mf4_tumu __riscv_vlseg3e16ff_v_i16mf4_tumu
#define vlseg4e16ff_v_i16mf4_tumu __riscv_vlseg4e16ff_v_i16mf4_tumu
#define vlseg5e16ff_v_i16mf4_tumu __riscv_vlseg5e16ff_v_i16mf4_tumu
#define vlseg6e16ff_v_i16mf4_tumu __riscv_vlseg6e16ff_v_i16mf4_tumu
#define vlseg7e16ff_v_i16mf4_tumu __riscv_vlseg7e16ff_v_i16mf4_tumu
#define vlseg8e16ff_v_i16mf4_tumu __riscv_vlseg8e16ff_v_i16mf4_tumu
#define vlseg2e16ff_v_i16mf2_tumu __riscv_vlseg2e16ff_v_i16mf2_tumu
#define vlseg3e16ff_v_i16mf2_tumu __riscv_vlseg3e16ff_v_i16mf2_tumu
#define vlseg4e16ff_v_i16mf2_tumu __riscv_vlseg4e16ff_v_i16mf2_tumu
#define vlseg5e16ff_v_i16mf2_tumu __riscv_vlseg5e16ff_v_i16mf2_tumu
#define vlseg6e16ff_v_i16mf2_tumu __riscv_vlseg6e16ff_v_i16mf2_tumu
#define vlseg7e16ff_v_i16mf2_tumu __riscv_vlseg7e16ff_v_i16mf2_tumu
#define vlseg8e16ff_v_i16mf2_tumu __riscv_vlseg8e16ff_v_i16mf2_tumu
#define vlseg2e16ff_v_i16m1_tumu __riscv_vlseg2e16ff_v_i16m1_tumu
#define vlseg3e16ff_v_i16m1_tumu __riscv_vlseg3e16ff_v_i16m1_tumu
#define vlseg4e16ff_v_i16m1_tumu __riscv_vlseg4e16ff_v_i16m1_tumu
#define vlseg5e16ff_v_i16m1_tumu __riscv_vlseg5e16ff_v_i16m1_tumu
#define vlseg6e16ff_v_i16m1_tumu __riscv_vlseg6e16ff_v_i16m1_tumu
#define vlseg7e16ff_v_i16m1_tumu __riscv_vlseg7e16ff_v_i16m1_tumu
#define vlseg8e16ff_v_i16m1_tumu __riscv_vlseg8e16ff_v_i16m1_tumu
#define vlseg2e16ff_v_i16m2_tumu __riscv_vlseg2e16ff_v_i16m2_tumu
#define vlseg3e16ff_v_i16m2_tumu __riscv_vlseg3e16ff_v_i16m2_tumu
#define vlseg4e16ff_v_i16m2_tumu __riscv_vlseg4e16ff_v_i16m2_tumu
#define vlseg2e16ff_v_i16m4_tumu __riscv_vlseg2e16ff_v_i16m4_tumu
#define vlseg2e32ff_v_i32mf2_tumu __riscv_vlseg2e32ff_v_i32mf2_tumu
#define vlseg3e32ff_v_i32mf2_tumu __riscv_vlseg3e32ff_v_i32mf2_tumu
#define vlseg4e32ff_v_i32mf2_tumu __riscv_vlseg4e32ff_v_i32mf2_tumu
#define vlseg5e32ff_v_i32mf2_tumu __riscv_vlseg5e32ff_v_i32mf2_tumu
#define vlseg6e32ff_v_i32mf2_tumu __riscv_vlseg6e32ff_v_i32mf2_tumu
#define vlseg7e32ff_v_i32mf2_tumu __riscv_vlseg7e32ff_v_i32mf2_tumu
#define vlseg8e32ff_v_i32mf2_tumu __riscv_vlseg8e32ff_v_i32mf2_tumu
#define vlseg2e32ff_v_i32m1_tumu __riscv_vlseg2e32ff_v_i32m1_tumu
#define vlseg3e32ff_v_i32m1_tumu __riscv_vlseg3e32ff_v_i32m1_tumu
#define vlseg4e32ff_v_i32m1_tumu __riscv_vlseg4e32ff_v_i32m1_tumu
#define vlseg5e32ff_v_i32m1_tumu __riscv_vlseg5e32ff_v_i32m1_tumu
#define vlseg6e32ff_v_i32m1_tumu __riscv_vlseg6e32ff_v_i32m1_tumu
#define vlseg7e32ff_v_i32m1_tumu __riscv_vlseg7e32ff_v_i32m1_tumu
#define vlseg8e32ff_v_i32m1_tumu __riscv_vlseg8e32ff_v_i32m1_tumu
#define vlseg2e32ff_v_i32m2_tumu __riscv_vlseg2e32ff_v_i32m2_tumu
#define vlseg3e32ff_v_i32m2_tumu __riscv_vlseg3e32ff_v_i32m2_tumu
#define vlseg4e32ff_v_i32m2_tumu __riscv_vlseg4e32ff_v_i32m2_tumu
#define vlseg2e32ff_v_i32m4_tumu __riscv_vlseg2e32ff_v_i32m4_tumu
#define vlseg2e64ff_v_i64m1_tumu __riscv_vlseg2e64ff_v_i64m1_tumu
#define vlseg3e64ff_v_i64m1_tumu __riscv_vlseg3e64ff_v_i64m1_tumu
#define vlseg4e64ff_v_i64m1_tumu __riscv_vlseg4e64ff_v_i64m1_tumu
#define vlseg5e64ff_v_i64m1_tumu __riscv_vlseg5e64ff_v_i64m1_tumu
#define vlseg6e64ff_v_i64m1_tumu __riscv_vlseg6e64ff_v_i64m1_tumu
#define vlseg7e64ff_v_i64m1_tumu __riscv_vlseg7e64ff_v_i64m1_tumu
#define vlseg8e64ff_v_i64m1_tumu __riscv_vlseg8e64ff_v_i64m1_tumu
#define vlseg2e64ff_v_i64m2_tumu __riscv_vlseg2e64ff_v_i64m2_tumu
#define vlseg3e64ff_v_i64m2_tumu __riscv_vlseg3e64ff_v_i64m2_tumu
#define vlseg4e64ff_v_i64m2_tumu __riscv_vlseg4e64ff_v_i64m2_tumu
#define vlseg2e64ff_v_i64m4_tumu __riscv_vlseg2e64ff_v_i64m4_tumu
#define vlseg2e8_v_u8mf8_tumu __riscv_vlseg2e8_v_u8mf8_tumu
#define vlseg3e8_v_u8mf8_tumu __riscv_vlseg3e8_v_u8mf8_tumu
#define vlseg4e8_v_u8mf8_tumu __riscv_vlseg4e8_v_u8mf8_tumu
#define vlseg5e8_v_u8mf8_tumu __riscv_vlseg5e8_v_u8mf8_tumu
#define vlseg6e8_v_u8mf8_tumu __riscv_vlseg6e8_v_u8mf8_tumu
#define vlseg7e8_v_u8mf8_tumu __riscv_vlseg7e8_v_u8mf8_tumu
#define vlseg8e8_v_u8mf8_tumu __riscv_vlseg8e8_v_u8mf8_tumu
#define vlseg2e8_v_u8mf4_tumu __riscv_vlseg2e8_v_u8mf4_tumu
#define vlseg3e8_v_u8mf4_tumu __riscv_vlseg3e8_v_u8mf4_tumu
#define vlseg4e8_v_u8mf4_tumu __riscv_vlseg4e8_v_u8mf4_tumu
#define vlseg5e8_v_u8mf4_tumu __riscv_vlseg5e8_v_u8mf4_tumu
#define vlseg6e8_v_u8mf4_tumu __riscv_vlseg6e8_v_u8mf4_tumu
#define vlseg7e8_v_u8mf4_tumu __riscv_vlseg7e8_v_u8mf4_tumu
#define vlseg8e8_v_u8mf4_tumu __riscv_vlseg8e8_v_u8mf4_tumu
#define vlseg2e8_v_u8mf2_tumu __riscv_vlseg2e8_v_u8mf2_tumu
#define vlseg3e8_v_u8mf2_tumu __riscv_vlseg3e8_v_u8mf2_tumu
#define vlseg4e8_v_u8mf2_tumu __riscv_vlseg4e8_v_u8mf2_tumu
#define vlseg5e8_v_u8mf2_tumu __riscv_vlseg5e8_v_u8mf2_tumu
#define vlseg6e8_v_u8mf2_tumu __riscv_vlseg6e8_v_u8mf2_tumu
#define vlseg7e8_v_u8mf2_tumu __riscv_vlseg7e8_v_u8mf2_tumu
#define vlseg8e8_v_u8mf2_tumu __riscv_vlseg8e8_v_u8mf2_tumu
#define vlseg2e8_v_u8m1_tumu __riscv_vlseg2e8_v_u8m1_tumu
#define vlseg3e8_v_u8m1_tumu __riscv_vlseg3e8_v_u8m1_tumu
#define vlseg4e8_v_u8m1_tumu __riscv_vlseg4e8_v_u8m1_tumu
#define vlseg5e8_v_u8m1_tumu __riscv_vlseg5e8_v_u8m1_tumu
#define vlseg6e8_v_u8m1_tumu __riscv_vlseg6e8_v_u8m1_tumu
#define vlseg7e8_v_u8m1_tumu __riscv_vlseg7e8_v_u8m1_tumu
#define vlseg8e8_v_u8m1_tumu __riscv_vlseg8e8_v_u8m1_tumu
#define vlseg2e8_v_u8m2_tumu __riscv_vlseg2e8_v_u8m2_tumu
#define vlseg3e8_v_u8m2_tumu __riscv_vlseg3e8_v_u8m2_tumu
#define vlseg4e8_v_u8m2_tumu __riscv_vlseg4e8_v_u8m2_tumu
#define vlseg2e8_v_u8m4_tumu __riscv_vlseg2e8_v_u8m4_tumu
#define vlseg2e16_v_u16mf4_tumu __riscv_vlseg2e16_v_u16mf4_tumu
#define vlseg3e16_v_u16mf4_tumu __riscv_vlseg3e16_v_u16mf4_tumu
#define vlseg4e16_v_u16mf4_tumu __riscv_vlseg4e16_v_u16mf4_tumu
#define vlseg5e16_v_u16mf4_tumu __riscv_vlseg5e16_v_u16mf4_tumu
#define vlseg6e16_v_u16mf4_tumu __riscv_vlseg6e16_v_u16mf4_tumu
#define vlseg7e16_v_u16mf4_tumu __riscv_vlseg7e16_v_u16mf4_tumu
#define vlseg8e16_v_u16mf4_tumu __riscv_vlseg8e16_v_u16mf4_tumu
#define vlseg2e16_v_u16mf2_tumu __riscv_vlseg2e16_v_u16mf2_tumu
#define vlseg3e16_v_u16mf2_tumu __riscv_vlseg3e16_v_u16mf2_tumu
#define vlseg4e16_v_u16mf2_tumu __riscv_vlseg4e16_v_u16mf2_tumu
#define vlseg5e16_v_u16mf2_tumu __riscv_vlseg5e16_v_u16mf2_tumu
#define vlseg6e16_v_u16mf2_tumu __riscv_vlseg6e16_v_u16mf2_tumu
#define vlseg7e16_v_u16mf2_tumu __riscv_vlseg7e16_v_u16mf2_tumu
#define vlseg8e16_v_u16mf2_tumu __riscv_vlseg8e16_v_u16mf2_tumu
#define vlseg2e16_v_u16m1_tumu __riscv_vlseg2e16_v_u16m1_tumu
#define vlseg3e16_v_u16m1_tumu __riscv_vlseg3e16_v_u16m1_tumu
#define vlseg4e16_v_u16m1_tumu __riscv_vlseg4e16_v_u16m1_tumu
#define vlseg5e16_v_u16m1_tumu __riscv_vlseg5e16_v_u16m1_tumu
#define vlseg6e16_v_u16m1_tumu __riscv_vlseg6e16_v_u16m1_tumu
#define vlseg7e16_v_u16m1_tumu __riscv_vlseg7e16_v_u16m1_tumu
#define vlseg8e16_v_u16m1_tumu __riscv_vlseg8e16_v_u16m1_tumu
#define vlseg2e16_v_u16m2_tumu __riscv_vlseg2e16_v_u16m2_tumu
#define vlseg3e16_v_u16m2_tumu __riscv_vlseg3e16_v_u16m2_tumu
#define vlseg4e16_v_u16m2_tumu __riscv_vlseg4e16_v_u16m2_tumu
#define vlseg2e16_v_u16m4_tumu __riscv_vlseg2e16_v_u16m4_tumu
#define vlseg2e32_v_u32mf2_tumu __riscv_vlseg2e32_v_u32mf2_tumu
#define vlseg3e32_v_u32mf2_tumu __riscv_vlseg3e32_v_u32mf2_tumu
#define vlseg4e32_v_u32mf2_tumu __riscv_vlseg4e32_v_u32mf2_tumu
#define vlseg5e32_v_u32mf2_tumu __riscv_vlseg5e32_v_u32mf2_tumu
#define vlseg6e32_v_u32mf2_tumu __riscv_vlseg6e32_v_u32mf2_tumu
#define vlseg7e32_v_u32mf2_tumu __riscv_vlseg7e32_v_u32mf2_tumu
#define vlseg8e32_v_u32mf2_tumu __riscv_vlseg8e32_v_u32mf2_tumu
#define vlseg2e32_v_u32m1_tumu __riscv_vlseg2e32_v_u32m1_tumu
#define vlseg3e32_v_u32m1_tumu __riscv_vlseg3e32_v_u32m1_tumu
#define vlseg4e32_v_u32m1_tumu __riscv_vlseg4e32_v_u32m1_tumu
#define vlseg5e32_v_u32m1_tumu __riscv_vlseg5e32_v_u32m1_tumu
#define vlseg6e32_v_u32m1_tumu __riscv_vlseg6e32_v_u32m1_tumu
#define vlseg7e32_v_u32m1_tumu __riscv_vlseg7e32_v_u32m1_tumu
#define vlseg8e32_v_u32m1_tumu __riscv_vlseg8e32_v_u32m1_tumu
#define vlseg2e32_v_u32m2_tumu __riscv_vlseg2e32_v_u32m2_tumu
#define vlseg3e32_v_u32m2_tumu __riscv_vlseg3e32_v_u32m2_tumu
#define vlseg4e32_v_u32m2_tumu __riscv_vlseg4e32_v_u32m2_tumu
#define vlseg2e32_v_u32m4_tumu __riscv_vlseg2e32_v_u32m4_tumu
#define vlseg2e64_v_u64m1_tumu __riscv_vlseg2e64_v_u64m1_tumu
#define vlseg3e64_v_u64m1_tumu __riscv_vlseg3e64_v_u64m1_tumu
#define vlseg4e64_v_u64m1_tumu __riscv_vlseg4e64_v_u64m1_tumu
#define vlseg5e64_v_u64m1_tumu __riscv_vlseg5e64_v_u64m1_tumu
#define vlseg6e64_v_u64m1_tumu __riscv_vlseg6e64_v_u64m1_tumu
#define vlseg7e64_v_u64m1_tumu __riscv_vlseg7e64_v_u64m1_tumu
#define vlseg8e64_v_u64m1_tumu __riscv_vlseg8e64_v_u64m1_tumu
#define vlseg2e64_v_u64m2_tumu __riscv_vlseg2e64_v_u64m2_tumu
#define vlseg3e64_v_u64m2_tumu __riscv_vlseg3e64_v_u64m2_tumu
#define vlseg4e64_v_u64m2_tumu __riscv_vlseg4e64_v_u64m2_tumu
#define vlseg2e64_v_u64m4_tumu __riscv_vlseg2e64_v_u64m4_tumu
#define vlseg2e8ff_v_u8mf8_tumu __riscv_vlseg2e8ff_v_u8mf8_tumu
#define vlseg3e8ff_v_u8mf8_tumu __riscv_vlseg3e8ff_v_u8mf8_tumu
#define vlseg4e8ff_v_u8mf8_tumu __riscv_vlseg4e8ff_v_u8mf8_tumu
#define vlseg5e8ff_v_u8mf8_tumu __riscv_vlseg5e8ff_v_u8mf8_tumu
#define vlseg6e8ff_v_u8mf8_tumu __riscv_vlseg6e8ff_v_u8mf8_tumu
#define vlseg7e8ff_v_u8mf8_tumu __riscv_vlseg7e8ff_v_u8mf8_tumu
#define vlseg8e8ff_v_u8mf8_tumu __riscv_vlseg8e8ff_v_u8mf8_tumu
#define vlseg2e8ff_v_u8mf4_tumu __riscv_vlseg2e8ff_v_u8mf4_tumu
#define vlseg3e8ff_v_u8mf4_tumu __riscv_vlseg3e8ff_v_u8mf4_tumu
#define vlseg4e8ff_v_u8mf4_tumu __riscv_vlseg4e8ff_v_u8mf4_tumu
#define vlseg5e8ff_v_u8mf4_tumu __riscv_vlseg5e8ff_v_u8mf4_tumu
#define vlseg6e8ff_v_u8mf4_tumu __riscv_vlseg6e8ff_v_u8mf4_tumu
#define vlseg7e8ff_v_u8mf4_tumu __riscv_vlseg7e8ff_v_u8mf4_tumu
#define vlseg8e8ff_v_u8mf4_tumu __riscv_vlseg8e8ff_v_u8mf4_tumu
#define vlseg2e8ff_v_u8mf2_tumu __riscv_vlseg2e8ff_v_u8mf2_tumu
#define vlseg3e8ff_v_u8mf2_tumu __riscv_vlseg3e8ff_v_u8mf2_tumu
#define vlseg4e8ff_v_u8mf2_tumu __riscv_vlseg4e8ff_v_u8mf2_tumu
#define vlseg5e8ff_v_u8mf2_tumu __riscv_vlseg5e8ff_v_u8mf2_tumu
#define vlseg6e8ff_v_u8mf2_tumu __riscv_vlseg6e8ff_v_u8mf2_tumu
#define vlseg7e8ff_v_u8mf2_tumu __riscv_vlseg7e8ff_v_u8mf2_tumu
#define vlseg8e8ff_v_u8mf2_tumu __riscv_vlseg8e8ff_v_u8mf2_tumu
#define vlseg2e8ff_v_u8m1_tumu __riscv_vlseg2e8ff_v_u8m1_tumu
#define vlseg3e8ff_v_u8m1_tumu __riscv_vlseg3e8ff_v_u8m1_tumu
#define vlseg4e8ff_v_u8m1_tumu __riscv_vlseg4e8ff_v_u8m1_tumu
#define vlseg5e8ff_v_u8m1_tumu __riscv_vlseg5e8ff_v_u8m1_tumu
#define vlseg6e8ff_v_u8m1_tumu __riscv_vlseg6e8ff_v_u8m1_tumu
#define vlseg7e8ff_v_u8m1_tumu __riscv_vlseg7e8ff_v_u8m1_tumu
#define vlseg8e8ff_v_u8m1_tumu __riscv_vlseg8e8ff_v_u8m1_tumu
#define vlseg2e8ff_v_u8m2_tumu __riscv_vlseg2e8ff_v_u8m2_tumu
#define vlseg3e8ff_v_u8m2_tumu __riscv_vlseg3e8ff_v_u8m2_tumu
#define vlseg4e8ff_v_u8m2_tumu __riscv_vlseg4e8ff_v_u8m2_tumu
#define vlseg2e8ff_v_u8m4_tumu __riscv_vlseg2e8ff_v_u8m4_tumu
#define vlseg2e16ff_v_u16mf4_tumu __riscv_vlseg2e16ff_v_u16mf4_tumu
#define vlseg3e16ff_v_u16mf4_tumu __riscv_vlseg3e16ff_v_u16mf4_tumu
#define vlseg4e16ff_v_u16mf4_tumu __riscv_vlseg4e16ff_v_u16mf4_tumu
#define vlseg5e16ff_v_u16mf4_tumu __riscv_vlseg5e16ff_v_u16mf4_tumu
#define vlseg6e16ff_v_u16mf4_tumu __riscv_vlseg6e16ff_v_u16mf4_tumu
#define vlseg7e16ff_v_u16mf4_tumu __riscv_vlseg7e16ff_v_u16mf4_tumu
#define vlseg8e16ff_v_u16mf4_tumu __riscv_vlseg8e16ff_v_u16mf4_tumu
#define vlseg2e16ff_v_u16mf2_tumu __riscv_vlseg2e16ff_v_u16mf2_tumu
#define vlseg3e16ff_v_u16mf2_tumu __riscv_vlseg3e16ff_v_u16mf2_tumu
#define vlseg4e16ff_v_u16mf2_tumu __riscv_vlseg4e16ff_v_u16mf2_tumu
#define vlseg5e16ff_v_u16mf2_tumu __riscv_vlseg5e16ff_v_u16mf2_tumu
#define vlseg6e16ff_v_u16mf2_tumu __riscv_vlseg6e16ff_v_u16mf2_tumu
#define vlseg7e16ff_v_u16mf2_tumu __riscv_vlseg7e16ff_v_u16mf2_tumu
#define vlseg8e16ff_v_u16mf2_tumu __riscv_vlseg8e16ff_v_u16mf2_tumu
#define vlseg2e16ff_v_u16m1_tumu __riscv_vlseg2e16ff_v_u16m1_tumu
#define vlseg3e16ff_v_u16m1_tumu __riscv_vlseg3e16ff_v_u16m1_tumu
#define vlseg4e16ff_v_u16m1_tumu __riscv_vlseg4e16ff_v_u16m1_tumu
#define vlseg5e16ff_v_u16m1_tumu __riscv_vlseg5e16ff_v_u16m1_tumu
#define vlseg6e16ff_v_u16m1_tumu __riscv_vlseg6e16ff_v_u16m1_tumu
#define vlseg7e16ff_v_u16m1_tumu __riscv_vlseg7e16ff_v_u16m1_tumu
#define vlseg8e16ff_v_u16m1_tumu __riscv_vlseg8e16ff_v_u16m1_tumu
#define vlseg2e16ff_v_u16m2_tumu __riscv_vlseg2e16ff_v_u16m2_tumu
#define vlseg3e16ff_v_u16m2_tumu __riscv_vlseg3e16ff_v_u16m2_tumu
#define vlseg4e16ff_v_u16m2_tumu __riscv_vlseg4e16ff_v_u16m2_tumu
#define vlseg2e16ff_v_u16m4_tumu __riscv_vlseg2e16ff_v_u16m4_tumu
#define vlseg2e32ff_v_u32mf2_tumu __riscv_vlseg2e32ff_v_u32mf2_tumu
#define vlseg3e32ff_v_u32mf2_tumu __riscv_vlseg3e32ff_v_u32mf2_tumu
#define vlseg4e32ff_v_u32mf2_tumu __riscv_vlseg4e32ff_v_u32mf2_tumu
#define vlseg5e32ff_v_u32mf2_tumu __riscv_vlseg5e32ff_v_u32mf2_tumu
#define vlseg6e32ff_v_u32mf2_tumu __riscv_vlseg6e32ff_v_u32mf2_tumu
#define vlseg7e32ff_v_u32mf2_tumu __riscv_vlseg7e32ff_v_u32mf2_tumu
#define vlseg8e32ff_v_u32mf2_tumu __riscv_vlseg8e32ff_v_u32mf2_tumu
#define vlseg2e32ff_v_u32m1_tumu __riscv_vlseg2e32ff_v_u32m1_tumu
#define vlseg3e32ff_v_u32m1_tumu __riscv_vlseg3e32ff_v_u32m1_tumu
#define vlseg4e32ff_v_u32m1_tumu __riscv_vlseg4e32ff_v_u32m1_tumu
#define vlseg5e32ff_v_u32m1_tumu __riscv_vlseg5e32ff_v_u32m1_tumu
#define vlseg6e32ff_v_u32m1_tumu __riscv_vlseg6e32ff_v_u32m1_tumu
#define vlseg7e32ff_v_u32m1_tumu __riscv_vlseg7e32ff_v_u32m1_tumu
#define vlseg8e32ff_v_u32m1_tumu __riscv_vlseg8e32ff_v_u32m1_tumu
#define vlseg2e32ff_v_u32m2_tumu __riscv_vlseg2e32ff_v_u32m2_tumu
#define vlseg3e32ff_v_u32m2_tumu __riscv_vlseg3e32ff_v_u32m2_tumu
#define vlseg4e32ff_v_u32m2_tumu __riscv_vlseg4e32ff_v_u32m2_tumu
#define vlseg2e32ff_v_u32m4_tumu __riscv_vlseg2e32ff_v_u32m4_tumu
#define vlseg2e64ff_v_u64m1_tumu __riscv_vlseg2e64ff_v_u64m1_tumu
#define vlseg3e64ff_v_u64m1_tumu __riscv_vlseg3e64ff_v_u64m1_tumu
#define vlseg4e64ff_v_u64m1_tumu __riscv_vlseg4e64ff_v_u64m1_tumu
#define vlseg5e64ff_v_u64m1_tumu __riscv_vlseg5e64ff_v_u64m1_tumu
#define vlseg6e64ff_v_u64m1_tumu __riscv_vlseg6e64ff_v_u64m1_tumu
#define vlseg7e64ff_v_u64m1_tumu __riscv_vlseg7e64ff_v_u64m1_tumu
#define vlseg8e64ff_v_u64m1_tumu __riscv_vlseg8e64ff_v_u64m1_tumu
#define vlseg2e64ff_v_u64m2_tumu __riscv_vlseg2e64ff_v_u64m2_tumu
#define vlseg3e64ff_v_u64m2_tumu __riscv_vlseg3e64ff_v_u64m2_tumu
#define vlseg4e64ff_v_u64m2_tumu __riscv_vlseg4e64ff_v_u64m2_tumu
#define vlseg2e64ff_v_u64m4_tumu __riscv_vlseg2e64ff_v_u64m4_tumu
// masked functions
#define vlseg2e16_v_f16mf4_tama __riscv_vlseg2e16_v_f16mf4_m
#define vlseg3e16_v_f16mf4_tama __riscv_vlseg3e16_v_f16mf4_m
#define vlseg4e16_v_f16mf4_tama __riscv_vlseg4e16_v_f16mf4_m
#define vlseg5e16_v_f16mf4_tama __riscv_vlseg5e16_v_f16mf4_m
#define vlseg6e16_v_f16mf4_tama __riscv_vlseg6e16_v_f16mf4_m
#define vlseg7e16_v_f16mf4_tama __riscv_vlseg7e16_v_f16mf4_m
#define vlseg8e16_v_f16mf4_tama __riscv_vlseg8e16_v_f16mf4_m
#define vlseg2e16_v_f16mf2_tama __riscv_vlseg2e16_v_f16mf2_m
#define vlseg3e16_v_f16mf2_tama __riscv_vlseg3e16_v_f16mf2_m
#define vlseg4e16_v_f16mf2_tama __riscv_vlseg4e16_v_f16mf2_m
#define vlseg5e16_v_f16mf2_tama __riscv_vlseg5e16_v_f16mf2_m
#define vlseg6e16_v_f16mf2_tama __riscv_vlseg6e16_v_f16mf2_m
#define vlseg7e16_v_f16mf2_tama __riscv_vlseg7e16_v_f16mf2_m
#define vlseg8e16_v_f16mf2_tama __riscv_vlseg8e16_v_f16mf2_m
#define vlseg2e16_v_f16m1_tama __riscv_vlseg2e16_v_f16m1_m
#define vlseg3e16_v_f16m1_tama __riscv_vlseg3e16_v_f16m1_m
#define vlseg4e16_v_f16m1_tama __riscv_vlseg4e16_v_f16m1_m
#define vlseg5e16_v_f16m1_tama __riscv_vlseg5e16_v_f16m1_m
#define vlseg6e16_v_f16m1_tama __riscv_vlseg6e16_v_f16m1_m
#define vlseg7e16_v_f16m1_tama __riscv_vlseg7e16_v_f16m1_m
#define vlseg8e16_v_f16m1_tama __riscv_vlseg8e16_v_f16m1_m
#define vlseg2e16_v_f16m2_tama __riscv_vlseg2e16_v_f16m2_m
#define vlseg3e16_v_f16m2_tama __riscv_vlseg3e16_v_f16m2_m
#define vlseg4e16_v_f16m2_tama __riscv_vlseg4e16_v_f16m2_m
#define vlseg2e16_v_f16m4_tama __riscv_vlseg2e16_v_f16m4_m
#define vlseg2e32_v_f32mf2_tama __riscv_vlseg2e32_v_f32mf2_m
#define vlseg3e32_v_f32mf2_tama __riscv_vlseg3e32_v_f32mf2_m
#define vlseg4e32_v_f32mf2_tama __riscv_vlseg4e32_v_f32mf2_m
#define vlseg5e32_v_f32mf2_tama __riscv_vlseg5e32_v_f32mf2_m
#define vlseg6e32_v_f32mf2_tama __riscv_vlseg6e32_v_f32mf2_m
#define vlseg7e32_v_f32mf2_tama __riscv_vlseg7e32_v_f32mf2_m
#define vlseg8e32_v_f32mf2_tama __riscv_vlseg8e32_v_f32mf2_m
#define vlseg2e32_v_f32m1_tama __riscv_vlseg2e32_v_f32m1_m
#define vlseg3e32_v_f32m1_tama __riscv_vlseg3e32_v_f32m1_m
#define vlseg4e32_v_f32m1_tama __riscv_vlseg4e32_v_f32m1_m
#define vlseg5e32_v_f32m1_tama __riscv_vlseg5e32_v_f32m1_m
#define vlseg6e32_v_f32m1_tama __riscv_vlseg6e32_v_f32m1_m
#define vlseg7e32_v_f32m1_tama __riscv_vlseg7e32_v_f32m1_m
#define vlseg8e32_v_f32m1_tama __riscv_vlseg8e32_v_f32m1_m
#define vlseg2e32_v_f32m2_tama __riscv_vlseg2e32_v_f32m2_m
#define vlseg3e32_v_f32m2_tama __riscv_vlseg3e32_v_f32m2_m
#define vlseg4e32_v_f32m2_tama __riscv_vlseg4e32_v_f32m2_m
#define vlseg2e32_v_f32m4_tama __riscv_vlseg2e32_v_f32m4_m
#define vlseg2e64_v_f64m1_tama __riscv_vlseg2e64_v_f64m1_m
#define vlseg3e64_v_f64m1_tama __riscv_vlseg3e64_v_f64m1_m
#define vlseg4e64_v_f64m1_tama __riscv_vlseg4e64_v_f64m1_m
#define vlseg5e64_v_f64m1_tama __riscv_vlseg5e64_v_f64m1_m
#define vlseg6e64_v_f64m1_tama __riscv_vlseg6e64_v_f64m1_m
#define vlseg7e64_v_f64m1_tama __riscv_vlseg7e64_v_f64m1_m
#define vlseg8e64_v_f64m1_tama __riscv_vlseg8e64_v_f64m1_m
#define vlseg2e64_v_f64m2_tama __riscv_vlseg2e64_v_f64m2_m
#define vlseg3e64_v_f64m2_tama __riscv_vlseg3e64_v_f64m2_m
#define vlseg4e64_v_f64m2_tama __riscv_vlseg4e64_v_f64m2_m
#define vlseg2e64_v_f64m4_tama __riscv_vlseg2e64_v_f64m4_m
#define vlseg2e16ff_v_f16mf4_tama __riscv_vlseg2e16ff_v_f16mf4_m
#define vlseg3e16ff_v_f16mf4_tama __riscv_vlseg3e16ff_v_f16mf4_m
#define vlseg4e16ff_v_f16mf4_tama __riscv_vlseg4e16ff_v_f16mf4_m
#define vlseg5e16ff_v_f16mf4_tama __riscv_vlseg5e16ff_v_f16mf4_m
#define vlseg6e16ff_v_f16mf4_tama __riscv_vlseg6e16ff_v_f16mf4_m
#define vlseg7e16ff_v_f16mf4_tama __riscv_vlseg7e16ff_v_f16mf4_m
#define vlseg8e16ff_v_f16mf4_tama __riscv_vlseg8e16ff_v_f16mf4_m
#define vlseg2e16ff_v_f16mf2_tama __riscv_vlseg2e16ff_v_f16mf2_m
#define vlseg3e16ff_v_f16mf2_tama __riscv_vlseg3e16ff_v_f16mf2_m
#define vlseg4e16ff_v_f16mf2_tama __riscv_vlseg4e16ff_v_f16mf2_m
#define vlseg5e16ff_v_f16mf2_tama __riscv_vlseg5e16ff_v_f16mf2_m
#define vlseg6e16ff_v_f16mf2_tama __riscv_vlseg6e16ff_v_f16mf2_m
#define vlseg7e16ff_v_f16mf2_tama __riscv_vlseg7e16ff_v_f16mf2_m
#define vlseg8e16ff_v_f16mf2_tama __riscv_vlseg8e16ff_v_f16mf2_m
#define vlseg2e16ff_v_f16m1_tama __riscv_vlseg2e16ff_v_f16m1_m
#define vlseg3e16ff_v_f16m1_tama __riscv_vlseg3e16ff_v_f16m1_m
#define vlseg4e16ff_v_f16m1_tama __riscv_vlseg4e16ff_v_f16m1_m
#define vlseg5e16ff_v_f16m1_tama __riscv_vlseg5e16ff_v_f16m1_m
#define vlseg6e16ff_v_f16m1_tama __riscv_vlseg6e16ff_v_f16m1_m
#define vlseg7e16ff_v_f16m1_tama __riscv_vlseg7e16ff_v_f16m1_m
#define vlseg8e16ff_v_f16m1_tama __riscv_vlseg8e16ff_v_f16m1_m
#define vlseg2e16ff_v_f16m2_tama __riscv_vlseg2e16ff_v_f16m2_m
#define vlseg3e16ff_v_f16m2_tama __riscv_vlseg3e16ff_v_f16m2_m
#define vlseg4e16ff_v_f16m2_tama __riscv_vlseg4e16ff_v_f16m2_m
#define vlseg2e16ff_v_f16m4_tama __riscv_vlseg2e16ff_v_f16m4_m
#define vlseg2e32ff_v_f32mf2_tama __riscv_vlseg2e32ff_v_f32mf2_m
#define vlseg3e32ff_v_f32mf2_tama __riscv_vlseg3e32ff_v_f32mf2_m
#define vlseg4e32ff_v_f32mf2_tama __riscv_vlseg4e32ff_v_f32mf2_m
#define vlseg5e32ff_v_f32mf2_tama __riscv_vlseg5e32ff_v_f32mf2_m
#define vlseg6e32ff_v_f32mf2_tama __riscv_vlseg6e32ff_v_f32mf2_m
#define vlseg7e32ff_v_f32mf2_tama __riscv_vlseg7e32ff_v_f32mf2_m
#define vlseg8e32ff_v_f32mf2_tama __riscv_vlseg8e32ff_v_f32mf2_m
#define vlseg2e32ff_v_f32m1_tama __riscv_vlseg2e32ff_v_f32m1_m
#define vlseg3e32ff_v_f32m1_tama __riscv_vlseg3e32ff_v_f32m1_m
#define vlseg4e32ff_v_f32m1_tama __riscv_vlseg4e32ff_v_f32m1_m
#define vlseg5e32ff_v_f32m1_tama __riscv_vlseg5e32ff_v_f32m1_m
#define vlseg6e32ff_v_f32m1_tama __riscv_vlseg6e32ff_v_f32m1_m
#define vlseg7e32ff_v_f32m1_tama __riscv_vlseg7e32ff_v_f32m1_m
#define vlseg8e32ff_v_f32m1_tama __riscv_vlseg8e32ff_v_f32m1_m
#define vlseg2e32ff_v_f32m2_tama __riscv_vlseg2e32ff_v_f32m2_m
#define vlseg3e32ff_v_f32m2_tama __riscv_vlseg3e32ff_v_f32m2_m
#define vlseg4e32ff_v_f32m2_tama __riscv_vlseg4e32ff_v_f32m2_m
#define vlseg2e32ff_v_f32m4_tama __riscv_vlseg2e32ff_v_f32m4_m
#define vlseg2e64ff_v_f64m1_tama __riscv_vlseg2e64ff_v_f64m1_m
#define vlseg3e64ff_v_f64m1_tama __riscv_vlseg3e64ff_v_f64m1_m
#define vlseg4e64ff_v_f64m1_tama __riscv_vlseg4e64ff_v_f64m1_m
#define vlseg5e64ff_v_f64m1_tama __riscv_vlseg5e64ff_v_f64m1_m
#define vlseg6e64ff_v_f64m1_tama __riscv_vlseg6e64ff_v_f64m1_m
#define vlseg7e64ff_v_f64m1_tama __riscv_vlseg7e64ff_v_f64m1_m
#define vlseg8e64ff_v_f64m1_tama __riscv_vlseg8e64ff_v_f64m1_m
#define vlseg2e64ff_v_f64m2_tama __riscv_vlseg2e64ff_v_f64m2_m
#define vlseg3e64ff_v_f64m2_tama __riscv_vlseg3e64ff_v_f64m2_m
#define vlseg4e64ff_v_f64m2_tama __riscv_vlseg4e64ff_v_f64m2_m
#define vlseg2e64ff_v_f64m4_tama __riscv_vlseg2e64ff_v_f64m4_m
#define vlseg2e8_v_i8mf8_tama __riscv_vlseg2e8_v_i8mf8_m
#define vlseg3e8_v_i8mf8_tama __riscv_vlseg3e8_v_i8mf8_m
#define vlseg4e8_v_i8mf8_tama __riscv_vlseg4e8_v_i8mf8_m
#define vlseg5e8_v_i8mf8_tama __riscv_vlseg5e8_v_i8mf8_m
#define vlseg6e8_v_i8mf8_tama __riscv_vlseg6e8_v_i8mf8_m
#define vlseg7e8_v_i8mf8_tama __riscv_vlseg7e8_v_i8mf8_m
#define vlseg8e8_v_i8mf8_tama __riscv_vlseg8e8_v_i8mf8_m
#define vlseg2e8_v_i8mf4_tama __riscv_vlseg2e8_v_i8mf4_m
#define vlseg3e8_v_i8mf4_tama __riscv_vlseg3e8_v_i8mf4_m
#define vlseg4e8_v_i8mf4_tama __riscv_vlseg4e8_v_i8mf4_m
#define vlseg5e8_v_i8mf4_tama __riscv_vlseg5e8_v_i8mf4_m
#define vlseg6e8_v_i8mf4_tama __riscv_vlseg6e8_v_i8mf4_m
#define vlseg7e8_v_i8mf4_tama __riscv_vlseg7e8_v_i8mf4_m
#define vlseg8e8_v_i8mf4_tama __riscv_vlseg8e8_v_i8mf4_m
#define vlseg2e8_v_i8mf2_tama __riscv_vlseg2e8_v_i8mf2_m
#define vlseg3e8_v_i8mf2_tama __riscv_vlseg3e8_v_i8mf2_m
#define vlseg4e8_v_i8mf2_tama __riscv_vlseg4e8_v_i8mf2_m
#define vlseg5e8_v_i8mf2_tama __riscv_vlseg5e8_v_i8mf2_m
#define vlseg6e8_v_i8mf2_tama __riscv_vlseg6e8_v_i8mf2_m
#define vlseg7e8_v_i8mf2_tama __riscv_vlseg7e8_v_i8mf2_m
#define vlseg8e8_v_i8mf2_tama __riscv_vlseg8e8_v_i8mf2_m
#define vlseg2e8_v_i8m1_tama __riscv_vlseg2e8_v_i8m1_m
#define vlseg3e8_v_i8m1_tama __riscv_vlseg3e8_v_i8m1_m
#define vlseg4e8_v_i8m1_tama __riscv_vlseg4e8_v_i8m1_m
#define vlseg5e8_v_i8m1_tama __riscv_vlseg5e8_v_i8m1_m
#define vlseg6e8_v_i8m1_tama __riscv_vlseg6e8_v_i8m1_m
#define vlseg7e8_v_i8m1_tama __riscv_vlseg7e8_v_i8m1_m
#define vlseg8e8_v_i8m1_tama __riscv_vlseg8e8_v_i8m1_m
#define vlseg2e8_v_i8m2_tama __riscv_vlseg2e8_v_i8m2_m
#define vlseg3e8_v_i8m2_tama __riscv_vlseg3e8_v_i8m2_m
#define vlseg4e8_v_i8m2_tama __riscv_vlseg4e8_v_i8m2_m
#define vlseg2e8_v_i8m4_tama __riscv_vlseg2e8_v_i8m4_m
#define vlseg2e16_v_i16mf4_tama __riscv_vlseg2e16_v_i16mf4_m
#define vlseg3e16_v_i16mf4_tama __riscv_vlseg3e16_v_i16mf4_m
#define vlseg4e16_v_i16mf4_tama __riscv_vlseg4e16_v_i16mf4_m
#define vlseg5e16_v_i16mf4_tama __riscv_vlseg5e16_v_i16mf4_m
#define vlseg6e16_v_i16mf4_tama __riscv_vlseg6e16_v_i16mf4_m
#define vlseg7e16_v_i16mf4_tama __riscv_vlseg7e16_v_i16mf4_m
#define vlseg8e16_v_i16mf4_tama __riscv_vlseg8e16_v_i16mf4_m
#define vlseg2e16_v_i16mf2_tama __riscv_vlseg2e16_v_i16mf2_m
#define vlseg3e16_v_i16mf2_tama __riscv_vlseg3e16_v_i16mf2_m
#define vlseg4e16_v_i16mf2_tama __riscv_vlseg4e16_v_i16mf2_m
#define vlseg5e16_v_i16mf2_tama __riscv_vlseg5e16_v_i16mf2_m
#define vlseg6e16_v_i16mf2_tama __riscv_vlseg6e16_v_i16mf2_m
#define vlseg7e16_v_i16mf2_tama __riscv_vlseg7e16_v_i16mf2_m
#define vlseg8e16_v_i16mf2_tama __riscv_vlseg8e16_v_i16mf2_m
#define vlseg2e16_v_i16m1_tama __riscv_vlseg2e16_v_i16m1_m
#define vlseg3e16_v_i16m1_tama __riscv_vlseg3e16_v_i16m1_m
#define vlseg4e16_v_i16m1_tama __riscv_vlseg4e16_v_i16m1_m
#define vlseg5e16_v_i16m1_tama __riscv_vlseg5e16_v_i16m1_m
#define vlseg6e16_v_i16m1_tama __riscv_vlseg6e16_v_i16m1_m
#define vlseg7e16_v_i16m1_tama __riscv_vlseg7e16_v_i16m1_m
#define vlseg8e16_v_i16m1_tama __riscv_vlseg8e16_v_i16m1_m
#define vlseg2e16_v_i16m2_tama __riscv_vlseg2e16_v_i16m2_m
#define vlseg3e16_v_i16m2_tama __riscv_vlseg3e16_v_i16m2_m
#define vlseg4e16_v_i16m2_tama __riscv_vlseg4e16_v_i16m2_m
#define vlseg2e16_v_i16m4_tama __riscv_vlseg2e16_v_i16m4_m
#define vlseg2e32_v_i32mf2_tama __riscv_vlseg2e32_v_i32mf2_m
#define vlseg3e32_v_i32mf2_tama __riscv_vlseg3e32_v_i32mf2_m
#define vlseg4e32_v_i32mf2_tama __riscv_vlseg4e32_v_i32mf2_m
#define vlseg5e32_v_i32mf2_tama __riscv_vlseg5e32_v_i32mf2_m
#define vlseg6e32_v_i32mf2_tama __riscv_vlseg6e32_v_i32mf2_m
#define vlseg7e32_v_i32mf2_tama __riscv_vlseg7e32_v_i32mf2_m
#define vlseg8e32_v_i32mf2_tama __riscv_vlseg8e32_v_i32mf2_m
#define vlseg2e32_v_i32m1_tama __riscv_vlseg2e32_v_i32m1_m
#define vlseg3e32_v_i32m1_tama __riscv_vlseg3e32_v_i32m1_m
#define vlseg4e32_v_i32m1_tama __riscv_vlseg4e32_v_i32m1_m
#define vlseg5e32_v_i32m1_tama __riscv_vlseg5e32_v_i32m1_m
#define vlseg6e32_v_i32m1_tama __riscv_vlseg6e32_v_i32m1_m
#define vlseg7e32_v_i32m1_tama __riscv_vlseg7e32_v_i32m1_m
#define vlseg8e32_v_i32m1_tama __riscv_vlseg8e32_v_i32m1_m
#define vlseg2e32_v_i32m2_tama __riscv_vlseg2e32_v_i32m2_m
#define vlseg3e32_v_i32m2_tama __riscv_vlseg3e32_v_i32m2_m
#define vlseg4e32_v_i32m2_tama __riscv_vlseg4e32_v_i32m2_m
#define vlseg2e32_v_i32m4_tama __riscv_vlseg2e32_v_i32m4_m
#define vlseg2e64_v_i64m1_tama __riscv_vlseg2e64_v_i64m1_m
#define vlseg3e64_v_i64m1_tama __riscv_vlseg3e64_v_i64m1_m
#define vlseg4e64_v_i64m1_tama __riscv_vlseg4e64_v_i64m1_m
#define vlseg5e64_v_i64m1_tama __riscv_vlseg5e64_v_i64m1_m
#define vlseg6e64_v_i64m1_tama __riscv_vlseg6e64_v_i64m1_m
#define vlseg7e64_v_i64m1_tama __riscv_vlseg7e64_v_i64m1_m
#define vlseg8e64_v_i64m1_tama __riscv_vlseg8e64_v_i64m1_m
#define vlseg2e64_v_i64m2_tama __riscv_vlseg2e64_v_i64m2_m
#define vlseg3e64_v_i64m2_tama __riscv_vlseg3e64_v_i64m2_m
#define vlseg4e64_v_i64m2_tama __riscv_vlseg4e64_v_i64m2_m
#define vlseg2e64_v_i64m4_tama __riscv_vlseg2e64_v_i64m4_m
#define vlseg2e8ff_v_i8mf8_tama __riscv_vlseg2e8ff_v_i8mf8_m
#define vlseg3e8ff_v_i8mf8_tama __riscv_vlseg3e8ff_v_i8mf8_m
#define vlseg4e8ff_v_i8mf8_tama __riscv_vlseg4e8ff_v_i8mf8_m
#define vlseg5e8ff_v_i8mf8_tama __riscv_vlseg5e8ff_v_i8mf8_m
#define vlseg6e8ff_v_i8mf8_tama __riscv_vlseg6e8ff_v_i8mf8_m
#define vlseg7e8ff_v_i8mf8_tama __riscv_vlseg7e8ff_v_i8mf8_m
#define vlseg8e8ff_v_i8mf8_tama __riscv_vlseg8e8ff_v_i8mf8_m
#define vlseg2e8ff_v_i8mf4_tama __riscv_vlseg2e8ff_v_i8mf4_m
#define vlseg3e8ff_v_i8mf4_tama __riscv_vlseg3e8ff_v_i8mf4_m
#define vlseg4e8ff_v_i8mf4_tama __riscv_vlseg4e8ff_v_i8mf4_m
#define vlseg5e8ff_v_i8mf4_tama __riscv_vlseg5e8ff_v_i8mf4_m
#define vlseg6e8ff_v_i8mf4_tama __riscv_vlseg6e8ff_v_i8mf4_m
#define vlseg7e8ff_v_i8mf4_tama __riscv_vlseg7e8ff_v_i8mf4_m
#define vlseg8e8ff_v_i8mf4_tama __riscv_vlseg8e8ff_v_i8mf4_m
#define vlseg2e8ff_v_i8mf2_tama __riscv_vlseg2e8ff_v_i8mf2_m
#define vlseg3e8ff_v_i8mf2_tama __riscv_vlseg3e8ff_v_i8mf2_m
#define vlseg4e8ff_v_i8mf2_tama __riscv_vlseg4e8ff_v_i8mf2_m
#define vlseg5e8ff_v_i8mf2_tama __riscv_vlseg5e8ff_v_i8mf2_m
#define vlseg6e8ff_v_i8mf2_tama __riscv_vlseg6e8ff_v_i8mf2_m
#define vlseg7e8ff_v_i8mf2_tama __riscv_vlseg7e8ff_v_i8mf2_m
#define vlseg8e8ff_v_i8mf2_tama __riscv_vlseg8e8ff_v_i8mf2_m
#define vlseg2e8ff_v_i8m1_tama __riscv_vlseg2e8ff_v_i8m1_m
#define vlseg3e8ff_v_i8m1_tama __riscv_vlseg3e8ff_v_i8m1_m
#define vlseg4e8ff_v_i8m1_tama __riscv_vlseg4e8ff_v_i8m1_m
#define vlseg5e8ff_v_i8m1_tama __riscv_vlseg5e8ff_v_i8m1_m
#define vlseg6e8ff_v_i8m1_tama __riscv_vlseg6e8ff_v_i8m1_m
#define vlseg7e8ff_v_i8m1_tama __riscv_vlseg7e8ff_v_i8m1_m
#define vlseg8e8ff_v_i8m1_tama __riscv_vlseg8e8ff_v_i8m1_m
#define vlseg2e8ff_v_i8m2_tama __riscv_vlseg2e8ff_v_i8m2_m
#define vlseg3e8ff_v_i8m2_tama __riscv_vlseg3e8ff_v_i8m2_m
#define vlseg4e8ff_v_i8m2_tama __riscv_vlseg4e8ff_v_i8m2_m
#define vlseg2e8ff_v_i8m4_tama __riscv_vlseg2e8ff_v_i8m4_m
#define vlseg2e16ff_v_i16mf4_tama __riscv_vlseg2e16ff_v_i16mf4_m
#define vlseg3e16ff_v_i16mf4_tama __riscv_vlseg3e16ff_v_i16mf4_m
#define vlseg4e16ff_v_i16mf4_tama __riscv_vlseg4e16ff_v_i16mf4_m
#define vlseg5e16ff_v_i16mf4_tama __riscv_vlseg5e16ff_v_i16mf4_m
#define vlseg6e16ff_v_i16mf4_tama __riscv_vlseg6e16ff_v_i16mf4_m
#define vlseg7e16ff_v_i16mf4_tama __riscv_vlseg7e16ff_v_i16mf4_m
#define vlseg8e16ff_v_i16mf4_tama __riscv_vlseg8e16ff_v_i16mf4_m
#define vlseg2e16ff_v_i16mf2_tama __riscv_vlseg2e16ff_v_i16mf2_m
#define vlseg3e16ff_v_i16mf2_tama __riscv_vlseg3e16ff_v_i16mf2_m
#define vlseg4e16ff_v_i16mf2_tama __riscv_vlseg4e16ff_v_i16mf2_m
#define vlseg5e16ff_v_i16mf2_tama __riscv_vlseg5e16ff_v_i16mf2_m
#define vlseg6e16ff_v_i16mf2_tama __riscv_vlseg6e16ff_v_i16mf2_m
#define vlseg7e16ff_v_i16mf2_tama __riscv_vlseg7e16ff_v_i16mf2_m
#define vlseg8e16ff_v_i16mf2_tama __riscv_vlseg8e16ff_v_i16mf2_m
#define vlseg2e16ff_v_i16m1_tama __riscv_vlseg2e16ff_v_i16m1_m
#define vlseg3e16ff_v_i16m1_tama __riscv_vlseg3e16ff_v_i16m1_m
#define vlseg4e16ff_v_i16m1_tama __riscv_vlseg4e16ff_v_i16m1_m
#define vlseg5e16ff_v_i16m1_tama __riscv_vlseg5e16ff_v_i16m1_m
#define vlseg6e16ff_v_i16m1_tama __riscv_vlseg6e16ff_v_i16m1_m
#define vlseg7e16ff_v_i16m1_tama __riscv_vlseg7e16ff_v_i16m1_m
#define vlseg8e16ff_v_i16m1_tama __riscv_vlseg8e16ff_v_i16m1_m
#define vlseg2e16ff_v_i16m2_tama __riscv_vlseg2e16ff_v_i16m2_m
#define vlseg3e16ff_v_i16m2_tama __riscv_vlseg3e16ff_v_i16m2_m
#define vlseg4e16ff_v_i16m2_tama __riscv_vlseg4e16ff_v_i16m2_m
#define vlseg2e16ff_v_i16m4_tama __riscv_vlseg2e16ff_v_i16m4_m
#define vlseg2e32ff_v_i32mf2_tama __riscv_vlseg2e32ff_v_i32mf2_m
#define vlseg3e32ff_v_i32mf2_tama __riscv_vlseg3e32ff_v_i32mf2_m
#define vlseg4e32ff_v_i32mf2_tama __riscv_vlseg4e32ff_v_i32mf2_m
#define vlseg5e32ff_v_i32mf2_tama __riscv_vlseg5e32ff_v_i32mf2_m
#define vlseg6e32ff_v_i32mf2_tama __riscv_vlseg6e32ff_v_i32mf2_m
#define vlseg7e32ff_v_i32mf2_tama __riscv_vlseg7e32ff_v_i32mf2_m
#define vlseg8e32ff_v_i32mf2_tama __riscv_vlseg8e32ff_v_i32mf2_m
#define vlseg2e32ff_v_i32m1_tama __riscv_vlseg2e32ff_v_i32m1_m
#define vlseg3e32ff_v_i32m1_tama __riscv_vlseg3e32ff_v_i32m1_m
#define vlseg4e32ff_v_i32m1_tama __riscv_vlseg4e32ff_v_i32m1_m
#define vlseg5e32ff_v_i32m1_tama __riscv_vlseg5e32ff_v_i32m1_m
#define vlseg6e32ff_v_i32m1_tama __riscv_vlseg6e32ff_v_i32m1_m
#define vlseg7e32ff_v_i32m1_tama __riscv_vlseg7e32ff_v_i32m1_m
#define vlseg8e32ff_v_i32m1_tama __riscv_vlseg8e32ff_v_i32m1_m
#define vlseg2e32ff_v_i32m2_tama __riscv_vlseg2e32ff_v_i32m2_m
#define vlseg3e32ff_v_i32m2_tama __riscv_vlseg3e32ff_v_i32m2_m
#define vlseg4e32ff_v_i32m2_tama __riscv_vlseg4e32ff_v_i32m2_m
#define vlseg2e32ff_v_i32m4_tama __riscv_vlseg2e32ff_v_i32m4_m
#define vlseg2e64ff_v_i64m1_tama __riscv_vlseg2e64ff_v_i64m1_m
#define vlseg3e64ff_v_i64m1_tama __riscv_vlseg3e64ff_v_i64m1_m
#define vlseg4e64ff_v_i64m1_tama __riscv_vlseg4e64ff_v_i64m1_m
#define vlseg5e64ff_v_i64m1_tama __riscv_vlseg5e64ff_v_i64m1_m
#define vlseg6e64ff_v_i64m1_tama __riscv_vlseg6e64ff_v_i64m1_m
#define vlseg7e64ff_v_i64m1_tama __riscv_vlseg7e64ff_v_i64m1_m
#define vlseg8e64ff_v_i64m1_tama __riscv_vlseg8e64ff_v_i64m1_m
#define vlseg2e64ff_v_i64m2_tama __riscv_vlseg2e64ff_v_i64m2_m
#define vlseg3e64ff_v_i64m2_tama __riscv_vlseg3e64ff_v_i64m2_m
#define vlseg4e64ff_v_i64m2_tama __riscv_vlseg4e64ff_v_i64m2_m
#define vlseg2e64ff_v_i64m4_tama __riscv_vlseg2e64ff_v_i64m4_m
#define vlseg2e8_v_u8mf8_tama __riscv_vlseg2e8_v_u8mf8_m
#define vlseg3e8_v_u8mf8_tama __riscv_vlseg3e8_v_u8mf8_m
#define vlseg4e8_v_u8mf8_tama __riscv_vlseg4e8_v_u8mf8_m
#define vlseg5e8_v_u8mf8_tama __riscv_vlseg5e8_v_u8mf8_m
#define vlseg6e8_v_u8mf8_tama __riscv_vlseg6e8_v_u8mf8_m
#define vlseg7e8_v_u8mf8_tama __riscv_vlseg7e8_v_u8mf8_m
#define vlseg8e8_v_u8mf8_tama __riscv_vlseg8e8_v_u8mf8_m
#define vlseg2e8_v_u8mf4_tama __riscv_vlseg2e8_v_u8mf4_m
#define vlseg3e8_v_u8mf4_tama __riscv_vlseg3e8_v_u8mf4_m
#define vlseg4e8_v_u8mf4_tama __riscv_vlseg4e8_v_u8mf4_m
#define vlseg5e8_v_u8mf4_tama __riscv_vlseg5e8_v_u8mf4_m
#define vlseg6e8_v_u8mf4_tama __riscv_vlseg6e8_v_u8mf4_m
#define vlseg7e8_v_u8mf4_tama __riscv_vlseg7e8_v_u8mf4_m
#define vlseg8e8_v_u8mf4_tama __riscv_vlseg8e8_v_u8mf4_m
#define vlseg2e8_v_u8mf2_tama __riscv_vlseg2e8_v_u8mf2_m
#define vlseg3e8_v_u8mf2_tama __riscv_vlseg3e8_v_u8mf2_m
#define vlseg4e8_v_u8mf2_tama __riscv_vlseg4e8_v_u8mf2_m
#define vlseg5e8_v_u8mf2_tama __riscv_vlseg5e8_v_u8mf2_m
#define vlseg6e8_v_u8mf2_tama __riscv_vlseg6e8_v_u8mf2_m
#define vlseg7e8_v_u8mf2_tama __riscv_vlseg7e8_v_u8mf2_m
#define vlseg8e8_v_u8mf2_tama __riscv_vlseg8e8_v_u8mf2_m
#define vlseg2e8_v_u8m1_tama __riscv_vlseg2e8_v_u8m1_m
#define vlseg3e8_v_u8m1_tama __riscv_vlseg3e8_v_u8m1_m
#define vlseg4e8_v_u8m1_tama __riscv_vlseg4e8_v_u8m1_m
#define vlseg5e8_v_u8m1_tama __riscv_vlseg5e8_v_u8m1_m
#define vlseg6e8_v_u8m1_tama __riscv_vlseg6e8_v_u8m1_m
#define vlseg7e8_v_u8m1_tama __riscv_vlseg7e8_v_u8m1_m
#define vlseg8e8_v_u8m1_tama __riscv_vlseg8e8_v_u8m1_m
#define vlseg2e8_v_u8m2_tama __riscv_vlseg2e8_v_u8m2_m
#define vlseg3e8_v_u8m2_tama __riscv_vlseg3e8_v_u8m2_m
#define vlseg4e8_v_u8m2_tama __riscv_vlseg4e8_v_u8m2_m
#define vlseg2e8_v_u8m4_tama __riscv_vlseg2e8_v_u8m4_m
#define vlseg2e16_v_u16mf4_tama __riscv_vlseg2e16_v_u16mf4_m
#define vlseg3e16_v_u16mf4_tama __riscv_vlseg3e16_v_u16mf4_m
#define vlseg4e16_v_u16mf4_tama __riscv_vlseg4e16_v_u16mf4_m
#define vlseg5e16_v_u16mf4_tama __riscv_vlseg5e16_v_u16mf4_m
#define vlseg6e16_v_u16mf4_tama __riscv_vlseg6e16_v_u16mf4_m
#define vlseg7e16_v_u16mf4_tama __riscv_vlseg7e16_v_u16mf4_m
#define vlseg8e16_v_u16mf4_tama __riscv_vlseg8e16_v_u16mf4_m
#define vlseg2e16_v_u16mf2_tama __riscv_vlseg2e16_v_u16mf2_m
#define vlseg3e16_v_u16mf2_tama __riscv_vlseg3e16_v_u16mf2_m
#define vlseg4e16_v_u16mf2_tama __riscv_vlseg4e16_v_u16mf2_m
#define vlseg5e16_v_u16mf2_tama __riscv_vlseg5e16_v_u16mf2_m
#define vlseg6e16_v_u16mf2_tama __riscv_vlseg6e16_v_u16mf2_m
#define vlseg7e16_v_u16mf2_tama __riscv_vlseg7e16_v_u16mf2_m
#define vlseg8e16_v_u16mf2_tama __riscv_vlseg8e16_v_u16mf2_m
#define vlseg2e16_v_u16m1_tama __riscv_vlseg2e16_v_u16m1_m
#define vlseg3e16_v_u16m1_tama __riscv_vlseg3e16_v_u16m1_m
#define vlseg4e16_v_u16m1_tama __riscv_vlseg4e16_v_u16m1_m
#define vlseg5e16_v_u16m1_tama __riscv_vlseg5e16_v_u16m1_m
#define vlseg6e16_v_u16m1_tama __riscv_vlseg6e16_v_u16m1_m
#define vlseg7e16_v_u16m1_tama __riscv_vlseg7e16_v_u16m1_m
#define vlseg8e16_v_u16m1_tama __riscv_vlseg8e16_v_u16m1_m
#define vlseg2e16_v_u16m2_tama __riscv_vlseg2e16_v_u16m2_m
#define vlseg3e16_v_u16m2_tama __riscv_vlseg3e16_v_u16m2_m
#define vlseg4e16_v_u16m2_tama __riscv_vlseg4e16_v_u16m2_m
#define vlseg2e16_v_u16m4_tama __riscv_vlseg2e16_v_u16m4_m
#define vlseg2e32_v_u32mf2_tama __riscv_vlseg2e32_v_u32mf2_m
#define vlseg3e32_v_u32mf2_tama __riscv_vlseg3e32_v_u32mf2_m
#define vlseg4e32_v_u32mf2_tama __riscv_vlseg4e32_v_u32mf2_m
#define vlseg5e32_v_u32mf2_tama __riscv_vlseg5e32_v_u32mf2_m
#define vlseg6e32_v_u32mf2_tama __riscv_vlseg6e32_v_u32mf2_m
#define vlseg7e32_v_u32mf2_tama __riscv_vlseg7e32_v_u32mf2_m
#define vlseg8e32_v_u32mf2_tama __riscv_vlseg8e32_v_u32mf2_m
#define vlseg2e32_v_u32m1_tama __riscv_vlseg2e32_v_u32m1_m
#define vlseg3e32_v_u32m1_tama __riscv_vlseg3e32_v_u32m1_m
#define vlseg4e32_v_u32m1_tama __riscv_vlseg4e32_v_u32m1_m
#define vlseg5e32_v_u32m1_tama __riscv_vlseg5e32_v_u32m1_m
#define vlseg6e32_v_u32m1_tama __riscv_vlseg6e32_v_u32m1_m
#define vlseg7e32_v_u32m1_tama __riscv_vlseg7e32_v_u32m1_m
#define vlseg8e32_v_u32m1_tama __riscv_vlseg8e32_v_u32m1_m
#define vlseg2e32_v_u32m2_tama __riscv_vlseg2e32_v_u32m2_m
#define vlseg3e32_v_u32m2_tama __riscv_vlseg3e32_v_u32m2_m
#define vlseg4e32_v_u32m2_tama __riscv_vlseg4e32_v_u32m2_m
#define vlseg2e32_v_u32m4_tama __riscv_vlseg2e32_v_u32m4_m
#define vlseg2e64_v_u64m1_tama __riscv_vlseg2e64_v_u64m1_m
#define vlseg3e64_v_u64m1_tama __riscv_vlseg3e64_v_u64m1_m
#define vlseg4e64_v_u64m1_tama __riscv_vlseg4e64_v_u64m1_m
#define vlseg5e64_v_u64m1_tama __riscv_vlseg5e64_v_u64m1_m
#define vlseg6e64_v_u64m1_tama __riscv_vlseg6e64_v_u64m1_m
#define vlseg7e64_v_u64m1_tama __riscv_vlseg7e64_v_u64m1_m
#define vlseg8e64_v_u64m1_tama __riscv_vlseg8e64_v_u64m1_m
#define vlseg2e64_v_u64m2_tama __riscv_vlseg2e64_v_u64m2_m
#define vlseg3e64_v_u64m2_tama __riscv_vlseg3e64_v_u64m2_m
#define vlseg4e64_v_u64m2_tama __riscv_vlseg4e64_v_u64m2_m
#define vlseg2e64_v_u64m4_tama __riscv_vlseg2e64_v_u64m4_m
#define vlseg2e8ff_v_u8mf8_tama __riscv_vlseg2e8ff_v_u8mf8_m
#define vlseg3e8ff_v_u8mf8_tama __riscv_vlseg3e8ff_v_u8mf8_m
#define vlseg4e8ff_v_u8mf8_tama __riscv_vlseg4e8ff_v_u8mf8_m
#define vlseg5e8ff_v_u8mf8_tama __riscv_vlseg5e8ff_v_u8mf8_m
#define vlseg6e8ff_v_u8mf8_tama __riscv_vlseg6e8ff_v_u8mf8_m
#define vlseg7e8ff_v_u8mf8_tama __riscv_vlseg7e8ff_v_u8mf8_m
#define vlseg8e8ff_v_u8mf8_tama __riscv_vlseg8e8ff_v_u8mf8_m
#define vlseg2e8ff_v_u8mf4_tama __riscv_vlseg2e8ff_v_u8mf4_m
#define vlseg3e8ff_v_u8mf4_tama __riscv_vlseg3e8ff_v_u8mf4_m
#define vlseg4e8ff_v_u8mf4_tama __riscv_vlseg4e8ff_v_u8mf4_m
#define vlseg5e8ff_v_u8mf4_tama __riscv_vlseg5e8ff_v_u8mf4_m
#define vlseg6e8ff_v_u8mf4_tama __riscv_vlseg6e8ff_v_u8mf4_m
#define vlseg7e8ff_v_u8mf4_tama __riscv_vlseg7e8ff_v_u8mf4_m
#define vlseg8e8ff_v_u8mf4_tama __riscv_vlseg8e8ff_v_u8mf4_m
#define vlseg2e8ff_v_u8mf2_tama __riscv_vlseg2e8ff_v_u8mf2_m
#define vlseg3e8ff_v_u8mf2_tama __riscv_vlseg3e8ff_v_u8mf2_m
#define vlseg4e8ff_v_u8mf2_tama __riscv_vlseg4e8ff_v_u8mf2_m
#define vlseg5e8ff_v_u8mf2_tama __riscv_vlseg5e8ff_v_u8mf2_m
#define vlseg6e8ff_v_u8mf2_tama __riscv_vlseg6e8ff_v_u8mf2_m
#define vlseg7e8ff_v_u8mf2_tama __riscv_vlseg7e8ff_v_u8mf2_m
#define vlseg8e8ff_v_u8mf2_tama __riscv_vlseg8e8ff_v_u8mf2_m
#define vlseg2e8ff_v_u8m1_tama __riscv_vlseg2e8ff_v_u8m1_m
#define vlseg3e8ff_v_u8m1_tama __riscv_vlseg3e8ff_v_u8m1_m
#define vlseg4e8ff_v_u8m1_tama __riscv_vlseg4e8ff_v_u8m1_m
#define vlseg5e8ff_v_u8m1_tama __riscv_vlseg5e8ff_v_u8m1_m
#define vlseg6e8ff_v_u8m1_tama __riscv_vlseg6e8ff_v_u8m1_m
#define vlseg7e8ff_v_u8m1_tama __riscv_vlseg7e8ff_v_u8m1_m
#define vlseg8e8ff_v_u8m1_tama __riscv_vlseg8e8ff_v_u8m1_m
#define vlseg2e8ff_v_u8m2_tama __riscv_vlseg2e8ff_v_u8m2_m
#define vlseg3e8ff_v_u8m2_tama __riscv_vlseg3e8ff_v_u8m2_m
#define vlseg4e8ff_v_u8m2_tama __riscv_vlseg4e8ff_v_u8m2_m
#define vlseg2e8ff_v_u8m4_tama __riscv_vlseg2e8ff_v_u8m4_m
#define vlseg2e16ff_v_u16mf4_tama __riscv_vlseg2e16ff_v_u16mf4_m
#define vlseg3e16ff_v_u16mf4_tama __riscv_vlseg3e16ff_v_u16mf4_m
#define vlseg4e16ff_v_u16mf4_tama __riscv_vlseg4e16ff_v_u16mf4_m
#define vlseg5e16ff_v_u16mf4_tama __riscv_vlseg5e16ff_v_u16mf4_m
#define vlseg6e16ff_v_u16mf4_tama __riscv_vlseg6e16ff_v_u16mf4_m
#define vlseg7e16ff_v_u16mf4_tama __riscv_vlseg7e16ff_v_u16mf4_m
#define vlseg8e16ff_v_u16mf4_tama __riscv_vlseg8e16ff_v_u16mf4_m
#define vlseg2e16ff_v_u16mf2_tama __riscv_vlseg2e16ff_v_u16mf2_m
#define vlseg3e16ff_v_u16mf2_tama __riscv_vlseg3e16ff_v_u16mf2_m
#define vlseg4e16ff_v_u16mf2_tama __riscv_vlseg4e16ff_v_u16mf2_m
#define vlseg5e16ff_v_u16mf2_tama __riscv_vlseg5e16ff_v_u16mf2_m
#define vlseg6e16ff_v_u16mf2_tama __riscv_vlseg6e16ff_v_u16mf2_m
#define vlseg7e16ff_v_u16mf2_tama __riscv_vlseg7e16ff_v_u16mf2_m
#define vlseg8e16ff_v_u16mf2_tama __riscv_vlseg8e16ff_v_u16mf2_m
#define vlseg2e16ff_v_u16m1_tama __riscv_vlseg2e16ff_v_u16m1_m
#define vlseg3e16ff_v_u16m1_tama __riscv_vlseg3e16ff_v_u16m1_m
#define vlseg4e16ff_v_u16m1_tama __riscv_vlseg4e16ff_v_u16m1_m
#define vlseg5e16ff_v_u16m1_tama __riscv_vlseg5e16ff_v_u16m1_m
#define vlseg6e16ff_v_u16m1_tama __riscv_vlseg6e16ff_v_u16m1_m
#define vlseg7e16ff_v_u16m1_tama __riscv_vlseg7e16ff_v_u16m1_m
#define vlseg8e16ff_v_u16m1_tama __riscv_vlseg8e16ff_v_u16m1_m
#define vlseg2e16ff_v_u16m2_tama __riscv_vlseg2e16ff_v_u16m2_m
#define vlseg3e16ff_v_u16m2_tama __riscv_vlseg3e16ff_v_u16m2_m
#define vlseg4e16ff_v_u16m2_tama __riscv_vlseg4e16ff_v_u16m2_m
#define vlseg2e16ff_v_u16m4_tama __riscv_vlseg2e16ff_v_u16m4_m
#define vlseg2e32ff_v_u32mf2_tama __riscv_vlseg2e32ff_v_u32mf2_m
#define vlseg3e32ff_v_u32mf2_tama __riscv_vlseg3e32ff_v_u32mf2_m
#define vlseg4e32ff_v_u32mf2_tama __riscv_vlseg4e32ff_v_u32mf2_m
#define vlseg5e32ff_v_u32mf2_tama __riscv_vlseg5e32ff_v_u32mf2_m
#define vlseg6e32ff_v_u32mf2_tama __riscv_vlseg6e32ff_v_u32mf2_m
#define vlseg7e32ff_v_u32mf2_tama __riscv_vlseg7e32ff_v_u32mf2_m
#define vlseg8e32ff_v_u32mf2_tama __riscv_vlseg8e32ff_v_u32mf2_m
#define vlseg2e32ff_v_u32m1_tama __riscv_vlseg2e32ff_v_u32m1_m
#define vlseg3e32ff_v_u32m1_tama __riscv_vlseg3e32ff_v_u32m1_m
#define vlseg4e32ff_v_u32m1_tama __riscv_vlseg4e32ff_v_u32m1_m
#define vlseg5e32ff_v_u32m1_tama __riscv_vlseg5e32ff_v_u32m1_m
#define vlseg6e32ff_v_u32m1_tama __riscv_vlseg6e32ff_v_u32m1_m
#define vlseg7e32ff_v_u32m1_tama __riscv_vlseg7e32ff_v_u32m1_m
#define vlseg8e32ff_v_u32m1_tama __riscv_vlseg8e32ff_v_u32m1_m
#define vlseg2e32ff_v_u32m2_tama __riscv_vlseg2e32ff_v_u32m2_m
#define vlseg3e32ff_v_u32m2_tama __riscv_vlseg3e32ff_v_u32m2_m
#define vlseg4e32ff_v_u32m2_tama __riscv_vlseg4e32ff_v_u32m2_m
#define vlseg2e32ff_v_u32m4_tama __riscv_vlseg2e32ff_v_u32m4_m
#define vlseg2e64ff_v_u64m1_tama __riscv_vlseg2e64ff_v_u64m1_m
#define vlseg3e64ff_v_u64m1_tama __riscv_vlseg3e64ff_v_u64m1_m
#define vlseg4e64ff_v_u64m1_tama __riscv_vlseg4e64ff_v_u64m1_m
#define vlseg5e64ff_v_u64m1_tama __riscv_vlseg5e64ff_v_u64m1_m
#define vlseg6e64ff_v_u64m1_tama __riscv_vlseg6e64ff_v_u64m1_m
#define vlseg7e64ff_v_u64m1_tama __riscv_vlseg7e64ff_v_u64m1_m
#define vlseg8e64ff_v_u64m1_tama __riscv_vlseg8e64ff_v_u64m1_m
#define vlseg2e64ff_v_u64m2_tama __riscv_vlseg2e64ff_v_u64m2_m
#define vlseg3e64ff_v_u64m2_tama __riscv_vlseg3e64ff_v_u64m2_m
#define vlseg4e64ff_v_u64m2_tama __riscv_vlseg4e64ff_v_u64m2_m
#define vlseg2e64ff_v_u64m4_tama __riscv_vlseg2e64ff_v_u64m4_m
// masked functions
#define vlseg2e16_v_f16mf4_tamu __riscv_vlseg2e16_v_f16mf4_mu
#define vlseg3e16_v_f16mf4_tamu __riscv_vlseg3e16_v_f16mf4_mu
#define vlseg4e16_v_f16mf4_tamu __riscv_vlseg4e16_v_f16mf4_mu
#define vlseg5e16_v_f16mf4_tamu __riscv_vlseg5e16_v_f16mf4_mu
#define vlseg6e16_v_f16mf4_tamu __riscv_vlseg6e16_v_f16mf4_mu
#define vlseg7e16_v_f16mf4_tamu __riscv_vlseg7e16_v_f16mf4_mu
#define vlseg8e16_v_f16mf4_tamu __riscv_vlseg8e16_v_f16mf4_mu
#define vlseg2e16_v_f16mf2_tamu __riscv_vlseg2e16_v_f16mf2_mu
#define vlseg3e16_v_f16mf2_tamu __riscv_vlseg3e16_v_f16mf2_mu
#define vlseg4e16_v_f16mf2_tamu __riscv_vlseg4e16_v_f16mf2_mu
#define vlseg5e16_v_f16mf2_tamu __riscv_vlseg5e16_v_f16mf2_mu
#define vlseg6e16_v_f16mf2_tamu __riscv_vlseg6e16_v_f16mf2_mu
#define vlseg7e16_v_f16mf2_tamu __riscv_vlseg7e16_v_f16mf2_mu
#define vlseg8e16_v_f16mf2_tamu __riscv_vlseg8e16_v_f16mf2_mu
#define vlseg2e16_v_f16m1_tamu __riscv_vlseg2e16_v_f16m1_mu
#define vlseg3e16_v_f16m1_tamu __riscv_vlseg3e16_v_f16m1_mu
#define vlseg4e16_v_f16m1_tamu __riscv_vlseg4e16_v_f16m1_mu
#define vlseg5e16_v_f16m1_tamu __riscv_vlseg5e16_v_f16m1_mu
#define vlseg6e16_v_f16m1_tamu __riscv_vlseg6e16_v_f16m1_mu
#define vlseg7e16_v_f16m1_tamu __riscv_vlseg7e16_v_f16m1_mu
#define vlseg8e16_v_f16m1_tamu __riscv_vlseg8e16_v_f16m1_mu
#define vlseg2e16_v_f16m2_tamu __riscv_vlseg2e16_v_f16m2_mu
#define vlseg3e16_v_f16m2_tamu __riscv_vlseg3e16_v_f16m2_mu
#define vlseg4e16_v_f16m2_tamu __riscv_vlseg4e16_v_f16m2_mu
#define vlseg2e16_v_f16m4_tamu __riscv_vlseg2e16_v_f16m4_mu
#define vlseg2e32_v_f32mf2_tamu __riscv_vlseg2e32_v_f32mf2_mu
#define vlseg3e32_v_f32mf2_tamu __riscv_vlseg3e32_v_f32mf2_mu
#define vlseg4e32_v_f32mf2_tamu __riscv_vlseg4e32_v_f32mf2_mu
#define vlseg5e32_v_f32mf2_tamu __riscv_vlseg5e32_v_f32mf2_mu
#define vlseg6e32_v_f32mf2_tamu __riscv_vlseg6e32_v_f32mf2_mu
#define vlseg7e32_v_f32mf2_tamu __riscv_vlseg7e32_v_f32mf2_mu
#define vlseg8e32_v_f32mf2_tamu __riscv_vlseg8e32_v_f32mf2_mu
#define vlseg2e32_v_f32m1_tamu __riscv_vlseg2e32_v_f32m1_mu
#define vlseg3e32_v_f32m1_tamu __riscv_vlseg3e32_v_f32m1_mu
#define vlseg4e32_v_f32m1_tamu __riscv_vlseg4e32_v_f32m1_mu
#define vlseg5e32_v_f32m1_tamu __riscv_vlseg5e32_v_f32m1_mu
#define vlseg6e32_v_f32m1_tamu __riscv_vlseg6e32_v_f32m1_mu
#define vlseg7e32_v_f32m1_tamu __riscv_vlseg7e32_v_f32m1_mu
#define vlseg8e32_v_f32m1_tamu __riscv_vlseg8e32_v_f32m1_mu
#define vlseg2e32_v_f32m2_tamu __riscv_vlseg2e32_v_f32m2_mu
#define vlseg3e32_v_f32m2_tamu __riscv_vlseg3e32_v_f32m2_mu
#define vlseg4e32_v_f32m2_tamu __riscv_vlseg4e32_v_f32m2_mu
#define vlseg2e32_v_f32m4_tamu __riscv_vlseg2e32_v_f32m4_mu
#define vlseg2e64_v_f64m1_tamu __riscv_vlseg2e64_v_f64m1_mu
#define vlseg3e64_v_f64m1_tamu __riscv_vlseg3e64_v_f64m1_mu
#define vlseg4e64_v_f64m1_tamu __riscv_vlseg4e64_v_f64m1_mu
#define vlseg5e64_v_f64m1_tamu __riscv_vlseg5e64_v_f64m1_mu
#define vlseg6e64_v_f64m1_tamu __riscv_vlseg6e64_v_f64m1_mu
#define vlseg7e64_v_f64m1_tamu __riscv_vlseg7e64_v_f64m1_mu
#define vlseg8e64_v_f64m1_tamu __riscv_vlseg8e64_v_f64m1_mu
#define vlseg2e64_v_f64m2_tamu __riscv_vlseg2e64_v_f64m2_mu
#define vlseg3e64_v_f64m2_tamu __riscv_vlseg3e64_v_f64m2_mu
#define vlseg4e64_v_f64m2_tamu __riscv_vlseg4e64_v_f64m2_mu
#define vlseg2e64_v_f64m4_tamu __riscv_vlseg2e64_v_f64m4_mu
#define vlseg2e16ff_v_f16mf4_tamu __riscv_vlseg2e16ff_v_f16mf4_mu
#define vlseg3e16ff_v_f16mf4_tamu __riscv_vlseg3e16ff_v_f16mf4_mu
#define vlseg4e16ff_v_f16mf4_tamu __riscv_vlseg4e16ff_v_f16mf4_mu
#define vlseg5e16ff_v_f16mf4_tamu __riscv_vlseg5e16ff_v_f16mf4_mu
#define vlseg6e16ff_v_f16mf4_tamu __riscv_vlseg6e16ff_v_f16mf4_mu
#define vlseg7e16ff_v_f16mf4_tamu __riscv_vlseg7e16ff_v_f16mf4_mu
#define vlseg8e16ff_v_f16mf4_tamu __riscv_vlseg8e16ff_v_f16mf4_mu
#define vlseg2e16ff_v_f16mf2_tamu __riscv_vlseg2e16ff_v_f16mf2_mu
#define vlseg3e16ff_v_f16mf2_tamu __riscv_vlseg3e16ff_v_f16mf2_mu
#define vlseg4e16ff_v_f16mf2_tamu __riscv_vlseg4e16ff_v_f16mf2_mu
#define vlseg5e16ff_v_f16mf2_tamu __riscv_vlseg5e16ff_v_f16mf2_mu
#define vlseg6e16ff_v_f16mf2_tamu __riscv_vlseg6e16ff_v_f16mf2_mu
#define vlseg7e16ff_v_f16mf2_tamu __riscv_vlseg7e16ff_v_f16mf2_mu
#define vlseg8e16ff_v_f16mf2_tamu __riscv_vlseg8e16ff_v_f16mf2_mu
#define vlseg2e16ff_v_f16m1_tamu __riscv_vlseg2e16ff_v_f16m1_mu
#define vlseg3e16ff_v_f16m1_tamu __riscv_vlseg3e16ff_v_f16m1_mu
#define vlseg4e16ff_v_f16m1_tamu __riscv_vlseg4e16ff_v_f16m1_mu
#define vlseg5e16ff_v_f16m1_tamu __riscv_vlseg5e16ff_v_f16m1_mu
#define vlseg6e16ff_v_f16m1_tamu __riscv_vlseg6e16ff_v_f16m1_mu
#define vlseg7e16ff_v_f16m1_tamu __riscv_vlseg7e16ff_v_f16m1_mu
#define vlseg8e16ff_v_f16m1_tamu __riscv_vlseg8e16ff_v_f16m1_mu
#define vlseg2e16ff_v_f16m2_tamu __riscv_vlseg2e16ff_v_f16m2_mu
#define vlseg3e16ff_v_f16m2_tamu __riscv_vlseg3e16ff_v_f16m2_mu
#define vlseg4e16ff_v_f16m2_tamu __riscv_vlseg4e16ff_v_f16m2_mu
#define vlseg2e16ff_v_f16m4_tamu __riscv_vlseg2e16ff_v_f16m4_mu
#define vlseg2e32ff_v_f32mf2_tamu __riscv_vlseg2e32ff_v_f32mf2_mu
#define vlseg3e32ff_v_f32mf2_tamu __riscv_vlseg3e32ff_v_f32mf2_mu
#define vlseg4e32ff_v_f32mf2_tamu __riscv_vlseg4e32ff_v_f32mf2_mu
#define vlseg5e32ff_v_f32mf2_tamu __riscv_vlseg5e32ff_v_f32mf2_mu
#define vlseg6e32ff_v_f32mf2_tamu __riscv_vlseg6e32ff_v_f32mf2_mu
#define vlseg7e32ff_v_f32mf2_tamu __riscv_vlseg7e32ff_v_f32mf2_mu
#define vlseg8e32ff_v_f32mf2_tamu __riscv_vlseg8e32ff_v_f32mf2_mu
#define vlseg2e32ff_v_f32m1_tamu __riscv_vlseg2e32ff_v_f32m1_mu
#define vlseg3e32ff_v_f32m1_tamu __riscv_vlseg3e32ff_v_f32m1_mu
#define vlseg4e32ff_v_f32m1_tamu __riscv_vlseg4e32ff_v_f32m1_mu
#define vlseg5e32ff_v_f32m1_tamu __riscv_vlseg5e32ff_v_f32m1_mu
#define vlseg6e32ff_v_f32m1_tamu __riscv_vlseg6e32ff_v_f32m1_mu
#define vlseg7e32ff_v_f32m1_tamu __riscv_vlseg7e32ff_v_f32m1_mu
#define vlseg8e32ff_v_f32m1_tamu __riscv_vlseg8e32ff_v_f32m1_mu
#define vlseg2e32ff_v_f32m2_tamu __riscv_vlseg2e32ff_v_f32m2_mu
#define vlseg3e32ff_v_f32m2_tamu __riscv_vlseg3e32ff_v_f32m2_mu
#define vlseg4e32ff_v_f32m2_tamu __riscv_vlseg4e32ff_v_f32m2_mu
#define vlseg2e32ff_v_f32m4_tamu __riscv_vlseg2e32ff_v_f32m4_mu
#define vlseg2e64ff_v_f64m1_tamu __riscv_vlseg2e64ff_v_f64m1_mu
#define vlseg3e64ff_v_f64m1_tamu __riscv_vlseg3e64ff_v_f64m1_mu
#define vlseg4e64ff_v_f64m1_tamu __riscv_vlseg4e64ff_v_f64m1_mu
#define vlseg5e64ff_v_f64m1_tamu __riscv_vlseg5e64ff_v_f64m1_mu
#define vlseg6e64ff_v_f64m1_tamu __riscv_vlseg6e64ff_v_f64m1_mu
#define vlseg7e64ff_v_f64m1_tamu __riscv_vlseg7e64ff_v_f64m1_mu
#define vlseg8e64ff_v_f64m1_tamu __riscv_vlseg8e64ff_v_f64m1_mu
#define vlseg2e64ff_v_f64m2_tamu __riscv_vlseg2e64ff_v_f64m2_mu
#define vlseg3e64ff_v_f64m2_tamu __riscv_vlseg3e64ff_v_f64m2_mu
#define vlseg4e64ff_v_f64m2_tamu __riscv_vlseg4e64ff_v_f64m2_mu
#define vlseg2e64ff_v_f64m4_tamu __riscv_vlseg2e64ff_v_f64m4_mu
#define vlseg2e8_v_i8mf8_tamu __riscv_vlseg2e8_v_i8mf8_mu
#define vlseg3e8_v_i8mf8_tamu __riscv_vlseg3e8_v_i8mf8_mu
#define vlseg4e8_v_i8mf8_tamu __riscv_vlseg4e8_v_i8mf8_mu
#define vlseg5e8_v_i8mf8_tamu __riscv_vlseg5e8_v_i8mf8_mu
#define vlseg6e8_v_i8mf8_tamu __riscv_vlseg6e8_v_i8mf8_mu
#define vlseg7e8_v_i8mf8_tamu __riscv_vlseg7e8_v_i8mf8_mu
#define vlseg8e8_v_i8mf8_tamu __riscv_vlseg8e8_v_i8mf8_mu
#define vlseg2e8_v_i8mf4_tamu __riscv_vlseg2e8_v_i8mf4_mu
#define vlseg3e8_v_i8mf4_tamu __riscv_vlseg3e8_v_i8mf4_mu
#define vlseg4e8_v_i8mf4_tamu __riscv_vlseg4e8_v_i8mf4_mu
#define vlseg5e8_v_i8mf4_tamu __riscv_vlseg5e8_v_i8mf4_mu
#define vlseg6e8_v_i8mf4_tamu __riscv_vlseg6e8_v_i8mf4_mu
#define vlseg7e8_v_i8mf4_tamu __riscv_vlseg7e8_v_i8mf4_mu
#define vlseg8e8_v_i8mf4_tamu __riscv_vlseg8e8_v_i8mf4_mu
#define vlseg2e8_v_i8mf2_tamu __riscv_vlseg2e8_v_i8mf2_mu
#define vlseg3e8_v_i8mf2_tamu __riscv_vlseg3e8_v_i8mf2_mu
#define vlseg4e8_v_i8mf2_tamu __riscv_vlseg4e8_v_i8mf2_mu
#define vlseg5e8_v_i8mf2_tamu __riscv_vlseg5e8_v_i8mf2_mu
#define vlseg6e8_v_i8mf2_tamu __riscv_vlseg6e8_v_i8mf2_mu
#define vlseg7e8_v_i8mf2_tamu __riscv_vlseg7e8_v_i8mf2_mu
#define vlseg8e8_v_i8mf2_tamu __riscv_vlseg8e8_v_i8mf2_mu
#define vlseg2e8_v_i8m1_tamu __riscv_vlseg2e8_v_i8m1_mu
#define vlseg3e8_v_i8m1_tamu __riscv_vlseg3e8_v_i8m1_mu
#define vlseg4e8_v_i8m1_tamu __riscv_vlseg4e8_v_i8m1_mu
#define vlseg5e8_v_i8m1_tamu __riscv_vlseg5e8_v_i8m1_mu
#define vlseg6e8_v_i8m1_tamu __riscv_vlseg6e8_v_i8m1_mu
#define vlseg7e8_v_i8m1_tamu __riscv_vlseg7e8_v_i8m1_mu
#define vlseg8e8_v_i8m1_tamu __riscv_vlseg8e8_v_i8m1_mu
#define vlseg2e8_v_i8m2_tamu __riscv_vlseg2e8_v_i8m2_mu
#define vlseg3e8_v_i8m2_tamu __riscv_vlseg3e8_v_i8m2_mu
#define vlseg4e8_v_i8m2_tamu __riscv_vlseg4e8_v_i8m2_mu
#define vlseg2e8_v_i8m4_tamu __riscv_vlseg2e8_v_i8m4_mu
#define vlseg2e16_v_i16mf4_tamu __riscv_vlseg2e16_v_i16mf4_mu
#define vlseg3e16_v_i16mf4_tamu __riscv_vlseg3e16_v_i16mf4_mu
#define vlseg4e16_v_i16mf4_tamu __riscv_vlseg4e16_v_i16mf4_mu
#define vlseg5e16_v_i16mf4_tamu __riscv_vlseg5e16_v_i16mf4_mu
#define vlseg6e16_v_i16mf4_tamu __riscv_vlseg6e16_v_i16mf4_mu
#define vlseg7e16_v_i16mf4_tamu __riscv_vlseg7e16_v_i16mf4_mu
#define vlseg8e16_v_i16mf4_tamu __riscv_vlseg8e16_v_i16mf4_mu
#define vlseg2e16_v_i16mf2_tamu __riscv_vlseg2e16_v_i16mf2_mu
#define vlseg3e16_v_i16mf2_tamu __riscv_vlseg3e16_v_i16mf2_mu
#define vlseg4e16_v_i16mf2_tamu __riscv_vlseg4e16_v_i16mf2_mu
#define vlseg5e16_v_i16mf2_tamu __riscv_vlseg5e16_v_i16mf2_mu
#define vlseg6e16_v_i16mf2_tamu __riscv_vlseg6e16_v_i16mf2_mu
#define vlseg7e16_v_i16mf2_tamu __riscv_vlseg7e16_v_i16mf2_mu
#define vlseg8e16_v_i16mf2_tamu __riscv_vlseg8e16_v_i16mf2_mu
#define vlseg2e16_v_i16m1_tamu __riscv_vlseg2e16_v_i16m1_mu
#define vlseg3e16_v_i16m1_tamu __riscv_vlseg3e16_v_i16m1_mu
#define vlseg4e16_v_i16m1_tamu __riscv_vlseg4e16_v_i16m1_mu
#define vlseg5e16_v_i16m1_tamu __riscv_vlseg5e16_v_i16m1_mu
#define vlseg6e16_v_i16m1_tamu __riscv_vlseg6e16_v_i16m1_mu
#define vlseg7e16_v_i16m1_tamu __riscv_vlseg7e16_v_i16m1_mu
#define vlseg8e16_v_i16m1_tamu __riscv_vlseg8e16_v_i16m1_mu
#define vlseg2e16_v_i16m2_tamu __riscv_vlseg2e16_v_i16m2_mu
#define vlseg3e16_v_i16m2_tamu __riscv_vlseg3e16_v_i16m2_mu
#define vlseg4e16_v_i16m2_tamu __riscv_vlseg4e16_v_i16m2_mu
#define vlseg2e16_v_i16m4_tamu __riscv_vlseg2e16_v_i16m4_mu
#define vlseg2e32_v_i32mf2_tamu __riscv_vlseg2e32_v_i32mf2_mu
#define vlseg3e32_v_i32mf2_tamu __riscv_vlseg3e32_v_i32mf2_mu
#define vlseg4e32_v_i32mf2_tamu __riscv_vlseg4e32_v_i32mf2_mu
#define vlseg5e32_v_i32mf2_tamu __riscv_vlseg5e32_v_i32mf2_mu
#define vlseg6e32_v_i32mf2_tamu __riscv_vlseg6e32_v_i32mf2_mu
#define vlseg7e32_v_i32mf2_tamu __riscv_vlseg7e32_v_i32mf2_mu
#define vlseg8e32_v_i32mf2_tamu __riscv_vlseg8e32_v_i32mf2_mu
#define vlseg2e32_v_i32m1_tamu __riscv_vlseg2e32_v_i32m1_mu
#define vlseg3e32_v_i32m1_tamu __riscv_vlseg3e32_v_i32m1_mu
#define vlseg4e32_v_i32m1_tamu __riscv_vlseg4e32_v_i32m1_mu
#define vlseg5e32_v_i32m1_tamu __riscv_vlseg5e32_v_i32m1_mu
#define vlseg6e32_v_i32m1_tamu __riscv_vlseg6e32_v_i32m1_mu
#define vlseg7e32_v_i32m1_tamu __riscv_vlseg7e32_v_i32m1_mu
#define vlseg8e32_v_i32m1_tamu __riscv_vlseg8e32_v_i32m1_mu
#define vlseg2e32_v_i32m2_tamu __riscv_vlseg2e32_v_i32m2_mu
#define vlseg3e32_v_i32m2_tamu __riscv_vlseg3e32_v_i32m2_mu
#define vlseg4e32_v_i32m2_tamu __riscv_vlseg4e32_v_i32m2_mu
#define vlseg2e32_v_i32m4_tamu __riscv_vlseg2e32_v_i32m4_mu
#define vlseg2e64_v_i64m1_tamu __riscv_vlseg2e64_v_i64m1_mu
#define vlseg3e64_v_i64m1_tamu __riscv_vlseg3e64_v_i64m1_mu
#define vlseg4e64_v_i64m1_tamu __riscv_vlseg4e64_v_i64m1_mu
#define vlseg5e64_v_i64m1_tamu __riscv_vlseg5e64_v_i64m1_mu
#define vlseg6e64_v_i64m1_tamu __riscv_vlseg6e64_v_i64m1_mu
#define vlseg7e64_v_i64m1_tamu __riscv_vlseg7e64_v_i64m1_mu
#define vlseg8e64_v_i64m1_tamu __riscv_vlseg8e64_v_i64m1_mu
#define vlseg2e64_v_i64m2_tamu __riscv_vlseg2e64_v_i64m2_mu
#define vlseg3e64_v_i64m2_tamu __riscv_vlseg3e64_v_i64m2_mu
#define vlseg4e64_v_i64m2_tamu __riscv_vlseg4e64_v_i64m2_mu
#define vlseg2e64_v_i64m4_tamu __riscv_vlseg2e64_v_i64m4_mu
#define vlseg2e8ff_v_i8mf8_tamu __riscv_vlseg2e8ff_v_i8mf8_mu
#define vlseg3e8ff_v_i8mf8_tamu __riscv_vlseg3e8ff_v_i8mf8_mu
#define vlseg4e8ff_v_i8mf8_tamu __riscv_vlseg4e8ff_v_i8mf8_mu
#define vlseg5e8ff_v_i8mf8_tamu __riscv_vlseg5e8ff_v_i8mf8_mu
#define vlseg6e8ff_v_i8mf8_tamu __riscv_vlseg6e8ff_v_i8mf8_mu
#define vlseg7e8ff_v_i8mf8_tamu __riscv_vlseg7e8ff_v_i8mf8_mu
#define vlseg8e8ff_v_i8mf8_tamu __riscv_vlseg8e8ff_v_i8mf8_mu
#define vlseg2e8ff_v_i8mf4_tamu __riscv_vlseg2e8ff_v_i8mf4_mu
#define vlseg3e8ff_v_i8mf4_tamu __riscv_vlseg3e8ff_v_i8mf4_mu
#define vlseg4e8ff_v_i8mf4_tamu __riscv_vlseg4e8ff_v_i8mf4_mu
#define vlseg5e8ff_v_i8mf4_tamu __riscv_vlseg5e8ff_v_i8mf4_mu
#define vlseg6e8ff_v_i8mf4_tamu __riscv_vlseg6e8ff_v_i8mf4_mu
#define vlseg7e8ff_v_i8mf4_tamu __riscv_vlseg7e8ff_v_i8mf4_mu
#define vlseg8e8ff_v_i8mf4_tamu __riscv_vlseg8e8ff_v_i8mf4_mu
#define vlseg2e8ff_v_i8mf2_tamu __riscv_vlseg2e8ff_v_i8mf2_mu
#define vlseg3e8ff_v_i8mf2_tamu __riscv_vlseg3e8ff_v_i8mf2_mu
#define vlseg4e8ff_v_i8mf2_tamu __riscv_vlseg4e8ff_v_i8mf2_mu
#define vlseg5e8ff_v_i8mf2_tamu __riscv_vlseg5e8ff_v_i8mf2_mu
#define vlseg6e8ff_v_i8mf2_tamu __riscv_vlseg6e8ff_v_i8mf2_mu
#define vlseg7e8ff_v_i8mf2_tamu __riscv_vlseg7e8ff_v_i8mf2_mu
#define vlseg8e8ff_v_i8mf2_tamu __riscv_vlseg8e8ff_v_i8mf2_mu
#define vlseg2e8ff_v_i8m1_tamu __riscv_vlseg2e8ff_v_i8m1_mu
#define vlseg3e8ff_v_i8m1_tamu __riscv_vlseg3e8ff_v_i8m1_mu
#define vlseg4e8ff_v_i8m1_tamu __riscv_vlseg4e8ff_v_i8m1_mu
#define vlseg5e8ff_v_i8m1_tamu __riscv_vlseg5e8ff_v_i8m1_mu
#define vlseg6e8ff_v_i8m1_tamu __riscv_vlseg6e8ff_v_i8m1_mu
#define vlseg7e8ff_v_i8m1_tamu __riscv_vlseg7e8ff_v_i8m1_mu
#define vlseg8e8ff_v_i8m1_tamu __riscv_vlseg8e8ff_v_i8m1_mu
#define vlseg2e8ff_v_i8m2_tamu __riscv_vlseg2e8ff_v_i8m2_mu
#define vlseg3e8ff_v_i8m2_tamu __riscv_vlseg3e8ff_v_i8m2_mu
#define vlseg4e8ff_v_i8m2_tamu __riscv_vlseg4e8ff_v_i8m2_mu
#define vlseg2e8ff_v_i8m4_tamu __riscv_vlseg2e8ff_v_i8m4_mu
#define vlseg2e16ff_v_i16mf4_tamu __riscv_vlseg2e16ff_v_i16mf4_mu
#define vlseg3e16ff_v_i16mf4_tamu __riscv_vlseg3e16ff_v_i16mf4_mu
#define vlseg4e16ff_v_i16mf4_tamu __riscv_vlseg4e16ff_v_i16mf4_mu
#define vlseg5e16ff_v_i16mf4_tamu __riscv_vlseg5e16ff_v_i16mf4_mu
#define vlseg6e16ff_v_i16mf4_tamu __riscv_vlseg6e16ff_v_i16mf4_mu
#define vlseg7e16ff_v_i16mf4_tamu __riscv_vlseg7e16ff_v_i16mf4_mu
#define vlseg8e16ff_v_i16mf4_tamu __riscv_vlseg8e16ff_v_i16mf4_mu
#define vlseg2e16ff_v_i16mf2_tamu __riscv_vlseg2e16ff_v_i16mf2_mu
#define vlseg3e16ff_v_i16mf2_tamu __riscv_vlseg3e16ff_v_i16mf2_mu
#define vlseg4e16ff_v_i16mf2_tamu __riscv_vlseg4e16ff_v_i16mf2_mu
#define vlseg5e16ff_v_i16mf2_tamu __riscv_vlseg5e16ff_v_i16mf2_mu
#define vlseg6e16ff_v_i16mf2_tamu __riscv_vlseg6e16ff_v_i16mf2_mu
#define vlseg7e16ff_v_i16mf2_tamu __riscv_vlseg7e16ff_v_i16mf2_mu
#define vlseg8e16ff_v_i16mf2_tamu __riscv_vlseg8e16ff_v_i16mf2_mu
#define vlseg2e16ff_v_i16m1_tamu __riscv_vlseg2e16ff_v_i16m1_mu
#define vlseg3e16ff_v_i16m1_tamu __riscv_vlseg3e16ff_v_i16m1_mu
#define vlseg4e16ff_v_i16m1_tamu __riscv_vlseg4e16ff_v_i16m1_mu
#define vlseg5e16ff_v_i16m1_tamu __riscv_vlseg5e16ff_v_i16m1_mu
#define vlseg6e16ff_v_i16m1_tamu __riscv_vlseg6e16ff_v_i16m1_mu
#define vlseg7e16ff_v_i16m1_tamu __riscv_vlseg7e16ff_v_i16m1_mu
#define vlseg8e16ff_v_i16m1_tamu __riscv_vlseg8e16ff_v_i16m1_mu
#define vlseg2e16ff_v_i16m2_tamu __riscv_vlseg2e16ff_v_i16m2_mu
#define vlseg3e16ff_v_i16m2_tamu __riscv_vlseg3e16ff_v_i16m2_mu
#define vlseg4e16ff_v_i16m2_tamu __riscv_vlseg4e16ff_v_i16m2_mu
#define vlseg2e16ff_v_i16m4_tamu __riscv_vlseg2e16ff_v_i16m4_mu
#define vlseg2e32ff_v_i32mf2_tamu __riscv_vlseg2e32ff_v_i32mf2_mu
#define vlseg3e32ff_v_i32mf2_tamu __riscv_vlseg3e32ff_v_i32mf2_mu
#define vlseg4e32ff_v_i32mf2_tamu __riscv_vlseg4e32ff_v_i32mf2_mu
#define vlseg5e32ff_v_i32mf2_tamu __riscv_vlseg5e32ff_v_i32mf2_mu
#define vlseg6e32ff_v_i32mf2_tamu __riscv_vlseg6e32ff_v_i32mf2_mu
#define vlseg7e32ff_v_i32mf2_tamu __riscv_vlseg7e32ff_v_i32mf2_mu
#define vlseg8e32ff_v_i32mf2_tamu __riscv_vlseg8e32ff_v_i32mf2_mu
#define vlseg2e32ff_v_i32m1_tamu __riscv_vlseg2e32ff_v_i32m1_mu
#define vlseg3e32ff_v_i32m1_tamu __riscv_vlseg3e32ff_v_i32m1_mu
#define vlseg4e32ff_v_i32m1_tamu __riscv_vlseg4e32ff_v_i32m1_mu
#define vlseg5e32ff_v_i32m1_tamu __riscv_vlseg5e32ff_v_i32m1_mu
#define vlseg6e32ff_v_i32m1_tamu __riscv_vlseg6e32ff_v_i32m1_mu
#define vlseg7e32ff_v_i32m1_tamu __riscv_vlseg7e32ff_v_i32m1_mu
#define vlseg8e32ff_v_i32m1_tamu __riscv_vlseg8e32ff_v_i32m1_mu
#define vlseg2e32ff_v_i32m2_tamu __riscv_vlseg2e32ff_v_i32m2_mu
#define vlseg3e32ff_v_i32m2_tamu __riscv_vlseg3e32ff_v_i32m2_mu
#define vlseg4e32ff_v_i32m2_tamu __riscv_vlseg4e32ff_v_i32m2_mu
#define vlseg2e32ff_v_i32m4_tamu __riscv_vlseg2e32ff_v_i32m4_mu
#define vlseg2e64ff_v_i64m1_tamu __riscv_vlseg2e64ff_v_i64m1_mu
#define vlseg3e64ff_v_i64m1_tamu __riscv_vlseg3e64ff_v_i64m1_mu
#define vlseg4e64ff_v_i64m1_tamu __riscv_vlseg4e64ff_v_i64m1_mu
#define vlseg5e64ff_v_i64m1_tamu __riscv_vlseg5e64ff_v_i64m1_mu
#define vlseg6e64ff_v_i64m1_tamu __riscv_vlseg6e64ff_v_i64m1_mu
#define vlseg7e64ff_v_i64m1_tamu __riscv_vlseg7e64ff_v_i64m1_mu
#define vlseg8e64ff_v_i64m1_tamu __riscv_vlseg8e64ff_v_i64m1_mu
#define vlseg2e64ff_v_i64m2_tamu __riscv_vlseg2e64ff_v_i64m2_mu
#define vlseg3e64ff_v_i64m2_tamu __riscv_vlseg3e64ff_v_i64m2_mu
#define vlseg4e64ff_v_i64m2_tamu __riscv_vlseg4e64ff_v_i64m2_mu
#define vlseg2e64ff_v_i64m4_tamu __riscv_vlseg2e64ff_v_i64m4_mu
#define vlseg2e8_v_u8mf8_tamu __riscv_vlseg2e8_v_u8mf8_mu
#define vlseg3e8_v_u8mf8_tamu __riscv_vlseg3e8_v_u8mf8_mu
#define vlseg4e8_v_u8mf8_tamu __riscv_vlseg4e8_v_u8mf8_mu
#define vlseg5e8_v_u8mf8_tamu __riscv_vlseg5e8_v_u8mf8_mu
#define vlseg6e8_v_u8mf8_tamu __riscv_vlseg6e8_v_u8mf8_mu
#define vlseg7e8_v_u8mf8_tamu __riscv_vlseg7e8_v_u8mf8_mu
#define vlseg8e8_v_u8mf8_tamu __riscv_vlseg8e8_v_u8mf8_mu
#define vlseg2e8_v_u8mf4_tamu __riscv_vlseg2e8_v_u8mf4_mu
#define vlseg3e8_v_u8mf4_tamu __riscv_vlseg3e8_v_u8mf4_mu
#define vlseg4e8_v_u8mf4_tamu __riscv_vlseg4e8_v_u8mf4_mu
#define vlseg5e8_v_u8mf4_tamu __riscv_vlseg5e8_v_u8mf4_mu
#define vlseg6e8_v_u8mf4_tamu __riscv_vlseg6e8_v_u8mf4_mu
#define vlseg7e8_v_u8mf4_tamu __riscv_vlseg7e8_v_u8mf4_mu
#define vlseg8e8_v_u8mf4_tamu __riscv_vlseg8e8_v_u8mf4_mu
#define vlseg2e8_v_u8mf2_tamu __riscv_vlseg2e8_v_u8mf2_mu
#define vlseg3e8_v_u8mf2_tamu __riscv_vlseg3e8_v_u8mf2_mu
#define vlseg4e8_v_u8mf2_tamu __riscv_vlseg4e8_v_u8mf2_mu
#define vlseg5e8_v_u8mf2_tamu __riscv_vlseg5e8_v_u8mf2_mu
#define vlseg6e8_v_u8mf2_tamu __riscv_vlseg6e8_v_u8mf2_mu
#define vlseg7e8_v_u8mf2_tamu __riscv_vlseg7e8_v_u8mf2_mu
#define vlseg8e8_v_u8mf2_tamu __riscv_vlseg8e8_v_u8mf2_mu
#define vlseg2e8_v_u8m1_tamu __riscv_vlseg2e8_v_u8m1_mu
#define vlseg3e8_v_u8m1_tamu __riscv_vlseg3e8_v_u8m1_mu
#define vlseg4e8_v_u8m1_tamu __riscv_vlseg4e8_v_u8m1_mu
#define vlseg5e8_v_u8m1_tamu __riscv_vlseg5e8_v_u8m1_mu
#define vlseg6e8_v_u8m1_tamu __riscv_vlseg6e8_v_u8m1_mu
#define vlseg7e8_v_u8m1_tamu __riscv_vlseg7e8_v_u8m1_mu
#define vlseg8e8_v_u8m1_tamu __riscv_vlseg8e8_v_u8m1_mu
#define vlseg2e8_v_u8m2_tamu __riscv_vlseg2e8_v_u8m2_mu
#define vlseg3e8_v_u8m2_tamu __riscv_vlseg3e8_v_u8m2_mu
#define vlseg4e8_v_u8m2_tamu __riscv_vlseg4e8_v_u8m2_mu
#define vlseg2e8_v_u8m4_tamu __riscv_vlseg2e8_v_u8m4_mu
#define vlseg2e16_v_u16mf4_tamu __riscv_vlseg2e16_v_u16mf4_mu
#define vlseg3e16_v_u16mf4_tamu __riscv_vlseg3e16_v_u16mf4_mu
#define vlseg4e16_v_u16mf4_tamu __riscv_vlseg4e16_v_u16mf4_mu
#define vlseg5e16_v_u16mf4_tamu __riscv_vlseg5e16_v_u16mf4_mu
#define vlseg6e16_v_u16mf4_tamu __riscv_vlseg6e16_v_u16mf4_mu
#define vlseg7e16_v_u16mf4_tamu __riscv_vlseg7e16_v_u16mf4_mu
#define vlseg8e16_v_u16mf4_tamu __riscv_vlseg8e16_v_u16mf4_mu
#define vlseg2e16_v_u16mf2_tamu __riscv_vlseg2e16_v_u16mf2_mu
#define vlseg3e16_v_u16mf2_tamu __riscv_vlseg3e16_v_u16mf2_mu
#define vlseg4e16_v_u16mf2_tamu __riscv_vlseg4e16_v_u16mf2_mu
#define vlseg5e16_v_u16mf2_tamu __riscv_vlseg5e16_v_u16mf2_mu
#define vlseg6e16_v_u16mf2_tamu __riscv_vlseg6e16_v_u16mf2_mu
#define vlseg7e16_v_u16mf2_tamu __riscv_vlseg7e16_v_u16mf2_mu
#define vlseg8e16_v_u16mf2_tamu __riscv_vlseg8e16_v_u16mf2_mu
#define vlseg2e16_v_u16m1_tamu __riscv_vlseg2e16_v_u16m1_mu
#define vlseg3e16_v_u16m1_tamu __riscv_vlseg3e16_v_u16m1_mu
#define vlseg4e16_v_u16m1_tamu __riscv_vlseg4e16_v_u16m1_mu
#define vlseg5e16_v_u16m1_tamu __riscv_vlseg5e16_v_u16m1_mu
#define vlseg6e16_v_u16m1_tamu __riscv_vlseg6e16_v_u16m1_mu
#define vlseg7e16_v_u16m1_tamu __riscv_vlseg7e16_v_u16m1_mu
#define vlseg8e16_v_u16m1_tamu __riscv_vlseg8e16_v_u16m1_mu
#define vlseg2e16_v_u16m2_tamu __riscv_vlseg2e16_v_u16m2_mu
#define vlseg3e16_v_u16m2_tamu __riscv_vlseg3e16_v_u16m2_mu
#define vlseg4e16_v_u16m2_tamu __riscv_vlseg4e16_v_u16m2_mu
#define vlseg2e16_v_u16m4_tamu __riscv_vlseg2e16_v_u16m4_mu
#define vlseg2e32_v_u32mf2_tamu __riscv_vlseg2e32_v_u32mf2_mu
#define vlseg3e32_v_u32mf2_tamu __riscv_vlseg3e32_v_u32mf2_mu
#define vlseg4e32_v_u32mf2_tamu __riscv_vlseg4e32_v_u32mf2_mu
#define vlseg5e32_v_u32mf2_tamu __riscv_vlseg5e32_v_u32mf2_mu
#define vlseg6e32_v_u32mf2_tamu __riscv_vlseg6e32_v_u32mf2_mu
#define vlseg7e32_v_u32mf2_tamu __riscv_vlseg7e32_v_u32mf2_mu
#define vlseg8e32_v_u32mf2_tamu __riscv_vlseg8e32_v_u32mf2_mu
#define vlseg2e32_v_u32m1_tamu __riscv_vlseg2e32_v_u32m1_mu
#define vlseg3e32_v_u32m1_tamu __riscv_vlseg3e32_v_u32m1_mu
#define vlseg4e32_v_u32m1_tamu __riscv_vlseg4e32_v_u32m1_mu
#define vlseg5e32_v_u32m1_tamu __riscv_vlseg5e32_v_u32m1_mu
#define vlseg6e32_v_u32m1_tamu __riscv_vlseg6e32_v_u32m1_mu
#define vlseg7e32_v_u32m1_tamu __riscv_vlseg7e32_v_u32m1_mu
#define vlseg8e32_v_u32m1_tamu __riscv_vlseg8e32_v_u32m1_mu
#define vlseg2e32_v_u32m2_tamu __riscv_vlseg2e32_v_u32m2_mu
#define vlseg3e32_v_u32m2_tamu __riscv_vlseg3e32_v_u32m2_mu
#define vlseg4e32_v_u32m2_tamu __riscv_vlseg4e32_v_u32m2_mu
#define vlseg2e32_v_u32m4_tamu __riscv_vlseg2e32_v_u32m4_mu
#define vlseg2e64_v_u64m1_tamu __riscv_vlseg2e64_v_u64m1_mu
#define vlseg3e64_v_u64m1_tamu __riscv_vlseg3e64_v_u64m1_mu
#define vlseg4e64_v_u64m1_tamu __riscv_vlseg4e64_v_u64m1_mu
#define vlseg5e64_v_u64m1_tamu __riscv_vlseg5e64_v_u64m1_mu
#define vlseg6e64_v_u64m1_tamu __riscv_vlseg6e64_v_u64m1_mu
#define vlseg7e64_v_u64m1_tamu __riscv_vlseg7e64_v_u64m1_mu
#define vlseg8e64_v_u64m1_tamu __riscv_vlseg8e64_v_u64m1_mu
#define vlseg2e64_v_u64m2_tamu __riscv_vlseg2e64_v_u64m2_mu
#define vlseg3e64_v_u64m2_tamu __riscv_vlseg3e64_v_u64m2_mu
#define vlseg4e64_v_u64m2_tamu __riscv_vlseg4e64_v_u64m2_mu
#define vlseg2e64_v_u64m4_tamu __riscv_vlseg2e64_v_u64m4_mu
#define vlseg2e8ff_v_u8mf8_tamu __riscv_vlseg2e8ff_v_u8mf8_mu
#define vlseg3e8ff_v_u8mf8_tamu __riscv_vlseg3e8ff_v_u8mf8_mu
#define vlseg4e8ff_v_u8mf8_tamu __riscv_vlseg4e8ff_v_u8mf8_mu
#define vlseg5e8ff_v_u8mf8_tamu __riscv_vlseg5e8ff_v_u8mf8_mu
#define vlseg6e8ff_v_u8mf8_tamu __riscv_vlseg6e8ff_v_u8mf8_mu
#define vlseg7e8ff_v_u8mf8_tamu __riscv_vlseg7e8ff_v_u8mf8_mu
#define vlseg8e8ff_v_u8mf8_tamu __riscv_vlseg8e8ff_v_u8mf8_mu
#define vlseg2e8ff_v_u8mf4_tamu __riscv_vlseg2e8ff_v_u8mf4_mu
#define vlseg3e8ff_v_u8mf4_tamu __riscv_vlseg3e8ff_v_u8mf4_mu
#define vlseg4e8ff_v_u8mf4_tamu __riscv_vlseg4e8ff_v_u8mf4_mu
#define vlseg5e8ff_v_u8mf4_tamu __riscv_vlseg5e8ff_v_u8mf4_mu
#define vlseg6e8ff_v_u8mf4_tamu __riscv_vlseg6e8ff_v_u8mf4_mu
#define vlseg7e8ff_v_u8mf4_tamu __riscv_vlseg7e8ff_v_u8mf4_mu
#define vlseg8e8ff_v_u8mf4_tamu __riscv_vlseg8e8ff_v_u8mf4_mu
#define vlseg2e8ff_v_u8mf2_tamu __riscv_vlseg2e8ff_v_u8mf2_mu
#define vlseg3e8ff_v_u8mf2_tamu __riscv_vlseg3e8ff_v_u8mf2_mu
#define vlseg4e8ff_v_u8mf2_tamu __riscv_vlseg4e8ff_v_u8mf2_mu
#define vlseg5e8ff_v_u8mf2_tamu __riscv_vlseg5e8ff_v_u8mf2_mu
#define vlseg6e8ff_v_u8mf2_tamu __riscv_vlseg6e8ff_v_u8mf2_mu
#define vlseg7e8ff_v_u8mf2_tamu __riscv_vlseg7e8ff_v_u8mf2_mu
#define vlseg8e8ff_v_u8mf2_tamu __riscv_vlseg8e8ff_v_u8mf2_mu
#define vlseg2e8ff_v_u8m1_tamu __riscv_vlseg2e8ff_v_u8m1_mu
#define vlseg3e8ff_v_u8m1_tamu __riscv_vlseg3e8ff_v_u8m1_mu
#define vlseg4e8ff_v_u8m1_tamu __riscv_vlseg4e8ff_v_u8m1_mu
#define vlseg5e8ff_v_u8m1_tamu __riscv_vlseg5e8ff_v_u8m1_mu
#define vlseg6e8ff_v_u8m1_tamu __riscv_vlseg6e8ff_v_u8m1_mu
#define vlseg7e8ff_v_u8m1_tamu __riscv_vlseg7e8ff_v_u8m1_mu
#define vlseg8e8ff_v_u8m1_tamu __riscv_vlseg8e8ff_v_u8m1_mu
#define vlseg2e8ff_v_u8m2_tamu __riscv_vlseg2e8ff_v_u8m2_mu
#define vlseg3e8ff_v_u8m2_tamu __riscv_vlseg3e8ff_v_u8m2_mu
#define vlseg4e8ff_v_u8m2_tamu __riscv_vlseg4e8ff_v_u8m2_mu
#define vlseg2e8ff_v_u8m4_tamu __riscv_vlseg2e8ff_v_u8m4_mu
#define vlseg2e16ff_v_u16mf4_tamu __riscv_vlseg2e16ff_v_u16mf4_mu
#define vlseg3e16ff_v_u16mf4_tamu __riscv_vlseg3e16ff_v_u16mf4_mu
#define vlseg4e16ff_v_u16mf4_tamu __riscv_vlseg4e16ff_v_u16mf4_mu
#define vlseg5e16ff_v_u16mf4_tamu __riscv_vlseg5e16ff_v_u16mf4_mu
#define vlseg6e16ff_v_u16mf4_tamu __riscv_vlseg6e16ff_v_u16mf4_mu
#define vlseg7e16ff_v_u16mf4_tamu __riscv_vlseg7e16ff_v_u16mf4_mu
#define vlseg8e16ff_v_u16mf4_tamu __riscv_vlseg8e16ff_v_u16mf4_mu
#define vlseg2e16ff_v_u16mf2_tamu __riscv_vlseg2e16ff_v_u16mf2_mu
#define vlseg3e16ff_v_u16mf2_tamu __riscv_vlseg3e16ff_v_u16mf2_mu
#define vlseg4e16ff_v_u16mf2_tamu __riscv_vlseg4e16ff_v_u16mf2_mu
#define vlseg5e16ff_v_u16mf2_tamu __riscv_vlseg5e16ff_v_u16mf2_mu
#define vlseg6e16ff_v_u16mf2_tamu __riscv_vlseg6e16ff_v_u16mf2_mu
#define vlseg7e16ff_v_u16mf2_tamu __riscv_vlseg7e16ff_v_u16mf2_mu
#define vlseg8e16ff_v_u16mf2_tamu __riscv_vlseg8e16ff_v_u16mf2_mu
#define vlseg2e16ff_v_u16m1_tamu __riscv_vlseg2e16ff_v_u16m1_mu
#define vlseg3e16ff_v_u16m1_tamu __riscv_vlseg3e16ff_v_u16m1_mu
#define vlseg4e16ff_v_u16m1_tamu __riscv_vlseg4e16ff_v_u16m1_mu
#define vlseg5e16ff_v_u16m1_tamu __riscv_vlseg5e16ff_v_u16m1_mu
#define vlseg6e16ff_v_u16m1_tamu __riscv_vlseg6e16ff_v_u16m1_mu
#define vlseg7e16ff_v_u16m1_tamu __riscv_vlseg7e16ff_v_u16m1_mu
#define vlseg8e16ff_v_u16m1_tamu __riscv_vlseg8e16ff_v_u16m1_mu
#define vlseg2e16ff_v_u16m2_tamu __riscv_vlseg2e16ff_v_u16m2_mu
#define vlseg3e16ff_v_u16m2_tamu __riscv_vlseg3e16ff_v_u16m2_mu
#define vlseg4e16ff_v_u16m2_tamu __riscv_vlseg4e16ff_v_u16m2_mu
#define vlseg2e16ff_v_u16m4_tamu __riscv_vlseg2e16ff_v_u16m4_mu
#define vlseg2e32ff_v_u32mf2_tamu __riscv_vlseg2e32ff_v_u32mf2_mu
#define vlseg3e32ff_v_u32mf2_tamu __riscv_vlseg3e32ff_v_u32mf2_mu
#define vlseg4e32ff_v_u32mf2_tamu __riscv_vlseg4e32ff_v_u32mf2_mu
#define vlseg5e32ff_v_u32mf2_tamu __riscv_vlseg5e32ff_v_u32mf2_mu
#define vlseg6e32ff_v_u32mf2_tamu __riscv_vlseg6e32ff_v_u32mf2_mu
#define vlseg7e32ff_v_u32mf2_tamu __riscv_vlseg7e32ff_v_u32mf2_mu
#define vlseg8e32ff_v_u32mf2_tamu __riscv_vlseg8e32ff_v_u32mf2_mu
#define vlseg2e32ff_v_u32m1_tamu __riscv_vlseg2e32ff_v_u32m1_mu
#define vlseg3e32ff_v_u32m1_tamu __riscv_vlseg3e32ff_v_u32m1_mu
#define vlseg4e32ff_v_u32m1_tamu __riscv_vlseg4e32ff_v_u32m1_mu
#define vlseg5e32ff_v_u32m1_tamu __riscv_vlseg5e32ff_v_u32m1_mu
#define vlseg6e32ff_v_u32m1_tamu __riscv_vlseg6e32ff_v_u32m1_mu
#define vlseg7e32ff_v_u32m1_tamu __riscv_vlseg7e32ff_v_u32m1_mu
#define vlseg8e32ff_v_u32m1_tamu __riscv_vlseg8e32ff_v_u32m1_mu
#define vlseg2e32ff_v_u32m2_tamu __riscv_vlseg2e32ff_v_u32m2_mu
#define vlseg3e32ff_v_u32m2_tamu __riscv_vlseg3e32ff_v_u32m2_mu
#define vlseg4e32ff_v_u32m2_tamu __riscv_vlseg4e32ff_v_u32m2_mu
#define vlseg2e32ff_v_u32m4_tamu __riscv_vlseg2e32ff_v_u32m4_mu
#define vlseg2e64ff_v_u64m1_tamu __riscv_vlseg2e64ff_v_u64m1_mu
#define vlseg3e64ff_v_u64m1_tamu __riscv_vlseg3e64ff_v_u64m1_mu
#define vlseg4e64ff_v_u64m1_tamu __riscv_vlseg4e64ff_v_u64m1_mu
#define vlseg5e64ff_v_u64m1_tamu __riscv_vlseg5e64ff_v_u64m1_mu
#define vlseg6e64ff_v_u64m1_tamu __riscv_vlseg6e64ff_v_u64m1_mu
#define vlseg7e64ff_v_u64m1_tamu __riscv_vlseg7e64ff_v_u64m1_mu
#define vlseg8e64ff_v_u64m1_tamu __riscv_vlseg8e64ff_v_u64m1_mu
#define vlseg2e64ff_v_u64m2_tamu __riscv_vlseg2e64ff_v_u64m2_mu
#define vlseg3e64ff_v_u64m2_tamu __riscv_vlseg3e64ff_v_u64m2_mu
#define vlseg4e64ff_v_u64m2_tamu __riscv_vlseg4e64ff_v_u64m2_mu
#define vlseg2e64ff_v_u64m4_tamu __riscv_vlseg2e64ff_v_u64m4_mu
#define vlsseg2e16_v_f16mf4_tu __riscv_vlsseg2e16_v_f16mf4_tu
#define vlsseg3e16_v_f16mf4_tu __riscv_vlsseg3e16_v_f16mf4_tu
#define vlsseg4e16_v_f16mf4_tu __riscv_vlsseg4e16_v_f16mf4_tu
#define vlsseg5e16_v_f16mf4_tu __riscv_vlsseg5e16_v_f16mf4_tu
#define vlsseg6e16_v_f16mf4_tu __riscv_vlsseg6e16_v_f16mf4_tu
#define vlsseg7e16_v_f16mf4_tu __riscv_vlsseg7e16_v_f16mf4_tu
#define vlsseg8e16_v_f16mf4_tu __riscv_vlsseg8e16_v_f16mf4_tu
#define vlsseg2e16_v_f16mf2_tu __riscv_vlsseg2e16_v_f16mf2_tu
#define vlsseg3e16_v_f16mf2_tu __riscv_vlsseg3e16_v_f16mf2_tu
#define vlsseg4e16_v_f16mf2_tu __riscv_vlsseg4e16_v_f16mf2_tu
#define vlsseg5e16_v_f16mf2_tu __riscv_vlsseg5e16_v_f16mf2_tu
#define vlsseg6e16_v_f16mf2_tu __riscv_vlsseg6e16_v_f16mf2_tu
#define vlsseg7e16_v_f16mf2_tu __riscv_vlsseg7e16_v_f16mf2_tu
#define vlsseg8e16_v_f16mf2_tu __riscv_vlsseg8e16_v_f16mf2_tu
#define vlsseg2e16_v_f16m1_tu __riscv_vlsseg2e16_v_f16m1_tu
#define vlsseg3e16_v_f16m1_tu __riscv_vlsseg3e16_v_f16m1_tu
#define vlsseg4e16_v_f16m1_tu __riscv_vlsseg4e16_v_f16m1_tu
#define vlsseg5e16_v_f16m1_tu __riscv_vlsseg5e16_v_f16m1_tu
#define vlsseg6e16_v_f16m1_tu __riscv_vlsseg6e16_v_f16m1_tu
#define vlsseg7e16_v_f16m1_tu __riscv_vlsseg7e16_v_f16m1_tu
#define vlsseg8e16_v_f16m1_tu __riscv_vlsseg8e16_v_f16m1_tu
#define vlsseg2e16_v_f16m2_tu __riscv_vlsseg2e16_v_f16m2_tu
#define vlsseg3e16_v_f16m2_tu __riscv_vlsseg3e16_v_f16m2_tu
#define vlsseg4e16_v_f16m2_tu __riscv_vlsseg4e16_v_f16m2_tu
#define vlsseg2e16_v_f16m4_tu __riscv_vlsseg2e16_v_f16m4_tu
#define vlsseg2e32_v_f32mf2_tu __riscv_vlsseg2e32_v_f32mf2_tu
#define vlsseg3e32_v_f32mf2_tu __riscv_vlsseg3e32_v_f32mf2_tu
#define vlsseg4e32_v_f32mf2_tu __riscv_vlsseg4e32_v_f32mf2_tu
#define vlsseg5e32_v_f32mf2_tu __riscv_vlsseg5e32_v_f32mf2_tu
#define vlsseg6e32_v_f32mf2_tu __riscv_vlsseg6e32_v_f32mf2_tu
#define vlsseg7e32_v_f32mf2_tu __riscv_vlsseg7e32_v_f32mf2_tu
#define vlsseg8e32_v_f32mf2_tu __riscv_vlsseg8e32_v_f32mf2_tu
#define vlsseg2e32_v_f32m1_tu __riscv_vlsseg2e32_v_f32m1_tu
#define vlsseg3e32_v_f32m1_tu __riscv_vlsseg3e32_v_f32m1_tu
#define vlsseg4e32_v_f32m1_tu __riscv_vlsseg4e32_v_f32m1_tu
#define vlsseg5e32_v_f32m1_tu __riscv_vlsseg5e32_v_f32m1_tu
#define vlsseg6e32_v_f32m1_tu __riscv_vlsseg6e32_v_f32m1_tu
#define vlsseg7e32_v_f32m1_tu __riscv_vlsseg7e32_v_f32m1_tu
#define vlsseg8e32_v_f32m1_tu __riscv_vlsseg8e32_v_f32m1_tu
#define vlsseg2e32_v_f32m2_tu __riscv_vlsseg2e32_v_f32m2_tu
#define vlsseg3e32_v_f32m2_tu __riscv_vlsseg3e32_v_f32m2_tu
#define vlsseg4e32_v_f32m2_tu __riscv_vlsseg4e32_v_f32m2_tu
#define vlsseg2e32_v_f32m4_tu __riscv_vlsseg2e32_v_f32m4_tu
#define vlsseg2e64_v_f64m1_tu __riscv_vlsseg2e64_v_f64m1_tu
#define vlsseg3e64_v_f64m1_tu __riscv_vlsseg3e64_v_f64m1_tu
#define vlsseg4e64_v_f64m1_tu __riscv_vlsseg4e64_v_f64m1_tu
#define vlsseg5e64_v_f64m1_tu __riscv_vlsseg5e64_v_f64m1_tu
#define vlsseg6e64_v_f64m1_tu __riscv_vlsseg6e64_v_f64m1_tu
#define vlsseg7e64_v_f64m1_tu __riscv_vlsseg7e64_v_f64m1_tu
#define vlsseg8e64_v_f64m1_tu __riscv_vlsseg8e64_v_f64m1_tu
#define vlsseg2e64_v_f64m2_tu __riscv_vlsseg2e64_v_f64m2_tu
#define vlsseg3e64_v_f64m2_tu __riscv_vlsseg3e64_v_f64m2_tu
#define vlsseg4e64_v_f64m2_tu __riscv_vlsseg4e64_v_f64m2_tu
#define vlsseg2e64_v_f64m4_tu __riscv_vlsseg2e64_v_f64m4_tu
#define vlsseg2e8_v_i8mf8_tu __riscv_vlsseg2e8_v_i8mf8_tu
#define vlsseg3e8_v_i8mf8_tu __riscv_vlsseg3e8_v_i8mf8_tu
#define vlsseg4e8_v_i8mf8_tu __riscv_vlsseg4e8_v_i8mf8_tu
#define vlsseg5e8_v_i8mf8_tu __riscv_vlsseg5e8_v_i8mf8_tu
#define vlsseg6e8_v_i8mf8_tu __riscv_vlsseg6e8_v_i8mf8_tu
#define vlsseg7e8_v_i8mf8_tu __riscv_vlsseg7e8_v_i8mf8_tu
#define vlsseg8e8_v_i8mf8_tu __riscv_vlsseg8e8_v_i8mf8_tu
#define vlsseg2e8_v_i8mf4_tu __riscv_vlsseg2e8_v_i8mf4_tu
#define vlsseg3e8_v_i8mf4_tu __riscv_vlsseg3e8_v_i8mf4_tu
#define vlsseg4e8_v_i8mf4_tu __riscv_vlsseg4e8_v_i8mf4_tu
#define vlsseg5e8_v_i8mf4_tu __riscv_vlsseg5e8_v_i8mf4_tu
#define vlsseg6e8_v_i8mf4_tu __riscv_vlsseg6e8_v_i8mf4_tu
#define vlsseg7e8_v_i8mf4_tu __riscv_vlsseg7e8_v_i8mf4_tu
#define vlsseg8e8_v_i8mf4_tu __riscv_vlsseg8e8_v_i8mf4_tu
#define vlsseg2e8_v_i8mf2_tu __riscv_vlsseg2e8_v_i8mf2_tu
#define vlsseg3e8_v_i8mf2_tu __riscv_vlsseg3e8_v_i8mf2_tu
#define vlsseg4e8_v_i8mf2_tu __riscv_vlsseg4e8_v_i8mf2_tu
#define vlsseg5e8_v_i8mf2_tu __riscv_vlsseg5e8_v_i8mf2_tu
#define vlsseg6e8_v_i8mf2_tu __riscv_vlsseg6e8_v_i8mf2_tu
#define vlsseg7e8_v_i8mf2_tu __riscv_vlsseg7e8_v_i8mf2_tu
#define vlsseg8e8_v_i8mf2_tu __riscv_vlsseg8e8_v_i8mf2_tu
#define vlsseg2e8_v_i8m1_tu __riscv_vlsseg2e8_v_i8m1_tu
#define vlsseg3e8_v_i8m1_tu __riscv_vlsseg3e8_v_i8m1_tu
#define vlsseg4e8_v_i8m1_tu __riscv_vlsseg4e8_v_i8m1_tu
#define vlsseg5e8_v_i8m1_tu __riscv_vlsseg5e8_v_i8m1_tu
#define vlsseg6e8_v_i8m1_tu __riscv_vlsseg6e8_v_i8m1_tu
#define vlsseg7e8_v_i8m1_tu __riscv_vlsseg7e8_v_i8m1_tu
#define vlsseg8e8_v_i8m1_tu __riscv_vlsseg8e8_v_i8m1_tu
#define vlsseg2e8_v_i8m2_tu __riscv_vlsseg2e8_v_i8m2_tu
#define vlsseg3e8_v_i8m2_tu __riscv_vlsseg3e8_v_i8m2_tu
#define vlsseg4e8_v_i8m2_tu __riscv_vlsseg4e8_v_i8m2_tu
#define vlsseg2e8_v_i8m4_tu __riscv_vlsseg2e8_v_i8m4_tu
#define vlsseg2e16_v_i16mf4_tu __riscv_vlsseg2e16_v_i16mf4_tu
#define vlsseg3e16_v_i16mf4_tu __riscv_vlsseg3e16_v_i16mf4_tu
#define vlsseg4e16_v_i16mf4_tu __riscv_vlsseg4e16_v_i16mf4_tu
#define vlsseg5e16_v_i16mf4_tu __riscv_vlsseg5e16_v_i16mf4_tu
#define vlsseg6e16_v_i16mf4_tu __riscv_vlsseg6e16_v_i16mf4_tu
#define vlsseg7e16_v_i16mf4_tu __riscv_vlsseg7e16_v_i16mf4_tu
#define vlsseg8e16_v_i16mf4_tu __riscv_vlsseg8e16_v_i16mf4_tu
#define vlsseg2e16_v_i16mf2_tu __riscv_vlsseg2e16_v_i16mf2_tu
#define vlsseg3e16_v_i16mf2_tu __riscv_vlsseg3e16_v_i16mf2_tu
#define vlsseg4e16_v_i16mf2_tu __riscv_vlsseg4e16_v_i16mf2_tu
#define vlsseg5e16_v_i16mf2_tu __riscv_vlsseg5e16_v_i16mf2_tu
#define vlsseg6e16_v_i16mf2_tu __riscv_vlsseg6e16_v_i16mf2_tu
#define vlsseg7e16_v_i16mf2_tu __riscv_vlsseg7e16_v_i16mf2_tu
#define vlsseg8e16_v_i16mf2_tu __riscv_vlsseg8e16_v_i16mf2_tu
#define vlsseg2e16_v_i16m1_tu __riscv_vlsseg2e16_v_i16m1_tu
#define vlsseg3e16_v_i16m1_tu __riscv_vlsseg3e16_v_i16m1_tu
#define vlsseg4e16_v_i16m1_tu __riscv_vlsseg4e16_v_i16m1_tu
#define vlsseg5e16_v_i16m1_tu __riscv_vlsseg5e16_v_i16m1_tu
#define vlsseg6e16_v_i16m1_tu __riscv_vlsseg6e16_v_i16m1_tu
#define vlsseg7e16_v_i16m1_tu __riscv_vlsseg7e16_v_i16m1_tu
#define vlsseg8e16_v_i16m1_tu __riscv_vlsseg8e16_v_i16m1_tu
#define vlsseg2e16_v_i16m2_tu __riscv_vlsseg2e16_v_i16m2_tu
#define vlsseg3e16_v_i16m2_tu __riscv_vlsseg3e16_v_i16m2_tu
#define vlsseg4e16_v_i16m2_tu __riscv_vlsseg4e16_v_i16m2_tu
#define vlsseg2e16_v_i16m4_tu __riscv_vlsseg2e16_v_i16m4_tu
#define vlsseg2e32_v_i32mf2_tu __riscv_vlsseg2e32_v_i32mf2_tu
#define vlsseg3e32_v_i32mf2_tu __riscv_vlsseg3e32_v_i32mf2_tu
#define vlsseg4e32_v_i32mf2_tu __riscv_vlsseg4e32_v_i32mf2_tu
#define vlsseg5e32_v_i32mf2_tu __riscv_vlsseg5e32_v_i32mf2_tu
#define vlsseg6e32_v_i32mf2_tu __riscv_vlsseg6e32_v_i32mf2_tu
#define vlsseg7e32_v_i32mf2_tu __riscv_vlsseg7e32_v_i32mf2_tu
#define vlsseg8e32_v_i32mf2_tu __riscv_vlsseg8e32_v_i32mf2_tu
#define vlsseg2e32_v_i32m1_tu __riscv_vlsseg2e32_v_i32m1_tu
#define vlsseg3e32_v_i32m1_tu __riscv_vlsseg3e32_v_i32m1_tu
#define vlsseg4e32_v_i32m1_tu __riscv_vlsseg4e32_v_i32m1_tu
#define vlsseg5e32_v_i32m1_tu __riscv_vlsseg5e32_v_i32m1_tu
#define vlsseg6e32_v_i32m1_tu __riscv_vlsseg6e32_v_i32m1_tu
#define vlsseg7e32_v_i32m1_tu __riscv_vlsseg7e32_v_i32m1_tu
#define vlsseg8e32_v_i32m1_tu __riscv_vlsseg8e32_v_i32m1_tu
#define vlsseg2e32_v_i32m2_tu __riscv_vlsseg2e32_v_i32m2_tu
#define vlsseg3e32_v_i32m2_tu __riscv_vlsseg3e32_v_i32m2_tu
#define vlsseg4e32_v_i32m2_tu __riscv_vlsseg4e32_v_i32m2_tu
#define vlsseg2e32_v_i32m4_tu __riscv_vlsseg2e32_v_i32m4_tu
#define vlsseg2e64_v_i64m1_tu __riscv_vlsseg2e64_v_i64m1_tu
#define vlsseg3e64_v_i64m1_tu __riscv_vlsseg3e64_v_i64m1_tu
#define vlsseg4e64_v_i64m1_tu __riscv_vlsseg4e64_v_i64m1_tu
#define vlsseg5e64_v_i64m1_tu __riscv_vlsseg5e64_v_i64m1_tu
#define vlsseg6e64_v_i64m1_tu __riscv_vlsseg6e64_v_i64m1_tu
#define vlsseg7e64_v_i64m1_tu __riscv_vlsseg7e64_v_i64m1_tu
#define vlsseg8e64_v_i64m1_tu __riscv_vlsseg8e64_v_i64m1_tu
#define vlsseg2e64_v_i64m2_tu __riscv_vlsseg2e64_v_i64m2_tu
#define vlsseg3e64_v_i64m2_tu __riscv_vlsseg3e64_v_i64m2_tu
#define vlsseg4e64_v_i64m2_tu __riscv_vlsseg4e64_v_i64m2_tu
#define vlsseg2e64_v_i64m4_tu __riscv_vlsseg2e64_v_i64m4_tu
#define vlsseg2e8_v_u8mf8_tu __riscv_vlsseg2e8_v_u8mf8_tu
#define vlsseg3e8_v_u8mf8_tu __riscv_vlsseg3e8_v_u8mf8_tu
#define vlsseg4e8_v_u8mf8_tu __riscv_vlsseg4e8_v_u8mf8_tu
#define vlsseg5e8_v_u8mf8_tu __riscv_vlsseg5e8_v_u8mf8_tu
#define vlsseg6e8_v_u8mf8_tu __riscv_vlsseg6e8_v_u8mf8_tu
#define vlsseg7e8_v_u8mf8_tu __riscv_vlsseg7e8_v_u8mf8_tu
#define vlsseg8e8_v_u8mf8_tu __riscv_vlsseg8e8_v_u8mf8_tu
#define vlsseg2e8_v_u8mf4_tu __riscv_vlsseg2e8_v_u8mf4_tu
#define vlsseg3e8_v_u8mf4_tu __riscv_vlsseg3e8_v_u8mf4_tu
#define vlsseg4e8_v_u8mf4_tu __riscv_vlsseg4e8_v_u8mf4_tu
#define vlsseg5e8_v_u8mf4_tu __riscv_vlsseg5e8_v_u8mf4_tu
#define vlsseg6e8_v_u8mf4_tu __riscv_vlsseg6e8_v_u8mf4_tu
#define vlsseg7e8_v_u8mf4_tu __riscv_vlsseg7e8_v_u8mf4_tu
#define vlsseg8e8_v_u8mf4_tu __riscv_vlsseg8e8_v_u8mf4_tu
#define vlsseg2e8_v_u8mf2_tu __riscv_vlsseg2e8_v_u8mf2_tu
#define vlsseg3e8_v_u8mf2_tu __riscv_vlsseg3e8_v_u8mf2_tu
#define vlsseg4e8_v_u8mf2_tu __riscv_vlsseg4e8_v_u8mf2_tu
#define vlsseg5e8_v_u8mf2_tu __riscv_vlsseg5e8_v_u8mf2_tu
#define vlsseg6e8_v_u8mf2_tu __riscv_vlsseg6e8_v_u8mf2_tu
#define vlsseg7e8_v_u8mf2_tu __riscv_vlsseg7e8_v_u8mf2_tu
#define vlsseg8e8_v_u8mf2_tu __riscv_vlsseg8e8_v_u8mf2_tu
#define vlsseg2e8_v_u8m1_tu __riscv_vlsseg2e8_v_u8m1_tu
#define vlsseg3e8_v_u8m1_tu __riscv_vlsseg3e8_v_u8m1_tu
#define vlsseg4e8_v_u8m1_tu __riscv_vlsseg4e8_v_u8m1_tu
#define vlsseg5e8_v_u8m1_tu __riscv_vlsseg5e8_v_u8m1_tu
#define vlsseg6e8_v_u8m1_tu __riscv_vlsseg6e8_v_u8m1_tu
#define vlsseg7e8_v_u8m1_tu __riscv_vlsseg7e8_v_u8m1_tu
#define vlsseg8e8_v_u8m1_tu __riscv_vlsseg8e8_v_u8m1_tu
#define vlsseg2e8_v_u8m2_tu __riscv_vlsseg2e8_v_u8m2_tu
#define vlsseg3e8_v_u8m2_tu __riscv_vlsseg3e8_v_u8m2_tu
#define vlsseg4e8_v_u8m2_tu __riscv_vlsseg4e8_v_u8m2_tu
#define vlsseg2e8_v_u8m4_tu __riscv_vlsseg2e8_v_u8m4_tu
#define vlsseg2e16_v_u16mf4_tu __riscv_vlsseg2e16_v_u16mf4_tu
#define vlsseg3e16_v_u16mf4_tu __riscv_vlsseg3e16_v_u16mf4_tu
#define vlsseg4e16_v_u16mf4_tu __riscv_vlsseg4e16_v_u16mf4_tu
#define vlsseg5e16_v_u16mf4_tu __riscv_vlsseg5e16_v_u16mf4_tu
#define vlsseg6e16_v_u16mf4_tu __riscv_vlsseg6e16_v_u16mf4_tu
#define vlsseg7e16_v_u16mf4_tu __riscv_vlsseg7e16_v_u16mf4_tu
#define vlsseg8e16_v_u16mf4_tu __riscv_vlsseg8e16_v_u16mf4_tu
#define vlsseg2e16_v_u16mf2_tu __riscv_vlsseg2e16_v_u16mf2_tu
#define vlsseg3e16_v_u16mf2_tu __riscv_vlsseg3e16_v_u16mf2_tu
#define vlsseg4e16_v_u16mf2_tu __riscv_vlsseg4e16_v_u16mf2_tu
#define vlsseg5e16_v_u16mf2_tu __riscv_vlsseg5e16_v_u16mf2_tu
#define vlsseg6e16_v_u16mf2_tu __riscv_vlsseg6e16_v_u16mf2_tu
#define vlsseg7e16_v_u16mf2_tu __riscv_vlsseg7e16_v_u16mf2_tu
#define vlsseg8e16_v_u16mf2_tu __riscv_vlsseg8e16_v_u16mf2_tu
#define vlsseg2e16_v_u16m1_tu __riscv_vlsseg2e16_v_u16m1_tu
#define vlsseg3e16_v_u16m1_tu __riscv_vlsseg3e16_v_u16m1_tu
#define vlsseg4e16_v_u16m1_tu __riscv_vlsseg4e16_v_u16m1_tu
#define vlsseg5e16_v_u16m1_tu __riscv_vlsseg5e16_v_u16m1_tu
#define vlsseg6e16_v_u16m1_tu __riscv_vlsseg6e16_v_u16m1_tu
#define vlsseg7e16_v_u16m1_tu __riscv_vlsseg7e16_v_u16m1_tu
#define vlsseg8e16_v_u16m1_tu __riscv_vlsseg8e16_v_u16m1_tu
#define vlsseg2e16_v_u16m2_tu __riscv_vlsseg2e16_v_u16m2_tu
#define vlsseg3e16_v_u16m2_tu __riscv_vlsseg3e16_v_u16m2_tu
#define vlsseg4e16_v_u16m2_tu __riscv_vlsseg4e16_v_u16m2_tu
#define vlsseg2e16_v_u16m4_tu __riscv_vlsseg2e16_v_u16m4_tu
#define vlsseg2e32_v_u32mf2_tu __riscv_vlsseg2e32_v_u32mf2_tu
#define vlsseg3e32_v_u32mf2_tu __riscv_vlsseg3e32_v_u32mf2_tu
#define vlsseg4e32_v_u32mf2_tu __riscv_vlsseg4e32_v_u32mf2_tu
#define vlsseg5e32_v_u32mf2_tu __riscv_vlsseg5e32_v_u32mf2_tu
#define vlsseg6e32_v_u32mf2_tu __riscv_vlsseg6e32_v_u32mf2_tu
#define vlsseg7e32_v_u32mf2_tu __riscv_vlsseg7e32_v_u32mf2_tu
#define vlsseg8e32_v_u32mf2_tu __riscv_vlsseg8e32_v_u32mf2_tu
#define vlsseg2e32_v_u32m1_tu __riscv_vlsseg2e32_v_u32m1_tu
#define vlsseg3e32_v_u32m1_tu __riscv_vlsseg3e32_v_u32m1_tu
#define vlsseg4e32_v_u32m1_tu __riscv_vlsseg4e32_v_u32m1_tu
#define vlsseg5e32_v_u32m1_tu __riscv_vlsseg5e32_v_u32m1_tu
#define vlsseg6e32_v_u32m1_tu __riscv_vlsseg6e32_v_u32m1_tu
#define vlsseg7e32_v_u32m1_tu __riscv_vlsseg7e32_v_u32m1_tu
#define vlsseg8e32_v_u32m1_tu __riscv_vlsseg8e32_v_u32m1_tu
#define vlsseg2e32_v_u32m2_tu __riscv_vlsseg2e32_v_u32m2_tu
#define vlsseg3e32_v_u32m2_tu __riscv_vlsseg3e32_v_u32m2_tu
#define vlsseg4e32_v_u32m2_tu __riscv_vlsseg4e32_v_u32m2_tu
#define vlsseg2e32_v_u32m4_tu __riscv_vlsseg2e32_v_u32m4_tu
#define vlsseg2e64_v_u64m1_tu __riscv_vlsseg2e64_v_u64m1_tu
#define vlsseg3e64_v_u64m1_tu __riscv_vlsseg3e64_v_u64m1_tu
#define vlsseg4e64_v_u64m1_tu __riscv_vlsseg4e64_v_u64m1_tu
#define vlsseg5e64_v_u64m1_tu __riscv_vlsseg5e64_v_u64m1_tu
#define vlsseg6e64_v_u64m1_tu __riscv_vlsseg6e64_v_u64m1_tu
#define vlsseg7e64_v_u64m1_tu __riscv_vlsseg7e64_v_u64m1_tu
#define vlsseg8e64_v_u64m1_tu __riscv_vlsseg8e64_v_u64m1_tu
#define vlsseg2e64_v_u64m2_tu __riscv_vlsseg2e64_v_u64m2_tu
#define vlsseg3e64_v_u64m2_tu __riscv_vlsseg3e64_v_u64m2_tu
#define vlsseg4e64_v_u64m2_tu __riscv_vlsseg4e64_v_u64m2_tu
#define vlsseg2e64_v_u64m4_tu __riscv_vlsseg2e64_v_u64m4_tu
#define vlsseg2e16_v_f16mf4_ta __riscv_vlsseg2e16_v_f16mf4
#define vlsseg3e16_v_f16mf4_ta __riscv_vlsseg3e16_v_f16mf4
#define vlsseg4e16_v_f16mf4_ta __riscv_vlsseg4e16_v_f16mf4
#define vlsseg5e16_v_f16mf4_ta __riscv_vlsseg5e16_v_f16mf4
#define vlsseg6e16_v_f16mf4_ta __riscv_vlsseg6e16_v_f16mf4
#define vlsseg7e16_v_f16mf4_ta __riscv_vlsseg7e16_v_f16mf4
#define vlsseg8e16_v_f16mf4_ta __riscv_vlsseg8e16_v_f16mf4
#define vlsseg2e16_v_f16mf2_ta __riscv_vlsseg2e16_v_f16mf2
#define vlsseg3e16_v_f16mf2_ta __riscv_vlsseg3e16_v_f16mf2
#define vlsseg4e16_v_f16mf2_ta __riscv_vlsseg4e16_v_f16mf2
#define vlsseg5e16_v_f16mf2_ta __riscv_vlsseg5e16_v_f16mf2
#define vlsseg6e16_v_f16mf2_ta __riscv_vlsseg6e16_v_f16mf2
#define vlsseg7e16_v_f16mf2_ta __riscv_vlsseg7e16_v_f16mf2
#define vlsseg8e16_v_f16mf2_ta __riscv_vlsseg8e16_v_f16mf2
#define vlsseg2e16_v_f16m1_ta __riscv_vlsseg2e16_v_f16m1
#define vlsseg3e16_v_f16m1_ta __riscv_vlsseg3e16_v_f16m1
#define vlsseg4e16_v_f16m1_ta __riscv_vlsseg4e16_v_f16m1
#define vlsseg5e16_v_f16m1_ta __riscv_vlsseg5e16_v_f16m1
#define vlsseg6e16_v_f16m1_ta __riscv_vlsseg6e16_v_f16m1
#define vlsseg7e16_v_f16m1_ta __riscv_vlsseg7e16_v_f16m1
#define vlsseg8e16_v_f16m1_ta __riscv_vlsseg8e16_v_f16m1
#define vlsseg2e16_v_f16m2_ta __riscv_vlsseg2e16_v_f16m2
#define vlsseg3e16_v_f16m2_ta __riscv_vlsseg3e16_v_f16m2
#define vlsseg4e16_v_f16m2_ta __riscv_vlsseg4e16_v_f16m2
#define vlsseg2e16_v_f16m4_ta __riscv_vlsseg2e16_v_f16m4
#define vlsseg2e32_v_f32mf2_ta __riscv_vlsseg2e32_v_f32mf2
#define vlsseg3e32_v_f32mf2_ta __riscv_vlsseg3e32_v_f32mf2
#define vlsseg4e32_v_f32mf2_ta __riscv_vlsseg4e32_v_f32mf2
#define vlsseg5e32_v_f32mf2_ta __riscv_vlsseg5e32_v_f32mf2
#define vlsseg6e32_v_f32mf2_ta __riscv_vlsseg6e32_v_f32mf2
#define vlsseg7e32_v_f32mf2_ta __riscv_vlsseg7e32_v_f32mf2
#define vlsseg8e32_v_f32mf2_ta __riscv_vlsseg8e32_v_f32mf2
#define vlsseg2e32_v_f32m1_ta __riscv_vlsseg2e32_v_f32m1
#define vlsseg3e32_v_f32m1_ta __riscv_vlsseg3e32_v_f32m1
#define vlsseg4e32_v_f32m1_ta __riscv_vlsseg4e32_v_f32m1
#define vlsseg5e32_v_f32m1_ta __riscv_vlsseg5e32_v_f32m1
#define vlsseg6e32_v_f32m1_ta __riscv_vlsseg6e32_v_f32m1
#define vlsseg7e32_v_f32m1_ta __riscv_vlsseg7e32_v_f32m1
#define vlsseg8e32_v_f32m1_ta __riscv_vlsseg8e32_v_f32m1
#define vlsseg2e32_v_f32m2_ta __riscv_vlsseg2e32_v_f32m2
#define vlsseg3e32_v_f32m2_ta __riscv_vlsseg3e32_v_f32m2
#define vlsseg4e32_v_f32m2_ta __riscv_vlsseg4e32_v_f32m2
#define vlsseg2e32_v_f32m4_ta __riscv_vlsseg2e32_v_f32m4
#define vlsseg2e64_v_f64m1_ta __riscv_vlsseg2e64_v_f64m1
#define vlsseg3e64_v_f64m1_ta __riscv_vlsseg3e64_v_f64m1
#define vlsseg4e64_v_f64m1_ta __riscv_vlsseg4e64_v_f64m1
#define vlsseg5e64_v_f64m1_ta __riscv_vlsseg5e64_v_f64m1
#define vlsseg6e64_v_f64m1_ta __riscv_vlsseg6e64_v_f64m1
#define vlsseg7e64_v_f64m1_ta __riscv_vlsseg7e64_v_f64m1
#define vlsseg8e64_v_f64m1_ta __riscv_vlsseg8e64_v_f64m1
#define vlsseg2e64_v_f64m2_ta __riscv_vlsseg2e64_v_f64m2
#define vlsseg3e64_v_f64m2_ta __riscv_vlsseg3e64_v_f64m2
#define vlsseg4e64_v_f64m2_ta __riscv_vlsseg4e64_v_f64m2
#define vlsseg2e64_v_f64m4_ta __riscv_vlsseg2e64_v_f64m4
#define vlsseg2e8_v_i8mf8_ta __riscv_vlsseg2e8_v_i8mf8
#define vlsseg3e8_v_i8mf8_ta __riscv_vlsseg3e8_v_i8mf8
#define vlsseg4e8_v_i8mf8_ta __riscv_vlsseg4e8_v_i8mf8
#define vlsseg5e8_v_i8mf8_ta __riscv_vlsseg5e8_v_i8mf8
#define vlsseg6e8_v_i8mf8_ta __riscv_vlsseg6e8_v_i8mf8
#define vlsseg7e8_v_i8mf8_ta __riscv_vlsseg7e8_v_i8mf8
#define vlsseg8e8_v_i8mf8_ta __riscv_vlsseg8e8_v_i8mf8
#define vlsseg2e8_v_i8mf4_ta __riscv_vlsseg2e8_v_i8mf4
#define vlsseg3e8_v_i8mf4_ta __riscv_vlsseg3e8_v_i8mf4
#define vlsseg4e8_v_i8mf4_ta __riscv_vlsseg4e8_v_i8mf4
#define vlsseg5e8_v_i8mf4_ta __riscv_vlsseg5e8_v_i8mf4
#define vlsseg6e8_v_i8mf4_ta __riscv_vlsseg6e8_v_i8mf4
#define vlsseg7e8_v_i8mf4_ta __riscv_vlsseg7e8_v_i8mf4
#define vlsseg8e8_v_i8mf4_ta __riscv_vlsseg8e8_v_i8mf4
#define vlsseg2e8_v_i8mf2_ta __riscv_vlsseg2e8_v_i8mf2
#define vlsseg3e8_v_i8mf2_ta __riscv_vlsseg3e8_v_i8mf2
#define vlsseg4e8_v_i8mf2_ta __riscv_vlsseg4e8_v_i8mf2
#define vlsseg5e8_v_i8mf2_ta __riscv_vlsseg5e8_v_i8mf2
#define vlsseg6e8_v_i8mf2_ta __riscv_vlsseg6e8_v_i8mf2
#define vlsseg7e8_v_i8mf2_ta __riscv_vlsseg7e8_v_i8mf2
#define vlsseg8e8_v_i8mf2_ta __riscv_vlsseg8e8_v_i8mf2
#define vlsseg2e8_v_i8m1_ta __riscv_vlsseg2e8_v_i8m1
#define vlsseg3e8_v_i8m1_ta __riscv_vlsseg3e8_v_i8m1
#define vlsseg4e8_v_i8m1_ta __riscv_vlsseg4e8_v_i8m1
#define vlsseg5e8_v_i8m1_ta __riscv_vlsseg5e8_v_i8m1
#define vlsseg6e8_v_i8m1_ta __riscv_vlsseg6e8_v_i8m1
#define vlsseg7e8_v_i8m1_ta __riscv_vlsseg7e8_v_i8m1
#define vlsseg8e8_v_i8m1_ta __riscv_vlsseg8e8_v_i8m1
#define vlsseg2e8_v_i8m2_ta __riscv_vlsseg2e8_v_i8m2
#define vlsseg3e8_v_i8m2_ta __riscv_vlsseg3e8_v_i8m2
#define vlsseg4e8_v_i8m2_ta __riscv_vlsseg4e8_v_i8m2
#define vlsseg2e8_v_i8m4_ta __riscv_vlsseg2e8_v_i8m4
#define vlsseg2e16_v_i16mf4_ta __riscv_vlsseg2e16_v_i16mf4
#define vlsseg3e16_v_i16mf4_ta __riscv_vlsseg3e16_v_i16mf4
#define vlsseg4e16_v_i16mf4_ta __riscv_vlsseg4e16_v_i16mf4
#define vlsseg5e16_v_i16mf4_ta __riscv_vlsseg5e16_v_i16mf4
#define vlsseg6e16_v_i16mf4_ta __riscv_vlsseg6e16_v_i16mf4
#define vlsseg7e16_v_i16mf4_ta __riscv_vlsseg7e16_v_i16mf4
#define vlsseg8e16_v_i16mf4_ta __riscv_vlsseg8e16_v_i16mf4
#define vlsseg2e16_v_i16mf2_ta __riscv_vlsseg2e16_v_i16mf2
#define vlsseg3e16_v_i16mf2_ta __riscv_vlsseg3e16_v_i16mf2
#define vlsseg4e16_v_i16mf2_ta __riscv_vlsseg4e16_v_i16mf2
#define vlsseg5e16_v_i16mf2_ta __riscv_vlsseg5e16_v_i16mf2
#define vlsseg6e16_v_i16mf2_ta __riscv_vlsseg6e16_v_i16mf2
#define vlsseg7e16_v_i16mf2_ta __riscv_vlsseg7e16_v_i16mf2
#define vlsseg8e16_v_i16mf2_ta __riscv_vlsseg8e16_v_i16mf2
#define vlsseg2e16_v_i16m1_ta __riscv_vlsseg2e16_v_i16m1
#define vlsseg3e16_v_i16m1_ta __riscv_vlsseg3e16_v_i16m1
#define vlsseg4e16_v_i16m1_ta __riscv_vlsseg4e16_v_i16m1
#define vlsseg5e16_v_i16m1_ta __riscv_vlsseg5e16_v_i16m1
#define vlsseg6e16_v_i16m1_ta __riscv_vlsseg6e16_v_i16m1
#define vlsseg7e16_v_i16m1_ta __riscv_vlsseg7e16_v_i16m1
#define vlsseg8e16_v_i16m1_ta __riscv_vlsseg8e16_v_i16m1
#define vlsseg2e16_v_i16m2_ta __riscv_vlsseg2e16_v_i16m2
#define vlsseg3e16_v_i16m2_ta __riscv_vlsseg3e16_v_i16m2
#define vlsseg4e16_v_i16m2_ta __riscv_vlsseg4e16_v_i16m2
#define vlsseg2e16_v_i16m4_ta __riscv_vlsseg2e16_v_i16m4
#define vlsseg2e32_v_i32mf2_ta __riscv_vlsseg2e32_v_i32mf2
#define vlsseg3e32_v_i32mf2_ta __riscv_vlsseg3e32_v_i32mf2
#define vlsseg4e32_v_i32mf2_ta __riscv_vlsseg4e32_v_i32mf2
#define vlsseg5e32_v_i32mf2_ta __riscv_vlsseg5e32_v_i32mf2
#define vlsseg6e32_v_i32mf2_ta __riscv_vlsseg6e32_v_i32mf2
#define vlsseg7e32_v_i32mf2_ta __riscv_vlsseg7e32_v_i32mf2
#define vlsseg8e32_v_i32mf2_ta __riscv_vlsseg8e32_v_i32mf2
#define vlsseg2e32_v_i32m1_ta __riscv_vlsseg2e32_v_i32m1
#define vlsseg3e32_v_i32m1_ta __riscv_vlsseg3e32_v_i32m1
#define vlsseg4e32_v_i32m1_ta __riscv_vlsseg4e32_v_i32m1
#define vlsseg5e32_v_i32m1_ta __riscv_vlsseg5e32_v_i32m1
#define vlsseg6e32_v_i32m1_ta __riscv_vlsseg6e32_v_i32m1
#define vlsseg7e32_v_i32m1_ta __riscv_vlsseg7e32_v_i32m1
#define vlsseg8e32_v_i32m1_ta __riscv_vlsseg8e32_v_i32m1
#define vlsseg2e32_v_i32m2_ta __riscv_vlsseg2e32_v_i32m2
#define vlsseg3e32_v_i32m2_ta __riscv_vlsseg3e32_v_i32m2
#define vlsseg4e32_v_i32m2_ta __riscv_vlsseg4e32_v_i32m2
#define vlsseg2e32_v_i32m4_ta __riscv_vlsseg2e32_v_i32m4
#define vlsseg2e64_v_i64m1_ta __riscv_vlsseg2e64_v_i64m1
#define vlsseg3e64_v_i64m1_ta __riscv_vlsseg3e64_v_i64m1
#define vlsseg4e64_v_i64m1_ta __riscv_vlsseg4e64_v_i64m1
#define vlsseg5e64_v_i64m1_ta __riscv_vlsseg5e64_v_i64m1
#define vlsseg6e64_v_i64m1_ta __riscv_vlsseg6e64_v_i64m1
#define vlsseg7e64_v_i64m1_ta __riscv_vlsseg7e64_v_i64m1
#define vlsseg8e64_v_i64m1_ta __riscv_vlsseg8e64_v_i64m1
#define vlsseg2e64_v_i64m2_ta __riscv_vlsseg2e64_v_i64m2
#define vlsseg3e64_v_i64m2_ta __riscv_vlsseg3e64_v_i64m2
#define vlsseg4e64_v_i64m2_ta __riscv_vlsseg4e64_v_i64m2
#define vlsseg2e64_v_i64m4_ta __riscv_vlsseg2e64_v_i64m4
#define vlsseg2e8_v_u8mf8_ta __riscv_vlsseg2e8_v_u8mf8
#define vlsseg3e8_v_u8mf8_ta __riscv_vlsseg3e8_v_u8mf8
#define vlsseg4e8_v_u8mf8_ta __riscv_vlsseg4e8_v_u8mf8
#define vlsseg5e8_v_u8mf8_ta __riscv_vlsseg5e8_v_u8mf8
#define vlsseg6e8_v_u8mf8_ta __riscv_vlsseg6e8_v_u8mf8
#define vlsseg7e8_v_u8mf8_ta __riscv_vlsseg7e8_v_u8mf8
#define vlsseg8e8_v_u8mf8_ta __riscv_vlsseg8e8_v_u8mf8
#define vlsseg2e8_v_u8mf4_ta __riscv_vlsseg2e8_v_u8mf4
#define vlsseg3e8_v_u8mf4_ta __riscv_vlsseg3e8_v_u8mf4
#define vlsseg4e8_v_u8mf4_ta __riscv_vlsseg4e8_v_u8mf4
#define vlsseg5e8_v_u8mf4_ta __riscv_vlsseg5e8_v_u8mf4
#define vlsseg6e8_v_u8mf4_ta __riscv_vlsseg6e8_v_u8mf4
#define vlsseg7e8_v_u8mf4_ta __riscv_vlsseg7e8_v_u8mf4
#define vlsseg8e8_v_u8mf4_ta __riscv_vlsseg8e8_v_u8mf4
#define vlsseg2e8_v_u8mf2_ta __riscv_vlsseg2e8_v_u8mf2
#define vlsseg3e8_v_u8mf2_ta __riscv_vlsseg3e8_v_u8mf2
#define vlsseg4e8_v_u8mf2_ta __riscv_vlsseg4e8_v_u8mf2
#define vlsseg5e8_v_u8mf2_ta __riscv_vlsseg5e8_v_u8mf2
#define vlsseg6e8_v_u8mf2_ta __riscv_vlsseg6e8_v_u8mf2
#define vlsseg7e8_v_u8mf2_ta __riscv_vlsseg7e8_v_u8mf2
#define vlsseg8e8_v_u8mf2_ta __riscv_vlsseg8e8_v_u8mf2
#define vlsseg2e8_v_u8m1_ta __riscv_vlsseg2e8_v_u8m1
#define vlsseg3e8_v_u8m1_ta __riscv_vlsseg3e8_v_u8m1
#define vlsseg4e8_v_u8m1_ta __riscv_vlsseg4e8_v_u8m1
#define vlsseg5e8_v_u8m1_ta __riscv_vlsseg5e8_v_u8m1
#define vlsseg6e8_v_u8m1_ta __riscv_vlsseg6e8_v_u8m1
#define vlsseg7e8_v_u8m1_ta __riscv_vlsseg7e8_v_u8m1
#define vlsseg8e8_v_u8m1_ta __riscv_vlsseg8e8_v_u8m1
#define vlsseg2e8_v_u8m2_ta __riscv_vlsseg2e8_v_u8m2
#define vlsseg3e8_v_u8m2_ta __riscv_vlsseg3e8_v_u8m2
#define vlsseg4e8_v_u8m2_ta __riscv_vlsseg4e8_v_u8m2
#define vlsseg2e8_v_u8m4_ta __riscv_vlsseg2e8_v_u8m4
#define vlsseg2e16_v_u16mf4_ta __riscv_vlsseg2e16_v_u16mf4
#define vlsseg3e16_v_u16mf4_ta __riscv_vlsseg3e16_v_u16mf4
#define vlsseg4e16_v_u16mf4_ta __riscv_vlsseg4e16_v_u16mf4
#define vlsseg5e16_v_u16mf4_ta __riscv_vlsseg5e16_v_u16mf4
#define vlsseg6e16_v_u16mf4_ta __riscv_vlsseg6e16_v_u16mf4
#define vlsseg7e16_v_u16mf4_ta __riscv_vlsseg7e16_v_u16mf4
#define vlsseg8e16_v_u16mf4_ta __riscv_vlsseg8e16_v_u16mf4
#define vlsseg2e16_v_u16mf2_ta __riscv_vlsseg2e16_v_u16mf2
#define vlsseg3e16_v_u16mf2_ta __riscv_vlsseg3e16_v_u16mf2
#define vlsseg4e16_v_u16mf2_ta __riscv_vlsseg4e16_v_u16mf2
#define vlsseg5e16_v_u16mf2_ta __riscv_vlsseg5e16_v_u16mf2
#define vlsseg6e16_v_u16mf2_ta __riscv_vlsseg6e16_v_u16mf2
#define vlsseg7e16_v_u16mf2_ta __riscv_vlsseg7e16_v_u16mf2
#define vlsseg8e16_v_u16mf2_ta __riscv_vlsseg8e16_v_u16mf2
#define vlsseg2e16_v_u16m1_ta __riscv_vlsseg2e16_v_u16m1
#define vlsseg3e16_v_u16m1_ta __riscv_vlsseg3e16_v_u16m1
#define vlsseg4e16_v_u16m1_ta __riscv_vlsseg4e16_v_u16m1
#define vlsseg5e16_v_u16m1_ta __riscv_vlsseg5e16_v_u16m1
#define vlsseg6e16_v_u16m1_ta __riscv_vlsseg6e16_v_u16m1
#define vlsseg7e16_v_u16m1_ta __riscv_vlsseg7e16_v_u16m1
#define vlsseg8e16_v_u16m1_ta __riscv_vlsseg8e16_v_u16m1
#define vlsseg2e16_v_u16m2_ta __riscv_vlsseg2e16_v_u16m2
#define vlsseg3e16_v_u16m2_ta __riscv_vlsseg3e16_v_u16m2
#define vlsseg4e16_v_u16m2_ta __riscv_vlsseg4e16_v_u16m2
#define vlsseg2e16_v_u16m4_ta __riscv_vlsseg2e16_v_u16m4
#define vlsseg2e32_v_u32mf2_ta __riscv_vlsseg2e32_v_u32mf2
#define vlsseg3e32_v_u32mf2_ta __riscv_vlsseg3e32_v_u32mf2
#define vlsseg4e32_v_u32mf2_ta __riscv_vlsseg4e32_v_u32mf2
#define vlsseg5e32_v_u32mf2_ta __riscv_vlsseg5e32_v_u32mf2
#define vlsseg6e32_v_u32mf2_ta __riscv_vlsseg6e32_v_u32mf2
#define vlsseg7e32_v_u32mf2_ta __riscv_vlsseg7e32_v_u32mf2
#define vlsseg8e32_v_u32mf2_ta __riscv_vlsseg8e32_v_u32mf2
#define vlsseg2e32_v_u32m1_ta __riscv_vlsseg2e32_v_u32m1
#define vlsseg3e32_v_u32m1_ta __riscv_vlsseg3e32_v_u32m1
#define vlsseg4e32_v_u32m1_ta __riscv_vlsseg4e32_v_u32m1
#define vlsseg5e32_v_u32m1_ta __riscv_vlsseg5e32_v_u32m1
#define vlsseg6e32_v_u32m1_ta __riscv_vlsseg6e32_v_u32m1
#define vlsseg7e32_v_u32m1_ta __riscv_vlsseg7e32_v_u32m1
#define vlsseg8e32_v_u32m1_ta __riscv_vlsseg8e32_v_u32m1
#define vlsseg2e32_v_u32m2_ta __riscv_vlsseg2e32_v_u32m2
#define vlsseg3e32_v_u32m2_ta __riscv_vlsseg3e32_v_u32m2
#define vlsseg4e32_v_u32m2_ta __riscv_vlsseg4e32_v_u32m2
#define vlsseg2e32_v_u32m4_ta __riscv_vlsseg2e32_v_u32m4
#define vlsseg2e64_v_u64m1_ta __riscv_vlsseg2e64_v_u64m1
#define vlsseg3e64_v_u64m1_ta __riscv_vlsseg3e64_v_u64m1
#define vlsseg4e64_v_u64m1_ta __riscv_vlsseg4e64_v_u64m1
#define vlsseg5e64_v_u64m1_ta __riscv_vlsseg5e64_v_u64m1
#define vlsseg6e64_v_u64m1_ta __riscv_vlsseg6e64_v_u64m1
#define vlsseg7e64_v_u64m1_ta __riscv_vlsseg7e64_v_u64m1
#define vlsseg8e64_v_u64m1_ta __riscv_vlsseg8e64_v_u64m1
#define vlsseg2e64_v_u64m2_ta __riscv_vlsseg2e64_v_u64m2
#define vlsseg3e64_v_u64m2_ta __riscv_vlsseg3e64_v_u64m2
#define vlsseg4e64_v_u64m2_ta __riscv_vlsseg4e64_v_u64m2
#define vlsseg2e64_v_u64m4_ta __riscv_vlsseg2e64_v_u64m4
// masked functions
#define vlsseg2e16_v_f16mf4_tuma __riscv_vlsseg2e16_v_f16mf4_tum
#define vlsseg3e16_v_f16mf4_tuma __riscv_vlsseg3e16_v_f16mf4_tum
#define vlsseg4e16_v_f16mf4_tuma __riscv_vlsseg4e16_v_f16mf4_tum
#define vlsseg5e16_v_f16mf4_tuma __riscv_vlsseg5e16_v_f16mf4_tum
#define vlsseg6e16_v_f16mf4_tuma __riscv_vlsseg6e16_v_f16mf4_tum
#define vlsseg7e16_v_f16mf4_tuma __riscv_vlsseg7e16_v_f16mf4_tum
#define vlsseg8e16_v_f16mf4_tuma __riscv_vlsseg8e16_v_f16mf4_tum
#define vlsseg2e16_v_f16mf2_tuma __riscv_vlsseg2e16_v_f16mf2_tum
#define vlsseg3e16_v_f16mf2_tuma __riscv_vlsseg3e16_v_f16mf2_tum
#define vlsseg4e16_v_f16mf2_tuma __riscv_vlsseg4e16_v_f16mf2_tum
#define vlsseg5e16_v_f16mf2_tuma __riscv_vlsseg5e16_v_f16mf2_tum
#define vlsseg6e16_v_f16mf2_tuma __riscv_vlsseg6e16_v_f16mf2_tum
#define vlsseg7e16_v_f16mf2_tuma __riscv_vlsseg7e16_v_f16mf2_tum
#define vlsseg8e16_v_f16mf2_tuma __riscv_vlsseg8e16_v_f16mf2_tum
#define vlsseg2e16_v_f16m1_tuma __riscv_vlsseg2e16_v_f16m1_tum
#define vlsseg3e16_v_f16m1_tuma __riscv_vlsseg3e16_v_f16m1_tum
#define vlsseg4e16_v_f16m1_tuma __riscv_vlsseg4e16_v_f16m1_tum
#define vlsseg5e16_v_f16m1_tuma __riscv_vlsseg5e16_v_f16m1_tum
#define vlsseg6e16_v_f16m1_tuma __riscv_vlsseg6e16_v_f16m1_tum
#define vlsseg7e16_v_f16m1_tuma __riscv_vlsseg7e16_v_f16m1_tum
#define vlsseg8e16_v_f16m1_tuma __riscv_vlsseg8e16_v_f16m1_tum
#define vlsseg2e16_v_f16m2_tuma __riscv_vlsseg2e16_v_f16m2_tum
#define vlsseg3e16_v_f16m2_tuma __riscv_vlsseg3e16_v_f16m2_tum
#define vlsseg4e16_v_f16m2_tuma __riscv_vlsseg4e16_v_f16m2_tum
#define vlsseg2e16_v_f16m4_tuma __riscv_vlsseg2e16_v_f16m4_tum
#define vlsseg2e32_v_f32mf2_tuma __riscv_vlsseg2e32_v_f32mf2_tum
#define vlsseg3e32_v_f32mf2_tuma __riscv_vlsseg3e32_v_f32mf2_tum
#define vlsseg4e32_v_f32mf2_tuma __riscv_vlsseg4e32_v_f32mf2_tum
#define vlsseg5e32_v_f32mf2_tuma __riscv_vlsseg5e32_v_f32mf2_tum
#define vlsseg6e32_v_f32mf2_tuma __riscv_vlsseg6e32_v_f32mf2_tum
#define vlsseg7e32_v_f32mf2_tuma __riscv_vlsseg7e32_v_f32mf2_tum
#define vlsseg8e32_v_f32mf2_tuma __riscv_vlsseg8e32_v_f32mf2_tum
#define vlsseg2e32_v_f32m1_tuma __riscv_vlsseg2e32_v_f32m1_tum
#define vlsseg3e32_v_f32m1_tuma __riscv_vlsseg3e32_v_f32m1_tum
#define vlsseg4e32_v_f32m1_tuma __riscv_vlsseg4e32_v_f32m1_tum
#define vlsseg5e32_v_f32m1_tuma __riscv_vlsseg5e32_v_f32m1_tum
#define vlsseg6e32_v_f32m1_tuma __riscv_vlsseg6e32_v_f32m1_tum
#define vlsseg7e32_v_f32m1_tuma __riscv_vlsseg7e32_v_f32m1_tum
#define vlsseg8e32_v_f32m1_tuma __riscv_vlsseg8e32_v_f32m1_tum
#define vlsseg2e32_v_f32m2_tuma __riscv_vlsseg2e32_v_f32m2_tum
#define vlsseg3e32_v_f32m2_tuma __riscv_vlsseg3e32_v_f32m2_tum
#define vlsseg4e32_v_f32m2_tuma __riscv_vlsseg4e32_v_f32m2_tum
#define vlsseg2e32_v_f32m4_tuma __riscv_vlsseg2e32_v_f32m4_tum
#define vlsseg2e64_v_f64m1_tuma __riscv_vlsseg2e64_v_f64m1_tum
#define vlsseg3e64_v_f64m1_tuma __riscv_vlsseg3e64_v_f64m1_tum
#define vlsseg4e64_v_f64m1_tuma __riscv_vlsseg4e64_v_f64m1_tum
#define vlsseg5e64_v_f64m1_tuma __riscv_vlsseg5e64_v_f64m1_tum
#define vlsseg6e64_v_f64m1_tuma __riscv_vlsseg6e64_v_f64m1_tum
#define vlsseg7e64_v_f64m1_tuma __riscv_vlsseg7e64_v_f64m1_tum
#define vlsseg8e64_v_f64m1_tuma __riscv_vlsseg8e64_v_f64m1_tum
#define vlsseg2e64_v_f64m2_tuma __riscv_vlsseg2e64_v_f64m2_tum
#define vlsseg3e64_v_f64m2_tuma __riscv_vlsseg3e64_v_f64m2_tum
#define vlsseg4e64_v_f64m2_tuma __riscv_vlsseg4e64_v_f64m2_tum
#define vlsseg2e64_v_f64m4_tuma __riscv_vlsseg2e64_v_f64m4_tum
#define vlsseg2e8_v_i8mf8_tuma __riscv_vlsseg2e8_v_i8mf8_tum
#define vlsseg3e8_v_i8mf8_tuma __riscv_vlsseg3e8_v_i8mf8_tum
#define vlsseg4e8_v_i8mf8_tuma __riscv_vlsseg4e8_v_i8mf8_tum
#define vlsseg5e8_v_i8mf8_tuma __riscv_vlsseg5e8_v_i8mf8_tum
#define vlsseg6e8_v_i8mf8_tuma __riscv_vlsseg6e8_v_i8mf8_tum
#define vlsseg7e8_v_i8mf8_tuma __riscv_vlsseg7e8_v_i8mf8_tum
#define vlsseg8e8_v_i8mf8_tuma __riscv_vlsseg8e8_v_i8mf8_tum
#define vlsseg2e8_v_i8mf4_tuma __riscv_vlsseg2e8_v_i8mf4_tum
#define vlsseg3e8_v_i8mf4_tuma __riscv_vlsseg3e8_v_i8mf4_tum
#define vlsseg4e8_v_i8mf4_tuma __riscv_vlsseg4e8_v_i8mf4_tum
#define vlsseg5e8_v_i8mf4_tuma __riscv_vlsseg5e8_v_i8mf4_tum
#define vlsseg6e8_v_i8mf4_tuma __riscv_vlsseg6e8_v_i8mf4_tum
#define vlsseg7e8_v_i8mf4_tuma __riscv_vlsseg7e8_v_i8mf4_tum
#define vlsseg8e8_v_i8mf4_tuma __riscv_vlsseg8e8_v_i8mf4_tum
#define vlsseg2e8_v_i8mf2_tuma __riscv_vlsseg2e8_v_i8mf2_tum
#define vlsseg3e8_v_i8mf2_tuma __riscv_vlsseg3e8_v_i8mf2_tum
#define vlsseg4e8_v_i8mf2_tuma __riscv_vlsseg4e8_v_i8mf2_tum
#define vlsseg5e8_v_i8mf2_tuma __riscv_vlsseg5e8_v_i8mf2_tum
#define vlsseg6e8_v_i8mf2_tuma __riscv_vlsseg6e8_v_i8mf2_tum
#define vlsseg7e8_v_i8mf2_tuma __riscv_vlsseg7e8_v_i8mf2_tum
#define vlsseg8e8_v_i8mf2_tuma __riscv_vlsseg8e8_v_i8mf2_tum
#define vlsseg2e8_v_i8m1_tuma __riscv_vlsseg2e8_v_i8m1_tum
#define vlsseg3e8_v_i8m1_tuma __riscv_vlsseg3e8_v_i8m1_tum
#define vlsseg4e8_v_i8m1_tuma __riscv_vlsseg4e8_v_i8m1_tum
#define vlsseg5e8_v_i8m1_tuma __riscv_vlsseg5e8_v_i8m1_tum
#define vlsseg6e8_v_i8m1_tuma __riscv_vlsseg6e8_v_i8m1_tum
#define vlsseg7e8_v_i8m1_tuma __riscv_vlsseg7e8_v_i8m1_tum
#define vlsseg8e8_v_i8m1_tuma __riscv_vlsseg8e8_v_i8m1_tum
#define vlsseg2e8_v_i8m2_tuma __riscv_vlsseg2e8_v_i8m2_tum
#define vlsseg3e8_v_i8m2_tuma __riscv_vlsseg3e8_v_i8m2_tum
#define vlsseg4e8_v_i8m2_tuma __riscv_vlsseg4e8_v_i8m2_tum
#define vlsseg2e8_v_i8m4_tuma __riscv_vlsseg2e8_v_i8m4_tum
#define vlsseg2e16_v_i16mf4_tuma __riscv_vlsseg2e16_v_i16mf4_tum
#define vlsseg3e16_v_i16mf4_tuma __riscv_vlsseg3e16_v_i16mf4_tum
#define vlsseg4e16_v_i16mf4_tuma __riscv_vlsseg4e16_v_i16mf4_tum
#define vlsseg5e16_v_i16mf4_tuma __riscv_vlsseg5e16_v_i16mf4_tum
#define vlsseg6e16_v_i16mf4_tuma __riscv_vlsseg6e16_v_i16mf4_tum
#define vlsseg7e16_v_i16mf4_tuma __riscv_vlsseg7e16_v_i16mf4_tum
#define vlsseg8e16_v_i16mf4_tuma __riscv_vlsseg8e16_v_i16mf4_tum
#define vlsseg2e16_v_i16mf2_tuma __riscv_vlsseg2e16_v_i16mf2_tum
#define vlsseg3e16_v_i16mf2_tuma __riscv_vlsseg3e16_v_i16mf2_tum
#define vlsseg4e16_v_i16mf2_tuma __riscv_vlsseg4e16_v_i16mf2_tum
#define vlsseg5e16_v_i16mf2_tuma __riscv_vlsseg5e16_v_i16mf2_tum
#define vlsseg6e16_v_i16mf2_tuma __riscv_vlsseg6e16_v_i16mf2_tum
#define vlsseg7e16_v_i16mf2_tuma __riscv_vlsseg7e16_v_i16mf2_tum
#define vlsseg8e16_v_i16mf2_tuma __riscv_vlsseg8e16_v_i16mf2_tum
#define vlsseg2e16_v_i16m1_tuma __riscv_vlsseg2e16_v_i16m1_tum
#define vlsseg3e16_v_i16m1_tuma __riscv_vlsseg3e16_v_i16m1_tum
#define vlsseg4e16_v_i16m1_tuma __riscv_vlsseg4e16_v_i16m1_tum
#define vlsseg5e16_v_i16m1_tuma __riscv_vlsseg5e16_v_i16m1_tum
#define vlsseg6e16_v_i16m1_tuma __riscv_vlsseg6e16_v_i16m1_tum
#define vlsseg7e16_v_i16m1_tuma __riscv_vlsseg7e16_v_i16m1_tum
#define vlsseg8e16_v_i16m1_tuma __riscv_vlsseg8e16_v_i16m1_tum
#define vlsseg2e16_v_i16m2_tuma __riscv_vlsseg2e16_v_i16m2_tum
#define vlsseg3e16_v_i16m2_tuma __riscv_vlsseg3e16_v_i16m2_tum
#define vlsseg4e16_v_i16m2_tuma __riscv_vlsseg4e16_v_i16m2_tum
#define vlsseg2e16_v_i16m4_tuma __riscv_vlsseg2e16_v_i16m4_tum
#define vlsseg2e32_v_i32mf2_tuma __riscv_vlsseg2e32_v_i32mf2_tum
#define vlsseg3e32_v_i32mf2_tuma __riscv_vlsseg3e32_v_i32mf2_tum
#define vlsseg4e32_v_i32mf2_tuma __riscv_vlsseg4e32_v_i32mf2_tum
#define vlsseg5e32_v_i32mf2_tuma __riscv_vlsseg5e32_v_i32mf2_tum
#define vlsseg6e32_v_i32mf2_tuma __riscv_vlsseg6e32_v_i32mf2_tum
#define vlsseg7e32_v_i32mf2_tuma __riscv_vlsseg7e32_v_i32mf2_tum
#define vlsseg8e32_v_i32mf2_tuma __riscv_vlsseg8e32_v_i32mf2_tum
#define vlsseg2e32_v_i32m1_tuma __riscv_vlsseg2e32_v_i32m1_tum
#define vlsseg3e32_v_i32m1_tuma __riscv_vlsseg3e32_v_i32m1_tum
#define vlsseg4e32_v_i32m1_tuma __riscv_vlsseg4e32_v_i32m1_tum
#define vlsseg5e32_v_i32m1_tuma __riscv_vlsseg5e32_v_i32m1_tum
#define vlsseg6e32_v_i32m1_tuma __riscv_vlsseg6e32_v_i32m1_tum
#define vlsseg7e32_v_i32m1_tuma __riscv_vlsseg7e32_v_i32m1_tum
#define vlsseg8e32_v_i32m1_tuma __riscv_vlsseg8e32_v_i32m1_tum
#define vlsseg2e32_v_i32m2_tuma __riscv_vlsseg2e32_v_i32m2_tum
#define vlsseg3e32_v_i32m2_tuma __riscv_vlsseg3e32_v_i32m2_tum
#define vlsseg4e32_v_i32m2_tuma __riscv_vlsseg4e32_v_i32m2_tum
#define vlsseg2e32_v_i32m4_tuma __riscv_vlsseg2e32_v_i32m4_tum
#define vlsseg2e64_v_i64m1_tuma __riscv_vlsseg2e64_v_i64m1_tum
#define vlsseg3e64_v_i64m1_tuma __riscv_vlsseg3e64_v_i64m1_tum
#define vlsseg4e64_v_i64m1_tuma __riscv_vlsseg4e64_v_i64m1_tum
#define vlsseg5e64_v_i64m1_tuma __riscv_vlsseg5e64_v_i64m1_tum
#define vlsseg6e64_v_i64m1_tuma __riscv_vlsseg6e64_v_i64m1_tum
#define vlsseg7e64_v_i64m1_tuma __riscv_vlsseg7e64_v_i64m1_tum
#define vlsseg8e64_v_i64m1_tuma __riscv_vlsseg8e64_v_i64m1_tum
#define vlsseg2e64_v_i64m2_tuma __riscv_vlsseg2e64_v_i64m2_tum
#define vlsseg3e64_v_i64m2_tuma __riscv_vlsseg3e64_v_i64m2_tum
#define vlsseg4e64_v_i64m2_tuma __riscv_vlsseg4e64_v_i64m2_tum
#define vlsseg2e64_v_i64m4_tuma __riscv_vlsseg2e64_v_i64m4_tum
#define vlsseg2e8_v_u8mf8_tuma __riscv_vlsseg2e8_v_u8mf8_tum
#define vlsseg3e8_v_u8mf8_tuma __riscv_vlsseg3e8_v_u8mf8_tum
#define vlsseg4e8_v_u8mf8_tuma __riscv_vlsseg4e8_v_u8mf8_tum
#define vlsseg5e8_v_u8mf8_tuma __riscv_vlsseg5e8_v_u8mf8_tum
#define vlsseg6e8_v_u8mf8_tuma __riscv_vlsseg6e8_v_u8mf8_tum
#define vlsseg7e8_v_u8mf8_tuma __riscv_vlsseg7e8_v_u8mf8_tum
#define vlsseg8e8_v_u8mf8_tuma __riscv_vlsseg8e8_v_u8mf8_tum
#define vlsseg2e8_v_u8mf4_tuma __riscv_vlsseg2e8_v_u8mf4_tum
#define vlsseg3e8_v_u8mf4_tuma __riscv_vlsseg3e8_v_u8mf4_tum
#define vlsseg4e8_v_u8mf4_tuma __riscv_vlsseg4e8_v_u8mf4_tum
#define vlsseg5e8_v_u8mf4_tuma __riscv_vlsseg5e8_v_u8mf4_tum
#define vlsseg6e8_v_u8mf4_tuma __riscv_vlsseg6e8_v_u8mf4_tum
#define vlsseg7e8_v_u8mf4_tuma __riscv_vlsseg7e8_v_u8mf4_tum
#define vlsseg8e8_v_u8mf4_tuma __riscv_vlsseg8e8_v_u8mf4_tum
#define vlsseg2e8_v_u8mf2_tuma __riscv_vlsseg2e8_v_u8mf2_tum
#define vlsseg3e8_v_u8mf2_tuma __riscv_vlsseg3e8_v_u8mf2_tum
#define vlsseg4e8_v_u8mf2_tuma __riscv_vlsseg4e8_v_u8mf2_tum
#define vlsseg5e8_v_u8mf2_tuma __riscv_vlsseg5e8_v_u8mf2_tum
#define vlsseg6e8_v_u8mf2_tuma __riscv_vlsseg6e8_v_u8mf2_tum
#define vlsseg7e8_v_u8mf2_tuma __riscv_vlsseg7e8_v_u8mf2_tum
#define vlsseg8e8_v_u8mf2_tuma __riscv_vlsseg8e8_v_u8mf2_tum
#define vlsseg2e8_v_u8m1_tuma __riscv_vlsseg2e8_v_u8m1_tum
#define vlsseg3e8_v_u8m1_tuma __riscv_vlsseg3e8_v_u8m1_tum
#define vlsseg4e8_v_u8m1_tuma __riscv_vlsseg4e8_v_u8m1_tum
#define vlsseg5e8_v_u8m1_tuma __riscv_vlsseg5e8_v_u8m1_tum
#define vlsseg6e8_v_u8m1_tuma __riscv_vlsseg6e8_v_u8m1_tum
#define vlsseg7e8_v_u8m1_tuma __riscv_vlsseg7e8_v_u8m1_tum
#define vlsseg8e8_v_u8m1_tuma __riscv_vlsseg8e8_v_u8m1_tum
#define vlsseg2e8_v_u8m2_tuma __riscv_vlsseg2e8_v_u8m2_tum
#define vlsseg3e8_v_u8m2_tuma __riscv_vlsseg3e8_v_u8m2_tum
#define vlsseg4e8_v_u8m2_tuma __riscv_vlsseg4e8_v_u8m2_tum
#define vlsseg2e8_v_u8m4_tuma __riscv_vlsseg2e8_v_u8m4_tum
#define vlsseg2e16_v_u16mf4_tuma __riscv_vlsseg2e16_v_u16mf4_tum
#define vlsseg3e16_v_u16mf4_tuma __riscv_vlsseg3e16_v_u16mf4_tum
#define vlsseg4e16_v_u16mf4_tuma __riscv_vlsseg4e16_v_u16mf4_tum
#define vlsseg5e16_v_u16mf4_tuma __riscv_vlsseg5e16_v_u16mf4_tum
#define vlsseg6e16_v_u16mf4_tuma __riscv_vlsseg6e16_v_u16mf4_tum
#define vlsseg7e16_v_u16mf4_tuma __riscv_vlsseg7e16_v_u16mf4_tum
#define vlsseg8e16_v_u16mf4_tuma __riscv_vlsseg8e16_v_u16mf4_tum
#define vlsseg2e16_v_u16mf2_tuma __riscv_vlsseg2e16_v_u16mf2_tum
#define vlsseg3e16_v_u16mf2_tuma __riscv_vlsseg3e16_v_u16mf2_tum
#define vlsseg4e16_v_u16mf2_tuma __riscv_vlsseg4e16_v_u16mf2_tum
#define vlsseg5e16_v_u16mf2_tuma __riscv_vlsseg5e16_v_u16mf2_tum
#define vlsseg6e16_v_u16mf2_tuma __riscv_vlsseg6e16_v_u16mf2_tum
#define vlsseg7e16_v_u16mf2_tuma __riscv_vlsseg7e16_v_u16mf2_tum
#define vlsseg8e16_v_u16mf2_tuma __riscv_vlsseg8e16_v_u16mf2_tum
#define vlsseg2e16_v_u16m1_tuma __riscv_vlsseg2e16_v_u16m1_tum
#define vlsseg3e16_v_u16m1_tuma __riscv_vlsseg3e16_v_u16m1_tum
#define vlsseg4e16_v_u16m1_tuma __riscv_vlsseg4e16_v_u16m1_tum
#define vlsseg5e16_v_u16m1_tuma __riscv_vlsseg5e16_v_u16m1_tum
#define vlsseg6e16_v_u16m1_tuma __riscv_vlsseg6e16_v_u16m1_tum
#define vlsseg7e16_v_u16m1_tuma __riscv_vlsseg7e16_v_u16m1_tum
#define vlsseg8e16_v_u16m1_tuma __riscv_vlsseg8e16_v_u16m1_tum
#define vlsseg2e16_v_u16m2_tuma __riscv_vlsseg2e16_v_u16m2_tum
#define vlsseg3e16_v_u16m2_tuma __riscv_vlsseg3e16_v_u16m2_tum
#define vlsseg4e16_v_u16m2_tuma __riscv_vlsseg4e16_v_u16m2_tum
#define vlsseg2e16_v_u16m4_tuma __riscv_vlsseg2e16_v_u16m4_tum
#define vlsseg2e32_v_u32mf2_tuma __riscv_vlsseg2e32_v_u32mf2_tum
#define vlsseg3e32_v_u32mf2_tuma __riscv_vlsseg3e32_v_u32mf2_tum
#define vlsseg4e32_v_u32mf2_tuma __riscv_vlsseg4e32_v_u32mf2_tum
#define vlsseg5e32_v_u32mf2_tuma __riscv_vlsseg5e32_v_u32mf2_tum
#define vlsseg6e32_v_u32mf2_tuma __riscv_vlsseg6e32_v_u32mf2_tum
#define vlsseg7e32_v_u32mf2_tuma __riscv_vlsseg7e32_v_u32mf2_tum
#define vlsseg8e32_v_u32mf2_tuma __riscv_vlsseg8e32_v_u32mf2_tum
#define vlsseg2e32_v_u32m1_tuma __riscv_vlsseg2e32_v_u32m1_tum
#define vlsseg3e32_v_u32m1_tuma __riscv_vlsseg3e32_v_u32m1_tum
#define vlsseg4e32_v_u32m1_tuma __riscv_vlsseg4e32_v_u32m1_tum
#define vlsseg5e32_v_u32m1_tuma __riscv_vlsseg5e32_v_u32m1_tum
#define vlsseg6e32_v_u32m1_tuma __riscv_vlsseg6e32_v_u32m1_tum
#define vlsseg7e32_v_u32m1_tuma __riscv_vlsseg7e32_v_u32m1_tum
#define vlsseg8e32_v_u32m1_tuma __riscv_vlsseg8e32_v_u32m1_tum
#define vlsseg2e32_v_u32m2_tuma __riscv_vlsseg2e32_v_u32m2_tum
#define vlsseg3e32_v_u32m2_tuma __riscv_vlsseg3e32_v_u32m2_tum
#define vlsseg4e32_v_u32m2_tuma __riscv_vlsseg4e32_v_u32m2_tum
#define vlsseg2e32_v_u32m4_tuma __riscv_vlsseg2e32_v_u32m4_tum
#define vlsseg2e64_v_u64m1_tuma __riscv_vlsseg2e64_v_u64m1_tum
#define vlsseg3e64_v_u64m1_tuma __riscv_vlsseg3e64_v_u64m1_tum
#define vlsseg4e64_v_u64m1_tuma __riscv_vlsseg4e64_v_u64m1_tum
#define vlsseg5e64_v_u64m1_tuma __riscv_vlsseg5e64_v_u64m1_tum
#define vlsseg6e64_v_u64m1_tuma __riscv_vlsseg6e64_v_u64m1_tum
#define vlsseg7e64_v_u64m1_tuma __riscv_vlsseg7e64_v_u64m1_tum
#define vlsseg8e64_v_u64m1_tuma __riscv_vlsseg8e64_v_u64m1_tum
#define vlsseg2e64_v_u64m2_tuma __riscv_vlsseg2e64_v_u64m2_tum
#define vlsseg3e64_v_u64m2_tuma __riscv_vlsseg3e64_v_u64m2_tum
#define vlsseg4e64_v_u64m2_tuma __riscv_vlsseg4e64_v_u64m2_tum
#define vlsseg2e64_v_u64m4_tuma __riscv_vlsseg2e64_v_u64m4_tum
// masked functions
#define vlsseg2e16_v_f16mf4_tumu __riscv_vlsseg2e16_v_f16mf4_tumu
#define vlsseg3e16_v_f16mf4_tumu __riscv_vlsseg3e16_v_f16mf4_tumu
#define vlsseg4e16_v_f16mf4_tumu __riscv_vlsseg4e16_v_f16mf4_tumu
#define vlsseg5e16_v_f16mf4_tumu __riscv_vlsseg5e16_v_f16mf4_tumu
#define vlsseg6e16_v_f16mf4_tumu __riscv_vlsseg6e16_v_f16mf4_tumu
#define vlsseg7e16_v_f16mf4_tumu __riscv_vlsseg7e16_v_f16mf4_tumu
#define vlsseg8e16_v_f16mf4_tumu __riscv_vlsseg8e16_v_f16mf4_tumu
#define vlsseg2e16_v_f16mf2_tumu __riscv_vlsseg2e16_v_f16mf2_tumu
#define vlsseg3e16_v_f16mf2_tumu __riscv_vlsseg3e16_v_f16mf2_tumu
#define vlsseg4e16_v_f16mf2_tumu __riscv_vlsseg4e16_v_f16mf2_tumu
#define vlsseg5e16_v_f16mf2_tumu __riscv_vlsseg5e16_v_f16mf2_tumu
#define vlsseg6e16_v_f16mf2_tumu __riscv_vlsseg6e16_v_f16mf2_tumu
#define vlsseg7e16_v_f16mf2_tumu __riscv_vlsseg7e16_v_f16mf2_tumu
#define vlsseg8e16_v_f16mf2_tumu __riscv_vlsseg8e16_v_f16mf2_tumu
#define vlsseg2e16_v_f16m1_tumu __riscv_vlsseg2e16_v_f16m1_tumu
#define vlsseg3e16_v_f16m1_tumu __riscv_vlsseg3e16_v_f16m1_tumu
#define vlsseg4e16_v_f16m1_tumu __riscv_vlsseg4e16_v_f16m1_tumu
#define vlsseg5e16_v_f16m1_tumu __riscv_vlsseg5e16_v_f16m1_tumu
#define vlsseg6e16_v_f16m1_tumu __riscv_vlsseg6e16_v_f16m1_tumu
#define vlsseg7e16_v_f16m1_tumu __riscv_vlsseg7e16_v_f16m1_tumu
#define vlsseg8e16_v_f16m1_tumu __riscv_vlsseg8e16_v_f16m1_tumu
#define vlsseg2e16_v_f16m2_tumu __riscv_vlsseg2e16_v_f16m2_tumu
#define vlsseg3e16_v_f16m2_tumu __riscv_vlsseg3e16_v_f16m2_tumu
#define vlsseg4e16_v_f16m2_tumu __riscv_vlsseg4e16_v_f16m2_tumu
#define vlsseg2e16_v_f16m4_tumu __riscv_vlsseg2e16_v_f16m4_tumu
#define vlsseg2e32_v_f32mf2_tumu __riscv_vlsseg2e32_v_f32mf2_tumu
#define vlsseg3e32_v_f32mf2_tumu __riscv_vlsseg3e32_v_f32mf2_tumu
#define vlsseg4e32_v_f32mf2_tumu __riscv_vlsseg4e32_v_f32mf2_tumu
#define vlsseg5e32_v_f32mf2_tumu __riscv_vlsseg5e32_v_f32mf2_tumu
#define vlsseg6e32_v_f32mf2_tumu __riscv_vlsseg6e32_v_f32mf2_tumu
#define vlsseg7e32_v_f32mf2_tumu __riscv_vlsseg7e32_v_f32mf2_tumu
#define vlsseg8e32_v_f32mf2_tumu __riscv_vlsseg8e32_v_f32mf2_tumu
#define vlsseg2e32_v_f32m1_tumu __riscv_vlsseg2e32_v_f32m1_tumu
#define vlsseg3e32_v_f32m1_tumu __riscv_vlsseg3e32_v_f32m1_tumu
#define vlsseg4e32_v_f32m1_tumu __riscv_vlsseg4e32_v_f32m1_tumu
#define vlsseg5e32_v_f32m1_tumu __riscv_vlsseg5e32_v_f32m1_tumu
#define vlsseg6e32_v_f32m1_tumu __riscv_vlsseg6e32_v_f32m1_tumu
#define vlsseg7e32_v_f32m1_tumu __riscv_vlsseg7e32_v_f32m1_tumu
#define vlsseg8e32_v_f32m1_tumu __riscv_vlsseg8e32_v_f32m1_tumu
#define vlsseg2e32_v_f32m2_tumu __riscv_vlsseg2e32_v_f32m2_tumu
#define vlsseg3e32_v_f32m2_tumu __riscv_vlsseg3e32_v_f32m2_tumu
#define vlsseg4e32_v_f32m2_tumu __riscv_vlsseg4e32_v_f32m2_tumu
#define vlsseg2e32_v_f32m4_tumu __riscv_vlsseg2e32_v_f32m4_tumu
#define vlsseg2e64_v_f64m1_tumu __riscv_vlsseg2e64_v_f64m1_tumu
#define vlsseg3e64_v_f64m1_tumu __riscv_vlsseg3e64_v_f64m1_tumu
#define vlsseg4e64_v_f64m1_tumu __riscv_vlsseg4e64_v_f64m1_tumu
#define vlsseg5e64_v_f64m1_tumu __riscv_vlsseg5e64_v_f64m1_tumu
#define vlsseg6e64_v_f64m1_tumu __riscv_vlsseg6e64_v_f64m1_tumu
#define vlsseg7e64_v_f64m1_tumu __riscv_vlsseg7e64_v_f64m1_tumu
#define vlsseg8e64_v_f64m1_tumu __riscv_vlsseg8e64_v_f64m1_tumu
#define vlsseg2e64_v_f64m2_tumu __riscv_vlsseg2e64_v_f64m2_tumu
#define vlsseg3e64_v_f64m2_tumu __riscv_vlsseg3e64_v_f64m2_tumu
#define vlsseg4e64_v_f64m2_tumu __riscv_vlsseg4e64_v_f64m2_tumu
#define vlsseg2e64_v_f64m4_tumu __riscv_vlsseg2e64_v_f64m4_tumu
#define vlsseg2e8_v_i8mf8_tumu __riscv_vlsseg2e8_v_i8mf8_tumu
#define vlsseg3e8_v_i8mf8_tumu __riscv_vlsseg3e8_v_i8mf8_tumu
#define vlsseg4e8_v_i8mf8_tumu __riscv_vlsseg4e8_v_i8mf8_tumu
#define vlsseg5e8_v_i8mf8_tumu __riscv_vlsseg5e8_v_i8mf8_tumu
#define vlsseg6e8_v_i8mf8_tumu __riscv_vlsseg6e8_v_i8mf8_tumu
#define vlsseg7e8_v_i8mf8_tumu __riscv_vlsseg7e8_v_i8mf8_tumu
#define vlsseg8e8_v_i8mf8_tumu __riscv_vlsseg8e8_v_i8mf8_tumu
#define vlsseg2e8_v_i8mf4_tumu __riscv_vlsseg2e8_v_i8mf4_tumu
#define vlsseg3e8_v_i8mf4_tumu __riscv_vlsseg3e8_v_i8mf4_tumu
#define vlsseg4e8_v_i8mf4_tumu __riscv_vlsseg4e8_v_i8mf4_tumu
#define vlsseg5e8_v_i8mf4_tumu __riscv_vlsseg5e8_v_i8mf4_tumu
#define vlsseg6e8_v_i8mf4_tumu __riscv_vlsseg6e8_v_i8mf4_tumu
#define vlsseg7e8_v_i8mf4_tumu __riscv_vlsseg7e8_v_i8mf4_tumu
#define vlsseg8e8_v_i8mf4_tumu __riscv_vlsseg8e8_v_i8mf4_tumu
#define vlsseg2e8_v_i8mf2_tumu __riscv_vlsseg2e8_v_i8mf2_tumu
#define vlsseg3e8_v_i8mf2_tumu __riscv_vlsseg3e8_v_i8mf2_tumu
#define vlsseg4e8_v_i8mf2_tumu __riscv_vlsseg4e8_v_i8mf2_tumu
#define vlsseg5e8_v_i8mf2_tumu __riscv_vlsseg5e8_v_i8mf2_tumu
#define vlsseg6e8_v_i8mf2_tumu __riscv_vlsseg6e8_v_i8mf2_tumu
#define vlsseg7e8_v_i8mf2_tumu __riscv_vlsseg7e8_v_i8mf2_tumu
#define vlsseg8e8_v_i8mf2_tumu __riscv_vlsseg8e8_v_i8mf2_tumu
#define vlsseg2e8_v_i8m1_tumu __riscv_vlsseg2e8_v_i8m1_tumu
#define vlsseg3e8_v_i8m1_tumu __riscv_vlsseg3e8_v_i8m1_tumu
#define vlsseg4e8_v_i8m1_tumu __riscv_vlsseg4e8_v_i8m1_tumu
#define vlsseg5e8_v_i8m1_tumu __riscv_vlsseg5e8_v_i8m1_tumu
#define vlsseg6e8_v_i8m1_tumu __riscv_vlsseg6e8_v_i8m1_tumu
#define vlsseg7e8_v_i8m1_tumu __riscv_vlsseg7e8_v_i8m1_tumu
#define vlsseg8e8_v_i8m1_tumu __riscv_vlsseg8e8_v_i8m1_tumu
#define vlsseg2e8_v_i8m2_tumu __riscv_vlsseg2e8_v_i8m2_tumu
#define vlsseg3e8_v_i8m2_tumu __riscv_vlsseg3e8_v_i8m2_tumu
#define vlsseg4e8_v_i8m2_tumu __riscv_vlsseg4e8_v_i8m2_tumu
#define vlsseg2e8_v_i8m4_tumu __riscv_vlsseg2e8_v_i8m4_tumu
#define vlsseg2e16_v_i16mf4_tumu __riscv_vlsseg2e16_v_i16mf4_tumu
#define vlsseg3e16_v_i16mf4_tumu __riscv_vlsseg3e16_v_i16mf4_tumu
#define vlsseg4e16_v_i16mf4_tumu __riscv_vlsseg4e16_v_i16mf4_tumu
#define vlsseg5e16_v_i16mf4_tumu __riscv_vlsseg5e16_v_i16mf4_tumu
#define vlsseg6e16_v_i16mf4_tumu __riscv_vlsseg6e16_v_i16mf4_tumu
#define vlsseg7e16_v_i16mf4_tumu __riscv_vlsseg7e16_v_i16mf4_tumu
#define vlsseg8e16_v_i16mf4_tumu __riscv_vlsseg8e16_v_i16mf4_tumu
#define vlsseg2e16_v_i16mf2_tumu __riscv_vlsseg2e16_v_i16mf2_tumu
#define vlsseg3e16_v_i16mf2_tumu __riscv_vlsseg3e16_v_i16mf2_tumu
#define vlsseg4e16_v_i16mf2_tumu __riscv_vlsseg4e16_v_i16mf2_tumu
#define vlsseg5e16_v_i16mf2_tumu __riscv_vlsseg5e16_v_i16mf2_tumu
#define vlsseg6e16_v_i16mf2_tumu __riscv_vlsseg6e16_v_i16mf2_tumu
#define vlsseg7e16_v_i16mf2_tumu __riscv_vlsseg7e16_v_i16mf2_tumu
#define vlsseg8e16_v_i16mf2_tumu __riscv_vlsseg8e16_v_i16mf2_tumu
#define vlsseg2e16_v_i16m1_tumu __riscv_vlsseg2e16_v_i16m1_tumu
#define vlsseg3e16_v_i16m1_tumu __riscv_vlsseg3e16_v_i16m1_tumu
#define vlsseg4e16_v_i16m1_tumu __riscv_vlsseg4e16_v_i16m1_tumu
#define vlsseg5e16_v_i16m1_tumu __riscv_vlsseg5e16_v_i16m1_tumu
#define vlsseg6e16_v_i16m1_tumu __riscv_vlsseg6e16_v_i16m1_tumu
#define vlsseg7e16_v_i16m1_tumu __riscv_vlsseg7e16_v_i16m1_tumu
#define vlsseg8e16_v_i16m1_tumu __riscv_vlsseg8e16_v_i16m1_tumu
#define vlsseg2e16_v_i16m2_tumu __riscv_vlsseg2e16_v_i16m2_tumu
#define vlsseg3e16_v_i16m2_tumu __riscv_vlsseg3e16_v_i16m2_tumu
#define vlsseg4e16_v_i16m2_tumu __riscv_vlsseg4e16_v_i16m2_tumu
#define vlsseg2e16_v_i16m4_tumu __riscv_vlsseg2e16_v_i16m4_tumu
#define vlsseg2e32_v_i32mf2_tumu __riscv_vlsseg2e32_v_i32mf2_tumu
#define vlsseg3e32_v_i32mf2_tumu __riscv_vlsseg3e32_v_i32mf2_tumu
#define vlsseg4e32_v_i32mf2_tumu __riscv_vlsseg4e32_v_i32mf2_tumu
#define vlsseg5e32_v_i32mf2_tumu __riscv_vlsseg5e32_v_i32mf2_tumu
#define vlsseg6e32_v_i32mf2_tumu __riscv_vlsseg6e32_v_i32mf2_tumu
#define vlsseg7e32_v_i32mf2_tumu __riscv_vlsseg7e32_v_i32mf2_tumu
#define vlsseg8e32_v_i32mf2_tumu __riscv_vlsseg8e32_v_i32mf2_tumu
#define vlsseg2e32_v_i32m1_tumu __riscv_vlsseg2e32_v_i32m1_tumu
#define vlsseg3e32_v_i32m1_tumu __riscv_vlsseg3e32_v_i32m1_tumu
#define vlsseg4e32_v_i32m1_tumu __riscv_vlsseg4e32_v_i32m1_tumu
#define vlsseg5e32_v_i32m1_tumu __riscv_vlsseg5e32_v_i32m1_tumu
#define vlsseg6e32_v_i32m1_tumu __riscv_vlsseg6e32_v_i32m1_tumu
#define vlsseg7e32_v_i32m1_tumu __riscv_vlsseg7e32_v_i32m1_tumu
#define vlsseg8e32_v_i32m1_tumu __riscv_vlsseg8e32_v_i32m1_tumu
#define vlsseg2e32_v_i32m2_tumu __riscv_vlsseg2e32_v_i32m2_tumu
#define vlsseg3e32_v_i32m2_tumu __riscv_vlsseg3e32_v_i32m2_tumu
#define vlsseg4e32_v_i32m2_tumu __riscv_vlsseg4e32_v_i32m2_tumu
#define vlsseg2e32_v_i32m4_tumu __riscv_vlsseg2e32_v_i32m4_tumu
#define vlsseg2e64_v_i64m1_tumu __riscv_vlsseg2e64_v_i64m1_tumu
#define vlsseg3e64_v_i64m1_tumu __riscv_vlsseg3e64_v_i64m1_tumu
#define vlsseg4e64_v_i64m1_tumu __riscv_vlsseg4e64_v_i64m1_tumu
#define vlsseg5e64_v_i64m1_tumu __riscv_vlsseg5e64_v_i64m1_tumu
#define vlsseg6e64_v_i64m1_tumu __riscv_vlsseg6e64_v_i64m1_tumu
#define vlsseg7e64_v_i64m1_tumu __riscv_vlsseg7e64_v_i64m1_tumu
#define vlsseg8e64_v_i64m1_tumu __riscv_vlsseg8e64_v_i64m1_tumu
#define vlsseg2e64_v_i64m2_tumu __riscv_vlsseg2e64_v_i64m2_tumu
#define vlsseg3e64_v_i64m2_tumu __riscv_vlsseg3e64_v_i64m2_tumu
#define vlsseg4e64_v_i64m2_tumu __riscv_vlsseg4e64_v_i64m2_tumu
#define vlsseg2e64_v_i64m4_tumu __riscv_vlsseg2e64_v_i64m4_tumu
#define vlsseg2e8_v_u8mf8_tumu __riscv_vlsseg2e8_v_u8mf8_tumu
#define vlsseg3e8_v_u8mf8_tumu __riscv_vlsseg3e8_v_u8mf8_tumu
#define vlsseg4e8_v_u8mf8_tumu __riscv_vlsseg4e8_v_u8mf8_tumu
#define vlsseg5e8_v_u8mf8_tumu __riscv_vlsseg5e8_v_u8mf8_tumu
#define vlsseg6e8_v_u8mf8_tumu __riscv_vlsseg6e8_v_u8mf8_tumu
#define vlsseg7e8_v_u8mf8_tumu __riscv_vlsseg7e8_v_u8mf8_tumu
#define vlsseg8e8_v_u8mf8_tumu __riscv_vlsseg8e8_v_u8mf8_tumu
#define vlsseg2e8_v_u8mf4_tumu __riscv_vlsseg2e8_v_u8mf4_tumu
#define vlsseg3e8_v_u8mf4_tumu __riscv_vlsseg3e8_v_u8mf4_tumu
#define vlsseg4e8_v_u8mf4_tumu __riscv_vlsseg4e8_v_u8mf4_tumu
#define vlsseg5e8_v_u8mf4_tumu __riscv_vlsseg5e8_v_u8mf4_tumu
#define vlsseg6e8_v_u8mf4_tumu __riscv_vlsseg6e8_v_u8mf4_tumu
#define vlsseg7e8_v_u8mf4_tumu __riscv_vlsseg7e8_v_u8mf4_tumu
#define vlsseg8e8_v_u8mf4_tumu __riscv_vlsseg8e8_v_u8mf4_tumu
#define vlsseg2e8_v_u8mf2_tumu __riscv_vlsseg2e8_v_u8mf2_tumu
#define vlsseg3e8_v_u8mf2_tumu __riscv_vlsseg3e8_v_u8mf2_tumu
#define vlsseg4e8_v_u8mf2_tumu __riscv_vlsseg4e8_v_u8mf2_tumu
#define vlsseg5e8_v_u8mf2_tumu __riscv_vlsseg5e8_v_u8mf2_tumu
#define vlsseg6e8_v_u8mf2_tumu __riscv_vlsseg6e8_v_u8mf2_tumu
#define vlsseg7e8_v_u8mf2_tumu __riscv_vlsseg7e8_v_u8mf2_tumu
#define vlsseg8e8_v_u8mf2_tumu __riscv_vlsseg8e8_v_u8mf2_tumu
#define vlsseg2e8_v_u8m1_tumu __riscv_vlsseg2e8_v_u8m1_tumu
#define vlsseg3e8_v_u8m1_tumu __riscv_vlsseg3e8_v_u8m1_tumu
#define vlsseg4e8_v_u8m1_tumu __riscv_vlsseg4e8_v_u8m1_tumu
#define vlsseg5e8_v_u8m1_tumu __riscv_vlsseg5e8_v_u8m1_tumu
#define vlsseg6e8_v_u8m1_tumu __riscv_vlsseg6e8_v_u8m1_tumu
#define vlsseg7e8_v_u8m1_tumu __riscv_vlsseg7e8_v_u8m1_tumu
#define vlsseg8e8_v_u8m1_tumu __riscv_vlsseg8e8_v_u8m1_tumu
#define vlsseg2e8_v_u8m2_tumu __riscv_vlsseg2e8_v_u8m2_tumu
#define vlsseg3e8_v_u8m2_tumu __riscv_vlsseg3e8_v_u8m2_tumu
#define vlsseg4e8_v_u8m2_tumu __riscv_vlsseg4e8_v_u8m2_tumu
#define vlsseg2e8_v_u8m4_tumu __riscv_vlsseg2e8_v_u8m4_tumu
#define vlsseg2e16_v_u16mf4_tumu __riscv_vlsseg2e16_v_u16mf4_tumu
#define vlsseg3e16_v_u16mf4_tumu __riscv_vlsseg3e16_v_u16mf4_tumu
#define vlsseg4e16_v_u16mf4_tumu __riscv_vlsseg4e16_v_u16mf4_tumu
#define vlsseg5e16_v_u16mf4_tumu __riscv_vlsseg5e16_v_u16mf4_tumu
#define vlsseg6e16_v_u16mf4_tumu __riscv_vlsseg6e16_v_u16mf4_tumu
#define vlsseg7e16_v_u16mf4_tumu __riscv_vlsseg7e16_v_u16mf4_tumu
#define vlsseg8e16_v_u16mf4_tumu __riscv_vlsseg8e16_v_u16mf4_tumu
#define vlsseg2e16_v_u16mf2_tumu __riscv_vlsseg2e16_v_u16mf2_tumu
#define vlsseg3e16_v_u16mf2_tumu __riscv_vlsseg3e16_v_u16mf2_tumu
#define vlsseg4e16_v_u16mf2_tumu __riscv_vlsseg4e16_v_u16mf2_tumu
#define vlsseg5e16_v_u16mf2_tumu __riscv_vlsseg5e16_v_u16mf2_tumu
#define vlsseg6e16_v_u16mf2_tumu __riscv_vlsseg6e16_v_u16mf2_tumu
#define vlsseg7e16_v_u16mf2_tumu __riscv_vlsseg7e16_v_u16mf2_tumu
#define vlsseg8e16_v_u16mf2_tumu __riscv_vlsseg8e16_v_u16mf2_tumu
#define vlsseg2e16_v_u16m1_tumu __riscv_vlsseg2e16_v_u16m1_tumu
#define vlsseg3e16_v_u16m1_tumu __riscv_vlsseg3e16_v_u16m1_tumu
#define vlsseg4e16_v_u16m1_tumu __riscv_vlsseg4e16_v_u16m1_tumu
#define vlsseg5e16_v_u16m1_tumu __riscv_vlsseg5e16_v_u16m1_tumu
#define vlsseg6e16_v_u16m1_tumu __riscv_vlsseg6e16_v_u16m1_tumu
#define vlsseg7e16_v_u16m1_tumu __riscv_vlsseg7e16_v_u16m1_tumu
#define vlsseg8e16_v_u16m1_tumu __riscv_vlsseg8e16_v_u16m1_tumu
#define vlsseg2e16_v_u16m2_tumu __riscv_vlsseg2e16_v_u16m2_tumu
#define vlsseg3e16_v_u16m2_tumu __riscv_vlsseg3e16_v_u16m2_tumu
#define vlsseg4e16_v_u16m2_tumu __riscv_vlsseg4e16_v_u16m2_tumu
#define vlsseg2e16_v_u16m4_tumu __riscv_vlsseg2e16_v_u16m4_tumu
#define vlsseg2e32_v_u32mf2_tumu __riscv_vlsseg2e32_v_u32mf2_tumu
#define vlsseg3e32_v_u32mf2_tumu __riscv_vlsseg3e32_v_u32mf2_tumu
#define vlsseg4e32_v_u32mf2_tumu __riscv_vlsseg4e32_v_u32mf2_tumu
#define vlsseg5e32_v_u32mf2_tumu __riscv_vlsseg5e32_v_u32mf2_tumu
#define vlsseg6e32_v_u32mf2_tumu __riscv_vlsseg6e32_v_u32mf2_tumu
#define vlsseg7e32_v_u32mf2_tumu __riscv_vlsseg7e32_v_u32mf2_tumu
#define vlsseg8e32_v_u32mf2_tumu __riscv_vlsseg8e32_v_u32mf2_tumu
#define vlsseg2e32_v_u32m1_tumu __riscv_vlsseg2e32_v_u32m1_tumu
#define vlsseg3e32_v_u32m1_tumu __riscv_vlsseg3e32_v_u32m1_tumu
#define vlsseg4e32_v_u32m1_tumu __riscv_vlsseg4e32_v_u32m1_tumu
#define vlsseg5e32_v_u32m1_tumu __riscv_vlsseg5e32_v_u32m1_tumu
#define vlsseg6e32_v_u32m1_tumu __riscv_vlsseg6e32_v_u32m1_tumu
#define vlsseg7e32_v_u32m1_tumu __riscv_vlsseg7e32_v_u32m1_tumu
#define vlsseg8e32_v_u32m1_tumu __riscv_vlsseg8e32_v_u32m1_tumu
#define vlsseg2e32_v_u32m2_tumu __riscv_vlsseg2e32_v_u32m2_tumu
#define vlsseg3e32_v_u32m2_tumu __riscv_vlsseg3e32_v_u32m2_tumu
#define vlsseg4e32_v_u32m2_tumu __riscv_vlsseg4e32_v_u32m2_tumu
#define vlsseg2e32_v_u32m4_tumu __riscv_vlsseg2e32_v_u32m4_tumu
#define vlsseg2e64_v_u64m1_tumu __riscv_vlsseg2e64_v_u64m1_tumu
#define vlsseg3e64_v_u64m1_tumu __riscv_vlsseg3e64_v_u64m1_tumu
#define vlsseg4e64_v_u64m1_tumu __riscv_vlsseg4e64_v_u64m1_tumu
#define vlsseg5e64_v_u64m1_tumu __riscv_vlsseg5e64_v_u64m1_tumu
#define vlsseg6e64_v_u64m1_tumu __riscv_vlsseg6e64_v_u64m1_tumu
#define vlsseg7e64_v_u64m1_tumu __riscv_vlsseg7e64_v_u64m1_tumu
#define vlsseg8e64_v_u64m1_tumu __riscv_vlsseg8e64_v_u64m1_tumu
#define vlsseg2e64_v_u64m2_tumu __riscv_vlsseg2e64_v_u64m2_tumu
#define vlsseg3e64_v_u64m2_tumu __riscv_vlsseg3e64_v_u64m2_tumu
#define vlsseg4e64_v_u64m2_tumu __riscv_vlsseg4e64_v_u64m2_tumu
#define vlsseg2e64_v_u64m4_tumu __riscv_vlsseg2e64_v_u64m4_tumu
// masked functions
#define vlsseg2e16_v_f16mf4_tama __riscv_vlsseg2e16_v_f16mf4_m
#define vlsseg3e16_v_f16mf4_tama __riscv_vlsseg3e16_v_f16mf4_m
#define vlsseg4e16_v_f16mf4_tama __riscv_vlsseg4e16_v_f16mf4_m
#define vlsseg5e16_v_f16mf4_tama __riscv_vlsseg5e16_v_f16mf4_m
#define vlsseg6e16_v_f16mf4_tama __riscv_vlsseg6e16_v_f16mf4_m
#define vlsseg7e16_v_f16mf4_tama __riscv_vlsseg7e16_v_f16mf4_m
#define vlsseg8e16_v_f16mf4_tama __riscv_vlsseg8e16_v_f16mf4_m
#define vlsseg2e16_v_f16mf2_tama __riscv_vlsseg2e16_v_f16mf2_m
#define vlsseg3e16_v_f16mf2_tama __riscv_vlsseg3e16_v_f16mf2_m
#define vlsseg4e16_v_f16mf2_tama __riscv_vlsseg4e16_v_f16mf2_m
#define vlsseg5e16_v_f16mf2_tama __riscv_vlsseg5e16_v_f16mf2_m
#define vlsseg6e16_v_f16mf2_tama __riscv_vlsseg6e16_v_f16mf2_m
#define vlsseg7e16_v_f16mf2_tama __riscv_vlsseg7e16_v_f16mf2_m
#define vlsseg8e16_v_f16mf2_tama __riscv_vlsseg8e16_v_f16mf2_m
#define vlsseg2e16_v_f16m1_tama __riscv_vlsseg2e16_v_f16m1_m
#define vlsseg3e16_v_f16m1_tama __riscv_vlsseg3e16_v_f16m1_m
#define vlsseg4e16_v_f16m1_tama __riscv_vlsseg4e16_v_f16m1_m
#define vlsseg5e16_v_f16m1_tama __riscv_vlsseg5e16_v_f16m1_m
#define vlsseg6e16_v_f16m1_tama __riscv_vlsseg6e16_v_f16m1_m
#define vlsseg7e16_v_f16m1_tama __riscv_vlsseg7e16_v_f16m1_m
#define vlsseg8e16_v_f16m1_tama __riscv_vlsseg8e16_v_f16m1_m
#define vlsseg2e16_v_f16m2_tama __riscv_vlsseg2e16_v_f16m2_m
#define vlsseg3e16_v_f16m2_tama __riscv_vlsseg3e16_v_f16m2_m
#define vlsseg4e16_v_f16m2_tama __riscv_vlsseg4e16_v_f16m2_m
#define vlsseg2e16_v_f16m4_tama __riscv_vlsseg2e16_v_f16m4_m
#define vlsseg2e32_v_f32mf2_tama __riscv_vlsseg2e32_v_f32mf2_m
#define vlsseg3e32_v_f32mf2_tama __riscv_vlsseg3e32_v_f32mf2_m
#define vlsseg4e32_v_f32mf2_tama __riscv_vlsseg4e32_v_f32mf2_m
#define vlsseg5e32_v_f32mf2_tama __riscv_vlsseg5e32_v_f32mf2_m
#define vlsseg6e32_v_f32mf2_tama __riscv_vlsseg6e32_v_f32mf2_m
#define vlsseg7e32_v_f32mf2_tama __riscv_vlsseg7e32_v_f32mf2_m
#define vlsseg8e32_v_f32mf2_tama __riscv_vlsseg8e32_v_f32mf2_m
#define vlsseg2e32_v_f32m1_tama __riscv_vlsseg2e32_v_f32m1_m
#define vlsseg3e32_v_f32m1_tama __riscv_vlsseg3e32_v_f32m1_m
#define vlsseg4e32_v_f32m1_tama __riscv_vlsseg4e32_v_f32m1_m
#define vlsseg5e32_v_f32m1_tama __riscv_vlsseg5e32_v_f32m1_m
#define vlsseg6e32_v_f32m1_tama __riscv_vlsseg6e32_v_f32m1_m
#define vlsseg7e32_v_f32m1_tama __riscv_vlsseg7e32_v_f32m1_m
#define vlsseg8e32_v_f32m1_tama __riscv_vlsseg8e32_v_f32m1_m
#define vlsseg2e32_v_f32m2_tama __riscv_vlsseg2e32_v_f32m2_m
#define vlsseg3e32_v_f32m2_tama __riscv_vlsseg3e32_v_f32m2_m
#define vlsseg4e32_v_f32m2_tama __riscv_vlsseg4e32_v_f32m2_m
#define vlsseg2e32_v_f32m4_tama __riscv_vlsseg2e32_v_f32m4_m
#define vlsseg2e64_v_f64m1_tama __riscv_vlsseg2e64_v_f64m1_m
#define vlsseg3e64_v_f64m1_tama __riscv_vlsseg3e64_v_f64m1_m
#define vlsseg4e64_v_f64m1_tama __riscv_vlsseg4e64_v_f64m1_m
#define vlsseg5e64_v_f64m1_tama __riscv_vlsseg5e64_v_f64m1_m
#define vlsseg6e64_v_f64m1_tama __riscv_vlsseg6e64_v_f64m1_m
#define vlsseg7e64_v_f64m1_tama __riscv_vlsseg7e64_v_f64m1_m
#define vlsseg8e64_v_f64m1_tama __riscv_vlsseg8e64_v_f64m1_m
#define vlsseg2e64_v_f64m2_tama __riscv_vlsseg2e64_v_f64m2_m
#define vlsseg3e64_v_f64m2_tama __riscv_vlsseg3e64_v_f64m2_m
#define vlsseg4e64_v_f64m2_tama __riscv_vlsseg4e64_v_f64m2_m
#define vlsseg2e64_v_f64m4_tama __riscv_vlsseg2e64_v_f64m4_m
#define vlsseg2e8_v_i8mf8_tama __riscv_vlsseg2e8_v_i8mf8_m
#define vlsseg3e8_v_i8mf8_tama __riscv_vlsseg3e8_v_i8mf8_m
#define vlsseg4e8_v_i8mf8_tama __riscv_vlsseg4e8_v_i8mf8_m
#define vlsseg5e8_v_i8mf8_tama __riscv_vlsseg5e8_v_i8mf8_m
#define vlsseg6e8_v_i8mf8_tama __riscv_vlsseg6e8_v_i8mf8_m
#define vlsseg7e8_v_i8mf8_tama __riscv_vlsseg7e8_v_i8mf8_m
#define vlsseg8e8_v_i8mf8_tama __riscv_vlsseg8e8_v_i8mf8_m
#define vlsseg2e8_v_i8mf4_tama __riscv_vlsseg2e8_v_i8mf4_m
#define vlsseg3e8_v_i8mf4_tama __riscv_vlsseg3e8_v_i8mf4_m
#define vlsseg4e8_v_i8mf4_tama __riscv_vlsseg4e8_v_i8mf4_m
#define vlsseg5e8_v_i8mf4_tama __riscv_vlsseg5e8_v_i8mf4_m
#define vlsseg6e8_v_i8mf4_tama __riscv_vlsseg6e8_v_i8mf4_m
#define vlsseg7e8_v_i8mf4_tama __riscv_vlsseg7e8_v_i8mf4_m
#define vlsseg8e8_v_i8mf4_tama __riscv_vlsseg8e8_v_i8mf4_m
#define vlsseg2e8_v_i8mf2_tama __riscv_vlsseg2e8_v_i8mf2_m
#define vlsseg3e8_v_i8mf2_tama __riscv_vlsseg3e8_v_i8mf2_m
#define vlsseg4e8_v_i8mf2_tama __riscv_vlsseg4e8_v_i8mf2_m
#define vlsseg5e8_v_i8mf2_tama __riscv_vlsseg5e8_v_i8mf2_m
#define vlsseg6e8_v_i8mf2_tama __riscv_vlsseg6e8_v_i8mf2_m
#define vlsseg7e8_v_i8mf2_tama __riscv_vlsseg7e8_v_i8mf2_m
#define vlsseg8e8_v_i8mf2_tama __riscv_vlsseg8e8_v_i8mf2_m
#define vlsseg2e8_v_i8m1_tama __riscv_vlsseg2e8_v_i8m1_m
#define vlsseg3e8_v_i8m1_tama __riscv_vlsseg3e8_v_i8m1_m
#define vlsseg4e8_v_i8m1_tama __riscv_vlsseg4e8_v_i8m1_m
#define vlsseg5e8_v_i8m1_tama __riscv_vlsseg5e8_v_i8m1_m
#define vlsseg6e8_v_i8m1_tama __riscv_vlsseg6e8_v_i8m1_m
#define vlsseg7e8_v_i8m1_tama __riscv_vlsseg7e8_v_i8m1_m
#define vlsseg8e8_v_i8m1_tama __riscv_vlsseg8e8_v_i8m1_m
#define vlsseg2e8_v_i8m2_tama __riscv_vlsseg2e8_v_i8m2_m
#define vlsseg3e8_v_i8m2_tama __riscv_vlsseg3e8_v_i8m2_m
#define vlsseg4e8_v_i8m2_tama __riscv_vlsseg4e8_v_i8m2_m
#define vlsseg2e8_v_i8m4_tama __riscv_vlsseg2e8_v_i8m4_m
#define vlsseg2e16_v_i16mf4_tama __riscv_vlsseg2e16_v_i16mf4_m
#define vlsseg3e16_v_i16mf4_tama __riscv_vlsseg3e16_v_i16mf4_m
#define vlsseg4e16_v_i16mf4_tama __riscv_vlsseg4e16_v_i16mf4_m
#define vlsseg5e16_v_i16mf4_tama __riscv_vlsseg5e16_v_i16mf4_m
#define vlsseg6e16_v_i16mf4_tama __riscv_vlsseg6e16_v_i16mf4_m
#define vlsseg7e16_v_i16mf4_tama __riscv_vlsseg7e16_v_i16mf4_m
#define vlsseg8e16_v_i16mf4_tama __riscv_vlsseg8e16_v_i16mf4_m
#define vlsseg2e16_v_i16mf2_tama __riscv_vlsseg2e16_v_i16mf2_m
#define vlsseg3e16_v_i16mf2_tama __riscv_vlsseg3e16_v_i16mf2_m
#define vlsseg4e16_v_i16mf2_tama __riscv_vlsseg4e16_v_i16mf2_m
#define vlsseg5e16_v_i16mf2_tama __riscv_vlsseg5e16_v_i16mf2_m
#define vlsseg6e16_v_i16mf2_tama __riscv_vlsseg6e16_v_i16mf2_m
#define vlsseg7e16_v_i16mf2_tama __riscv_vlsseg7e16_v_i16mf2_m
#define vlsseg8e16_v_i16mf2_tama __riscv_vlsseg8e16_v_i16mf2_m
#define vlsseg2e16_v_i16m1_tama __riscv_vlsseg2e16_v_i16m1_m
#define vlsseg3e16_v_i16m1_tama __riscv_vlsseg3e16_v_i16m1_m
#define vlsseg4e16_v_i16m1_tama __riscv_vlsseg4e16_v_i16m1_m
#define vlsseg5e16_v_i16m1_tama __riscv_vlsseg5e16_v_i16m1_m
#define vlsseg6e16_v_i16m1_tama __riscv_vlsseg6e16_v_i16m1_m
#define vlsseg7e16_v_i16m1_tama __riscv_vlsseg7e16_v_i16m1_m
#define vlsseg8e16_v_i16m1_tama __riscv_vlsseg8e16_v_i16m1_m
#define vlsseg2e16_v_i16m2_tama __riscv_vlsseg2e16_v_i16m2_m
#define vlsseg3e16_v_i16m2_tama __riscv_vlsseg3e16_v_i16m2_m
#define vlsseg4e16_v_i16m2_tama __riscv_vlsseg4e16_v_i16m2_m
#define vlsseg2e16_v_i16m4_tama __riscv_vlsseg2e16_v_i16m4_m
#define vlsseg2e32_v_i32mf2_tama __riscv_vlsseg2e32_v_i32mf2_m
#define vlsseg3e32_v_i32mf2_tama __riscv_vlsseg3e32_v_i32mf2_m
#define vlsseg4e32_v_i32mf2_tama __riscv_vlsseg4e32_v_i32mf2_m
#define vlsseg5e32_v_i32mf2_tama __riscv_vlsseg5e32_v_i32mf2_m
#define vlsseg6e32_v_i32mf2_tama __riscv_vlsseg6e32_v_i32mf2_m
#define vlsseg7e32_v_i32mf2_tama __riscv_vlsseg7e32_v_i32mf2_m
#define vlsseg8e32_v_i32mf2_tama __riscv_vlsseg8e32_v_i32mf2_m
#define vlsseg2e32_v_i32m1_tama __riscv_vlsseg2e32_v_i32m1_m
#define vlsseg3e32_v_i32m1_tama __riscv_vlsseg3e32_v_i32m1_m
#define vlsseg4e32_v_i32m1_tama __riscv_vlsseg4e32_v_i32m1_m
#define vlsseg5e32_v_i32m1_tama __riscv_vlsseg5e32_v_i32m1_m
#define vlsseg6e32_v_i32m1_tama __riscv_vlsseg6e32_v_i32m1_m
#define vlsseg7e32_v_i32m1_tama __riscv_vlsseg7e32_v_i32m1_m
#define vlsseg8e32_v_i32m1_tama __riscv_vlsseg8e32_v_i32m1_m
#define vlsseg2e32_v_i32m2_tama __riscv_vlsseg2e32_v_i32m2_m
#define vlsseg3e32_v_i32m2_tama __riscv_vlsseg3e32_v_i32m2_m
#define vlsseg4e32_v_i32m2_tama __riscv_vlsseg4e32_v_i32m2_m
#define vlsseg2e32_v_i32m4_tama __riscv_vlsseg2e32_v_i32m4_m
#define vlsseg2e64_v_i64m1_tama __riscv_vlsseg2e64_v_i64m1_m
#define vlsseg3e64_v_i64m1_tama __riscv_vlsseg3e64_v_i64m1_m
#define vlsseg4e64_v_i64m1_tama __riscv_vlsseg4e64_v_i64m1_m
#define vlsseg5e64_v_i64m1_tama __riscv_vlsseg5e64_v_i64m1_m
#define vlsseg6e64_v_i64m1_tama __riscv_vlsseg6e64_v_i64m1_m
#define vlsseg7e64_v_i64m1_tama __riscv_vlsseg7e64_v_i64m1_m
#define vlsseg8e64_v_i64m1_tama __riscv_vlsseg8e64_v_i64m1_m
#define vlsseg2e64_v_i64m2_tama __riscv_vlsseg2e64_v_i64m2_m
#define vlsseg3e64_v_i64m2_tama __riscv_vlsseg3e64_v_i64m2_m
#define vlsseg4e64_v_i64m2_tama __riscv_vlsseg4e64_v_i64m2_m
#define vlsseg2e64_v_i64m4_tama __riscv_vlsseg2e64_v_i64m4_m
#define vlsseg2e8_v_u8mf8_tama __riscv_vlsseg2e8_v_u8mf8_m
#define vlsseg3e8_v_u8mf8_tama __riscv_vlsseg3e8_v_u8mf8_m
#define vlsseg4e8_v_u8mf8_tama __riscv_vlsseg4e8_v_u8mf8_m
#define vlsseg5e8_v_u8mf8_tama __riscv_vlsseg5e8_v_u8mf8_m
#define vlsseg6e8_v_u8mf8_tama __riscv_vlsseg6e8_v_u8mf8_m
#define vlsseg7e8_v_u8mf8_tama __riscv_vlsseg7e8_v_u8mf8_m
#define vlsseg8e8_v_u8mf8_tama __riscv_vlsseg8e8_v_u8mf8_m
#define vlsseg2e8_v_u8mf4_tama __riscv_vlsseg2e8_v_u8mf4_m
#define vlsseg3e8_v_u8mf4_tama __riscv_vlsseg3e8_v_u8mf4_m
#define vlsseg4e8_v_u8mf4_tama __riscv_vlsseg4e8_v_u8mf4_m
#define vlsseg5e8_v_u8mf4_tama __riscv_vlsseg5e8_v_u8mf4_m
#define vlsseg6e8_v_u8mf4_tama __riscv_vlsseg6e8_v_u8mf4_m
#define vlsseg7e8_v_u8mf4_tama __riscv_vlsseg7e8_v_u8mf4_m
#define vlsseg8e8_v_u8mf4_tama __riscv_vlsseg8e8_v_u8mf4_m
#define vlsseg2e8_v_u8mf2_tama __riscv_vlsseg2e8_v_u8mf2_m
#define vlsseg3e8_v_u8mf2_tama __riscv_vlsseg3e8_v_u8mf2_m
#define vlsseg4e8_v_u8mf2_tama __riscv_vlsseg4e8_v_u8mf2_m
#define vlsseg5e8_v_u8mf2_tama __riscv_vlsseg5e8_v_u8mf2_m
#define vlsseg6e8_v_u8mf2_tama __riscv_vlsseg6e8_v_u8mf2_m
#define vlsseg7e8_v_u8mf2_tama __riscv_vlsseg7e8_v_u8mf2_m
#define vlsseg8e8_v_u8mf2_tama __riscv_vlsseg8e8_v_u8mf2_m
#define vlsseg2e8_v_u8m1_tama __riscv_vlsseg2e8_v_u8m1_m
#define vlsseg3e8_v_u8m1_tama __riscv_vlsseg3e8_v_u8m1_m
#define vlsseg4e8_v_u8m1_tama __riscv_vlsseg4e8_v_u8m1_m
#define vlsseg5e8_v_u8m1_tama __riscv_vlsseg5e8_v_u8m1_m
#define vlsseg6e8_v_u8m1_tama __riscv_vlsseg6e8_v_u8m1_m
#define vlsseg7e8_v_u8m1_tama __riscv_vlsseg7e8_v_u8m1_m
#define vlsseg8e8_v_u8m1_tama __riscv_vlsseg8e8_v_u8m1_m
#define vlsseg2e8_v_u8m2_tama __riscv_vlsseg2e8_v_u8m2_m
#define vlsseg3e8_v_u8m2_tama __riscv_vlsseg3e8_v_u8m2_m
#define vlsseg4e8_v_u8m2_tama __riscv_vlsseg4e8_v_u8m2_m
#define vlsseg2e8_v_u8m4_tama __riscv_vlsseg2e8_v_u8m4_m
#define vlsseg2e16_v_u16mf4_tama __riscv_vlsseg2e16_v_u16mf4_m
#define vlsseg3e16_v_u16mf4_tama __riscv_vlsseg3e16_v_u16mf4_m
#define vlsseg4e16_v_u16mf4_tama __riscv_vlsseg4e16_v_u16mf4_m
#define vlsseg5e16_v_u16mf4_tama __riscv_vlsseg5e16_v_u16mf4_m
#define vlsseg6e16_v_u16mf4_tama __riscv_vlsseg6e16_v_u16mf4_m
#define vlsseg7e16_v_u16mf4_tama __riscv_vlsseg7e16_v_u16mf4_m
#define vlsseg8e16_v_u16mf4_tama __riscv_vlsseg8e16_v_u16mf4_m
#define vlsseg2e16_v_u16mf2_tama __riscv_vlsseg2e16_v_u16mf2_m
#define vlsseg3e16_v_u16mf2_tama __riscv_vlsseg3e16_v_u16mf2_m
#define vlsseg4e16_v_u16mf2_tama __riscv_vlsseg4e16_v_u16mf2_m
#define vlsseg5e16_v_u16mf2_tama __riscv_vlsseg5e16_v_u16mf2_m
#define vlsseg6e16_v_u16mf2_tama __riscv_vlsseg6e16_v_u16mf2_m
#define vlsseg7e16_v_u16mf2_tama __riscv_vlsseg7e16_v_u16mf2_m
#define vlsseg8e16_v_u16mf2_tama __riscv_vlsseg8e16_v_u16mf2_m
#define vlsseg2e16_v_u16m1_tama __riscv_vlsseg2e16_v_u16m1_m
#define vlsseg3e16_v_u16m1_tama __riscv_vlsseg3e16_v_u16m1_m
#define vlsseg4e16_v_u16m1_tama __riscv_vlsseg4e16_v_u16m1_m
#define vlsseg5e16_v_u16m1_tama __riscv_vlsseg5e16_v_u16m1_m
#define vlsseg6e16_v_u16m1_tama __riscv_vlsseg6e16_v_u16m1_m
#define vlsseg7e16_v_u16m1_tama __riscv_vlsseg7e16_v_u16m1_m
#define vlsseg8e16_v_u16m1_tama __riscv_vlsseg8e16_v_u16m1_m
#define vlsseg2e16_v_u16m2_tama __riscv_vlsseg2e16_v_u16m2_m
#define vlsseg3e16_v_u16m2_tama __riscv_vlsseg3e16_v_u16m2_m
#define vlsseg4e16_v_u16m2_tama __riscv_vlsseg4e16_v_u16m2_m
#define vlsseg2e16_v_u16m4_tama __riscv_vlsseg2e16_v_u16m4_m
#define vlsseg2e32_v_u32mf2_tama __riscv_vlsseg2e32_v_u32mf2_m
#define vlsseg3e32_v_u32mf2_tama __riscv_vlsseg3e32_v_u32mf2_m
#define vlsseg4e32_v_u32mf2_tama __riscv_vlsseg4e32_v_u32mf2_m
#define vlsseg5e32_v_u32mf2_tama __riscv_vlsseg5e32_v_u32mf2_m
#define vlsseg6e32_v_u32mf2_tama __riscv_vlsseg6e32_v_u32mf2_m
#define vlsseg7e32_v_u32mf2_tama __riscv_vlsseg7e32_v_u32mf2_m
#define vlsseg8e32_v_u32mf2_tama __riscv_vlsseg8e32_v_u32mf2_m
#define vlsseg2e32_v_u32m1_tama __riscv_vlsseg2e32_v_u32m1_m
#define vlsseg3e32_v_u32m1_tama __riscv_vlsseg3e32_v_u32m1_m
#define vlsseg4e32_v_u32m1_tama __riscv_vlsseg4e32_v_u32m1_m
#define vlsseg5e32_v_u32m1_tama __riscv_vlsseg5e32_v_u32m1_m
#define vlsseg6e32_v_u32m1_tama __riscv_vlsseg6e32_v_u32m1_m
#define vlsseg7e32_v_u32m1_tama __riscv_vlsseg7e32_v_u32m1_m
#define vlsseg8e32_v_u32m1_tama __riscv_vlsseg8e32_v_u32m1_m
#define vlsseg2e32_v_u32m2_tama __riscv_vlsseg2e32_v_u32m2_m
#define vlsseg3e32_v_u32m2_tama __riscv_vlsseg3e32_v_u32m2_m
#define vlsseg4e32_v_u32m2_tama __riscv_vlsseg4e32_v_u32m2_m
#define vlsseg2e32_v_u32m4_tama __riscv_vlsseg2e32_v_u32m4_m
#define vlsseg2e64_v_u64m1_tama __riscv_vlsseg2e64_v_u64m1_m
#define vlsseg3e64_v_u64m1_tama __riscv_vlsseg3e64_v_u64m1_m
#define vlsseg4e64_v_u64m1_tama __riscv_vlsseg4e64_v_u64m1_m
#define vlsseg5e64_v_u64m1_tama __riscv_vlsseg5e64_v_u64m1_m
#define vlsseg6e64_v_u64m1_tama __riscv_vlsseg6e64_v_u64m1_m
#define vlsseg7e64_v_u64m1_tama __riscv_vlsseg7e64_v_u64m1_m
#define vlsseg8e64_v_u64m1_tama __riscv_vlsseg8e64_v_u64m1_m
#define vlsseg2e64_v_u64m2_tama __riscv_vlsseg2e64_v_u64m2_m
#define vlsseg3e64_v_u64m2_tama __riscv_vlsseg3e64_v_u64m2_m
#define vlsseg4e64_v_u64m2_tama __riscv_vlsseg4e64_v_u64m2_m
#define vlsseg2e64_v_u64m4_tama __riscv_vlsseg2e64_v_u64m4_m
// masked functions
#define vlsseg2e16_v_f16mf4_tamu __riscv_vlsseg2e16_v_f16mf4_mu
#define vlsseg3e16_v_f16mf4_tamu __riscv_vlsseg3e16_v_f16mf4_mu
#define vlsseg4e16_v_f16mf4_tamu __riscv_vlsseg4e16_v_f16mf4_mu
#define vlsseg5e16_v_f16mf4_tamu __riscv_vlsseg5e16_v_f16mf4_mu
#define vlsseg6e16_v_f16mf4_tamu __riscv_vlsseg6e16_v_f16mf4_mu
#define vlsseg7e16_v_f16mf4_tamu __riscv_vlsseg7e16_v_f16mf4_mu
#define vlsseg8e16_v_f16mf4_tamu __riscv_vlsseg8e16_v_f16mf4_mu
#define vlsseg2e16_v_f16mf2_tamu __riscv_vlsseg2e16_v_f16mf2_mu
#define vlsseg3e16_v_f16mf2_tamu __riscv_vlsseg3e16_v_f16mf2_mu
#define vlsseg4e16_v_f16mf2_tamu __riscv_vlsseg4e16_v_f16mf2_mu
#define vlsseg5e16_v_f16mf2_tamu __riscv_vlsseg5e16_v_f16mf2_mu
#define vlsseg6e16_v_f16mf2_tamu __riscv_vlsseg6e16_v_f16mf2_mu
#define vlsseg7e16_v_f16mf2_tamu __riscv_vlsseg7e16_v_f16mf2_mu
#define vlsseg8e16_v_f16mf2_tamu __riscv_vlsseg8e16_v_f16mf2_mu
#define vlsseg2e16_v_f16m1_tamu __riscv_vlsseg2e16_v_f16m1_mu
#define vlsseg3e16_v_f16m1_tamu __riscv_vlsseg3e16_v_f16m1_mu
#define vlsseg4e16_v_f16m1_tamu __riscv_vlsseg4e16_v_f16m1_mu
#define vlsseg5e16_v_f16m1_tamu __riscv_vlsseg5e16_v_f16m1_mu
#define vlsseg6e16_v_f16m1_tamu __riscv_vlsseg6e16_v_f16m1_mu
#define vlsseg7e16_v_f16m1_tamu __riscv_vlsseg7e16_v_f16m1_mu
#define vlsseg8e16_v_f16m1_tamu __riscv_vlsseg8e16_v_f16m1_mu
#define vlsseg2e16_v_f16m2_tamu __riscv_vlsseg2e16_v_f16m2_mu
#define vlsseg3e16_v_f16m2_tamu __riscv_vlsseg3e16_v_f16m2_mu
#define vlsseg4e16_v_f16m2_tamu __riscv_vlsseg4e16_v_f16m2_mu
#define vlsseg2e16_v_f16m4_tamu __riscv_vlsseg2e16_v_f16m4_mu
#define vlsseg2e32_v_f32mf2_tamu __riscv_vlsseg2e32_v_f32mf2_mu
#define vlsseg3e32_v_f32mf2_tamu __riscv_vlsseg3e32_v_f32mf2_mu
#define vlsseg4e32_v_f32mf2_tamu __riscv_vlsseg4e32_v_f32mf2_mu
#define vlsseg5e32_v_f32mf2_tamu __riscv_vlsseg5e32_v_f32mf2_mu
#define vlsseg6e32_v_f32mf2_tamu __riscv_vlsseg6e32_v_f32mf2_mu
#define vlsseg7e32_v_f32mf2_tamu __riscv_vlsseg7e32_v_f32mf2_mu
#define vlsseg8e32_v_f32mf2_tamu __riscv_vlsseg8e32_v_f32mf2_mu
#define vlsseg2e32_v_f32m1_tamu __riscv_vlsseg2e32_v_f32m1_mu
#define vlsseg3e32_v_f32m1_tamu __riscv_vlsseg3e32_v_f32m1_mu
#define vlsseg4e32_v_f32m1_tamu __riscv_vlsseg4e32_v_f32m1_mu
#define vlsseg5e32_v_f32m1_tamu __riscv_vlsseg5e32_v_f32m1_mu
#define vlsseg6e32_v_f32m1_tamu __riscv_vlsseg6e32_v_f32m1_mu
#define vlsseg7e32_v_f32m1_tamu __riscv_vlsseg7e32_v_f32m1_mu
#define vlsseg8e32_v_f32m1_tamu __riscv_vlsseg8e32_v_f32m1_mu
#define vlsseg2e32_v_f32m2_tamu __riscv_vlsseg2e32_v_f32m2_mu
#define vlsseg3e32_v_f32m2_tamu __riscv_vlsseg3e32_v_f32m2_mu
#define vlsseg4e32_v_f32m2_tamu __riscv_vlsseg4e32_v_f32m2_mu
#define vlsseg2e32_v_f32m4_tamu __riscv_vlsseg2e32_v_f32m4_mu
#define vlsseg2e64_v_f64m1_tamu __riscv_vlsseg2e64_v_f64m1_mu
#define vlsseg3e64_v_f64m1_tamu __riscv_vlsseg3e64_v_f64m1_mu
#define vlsseg4e64_v_f64m1_tamu __riscv_vlsseg4e64_v_f64m1_mu
#define vlsseg5e64_v_f64m1_tamu __riscv_vlsseg5e64_v_f64m1_mu
#define vlsseg6e64_v_f64m1_tamu __riscv_vlsseg6e64_v_f64m1_mu
#define vlsseg7e64_v_f64m1_tamu __riscv_vlsseg7e64_v_f64m1_mu
#define vlsseg8e64_v_f64m1_tamu __riscv_vlsseg8e64_v_f64m1_mu
#define vlsseg2e64_v_f64m2_tamu __riscv_vlsseg2e64_v_f64m2_mu
#define vlsseg3e64_v_f64m2_tamu __riscv_vlsseg3e64_v_f64m2_mu
#define vlsseg4e64_v_f64m2_tamu __riscv_vlsseg4e64_v_f64m2_mu
#define vlsseg2e64_v_f64m4_tamu __riscv_vlsseg2e64_v_f64m4_mu
#define vlsseg2e8_v_i8mf8_tamu __riscv_vlsseg2e8_v_i8mf8_mu
#define vlsseg3e8_v_i8mf8_tamu __riscv_vlsseg3e8_v_i8mf8_mu
#define vlsseg4e8_v_i8mf8_tamu __riscv_vlsseg4e8_v_i8mf8_mu
#define vlsseg5e8_v_i8mf8_tamu __riscv_vlsseg5e8_v_i8mf8_mu
#define vlsseg6e8_v_i8mf8_tamu __riscv_vlsseg6e8_v_i8mf8_mu
#define vlsseg7e8_v_i8mf8_tamu __riscv_vlsseg7e8_v_i8mf8_mu
#define vlsseg8e8_v_i8mf8_tamu __riscv_vlsseg8e8_v_i8mf8_mu
#define vlsseg2e8_v_i8mf4_tamu __riscv_vlsseg2e8_v_i8mf4_mu
#define vlsseg3e8_v_i8mf4_tamu __riscv_vlsseg3e8_v_i8mf4_mu
#define vlsseg4e8_v_i8mf4_tamu __riscv_vlsseg4e8_v_i8mf4_mu
#define vlsseg5e8_v_i8mf4_tamu __riscv_vlsseg5e8_v_i8mf4_mu
#define vlsseg6e8_v_i8mf4_tamu __riscv_vlsseg6e8_v_i8mf4_mu
#define vlsseg7e8_v_i8mf4_tamu __riscv_vlsseg7e8_v_i8mf4_mu
#define vlsseg8e8_v_i8mf4_tamu __riscv_vlsseg8e8_v_i8mf4_mu
#define vlsseg2e8_v_i8mf2_tamu __riscv_vlsseg2e8_v_i8mf2_mu
#define vlsseg3e8_v_i8mf2_tamu __riscv_vlsseg3e8_v_i8mf2_mu
#define vlsseg4e8_v_i8mf2_tamu __riscv_vlsseg4e8_v_i8mf2_mu
#define vlsseg5e8_v_i8mf2_tamu __riscv_vlsseg5e8_v_i8mf2_mu
#define vlsseg6e8_v_i8mf2_tamu __riscv_vlsseg6e8_v_i8mf2_mu
#define vlsseg7e8_v_i8mf2_tamu __riscv_vlsseg7e8_v_i8mf2_mu
#define vlsseg8e8_v_i8mf2_tamu __riscv_vlsseg8e8_v_i8mf2_mu
#define vlsseg2e8_v_i8m1_tamu __riscv_vlsseg2e8_v_i8m1_mu
#define vlsseg3e8_v_i8m1_tamu __riscv_vlsseg3e8_v_i8m1_mu
#define vlsseg4e8_v_i8m1_tamu __riscv_vlsseg4e8_v_i8m1_mu
#define vlsseg5e8_v_i8m1_tamu __riscv_vlsseg5e8_v_i8m1_mu
#define vlsseg6e8_v_i8m1_tamu __riscv_vlsseg6e8_v_i8m1_mu
#define vlsseg7e8_v_i8m1_tamu __riscv_vlsseg7e8_v_i8m1_mu
#define vlsseg8e8_v_i8m1_tamu __riscv_vlsseg8e8_v_i8m1_mu
#define vlsseg2e8_v_i8m2_tamu __riscv_vlsseg2e8_v_i8m2_mu
#define vlsseg3e8_v_i8m2_tamu __riscv_vlsseg3e8_v_i8m2_mu
#define vlsseg4e8_v_i8m2_tamu __riscv_vlsseg4e8_v_i8m2_mu
#define vlsseg2e8_v_i8m4_tamu __riscv_vlsseg2e8_v_i8m4_mu
#define vlsseg2e16_v_i16mf4_tamu __riscv_vlsseg2e16_v_i16mf4_mu
#define vlsseg3e16_v_i16mf4_tamu __riscv_vlsseg3e16_v_i16mf4_mu
#define vlsseg4e16_v_i16mf4_tamu __riscv_vlsseg4e16_v_i16mf4_mu
#define vlsseg5e16_v_i16mf4_tamu __riscv_vlsseg5e16_v_i16mf4_mu
#define vlsseg6e16_v_i16mf4_tamu __riscv_vlsseg6e16_v_i16mf4_mu
#define vlsseg7e16_v_i16mf4_tamu __riscv_vlsseg7e16_v_i16mf4_mu
#define vlsseg8e16_v_i16mf4_tamu __riscv_vlsseg8e16_v_i16mf4_mu
#define vlsseg2e16_v_i16mf2_tamu __riscv_vlsseg2e16_v_i16mf2_mu
#define vlsseg3e16_v_i16mf2_tamu __riscv_vlsseg3e16_v_i16mf2_mu
#define vlsseg4e16_v_i16mf2_tamu __riscv_vlsseg4e16_v_i16mf2_mu
#define vlsseg5e16_v_i16mf2_tamu __riscv_vlsseg5e16_v_i16mf2_mu
#define vlsseg6e16_v_i16mf2_tamu __riscv_vlsseg6e16_v_i16mf2_mu
#define vlsseg7e16_v_i16mf2_tamu __riscv_vlsseg7e16_v_i16mf2_mu
#define vlsseg8e16_v_i16mf2_tamu __riscv_vlsseg8e16_v_i16mf2_mu
#define vlsseg2e16_v_i16m1_tamu __riscv_vlsseg2e16_v_i16m1_mu
#define vlsseg3e16_v_i16m1_tamu __riscv_vlsseg3e16_v_i16m1_mu
#define vlsseg4e16_v_i16m1_tamu __riscv_vlsseg4e16_v_i16m1_mu
#define vlsseg5e16_v_i16m1_tamu __riscv_vlsseg5e16_v_i16m1_mu
#define vlsseg6e16_v_i16m1_tamu __riscv_vlsseg6e16_v_i16m1_mu
#define vlsseg7e16_v_i16m1_tamu __riscv_vlsseg7e16_v_i16m1_mu
#define vlsseg8e16_v_i16m1_tamu __riscv_vlsseg8e16_v_i16m1_mu
#define vlsseg2e16_v_i16m2_tamu __riscv_vlsseg2e16_v_i16m2_mu
#define vlsseg3e16_v_i16m2_tamu __riscv_vlsseg3e16_v_i16m2_mu
#define vlsseg4e16_v_i16m2_tamu __riscv_vlsseg4e16_v_i16m2_mu
#define vlsseg2e16_v_i16m4_tamu __riscv_vlsseg2e16_v_i16m4_mu
#define vlsseg2e32_v_i32mf2_tamu __riscv_vlsseg2e32_v_i32mf2_mu
#define vlsseg3e32_v_i32mf2_tamu __riscv_vlsseg3e32_v_i32mf2_mu
#define vlsseg4e32_v_i32mf2_tamu __riscv_vlsseg4e32_v_i32mf2_mu
#define vlsseg5e32_v_i32mf2_tamu __riscv_vlsseg5e32_v_i32mf2_mu
#define vlsseg6e32_v_i32mf2_tamu __riscv_vlsseg6e32_v_i32mf2_mu
#define vlsseg7e32_v_i32mf2_tamu __riscv_vlsseg7e32_v_i32mf2_mu
#define vlsseg8e32_v_i32mf2_tamu __riscv_vlsseg8e32_v_i32mf2_mu
#define vlsseg2e32_v_i32m1_tamu __riscv_vlsseg2e32_v_i32m1_mu
#define vlsseg3e32_v_i32m1_tamu __riscv_vlsseg3e32_v_i32m1_mu
#define vlsseg4e32_v_i32m1_tamu __riscv_vlsseg4e32_v_i32m1_mu
#define vlsseg5e32_v_i32m1_tamu __riscv_vlsseg5e32_v_i32m1_mu
#define vlsseg6e32_v_i32m1_tamu __riscv_vlsseg6e32_v_i32m1_mu
#define vlsseg7e32_v_i32m1_tamu __riscv_vlsseg7e32_v_i32m1_mu
#define vlsseg8e32_v_i32m1_tamu __riscv_vlsseg8e32_v_i32m1_mu
#define vlsseg2e32_v_i32m2_tamu __riscv_vlsseg2e32_v_i32m2_mu
#define vlsseg3e32_v_i32m2_tamu __riscv_vlsseg3e32_v_i32m2_mu
#define vlsseg4e32_v_i32m2_tamu __riscv_vlsseg4e32_v_i32m2_mu
#define vlsseg2e32_v_i32m4_tamu __riscv_vlsseg2e32_v_i32m4_mu
#define vlsseg2e64_v_i64m1_tamu __riscv_vlsseg2e64_v_i64m1_mu
#define vlsseg3e64_v_i64m1_tamu __riscv_vlsseg3e64_v_i64m1_mu
#define vlsseg4e64_v_i64m1_tamu __riscv_vlsseg4e64_v_i64m1_mu
#define vlsseg5e64_v_i64m1_tamu __riscv_vlsseg5e64_v_i64m1_mu
#define vlsseg6e64_v_i64m1_tamu __riscv_vlsseg6e64_v_i64m1_mu
#define vlsseg7e64_v_i64m1_tamu __riscv_vlsseg7e64_v_i64m1_mu
#define vlsseg8e64_v_i64m1_tamu __riscv_vlsseg8e64_v_i64m1_mu
#define vlsseg2e64_v_i64m2_tamu __riscv_vlsseg2e64_v_i64m2_mu
#define vlsseg3e64_v_i64m2_tamu __riscv_vlsseg3e64_v_i64m2_mu
#define vlsseg4e64_v_i64m2_tamu __riscv_vlsseg4e64_v_i64m2_mu
#define vlsseg2e64_v_i64m4_tamu __riscv_vlsseg2e64_v_i64m4_mu
#define vlsseg2e8_v_u8mf8_tamu __riscv_vlsseg2e8_v_u8mf8_mu
#define vlsseg3e8_v_u8mf8_tamu __riscv_vlsseg3e8_v_u8mf8_mu
#define vlsseg4e8_v_u8mf8_tamu __riscv_vlsseg4e8_v_u8mf8_mu
#define vlsseg5e8_v_u8mf8_tamu __riscv_vlsseg5e8_v_u8mf8_mu
#define vlsseg6e8_v_u8mf8_tamu __riscv_vlsseg6e8_v_u8mf8_mu
#define vlsseg7e8_v_u8mf8_tamu __riscv_vlsseg7e8_v_u8mf8_mu
#define vlsseg8e8_v_u8mf8_tamu __riscv_vlsseg8e8_v_u8mf8_mu
#define vlsseg2e8_v_u8mf4_tamu __riscv_vlsseg2e8_v_u8mf4_mu
#define vlsseg3e8_v_u8mf4_tamu __riscv_vlsseg3e8_v_u8mf4_mu
#define vlsseg4e8_v_u8mf4_tamu __riscv_vlsseg4e8_v_u8mf4_mu
#define vlsseg5e8_v_u8mf4_tamu __riscv_vlsseg5e8_v_u8mf4_mu
#define vlsseg6e8_v_u8mf4_tamu __riscv_vlsseg6e8_v_u8mf4_mu
#define vlsseg7e8_v_u8mf4_tamu __riscv_vlsseg7e8_v_u8mf4_mu
#define vlsseg8e8_v_u8mf4_tamu __riscv_vlsseg8e8_v_u8mf4_mu
#define vlsseg2e8_v_u8mf2_tamu __riscv_vlsseg2e8_v_u8mf2_mu
#define vlsseg3e8_v_u8mf2_tamu __riscv_vlsseg3e8_v_u8mf2_mu
#define vlsseg4e8_v_u8mf2_tamu __riscv_vlsseg4e8_v_u8mf2_mu
#define vlsseg5e8_v_u8mf2_tamu __riscv_vlsseg5e8_v_u8mf2_mu
#define vlsseg6e8_v_u8mf2_tamu __riscv_vlsseg6e8_v_u8mf2_mu
#define vlsseg7e8_v_u8mf2_tamu __riscv_vlsseg7e8_v_u8mf2_mu
#define vlsseg8e8_v_u8mf2_tamu __riscv_vlsseg8e8_v_u8mf2_mu
#define vlsseg2e8_v_u8m1_tamu __riscv_vlsseg2e8_v_u8m1_mu
#define vlsseg3e8_v_u8m1_tamu __riscv_vlsseg3e8_v_u8m1_mu
#define vlsseg4e8_v_u8m1_tamu __riscv_vlsseg4e8_v_u8m1_mu
#define vlsseg5e8_v_u8m1_tamu __riscv_vlsseg5e8_v_u8m1_mu
#define vlsseg6e8_v_u8m1_tamu __riscv_vlsseg6e8_v_u8m1_mu
#define vlsseg7e8_v_u8m1_tamu __riscv_vlsseg7e8_v_u8m1_mu
#define vlsseg8e8_v_u8m1_tamu __riscv_vlsseg8e8_v_u8m1_mu
#define vlsseg2e8_v_u8m2_tamu __riscv_vlsseg2e8_v_u8m2_mu
#define vlsseg3e8_v_u8m2_tamu __riscv_vlsseg3e8_v_u8m2_mu
#define vlsseg4e8_v_u8m2_tamu __riscv_vlsseg4e8_v_u8m2_mu
#define vlsseg2e8_v_u8m4_tamu __riscv_vlsseg2e8_v_u8m4_mu
#define vlsseg2e16_v_u16mf4_tamu __riscv_vlsseg2e16_v_u16mf4_mu
#define vlsseg3e16_v_u16mf4_tamu __riscv_vlsseg3e16_v_u16mf4_mu
#define vlsseg4e16_v_u16mf4_tamu __riscv_vlsseg4e16_v_u16mf4_mu
#define vlsseg5e16_v_u16mf4_tamu __riscv_vlsseg5e16_v_u16mf4_mu
#define vlsseg6e16_v_u16mf4_tamu __riscv_vlsseg6e16_v_u16mf4_mu
#define vlsseg7e16_v_u16mf4_tamu __riscv_vlsseg7e16_v_u16mf4_mu
#define vlsseg8e16_v_u16mf4_tamu __riscv_vlsseg8e16_v_u16mf4_mu
#define vlsseg2e16_v_u16mf2_tamu __riscv_vlsseg2e16_v_u16mf2_mu
#define vlsseg3e16_v_u16mf2_tamu __riscv_vlsseg3e16_v_u16mf2_mu
#define vlsseg4e16_v_u16mf2_tamu __riscv_vlsseg4e16_v_u16mf2_mu
#define vlsseg5e16_v_u16mf2_tamu __riscv_vlsseg5e16_v_u16mf2_mu
#define vlsseg6e16_v_u16mf2_tamu __riscv_vlsseg6e16_v_u16mf2_mu
#define vlsseg7e16_v_u16mf2_tamu __riscv_vlsseg7e16_v_u16mf2_mu
#define vlsseg8e16_v_u16mf2_tamu __riscv_vlsseg8e16_v_u16mf2_mu
#define vlsseg2e16_v_u16m1_tamu __riscv_vlsseg2e16_v_u16m1_mu
#define vlsseg3e16_v_u16m1_tamu __riscv_vlsseg3e16_v_u16m1_mu
#define vlsseg4e16_v_u16m1_tamu __riscv_vlsseg4e16_v_u16m1_mu
#define vlsseg5e16_v_u16m1_tamu __riscv_vlsseg5e16_v_u16m1_mu
#define vlsseg6e16_v_u16m1_tamu __riscv_vlsseg6e16_v_u16m1_mu
#define vlsseg7e16_v_u16m1_tamu __riscv_vlsseg7e16_v_u16m1_mu
#define vlsseg8e16_v_u16m1_tamu __riscv_vlsseg8e16_v_u16m1_mu
#define vlsseg2e16_v_u16m2_tamu __riscv_vlsseg2e16_v_u16m2_mu
#define vlsseg3e16_v_u16m2_tamu __riscv_vlsseg3e16_v_u16m2_mu
#define vlsseg4e16_v_u16m2_tamu __riscv_vlsseg4e16_v_u16m2_mu
#define vlsseg2e16_v_u16m4_tamu __riscv_vlsseg2e16_v_u16m4_mu
#define vlsseg2e32_v_u32mf2_tamu __riscv_vlsseg2e32_v_u32mf2_mu
#define vlsseg3e32_v_u32mf2_tamu __riscv_vlsseg3e32_v_u32mf2_mu
#define vlsseg4e32_v_u32mf2_tamu __riscv_vlsseg4e32_v_u32mf2_mu
#define vlsseg5e32_v_u32mf2_tamu __riscv_vlsseg5e32_v_u32mf2_mu
#define vlsseg6e32_v_u32mf2_tamu __riscv_vlsseg6e32_v_u32mf2_mu
#define vlsseg7e32_v_u32mf2_tamu __riscv_vlsseg7e32_v_u32mf2_mu
#define vlsseg8e32_v_u32mf2_tamu __riscv_vlsseg8e32_v_u32mf2_mu
#define vlsseg2e32_v_u32m1_tamu __riscv_vlsseg2e32_v_u32m1_mu
#define vlsseg3e32_v_u32m1_tamu __riscv_vlsseg3e32_v_u32m1_mu
#define vlsseg4e32_v_u32m1_tamu __riscv_vlsseg4e32_v_u32m1_mu
#define vlsseg5e32_v_u32m1_tamu __riscv_vlsseg5e32_v_u32m1_mu
#define vlsseg6e32_v_u32m1_tamu __riscv_vlsseg6e32_v_u32m1_mu
#define vlsseg7e32_v_u32m1_tamu __riscv_vlsseg7e32_v_u32m1_mu
#define vlsseg8e32_v_u32m1_tamu __riscv_vlsseg8e32_v_u32m1_mu
#define vlsseg2e32_v_u32m2_tamu __riscv_vlsseg2e32_v_u32m2_mu
#define vlsseg3e32_v_u32m2_tamu __riscv_vlsseg3e32_v_u32m2_mu
#define vlsseg4e32_v_u32m2_tamu __riscv_vlsseg4e32_v_u32m2_mu
#define vlsseg2e32_v_u32m4_tamu __riscv_vlsseg2e32_v_u32m4_mu
#define vlsseg2e64_v_u64m1_tamu __riscv_vlsseg2e64_v_u64m1_mu
#define vlsseg3e64_v_u64m1_tamu __riscv_vlsseg3e64_v_u64m1_mu
#define vlsseg4e64_v_u64m1_tamu __riscv_vlsseg4e64_v_u64m1_mu
#define vlsseg5e64_v_u64m1_tamu __riscv_vlsseg5e64_v_u64m1_mu
#define vlsseg6e64_v_u64m1_tamu __riscv_vlsseg6e64_v_u64m1_mu
#define vlsseg7e64_v_u64m1_tamu __riscv_vlsseg7e64_v_u64m1_mu
#define vlsseg8e64_v_u64m1_tamu __riscv_vlsseg8e64_v_u64m1_mu
#define vlsseg2e64_v_u64m2_tamu __riscv_vlsseg2e64_v_u64m2_mu
#define vlsseg3e64_v_u64m2_tamu __riscv_vlsseg3e64_v_u64m2_mu
#define vlsseg4e64_v_u64m2_tamu __riscv_vlsseg4e64_v_u64m2_mu
#define vlsseg2e64_v_u64m4_tamu __riscv_vlsseg2e64_v_u64m4_mu
#define vloxseg2ei8_v_f16mf4_tu __riscv_vloxseg2ei8_v_f16mf4_tu
#define vloxseg3ei8_v_f16mf4_tu __riscv_vloxseg3ei8_v_f16mf4_tu
#define vloxseg4ei8_v_f16mf4_tu __riscv_vloxseg4ei8_v_f16mf4_tu
#define vloxseg5ei8_v_f16mf4_tu __riscv_vloxseg5ei8_v_f16mf4_tu
#define vloxseg6ei8_v_f16mf4_tu __riscv_vloxseg6ei8_v_f16mf4_tu
#define vloxseg7ei8_v_f16mf4_tu __riscv_vloxseg7ei8_v_f16mf4_tu
#define vloxseg8ei8_v_f16mf4_tu __riscv_vloxseg8ei8_v_f16mf4_tu
#define vloxseg2ei8_v_f16mf2_tu __riscv_vloxseg2ei8_v_f16mf2_tu
#define vloxseg3ei8_v_f16mf2_tu __riscv_vloxseg3ei8_v_f16mf2_tu
#define vloxseg4ei8_v_f16mf2_tu __riscv_vloxseg4ei8_v_f16mf2_tu
#define vloxseg5ei8_v_f16mf2_tu __riscv_vloxseg5ei8_v_f16mf2_tu
#define vloxseg6ei8_v_f16mf2_tu __riscv_vloxseg6ei8_v_f16mf2_tu
#define vloxseg7ei8_v_f16mf2_tu __riscv_vloxseg7ei8_v_f16mf2_tu
#define vloxseg8ei8_v_f16mf2_tu __riscv_vloxseg8ei8_v_f16mf2_tu
#define vloxseg2ei8_v_f16m1_tu __riscv_vloxseg2ei8_v_f16m1_tu
#define vloxseg3ei8_v_f16m1_tu __riscv_vloxseg3ei8_v_f16m1_tu
#define vloxseg4ei8_v_f16m1_tu __riscv_vloxseg4ei8_v_f16m1_tu
#define vloxseg5ei8_v_f16m1_tu __riscv_vloxseg5ei8_v_f16m1_tu
#define vloxseg6ei8_v_f16m1_tu __riscv_vloxseg6ei8_v_f16m1_tu
#define vloxseg7ei8_v_f16m1_tu __riscv_vloxseg7ei8_v_f16m1_tu
#define vloxseg8ei8_v_f16m1_tu __riscv_vloxseg8ei8_v_f16m1_tu
#define vloxseg2ei8_v_f16m2_tu __riscv_vloxseg2ei8_v_f16m2_tu
#define vloxseg3ei8_v_f16m2_tu __riscv_vloxseg3ei8_v_f16m2_tu
#define vloxseg4ei8_v_f16m2_tu __riscv_vloxseg4ei8_v_f16m2_tu
#define vloxseg2ei8_v_f16m4_tu __riscv_vloxseg2ei8_v_f16m4_tu
#define vloxseg2ei16_v_f16mf4_tu __riscv_vloxseg2ei16_v_f16mf4_tu
#define vloxseg3ei16_v_f16mf4_tu __riscv_vloxseg3ei16_v_f16mf4_tu
#define vloxseg4ei16_v_f16mf4_tu __riscv_vloxseg4ei16_v_f16mf4_tu
#define vloxseg5ei16_v_f16mf4_tu __riscv_vloxseg5ei16_v_f16mf4_tu
#define vloxseg6ei16_v_f16mf4_tu __riscv_vloxseg6ei16_v_f16mf4_tu
#define vloxseg7ei16_v_f16mf4_tu __riscv_vloxseg7ei16_v_f16mf4_tu
#define vloxseg8ei16_v_f16mf4_tu __riscv_vloxseg8ei16_v_f16mf4_tu
#define vloxseg2ei16_v_f16mf2_tu __riscv_vloxseg2ei16_v_f16mf2_tu
#define vloxseg3ei16_v_f16mf2_tu __riscv_vloxseg3ei16_v_f16mf2_tu
#define vloxseg4ei16_v_f16mf2_tu __riscv_vloxseg4ei16_v_f16mf2_tu
#define vloxseg5ei16_v_f16mf2_tu __riscv_vloxseg5ei16_v_f16mf2_tu
#define vloxseg6ei16_v_f16mf2_tu __riscv_vloxseg6ei16_v_f16mf2_tu
#define vloxseg7ei16_v_f16mf2_tu __riscv_vloxseg7ei16_v_f16mf2_tu
#define vloxseg8ei16_v_f16mf2_tu __riscv_vloxseg8ei16_v_f16mf2_tu
#define vloxseg2ei16_v_f16m1_tu __riscv_vloxseg2ei16_v_f16m1_tu
#define vloxseg3ei16_v_f16m1_tu __riscv_vloxseg3ei16_v_f16m1_tu
#define vloxseg4ei16_v_f16m1_tu __riscv_vloxseg4ei16_v_f16m1_tu
#define vloxseg5ei16_v_f16m1_tu __riscv_vloxseg5ei16_v_f16m1_tu
#define vloxseg6ei16_v_f16m1_tu __riscv_vloxseg6ei16_v_f16m1_tu
#define vloxseg7ei16_v_f16m1_tu __riscv_vloxseg7ei16_v_f16m1_tu
#define vloxseg8ei16_v_f16m1_tu __riscv_vloxseg8ei16_v_f16m1_tu
#define vloxseg2ei16_v_f16m2_tu __riscv_vloxseg2ei16_v_f16m2_tu
#define vloxseg3ei16_v_f16m2_tu __riscv_vloxseg3ei16_v_f16m2_tu
#define vloxseg4ei16_v_f16m2_tu __riscv_vloxseg4ei16_v_f16m2_tu
#define vloxseg2ei16_v_f16m4_tu __riscv_vloxseg2ei16_v_f16m4_tu
#define vloxseg2ei32_v_f16mf4_tu __riscv_vloxseg2ei32_v_f16mf4_tu
#define vloxseg3ei32_v_f16mf4_tu __riscv_vloxseg3ei32_v_f16mf4_tu
#define vloxseg4ei32_v_f16mf4_tu __riscv_vloxseg4ei32_v_f16mf4_tu
#define vloxseg5ei32_v_f16mf4_tu __riscv_vloxseg5ei32_v_f16mf4_tu
#define vloxseg6ei32_v_f16mf4_tu __riscv_vloxseg6ei32_v_f16mf4_tu
#define vloxseg7ei32_v_f16mf4_tu __riscv_vloxseg7ei32_v_f16mf4_tu
#define vloxseg8ei32_v_f16mf4_tu __riscv_vloxseg8ei32_v_f16mf4_tu
#define vloxseg2ei32_v_f16mf2_tu __riscv_vloxseg2ei32_v_f16mf2_tu
#define vloxseg3ei32_v_f16mf2_tu __riscv_vloxseg3ei32_v_f16mf2_tu
#define vloxseg4ei32_v_f16mf2_tu __riscv_vloxseg4ei32_v_f16mf2_tu
#define vloxseg5ei32_v_f16mf2_tu __riscv_vloxseg5ei32_v_f16mf2_tu
#define vloxseg6ei32_v_f16mf2_tu __riscv_vloxseg6ei32_v_f16mf2_tu
#define vloxseg7ei32_v_f16mf2_tu __riscv_vloxseg7ei32_v_f16mf2_tu
#define vloxseg8ei32_v_f16mf2_tu __riscv_vloxseg8ei32_v_f16mf2_tu
#define vloxseg2ei32_v_f16m1_tu __riscv_vloxseg2ei32_v_f16m1_tu
#define vloxseg3ei32_v_f16m1_tu __riscv_vloxseg3ei32_v_f16m1_tu
#define vloxseg4ei32_v_f16m1_tu __riscv_vloxseg4ei32_v_f16m1_tu
#define vloxseg5ei32_v_f16m1_tu __riscv_vloxseg5ei32_v_f16m1_tu
#define vloxseg6ei32_v_f16m1_tu __riscv_vloxseg6ei32_v_f16m1_tu
#define vloxseg7ei32_v_f16m1_tu __riscv_vloxseg7ei32_v_f16m1_tu
#define vloxseg8ei32_v_f16m1_tu __riscv_vloxseg8ei32_v_f16m1_tu
#define vloxseg2ei32_v_f16m2_tu __riscv_vloxseg2ei32_v_f16m2_tu
#define vloxseg3ei32_v_f16m2_tu __riscv_vloxseg3ei32_v_f16m2_tu
#define vloxseg4ei32_v_f16m2_tu __riscv_vloxseg4ei32_v_f16m2_tu
#define vloxseg2ei32_v_f16m4_tu __riscv_vloxseg2ei32_v_f16m4_tu
#define vloxseg2ei64_v_f16mf4_tu __riscv_vloxseg2ei64_v_f16mf4_tu
#define vloxseg3ei64_v_f16mf4_tu __riscv_vloxseg3ei64_v_f16mf4_tu
#define vloxseg4ei64_v_f16mf4_tu __riscv_vloxseg4ei64_v_f16mf4_tu
#define vloxseg5ei64_v_f16mf4_tu __riscv_vloxseg5ei64_v_f16mf4_tu
#define vloxseg6ei64_v_f16mf4_tu __riscv_vloxseg6ei64_v_f16mf4_tu
#define vloxseg7ei64_v_f16mf4_tu __riscv_vloxseg7ei64_v_f16mf4_tu
#define vloxseg8ei64_v_f16mf4_tu __riscv_vloxseg8ei64_v_f16mf4_tu
#define vloxseg2ei64_v_f16mf2_tu __riscv_vloxseg2ei64_v_f16mf2_tu
#define vloxseg3ei64_v_f16mf2_tu __riscv_vloxseg3ei64_v_f16mf2_tu
#define vloxseg4ei64_v_f16mf2_tu __riscv_vloxseg4ei64_v_f16mf2_tu
#define vloxseg5ei64_v_f16mf2_tu __riscv_vloxseg5ei64_v_f16mf2_tu
#define vloxseg6ei64_v_f16mf2_tu __riscv_vloxseg6ei64_v_f16mf2_tu
#define vloxseg7ei64_v_f16mf2_tu __riscv_vloxseg7ei64_v_f16mf2_tu
#define vloxseg8ei64_v_f16mf2_tu __riscv_vloxseg8ei64_v_f16mf2_tu
#define vloxseg2ei64_v_f16m1_tu __riscv_vloxseg2ei64_v_f16m1_tu
#define vloxseg3ei64_v_f16m1_tu __riscv_vloxseg3ei64_v_f16m1_tu
#define vloxseg4ei64_v_f16m1_tu __riscv_vloxseg4ei64_v_f16m1_tu
#define vloxseg5ei64_v_f16m1_tu __riscv_vloxseg5ei64_v_f16m1_tu
#define vloxseg6ei64_v_f16m1_tu __riscv_vloxseg6ei64_v_f16m1_tu
#define vloxseg7ei64_v_f16m1_tu __riscv_vloxseg7ei64_v_f16m1_tu
#define vloxseg8ei64_v_f16m1_tu __riscv_vloxseg8ei64_v_f16m1_tu
#define vloxseg2ei64_v_f16m2_tu __riscv_vloxseg2ei64_v_f16m2_tu
#define vloxseg3ei64_v_f16m2_tu __riscv_vloxseg3ei64_v_f16m2_tu
#define vloxseg4ei64_v_f16m2_tu __riscv_vloxseg4ei64_v_f16m2_tu
#define vloxseg2ei8_v_f32mf2_tu __riscv_vloxseg2ei8_v_f32mf2_tu
#define vloxseg3ei8_v_f32mf2_tu __riscv_vloxseg3ei8_v_f32mf2_tu
#define vloxseg4ei8_v_f32mf2_tu __riscv_vloxseg4ei8_v_f32mf2_tu
#define vloxseg5ei8_v_f32mf2_tu __riscv_vloxseg5ei8_v_f32mf2_tu
#define vloxseg6ei8_v_f32mf2_tu __riscv_vloxseg6ei8_v_f32mf2_tu
#define vloxseg7ei8_v_f32mf2_tu __riscv_vloxseg7ei8_v_f32mf2_tu
#define vloxseg8ei8_v_f32mf2_tu __riscv_vloxseg8ei8_v_f32mf2_tu
#define vloxseg2ei8_v_f32m1_tu __riscv_vloxseg2ei8_v_f32m1_tu
#define vloxseg3ei8_v_f32m1_tu __riscv_vloxseg3ei8_v_f32m1_tu
#define vloxseg4ei8_v_f32m1_tu __riscv_vloxseg4ei8_v_f32m1_tu
#define vloxseg5ei8_v_f32m1_tu __riscv_vloxseg5ei8_v_f32m1_tu
#define vloxseg6ei8_v_f32m1_tu __riscv_vloxseg6ei8_v_f32m1_tu
#define vloxseg7ei8_v_f32m1_tu __riscv_vloxseg7ei8_v_f32m1_tu
#define vloxseg8ei8_v_f32m1_tu __riscv_vloxseg8ei8_v_f32m1_tu
#define vloxseg2ei8_v_f32m2_tu __riscv_vloxseg2ei8_v_f32m2_tu
#define vloxseg3ei8_v_f32m2_tu __riscv_vloxseg3ei8_v_f32m2_tu
#define vloxseg4ei8_v_f32m2_tu __riscv_vloxseg4ei8_v_f32m2_tu
#define vloxseg2ei8_v_f32m4_tu __riscv_vloxseg2ei8_v_f32m4_tu
#define vloxseg2ei16_v_f32mf2_tu __riscv_vloxseg2ei16_v_f32mf2_tu
#define vloxseg3ei16_v_f32mf2_tu __riscv_vloxseg3ei16_v_f32mf2_tu
#define vloxseg4ei16_v_f32mf2_tu __riscv_vloxseg4ei16_v_f32mf2_tu
#define vloxseg5ei16_v_f32mf2_tu __riscv_vloxseg5ei16_v_f32mf2_tu
#define vloxseg6ei16_v_f32mf2_tu __riscv_vloxseg6ei16_v_f32mf2_tu
#define vloxseg7ei16_v_f32mf2_tu __riscv_vloxseg7ei16_v_f32mf2_tu
#define vloxseg8ei16_v_f32mf2_tu __riscv_vloxseg8ei16_v_f32mf2_tu
#define vloxseg2ei16_v_f32m1_tu __riscv_vloxseg2ei16_v_f32m1_tu
#define vloxseg3ei16_v_f32m1_tu __riscv_vloxseg3ei16_v_f32m1_tu
#define vloxseg4ei16_v_f32m1_tu __riscv_vloxseg4ei16_v_f32m1_tu
#define vloxseg5ei16_v_f32m1_tu __riscv_vloxseg5ei16_v_f32m1_tu
#define vloxseg6ei16_v_f32m1_tu __riscv_vloxseg6ei16_v_f32m1_tu
#define vloxseg7ei16_v_f32m1_tu __riscv_vloxseg7ei16_v_f32m1_tu
#define vloxseg8ei16_v_f32m1_tu __riscv_vloxseg8ei16_v_f32m1_tu
#define vloxseg2ei16_v_f32m2_tu __riscv_vloxseg2ei16_v_f32m2_tu
#define vloxseg3ei16_v_f32m2_tu __riscv_vloxseg3ei16_v_f32m2_tu
#define vloxseg4ei16_v_f32m2_tu __riscv_vloxseg4ei16_v_f32m2_tu
#define vloxseg2ei16_v_f32m4_tu __riscv_vloxseg2ei16_v_f32m4_tu
#define vloxseg2ei32_v_f32mf2_tu __riscv_vloxseg2ei32_v_f32mf2_tu
#define vloxseg3ei32_v_f32mf2_tu __riscv_vloxseg3ei32_v_f32mf2_tu
#define vloxseg4ei32_v_f32mf2_tu __riscv_vloxseg4ei32_v_f32mf2_tu
#define vloxseg5ei32_v_f32mf2_tu __riscv_vloxseg5ei32_v_f32mf2_tu
#define vloxseg6ei32_v_f32mf2_tu __riscv_vloxseg6ei32_v_f32mf2_tu
#define vloxseg7ei32_v_f32mf2_tu __riscv_vloxseg7ei32_v_f32mf2_tu
#define vloxseg8ei32_v_f32mf2_tu __riscv_vloxseg8ei32_v_f32mf2_tu
#define vloxseg2ei32_v_f32m1_tu __riscv_vloxseg2ei32_v_f32m1_tu
#define vloxseg3ei32_v_f32m1_tu __riscv_vloxseg3ei32_v_f32m1_tu
#define vloxseg4ei32_v_f32m1_tu __riscv_vloxseg4ei32_v_f32m1_tu
#define vloxseg5ei32_v_f32m1_tu __riscv_vloxseg5ei32_v_f32m1_tu
#define vloxseg6ei32_v_f32m1_tu __riscv_vloxseg6ei32_v_f32m1_tu
#define vloxseg7ei32_v_f32m1_tu __riscv_vloxseg7ei32_v_f32m1_tu
#define vloxseg8ei32_v_f32m1_tu __riscv_vloxseg8ei32_v_f32m1_tu
#define vloxseg2ei32_v_f32m2_tu __riscv_vloxseg2ei32_v_f32m2_tu
#define vloxseg3ei32_v_f32m2_tu __riscv_vloxseg3ei32_v_f32m2_tu
#define vloxseg4ei32_v_f32m2_tu __riscv_vloxseg4ei32_v_f32m2_tu
#define vloxseg2ei32_v_f32m4_tu __riscv_vloxseg2ei32_v_f32m4_tu
#define vloxseg2ei64_v_f32mf2_tu __riscv_vloxseg2ei64_v_f32mf2_tu
#define vloxseg3ei64_v_f32mf2_tu __riscv_vloxseg3ei64_v_f32mf2_tu
#define vloxseg4ei64_v_f32mf2_tu __riscv_vloxseg4ei64_v_f32mf2_tu
#define vloxseg5ei64_v_f32mf2_tu __riscv_vloxseg5ei64_v_f32mf2_tu
#define vloxseg6ei64_v_f32mf2_tu __riscv_vloxseg6ei64_v_f32mf2_tu
#define vloxseg7ei64_v_f32mf2_tu __riscv_vloxseg7ei64_v_f32mf2_tu
#define vloxseg8ei64_v_f32mf2_tu __riscv_vloxseg8ei64_v_f32mf2_tu
#define vloxseg2ei64_v_f32m1_tu __riscv_vloxseg2ei64_v_f32m1_tu
#define vloxseg3ei64_v_f32m1_tu __riscv_vloxseg3ei64_v_f32m1_tu
#define vloxseg4ei64_v_f32m1_tu __riscv_vloxseg4ei64_v_f32m1_tu
#define vloxseg5ei64_v_f32m1_tu __riscv_vloxseg5ei64_v_f32m1_tu
#define vloxseg6ei64_v_f32m1_tu __riscv_vloxseg6ei64_v_f32m1_tu
#define vloxseg7ei64_v_f32m1_tu __riscv_vloxseg7ei64_v_f32m1_tu
#define vloxseg8ei64_v_f32m1_tu __riscv_vloxseg8ei64_v_f32m1_tu
#define vloxseg2ei64_v_f32m2_tu __riscv_vloxseg2ei64_v_f32m2_tu
#define vloxseg3ei64_v_f32m2_tu __riscv_vloxseg3ei64_v_f32m2_tu
#define vloxseg4ei64_v_f32m2_tu __riscv_vloxseg4ei64_v_f32m2_tu
#define vloxseg2ei64_v_f32m4_tu __riscv_vloxseg2ei64_v_f32m4_tu
#define vloxseg2ei8_v_f64m1_tu __riscv_vloxseg2ei8_v_f64m1_tu
#define vloxseg3ei8_v_f64m1_tu __riscv_vloxseg3ei8_v_f64m1_tu
#define vloxseg4ei8_v_f64m1_tu __riscv_vloxseg4ei8_v_f64m1_tu
#define vloxseg5ei8_v_f64m1_tu __riscv_vloxseg5ei8_v_f64m1_tu
#define vloxseg6ei8_v_f64m1_tu __riscv_vloxseg6ei8_v_f64m1_tu
#define vloxseg7ei8_v_f64m1_tu __riscv_vloxseg7ei8_v_f64m1_tu
#define vloxseg8ei8_v_f64m1_tu __riscv_vloxseg8ei8_v_f64m1_tu
#define vloxseg2ei8_v_f64m2_tu __riscv_vloxseg2ei8_v_f64m2_tu
#define vloxseg3ei8_v_f64m2_tu __riscv_vloxseg3ei8_v_f64m2_tu
#define vloxseg4ei8_v_f64m2_tu __riscv_vloxseg4ei8_v_f64m2_tu
#define vloxseg2ei8_v_f64m4_tu __riscv_vloxseg2ei8_v_f64m4_tu
#define vloxseg2ei16_v_f64m1_tu __riscv_vloxseg2ei16_v_f64m1_tu
#define vloxseg3ei16_v_f64m1_tu __riscv_vloxseg3ei16_v_f64m1_tu
#define vloxseg4ei16_v_f64m1_tu __riscv_vloxseg4ei16_v_f64m1_tu
#define vloxseg5ei16_v_f64m1_tu __riscv_vloxseg5ei16_v_f64m1_tu
#define vloxseg6ei16_v_f64m1_tu __riscv_vloxseg6ei16_v_f64m1_tu
#define vloxseg7ei16_v_f64m1_tu __riscv_vloxseg7ei16_v_f64m1_tu
#define vloxseg8ei16_v_f64m1_tu __riscv_vloxseg8ei16_v_f64m1_tu
#define vloxseg2ei16_v_f64m2_tu __riscv_vloxseg2ei16_v_f64m2_tu
#define vloxseg3ei16_v_f64m2_tu __riscv_vloxseg3ei16_v_f64m2_tu
#define vloxseg4ei16_v_f64m2_tu __riscv_vloxseg4ei16_v_f64m2_tu
#define vloxseg2ei16_v_f64m4_tu __riscv_vloxseg2ei16_v_f64m4_tu
#define vloxseg2ei32_v_f64m1_tu __riscv_vloxseg2ei32_v_f64m1_tu
#define vloxseg3ei32_v_f64m1_tu __riscv_vloxseg3ei32_v_f64m1_tu
#define vloxseg4ei32_v_f64m1_tu __riscv_vloxseg4ei32_v_f64m1_tu
#define vloxseg5ei32_v_f64m1_tu __riscv_vloxseg5ei32_v_f64m1_tu
#define vloxseg6ei32_v_f64m1_tu __riscv_vloxseg6ei32_v_f64m1_tu
#define vloxseg7ei32_v_f64m1_tu __riscv_vloxseg7ei32_v_f64m1_tu
#define vloxseg8ei32_v_f64m1_tu __riscv_vloxseg8ei32_v_f64m1_tu
#define vloxseg2ei32_v_f64m2_tu __riscv_vloxseg2ei32_v_f64m2_tu
#define vloxseg3ei32_v_f64m2_tu __riscv_vloxseg3ei32_v_f64m2_tu
#define vloxseg4ei32_v_f64m2_tu __riscv_vloxseg4ei32_v_f64m2_tu
#define vloxseg2ei32_v_f64m4_tu __riscv_vloxseg2ei32_v_f64m4_tu
#define vloxseg2ei64_v_f64m1_tu __riscv_vloxseg2ei64_v_f64m1_tu
#define vloxseg3ei64_v_f64m1_tu __riscv_vloxseg3ei64_v_f64m1_tu
#define vloxseg4ei64_v_f64m1_tu __riscv_vloxseg4ei64_v_f64m1_tu
#define vloxseg5ei64_v_f64m1_tu __riscv_vloxseg5ei64_v_f64m1_tu
#define vloxseg6ei64_v_f64m1_tu __riscv_vloxseg6ei64_v_f64m1_tu
#define vloxseg7ei64_v_f64m1_tu __riscv_vloxseg7ei64_v_f64m1_tu
#define vloxseg8ei64_v_f64m1_tu __riscv_vloxseg8ei64_v_f64m1_tu
#define vloxseg2ei64_v_f64m2_tu __riscv_vloxseg2ei64_v_f64m2_tu
#define vloxseg3ei64_v_f64m2_tu __riscv_vloxseg3ei64_v_f64m2_tu
#define vloxseg4ei64_v_f64m2_tu __riscv_vloxseg4ei64_v_f64m2_tu
#define vloxseg2ei64_v_f64m4_tu __riscv_vloxseg2ei64_v_f64m4_tu
#define vluxseg2ei8_v_f16mf4_tu __riscv_vluxseg2ei8_v_f16mf4_tu
#define vluxseg3ei8_v_f16mf4_tu __riscv_vluxseg3ei8_v_f16mf4_tu
#define vluxseg4ei8_v_f16mf4_tu __riscv_vluxseg4ei8_v_f16mf4_tu
#define vluxseg5ei8_v_f16mf4_tu __riscv_vluxseg5ei8_v_f16mf4_tu
#define vluxseg6ei8_v_f16mf4_tu __riscv_vluxseg6ei8_v_f16mf4_tu
#define vluxseg7ei8_v_f16mf4_tu __riscv_vluxseg7ei8_v_f16mf4_tu
#define vluxseg8ei8_v_f16mf4_tu __riscv_vluxseg8ei8_v_f16mf4_tu
#define vluxseg2ei8_v_f16mf2_tu __riscv_vluxseg2ei8_v_f16mf2_tu
#define vluxseg3ei8_v_f16mf2_tu __riscv_vluxseg3ei8_v_f16mf2_tu
#define vluxseg4ei8_v_f16mf2_tu __riscv_vluxseg4ei8_v_f16mf2_tu
#define vluxseg5ei8_v_f16mf2_tu __riscv_vluxseg5ei8_v_f16mf2_tu
#define vluxseg6ei8_v_f16mf2_tu __riscv_vluxseg6ei8_v_f16mf2_tu
#define vluxseg7ei8_v_f16mf2_tu __riscv_vluxseg7ei8_v_f16mf2_tu
#define vluxseg8ei8_v_f16mf2_tu __riscv_vluxseg8ei8_v_f16mf2_tu
#define vluxseg2ei8_v_f16m1_tu __riscv_vluxseg2ei8_v_f16m1_tu
#define vluxseg3ei8_v_f16m1_tu __riscv_vluxseg3ei8_v_f16m1_tu
#define vluxseg4ei8_v_f16m1_tu __riscv_vluxseg4ei8_v_f16m1_tu
#define vluxseg5ei8_v_f16m1_tu __riscv_vluxseg5ei8_v_f16m1_tu
#define vluxseg6ei8_v_f16m1_tu __riscv_vluxseg6ei8_v_f16m1_tu
#define vluxseg7ei8_v_f16m1_tu __riscv_vluxseg7ei8_v_f16m1_tu
#define vluxseg8ei8_v_f16m1_tu __riscv_vluxseg8ei8_v_f16m1_tu
#define vluxseg2ei8_v_f16m2_tu __riscv_vluxseg2ei8_v_f16m2_tu
#define vluxseg3ei8_v_f16m2_tu __riscv_vluxseg3ei8_v_f16m2_tu
#define vluxseg4ei8_v_f16m2_tu __riscv_vluxseg4ei8_v_f16m2_tu
#define vluxseg2ei8_v_f16m4_tu __riscv_vluxseg2ei8_v_f16m4_tu
#define vluxseg2ei16_v_f16mf4_tu __riscv_vluxseg2ei16_v_f16mf4_tu
#define vluxseg3ei16_v_f16mf4_tu __riscv_vluxseg3ei16_v_f16mf4_tu
#define vluxseg4ei16_v_f16mf4_tu __riscv_vluxseg4ei16_v_f16mf4_tu
#define vluxseg5ei16_v_f16mf4_tu __riscv_vluxseg5ei16_v_f16mf4_tu
#define vluxseg6ei16_v_f16mf4_tu __riscv_vluxseg6ei16_v_f16mf4_tu
#define vluxseg7ei16_v_f16mf4_tu __riscv_vluxseg7ei16_v_f16mf4_tu
#define vluxseg8ei16_v_f16mf4_tu __riscv_vluxseg8ei16_v_f16mf4_tu
#define vluxseg2ei16_v_f16mf2_tu __riscv_vluxseg2ei16_v_f16mf2_tu
#define vluxseg3ei16_v_f16mf2_tu __riscv_vluxseg3ei16_v_f16mf2_tu
#define vluxseg4ei16_v_f16mf2_tu __riscv_vluxseg4ei16_v_f16mf2_tu
#define vluxseg5ei16_v_f16mf2_tu __riscv_vluxseg5ei16_v_f16mf2_tu
#define vluxseg6ei16_v_f16mf2_tu __riscv_vluxseg6ei16_v_f16mf2_tu
#define vluxseg7ei16_v_f16mf2_tu __riscv_vluxseg7ei16_v_f16mf2_tu
#define vluxseg8ei16_v_f16mf2_tu __riscv_vluxseg8ei16_v_f16mf2_tu
#define vluxseg2ei16_v_f16m1_tu __riscv_vluxseg2ei16_v_f16m1_tu
#define vluxseg3ei16_v_f16m1_tu __riscv_vluxseg3ei16_v_f16m1_tu
#define vluxseg4ei16_v_f16m1_tu __riscv_vluxseg4ei16_v_f16m1_tu
#define vluxseg5ei16_v_f16m1_tu __riscv_vluxseg5ei16_v_f16m1_tu
#define vluxseg6ei16_v_f16m1_tu __riscv_vluxseg6ei16_v_f16m1_tu
#define vluxseg7ei16_v_f16m1_tu __riscv_vluxseg7ei16_v_f16m1_tu
#define vluxseg8ei16_v_f16m1_tu __riscv_vluxseg8ei16_v_f16m1_tu
#define vluxseg2ei16_v_f16m2_tu __riscv_vluxseg2ei16_v_f16m2_tu
#define vluxseg3ei16_v_f16m2_tu __riscv_vluxseg3ei16_v_f16m2_tu
#define vluxseg4ei16_v_f16m2_tu __riscv_vluxseg4ei16_v_f16m2_tu
#define vluxseg2ei16_v_f16m4_tu __riscv_vluxseg2ei16_v_f16m4_tu
#define vluxseg2ei32_v_f16mf4_tu __riscv_vluxseg2ei32_v_f16mf4_tu
#define vluxseg3ei32_v_f16mf4_tu __riscv_vluxseg3ei32_v_f16mf4_tu
#define vluxseg4ei32_v_f16mf4_tu __riscv_vluxseg4ei32_v_f16mf4_tu
#define vluxseg5ei32_v_f16mf4_tu __riscv_vluxseg5ei32_v_f16mf4_tu
#define vluxseg6ei32_v_f16mf4_tu __riscv_vluxseg6ei32_v_f16mf4_tu
#define vluxseg7ei32_v_f16mf4_tu __riscv_vluxseg7ei32_v_f16mf4_tu
#define vluxseg8ei32_v_f16mf4_tu __riscv_vluxseg8ei32_v_f16mf4_tu
#define vluxseg2ei32_v_f16mf2_tu __riscv_vluxseg2ei32_v_f16mf2_tu
#define vluxseg3ei32_v_f16mf2_tu __riscv_vluxseg3ei32_v_f16mf2_tu
#define vluxseg4ei32_v_f16mf2_tu __riscv_vluxseg4ei32_v_f16mf2_tu
#define vluxseg5ei32_v_f16mf2_tu __riscv_vluxseg5ei32_v_f16mf2_tu
#define vluxseg6ei32_v_f16mf2_tu __riscv_vluxseg6ei32_v_f16mf2_tu
#define vluxseg7ei32_v_f16mf2_tu __riscv_vluxseg7ei32_v_f16mf2_tu
#define vluxseg8ei32_v_f16mf2_tu __riscv_vluxseg8ei32_v_f16mf2_tu
#define vluxseg2ei32_v_f16m1_tu __riscv_vluxseg2ei32_v_f16m1_tu
#define vluxseg3ei32_v_f16m1_tu __riscv_vluxseg3ei32_v_f16m1_tu
#define vluxseg4ei32_v_f16m1_tu __riscv_vluxseg4ei32_v_f16m1_tu
#define vluxseg5ei32_v_f16m1_tu __riscv_vluxseg5ei32_v_f16m1_tu
#define vluxseg6ei32_v_f16m1_tu __riscv_vluxseg6ei32_v_f16m1_tu
#define vluxseg7ei32_v_f16m1_tu __riscv_vluxseg7ei32_v_f16m1_tu
#define vluxseg8ei32_v_f16m1_tu __riscv_vluxseg8ei32_v_f16m1_tu
#define vluxseg2ei32_v_f16m2_tu __riscv_vluxseg2ei32_v_f16m2_tu
#define vluxseg3ei32_v_f16m2_tu __riscv_vluxseg3ei32_v_f16m2_tu
#define vluxseg4ei32_v_f16m2_tu __riscv_vluxseg4ei32_v_f16m2_tu
#define vluxseg2ei32_v_f16m4_tu __riscv_vluxseg2ei32_v_f16m4_tu
#define vluxseg2ei64_v_f16mf4_tu __riscv_vluxseg2ei64_v_f16mf4_tu
#define vluxseg3ei64_v_f16mf4_tu __riscv_vluxseg3ei64_v_f16mf4_tu
#define vluxseg4ei64_v_f16mf4_tu __riscv_vluxseg4ei64_v_f16mf4_tu
#define vluxseg5ei64_v_f16mf4_tu __riscv_vluxseg5ei64_v_f16mf4_tu
#define vluxseg6ei64_v_f16mf4_tu __riscv_vluxseg6ei64_v_f16mf4_tu
#define vluxseg7ei64_v_f16mf4_tu __riscv_vluxseg7ei64_v_f16mf4_tu
#define vluxseg8ei64_v_f16mf4_tu __riscv_vluxseg8ei64_v_f16mf4_tu
#define vluxseg2ei64_v_f16mf2_tu __riscv_vluxseg2ei64_v_f16mf2_tu
#define vluxseg3ei64_v_f16mf2_tu __riscv_vluxseg3ei64_v_f16mf2_tu
#define vluxseg4ei64_v_f16mf2_tu __riscv_vluxseg4ei64_v_f16mf2_tu
#define vluxseg5ei64_v_f16mf2_tu __riscv_vluxseg5ei64_v_f16mf2_tu
#define vluxseg6ei64_v_f16mf2_tu __riscv_vluxseg6ei64_v_f16mf2_tu
#define vluxseg7ei64_v_f16mf2_tu __riscv_vluxseg7ei64_v_f16mf2_tu
#define vluxseg8ei64_v_f16mf2_tu __riscv_vluxseg8ei64_v_f16mf2_tu
#define vluxseg2ei64_v_f16m1_tu __riscv_vluxseg2ei64_v_f16m1_tu
#define vluxseg3ei64_v_f16m1_tu __riscv_vluxseg3ei64_v_f16m1_tu
#define vluxseg4ei64_v_f16m1_tu __riscv_vluxseg4ei64_v_f16m1_tu
#define vluxseg5ei64_v_f16m1_tu __riscv_vluxseg5ei64_v_f16m1_tu
#define vluxseg6ei64_v_f16m1_tu __riscv_vluxseg6ei64_v_f16m1_tu
#define vluxseg7ei64_v_f16m1_tu __riscv_vluxseg7ei64_v_f16m1_tu
#define vluxseg8ei64_v_f16m1_tu __riscv_vluxseg8ei64_v_f16m1_tu
#define vluxseg2ei64_v_f16m2_tu __riscv_vluxseg2ei64_v_f16m2_tu
#define vluxseg3ei64_v_f16m2_tu __riscv_vluxseg3ei64_v_f16m2_tu
#define vluxseg4ei64_v_f16m2_tu __riscv_vluxseg4ei64_v_f16m2_tu
#define vluxseg2ei8_v_f32mf2_tu __riscv_vluxseg2ei8_v_f32mf2_tu
#define vluxseg3ei8_v_f32mf2_tu __riscv_vluxseg3ei8_v_f32mf2_tu
#define vluxseg4ei8_v_f32mf2_tu __riscv_vluxseg4ei8_v_f32mf2_tu
#define vluxseg5ei8_v_f32mf2_tu __riscv_vluxseg5ei8_v_f32mf2_tu
#define vluxseg6ei8_v_f32mf2_tu __riscv_vluxseg6ei8_v_f32mf2_tu
#define vluxseg7ei8_v_f32mf2_tu __riscv_vluxseg7ei8_v_f32mf2_tu
#define vluxseg8ei8_v_f32mf2_tu __riscv_vluxseg8ei8_v_f32mf2_tu
#define vluxseg2ei8_v_f32m1_tu __riscv_vluxseg2ei8_v_f32m1_tu
#define vluxseg3ei8_v_f32m1_tu __riscv_vluxseg3ei8_v_f32m1_tu
#define vluxseg4ei8_v_f32m1_tu __riscv_vluxseg4ei8_v_f32m1_tu
#define vluxseg5ei8_v_f32m1_tu __riscv_vluxseg5ei8_v_f32m1_tu
#define vluxseg6ei8_v_f32m1_tu __riscv_vluxseg6ei8_v_f32m1_tu
#define vluxseg7ei8_v_f32m1_tu __riscv_vluxseg7ei8_v_f32m1_tu
#define vluxseg8ei8_v_f32m1_tu __riscv_vluxseg8ei8_v_f32m1_tu
#define vluxseg2ei8_v_f32m2_tu __riscv_vluxseg2ei8_v_f32m2_tu
#define vluxseg3ei8_v_f32m2_tu __riscv_vluxseg3ei8_v_f32m2_tu
#define vluxseg4ei8_v_f32m2_tu __riscv_vluxseg4ei8_v_f32m2_tu
#define vluxseg2ei8_v_f32m4_tu __riscv_vluxseg2ei8_v_f32m4_tu
#define vluxseg2ei16_v_f32mf2_tu __riscv_vluxseg2ei16_v_f32mf2_tu
#define vluxseg3ei16_v_f32mf2_tu __riscv_vluxseg3ei16_v_f32mf2_tu
#define vluxseg4ei16_v_f32mf2_tu __riscv_vluxseg4ei16_v_f32mf2_tu
#define vluxseg5ei16_v_f32mf2_tu __riscv_vluxseg5ei16_v_f32mf2_tu
#define vluxseg6ei16_v_f32mf2_tu __riscv_vluxseg6ei16_v_f32mf2_tu
#define vluxseg7ei16_v_f32mf2_tu __riscv_vluxseg7ei16_v_f32mf2_tu
#define vluxseg8ei16_v_f32mf2_tu __riscv_vluxseg8ei16_v_f32mf2_tu
#define vluxseg2ei16_v_f32m1_tu __riscv_vluxseg2ei16_v_f32m1_tu
#define vluxseg3ei16_v_f32m1_tu __riscv_vluxseg3ei16_v_f32m1_tu
#define vluxseg4ei16_v_f32m1_tu __riscv_vluxseg4ei16_v_f32m1_tu
#define vluxseg5ei16_v_f32m1_tu __riscv_vluxseg5ei16_v_f32m1_tu
#define vluxseg6ei16_v_f32m1_tu __riscv_vluxseg6ei16_v_f32m1_tu
#define vluxseg7ei16_v_f32m1_tu __riscv_vluxseg7ei16_v_f32m1_tu
#define vluxseg8ei16_v_f32m1_tu __riscv_vluxseg8ei16_v_f32m1_tu
#define vluxseg2ei16_v_f32m2_tu __riscv_vluxseg2ei16_v_f32m2_tu
#define vluxseg3ei16_v_f32m2_tu __riscv_vluxseg3ei16_v_f32m2_tu
#define vluxseg4ei16_v_f32m2_tu __riscv_vluxseg4ei16_v_f32m2_tu
#define vluxseg2ei16_v_f32m4_tu __riscv_vluxseg2ei16_v_f32m4_tu
#define vluxseg2ei32_v_f32mf2_tu __riscv_vluxseg2ei32_v_f32mf2_tu
#define vluxseg3ei32_v_f32mf2_tu __riscv_vluxseg3ei32_v_f32mf2_tu
#define vluxseg4ei32_v_f32mf2_tu __riscv_vluxseg4ei32_v_f32mf2_tu
#define vluxseg5ei32_v_f32mf2_tu __riscv_vluxseg5ei32_v_f32mf2_tu
#define vluxseg6ei32_v_f32mf2_tu __riscv_vluxseg6ei32_v_f32mf2_tu
#define vluxseg7ei32_v_f32mf2_tu __riscv_vluxseg7ei32_v_f32mf2_tu
#define vluxseg8ei32_v_f32mf2_tu __riscv_vluxseg8ei32_v_f32mf2_tu
#define vluxseg2ei32_v_f32m1_tu __riscv_vluxseg2ei32_v_f32m1_tu
#define vluxseg3ei32_v_f32m1_tu __riscv_vluxseg3ei32_v_f32m1_tu
#define vluxseg4ei32_v_f32m1_tu __riscv_vluxseg4ei32_v_f32m1_tu
#define vluxseg5ei32_v_f32m1_tu __riscv_vluxseg5ei32_v_f32m1_tu
#define vluxseg6ei32_v_f32m1_tu __riscv_vluxseg6ei32_v_f32m1_tu
#define vluxseg7ei32_v_f32m1_tu __riscv_vluxseg7ei32_v_f32m1_tu
#define vluxseg8ei32_v_f32m1_tu __riscv_vluxseg8ei32_v_f32m1_tu
#define vluxseg2ei32_v_f32m2_tu __riscv_vluxseg2ei32_v_f32m2_tu
#define vluxseg3ei32_v_f32m2_tu __riscv_vluxseg3ei32_v_f32m2_tu
#define vluxseg4ei32_v_f32m2_tu __riscv_vluxseg4ei32_v_f32m2_tu
#define vluxseg2ei32_v_f32m4_tu __riscv_vluxseg2ei32_v_f32m4_tu
#define vluxseg2ei64_v_f32mf2_tu __riscv_vluxseg2ei64_v_f32mf2_tu
#define vluxseg3ei64_v_f32mf2_tu __riscv_vluxseg3ei64_v_f32mf2_tu
#define vluxseg4ei64_v_f32mf2_tu __riscv_vluxseg4ei64_v_f32mf2_tu
#define vluxseg5ei64_v_f32mf2_tu __riscv_vluxseg5ei64_v_f32mf2_tu
#define vluxseg6ei64_v_f32mf2_tu __riscv_vluxseg6ei64_v_f32mf2_tu
#define vluxseg7ei64_v_f32mf2_tu __riscv_vluxseg7ei64_v_f32mf2_tu
#define vluxseg8ei64_v_f32mf2_tu __riscv_vluxseg8ei64_v_f32mf2_tu
#define vluxseg2ei64_v_f32m1_tu __riscv_vluxseg2ei64_v_f32m1_tu
#define vluxseg3ei64_v_f32m1_tu __riscv_vluxseg3ei64_v_f32m1_tu
#define vluxseg4ei64_v_f32m1_tu __riscv_vluxseg4ei64_v_f32m1_tu
#define vluxseg5ei64_v_f32m1_tu __riscv_vluxseg5ei64_v_f32m1_tu
#define vluxseg6ei64_v_f32m1_tu __riscv_vluxseg6ei64_v_f32m1_tu
#define vluxseg7ei64_v_f32m1_tu __riscv_vluxseg7ei64_v_f32m1_tu
#define vluxseg8ei64_v_f32m1_tu __riscv_vluxseg8ei64_v_f32m1_tu
#define vluxseg2ei64_v_f32m2_tu __riscv_vluxseg2ei64_v_f32m2_tu
#define vluxseg3ei64_v_f32m2_tu __riscv_vluxseg3ei64_v_f32m2_tu
#define vluxseg4ei64_v_f32m2_tu __riscv_vluxseg4ei64_v_f32m2_tu
#define vluxseg2ei64_v_f32m4_tu __riscv_vluxseg2ei64_v_f32m4_tu
#define vluxseg2ei8_v_f64m1_tu __riscv_vluxseg2ei8_v_f64m1_tu
#define vluxseg3ei8_v_f64m1_tu __riscv_vluxseg3ei8_v_f64m1_tu
#define vluxseg4ei8_v_f64m1_tu __riscv_vluxseg4ei8_v_f64m1_tu
#define vluxseg5ei8_v_f64m1_tu __riscv_vluxseg5ei8_v_f64m1_tu
#define vluxseg6ei8_v_f64m1_tu __riscv_vluxseg6ei8_v_f64m1_tu
#define vluxseg7ei8_v_f64m1_tu __riscv_vluxseg7ei8_v_f64m1_tu
#define vluxseg8ei8_v_f64m1_tu __riscv_vluxseg8ei8_v_f64m1_tu
#define vluxseg2ei8_v_f64m2_tu __riscv_vluxseg2ei8_v_f64m2_tu
#define vluxseg3ei8_v_f64m2_tu __riscv_vluxseg3ei8_v_f64m2_tu
#define vluxseg4ei8_v_f64m2_tu __riscv_vluxseg4ei8_v_f64m2_tu
#define vluxseg2ei8_v_f64m4_tu __riscv_vluxseg2ei8_v_f64m4_tu
#define vluxseg2ei16_v_f64m1_tu __riscv_vluxseg2ei16_v_f64m1_tu
#define vluxseg3ei16_v_f64m1_tu __riscv_vluxseg3ei16_v_f64m1_tu
#define vluxseg4ei16_v_f64m1_tu __riscv_vluxseg4ei16_v_f64m1_tu
#define vluxseg5ei16_v_f64m1_tu __riscv_vluxseg5ei16_v_f64m1_tu
#define vluxseg6ei16_v_f64m1_tu __riscv_vluxseg6ei16_v_f64m1_tu
#define vluxseg7ei16_v_f64m1_tu __riscv_vluxseg7ei16_v_f64m1_tu
#define vluxseg8ei16_v_f64m1_tu __riscv_vluxseg8ei16_v_f64m1_tu
#define vluxseg2ei16_v_f64m2_tu __riscv_vluxseg2ei16_v_f64m2_tu
#define vluxseg3ei16_v_f64m2_tu __riscv_vluxseg3ei16_v_f64m2_tu
#define vluxseg4ei16_v_f64m2_tu __riscv_vluxseg4ei16_v_f64m2_tu
#define vluxseg2ei16_v_f64m4_tu __riscv_vluxseg2ei16_v_f64m4_tu
#define vluxseg2ei32_v_f64m1_tu __riscv_vluxseg2ei32_v_f64m1_tu
#define vluxseg3ei32_v_f64m1_tu __riscv_vluxseg3ei32_v_f64m1_tu
#define vluxseg4ei32_v_f64m1_tu __riscv_vluxseg4ei32_v_f64m1_tu
#define vluxseg5ei32_v_f64m1_tu __riscv_vluxseg5ei32_v_f64m1_tu
#define vluxseg6ei32_v_f64m1_tu __riscv_vluxseg6ei32_v_f64m1_tu
#define vluxseg7ei32_v_f64m1_tu __riscv_vluxseg7ei32_v_f64m1_tu
#define vluxseg8ei32_v_f64m1_tu __riscv_vluxseg8ei32_v_f64m1_tu
#define vluxseg2ei32_v_f64m2_tu __riscv_vluxseg2ei32_v_f64m2_tu
#define vluxseg3ei32_v_f64m2_tu __riscv_vluxseg3ei32_v_f64m2_tu
#define vluxseg4ei32_v_f64m2_tu __riscv_vluxseg4ei32_v_f64m2_tu
#define vluxseg2ei32_v_f64m4_tu __riscv_vluxseg2ei32_v_f64m4_tu
#define vluxseg2ei64_v_f64m1_tu __riscv_vluxseg2ei64_v_f64m1_tu
#define vluxseg3ei64_v_f64m1_tu __riscv_vluxseg3ei64_v_f64m1_tu
#define vluxseg4ei64_v_f64m1_tu __riscv_vluxseg4ei64_v_f64m1_tu
#define vluxseg5ei64_v_f64m1_tu __riscv_vluxseg5ei64_v_f64m1_tu
#define vluxseg6ei64_v_f64m1_tu __riscv_vluxseg6ei64_v_f64m1_tu
#define vluxseg7ei64_v_f64m1_tu __riscv_vluxseg7ei64_v_f64m1_tu
#define vluxseg8ei64_v_f64m1_tu __riscv_vluxseg8ei64_v_f64m1_tu
#define vluxseg2ei64_v_f64m2_tu __riscv_vluxseg2ei64_v_f64m2_tu
#define vluxseg3ei64_v_f64m2_tu __riscv_vluxseg3ei64_v_f64m2_tu
#define vluxseg4ei64_v_f64m2_tu __riscv_vluxseg4ei64_v_f64m2_tu
#define vluxseg2ei64_v_f64m4_tu __riscv_vluxseg2ei64_v_f64m4_tu
#define vloxseg2ei8_v_i8mf8_tu __riscv_vloxseg2ei8_v_i8mf8_tu
#define vloxseg3ei8_v_i8mf8_tu __riscv_vloxseg3ei8_v_i8mf8_tu
#define vloxseg4ei8_v_i8mf8_tu __riscv_vloxseg4ei8_v_i8mf8_tu
#define vloxseg5ei8_v_i8mf8_tu __riscv_vloxseg5ei8_v_i8mf8_tu
#define vloxseg6ei8_v_i8mf8_tu __riscv_vloxseg6ei8_v_i8mf8_tu
#define vloxseg7ei8_v_i8mf8_tu __riscv_vloxseg7ei8_v_i8mf8_tu
#define vloxseg8ei8_v_i8mf8_tu __riscv_vloxseg8ei8_v_i8mf8_tu
#define vloxseg2ei8_v_i8mf4_tu __riscv_vloxseg2ei8_v_i8mf4_tu
#define vloxseg3ei8_v_i8mf4_tu __riscv_vloxseg3ei8_v_i8mf4_tu
#define vloxseg4ei8_v_i8mf4_tu __riscv_vloxseg4ei8_v_i8mf4_tu
#define vloxseg5ei8_v_i8mf4_tu __riscv_vloxseg5ei8_v_i8mf4_tu
#define vloxseg6ei8_v_i8mf4_tu __riscv_vloxseg6ei8_v_i8mf4_tu
#define vloxseg7ei8_v_i8mf4_tu __riscv_vloxseg7ei8_v_i8mf4_tu
#define vloxseg8ei8_v_i8mf4_tu __riscv_vloxseg8ei8_v_i8mf4_tu
#define vloxseg2ei8_v_i8mf2_tu __riscv_vloxseg2ei8_v_i8mf2_tu
#define vloxseg3ei8_v_i8mf2_tu __riscv_vloxseg3ei8_v_i8mf2_tu
#define vloxseg4ei8_v_i8mf2_tu __riscv_vloxseg4ei8_v_i8mf2_tu
#define vloxseg5ei8_v_i8mf2_tu __riscv_vloxseg5ei8_v_i8mf2_tu
#define vloxseg6ei8_v_i8mf2_tu __riscv_vloxseg6ei8_v_i8mf2_tu
#define vloxseg7ei8_v_i8mf2_tu __riscv_vloxseg7ei8_v_i8mf2_tu
#define vloxseg8ei8_v_i8mf2_tu __riscv_vloxseg8ei8_v_i8mf2_tu
#define vloxseg2ei8_v_i8m1_tu __riscv_vloxseg2ei8_v_i8m1_tu
#define vloxseg3ei8_v_i8m1_tu __riscv_vloxseg3ei8_v_i8m1_tu
#define vloxseg4ei8_v_i8m1_tu __riscv_vloxseg4ei8_v_i8m1_tu
#define vloxseg5ei8_v_i8m1_tu __riscv_vloxseg5ei8_v_i8m1_tu
#define vloxseg6ei8_v_i8m1_tu __riscv_vloxseg6ei8_v_i8m1_tu
#define vloxseg7ei8_v_i8m1_tu __riscv_vloxseg7ei8_v_i8m1_tu
#define vloxseg8ei8_v_i8m1_tu __riscv_vloxseg8ei8_v_i8m1_tu
#define vloxseg2ei8_v_i8m2_tu __riscv_vloxseg2ei8_v_i8m2_tu
#define vloxseg3ei8_v_i8m2_tu __riscv_vloxseg3ei8_v_i8m2_tu
#define vloxseg4ei8_v_i8m2_tu __riscv_vloxseg4ei8_v_i8m2_tu
#define vloxseg2ei8_v_i8m4_tu __riscv_vloxseg2ei8_v_i8m4_tu
#define vloxseg2ei16_v_i8mf8_tu __riscv_vloxseg2ei16_v_i8mf8_tu
#define vloxseg3ei16_v_i8mf8_tu __riscv_vloxseg3ei16_v_i8mf8_tu
#define vloxseg4ei16_v_i8mf8_tu __riscv_vloxseg4ei16_v_i8mf8_tu
#define vloxseg5ei16_v_i8mf8_tu __riscv_vloxseg5ei16_v_i8mf8_tu
#define vloxseg6ei16_v_i8mf8_tu __riscv_vloxseg6ei16_v_i8mf8_tu
#define vloxseg7ei16_v_i8mf8_tu __riscv_vloxseg7ei16_v_i8mf8_tu
#define vloxseg8ei16_v_i8mf8_tu __riscv_vloxseg8ei16_v_i8mf8_tu
#define vloxseg2ei16_v_i8mf4_tu __riscv_vloxseg2ei16_v_i8mf4_tu
#define vloxseg3ei16_v_i8mf4_tu __riscv_vloxseg3ei16_v_i8mf4_tu
#define vloxseg4ei16_v_i8mf4_tu __riscv_vloxseg4ei16_v_i8mf4_tu
#define vloxseg5ei16_v_i8mf4_tu __riscv_vloxseg5ei16_v_i8mf4_tu
#define vloxseg6ei16_v_i8mf4_tu __riscv_vloxseg6ei16_v_i8mf4_tu
#define vloxseg7ei16_v_i8mf4_tu __riscv_vloxseg7ei16_v_i8mf4_tu
#define vloxseg8ei16_v_i8mf4_tu __riscv_vloxseg8ei16_v_i8mf4_tu
#define vloxseg2ei16_v_i8mf2_tu __riscv_vloxseg2ei16_v_i8mf2_tu
#define vloxseg3ei16_v_i8mf2_tu __riscv_vloxseg3ei16_v_i8mf2_tu
#define vloxseg4ei16_v_i8mf2_tu __riscv_vloxseg4ei16_v_i8mf2_tu
#define vloxseg5ei16_v_i8mf2_tu __riscv_vloxseg5ei16_v_i8mf2_tu
#define vloxseg6ei16_v_i8mf2_tu __riscv_vloxseg6ei16_v_i8mf2_tu
#define vloxseg7ei16_v_i8mf2_tu __riscv_vloxseg7ei16_v_i8mf2_tu
#define vloxseg8ei16_v_i8mf2_tu __riscv_vloxseg8ei16_v_i8mf2_tu
#define vloxseg2ei16_v_i8m1_tu __riscv_vloxseg2ei16_v_i8m1_tu
#define vloxseg3ei16_v_i8m1_tu __riscv_vloxseg3ei16_v_i8m1_tu
#define vloxseg4ei16_v_i8m1_tu __riscv_vloxseg4ei16_v_i8m1_tu
#define vloxseg5ei16_v_i8m1_tu __riscv_vloxseg5ei16_v_i8m1_tu
#define vloxseg6ei16_v_i8m1_tu __riscv_vloxseg6ei16_v_i8m1_tu
#define vloxseg7ei16_v_i8m1_tu __riscv_vloxseg7ei16_v_i8m1_tu
#define vloxseg8ei16_v_i8m1_tu __riscv_vloxseg8ei16_v_i8m1_tu
#define vloxseg2ei16_v_i8m2_tu __riscv_vloxseg2ei16_v_i8m2_tu
#define vloxseg3ei16_v_i8m2_tu __riscv_vloxseg3ei16_v_i8m2_tu
#define vloxseg4ei16_v_i8m2_tu __riscv_vloxseg4ei16_v_i8m2_tu
#define vloxseg2ei16_v_i8m4_tu __riscv_vloxseg2ei16_v_i8m4_tu
#define vloxseg2ei32_v_i8mf8_tu __riscv_vloxseg2ei32_v_i8mf8_tu
#define vloxseg3ei32_v_i8mf8_tu __riscv_vloxseg3ei32_v_i8mf8_tu
#define vloxseg4ei32_v_i8mf8_tu __riscv_vloxseg4ei32_v_i8mf8_tu
#define vloxseg5ei32_v_i8mf8_tu __riscv_vloxseg5ei32_v_i8mf8_tu
#define vloxseg6ei32_v_i8mf8_tu __riscv_vloxseg6ei32_v_i8mf8_tu
#define vloxseg7ei32_v_i8mf8_tu __riscv_vloxseg7ei32_v_i8mf8_tu
#define vloxseg8ei32_v_i8mf8_tu __riscv_vloxseg8ei32_v_i8mf8_tu
#define vloxseg2ei32_v_i8mf4_tu __riscv_vloxseg2ei32_v_i8mf4_tu
#define vloxseg3ei32_v_i8mf4_tu __riscv_vloxseg3ei32_v_i8mf4_tu
#define vloxseg4ei32_v_i8mf4_tu __riscv_vloxseg4ei32_v_i8mf4_tu
#define vloxseg5ei32_v_i8mf4_tu __riscv_vloxseg5ei32_v_i8mf4_tu
#define vloxseg6ei32_v_i8mf4_tu __riscv_vloxseg6ei32_v_i8mf4_tu
#define vloxseg7ei32_v_i8mf4_tu __riscv_vloxseg7ei32_v_i8mf4_tu
#define vloxseg8ei32_v_i8mf4_tu __riscv_vloxseg8ei32_v_i8mf4_tu
#define vloxseg2ei32_v_i8mf2_tu __riscv_vloxseg2ei32_v_i8mf2_tu
#define vloxseg3ei32_v_i8mf2_tu __riscv_vloxseg3ei32_v_i8mf2_tu
#define vloxseg4ei32_v_i8mf2_tu __riscv_vloxseg4ei32_v_i8mf2_tu
#define vloxseg5ei32_v_i8mf2_tu __riscv_vloxseg5ei32_v_i8mf2_tu
#define vloxseg6ei32_v_i8mf2_tu __riscv_vloxseg6ei32_v_i8mf2_tu
#define vloxseg7ei32_v_i8mf2_tu __riscv_vloxseg7ei32_v_i8mf2_tu
#define vloxseg8ei32_v_i8mf2_tu __riscv_vloxseg8ei32_v_i8mf2_tu
#define vloxseg2ei32_v_i8m1_tu __riscv_vloxseg2ei32_v_i8m1_tu
#define vloxseg3ei32_v_i8m1_tu __riscv_vloxseg3ei32_v_i8m1_tu
#define vloxseg4ei32_v_i8m1_tu __riscv_vloxseg4ei32_v_i8m1_tu
#define vloxseg5ei32_v_i8m1_tu __riscv_vloxseg5ei32_v_i8m1_tu
#define vloxseg6ei32_v_i8m1_tu __riscv_vloxseg6ei32_v_i8m1_tu
#define vloxseg7ei32_v_i8m1_tu __riscv_vloxseg7ei32_v_i8m1_tu
#define vloxseg8ei32_v_i8m1_tu __riscv_vloxseg8ei32_v_i8m1_tu
#define vloxseg2ei32_v_i8m2_tu __riscv_vloxseg2ei32_v_i8m2_tu
#define vloxseg3ei32_v_i8m2_tu __riscv_vloxseg3ei32_v_i8m2_tu
#define vloxseg4ei32_v_i8m2_tu __riscv_vloxseg4ei32_v_i8m2_tu
#define vloxseg2ei64_v_i8mf8_tu __riscv_vloxseg2ei64_v_i8mf8_tu
#define vloxseg3ei64_v_i8mf8_tu __riscv_vloxseg3ei64_v_i8mf8_tu
#define vloxseg4ei64_v_i8mf8_tu __riscv_vloxseg4ei64_v_i8mf8_tu
#define vloxseg5ei64_v_i8mf8_tu __riscv_vloxseg5ei64_v_i8mf8_tu
#define vloxseg6ei64_v_i8mf8_tu __riscv_vloxseg6ei64_v_i8mf8_tu
#define vloxseg7ei64_v_i8mf8_tu __riscv_vloxseg7ei64_v_i8mf8_tu
#define vloxseg8ei64_v_i8mf8_tu __riscv_vloxseg8ei64_v_i8mf8_tu
#define vloxseg2ei64_v_i8mf4_tu __riscv_vloxseg2ei64_v_i8mf4_tu
#define vloxseg3ei64_v_i8mf4_tu __riscv_vloxseg3ei64_v_i8mf4_tu
#define vloxseg4ei64_v_i8mf4_tu __riscv_vloxseg4ei64_v_i8mf4_tu
#define vloxseg5ei64_v_i8mf4_tu __riscv_vloxseg5ei64_v_i8mf4_tu
#define vloxseg6ei64_v_i8mf4_tu __riscv_vloxseg6ei64_v_i8mf4_tu
#define vloxseg7ei64_v_i8mf4_tu __riscv_vloxseg7ei64_v_i8mf4_tu
#define vloxseg8ei64_v_i8mf4_tu __riscv_vloxseg8ei64_v_i8mf4_tu
#define vloxseg2ei64_v_i8mf2_tu __riscv_vloxseg2ei64_v_i8mf2_tu
#define vloxseg3ei64_v_i8mf2_tu __riscv_vloxseg3ei64_v_i8mf2_tu
#define vloxseg4ei64_v_i8mf2_tu __riscv_vloxseg4ei64_v_i8mf2_tu
#define vloxseg5ei64_v_i8mf2_tu __riscv_vloxseg5ei64_v_i8mf2_tu
#define vloxseg6ei64_v_i8mf2_tu __riscv_vloxseg6ei64_v_i8mf2_tu
#define vloxseg7ei64_v_i8mf2_tu __riscv_vloxseg7ei64_v_i8mf2_tu
#define vloxseg8ei64_v_i8mf2_tu __riscv_vloxseg8ei64_v_i8mf2_tu
#define vloxseg2ei64_v_i8m1_tu __riscv_vloxseg2ei64_v_i8m1_tu
#define vloxseg3ei64_v_i8m1_tu __riscv_vloxseg3ei64_v_i8m1_tu
#define vloxseg4ei64_v_i8m1_tu __riscv_vloxseg4ei64_v_i8m1_tu
#define vloxseg5ei64_v_i8m1_tu __riscv_vloxseg5ei64_v_i8m1_tu
#define vloxseg6ei64_v_i8m1_tu __riscv_vloxseg6ei64_v_i8m1_tu
#define vloxseg7ei64_v_i8m1_tu __riscv_vloxseg7ei64_v_i8m1_tu
#define vloxseg8ei64_v_i8m1_tu __riscv_vloxseg8ei64_v_i8m1_tu
#define vloxseg2ei8_v_i16mf4_tu __riscv_vloxseg2ei8_v_i16mf4_tu
#define vloxseg3ei8_v_i16mf4_tu __riscv_vloxseg3ei8_v_i16mf4_tu
#define vloxseg4ei8_v_i16mf4_tu __riscv_vloxseg4ei8_v_i16mf4_tu
#define vloxseg5ei8_v_i16mf4_tu __riscv_vloxseg5ei8_v_i16mf4_tu
#define vloxseg6ei8_v_i16mf4_tu __riscv_vloxseg6ei8_v_i16mf4_tu
#define vloxseg7ei8_v_i16mf4_tu __riscv_vloxseg7ei8_v_i16mf4_tu
#define vloxseg8ei8_v_i16mf4_tu __riscv_vloxseg8ei8_v_i16mf4_tu
#define vloxseg2ei8_v_i16mf2_tu __riscv_vloxseg2ei8_v_i16mf2_tu
#define vloxseg3ei8_v_i16mf2_tu __riscv_vloxseg3ei8_v_i16mf2_tu
#define vloxseg4ei8_v_i16mf2_tu __riscv_vloxseg4ei8_v_i16mf2_tu
#define vloxseg5ei8_v_i16mf2_tu __riscv_vloxseg5ei8_v_i16mf2_tu
#define vloxseg6ei8_v_i16mf2_tu __riscv_vloxseg6ei8_v_i16mf2_tu
#define vloxseg7ei8_v_i16mf2_tu __riscv_vloxseg7ei8_v_i16mf2_tu
#define vloxseg8ei8_v_i16mf2_tu __riscv_vloxseg8ei8_v_i16mf2_tu
#define vloxseg2ei8_v_i16m1_tu __riscv_vloxseg2ei8_v_i16m1_tu
#define vloxseg3ei8_v_i16m1_tu __riscv_vloxseg3ei8_v_i16m1_tu
#define vloxseg4ei8_v_i16m1_tu __riscv_vloxseg4ei8_v_i16m1_tu
#define vloxseg5ei8_v_i16m1_tu __riscv_vloxseg5ei8_v_i16m1_tu
#define vloxseg6ei8_v_i16m1_tu __riscv_vloxseg6ei8_v_i16m1_tu
#define vloxseg7ei8_v_i16m1_tu __riscv_vloxseg7ei8_v_i16m1_tu
#define vloxseg8ei8_v_i16m1_tu __riscv_vloxseg8ei8_v_i16m1_tu
#define vloxseg2ei8_v_i16m2_tu __riscv_vloxseg2ei8_v_i16m2_tu
#define vloxseg3ei8_v_i16m2_tu __riscv_vloxseg3ei8_v_i16m2_tu
#define vloxseg4ei8_v_i16m2_tu __riscv_vloxseg4ei8_v_i16m2_tu
#define vloxseg2ei8_v_i16m4_tu __riscv_vloxseg2ei8_v_i16m4_tu
#define vloxseg2ei16_v_i16mf4_tu __riscv_vloxseg2ei16_v_i16mf4_tu
#define vloxseg3ei16_v_i16mf4_tu __riscv_vloxseg3ei16_v_i16mf4_tu
#define vloxseg4ei16_v_i16mf4_tu __riscv_vloxseg4ei16_v_i16mf4_tu
#define vloxseg5ei16_v_i16mf4_tu __riscv_vloxseg5ei16_v_i16mf4_tu
#define vloxseg6ei16_v_i16mf4_tu __riscv_vloxseg6ei16_v_i16mf4_tu
#define vloxseg7ei16_v_i16mf4_tu __riscv_vloxseg7ei16_v_i16mf4_tu
#define vloxseg8ei16_v_i16mf4_tu __riscv_vloxseg8ei16_v_i16mf4_tu
#define vloxseg2ei16_v_i16mf2_tu __riscv_vloxseg2ei16_v_i16mf2_tu
#define vloxseg3ei16_v_i16mf2_tu __riscv_vloxseg3ei16_v_i16mf2_tu
#define vloxseg4ei16_v_i16mf2_tu __riscv_vloxseg4ei16_v_i16mf2_tu
#define vloxseg5ei16_v_i16mf2_tu __riscv_vloxseg5ei16_v_i16mf2_tu
#define vloxseg6ei16_v_i16mf2_tu __riscv_vloxseg6ei16_v_i16mf2_tu
#define vloxseg7ei16_v_i16mf2_tu __riscv_vloxseg7ei16_v_i16mf2_tu
#define vloxseg8ei16_v_i16mf2_tu __riscv_vloxseg8ei16_v_i16mf2_tu
#define vloxseg2ei16_v_i16m1_tu __riscv_vloxseg2ei16_v_i16m1_tu
#define vloxseg3ei16_v_i16m1_tu __riscv_vloxseg3ei16_v_i16m1_tu
#define vloxseg4ei16_v_i16m1_tu __riscv_vloxseg4ei16_v_i16m1_tu
#define vloxseg5ei16_v_i16m1_tu __riscv_vloxseg5ei16_v_i16m1_tu
#define vloxseg6ei16_v_i16m1_tu __riscv_vloxseg6ei16_v_i16m1_tu
#define vloxseg7ei16_v_i16m1_tu __riscv_vloxseg7ei16_v_i16m1_tu
#define vloxseg8ei16_v_i16m1_tu __riscv_vloxseg8ei16_v_i16m1_tu
#define vloxseg2ei16_v_i16m2_tu __riscv_vloxseg2ei16_v_i16m2_tu
#define vloxseg3ei16_v_i16m2_tu __riscv_vloxseg3ei16_v_i16m2_tu
#define vloxseg4ei16_v_i16m2_tu __riscv_vloxseg4ei16_v_i16m2_tu
#define vloxseg2ei16_v_i16m4_tu __riscv_vloxseg2ei16_v_i16m4_tu
#define vloxseg2ei32_v_i16mf4_tu __riscv_vloxseg2ei32_v_i16mf4_tu
#define vloxseg3ei32_v_i16mf4_tu __riscv_vloxseg3ei32_v_i16mf4_tu
#define vloxseg4ei32_v_i16mf4_tu __riscv_vloxseg4ei32_v_i16mf4_tu
#define vloxseg5ei32_v_i16mf4_tu __riscv_vloxseg5ei32_v_i16mf4_tu
#define vloxseg6ei32_v_i16mf4_tu __riscv_vloxseg6ei32_v_i16mf4_tu
#define vloxseg7ei32_v_i16mf4_tu __riscv_vloxseg7ei32_v_i16mf4_tu
#define vloxseg8ei32_v_i16mf4_tu __riscv_vloxseg8ei32_v_i16mf4_tu
#define vloxseg2ei32_v_i16mf2_tu __riscv_vloxseg2ei32_v_i16mf2_tu
#define vloxseg3ei32_v_i16mf2_tu __riscv_vloxseg3ei32_v_i16mf2_tu
#define vloxseg4ei32_v_i16mf2_tu __riscv_vloxseg4ei32_v_i16mf2_tu
#define vloxseg5ei32_v_i16mf2_tu __riscv_vloxseg5ei32_v_i16mf2_tu
#define vloxseg6ei32_v_i16mf2_tu __riscv_vloxseg6ei32_v_i16mf2_tu
#define vloxseg7ei32_v_i16mf2_tu __riscv_vloxseg7ei32_v_i16mf2_tu
#define vloxseg8ei32_v_i16mf2_tu __riscv_vloxseg8ei32_v_i16mf2_tu
#define vloxseg2ei32_v_i16m1_tu __riscv_vloxseg2ei32_v_i16m1_tu
#define vloxseg3ei32_v_i16m1_tu __riscv_vloxseg3ei32_v_i16m1_tu
#define vloxseg4ei32_v_i16m1_tu __riscv_vloxseg4ei32_v_i16m1_tu
#define vloxseg5ei32_v_i16m1_tu __riscv_vloxseg5ei32_v_i16m1_tu
#define vloxseg6ei32_v_i16m1_tu __riscv_vloxseg6ei32_v_i16m1_tu
#define vloxseg7ei32_v_i16m1_tu __riscv_vloxseg7ei32_v_i16m1_tu
#define vloxseg8ei32_v_i16m1_tu __riscv_vloxseg8ei32_v_i16m1_tu
#define vloxseg2ei32_v_i16m2_tu __riscv_vloxseg2ei32_v_i16m2_tu
#define vloxseg3ei32_v_i16m2_tu __riscv_vloxseg3ei32_v_i16m2_tu
#define vloxseg4ei32_v_i16m2_tu __riscv_vloxseg4ei32_v_i16m2_tu
#define vloxseg2ei32_v_i16m4_tu __riscv_vloxseg2ei32_v_i16m4_tu
#define vloxseg2ei64_v_i16mf4_tu __riscv_vloxseg2ei64_v_i16mf4_tu
#define vloxseg3ei64_v_i16mf4_tu __riscv_vloxseg3ei64_v_i16mf4_tu
#define vloxseg4ei64_v_i16mf4_tu __riscv_vloxseg4ei64_v_i16mf4_tu
#define vloxseg5ei64_v_i16mf4_tu __riscv_vloxseg5ei64_v_i16mf4_tu
#define vloxseg6ei64_v_i16mf4_tu __riscv_vloxseg6ei64_v_i16mf4_tu
#define vloxseg7ei64_v_i16mf4_tu __riscv_vloxseg7ei64_v_i16mf4_tu
#define vloxseg8ei64_v_i16mf4_tu __riscv_vloxseg8ei64_v_i16mf4_tu
#define vloxseg2ei64_v_i16mf2_tu __riscv_vloxseg2ei64_v_i16mf2_tu
#define vloxseg3ei64_v_i16mf2_tu __riscv_vloxseg3ei64_v_i16mf2_tu
#define vloxseg4ei64_v_i16mf2_tu __riscv_vloxseg4ei64_v_i16mf2_tu
#define vloxseg5ei64_v_i16mf2_tu __riscv_vloxseg5ei64_v_i16mf2_tu
#define vloxseg6ei64_v_i16mf2_tu __riscv_vloxseg6ei64_v_i16mf2_tu
#define vloxseg7ei64_v_i16mf2_tu __riscv_vloxseg7ei64_v_i16mf2_tu
#define vloxseg8ei64_v_i16mf2_tu __riscv_vloxseg8ei64_v_i16mf2_tu
#define vloxseg2ei64_v_i16m1_tu __riscv_vloxseg2ei64_v_i16m1_tu
#define vloxseg3ei64_v_i16m1_tu __riscv_vloxseg3ei64_v_i16m1_tu
#define vloxseg4ei64_v_i16m1_tu __riscv_vloxseg4ei64_v_i16m1_tu
#define vloxseg5ei64_v_i16m1_tu __riscv_vloxseg5ei64_v_i16m1_tu
#define vloxseg6ei64_v_i16m1_tu __riscv_vloxseg6ei64_v_i16m1_tu
#define vloxseg7ei64_v_i16m1_tu __riscv_vloxseg7ei64_v_i16m1_tu
#define vloxseg8ei64_v_i16m1_tu __riscv_vloxseg8ei64_v_i16m1_tu
#define vloxseg2ei64_v_i16m2_tu __riscv_vloxseg2ei64_v_i16m2_tu
#define vloxseg3ei64_v_i16m2_tu __riscv_vloxseg3ei64_v_i16m2_tu
#define vloxseg4ei64_v_i16m2_tu __riscv_vloxseg4ei64_v_i16m2_tu
#define vloxseg2ei8_v_i32mf2_tu __riscv_vloxseg2ei8_v_i32mf2_tu
#define vloxseg3ei8_v_i32mf2_tu __riscv_vloxseg3ei8_v_i32mf2_tu
#define vloxseg4ei8_v_i32mf2_tu __riscv_vloxseg4ei8_v_i32mf2_tu
#define vloxseg5ei8_v_i32mf2_tu __riscv_vloxseg5ei8_v_i32mf2_tu
#define vloxseg6ei8_v_i32mf2_tu __riscv_vloxseg6ei8_v_i32mf2_tu
#define vloxseg7ei8_v_i32mf2_tu __riscv_vloxseg7ei8_v_i32mf2_tu
#define vloxseg8ei8_v_i32mf2_tu __riscv_vloxseg8ei8_v_i32mf2_tu
#define vloxseg2ei8_v_i32m1_tu __riscv_vloxseg2ei8_v_i32m1_tu
#define vloxseg3ei8_v_i32m1_tu __riscv_vloxseg3ei8_v_i32m1_tu
#define vloxseg4ei8_v_i32m1_tu __riscv_vloxseg4ei8_v_i32m1_tu
#define vloxseg5ei8_v_i32m1_tu __riscv_vloxseg5ei8_v_i32m1_tu
#define vloxseg6ei8_v_i32m1_tu __riscv_vloxseg6ei8_v_i32m1_tu
#define vloxseg7ei8_v_i32m1_tu __riscv_vloxseg7ei8_v_i32m1_tu
#define vloxseg8ei8_v_i32m1_tu __riscv_vloxseg8ei8_v_i32m1_tu
#define vloxseg2ei8_v_i32m2_tu __riscv_vloxseg2ei8_v_i32m2_tu
#define vloxseg3ei8_v_i32m2_tu __riscv_vloxseg3ei8_v_i32m2_tu
#define vloxseg4ei8_v_i32m2_tu __riscv_vloxseg4ei8_v_i32m2_tu
#define vloxseg2ei8_v_i32m4_tu __riscv_vloxseg2ei8_v_i32m4_tu
#define vloxseg2ei16_v_i32mf2_tu __riscv_vloxseg2ei16_v_i32mf2_tu
#define vloxseg3ei16_v_i32mf2_tu __riscv_vloxseg3ei16_v_i32mf2_tu
#define vloxseg4ei16_v_i32mf2_tu __riscv_vloxseg4ei16_v_i32mf2_tu
#define vloxseg5ei16_v_i32mf2_tu __riscv_vloxseg5ei16_v_i32mf2_tu
#define vloxseg6ei16_v_i32mf2_tu __riscv_vloxseg6ei16_v_i32mf2_tu
#define vloxseg7ei16_v_i32mf2_tu __riscv_vloxseg7ei16_v_i32mf2_tu
#define vloxseg8ei16_v_i32mf2_tu __riscv_vloxseg8ei16_v_i32mf2_tu
#define vloxseg2ei16_v_i32m1_tu __riscv_vloxseg2ei16_v_i32m1_tu
#define vloxseg3ei16_v_i32m1_tu __riscv_vloxseg3ei16_v_i32m1_tu
#define vloxseg4ei16_v_i32m1_tu __riscv_vloxseg4ei16_v_i32m1_tu
#define vloxseg5ei16_v_i32m1_tu __riscv_vloxseg5ei16_v_i32m1_tu
#define vloxseg6ei16_v_i32m1_tu __riscv_vloxseg6ei16_v_i32m1_tu
#define vloxseg7ei16_v_i32m1_tu __riscv_vloxseg7ei16_v_i32m1_tu
#define vloxseg8ei16_v_i32m1_tu __riscv_vloxseg8ei16_v_i32m1_tu
#define vloxseg2ei16_v_i32m2_tu __riscv_vloxseg2ei16_v_i32m2_tu
#define vloxseg3ei16_v_i32m2_tu __riscv_vloxseg3ei16_v_i32m2_tu
#define vloxseg4ei16_v_i32m2_tu __riscv_vloxseg4ei16_v_i32m2_tu
#define vloxseg2ei16_v_i32m4_tu __riscv_vloxseg2ei16_v_i32m4_tu
#define vloxseg2ei32_v_i32mf2_tu __riscv_vloxseg2ei32_v_i32mf2_tu
#define vloxseg3ei32_v_i32mf2_tu __riscv_vloxseg3ei32_v_i32mf2_tu
#define vloxseg4ei32_v_i32mf2_tu __riscv_vloxseg4ei32_v_i32mf2_tu
#define vloxseg5ei32_v_i32mf2_tu __riscv_vloxseg5ei32_v_i32mf2_tu
#define vloxseg6ei32_v_i32mf2_tu __riscv_vloxseg6ei32_v_i32mf2_tu
#define vloxseg7ei32_v_i32mf2_tu __riscv_vloxseg7ei32_v_i32mf2_tu
#define vloxseg8ei32_v_i32mf2_tu __riscv_vloxseg8ei32_v_i32mf2_tu
#define vloxseg2ei32_v_i32m1_tu __riscv_vloxseg2ei32_v_i32m1_tu
#define vloxseg3ei32_v_i32m1_tu __riscv_vloxseg3ei32_v_i32m1_tu
#define vloxseg4ei32_v_i32m1_tu __riscv_vloxseg4ei32_v_i32m1_tu
#define vloxseg5ei32_v_i32m1_tu __riscv_vloxseg5ei32_v_i32m1_tu
#define vloxseg6ei32_v_i32m1_tu __riscv_vloxseg6ei32_v_i32m1_tu
#define vloxseg7ei32_v_i32m1_tu __riscv_vloxseg7ei32_v_i32m1_tu
#define vloxseg8ei32_v_i32m1_tu __riscv_vloxseg8ei32_v_i32m1_tu
#define vloxseg2ei32_v_i32m2_tu __riscv_vloxseg2ei32_v_i32m2_tu
#define vloxseg3ei32_v_i32m2_tu __riscv_vloxseg3ei32_v_i32m2_tu
#define vloxseg4ei32_v_i32m2_tu __riscv_vloxseg4ei32_v_i32m2_tu
#define vloxseg2ei32_v_i32m4_tu __riscv_vloxseg2ei32_v_i32m4_tu
#define vloxseg2ei64_v_i32mf2_tu __riscv_vloxseg2ei64_v_i32mf2_tu
#define vloxseg3ei64_v_i32mf2_tu __riscv_vloxseg3ei64_v_i32mf2_tu
#define vloxseg4ei64_v_i32mf2_tu __riscv_vloxseg4ei64_v_i32mf2_tu
#define vloxseg5ei64_v_i32mf2_tu __riscv_vloxseg5ei64_v_i32mf2_tu
#define vloxseg6ei64_v_i32mf2_tu __riscv_vloxseg6ei64_v_i32mf2_tu
#define vloxseg7ei64_v_i32mf2_tu __riscv_vloxseg7ei64_v_i32mf2_tu
#define vloxseg8ei64_v_i32mf2_tu __riscv_vloxseg8ei64_v_i32mf2_tu
#define vloxseg2ei64_v_i32m1_tu __riscv_vloxseg2ei64_v_i32m1_tu
#define vloxseg3ei64_v_i32m1_tu __riscv_vloxseg3ei64_v_i32m1_tu
#define vloxseg4ei64_v_i32m1_tu __riscv_vloxseg4ei64_v_i32m1_tu
#define vloxseg5ei64_v_i32m1_tu __riscv_vloxseg5ei64_v_i32m1_tu
#define vloxseg6ei64_v_i32m1_tu __riscv_vloxseg6ei64_v_i32m1_tu
#define vloxseg7ei64_v_i32m1_tu __riscv_vloxseg7ei64_v_i32m1_tu
#define vloxseg8ei64_v_i32m1_tu __riscv_vloxseg8ei64_v_i32m1_tu
#define vloxseg2ei64_v_i32m2_tu __riscv_vloxseg2ei64_v_i32m2_tu
#define vloxseg3ei64_v_i32m2_tu __riscv_vloxseg3ei64_v_i32m2_tu
#define vloxseg4ei64_v_i32m2_tu __riscv_vloxseg4ei64_v_i32m2_tu
#define vloxseg2ei64_v_i32m4_tu __riscv_vloxseg2ei64_v_i32m4_tu
#define vloxseg2ei8_v_i64m1_tu __riscv_vloxseg2ei8_v_i64m1_tu
#define vloxseg3ei8_v_i64m1_tu __riscv_vloxseg3ei8_v_i64m1_tu
#define vloxseg4ei8_v_i64m1_tu __riscv_vloxseg4ei8_v_i64m1_tu
#define vloxseg5ei8_v_i64m1_tu __riscv_vloxseg5ei8_v_i64m1_tu
#define vloxseg6ei8_v_i64m1_tu __riscv_vloxseg6ei8_v_i64m1_tu
#define vloxseg7ei8_v_i64m1_tu __riscv_vloxseg7ei8_v_i64m1_tu
#define vloxseg8ei8_v_i64m1_tu __riscv_vloxseg8ei8_v_i64m1_tu
#define vloxseg2ei8_v_i64m2_tu __riscv_vloxseg2ei8_v_i64m2_tu
#define vloxseg3ei8_v_i64m2_tu __riscv_vloxseg3ei8_v_i64m2_tu
#define vloxseg4ei8_v_i64m2_tu __riscv_vloxseg4ei8_v_i64m2_tu
#define vloxseg2ei8_v_i64m4_tu __riscv_vloxseg2ei8_v_i64m4_tu
#define vloxseg2ei16_v_i64m1_tu __riscv_vloxseg2ei16_v_i64m1_tu
#define vloxseg3ei16_v_i64m1_tu __riscv_vloxseg3ei16_v_i64m1_tu
#define vloxseg4ei16_v_i64m1_tu __riscv_vloxseg4ei16_v_i64m1_tu
#define vloxseg5ei16_v_i64m1_tu __riscv_vloxseg5ei16_v_i64m1_tu
#define vloxseg6ei16_v_i64m1_tu __riscv_vloxseg6ei16_v_i64m1_tu
#define vloxseg7ei16_v_i64m1_tu __riscv_vloxseg7ei16_v_i64m1_tu
#define vloxseg8ei16_v_i64m1_tu __riscv_vloxseg8ei16_v_i64m1_tu
#define vloxseg2ei16_v_i64m2_tu __riscv_vloxseg2ei16_v_i64m2_tu
#define vloxseg3ei16_v_i64m2_tu __riscv_vloxseg3ei16_v_i64m2_tu
#define vloxseg4ei16_v_i64m2_tu __riscv_vloxseg4ei16_v_i64m2_tu
#define vloxseg2ei16_v_i64m4_tu __riscv_vloxseg2ei16_v_i64m4_tu
#define vloxseg2ei32_v_i64m1_tu __riscv_vloxseg2ei32_v_i64m1_tu
#define vloxseg3ei32_v_i64m1_tu __riscv_vloxseg3ei32_v_i64m1_tu
#define vloxseg4ei32_v_i64m1_tu __riscv_vloxseg4ei32_v_i64m1_tu
#define vloxseg5ei32_v_i64m1_tu __riscv_vloxseg5ei32_v_i64m1_tu
#define vloxseg6ei32_v_i64m1_tu __riscv_vloxseg6ei32_v_i64m1_tu
#define vloxseg7ei32_v_i64m1_tu __riscv_vloxseg7ei32_v_i64m1_tu
#define vloxseg8ei32_v_i64m1_tu __riscv_vloxseg8ei32_v_i64m1_tu
#define vloxseg2ei32_v_i64m2_tu __riscv_vloxseg2ei32_v_i64m2_tu
#define vloxseg3ei32_v_i64m2_tu __riscv_vloxseg3ei32_v_i64m2_tu
#define vloxseg4ei32_v_i64m2_tu __riscv_vloxseg4ei32_v_i64m2_tu
#define vloxseg2ei32_v_i64m4_tu __riscv_vloxseg2ei32_v_i64m4_tu
#define vloxseg2ei64_v_i64m1_tu __riscv_vloxseg2ei64_v_i64m1_tu
#define vloxseg3ei64_v_i64m1_tu __riscv_vloxseg3ei64_v_i64m1_tu
#define vloxseg4ei64_v_i64m1_tu __riscv_vloxseg4ei64_v_i64m1_tu
#define vloxseg5ei64_v_i64m1_tu __riscv_vloxseg5ei64_v_i64m1_tu
#define vloxseg6ei64_v_i64m1_tu __riscv_vloxseg6ei64_v_i64m1_tu
#define vloxseg7ei64_v_i64m1_tu __riscv_vloxseg7ei64_v_i64m1_tu
#define vloxseg8ei64_v_i64m1_tu __riscv_vloxseg8ei64_v_i64m1_tu
#define vloxseg2ei64_v_i64m2_tu __riscv_vloxseg2ei64_v_i64m2_tu
#define vloxseg3ei64_v_i64m2_tu __riscv_vloxseg3ei64_v_i64m2_tu
#define vloxseg4ei64_v_i64m2_tu __riscv_vloxseg4ei64_v_i64m2_tu
#define vloxseg2ei64_v_i64m4_tu __riscv_vloxseg2ei64_v_i64m4_tu
#define vluxseg2ei8_v_i8mf8_tu __riscv_vluxseg2ei8_v_i8mf8_tu
#define vluxseg3ei8_v_i8mf8_tu __riscv_vluxseg3ei8_v_i8mf8_tu
#define vluxseg4ei8_v_i8mf8_tu __riscv_vluxseg4ei8_v_i8mf8_tu
#define vluxseg5ei8_v_i8mf8_tu __riscv_vluxseg5ei8_v_i8mf8_tu
#define vluxseg6ei8_v_i8mf8_tu __riscv_vluxseg6ei8_v_i8mf8_tu
#define vluxseg7ei8_v_i8mf8_tu __riscv_vluxseg7ei8_v_i8mf8_tu
#define vluxseg8ei8_v_i8mf8_tu __riscv_vluxseg8ei8_v_i8mf8_tu
#define vluxseg2ei8_v_i8mf4_tu __riscv_vluxseg2ei8_v_i8mf4_tu
#define vluxseg3ei8_v_i8mf4_tu __riscv_vluxseg3ei8_v_i8mf4_tu
#define vluxseg4ei8_v_i8mf4_tu __riscv_vluxseg4ei8_v_i8mf4_tu
#define vluxseg5ei8_v_i8mf4_tu __riscv_vluxseg5ei8_v_i8mf4_tu
#define vluxseg6ei8_v_i8mf4_tu __riscv_vluxseg6ei8_v_i8mf4_tu
#define vluxseg7ei8_v_i8mf4_tu __riscv_vluxseg7ei8_v_i8mf4_tu
#define vluxseg8ei8_v_i8mf4_tu __riscv_vluxseg8ei8_v_i8mf4_tu
#define vluxseg2ei8_v_i8mf2_tu __riscv_vluxseg2ei8_v_i8mf2_tu
#define vluxseg3ei8_v_i8mf2_tu __riscv_vluxseg3ei8_v_i8mf2_tu
#define vluxseg4ei8_v_i8mf2_tu __riscv_vluxseg4ei8_v_i8mf2_tu
#define vluxseg5ei8_v_i8mf2_tu __riscv_vluxseg5ei8_v_i8mf2_tu
#define vluxseg6ei8_v_i8mf2_tu __riscv_vluxseg6ei8_v_i8mf2_tu
#define vluxseg7ei8_v_i8mf2_tu __riscv_vluxseg7ei8_v_i8mf2_tu
#define vluxseg8ei8_v_i8mf2_tu __riscv_vluxseg8ei8_v_i8mf2_tu
#define vluxseg2ei8_v_i8m1_tu __riscv_vluxseg2ei8_v_i8m1_tu
#define vluxseg3ei8_v_i8m1_tu __riscv_vluxseg3ei8_v_i8m1_tu
#define vluxseg4ei8_v_i8m1_tu __riscv_vluxseg4ei8_v_i8m1_tu
#define vluxseg5ei8_v_i8m1_tu __riscv_vluxseg5ei8_v_i8m1_tu
#define vluxseg6ei8_v_i8m1_tu __riscv_vluxseg6ei8_v_i8m1_tu
#define vluxseg7ei8_v_i8m1_tu __riscv_vluxseg7ei8_v_i8m1_tu
#define vluxseg8ei8_v_i8m1_tu __riscv_vluxseg8ei8_v_i8m1_tu
#define vluxseg2ei8_v_i8m2_tu __riscv_vluxseg2ei8_v_i8m2_tu
#define vluxseg3ei8_v_i8m2_tu __riscv_vluxseg3ei8_v_i8m2_tu
#define vluxseg4ei8_v_i8m2_tu __riscv_vluxseg4ei8_v_i8m2_tu
#define vluxseg2ei8_v_i8m4_tu __riscv_vluxseg2ei8_v_i8m4_tu
#define vluxseg2ei16_v_i8mf8_tu __riscv_vluxseg2ei16_v_i8mf8_tu
#define vluxseg3ei16_v_i8mf8_tu __riscv_vluxseg3ei16_v_i8mf8_tu
#define vluxseg4ei16_v_i8mf8_tu __riscv_vluxseg4ei16_v_i8mf8_tu
#define vluxseg5ei16_v_i8mf8_tu __riscv_vluxseg5ei16_v_i8mf8_tu
#define vluxseg6ei16_v_i8mf8_tu __riscv_vluxseg6ei16_v_i8mf8_tu
#define vluxseg7ei16_v_i8mf8_tu __riscv_vluxseg7ei16_v_i8mf8_tu
#define vluxseg8ei16_v_i8mf8_tu __riscv_vluxseg8ei16_v_i8mf8_tu
#define vluxseg2ei16_v_i8mf4_tu __riscv_vluxseg2ei16_v_i8mf4_tu
#define vluxseg3ei16_v_i8mf4_tu __riscv_vluxseg3ei16_v_i8mf4_tu
#define vluxseg4ei16_v_i8mf4_tu __riscv_vluxseg4ei16_v_i8mf4_tu
#define vluxseg5ei16_v_i8mf4_tu __riscv_vluxseg5ei16_v_i8mf4_tu
#define vluxseg6ei16_v_i8mf4_tu __riscv_vluxseg6ei16_v_i8mf4_tu
#define vluxseg7ei16_v_i8mf4_tu __riscv_vluxseg7ei16_v_i8mf4_tu
#define vluxseg8ei16_v_i8mf4_tu __riscv_vluxseg8ei16_v_i8mf4_tu
#define vluxseg2ei16_v_i8mf2_tu __riscv_vluxseg2ei16_v_i8mf2_tu
#define vluxseg3ei16_v_i8mf2_tu __riscv_vluxseg3ei16_v_i8mf2_tu
#define vluxseg4ei16_v_i8mf2_tu __riscv_vluxseg4ei16_v_i8mf2_tu
#define vluxseg5ei16_v_i8mf2_tu __riscv_vluxseg5ei16_v_i8mf2_tu
#define vluxseg6ei16_v_i8mf2_tu __riscv_vluxseg6ei16_v_i8mf2_tu
#define vluxseg7ei16_v_i8mf2_tu __riscv_vluxseg7ei16_v_i8mf2_tu
#define vluxseg8ei16_v_i8mf2_tu __riscv_vluxseg8ei16_v_i8mf2_tu
#define vluxseg2ei16_v_i8m1_tu __riscv_vluxseg2ei16_v_i8m1_tu
#define vluxseg3ei16_v_i8m1_tu __riscv_vluxseg3ei16_v_i8m1_tu
#define vluxseg4ei16_v_i8m1_tu __riscv_vluxseg4ei16_v_i8m1_tu
#define vluxseg5ei16_v_i8m1_tu __riscv_vluxseg5ei16_v_i8m1_tu
#define vluxseg6ei16_v_i8m1_tu __riscv_vluxseg6ei16_v_i8m1_tu
#define vluxseg7ei16_v_i8m1_tu __riscv_vluxseg7ei16_v_i8m1_tu
#define vluxseg8ei16_v_i8m1_tu __riscv_vluxseg8ei16_v_i8m1_tu
#define vluxseg2ei16_v_i8m2_tu __riscv_vluxseg2ei16_v_i8m2_tu
#define vluxseg3ei16_v_i8m2_tu __riscv_vluxseg3ei16_v_i8m2_tu
#define vluxseg4ei16_v_i8m2_tu __riscv_vluxseg4ei16_v_i8m2_tu
#define vluxseg2ei16_v_i8m4_tu __riscv_vluxseg2ei16_v_i8m4_tu
#define vluxseg2ei32_v_i8mf8_tu __riscv_vluxseg2ei32_v_i8mf8_tu
#define vluxseg3ei32_v_i8mf8_tu __riscv_vluxseg3ei32_v_i8mf8_tu
#define vluxseg4ei32_v_i8mf8_tu __riscv_vluxseg4ei32_v_i8mf8_tu
#define vluxseg5ei32_v_i8mf8_tu __riscv_vluxseg5ei32_v_i8mf8_tu
#define vluxseg6ei32_v_i8mf8_tu __riscv_vluxseg6ei32_v_i8mf8_tu
#define vluxseg7ei32_v_i8mf8_tu __riscv_vluxseg7ei32_v_i8mf8_tu
#define vluxseg8ei32_v_i8mf8_tu __riscv_vluxseg8ei32_v_i8mf8_tu
#define vluxseg2ei32_v_i8mf4_tu __riscv_vluxseg2ei32_v_i8mf4_tu
#define vluxseg3ei32_v_i8mf4_tu __riscv_vluxseg3ei32_v_i8mf4_tu
#define vluxseg4ei32_v_i8mf4_tu __riscv_vluxseg4ei32_v_i8mf4_tu
#define vluxseg5ei32_v_i8mf4_tu __riscv_vluxseg5ei32_v_i8mf4_tu
#define vluxseg6ei32_v_i8mf4_tu __riscv_vluxseg6ei32_v_i8mf4_tu
#define vluxseg7ei32_v_i8mf4_tu __riscv_vluxseg7ei32_v_i8mf4_tu
#define vluxseg8ei32_v_i8mf4_tu __riscv_vluxseg8ei32_v_i8mf4_tu
#define vluxseg2ei32_v_i8mf2_tu __riscv_vluxseg2ei32_v_i8mf2_tu
#define vluxseg3ei32_v_i8mf2_tu __riscv_vluxseg3ei32_v_i8mf2_tu
#define vluxseg4ei32_v_i8mf2_tu __riscv_vluxseg4ei32_v_i8mf2_tu
#define vluxseg5ei32_v_i8mf2_tu __riscv_vluxseg5ei32_v_i8mf2_tu
#define vluxseg6ei32_v_i8mf2_tu __riscv_vluxseg6ei32_v_i8mf2_tu
#define vluxseg7ei32_v_i8mf2_tu __riscv_vluxseg7ei32_v_i8mf2_tu
#define vluxseg8ei32_v_i8mf2_tu __riscv_vluxseg8ei32_v_i8mf2_tu
#define vluxseg2ei32_v_i8m1_tu __riscv_vluxseg2ei32_v_i8m1_tu
#define vluxseg3ei32_v_i8m1_tu __riscv_vluxseg3ei32_v_i8m1_tu
#define vluxseg4ei32_v_i8m1_tu __riscv_vluxseg4ei32_v_i8m1_tu
#define vluxseg5ei32_v_i8m1_tu __riscv_vluxseg5ei32_v_i8m1_tu
#define vluxseg6ei32_v_i8m1_tu __riscv_vluxseg6ei32_v_i8m1_tu
#define vluxseg7ei32_v_i8m1_tu __riscv_vluxseg7ei32_v_i8m1_tu
#define vluxseg8ei32_v_i8m1_tu __riscv_vluxseg8ei32_v_i8m1_tu
#define vluxseg2ei32_v_i8m2_tu __riscv_vluxseg2ei32_v_i8m2_tu
#define vluxseg3ei32_v_i8m2_tu __riscv_vluxseg3ei32_v_i8m2_tu
#define vluxseg4ei32_v_i8m2_tu __riscv_vluxseg4ei32_v_i8m2_tu
#define vluxseg2ei64_v_i8mf8_tu __riscv_vluxseg2ei64_v_i8mf8_tu
#define vluxseg3ei64_v_i8mf8_tu __riscv_vluxseg3ei64_v_i8mf8_tu
#define vluxseg4ei64_v_i8mf8_tu __riscv_vluxseg4ei64_v_i8mf8_tu
#define vluxseg5ei64_v_i8mf8_tu __riscv_vluxseg5ei64_v_i8mf8_tu
#define vluxseg6ei64_v_i8mf8_tu __riscv_vluxseg6ei64_v_i8mf8_tu
#define vluxseg7ei64_v_i8mf8_tu __riscv_vluxseg7ei64_v_i8mf8_tu
#define vluxseg8ei64_v_i8mf8_tu __riscv_vluxseg8ei64_v_i8mf8_tu
#define vluxseg2ei64_v_i8mf4_tu __riscv_vluxseg2ei64_v_i8mf4_tu
#define vluxseg3ei64_v_i8mf4_tu __riscv_vluxseg3ei64_v_i8mf4_tu
#define vluxseg4ei64_v_i8mf4_tu __riscv_vluxseg4ei64_v_i8mf4_tu
#define vluxseg5ei64_v_i8mf4_tu __riscv_vluxseg5ei64_v_i8mf4_tu
#define vluxseg6ei64_v_i8mf4_tu __riscv_vluxseg6ei64_v_i8mf4_tu
#define vluxseg7ei64_v_i8mf4_tu __riscv_vluxseg7ei64_v_i8mf4_tu
#define vluxseg8ei64_v_i8mf4_tu __riscv_vluxseg8ei64_v_i8mf4_tu
#define vluxseg2ei64_v_i8mf2_tu __riscv_vluxseg2ei64_v_i8mf2_tu
#define vluxseg3ei64_v_i8mf2_tu __riscv_vluxseg3ei64_v_i8mf2_tu
#define vluxseg4ei64_v_i8mf2_tu __riscv_vluxseg4ei64_v_i8mf2_tu
#define vluxseg5ei64_v_i8mf2_tu __riscv_vluxseg5ei64_v_i8mf2_tu
#define vluxseg6ei64_v_i8mf2_tu __riscv_vluxseg6ei64_v_i8mf2_tu
#define vluxseg7ei64_v_i8mf2_tu __riscv_vluxseg7ei64_v_i8mf2_tu
#define vluxseg8ei64_v_i8mf2_tu __riscv_vluxseg8ei64_v_i8mf2_tu
#define vluxseg2ei64_v_i8m1_tu __riscv_vluxseg2ei64_v_i8m1_tu
#define vluxseg3ei64_v_i8m1_tu __riscv_vluxseg3ei64_v_i8m1_tu
#define vluxseg4ei64_v_i8m1_tu __riscv_vluxseg4ei64_v_i8m1_tu
#define vluxseg5ei64_v_i8m1_tu __riscv_vluxseg5ei64_v_i8m1_tu
#define vluxseg6ei64_v_i8m1_tu __riscv_vluxseg6ei64_v_i8m1_tu
#define vluxseg7ei64_v_i8m1_tu __riscv_vluxseg7ei64_v_i8m1_tu
#define vluxseg8ei64_v_i8m1_tu __riscv_vluxseg8ei64_v_i8m1_tu
#define vluxseg2ei8_v_i16mf4_tu __riscv_vluxseg2ei8_v_i16mf4_tu
#define vluxseg3ei8_v_i16mf4_tu __riscv_vluxseg3ei8_v_i16mf4_tu
#define vluxseg4ei8_v_i16mf4_tu __riscv_vluxseg4ei8_v_i16mf4_tu
#define vluxseg5ei8_v_i16mf4_tu __riscv_vluxseg5ei8_v_i16mf4_tu
#define vluxseg6ei8_v_i16mf4_tu __riscv_vluxseg6ei8_v_i16mf4_tu
#define vluxseg7ei8_v_i16mf4_tu __riscv_vluxseg7ei8_v_i16mf4_tu
#define vluxseg8ei8_v_i16mf4_tu __riscv_vluxseg8ei8_v_i16mf4_tu
#define vluxseg2ei8_v_i16mf2_tu __riscv_vluxseg2ei8_v_i16mf2_tu
#define vluxseg3ei8_v_i16mf2_tu __riscv_vluxseg3ei8_v_i16mf2_tu
#define vluxseg4ei8_v_i16mf2_tu __riscv_vluxseg4ei8_v_i16mf2_tu
#define vluxseg5ei8_v_i16mf2_tu __riscv_vluxseg5ei8_v_i16mf2_tu
#define vluxseg6ei8_v_i16mf2_tu __riscv_vluxseg6ei8_v_i16mf2_tu
#define vluxseg7ei8_v_i16mf2_tu __riscv_vluxseg7ei8_v_i16mf2_tu
#define vluxseg8ei8_v_i16mf2_tu __riscv_vluxseg8ei8_v_i16mf2_tu
#define vluxseg2ei8_v_i16m1_tu __riscv_vluxseg2ei8_v_i16m1_tu
#define vluxseg3ei8_v_i16m1_tu __riscv_vluxseg3ei8_v_i16m1_tu
#define vluxseg4ei8_v_i16m1_tu __riscv_vluxseg4ei8_v_i16m1_tu
#define vluxseg5ei8_v_i16m1_tu __riscv_vluxseg5ei8_v_i16m1_tu
#define vluxseg6ei8_v_i16m1_tu __riscv_vluxseg6ei8_v_i16m1_tu
#define vluxseg7ei8_v_i16m1_tu __riscv_vluxseg7ei8_v_i16m1_tu
#define vluxseg8ei8_v_i16m1_tu __riscv_vluxseg8ei8_v_i16m1_tu
#define vluxseg2ei8_v_i16m2_tu __riscv_vluxseg2ei8_v_i16m2_tu
#define vluxseg3ei8_v_i16m2_tu __riscv_vluxseg3ei8_v_i16m2_tu
#define vluxseg4ei8_v_i16m2_tu __riscv_vluxseg4ei8_v_i16m2_tu
#define vluxseg2ei8_v_i16m4_tu __riscv_vluxseg2ei8_v_i16m4_tu
#define vluxseg2ei16_v_i16mf4_tu __riscv_vluxseg2ei16_v_i16mf4_tu
#define vluxseg3ei16_v_i16mf4_tu __riscv_vluxseg3ei16_v_i16mf4_tu
#define vluxseg4ei16_v_i16mf4_tu __riscv_vluxseg4ei16_v_i16mf4_tu
#define vluxseg5ei16_v_i16mf4_tu __riscv_vluxseg5ei16_v_i16mf4_tu
#define vluxseg6ei16_v_i16mf4_tu __riscv_vluxseg6ei16_v_i16mf4_tu
#define vluxseg7ei16_v_i16mf4_tu __riscv_vluxseg7ei16_v_i16mf4_tu
#define vluxseg8ei16_v_i16mf4_tu __riscv_vluxseg8ei16_v_i16mf4_tu
#define vluxseg2ei16_v_i16mf2_tu __riscv_vluxseg2ei16_v_i16mf2_tu
#define vluxseg3ei16_v_i16mf2_tu __riscv_vluxseg3ei16_v_i16mf2_tu
#define vluxseg4ei16_v_i16mf2_tu __riscv_vluxseg4ei16_v_i16mf2_tu
#define vluxseg5ei16_v_i16mf2_tu __riscv_vluxseg5ei16_v_i16mf2_tu
#define vluxseg6ei16_v_i16mf2_tu __riscv_vluxseg6ei16_v_i16mf2_tu
#define vluxseg7ei16_v_i16mf2_tu __riscv_vluxseg7ei16_v_i16mf2_tu
#define vluxseg8ei16_v_i16mf2_tu __riscv_vluxseg8ei16_v_i16mf2_tu
#define vluxseg2ei16_v_i16m1_tu __riscv_vluxseg2ei16_v_i16m1_tu
#define vluxseg3ei16_v_i16m1_tu __riscv_vluxseg3ei16_v_i16m1_tu
#define vluxseg4ei16_v_i16m1_tu __riscv_vluxseg4ei16_v_i16m1_tu
#define vluxseg5ei16_v_i16m1_tu __riscv_vluxseg5ei16_v_i16m1_tu
#define vluxseg6ei16_v_i16m1_tu __riscv_vluxseg6ei16_v_i16m1_tu
#define vluxseg7ei16_v_i16m1_tu __riscv_vluxseg7ei16_v_i16m1_tu
#define vluxseg8ei16_v_i16m1_tu __riscv_vluxseg8ei16_v_i16m1_tu
#define vluxseg2ei16_v_i16m2_tu __riscv_vluxseg2ei16_v_i16m2_tu
#define vluxseg3ei16_v_i16m2_tu __riscv_vluxseg3ei16_v_i16m2_tu
#define vluxseg4ei16_v_i16m2_tu __riscv_vluxseg4ei16_v_i16m2_tu
#define vluxseg2ei16_v_i16m4_tu __riscv_vluxseg2ei16_v_i16m4_tu
#define vluxseg2ei32_v_i16mf4_tu __riscv_vluxseg2ei32_v_i16mf4_tu
#define vluxseg3ei32_v_i16mf4_tu __riscv_vluxseg3ei32_v_i16mf4_tu
#define vluxseg4ei32_v_i16mf4_tu __riscv_vluxseg4ei32_v_i16mf4_tu
#define vluxseg5ei32_v_i16mf4_tu __riscv_vluxseg5ei32_v_i16mf4_tu
#define vluxseg6ei32_v_i16mf4_tu __riscv_vluxseg6ei32_v_i16mf4_tu
#define vluxseg7ei32_v_i16mf4_tu __riscv_vluxseg7ei32_v_i16mf4_tu
#define vluxseg8ei32_v_i16mf4_tu __riscv_vluxseg8ei32_v_i16mf4_tu
#define vluxseg2ei32_v_i16mf2_tu __riscv_vluxseg2ei32_v_i16mf2_tu
#define vluxseg3ei32_v_i16mf2_tu __riscv_vluxseg3ei32_v_i16mf2_tu
#define vluxseg4ei32_v_i16mf2_tu __riscv_vluxseg4ei32_v_i16mf2_tu
#define vluxseg5ei32_v_i16mf2_tu __riscv_vluxseg5ei32_v_i16mf2_tu
#define vluxseg6ei32_v_i16mf2_tu __riscv_vluxseg6ei32_v_i16mf2_tu
#define vluxseg7ei32_v_i16mf2_tu __riscv_vluxseg7ei32_v_i16mf2_tu
#define vluxseg8ei32_v_i16mf2_tu __riscv_vluxseg8ei32_v_i16mf2_tu
#define vluxseg2ei32_v_i16m1_tu __riscv_vluxseg2ei32_v_i16m1_tu
#define vluxseg3ei32_v_i16m1_tu __riscv_vluxseg3ei32_v_i16m1_tu
#define vluxseg4ei32_v_i16m1_tu __riscv_vluxseg4ei32_v_i16m1_tu
#define vluxseg5ei32_v_i16m1_tu __riscv_vluxseg5ei32_v_i16m1_tu
#define vluxseg6ei32_v_i16m1_tu __riscv_vluxseg6ei32_v_i16m1_tu
#define vluxseg7ei32_v_i16m1_tu __riscv_vluxseg7ei32_v_i16m1_tu
#define vluxseg8ei32_v_i16m1_tu __riscv_vluxseg8ei32_v_i16m1_tu
#define vluxseg2ei32_v_i16m2_tu __riscv_vluxseg2ei32_v_i16m2_tu
#define vluxseg3ei32_v_i16m2_tu __riscv_vluxseg3ei32_v_i16m2_tu
#define vluxseg4ei32_v_i16m2_tu __riscv_vluxseg4ei32_v_i16m2_tu
#define vluxseg2ei32_v_i16m4_tu __riscv_vluxseg2ei32_v_i16m4_tu
#define vluxseg2ei64_v_i16mf4_tu __riscv_vluxseg2ei64_v_i16mf4_tu
#define vluxseg3ei64_v_i16mf4_tu __riscv_vluxseg3ei64_v_i16mf4_tu
#define vluxseg4ei64_v_i16mf4_tu __riscv_vluxseg4ei64_v_i16mf4_tu
#define vluxseg5ei64_v_i16mf4_tu __riscv_vluxseg5ei64_v_i16mf4_tu
#define vluxseg6ei64_v_i16mf4_tu __riscv_vluxseg6ei64_v_i16mf4_tu
#define vluxseg7ei64_v_i16mf4_tu __riscv_vluxseg7ei64_v_i16mf4_tu
#define vluxseg8ei64_v_i16mf4_tu __riscv_vluxseg8ei64_v_i16mf4_tu
#define vluxseg2ei64_v_i16mf2_tu __riscv_vluxseg2ei64_v_i16mf2_tu
#define vluxseg3ei64_v_i16mf2_tu __riscv_vluxseg3ei64_v_i16mf2_tu
#define vluxseg4ei64_v_i16mf2_tu __riscv_vluxseg4ei64_v_i16mf2_tu
#define vluxseg5ei64_v_i16mf2_tu __riscv_vluxseg5ei64_v_i16mf2_tu
#define vluxseg6ei64_v_i16mf2_tu __riscv_vluxseg6ei64_v_i16mf2_tu
#define vluxseg7ei64_v_i16mf2_tu __riscv_vluxseg7ei64_v_i16mf2_tu
#define vluxseg8ei64_v_i16mf2_tu __riscv_vluxseg8ei64_v_i16mf2_tu
#define vluxseg2ei64_v_i16m1_tu __riscv_vluxseg2ei64_v_i16m1_tu
#define vluxseg3ei64_v_i16m1_tu __riscv_vluxseg3ei64_v_i16m1_tu
#define vluxseg4ei64_v_i16m1_tu __riscv_vluxseg4ei64_v_i16m1_tu
#define vluxseg5ei64_v_i16m1_tu __riscv_vluxseg5ei64_v_i16m1_tu
#define vluxseg6ei64_v_i16m1_tu __riscv_vluxseg6ei64_v_i16m1_tu
#define vluxseg7ei64_v_i16m1_tu __riscv_vluxseg7ei64_v_i16m1_tu
#define vluxseg8ei64_v_i16m1_tu __riscv_vluxseg8ei64_v_i16m1_tu
#define vluxseg2ei64_v_i16m2_tu __riscv_vluxseg2ei64_v_i16m2_tu
#define vluxseg3ei64_v_i16m2_tu __riscv_vluxseg3ei64_v_i16m2_tu
#define vluxseg4ei64_v_i16m2_tu __riscv_vluxseg4ei64_v_i16m2_tu
#define vluxseg2ei8_v_i32mf2_tu __riscv_vluxseg2ei8_v_i32mf2_tu
#define vluxseg3ei8_v_i32mf2_tu __riscv_vluxseg3ei8_v_i32mf2_tu
#define vluxseg4ei8_v_i32mf2_tu __riscv_vluxseg4ei8_v_i32mf2_tu
#define vluxseg5ei8_v_i32mf2_tu __riscv_vluxseg5ei8_v_i32mf2_tu
#define vluxseg6ei8_v_i32mf2_tu __riscv_vluxseg6ei8_v_i32mf2_tu
#define vluxseg7ei8_v_i32mf2_tu __riscv_vluxseg7ei8_v_i32mf2_tu
#define vluxseg8ei8_v_i32mf2_tu __riscv_vluxseg8ei8_v_i32mf2_tu
#define vluxseg2ei8_v_i32m1_tu __riscv_vluxseg2ei8_v_i32m1_tu
#define vluxseg3ei8_v_i32m1_tu __riscv_vluxseg3ei8_v_i32m1_tu
#define vluxseg4ei8_v_i32m1_tu __riscv_vluxseg4ei8_v_i32m1_tu
#define vluxseg5ei8_v_i32m1_tu __riscv_vluxseg5ei8_v_i32m1_tu
#define vluxseg6ei8_v_i32m1_tu __riscv_vluxseg6ei8_v_i32m1_tu
#define vluxseg7ei8_v_i32m1_tu __riscv_vluxseg7ei8_v_i32m1_tu
#define vluxseg8ei8_v_i32m1_tu __riscv_vluxseg8ei8_v_i32m1_tu
#define vluxseg2ei8_v_i32m2_tu __riscv_vluxseg2ei8_v_i32m2_tu
#define vluxseg3ei8_v_i32m2_tu __riscv_vluxseg3ei8_v_i32m2_tu
#define vluxseg4ei8_v_i32m2_tu __riscv_vluxseg4ei8_v_i32m2_tu
#define vluxseg2ei8_v_i32m4_tu __riscv_vluxseg2ei8_v_i32m4_tu
#define vluxseg2ei16_v_i32mf2_tu __riscv_vluxseg2ei16_v_i32mf2_tu
#define vluxseg3ei16_v_i32mf2_tu __riscv_vluxseg3ei16_v_i32mf2_tu
#define vluxseg4ei16_v_i32mf2_tu __riscv_vluxseg4ei16_v_i32mf2_tu
#define vluxseg5ei16_v_i32mf2_tu __riscv_vluxseg5ei16_v_i32mf2_tu
#define vluxseg6ei16_v_i32mf2_tu __riscv_vluxseg6ei16_v_i32mf2_tu
#define vluxseg7ei16_v_i32mf2_tu __riscv_vluxseg7ei16_v_i32mf2_tu
#define vluxseg8ei16_v_i32mf2_tu __riscv_vluxseg8ei16_v_i32mf2_tu
#define vluxseg2ei16_v_i32m1_tu __riscv_vluxseg2ei16_v_i32m1_tu
#define vluxseg3ei16_v_i32m1_tu __riscv_vluxseg3ei16_v_i32m1_tu
#define vluxseg4ei16_v_i32m1_tu __riscv_vluxseg4ei16_v_i32m1_tu
#define vluxseg5ei16_v_i32m1_tu __riscv_vluxseg5ei16_v_i32m1_tu
#define vluxseg6ei16_v_i32m1_tu __riscv_vluxseg6ei16_v_i32m1_tu
#define vluxseg7ei16_v_i32m1_tu __riscv_vluxseg7ei16_v_i32m1_tu
#define vluxseg8ei16_v_i32m1_tu __riscv_vluxseg8ei16_v_i32m1_tu
#define vluxseg2ei16_v_i32m2_tu __riscv_vluxseg2ei16_v_i32m2_tu
#define vluxseg3ei16_v_i32m2_tu __riscv_vluxseg3ei16_v_i32m2_tu
#define vluxseg4ei16_v_i32m2_tu __riscv_vluxseg4ei16_v_i32m2_tu
#define vluxseg2ei16_v_i32m4_tu __riscv_vluxseg2ei16_v_i32m4_tu
#define vluxseg2ei32_v_i32mf2_tu __riscv_vluxseg2ei32_v_i32mf2_tu
#define vluxseg3ei32_v_i32mf2_tu __riscv_vluxseg3ei32_v_i32mf2_tu
#define vluxseg4ei32_v_i32mf2_tu __riscv_vluxseg4ei32_v_i32mf2_tu
#define vluxseg5ei32_v_i32mf2_tu __riscv_vluxseg5ei32_v_i32mf2_tu
#define vluxseg6ei32_v_i32mf2_tu __riscv_vluxseg6ei32_v_i32mf2_tu
#define vluxseg7ei32_v_i32mf2_tu __riscv_vluxseg7ei32_v_i32mf2_tu
#define vluxseg8ei32_v_i32mf2_tu __riscv_vluxseg8ei32_v_i32mf2_tu
#define vluxseg2ei32_v_i32m1_tu __riscv_vluxseg2ei32_v_i32m1_tu
#define vluxseg3ei32_v_i32m1_tu __riscv_vluxseg3ei32_v_i32m1_tu
#define vluxseg4ei32_v_i32m1_tu __riscv_vluxseg4ei32_v_i32m1_tu
#define vluxseg5ei32_v_i32m1_tu __riscv_vluxseg5ei32_v_i32m1_tu
#define vluxseg6ei32_v_i32m1_tu __riscv_vluxseg6ei32_v_i32m1_tu
#define vluxseg7ei32_v_i32m1_tu __riscv_vluxseg7ei32_v_i32m1_tu
#define vluxseg8ei32_v_i32m1_tu __riscv_vluxseg8ei32_v_i32m1_tu
#define vluxseg2ei32_v_i32m2_tu __riscv_vluxseg2ei32_v_i32m2_tu
#define vluxseg3ei32_v_i32m2_tu __riscv_vluxseg3ei32_v_i32m2_tu
#define vluxseg4ei32_v_i32m2_tu __riscv_vluxseg4ei32_v_i32m2_tu
#define vluxseg2ei32_v_i32m4_tu __riscv_vluxseg2ei32_v_i32m4_tu
#define vluxseg2ei64_v_i32mf2_tu __riscv_vluxseg2ei64_v_i32mf2_tu
#define vluxseg3ei64_v_i32mf2_tu __riscv_vluxseg3ei64_v_i32mf2_tu
#define vluxseg4ei64_v_i32mf2_tu __riscv_vluxseg4ei64_v_i32mf2_tu
#define vluxseg5ei64_v_i32mf2_tu __riscv_vluxseg5ei64_v_i32mf2_tu
#define vluxseg6ei64_v_i32mf2_tu __riscv_vluxseg6ei64_v_i32mf2_tu
#define vluxseg7ei64_v_i32mf2_tu __riscv_vluxseg7ei64_v_i32mf2_tu
#define vluxseg8ei64_v_i32mf2_tu __riscv_vluxseg8ei64_v_i32mf2_tu
#define vluxseg2ei64_v_i32m1_tu __riscv_vluxseg2ei64_v_i32m1_tu
#define vluxseg3ei64_v_i32m1_tu __riscv_vluxseg3ei64_v_i32m1_tu
#define vluxseg4ei64_v_i32m1_tu __riscv_vluxseg4ei64_v_i32m1_tu
#define vluxseg5ei64_v_i32m1_tu __riscv_vluxseg5ei64_v_i32m1_tu
#define vluxseg6ei64_v_i32m1_tu __riscv_vluxseg6ei64_v_i32m1_tu
#define vluxseg7ei64_v_i32m1_tu __riscv_vluxseg7ei64_v_i32m1_tu
#define vluxseg8ei64_v_i32m1_tu __riscv_vluxseg8ei64_v_i32m1_tu
#define vluxseg2ei64_v_i32m2_tu __riscv_vluxseg2ei64_v_i32m2_tu
#define vluxseg3ei64_v_i32m2_tu __riscv_vluxseg3ei64_v_i32m2_tu
#define vluxseg4ei64_v_i32m2_tu __riscv_vluxseg4ei64_v_i32m2_tu
#define vluxseg2ei64_v_i32m4_tu __riscv_vluxseg2ei64_v_i32m4_tu
#define vluxseg2ei8_v_i64m1_tu __riscv_vluxseg2ei8_v_i64m1_tu
#define vluxseg3ei8_v_i64m1_tu __riscv_vluxseg3ei8_v_i64m1_tu
#define vluxseg4ei8_v_i64m1_tu __riscv_vluxseg4ei8_v_i64m1_tu
#define vluxseg5ei8_v_i64m1_tu __riscv_vluxseg5ei8_v_i64m1_tu
#define vluxseg6ei8_v_i64m1_tu __riscv_vluxseg6ei8_v_i64m1_tu
#define vluxseg7ei8_v_i64m1_tu __riscv_vluxseg7ei8_v_i64m1_tu
#define vluxseg8ei8_v_i64m1_tu __riscv_vluxseg8ei8_v_i64m1_tu
#define vluxseg2ei8_v_i64m2_tu __riscv_vluxseg2ei8_v_i64m2_tu
#define vluxseg3ei8_v_i64m2_tu __riscv_vluxseg3ei8_v_i64m2_tu
#define vluxseg4ei8_v_i64m2_tu __riscv_vluxseg4ei8_v_i64m2_tu
#define vluxseg2ei8_v_i64m4_tu __riscv_vluxseg2ei8_v_i64m4_tu
#define vluxseg2ei16_v_i64m1_tu __riscv_vluxseg2ei16_v_i64m1_tu
#define vluxseg3ei16_v_i64m1_tu __riscv_vluxseg3ei16_v_i64m1_tu
#define vluxseg4ei16_v_i64m1_tu __riscv_vluxseg4ei16_v_i64m1_tu
#define vluxseg5ei16_v_i64m1_tu __riscv_vluxseg5ei16_v_i64m1_tu
#define vluxseg6ei16_v_i64m1_tu __riscv_vluxseg6ei16_v_i64m1_tu
#define vluxseg7ei16_v_i64m1_tu __riscv_vluxseg7ei16_v_i64m1_tu
#define vluxseg8ei16_v_i64m1_tu __riscv_vluxseg8ei16_v_i64m1_tu
#define vluxseg2ei16_v_i64m2_tu __riscv_vluxseg2ei16_v_i64m2_tu
#define vluxseg3ei16_v_i64m2_tu __riscv_vluxseg3ei16_v_i64m2_tu
#define vluxseg4ei16_v_i64m2_tu __riscv_vluxseg4ei16_v_i64m2_tu
#define vluxseg2ei16_v_i64m4_tu __riscv_vluxseg2ei16_v_i64m4_tu
#define vluxseg2ei32_v_i64m1_tu __riscv_vluxseg2ei32_v_i64m1_tu
#define vluxseg3ei32_v_i64m1_tu __riscv_vluxseg3ei32_v_i64m1_tu
#define vluxseg4ei32_v_i64m1_tu __riscv_vluxseg4ei32_v_i64m1_tu
#define vluxseg5ei32_v_i64m1_tu __riscv_vluxseg5ei32_v_i64m1_tu
#define vluxseg6ei32_v_i64m1_tu __riscv_vluxseg6ei32_v_i64m1_tu
#define vluxseg7ei32_v_i64m1_tu __riscv_vluxseg7ei32_v_i64m1_tu
#define vluxseg8ei32_v_i64m1_tu __riscv_vluxseg8ei32_v_i64m1_tu
#define vluxseg2ei32_v_i64m2_tu __riscv_vluxseg2ei32_v_i64m2_tu
#define vluxseg3ei32_v_i64m2_tu __riscv_vluxseg3ei32_v_i64m2_tu
#define vluxseg4ei32_v_i64m2_tu __riscv_vluxseg4ei32_v_i64m2_tu
#define vluxseg2ei32_v_i64m4_tu __riscv_vluxseg2ei32_v_i64m4_tu
#define vluxseg2ei64_v_i64m1_tu __riscv_vluxseg2ei64_v_i64m1_tu
#define vluxseg3ei64_v_i64m1_tu __riscv_vluxseg3ei64_v_i64m1_tu
#define vluxseg4ei64_v_i64m1_tu __riscv_vluxseg4ei64_v_i64m1_tu
#define vluxseg5ei64_v_i64m1_tu __riscv_vluxseg5ei64_v_i64m1_tu
#define vluxseg6ei64_v_i64m1_tu __riscv_vluxseg6ei64_v_i64m1_tu
#define vluxseg7ei64_v_i64m1_tu __riscv_vluxseg7ei64_v_i64m1_tu
#define vluxseg8ei64_v_i64m1_tu __riscv_vluxseg8ei64_v_i64m1_tu
#define vluxseg2ei64_v_i64m2_tu __riscv_vluxseg2ei64_v_i64m2_tu
#define vluxseg3ei64_v_i64m2_tu __riscv_vluxseg3ei64_v_i64m2_tu
#define vluxseg4ei64_v_i64m2_tu __riscv_vluxseg4ei64_v_i64m2_tu
#define vluxseg2ei64_v_i64m4_tu __riscv_vluxseg2ei64_v_i64m4_tu
#define vloxseg2ei8_v_u8mf8_tu __riscv_vloxseg2ei8_v_u8mf8_tu
#define vloxseg3ei8_v_u8mf8_tu __riscv_vloxseg3ei8_v_u8mf8_tu
#define vloxseg4ei8_v_u8mf8_tu __riscv_vloxseg4ei8_v_u8mf8_tu
#define vloxseg5ei8_v_u8mf8_tu __riscv_vloxseg5ei8_v_u8mf8_tu
#define vloxseg6ei8_v_u8mf8_tu __riscv_vloxseg6ei8_v_u8mf8_tu
#define vloxseg7ei8_v_u8mf8_tu __riscv_vloxseg7ei8_v_u8mf8_tu
#define vloxseg8ei8_v_u8mf8_tu __riscv_vloxseg8ei8_v_u8mf8_tu
#define vloxseg2ei8_v_u8mf4_tu __riscv_vloxseg2ei8_v_u8mf4_tu
#define vloxseg3ei8_v_u8mf4_tu __riscv_vloxseg3ei8_v_u8mf4_tu
#define vloxseg4ei8_v_u8mf4_tu __riscv_vloxseg4ei8_v_u8mf4_tu
#define vloxseg5ei8_v_u8mf4_tu __riscv_vloxseg5ei8_v_u8mf4_tu
#define vloxseg6ei8_v_u8mf4_tu __riscv_vloxseg6ei8_v_u8mf4_tu
#define vloxseg7ei8_v_u8mf4_tu __riscv_vloxseg7ei8_v_u8mf4_tu
#define vloxseg8ei8_v_u8mf4_tu __riscv_vloxseg8ei8_v_u8mf4_tu
#define vloxseg2ei8_v_u8mf2_tu __riscv_vloxseg2ei8_v_u8mf2_tu
#define vloxseg3ei8_v_u8mf2_tu __riscv_vloxseg3ei8_v_u8mf2_tu
#define vloxseg4ei8_v_u8mf2_tu __riscv_vloxseg4ei8_v_u8mf2_tu
#define vloxseg5ei8_v_u8mf2_tu __riscv_vloxseg5ei8_v_u8mf2_tu
#define vloxseg6ei8_v_u8mf2_tu __riscv_vloxseg6ei8_v_u8mf2_tu
#define vloxseg7ei8_v_u8mf2_tu __riscv_vloxseg7ei8_v_u8mf2_tu
#define vloxseg8ei8_v_u8mf2_tu __riscv_vloxseg8ei8_v_u8mf2_tu
#define vloxseg2ei8_v_u8m1_tu __riscv_vloxseg2ei8_v_u8m1_tu
#define vloxseg3ei8_v_u8m1_tu __riscv_vloxseg3ei8_v_u8m1_tu
#define vloxseg4ei8_v_u8m1_tu __riscv_vloxseg4ei8_v_u8m1_tu
#define vloxseg5ei8_v_u8m1_tu __riscv_vloxseg5ei8_v_u8m1_tu
#define vloxseg6ei8_v_u8m1_tu __riscv_vloxseg6ei8_v_u8m1_tu
#define vloxseg7ei8_v_u8m1_tu __riscv_vloxseg7ei8_v_u8m1_tu
#define vloxseg8ei8_v_u8m1_tu __riscv_vloxseg8ei8_v_u8m1_tu
#define vloxseg2ei8_v_u8m2_tu __riscv_vloxseg2ei8_v_u8m2_tu
#define vloxseg3ei8_v_u8m2_tu __riscv_vloxseg3ei8_v_u8m2_tu
#define vloxseg4ei8_v_u8m2_tu __riscv_vloxseg4ei8_v_u8m2_tu
#define vloxseg2ei8_v_u8m4_tu __riscv_vloxseg2ei8_v_u8m4_tu
#define vloxseg2ei16_v_u8mf8_tu __riscv_vloxseg2ei16_v_u8mf8_tu
#define vloxseg3ei16_v_u8mf8_tu __riscv_vloxseg3ei16_v_u8mf8_tu
#define vloxseg4ei16_v_u8mf8_tu __riscv_vloxseg4ei16_v_u8mf8_tu
#define vloxseg5ei16_v_u8mf8_tu __riscv_vloxseg5ei16_v_u8mf8_tu
#define vloxseg6ei16_v_u8mf8_tu __riscv_vloxseg6ei16_v_u8mf8_tu
#define vloxseg7ei16_v_u8mf8_tu __riscv_vloxseg7ei16_v_u8mf8_tu
#define vloxseg8ei16_v_u8mf8_tu __riscv_vloxseg8ei16_v_u8mf8_tu
#define vloxseg2ei16_v_u8mf4_tu __riscv_vloxseg2ei16_v_u8mf4_tu
#define vloxseg3ei16_v_u8mf4_tu __riscv_vloxseg3ei16_v_u8mf4_tu
#define vloxseg4ei16_v_u8mf4_tu __riscv_vloxseg4ei16_v_u8mf4_tu
#define vloxseg5ei16_v_u8mf4_tu __riscv_vloxseg5ei16_v_u8mf4_tu
#define vloxseg6ei16_v_u8mf4_tu __riscv_vloxseg6ei16_v_u8mf4_tu
#define vloxseg7ei16_v_u8mf4_tu __riscv_vloxseg7ei16_v_u8mf4_tu
#define vloxseg8ei16_v_u8mf4_tu __riscv_vloxseg8ei16_v_u8mf4_tu
#define vloxseg2ei16_v_u8mf2_tu __riscv_vloxseg2ei16_v_u8mf2_tu
#define vloxseg3ei16_v_u8mf2_tu __riscv_vloxseg3ei16_v_u8mf2_tu
#define vloxseg4ei16_v_u8mf2_tu __riscv_vloxseg4ei16_v_u8mf2_tu
#define vloxseg5ei16_v_u8mf2_tu __riscv_vloxseg5ei16_v_u8mf2_tu
#define vloxseg6ei16_v_u8mf2_tu __riscv_vloxseg6ei16_v_u8mf2_tu
#define vloxseg7ei16_v_u8mf2_tu __riscv_vloxseg7ei16_v_u8mf2_tu
#define vloxseg8ei16_v_u8mf2_tu __riscv_vloxseg8ei16_v_u8mf2_tu
#define vloxseg2ei16_v_u8m1_tu __riscv_vloxseg2ei16_v_u8m1_tu
#define vloxseg3ei16_v_u8m1_tu __riscv_vloxseg3ei16_v_u8m1_tu
#define vloxseg4ei16_v_u8m1_tu __riscv_vloxseg4ei16_v_u8m1_tu
#define vloxseg5ei16_v_u8m1_tu __riscv_vloxseg5ei16_v_u8m1_tu
#define vloxseg6ei16_v_u8m1_tu __riscv_vloxseg6ei16_v_u8m1_tu
#define vloxseg7ei16_v_u8m1_tu __riscv_vloxseg7ei16_v_u8m1_tu
#define vloxseg8ei16_v_u8m1_tu __riscv_vloxseg8ei16_v_u8m1_tu
#define vloxseg2ei16_v_u8m2_tu __riscv_vloxseg2ei16_v_u8m2_tu
#define vloxseg3ei16_v_u8m2_tu __riscv_vloxseg3ei16_v_u8m2_tu
#define vloxseg4ei16_v_u8m2_tu __riscv_vloxseg4ei16_v_u8m2_tu
#define vloxseg2ei16_v_u8m4_tu __riscv_vloxseg2ei16_v_u8m4_tu
#define vloxseg2ei32_v_u8mf8_tu __riscv_vloxseg2ei32_v_u8mf8_tu
#define vloxseg3ei32_v_u8mf8_tu __riscv_vloxseg3ei32_v_u8mf8_tu
#define vloxseg4ei32_v_u8mf8_tu __riscv_vloxseg4ei32_v_u8mf8_tu
#define vloxseg5ei32_v_u8mf8_tu __riscv_vloxseg5ei32_v_u8mf8_tu
#define vloxseg6ei32_v_u8mf8_tu __riscv_vloxseg6ei32_v_u8mf8_tu
#define vloxseg7ei32_v_u8mf8_tu __riscv_vloxseg7ei32_v_u8mf8_tu
#define vloxseg8ei32_v_u8mf8_tu __riscv_vloxseg8ei32_v_u8mf8_tu
#define vloxseg2ei32_v_u8mf4_tu __riscv_vloxseg2ei32_v_u8mf4_tu
#define vloxseg3ei32_v_u8mf4_tu __riscv_vloxseg3ei32_v_u8mf4_tu
#define vloxseg4ei32_v_u8mf4_tu __riscv_vloxseg4ei32_v_u8mf4_tu
#define vloxseg5ei32_v_u8mf4_tu __riscv_vloxseg5ei32_v_u8mf4_tu
#define vloxseg6ei32_v_u8mf4_tu __riscv_vloxseg6ei32_v_u8mf4_tu
#define vloxseg7ei32_v_u8mf4_tu __riscv_vloxseg7ei32_v_u8mf4_tu
#define vloxseg8ei32_v_u8mf4_tu __riscv_vloxseg8ei32_v_u8mf4_tu
#define vloxseg2ei32_v_u8mf2_tu __riscv_vloxseg2ei32_v_u8mf2_tu
#define vloxseg3ei32_v_u8mf2_tu __riscv_vloxseg3ei32_v_u8mf2_tu
#define vloxseg4ei32_v_u8mf2_tu __riscv_vloxseg4ei32_v_u8mf2_tu
#define vloxseg5ei32_v_u8mf2_tu __riscv_vloxseg5ei32_v_u8mf2_tu
#define vloxseg6ei32_v_u8mf2_tu __riscv_vloxseg6ei32_v_u8mf2_tu
#define vloxseg7ei32_v_u8mf2_tu __riscv_vloxseg7ei32_v_u8mf2_tu
#define vloxseg8ei32_v_u8mf2_tu __riscv_vloxseg8ei32_v_u8mf2_tu
#define vloxseg2ei32_v_u8m1_tu __riscv_vloxseg2ei32_v_u8m1_tu
#define vloxseg3ei32_v_u8m1_tu __riscv_vloxseg3ei32_v_u8m1_tu
#define vloxseg4ei32_v_u8m1_tu __riscv_vloxseg4ei32_v_u8m1_tu
#define vloxseg5ei32_v_u8m1_tu __riscv_vloxseg5ei32_v_u8m1_tu
#define vloxseg6ei32_v_u8m1_tu __riscv_vloxseg6ei32_v_u8m1_tu
#define vloxseg7ei32_v_u8m1_tu __riscv_vloxseg7ei32_v_u8m1_tu
#define vloxseg8ei32_v_u8m1_tu __riscv_vloxseg8ei32_v_u8m1_tu
#define vloxseg2ei32_v_u8m2_tu __riscv_vloxseg2ei32_v_u8m2_tu
#define vloxseg3ei32_v_u8m2_tu __riscv_vloxseg3ei32_v_u8m2_tu
#define vloxseg4ei32_v_u8m2_tu __riscv_vloxseg4ei32_v_u8m2_tu
#define vloxseg2ei64_v_u8mf8_tu __riscv_vloxseg2ei64_v_u8mf8_tu
#define vloxseg3ei64_v_u8mf8_tu __riscv_vloxseg3ei64_v_u8mf8_tu
#define vloxseg4ei64_v_u8mf8_tu __riscv_vloxseg4ei64_v_u8mf8_tu
#define vloxseg5ei64_v_u8mf8_tu __riscv_vloxseg5ei64_v_u8mf8_tu
#define vloxseg6ei64_v_u8mf8_tu __riscv_vloxseg6ei64_v_u8mf8_tu
#define vloxseg7ei64_v_u8mf8_tu __riscv_vloxseg7ei64_v_u8mf8_tu
#define vloxseg8ei64_v_u8mf8_tu __riscv_vloxseg8ei64_v_u8mf8_tu
#define vloxseg2ei64_v_u8mf4_tu __riscv_vloxseg2ei64_v_u8mf4_tu
#define vloxseg3ei64_v_u8mf4_tu __riscv_vloxseg3ei64_v_u8mf4_tu
#define vloxseg4ei64_v_u8mf4_tu __riscv_vloxseg4ei64_v_u8mf4_tu
#define vloxseg5ei64_v_u8mf4_tu __riscv_vloxseg5ei64_v_u8mf4_tu
#define vloxseg6ei64_v_u8mf4_tu __riscv_vloxseg6ei64_v_u8mf4_tu
#define vloxseg7ei64_v_u8mf4_tu __riscv_vloxseg7ei64_v_u8mf4_tu
#define vloxseg8ei64_v_u8mf4_tu __riscv_vloxseg8ei64_v_u8mf4_tu
#define vloxseg2ei64_v_u8mf2_tu __riscv_vloxseg2ei64_v_u8mf2_tu
#define vloxseg3ei64_v_u8mf2_tu __riscv_vloxseg3ei64_v_u8mf2_tu
#define vloxseg4ei64_v_u8mf2_tu __riscv_vloxseg4ei64_v_u8mf2_tu
#define vloxseg5ei64_v_u8mf2_tu __riscv_vloxseg5ei64_v_u8mf2_tu
#define vloxseg6ei64_v_u8mf2_tu __riscv_vloxseg6ei64_v_u8mf2_tu
#define vloxseg7ei64_v_u8mf2_tu __riscv_vloxseg7ei64_v_u8mf2_tu
#define vloxseg8ei64_v_u8mf2_tu __riscv_vloxseg8ei64_v_u8mf2_tu
#define vloxseg2ei64_v_u8m1_tu __riscv_vloxseg2ei64_v_u8m1_tu
#define vloxseg3ei64_v_u8m1_tu __riscv_vloxseg3ei64_v_u8m1_tu
#define vloxseg4ei64_v_u8m1_tu __riscv_vloxseg4ei64_v_u8m1_tu
#define vloxseg5ei64_v_u8m1_tu __riscv_vloxseg5ei64_v_u8m1_tu
#define vloxseg6ei64_v_u8m1_tu __riscv_vloxseg6ei64_v_u8m1_tu
#define vloxseg7ei64_v_u8m1_tu __riscv_vloxseg7ei64_v_u8m1_tu
#define vloxseg8ei64_v_u8m1_tu __riscv_vloxseg8ei64_v_u8m1_tu
#define vloxseg2ei8_v_u16mf4_tu __riscv_vloxseg2ei8_v_u16mf4_tu
#define vloxseg3ei8_v_u16mf4_tu __riscv_vloxseg3ei8_v_u16mf4_tu
#define vloxseg4ei8_v_u16mf4_tu __riscv_vloxseg4ei8_v_u16mf4_tu
#define vloxseg5ei8_v_u16mf4_tu __riscv_vloxseg5ei8_v_u16mf4_tu
#define vloxseg6ei8_v_u16mf4_tu __riscv_vloxseg6ei8_v_u16mf4_tu
#define vloxseg7ei8_v_u16mf4_tu __riscv_vloxseg7ei8_v_u16mf4_tu
#define vloxseg8ei8_v_u16mf4_tu __riscv_vloxseg8ei8_v_u16mf4_tu
#define vloxseg2ei8_v_u16mf2_tu __riscv_vloxseg2ei8_v_u16mf2_tu
#define vloxseg3ei8_v_u16mf2_tu __riscv_vloxseg3ei8_v_u16mf2_tu
#define vloxseg4ei8_v_u16mf2_tu __riscv_vloxseg4ei8_v_u16mf2_tu
#define vloxseg5ei8_v_u16mf2_tu __riscv_vloxseg5ei8_v_u16mf2_tu
#define vloxseg6ei8_v_u16mf2_tu __riscv_vloxseg6ei8_v_u16mf2_tu
#define vloxseg7ei8_v_u16mf2_tu __riscv_vloxseg7ei8_v_u16mf2_tu
#define vloxseg8ei8_v_u16mf2_tu __riscv_vloxseg8ei8_v_u16mf2_tu
#define vloxseg2ei8_v_u16m1_tu __riscv_vloxseg2ei8_v_u16m1_tu
#define vloxseg3ei8_v_u16m1_tu __riscv_vloxseg3ei8_v_u16m1_tu
#define vloxseg4ei8_v_u16m1_tu __riscv_vloxseg4ei8_v_u16m1_tu
#define vloxseg5ei8_v_u16m1_tu __riscv_vloxseg5ei8_v_u16m1_tu
#define vloxseg6ei8_v_u16m1_tu __riscv_vloxseg6ei8_v_u16m1_tu
#define vloxseg7ei8_v_u16m1_tu __riscv_vloxseg7ei8_v_u16m1_tu
#define vloxseg8ei8_v_u16m1_tu __riscv_vloxseg8ei8_v_u16m1_tu
#define vloxseg2ei8_v_u16m2_tu __riscv_vloxseg2ei8_v_u16m2_tu
#define vloxseg3ei8_v_u16m2_tu __riscv_vloxseg3ei8_v_u16m2_tu
#define vloxseg4ei8_v_u16m2_tu __riscv_vloxseg4ei8_v_u16m2_tu
#define vloxseg2ei8_v_u16m4_tu __riscv_vloxseg2ei8_v_u16m4_tu
#define vloxseg2ei16_v_u16mf4_tu __riscv_vloxseg2ei16_v_u16mf4_tu
#define vloxseg3ei16_v_u16mf4_tu __riscv_vloxseg3ei16_v_u16mf4_tu
#define vloxseg4ei16_v_u16mf4_tu __riscv_vloxseg4ei16_v_u16mf4_tu
#define vloxseg5ei16_v_u16mf4_tu __riscv_vloxseg5ei16_v_u16mf4_tu
#define vloxseg6ei16_v_u16mf4_tu __riscv_vloxseg6ei16_v_u16mf4_tu
#define vloxseg7ei16_v_u16mf4_tu __riscv_vloxseg7ei16_v_u16mf4_tu
#define vloxseg8ei16_v_u16mf4_tu __riscv_vloxseg8ei16_v_u16mf4_tu
#define vloxseg2ei16_v_u16mf2_tu __riscv_vloxseg2ei16_v_u16mf2_tu
#define vloxseg3ei16_v_u16mf2_tu __riscv_vloxseg3ei16_v_u16mf2_tu
#define vloxseg4ei16_v_u16mf2_tu __riscv_vloxseg4ei16_v_u16mf2_tu
#define vloxseg5ei16_v_u16mf2_tu __riscv_vloxseg5ei16_v_u16mf2_tu
#define vloxseg6ei16_v_u16mf2_tu __riscv_vloxseg6ei16_v_u16mf2_tu
#define vloxseg7ei16_v_u16mf2_tu __riscv_vloxseg7ei16_v_u16mf2_tu
#define vloxseg8ei16_v_u16mf2_tu __riscv_vloxseg8ei16_v_u16mf2_tu
#define vloxseg2ei16_v_u16m1_tu __riscv_vloxseg2ei16_v_u16m1_tu
#define vloxseg3ei16_v_u16m1_tu __riscv_vloxseg3ei16_v_u16m1_tu
#define vloxseg4ei16_v_u16m1_tu __riscv_vloxseg4ei16_v_u16m1_tu
#define vloxseg5ei16_v_u16m1_tu __riscv_vloxseg5ei16_v_u16m1_tu
#define vloxseg6ei16_v_u16m1_tu __riscv_vloxseg6ei16_v_u16m1_tu
#define vloxseg7ei16_v_u16m1_tu __riscv_vloxseg7ei16_v_u16m1_tu
#define vloxseg8ei16_v_u16m1_tu __riscv_vloxseg8ei16_v_u16m1_tu
#define vloxseg2ei16_v_u16m2_tu __riscv_vloxseg2ei16_v_u16m2_tu
#define vloxseg3ei16_v_u16m2_tu __riscv_vloxseg3ei16_v_u16m2_tu
#define vloxseg4ei16_v_u16m2_tu __riscv_vloxseg4ei16_v_u16m2_tu
#define vloxseg2ei16_v_u16m4_tu __riscv_vloxseg2ei16_v_u16m4_tu
#define vloxseg2ei32_v_u16mf4_tu __riscv_vloxseg2ei32_v_u16mf4_tu
#define vloxseg3ei32_v_u16mf4_tu __riscv_vloxseg3ei32_v_u16mf4_tu
#define vloxseg4ei32_v_u16mf4_tu __riscv_vloxseg4ei32_v_u16mf4_tu
#define vloxseg5ei32_v_u16mf4_tu __riscv_vloxseg5ei32_v_u16mf4_tu
#define vloxseg6ei32_v_u16mf4_tu __riscv_vloxseg6ei32_v_u16mf4_tu
#define vloxseg7ei32_v_u16mf4_tu __riscv_vloxseg7ei32_v_u16mf4_tu
#define vloxseg8ei32_v_u16mf4_tu __riscv_vloxseg8ei32_v_u16mf4_tu
#define vloxseg2ei32_v_u16mf2_tu __riscv_vloxseg2ei32_v_u16mf2_tu
#define vloxseg3ei32_v_u16mf2_tu __riscv_vloxseg3ei32_v_u16mf2_tu
#define vloxseg4ei32_v_u16mf2_tu __riscv_vloxseg4ei32_v_u16mf2_tu
#define vloxseg5ei32_v_u16mf2_tu __riscv_vloxseg5ei32_v_u16mf2_tu
#define vloxseg6ei32_v_u16mf2_tu __riscv_vloxseg6ei32_v_u16mf2_tu
#define vloxseg7ei32_v_u16mf2_tu __riscv_vloxseg7ei32_v_u16mf2_tu
#define vloxseg8ei32_v_u16mf2_tu __riscv_vloxseg8ei32_v_u16mf2_tu
#define vloxseg2ei32_v_u16m1_tu __riscv_vloxseg2ei32_v_u16m1_tu
#define vloxseg3ei32_v_u16m1_tu __riscv_vloxseg3ei32_v_u16m1_tu
#define vloxseg4ei32_v_u16m1_tu __riscv_vloxseg4ei32_v_u16m1_tu
#define vloxseg5ei32_v_u16m1_tu __riscv_vloxseg5ei32_v_u16m1_tu
#define vloxseg6ei32_v_u16m1_tu __riscv_vloxseg6ei32_v_u16m1_tu
#define vloxseg7ei32_v_u16m1_tu __riscv_vloxseg7ei32_v_u16m1_tu
#define vloxseg8ei32_v_u16m1_tu __riscv_vloxseg8ei32_v_u16m1_tu
#define vloxseg2ei32_v_u16m2_tu __riscv_vloxseg2ei32_v_u16m2_tu
#define vloxseg3ei32_v_u16m2_tu __riscv_vloxseg3ei32_v_u16m2_tu
#define vloxseg4ei32_v_u16m2_tu __riscv_vloxseg4ei32_v_u16m2_tu
#define vloxseg2ei32_v_u16m4_tu __riscv_vloxseg2ei32_v_u16m4_tu
#define vloxseg2ei64_v_u16mf4_tu __riscv_vloxseg2ei64_v_u16mf4_tu
#define vloxseg3ei64_v_u16mf4_tu __riscv_vloxseg3ei64_v_u16mf4_tu
#define vloxseg4ei64_v_u16mf4_tu __riscv_vloxseg4ei64_v_u16mf4_tu
#define vloxseg5ei64_v_u16mf4_tu __riscv_vloxseg5ei64_v_u16mf4_tu
#define vloxseg6ei64_v_u16mf4_tu __riscv_vloxseg6ei64_v_u16mf4_tu
#define vloxseg7ei64_v_u16mf4_tu __riscv_vloxseg7ei64_v_u16mf4_tu
#define vloxseg8ei64_v_u16mf4_tu __riscv_vloxseg8ei64_v_u16mf4_tu
#define vloxseg2ei64_v_u16mf2_tu __riscv_vloxseg2ei64_v_u16mf2_tu
#define vloxseg3ei64_v_u16mf2_tu __riscv_vloxseg3ei64_v_u16mf2_tu
#define vloxseg4ei64_v_u16mf2_tu __riscv_vloxseg4ei64_v_u16mf2_tu
#define vloxseg5ei64_v_u16mf2_tu __riscv_vloxseg5ei64_v_u16mf2_tu
#define vloxseg6ei64_v_u16mf2_tu __riscv_vloxseg6ei64_v_u16mf2_tu
#define vloxseg7ei64_v_u16mf2_tu __riscv_vloxseg7ei64_v_u16mf2_tu
#define vloxseg8ei64_v_u16mf2_tu __riscv_vloxseg8ei64_v_u16mf2_tu
#define vloxseg2ei64_v_u16m1_tu __riscv_vloxseg2ei64_v_u16m1_tu
#define vloxseg3ei64_v_u16m1_tu __riscv_vloxseg3ei64_v_u16m1_tu
#define vloxseg4ei64_v_u16m1_tu __riscv_vloxseg4ei64_v_u16m1_tu
#define vloxseg5ei64_v_u16m1_tu __riscv_vloxseg5ei64_v_u16m1_tu
#define vloxseg6ei64_v_u16m1_tu __riscv_vloxseg6ei64_v_u16m1_tu
#define vloxseg7ei64_v_u16m1_tu __riscv_vloxseg7ei64_v_u16m1_tu
#define vloxseg8ei64_v_u16m1_tu __riscv_vloxseg8ei64_v_u16m1_tu
#define vloxseg2ei64_v_u16m2_tu __riscv_vloxseg2ei64_v_u16m2_tu
#define vloxseg3ei64_v_u16m2_tu __riscv_vloxseg3ei64_v_u16m2_tu
#define vloxseg4ei64_v_u16m2_tu __riscv_vloxseg4ei64_v_u16m2_tu
#define vloxseg2ei8_v_u32mf2_tu __riscv_vloxseg2ei8_v_u32mf2_tu
#define vloxseg3ei8_v_u32mf2_tu __riscv_vloxseg3ei8_v_u32mf2_tu
#define vloxseg4ei8_v_u32mf2_tu __riscv_vloxseg4ei8_v_u32mf2_tu
#define vloxseg5ei8_v_u32mf2_tu __riscv_vloxseg5ei8_v_u32mf2_tu
#define vloxseg6ei8_v_u32mf2_tu __riscv_vloxseg6ei8_v_u32mf2_tu
#define vloxseg7ei8_v_u32mf2_tu __riscv_vloxseg7ei8_v_u32mf2_tu
#define vloxseg8ei8_v_u32mf2_tu __riscv_vloxseg8ei8_v_u32mf2_tu
#define vloxseg2ei8_v_u32m1_tu __riscv_vloxseg2ei8_v_u32m1_tu
#define vloxseg3ei8_v_u32m1_tu __riscv_vloxseg3ei8_v_u32m1_tu
#define vloxseg4ei8_v_u32m1_tu __riscv_vloxseg4ei8_v_u32m1_tu
#define vloxseg5ei8_v_u32m1_tu __riscv_vloxseg5ei8_v_u32m1_tu
#define vloxseg6ei8_v_u32m1_tu __riscv_vloxseg6ei8_v_u32m1_tu
#define vloxseg7ei8_v_u32m1_tu __riscv_vloxseg7ei8_v_u32m1_tu
#define vloxseg8ei8_v_u32m1_tu __riscv_vloxseg8ei8_v_u32m1_tu
#define vloxseg2ei8_v_u32m2_tu __riscv_vloxseg2ei8_v_u32m2_tu
#define vloxseg3ei8_v_u32m2_tu __riscv_vloxseg3ei8_v_u32m2_tu
#define vloxseg4ei8_v_u32m2_tu __riscv_vloxseg4ei8_v_u32m2_tu
#define vloxseg2ei8_v_u32m4_tu __riscv_vloxseg2ei8_v_u32m4_tu
#define vloxseg2ei16_v_u32mf2_tu __riscv_vloxseg2ei16_v_u32mf2_tu
#define vloxseg3ei16_v_u32mf2_tu __riscv_vloxseg3ei16_v_u32mf2_tu
#define vloxseg4ei16_v_u32mf2_tu __riscv_vloxseg4ei16_v_u32mf2_tu
#define vloxseg5ei16_v_u32mf2_tu __riscv_vloxseg5ei16_v_u32mf2_tu
#define vloxseg6ei16_v_u32mf2_tu __riscv_vloxseg6ei16_v_u32mf2_tu
#define vloxseg7ei16_v_u32mf2_tu __riscv_vloxseg7ei16_v_u32mf2_tu
#define vloxseg8ei16_v_u32mf2_tu __riscv_vloxseg8ei16_v_u32mf2_tu
#define vloxseg2ei16_v_u32m1_tu __riscv_vloxseg2ei16_v_u32m1_tu
#define vloxseg3ei16_v_u32m1_tu __riscv_vloxseg3ei16_v_u32m1_tu
#define vloxseg4ei16_v_u32m1_tu __riscv_vloxseg4ei16_v_u32m1_tu
#define vloxseg5ei16_v_u32m1_tu __riscv_vloxseg5ei16_v_u32m1_tu
#define vloxseg6ei16_v_u32m1_tu __riscv_vloxseg6ei16_v_u32m1_tu
#define vloxseg7ei16_v_u32m1_tu __riscv_vloxseg7ei16_v_u32m1_tu
#define vloxseg8ei16_v_u32m1_tu __riscv_vloxseg8ei16_v_u32m1_tu
#define vloxseg2ei16_v_u32m2_tu __riscv_vloxseg2ei16_v_u32m2_tu
#define vloxseg3ei16_v_u32m2_tu __riscv_vloxseg3ei16_v_u32m2_tu
#define vloxseg4ei16_v_u32m2_tu __riscv_vloxseg4ei16_v_u32m2_tu
#define vloxseg2ei16_v_u32m4_tu __riscv_vloxseg2ei16_v_u32m4_tu
#define vloxseg2ei32_v_u32mf2_tu __riscv_vloxseg2ei32_v_u32mf2_tu
#define vloxseg3ei32_v_u32mf2_tu __riscv_vloxseg3ei32_v_u32mf2_tu
#define vloxseg4ei32_v_u32mf2_tu __riscv_vloxseg4ei32_v_u32mf2_tu
#define vloxseg5ei32_v_u32mf2_tu __riscv_vloxseg5ei32_v_u32mf2_tu
#define vloxseg6ei32_v_u32mf2_tu __riscv_vloxseg6ei32_v_u32mf2_tu
#define vloxseg7ei32_v_u32mf2_tu __riscv_vloxseg7ei32_v_u32mf2_tu
#define vloxseg8ei32_v_u32mf2_tu __riscv_vloxseg8ei32_v_u32mf2_tu
#define vloxseg2ei32_v_u32m1_tu __riscv_vloxseg2ei32_v_u32m1_tu
#define vloxseg3ei32_v_u32m1_tu __riscv_vloxseg3ei32_v_u32m1_tu
#define vloxseg4ei32_v_u32m1_tu __riscv_vloxseg4ei32_v_u32m1_tu
#define vloxseg5ei32_v_u32m1_tu __riscv_vloxseg5ei32_v_u32m1_tu
#define vloxseg6ei32_v_u32m1_tu __riscv_vloxseg6ei32_v_u32m1_tu
#define vloxseg7ei32_v_u32m1_tu __riscv_vloxseg7ei32_v_u32m1_tu
#define vloxseg8ei32_v_u32m1_tu __riscv_vloxseg8ei32_v_u32m1_tu
#define vloxseg2ei32_v_u32m2_tu __riscv_vloxseg2ei32_v_u32m2_tu
#define vloxseg3ei32_v_u32m2_tu __riscv_vloxseg3ei32_v_u32m2_tu
#define vloxseg4ei32_v_u32m2_tu __riscv_vloxseg4ei32_v_u32m2_tu
#define vloxseg2ei32_v_u32m4_tu __riscv_vloxseg2ei32_v_u32m4_tu
#define vloxseg2ei64_v_u32mf2_tu __riscv_vloxseg2ei64_v_u32mf2_tu
#define vloxseg3ei64_v_u32mf2_tu __riscv_vloxseg3ei64_v_u32mf2_tu
#define vloxseg4ei64_v_u32mf2_tu __riscv_vloxseg4ei64_v_u32mf2_tu
#define vloxseg5ei64_v_u32mf2_tu __riscv_vloxseg5ei64_v_u32mf2_tu
#define vloxseg6ei64_v_u32mf2_tu __riscv_vloxseg6ei64_v_u32mf2_tu
#define vloxseg7ei64_v_u32mf2_tu __riscv_vloxseg7ei64_v_u32mf2_tu
#define vloxseg8ei64_v_u32mf2_tu __riscv_vloxseg8ei64_v_u32mf2_tu
#define vloxseg2ei64_v_u32m1_tu __riscv_vloxseg2ei64_v_u32m1_tu
#define vloxseg3ei64_v_u32m1_tu __riscv_vloxseg3ei64_v_u32m1_tu
#define vloxseg4ei64_v_u32m1_tu __riscv_vloxseg4ei64_v_u32m1_tu
#define vloxseg5ei64_v_u32m1_tu __riscv_vloxseg5ei64_v_u32m1_tu
#define vloxseg6ei64_v_u32m1_tu __riscv_vloxseg6ei64_v_u32m1_tu
#define vloxseg7ei64_v_u32m1_tu __riscv_vloxseg7ei64_v_u32m1_tu
#define vloxseg8ei64_v_u32m1_tu __riscv_vloxseg8ei64_v_u32m1_tu
#define vloxseg2ei64_v_u32m2_tu __riscv_vloxseg2ei64_v_u32m2_tu
#define vloxseg3ei64_v_u32m2_tu __riscv_vloxseg3ei64_v_u32m2_tu
#define vloxseg4ei64_v_u32m2_tu __riscv_vloxseg4ei64_v_u32m2_tu
#define vloxseg2ei64_v_u32m4_tu __riscv_vloxseg2ei64_v_u32m4_tu
#define vloxseg2ei8_v_u64m1_tu __riscv_vloxseg2ei8_v_u64m1_tu
#define vloxseg3ei8_v_u64m1_tu __riscv_vloxseg3ei8_v_u64m1_tu
#define vloxseg4ei8_v_u64m1_tu __riscv_vloxseg4ei8_v_u64m1_tu
#define vloxseg5ei8_v_u64m1_tu __riscv_vloxseg5ei8_v_u64m1_tu
#define vloxseg6ei8_v_u64m1_tu __riscv_vloxseg6ei8_v_u64m1_tu
#define vloxseg7ei8_v_u64m1_tu __riscv_vloxseg7ei8_v_u64m1_tu
#define vloxseg8ei8_v_u64m1_tu __riscv_vloxseg8ei8_v_u64m1_tu
#define vloxseg2ei8_v_u64m2_tu __riscv_vloxseg2ei8_v_u64m2_tu
#define vloxseg3ei8_v_u64m2_tu __riscv_vloxseg3ei8_v_u64m2_tu
#define vloxseg4ei8_v_u64m2_tu __riscv_vloxseg4ei8_v_u64m2_tu
#define vloxseg2ei8_v_u64m4_tu __riscv_vloxseg2ei8_v_u64m4_tu
#define vloxseg2ei16_v_u64m1_tu __riscv_vloxseg2ei16_v_u64m1_tu
#define vloxseg3ei16_v_u64m1_tu __riscv_vloxseg3ei16_v_u64m1_tu
#define vloxseg4ei16_v_u64m1_tu __riscv_vloxseg4ei16_v_u64m1_tu
#define vloxseg5ei16_v_u64m1_tu __riscv_vloxseg5ei16_v_u64m1_tu
#define vloxseg6ei16_v_u64m1_tu __riscv_vloxseg6ei16_v_u64m1_tu
#define vloxseg7ei16_v_u64m1_tu __riscv_vloxseg7ei16_v_u64m1_tu
#define vloxseg8ei16_v_u64m1_tu __riscv_vloxseg8ei16_v_u64m1_tu
#define vloxseg2ei16_v_u64m2_tu __riscv_vloxseg2ei16_v_u64m2_tu
#define vloxseg3ei16_v_u64m2_tu __riscv_vloxseg3ei16_v_u64m2_tu
#define vloxseg4ei16_v_u64m2_tu __riscv_vloxseg4ei16_v_u64m2_tu
#define vloxseg2ei16_v_u64m4_tu __riscv_vloxseg2ei16_v_u64m4_tu
#define vloxseg2ei32_v_u64m1_tu __riscv_vloxseg2ei32_v_u64m1_tu
#define vloxseg3ei32_v_u64m1_tu __riscv_vloxseg3ei32_v_u64m1_tu
#define vloxseg4ei32_v_u64m1_tu __riscv_vloxseg4ei32_v_u64m1_tu
#define vloxseg5ei32_v_u64m1_tu __riscv_vloxseg5ei32_v_u64m1_tu
#define vloxseg6ei32_v_u64m1_tu __riscv_vloxseg6ei32_v_u64m1_tu
#define vloxseg7ei32_v_u64m1_tu __riscv_vloxseg7ei32_v_u64m1_tu
#define vloxseg8ei32_v_u64m1_tu __riscv_vloxseg8ei32_v_u64m1_tu
#define vloxseg2ei32_v_u64m2_tu __riscv_vloxseg2ei32_v_u64m2_tu
#define vloxseg3ei32_v_u64m2_tu __riscv_vloxseg3ei32_v_u64m2_tu
#define vloxseg4ei32_v_u64m2_tu __riscv_vloxseg4ei32_v_u64m2_tu
#define vloxseg2ei32_v_u64m4_tu __riscv_vloxseg2ei32_v_u64m4_tu
#define vloxseg2ei64_v_u64m1_tu __riscv_vloxseg2ei64_v_u64m1_tu
#define vloxseg3ei64_v_u64m1_tu __riscv_vloxseg3ei64_v_u64m1_tu
#define vloxseg4ei64_v_u64m1_tu __riscv_vloxseg4ei64_v_u64m1_tu
#define vloxseg5ei64_v_u64m1_tu __riscv_vloxseg5ei64_v_u64m1_tu
#define vloxseg6ei64_v_u64m1_tu __riscv_vloxseg6ei64_v_u64m1_tu
#define vloxseg7ei64_v_u64m1_tu __riscv_vloxseg7ei64_v_u64m1_tu
#define vloxseg8ei64_v_u64m1_tu __riscv_vloxseg8ei64_v_u64m1_tu
#define vloxseg2ei64_v_u64m2_tu __riscv_vloxseg2ei64_v_u64m2_tu
#define vloxseg3ei64_v_u64m2_tu __riscv_vloxseg3ei64_v_u64m2_tu
#define vloxseg4ei64_v_u64m2_tu __riscv_vloxseg4ei64_v_u64m2_tu
#define vloxseg2ei64_v_u64m4_tu __riscv_vloxseg2ei64_v_u64m4_tu
#define vluxseg2ei8_v_u8mf8_tu __riscv_vluxseg2ei8_v_u8mf8_tu
#define vluxseg3ei8_v_u8mf8_tu __riscv_vluxseg3ei8_v_u8mf8_tu
#define vluxseg4ei8_v_u8mf8_tu __riscv_vluxseg4ei8_v_u8mf8_tu
#define vluxseg5ei8_v_u8mf8_tu __riscv_vluxseg5ei8_v_u8mf8_tu
#define vluxseg6ei8_v_u8mf8_tu __riscv_vluxseg6ei8_v_u8mf8_tu
#define vluxseg7ei8_v_u8mf8_tu __riscv_vluxseg7ei8_v_u8mf8_tu
#define vluxseg8ei8_v_u8mf8_tu __riscv_vluxseg8ei8_v_u8mf8_tu
#define vluxseg2ei8_v_u8mf4_tu __riscv_vluxseg2ei8_v_u8mf4_tu
#define vluxseg3ei8_v_u8mf4_tu __riscv_vluxseg3ei8_v_u8mf4_tu
#define vluxseg4ei8_v_u8mf4_tu __riscv_vluxseg4ei8_v_u8mf4_tu
#define vluxseg5ei8_v_u8mf4_tu __riscv_vluxseg5ei8_v_u8mf4_tu
#define vluxseg6ei8_v_u8mf4_tu __riscv_vluxseg6ei8_v_u8mf4_tu
#define vluxseg7ei8_v_u8mf4_tu __riscv_vluxseg7ei8_v_u8mf4_tu
#define vluxseg8ei8_v_u8mf4_tu __riscv_vluxseg8ei8_v_u8mf4_tu
#define vluxseg2ei8_v_u8mf2_tu __riscv_vluxseg2ei8_v_u8mf2_tu
#define vluxseg3ei8_v_u8mf2_tu __riscv_vluxseg3ei8_v_u8mf2_tu
#define vluxseg4ei8_v_u8mf2_tu __riscv_vluxseg4ei8_v_u8mf2_tu
#define vluxseg5ei8_v_u8mf2_tu __riscv_vluxseg5ei8_v_u8mf2_tu
#define vluxseg6ei8_v_u8mf2_tu __riscv_vluxseg6ei8_v_u8mf2_tu
#define vluxseg7ei8_v_u8mf2_tu __riscv_vluxseg7ei8_v_u8mf2_tu
#define vluxseg8ei8_v_u8mf2_tu __riscv_vluxseg8ei8_v_u8mf2_tu
#define vluxseg2ei8_v_u8m1_tu __riscv_vluxseg2ei8_v_u8m1_tu
#define vluxseg3ei8_v_u8m1_tu __riscv_vluxseg3ei8_v_u8m1_tu
#define vluxseg4ei8_v_u8m1_tu __riscv_vluxseg4ei8_v_u8m1_tu
#define vluxseg5ei8_v_u8m1_tu __riscv_vluxseg5ei8_v_u8m1_tu
#define vluxseg6ei8_v_u8m1_tu __riscv_vluxseg6ei8_v_u8m1_tu
#define vluxseg7ei8_v_u8m1_tu __riscv_vluxseg7ei8_v_u8m1_tu
#define vluxseg8ei8_v_u8m1_tu __riscv_vluxseg8ei8_v_u8m1_tu
#define vluxseg2ei8_v_u8m2_tu __riscv_vluxseg2ei8_v_u8m2_tu
#define vluxseg3ei8_v_u8m2_tu __riscv_vluxseg3ei8_v_u8m2_tu
#define vluxseg4ei8_v_u8m2_tu __riscv_vluxseg4ei8_v_u8m2_tu
#define vluxseg2ei8_v_u8m4_tu __riscv_vluxseg2ei8_v_u8m4_tu
#define vluxseg2ei16_v_u8mf8_tu __riscv_vluxseg2ei16_v_u8mf8_tu
#define vluxseg3ei16_v_u8mf8_tu __riscv_vluxseg3ei16_v_u8mf8_tu
#define vluxseg4ei16_v_u8mf8_tu __riscv_vluxseg4ei16_v_u8mf8_tu
#define vluxseg5ei16_v_u8mf8_tu __riscv_vluxseg5ei16_v_u8mf8_tu
#define vluxseg6ei16_v_u8mf8_tu __riscv_vluxseg6ei16_v_u8mf8_tu
#define vluxseg7ei16_v_u8mf8_tu __riscv_vluxseg7ei16_v_u8mf8_tu
#define vluxseg8ei16_v_u8mf8_tu __riscv_vluxseg8ei16_v_u8mf8_tu
#define vluxseg2ei16_v_u8mf4_tu __riscv_vluxseg2ei16_v_u8mf4_tu
#define vluxseg3ei16_v_u8mf4_tu __riscv_vluxseg3ei16_v_u8mf4_tu
#define vluxseg4ei16_v_u8mf4_tu __riscv_vluxseg4ei16_v_u8mf4_tu
#define vluxseg5ei16_v_u8mf4_tu __riscv_vluxseg5ei16_v_u8mf4_tu
#define vluxseg6ei16_v_u8mf4_tu __riscv_vluxseg6ei16_v_u8mf4_tu
#define vluxseg7ei16_v_u8mf4_tu __riscv_vluxseg7ei16_v_u8mf4_tu
#define vluxseg8ei16_v_u8mf4_tu __riscv_vluxseg8ei16_v_u8mf4_tu
#define vluxseg2ei16_v_u8mf2_tu __riscv_vluxseg2ei16_v_u8mf2_tu
#define vluxseg3ei16_v_u8mf2_tu __riscv_vluxseg3ei16_v_u8mf2_tu
#define vluxseg4ei16_v_u8mf2_tu __riscv_vluxseg4ei16_v_u8mf2_tu
#define vluxseg5ei16_v_u8mf2_tu __riscv_vluxseg5ei16_v_u8mf2_tu
#define vluxseg6ei16_v_u8mf2_tu __riscv_vluxseg6ei16_v_u8mf2_tu
#define vluxseg7ei16_v_u8mf2_tu __riscv_vluxseg7ei16_v_u8mf2_tu
#define vluxseg8ei16_v_u8mf2_tu __riscv_vluxseg8ei16_v_u8mf2_tu
#define vluxseg2ei16_v_u8m1_tu __riscv_vluxseg2ei16_v_u8m1_tu
#define vluxseg3ei16_v_u8m1_tu __riscv_vluxseg3ei16_v_u8m1_tu
#define vluxseg4ei16_v_u8m1_tu __riscv_vluxseg4ei16_v_u8m1_tu
#define vluxseg5ei16_v_u8m1_tu __riscv_vluxseg5ei16_v_u8m1_tu
#define vluxseg6ei16_v_u8m1_tu __riscv_vluxseg6ei16_v_u8m1_tu
#define vluxseg7ei16_v_u8m1_tu __riscv_vluxseg7ei16_v_u8m1_tu
#define vluxseg8ei16_v_u8m1_tu __riscv_vluxseg8ei16_v_u8m1_tu
#define vluxseg2ei16_v_u8m2_tu __riscv_vluxseg2ei16_v_u8m2_tu
#define vluxseg3ei16_v_u8m2_tu __riscv_vluxseg3ei16_v_u8m2_tu
#define vluxseg4ei16_v_u8m2_tu __riscv_vluxseg4ei16_v_u8m2_tu
#define vluxseg2ei16_v_u8m4_tu __riscv_vluxseg2ei16_v_u8m4_tu
#define vluxseg2ei32_v_u8mf8_tu __riscv_vluxseg2ei32_v_u8mf8_tu
#define vluxseg3ei32_v_u8mf8_tu __riscv_vluxseg3ei32_v_u8mf8_tu
#define vluxseg4ei32_v_u8mf8_tu __riscv_vluxseg4ei32_v_u8mf8_tu
#define vluxseg5ei32_v_u8mf8_tu __riscv_vluxseg5ei32_v_u8mf8_tu
#define vluxseg6ei32_v_u8mf8_tu __riscv_vluxseg6ei32_v_u8mf8_tu
#define vluxseg7ei32_v_u8mf8_tu __riscv_vluxseg7ei32_v_u8mf8_tu
#define vluxseg8ei32_v_u8mf8_tu __riscv_vluxseg8ei32_v_u8mf8_tu
#define vluxseg2ei32_v_u8mf4_tu __riscv_vluxseg2ei32_v_u8mf4_tu
#define vluxseg3ei32_v_u8mf4_tu __riscv_vluxseg3ei32_v_u8mf4_tu
#define vluxseg4ei32_v_u8mf4_tu __riscv_vluxseg4ei32_v_u8mf4_tu
#define vluxseg5ei32_v_u8mf4_tu __riscv_vluxseg5ei32_v_u8mf4_tu
#define vluxseg6ei32_v_u8mf4_tu __riscv_vluxseg6ei32_v_u8mf4_tu
#define vluxseg7ei32_v_u8mf4_tu __riscv_vluxseg7ei32_v_u8mf4_tu
#define vluxseg8ei32_v_u8mf4_tu __riscv_vluxseg8ei32_v_u8mf4_tu
#define vluxseg2ei32_v_u8mf2_tu __riscv_vluxseg2ei32_v_u8mf2_tu
#define vluxseg3ei32_v_u8mf2_tu __riscv_vluxseg3ei32_v_u8mf2_tu
#define vluxseg4ei32_v_u8mf2_tu __riscv_vluxseg4ei32_v_u8mf2_tu
#define vluxseg5ei32_v_u8mf2_tu __riscv_vluxseg5ei32_v_u8mf2_tu
#define vluxseg6ei32_v_u8mf2_tu __riscv_vluxseg6ei32_v_u8mf2_tu
#define vluxseg7ei32_v_u8mf2_tu __riscv_vluxseg7ei32_v_u8mf2_tu
#define vluxseg8ei32_v_u8mf2_tu __riscv_vluxseg8ei32_v_u8mf2_tu
#define vluxseg2ei32_v_u8m1_tu __riscv_vluxseg2ei32_v_u8m1_tu
#define vluxseg3ei32_v_u8m1_tu __riscv_vluxseg3ei32_v_u8m1_tu
#define vluxseg4ei32_v_u8m1_tu __riscv_vluxseg4ei32_v_u8m1_tu
#define vluxseg5ei32_v_u8m1_tu __riscv_vluxseg5ei32_v_u8m1_tu
#define vluxseg6ei32_v_u8m1_tu __riscv_vluxseg6ei32_v_u8m1_tu
#define vluxseg7ei32_v_u8m1_tu __riscv_vluxseg7ei32_v_u8m1_tu
#define vluxseg8ei32_v_u8m1_tu __riscv_vluxseg8ei32_v_u8m1_tu
#define vluxseg2ei32_v_u8m2_tu __riscv_vluxseg2ei32_v_u8m2_tu
#define vluxseg3ei32_v_u8m2_tu __riscv_vluxseg3ei32_v_u8m2_tu
#define vluxseg4ei32_v_u8m2_tu __riscv_vluxseg4ei32_v_u8m2_tu
#define vluxseg2ei64_v_u8mf8_tu __riscv_vluxseg2ei64_v_u8mf8_tu
#define vluxseg3ei64_v_u8mf8_tu __riscv_vluxseg3ei64_v_u8mf8_tu
#define vluxseg4ei64_v_u8mf8_tu __riscv_vluxseg4ei64_v_u8mf8_tu
#define vluxseg5ei64_v_u8mf8_tu __riscv_vluxseg5ei64_v_u8mf8_tu
#define vluxseg6ei64_v_u8mf8_tu __riscv_vluxseg6ei64_v_u8mf8_tu
#define vluxseg7ei64_v_u8mf8_tu __riscv_vluxseg7ei64_v_u8mf8_tu
#define vluxseg8ei64_v_u8mf8_tu __riscv_vluxseg8ei64_v_u8mf8_tu
#define vluxseg2ei64_v_u8mf4_tu __riscv_vluxseg2ei64_v_u8mf4_tu
#define vluxseg3ei64_v_u8mf4_tu __riscv_vluxseg3ei64_v_u8mf4_tu
#define vluxseg4ei64_v_u8mf4_tu __riscv_vluxseg4ei64_v_u8mf4_tu
#define vluxseg5ei64_v_u8mf4_tu __riscv_vluxseg5ei64_v_u8mf4_tu
#define vluxseg6ei64_v_u8mf4_tu __riscv_vluxseg6ei64_v_u8mf4_tu
#define vluxseg7ei64_v_u8mf4_tu __riscv_vluxseg7ei64_v_u8mf4_tu
#define vluxseg8ei64_v_u8mf4_tu __riscv_vluxseg8ei64_v_u8mf4_tu
#define vluxseg2ei64_v_u8mf2_tu __riscv_vluxseg2ei64_v_u8mf2_tu
#define vluxseg3ei64_v_u8mf2_tu __riscv_vluxseg3ei64_v_u8mf2_tu
#define vluxseg4ei64_v_u8mf2_tu __riscv_vluxseg4ei64_v_u8mf2_tu
#define vluxseg5ei64_v_u8mf2_tu __riscv_vluxseg5ei64_v_u8mf2_tu
#define vluxseg6ei64_v_u8mf2_tu __riscv_vluxseg6ei64_v_u8mf2_tu
#define vluxseg7ei64_v_u8mf2_tu __riscv_vluxseg7ei64_v_u8mf2_tu
#define vluxseg8ei64_v_u8mf2_tu __riscv_vluxseg8ei64_v_u8mf2_tu
#define vluxseg2ei64_v_u8m1_tu __riscv_vluxseg2ei64_v_u8m1_tu
#define vluxseg3ei64_v_u8m1_tu __riscv_vluxseg3ei64_v_u8m1_tu
#define vluxseg4ei64_v_u8m1_tu __riscv_vluxseg4ei64_v_u8m1_tu
#define vluxseg5ei64_v_u8m1_tu __riscv_vluxseg5ei64_v_u8m1_tu
#define vluxseg6ei64_v_u8m1_tu __riscv_vluxseg6ei64_v_u8m1_tu
#define vluxseg7ei64_v_u8m1_tu __riscv_vluxseg7ei64_v_u8m1_tu
#define vluxseg8ei64_v_u8m1_tu __riscv_vluxseg8ei64_v_u8m1_tu
#define vluxseg2ei8_v_u16mf4_tu __riscv_vluxseg2ei8_v_u16mf4_tu
#define vluxseg3ei8_v_u16mf4_tu __riscv_vluxseg3ei8_v_u16mf4_tu
#define vluxseg4ei8_v_u16mf4_tu __riscv_vluxseg4ei8_v_u16mf4_tu
#define vluxseg5ei8_v_u16mf4_tu __riscv_vluxseg5ei8_v_u16mf4_tu
#define vluxseg6ei8_v_u16mf4_tu __riscv_vluxseg6ei8_v_u16mf4_tu
#define vluxseg7ei8_v_u16mf4_tu __riscv_vluxseg7ei8_v_u16mf4_tu
#define vluxseg8ei8_v_u16mf4_tu __riscv_vluxseg8ei8_v_u16mf4_tu
#define vluxseg2ei8_v_u16mf2_tu __riscv_vluxseg2ei8_v_u16mf2_tu
#define vluxseg3ei8_v_u16mf2_tu __riscv_vluxseg3ei8_v_u16mf2_tu
#define vluxseg4ei8_v_u16mf2_tu __riscv_vluxseg4ei8_v_u16mf2_tu
#define vluxseg5ei8_v_u16mf2_tu __riscv_vluxseg5ei8_v_u16mf2_tu
#define vluxseg6ei8_v_u16mf2_tu __riscv_vluxseg6ei8_v_u16mf2_tu
#define vluxseg7ei8_v_u16mf2_tu __riscv_vluxseg7ei8_v_u16mf2_tu
#define vluxseg8ei8_v_u16mf2_tu __riscv_vluxseg8ei8_v_u16mf2_tu
#define vluxseg2ei8_v_u16m1_tu __riscv_vluxseg2ei8_v_u16m1_tu
#define vluxseg3ei8_v_u16m1_tu __riscv_vluxseg3ei8_v_u16m1_tu
#define vluxseg4ei8_v_u16m1_tu __riscv_vluxseg4ei8_v_u16m1_tu
#define vluxseg5ei8_v_u16m1_tu __riscv_vluxseg5ei8_v_u16m1_tu
#define vluxseg6ei8_v_u16m1_tu __riscv_vluxseg6ei8_v_u16m1_tu
#define vluxseg7ei8_v_u16m1_tu __riscv_vluxseg7ei8_v_u16m1_tu
#define vluxseg8ei8_v_u16m1_tu __riscv_vluxseg8ei8_v_u16m1_tu
#define vluxseg2ei8_v_u16m2_tu __riscv_vluxseg2ei8_v_u16m2_tu
#define vluxseg3ei8_v_u16m2_tu __riscv_vluxseg3ei8_v_u16m2_tu
#define vluxseg4ei8_v_u16m2_tu __riscv_vluxseg4ei8_v_u16m2_tu
#define vluxseg2ei8_v_u16m4_tu __riscv_vluxseg2ei8_v_u16m4_tu
#define vluxseg2ei16_v_u16mf4_tu __riscv_vluxseg2ei16_v_u16mf4_tu
#define vluxseg3ei16_v_u16mf4_tu __riscv_vluxseg3ei16_v_u16mf4_tu
#define vluxseg4ei16_v_u16mf4_tu __riscv_vluxseg4ei16_v_u16mf4_tu
#define vluxseg5ei16_v_u16mf4_tu __riscv_vluxseg5ei16_v_u16mf4_tu
#define vluxseg6ei16_v_u16mf4_tu __riscv_vluxseg6ei16_v_u16mf4_tu
#define vluxseg7ei16_v_u16mf4_tu __riscv_vluxseg7ei16_v_u16mf4_tu
#define vluxseg8ei16_v_u16mf4_tu __riscv_vluxseg8ei16_v_u16mf4_tu
#define vluxseg2ei16_v_u16mf2_tu __riscv_vluxseg2ei16_v_u16mf2_tu
#define vluxseg3ei16_v_u16mf2_tu __riscv_vluxseg3ei16_v_u16mf2_tu
#define vluxseg4ei16_v_u16mf2_tu __riscv_vluxseg4ei16_v_u16mf2_tu
#define vluxseg5ei16_v_u16mf2_tu __riscv_vluxseg5ei16_v_u16mf2_tu
#define vluxseg6ei16_v_u16mf2_tu __riscv_vluxseg6ei16_v_u16mf2_tu
#define vluxseg7ei16_v_u16mf2_tu __riscv_vluxseg7ei16_v_u16mf2_tu
#define vluxseg8ei16_v_u16mf2_tu __riscv_vluxseg8ei16_v_u16mf2_tu
#define vluxseg2ei16_v_u16m1_tu __riscv_vluxseg2ei16_v_u16m1_tu
#define vluxseg3ei16_v_u16m1_tu __riscv_vluxseg3ei16_v_u16m1_tu
#define vluxseg4ei16_v_u16m1_tu __riscv_vluxseg4ei16_v_u16m1_tu
#define vluxseg5ei16_v_u16m1_tu __riscv_vluxseg5ei16_v_u16m1_tu
#define vluxseg6ei16_v_u16m1_tu __riscv_vluxseg6ei16_v_u16m1_tu
#define vluxseg7ei16_v_u16m1_tu __riscv_vluxseg7ei16_v_u16m1_tu
#define vluxseg8ei16_v_u16m1_tu __riscv_vluxseg8ei16_v_u16m1_tu
#define vluxseg2ei16_v_u16m2_tu __riscv_vluxseg2ei16_v_u16m2_tu
#define vluxseg3ei16_v_u16m2_tu __riscv_vluxseg3ei16_v_u16m2_tu
#define vluxseg4ei16_v_u16m2_tu __riscv_vluxseg4ei16_v_u16m2_tu
#define vluxseg2ei16_v_u16m4_tu __riscv_vluxseg2ei16_v_u16m4_tu
#define vluxseg2ei32_v_u16mf4_tu __riscv_vluxseg2ei32_v_u16mf4_tu
#define vluxseg3ei32_v_u16mf4_tu __riscv_vluxseg3ei32_v_u16mf4_tu
#define vluxseg4ei32_v_u16mf4_tu __riscv_vluxseg4ei32_v_u16mf4_tu
#define vluxseg5ei32_v_u16mf4_tu __riscv_vluxseg5ei32_v_u16mf4_tu
#define vluxseg6ei32_v_u16mf4_tu __riscv_vluxseg6ei32_v_u16mf4_tu
#define vluxseg7ei32_v_u16mf4_tu __riscv_vluxseg7ei32_v_u16mf4_tu
#define vluxseg8ei32_v_u16mf4_tu __riscv_vluxseg8ei32_v_u16mf4_tu
#define vluxseg2ei32_v_u16mf2_tu __riscv_vluxseg2ei32_v_u16mf2_tu
#define vluxseg3ei32_v_u16mf2_tu __riscv_vluxseg3ei32_v_u16mf2_tu
#define vluxseg4ei32_v_u16mf2_tu __riscv_vluxseg4ei32_v_u16mf2_tu
#define vluxseg5ei32_v_u16mf2_tu __riscv_vluxseg5ei32_v_u16mf2_tu
#define vluxseg6ei32_v_u16mf2_tu __riscv_vluxseg6ei32_v_u16mf2_tu
#define vluxseg7ei32_v_u16mf2_tu __riscv_vluxseg7ei32_v_u16mf2_tu
#define vluxseg8ei32_v_u16mf2_tu __riscv_vluxseg8ei32_v_u16mf2_tu
#define vluxseg2ei32_v_u16m1_tu __riscv_vluxseg2ei32_v_u16m1_tu
#define vluxseg3ei32_v_u16m1_tu __riscv_vluxseg3ei32_v_u16m1_tu
#define vluxseg4ei32_v_u16m1_tu __riscv_vluxseg4ei32_v_u16m1_tu
#define vluxseg5ei32_v_u16m1_tu __riscv_vluxseg5ei32_v_u16m1_tu
#define vluxseg6ei32_v_u16m1_tu __riscv_vluxseg6ei32_v_u16m1_tu
#define vluxseg7ei32_v_u16m1_tu __riscv_vluxseg7ei32_v_u16m1_tu
#define vluxseg8ei32_v_u16m1_tu __riscv_vluxseg8ei32_v_u16m1_tu
#define vluxseg2ei32_v_u16m2_tu __riscv_vluxseg2ei32_v_u16m2_tu
#define vluxseg3ei32_v_u16m2_tu __riscv_vluxseg3ei32_v_u16m2_tu
#define vluxseg4ei32_v_u16m2_tu __riscv_vluxseg4ei32_v_u16m2_tu
#define vluxseg2ei32_v_u16m4_tu __riscv_vluxseg2ei32_v_u16m4_tu
#define vluxseg2ei64_v_u16mf4_tu __riscv_vluxseg2ei64_v_u16mf4_tu
#define vluxseg3ei64_v_u16mf4_tu __riscv_vluxseg3ei64_v_u16mf4_tu
#define vluxseg4ei64_v_u16mf4_tu __riscv_vluxseg4ei64_v_u16mf4_tu
#define vluxseg5ei64_v_u16mf4_tu __riscv_vluxseg5ei64_v_u16mf4_tu
#define vluxseg6ei64_v_u16mf4_tu __riscv_vluxseg6ei64_v_u16mf4_tu
#define vluxseg7ei64_v_u16mf4_tu __riscv_vluxseg7ei64_v_u16mf4_tu
#define vluxseg8ei64_v_u16mf4_tu __riscv_vluxseg8ei64_v_u16mf4_tu
#define vluxseg2ei64_v_u16mf2_tu __riscv_vluxseg2ei64_v_u16mf2_tu
#define vluxseg3ei64_v_u16mf2_tu __riscv_vluxseg3ei64_v_u16mf2_tu
#define vluxseg4ei64_v_u16mf2_tu __riscv_vluxseg4ei64_v_u16mf2_tu
#define vluxseg5ei64_v_u16mf2_tu __riscv_vluxseg5ei64_v_u16mf2_tu
#define vluxseg6ei64_v_u16mf2_tu __riscv_vluxseg6ei64_v_u16mf2_tu
#define vluxseg7ei64_v_u16mf2_tu __riscv_vluxseg7ei64_v_u16mf2_tu
#define vluxseg8ei64_v_u16mf2_tu __riscv_vluxseg8ei64_v_u16mf2_tu
#define vluxseg2ei64_v_u16m1_tu __riscv_vluxseg2ei64_v_u16m1_tu
#define vluxseg3ei64_v_u16m1_tu __riscv_vluxseg3ei64_v_u16m1_tu
#define vluxseg4ei64_v_u16m1_tu __riscv_vluxseg4ei64_v_u16m1_tu
#define vluxseg5ei64_v_u16m1_tu __riscv_vluxseg5ei64_v_u16m1_tu
#define vluxseg6ei64_v_u16m1_tu __riscv_vluxseg6ei64_v_u16m1_tu
#define vluxseg7ei64_v_u16m1_tu __riscv_vluxseg7ei64_v_u16m1_tu
#define vluxseg8ei64_v_u16m1_tu __riscv_vluxseg8ei64_v_u16m1_tu
#define vluxseg2ei64_v_u16m2_tu __riscv_vluxseg2ei64_v_u16m2_tu
#define vluxseg3ei64_v_u16m2_tu __riscv_vluxseg3ei64_v_u16m2_tu
#define vluxseg4ei64_v_u16m2_tu __riscv_vluxseg4ei64_v_u16m2_tu
#define vluxseg2ei8_v_u32mf2_tu __riscv_vluxseg2ei8_v_u32mf2_tu
#define vluxseg3ei8_v_u32mf2_tu __riscv_vluxseg3ei8_v_u32mf2_tu
#define vluxseg4ei8_v_u32mf2_tu __riscv_vluxseg4ei8_v_u32mf2_tu
#define vluxseg5ei8_v_u32mf2_tu __riscv_vluxseg5ei8_v_u32mf2_tu
#define vluxseg6ei8_v_u32mf2_tu __riscv_vluxseg6ei8_v_u32mf2_tu
#define vluxseg7ei8_v_u32mf2_tu __riscv_vluxseg7ei8_v_u32mf2_tu
#define vluxseg8ei8_v_u32mf2_tu __riscv_vluxseg8ei8_v_u32mf2_tu
#define vluxseg2ei8_v_u32m1_tu __riscv_vluxseg2ei8_v_u32m1_tu
#define vluxseg3ei8_v_u32m1_tu __riscv_vluxseg3ei8_v_u32m1_tu
#define vluxseg4ei8_v_u32m1_tu __riscv_vluxseg4ei8_v_u32m1_tu
#define vluxseg5ei8_v_u32m1_tu __riscv_vluxseg5ei8_v_u32m1_tu
#define vluxseg6ei8_v_u32m1_tu __riscv_vluxseg6ei8_v_u32m1_tu
#define vluxseg7ei8_v_u32m1_tu __riscv_vluxseg7ei8_v_u32m1_tu
#define vluxseg8ei8_v_u32m1_tu __riscv_vluxseg8ei8_v_u32m1_tu
#define vluxseg2ei8_v_u32m2_tu __riscv_vluxseg2ei8_v_u32m2_tu
#define vluxseg3ei8_v_u32m2_tu __riscv_vluxseg3ei8_v_u32m2_tu
#define vluxseg4ei8_v_u32m2_tu __riscv_vluxseg4ei8_v_u32m2_tu
#define vluxseg2ei8_v_u32m4_tu __riscv_vluxseg2ei8_v_u32m4_tu
#define vluxseg2ei16_v_u32mf2_tu __riscv_vluxseg2ei16_v_u32mf2_tu
#define vluxseg3ei16_v_u32mf2_tu __riscv_vluxseg3ei16_v_u32mf2_tu
#define vluxseg4ei16_v_u32mf2_tu __riscv_vluxseg4ei16_v_u32mf2_tu
#define vluxseg5ei16_v_u32mf2_tu __riscv_vluxseg5ei16_v_u32mf2_tu
#define vluxseg6ei16_v_u32mf2_tu __riscv_vluxseg6ei16_v_u32mf2_tu
#define vluxseg7ei16_v_u32mf2_tu __riscv_vluxseg7ei16_v_u32mf2_tu
#define vluxseg8ei16_v_u32mf2_tu __riscv_vluxseg8ei16_v_u32mf2_tu
#define vluxseg2ei16_v_u32m1_tu __riscv_vluxseg2ei16_v_u32m1_tu
#define vluxseg3ei16_v_u32m1_tu __riscv_vluxseg3ei16_v_u32m1_tu
#define vluxseg4ei16_v_u32m1_tu __riscv_vluxseg4ei16_v_u32m1_tu
#define vluxseg5ei16_v_u32m1_tu __riscv_vluxseg5ei16_v_u32m1_tu
#define vluxseg6ei16_v_u32m1_tu __riscv_vluxseg6ei16_v_u32m1_tu
#define vluxseg7ei16_v_u32m1_tu __riscv_vluxseg7ei16_v_u32m1_tu
#define vluxseg8ei16_v_u32m1_tu __riscv_vluxseg8ei16_v_u32m1_tu
#define vluxseg2ei16_v_u32m2_tu __riscv_vluxseg2ei16_v_u32m2_tu
#define vluxseg3ei16_v_u32m2_tu __riscv_vluxseg3ei16_v_u32m2_tu
#define vluxseg4ei16_v_u32m2_tu __riscv_vluxseg4ei16_v_u32m2_tu
#define vluxseg2ei16_v_u32m4_tu __riscv_vluxseg2ei16_v_u32m4_tu
#define vluxseg2ei32_v_u32mf2_tu __riscv_vluxseg2ei32_v_u32mf2_tu
#define vluxseg3ei32_v_u32mf2_tu __riscv_vluxseg3ei32_v_u32mf2_tu
#define vluxseg4ei32_v_u32mf2_tu __riscv_vluxseg4ei32_v_u32mf2_tu
#define vluxseg5ei32_v_u32mf2_tu __riscv_vluxseg5ei32_v_u32mf2_tu
#define vluxseg6ei32_v_u32mf2_tu __riscv_vluxseg6ei32_v_u32mf2_tu
#define vluxseg7ei32_v_u32mf2_tu __riscv_vluxseg7ei32_v_u32mf2_tu
#define vluxseg8ei32_v_u32mf2_tu __riscv_vluxseg8ei32_v_u32mf2_tu
#define vluxseg2ei32_v_u32m1_tu __riscv_vluxseg2ei32_v_u32m1_tu
#define vluxseg3ei32_v_u32m1_tu __riscv_vluxseg3ei32_v_u32m1_tu
#define vluxseg4ei32_v_u32m1_tu __riscv_vluxseg4ei32_v_u32m1_tu
#define vluxseg5ei32_v_u32m1_tu __riscv_vluxseg5ei32_v_u32m1_tu
#define vluxseg6ei32_v_u32m1_tu __riscv_vluxseg6ei32_v_u32m1_tu
#define vluxseg7ei32_v_u32m1_tu __riscv_vluxseg7ei32_v_u32m1_tu
#define vluxseg8ei32_v_u32m1_tu __riscv_vluxseg8ei32_v_u32m1_tu
#define vluxseg2ei32_v_u32m2_tu __riscv_vluxseg2ei32_v_u32m2_tu
#define vluxseg3ei32_v_u32m2_tu __riscv_vluxseg3ei32_v_u32m2_tu
#define vluxseg4ei32_v_u32m2_tu __riscv_vluxseg4ei32_v_u32m2_tu
#define vluxseg2ei32_v_u32m4_tu __riscv_vluxseg2ei32_v_u32m4_tu
#define vluxseg2ei64_v_u32mf2_tu __riscv_vluxseg2ei64_v_u32mf2_tu
#define vluxseg3ei64_v_u32mf2_tu __riscv_vluxseg3ei64_v_u32mf2_tu
#define vluxseg4ei64_v_u32mf2_tu __riscv_vluxseg4ei64_v_u32mf2_tu
#define vluxseg5ei64_v_u32mf2_tu __riscv_vluxseg5ei64_v_u32mf2_tu
#define vluxseg6ei64_v_u32mf2_tu __riscv_vluxseg6ei64_v_u32mf2_tu
#define vluxseg7ei64_v_u32mf2_tu __riscv_vluxseg7ei64_v_u32mf2_tu
#define vluxseg8ei64_v_u32mf2_tu __riscv_vluxseg8ei64_v_u32mf2_tu
#define vluxseg2ei64_v_u32m1_tu __riscv_vluxseg2ei64_v_u32m1_tu
#define vluxseg3ei64_v_u32m1_tu __riscv_vluxseg3ei64_v_u32m1_tu
#define vluxseg4ei64_v_u32m1_tu __riscv_vluxseg4ei64_v_u32m1_tu
#define vluxseg5ei64_v_u32m1_tu __riscv_vluxseg5ei64_v_u32m1_tu
#define vluxseg6ei64_v_u32m1_tu __riscv_vluxseg6ei64_v_u32m1_tu
#define vluxseg7ei64_v_u32m1_tu __riscv_vluxseg7ei64_v_u32m1_tu
#define vluxseg8ei64_v_u32m1_tu __riscv_vluxseg8ei64_v_u32m1_tu
#define vluxseg2ei64_v_u32m2_tu __riscv_vluxseg2ei64_v_u32m2_tu
#define vluxseg3ei64_v_u32m2_tu __riscv_vluxseg3ei64_v_u32m2_tu
#define vluxseg4ei64_v_u32m2_tu __riscv_vluxseg4ei64_v_u32m2_tu
#define vluxseg2ei64_v_u32m4_tu __riscv_vluxseg2ei64_v_u32m4_tu
#define vluxseg2ei8_v_u64m1_tu __riscv_vluxseg2ei8_v_u64m1_tu
#define vluxseg3ei8_v_u64m1_tu __riscv_vluxseg3ei8_v_u64m1_tu
#define vluxseg4ei8_v_u64m1_tu __riscv_vluxseg4ei8_v_u64m1_tu
#define vluxseg5ei8_v_u64m1_tu __riscv_vluxseg5ei8_v_u64m1_tu
#define vluxseg6ei8_v_u64m1_tu __riscv_vluxseg6ei8_v_u64m1_tu
#define vluxseg7ei8_v_u64m1_tu __riscv_vluxseg7ei8_v_u64m1_tu
#define vluxseg8ei8_v_u64m1_tu __riscv_vluxseg8ei8_v_u64m1_tu
#define vluxseg2ei8_v_u64m2_tu __riscv_vluxseg2ei8_v_u64m2_tu
#define vluxseg3ei8_v_u64m2_tu __riscv_vluxseg3ei8_v_u64m2_tu
#define vluxseg4ei8_v_u64m2_tu __riscv_vluxseg4ei8_v_u64m2_tu
#define vluxseg2ei8_v_u64m4_tu __riscv_vluxseg2ei8_v_u64m4_tu
#define vluxseg2ei16_v_u64m1_tu __riscv_vluxseg2ei16_v_u64m1_tu
#define vluxseg3ei16_v_u64m1_tu __riscv_vluxseg3ei16_v_u64m1_tu
#define vluxseg4ei16_v_u64m1_tu __riscv_vluxseg4ei16_v_u64m1_tu
#define vluxseg5ei16_v_u64m1_tu __riscv_vluxseg5ei16_v_u64m1_tu
#define vluxseg6ei16_v_u64m1_tu __riscv_vluxseg6ei16_v_u64m1_tu
#define vluxseg7ei16_v_u64m1_tu __riscv_vluxseg7ei16_v_u64m1_tu
#define vluxseg8ei16_v_u64m1_tu __riscv_vluxseg8ei16_v_u64m1_tu
#define vluxseg2ei16_v_u64m2_tu __riscv_vluxseg2ei16_v_u64m2_tu
#define vluxseg3ei16_v_u64m2_tu __riscv_vluxseg3ei16_v_u64m2_tu
#define vluxseg4ei16_v_u64m2_tu __riscv_vluxseg4ei16_v_u64m2_tu
#define vluxseg2ei16_v_u64m4_tu __riscv_vluxseg2ei16_v_u64m4_tu
#define vluxseg2ei32_v_u64m1_tu __riscv_vluxseg2ei32_v_u64m1_tu
#define vluxseg3ei32_v_u64m1_tu __riscv_vluxseg3ei32_v_u64m1_tu
#define vluxseg4ei32_v_u64m1_tu __riscv_vluxseg4ei32_v_u64m1_tu
#define vluxseg5ei32_v_u64m1_tu __riscv_vluxseg5ei32_v_u64m1_tu
#define vluxseg6ei32_v_u64m1_tu __riscv_vluxseg6ei32_v_u64m1_tu
#define vluxseg7ei32_v_u64m1_tu __riscv_vluxseg7ei32_v_u64m1_tu
#define vluxseg8ei32_v_u64m1_tu __riscv_vluxseg8ei32_v_u64m1_tu
#define vluxseg2ei32_v_u64m2_tu __riscv_vluxseg2ei32_v_u64m2_tu
#define vluxseg3ei32_v_u64m2_tu __riscv_vluxseg3ei32_v_u64m2_tu
#define vluxseg4ei32_v_u64m2_tu __riscv_vluxseg4ei32_v_u64m2_tu
#define vluxseg2ei32_v_u64m4_tu __riscv_vluxseg2ei32_v_u64m4_tu
#define vluxseg2ei64_v_u64m1_tu __riscv_vluxseg2ei64_v_u64m1_tu
#define vluxseg3ei64_v_u64m1_tu __riscv_vluxseg3ei64_v_u64m1_tu
#define vluxseg4ei64_v_u64m1_tu __riscv_vluxseg4ei64_v_u64m1_tu
#define vluxseg5ei64_v_u64m1_tu __riscv_vluxseg5ei64_v_u64m1_tu
#define vluxseg6ei64_v_u64m1_tu __riscv_vluxseg6ei64_v_u64m1_tu
#define vluxseg7ei64_v_u64m1_tu __riscv_vluxseg7ei64_v_u64m1_tu
#define vluxseg8ei64_v_u64m1_tu __riscv_vluxseg8ei64_v_u64m1_tu
#define vluxseg2ei64_v_u64m2_tu __riscv_vluxseg2ei64_v_u64m2_tu
#define vluxseg3ei64_v_u64m2_tu __riscv_vluxseg3ei64_v_u64m2_tu
#define vluxseg4ei64_v_u64m2_tu __riscv_vluxseg4ei64_v_u64m2_tu
#define vluxseg2ei64_v_u64m4_tu __riscv_vluxseg2ei64_v_u64m4_tu
#define vloxseg2ei8_v_f16mf4_ta __riscv_vloxseg2ei8_v_f16mf4
#define vloxseg3ei8_v_f16mf4_ta __riscv_vloxseg3ei8_v_f16mf4
#define vloxseg4ei8_v_f16mf4_ta __riscv_vloxseg4ei8_v_f16mf4
#define vloxseg5ei8_v_f16mf4_ta __riscv_vloxseg5ei8_v_f16mf4
#define vloxseg6ei8_v_f16mf4_ta __riscv_vloxseg6ei8_v_f16mf4
#define vloxseg7ei8_v_f16mf4_ta __riscv_vloxseg7ei8_v_f16mf4
#define vloxseg8ei8_v_f16mf4_ta __riscv_vloxseg8ei8_v_f16mf4
#define vloxseg2ei8_v_f16mf2_ta __riscv_vloxseg2ei8_v_f16mf2
#define vloxseg3ei8_v_f16mf2_ta __riscv_vloxseg3ei8_v_f16mf2
#define vloxseg4ei8_v_f16mf2_ta __riscv_vloxseg4ei8_v_f16mf2
#define vloxseg5ei8_v_f16mf2_ta __riscv_vloxseg5ei8_v_f16mf2
#define vloxseg6ei8_v_f16mf2_ta __riscv_vloxseg6ei8_v_f16mf2
#define vloxseg7ei8_v_f16mf2_ta __riscv_vloxseg7ei8_v_f16mf2
#define vloxseg8ei8_v_f16mf2_ta __riscv_vloxseg8ei8_v_f16mf2
#define vloxseg2ei8_v_f16m1_ta __riscv_vloxseg2ei8_v_f16m1
#define vloxseg3ei8_v_f16m1_ta __riscv_vloxseg3ei8_v_f16m1
#define vloxseg4ei8_v_f16m1_ta __riscv_vloxseg4ei8_v_f16m1
#define vloxseg5ei8_v_f16m1_ta __riscv_vloxseg5ei8_v_f16m1
#define vloxseg6ei8_v_f16m1_ta __riscv_vloxseg6ei8_v_f16m1
#define vloxseg7ei8_v_f16m1_ta __riscv_vloxseg7ei8_v_f16m1
#define vloxseg8ei8_v_f16m1_ta __riscv_vloxseg8ei8_v_f16m1
#define vloxseg2ei8_v_f16m2_ta __riscv_vloxseg2ei8_v_f16m2
#define vloxseg3ei8_v_f16m2_ta __riscv_vloxseg3ei8_v_f16m2
#define vloxseg4ei8_v_f16m2_ta __riscv_vloxseg4ei8_v_f16m2
#define vloxseg2ei8_v_f16m4_ta __riscv_vloxseg2ei8_v_f16m4
#define vloxseg2ei16_v_f16mf4_ta __riscv_vloxseg2ei16_v_f16mf4
#define vloxseg3ei16_v_f16mf4_ta __riscv_vloxseg3ei16_v_f16mf4
#define vloxseg4ei16_v_f16mf4_ta __riscv_vloxseg4ei16_v_f16mf4
#define vloxseg5ei16_v_f16mf4_ta __riscv_vloxseg5ei16_v_f16mf4
#define vloxseg6ei16_v_f16mf4_ta __riscv_vloxseg6ei16_v_f16mf4
#define vloxseg7ei16_v_f16mf4_ta __riscv_vloxseg7ei16_v_f16mf4
#define vloxseg8ei16_v_f16mf4_ta __riscv_vloxseg8ei16_v_f16mf4
#define vloxseg2ei16_v_f16mf2_ta __riscv_vloxseg2ei16_v_f16mf2
#define vloxseg3ei16_v_f16mf2_ta __riscv_vloxseg3ei16_v_f16mf2
#define vloxseg4ei16_v_f16mf2_ta __riscv_vloxseg4ei16_v_f16mf2
#define vloxseg5ei16_v_f16mf2_ta __riscv_vloxseg5ei16_v_f16mf2
#define vloxseg6ei16_v_f16mf2_ta __riscv_vloxseg6ei16_v_f16mf2
#define vloxseg7ei16_v_f16mf2_ta __riscv_vloxseg7ei16_v_f16mf2
#define vloxseg8ei16_v_f16mf2_ta __riscv_vloxseg8ei16_v_f16mf2
#define vloxseg2ei16_v_f16m1_ta __riscv_vloxseg2ei16_v_f16m1
#define vloxseg3ei16_v_f16m1_ta __riscv_vloxseg3ei16_v_f16m1
#define vloxseg4ei16_v_f16m1_ta __riscv_vloxseg4ei16_v_f16m1
#define vloxseg5ei16_v_f16m1_ta __riscv_vloxseg5ei16_v_f16m1
#define vloxseg6ei16_v_f16m1_ta __riscv_vloxseg6ei16_v_f16m1
#define vloxseg7ei16_v_f16m1_ta __riscv_vloxseg7ei16_v_f16m1
#define vloxseg8ei16_v_f16m1_ta __riscv_vloxseg8ei16_v_f16m1
#define vloxseg2ei16_v_f16m2_ta __riscv_vloxseg2ei16_v_f16m2
#define vloxseg3ei16_v_f16m2_ta __riscv_vloxseg3ei16_v_f16m2
#define vloxseg4ei16_v_f16m2_ta __riscv_vloxseg4ei16_v_f16m2
#define vloxseg2ei16_v_f16m4_ta __riscv_vloxseg2ei16_v_f16m4
#define vloxseg2ei32_v_f16mf4_ta __riscv_vloxseg2ei32_v_f16mf4
#define vloxseg3ei32_v_f16mf4_ta __riscv_vloxseg3ei32_v_f16mf4
#define vloxseg4ei32_v_f16mf4_ta __riscv_vloxseg4ei32_v_f16mf4
#define vloxseg5ei32_v_f16mf4_ta __riscv_vloxseg5ei32_v_f16mf4
#define vloxseg6ei32_v_f16mf4_ta __riscv_vloxseg6ei32_v_f16mf4
#define vloxseg7ei32_v_f16mf4_ta __riscv_vloxseg7ei32_v_f16mf4
#define vloxseg8ei32_v_f16mf4_ta __riscv_vloxseg8ei32_v_f16mf4
#define vloxseg2ei32_v_f16mf2_ta __riscv_vloxseg2ei32_v_f16mf2
#define vloxseg3ei32_v_f16mf2_ta __riscv_vloxseg3ei32_v_f16mf2
#define vloxseg4ei32_v_f16mf2_ta __riscv_vloxseg4ei32_v_f16mf2
#define vloxseg5ei32_v_f16mf2_ta __riscv_vloxseg5ei32_v_f16mf2
#define vloxseg6ei32_v_f16mf2_ta __riscv_vloxseg6ei32_v_f16mf2
#define vloxseg7ei32_v_f16mf2_ta __riscv_vloxseg7ei32_v_f16mf2
#define vloxseg8ei32_v_f16mf2_ta __riscv_vloxseg8ei32_v_f16mf2
#define vloxseg2ei32_v_f16m1_ta __riscv_vloxseg2ei32_v_f16m1
#define vloxseg3ei32_v_f16m1_ta __riscv_vloxseg3ei32_v_f16m1
#define vloxseg4ei32_v_f16m1_ta __riscv_vloxseg4ei32_v_f16m1
#define vloxseg5ei32_v_f16m1_ta __riscv_vloxseg5ei32_v_f16m1
#define vloxseg6ei32_v_f16m1_ta __riscv_vloxseg6ei32_v_f16m1
#define vloxseg7ei32_v_f16m1_ta __riscv_vloxseg7ei32_v_f16m1
#define vloxseg8ei32_v_f16m1_ta __riscv_vloxseg8ei32_v_f16m1
#define vloxseg2ei32_v_f16m2_ta __riscv_vloxseg2ei32_v_f16m2
#define vloxseg3ei32_v_f16m2_ta __riscv_vloxseg3ei32_v_f16m2
#define vloxseg4ei32_v_f16m2_ta __riscv_vloxseg4ei32_v_f16m2
#define vloxseg2ei32_v_f16m4_ta __riscv_vloxseg2ei32_v_f16m4
#define vloxseg2ei64_v_f16mf4_ta __riscv_vloxseg2ei64_v_f16mf4
#define vloxseg3ei64_v_f16mf4_ta __riscv_vloxseg3ei64_v_f16mf4
#define vloxseg4ei64_v_f16mf4_ta __riscv_vloxseg4ei64_v_f16mf4
#define vloxseg5ei64_v_f16mf4_ta __riscv_vloxseg5ei64_v_f16mf4
#define vloxseg6ei64_v_f16mf4_ta __riscv_vloxseg6ei64_v_f16mf4
#define vloxseg7ei64_v_f16mf4_ta __riscv_vloxseg7ei64_v_f16mf4
#define vloxseg8ei64_v_f16mf4_ta __riscv_vloxseg8ei64_v_f16mf4
#define vloxseg2ei64_v_f16mf2_ta __riscv_vloxseg2ei64_v_f16mf2
#define vloxseg3ei64_v_f16mf2_ta __riscv_vloxseg3ei64_v_f16mf2
#define vloxseg4ei64_v_f16mf2_ta __riscv_vloxseg4ei64_v_f16mf2
#define vloxseg5ei64_v_f16mf2_ta __riscv_vloxseg5ei64_v_f16mf2
#define vloxseg6ei64_v_f16mf2_ta __riscv_vloxseg6ei64_v_f16mf2
#define vloxseg7ei64_v_f16mf2_ta __riscv_vloxseg7ei64_v_f16mf2
#define vloxseg8ei64_v_f16mf2_ta __riscv_vloxseg8ei64_v_f16mf2
#define vloxseg2ei64_v_f16m1_ta __riscv_vloxseg2ei64_v_f16m1
#define vloxseg3ei64_v_f16m1_ta __riscv_vloxseg3ei64_v_f16m1
#define vloxseg4ei64_v_f16m1_ta __riscv_vloxseg4ei64_v_f16m1
#define vloxseg5ei64_v_f16m1_ta __riscv_vloxseg5ei64_v_f16m1
#define vloxseg6ei64_v_f16m1_ta __riscv_vloxseg6ei64_v_f16m1
#define vloxseg7ei64_v_f16m1_ta __riscv_vloxseg7ei64_v_f16m1
#define vloxseg8ei64_v_f16m1_ta __riscv_vloxseg8ei64_v_f16m1
#define vloxseg2ei64_v_f16m2_ta __riscv_vloxseg2ei64_v_f16m2
#define vloxseg3ei64_v_f16m2_ta __riscv_vloxseg3ei64_v_f16m2
#define vloxseg4ei64_v_f16m2_ta __riscv_vloxseg4ei64_v_f16m2
#define vloxseg2ei8_v_f32mf2_ta __riscv_vloxseg2ei8_v_f32mf2
#define vloxseg3ei8_v_f32mf2_ta __riscv_vloxseg3ei8_v_f32mf2
#define vloxseg4ei8_v_f32mf2_ta __riscv_vloxseg4ei8_v_f32mf2
#define vloxseg5ei8_v_f32mf2_ta __riscv_vloxseg5ei8_v_f32mf2
#define vloxseg6ei8_v_f32mf2_ta __riscv_vloxseg6ei8_v_f32mf2
#define vloxseg7ei8_v_f32mf2_ta __riscv_vloxseg7ei8_v_f32mf2
#define vloxseg8ei8_v_f32mf2_ta __riscv_vloxseg8ei8_v_f32mf2
#define vloxseg2ei8_v_f32m1_ta __riscv_vloxseg2ei8_v_f32m1
#define vloxseg3ei8_v_f32m1_ta __riscv_vloxseg3ei8_v_f32m1
#define vloxseg4ei8_v_f32m1_ta __riscv_vloxseg4ei8_v_f32m1
#define vloxseg5ei8_v_f32m1_ta __riscv_vloxseg5ei8_v_f32m1
#define vloxseg6ei8_v_f32m1_ta __riscv_vloxseg6ei8_v_f32m1
#define vloxseg7ei8_v_f32m1_ta __riscv_vloxseg7ei8_v_f32m1
#define vloxseg8ei8_v_f32m1_ta __riscv_vloxseg8ei8_v_f32m1
#define vloxseg2ei8_v_f32m2_ta __riscv_vloxseg2ei8_v_f32m2
#define vloxseg3ei8_v_f32m2_ta __riscv_vloxseg3ei8_v_f32m2
#define vloxseg4ei8_v_f32m2_ta __riscv_vloxseg4ei8_v_f32m2
#define vloxseg2ei8_v_f32m4_ta __riscv_vloxseg2ei8_v_f32m4
#define vloxseg2ei16_v_f32mf2_ta __riscv_vloxseg2ei16_v_f32mf2
#define vloxseg3ei16_v_f32mf2_ta __riscv_vloxseg3ei16_v_f32mf2
#define vloxseg4ei16_v_f32mf2_ta __riscv_vloxseg4ei16_v_f32mf2
#define vloxseg5ei16_v_f32mf2_ta __riscv_vloxseg5ei16_v_f32mf2
#define vloxseg6ei16_v_f32mf2_ta __riscv_vloxseg6ei16_v_f32mf2
#define vloxseg7ei16_v_f32mf2_ta __riscv_vloxseg7ei16_v_f32mf2
#define vloxseg8ei16_v_f32mf2_ta __riscv_vloxseg8ei16_v_f32mf2
#define vloxseg2ei16_v_f32m1_ta __riscv_vloxseg2ei16_v_f32m1
#define vloxseg3ei16_v_f32m1_ta __riscv_vloxseg3ei16_v_f32m1
#define vloxseg4ei16_v_f32m1_ta __riscv_vloxseg4ei16_v_f32m1
#define vloxseg5ei16_v_f32m1_ta __riscv_vloxseg5ei16_v_f32m1
#define vloxseg6ei16_v_f32m1_ta __riscv_vloxseg6ei16_v_f32m1
#define vloxseg7ei16_v_f32m1_ta __riscv_vloxseg7ei16_v_f32m1
#define vloxseg8ei16_v_f32m1_ta __riscv_vloxseg8ei16_v_f32m1
#define vloxseg2ei16_v_f32m2_ta __riscv_vloxseg2ei16_v_f32m2
#define vloxseg3ei16_v_f32m2_ta __riscv_vloxseg3ei16_v_f32m2
#define vloxseg4ei16_v_f32m2_ta __riscv_vloxseg4ei16_v_f32m2
#define vloxseg2ei16_v_f32m4_ta __riscv_vloxseg2ei16_v_f32m4
#define vloxseg2ei32_v_f32mf2_ta __riscv_vloxseg2ei32_v_f32mf2
#define vloxseg3ei32_v_f32mf2_ta __riscv_vloxseg3ei32_v_f32mf2
#define vloxseg4ei32_v_f32mf2_ta __riscv_vloxseg4ei32_v_f32mf2
#define vloxseg5ei32_v_f32mf2_ta __riscv_vloxseg5ei32_v_f32mf2
#define vloxseg6ei32_v_f32mf2_ta __riscv_vloxseg6ei32_v_f32mf2
#define vloxseg7ei32_v_f32mf2_ta __riscv_vloxseg7ei32_v_f32mf2
#define vloxseg8ei32_v_f32mf2_ta __riscv_vloxseg8ei32_v_f32mf2
#define vloxseg2ei32_v_f32m1_ta __riscv_vloxseg2ei32_v_f32m1
#define vloxseg3ei32_v_f32m1_ta __riscv_vloxseg3ei32_v_f32m1
#define vloxseg4ei32_v_f32m1_ta __riscv_vloxseg4ei32_v_f32m1
#define vloxseg5ei32_v_f32m1_ta __riscv_vloxseg5ei32_v_f32m1
#define vloxseg6ei32_v_f32m1_ta __riscv_vloxseg6ei32_v_f32m1
#define vloxseg7ei32_v_f32m1_ta __riscv_vloxseg7ei32_v_f32m1
#define vloxseg8ei32_v_f32m1_ta __riscv_vloxseg8ei32_v_f32m1
#define vloxseg2ei32_v_f32m2_ta __riscv_vloxseg2ei32_v_f32m2
#define vloxseg3ei32_v_f32m2_ta __riscv_vloxseg3ei32_v_f32m2
#define vloxseg4ei32_v_f32m2_ta __riscv_vloxseg4ei32_v_f32m2
#define vloxseg2ei32_v_f32m4_ta __riscv_vloxseg2ei32_v_f32m4
#define vloxseg2ei64_v_f32mf2_ta __riscv_vloxseg2ei64_v_f32mf2
#define vloxseg3ei64_v_f32mf2_ta __riscv_vloxseg3ei64_v_f32mf2
#define vloxseg4ei64_v_f32mf2_ta __riscv_vloxseg4ei64_v_f32mf2
#define vloxseg5ei64_v_f32mf2_ta __riscv_vloxseg5ei64_v_f32mf2
#define vloxseg6ei64_v_f32mf2_ta __riscv_vloxseg6ei64_v_f32mf2
#define vloxseg7ei64_v_f32mf2_ta __riscv_vloxseg7ei64_v_f32mf2
#define vloxseg8ei64_v_f32mf2_ta __riscv_vloxseg8ei64_v_f32mf2
#define vloxseg2ei64_v_f32m1_ta __riscv_vloxseg2ei64_v_f32m1
#define vloxseg3ei64_v_f32m1_ta __riscv_vloxseg3ei64_v_f32m1
#define vloxseg4ei64_v_f32m1_ta __riscv_vloxseg4ei64_v_f32m1
#define vloxseg5ei64_v_f32m1_ta __riscv_vloxseg5ei64_v_f32m1
#define vloxseg6ei64_v_f32m1_ta __riscv_vloxseg6ei64_v_f32m1
#define vloxseg7ei64_v_f32m1_ta __riscv_vloxseg7ei64_v_f32m1
#define vloxseg8ei64_v_f32m1_ta __riscv_vloxseg8ei64_v_f32m1
#define vloxseg2ei64_v_f32m2_ta __riscv_vloxseg2ei64_v_f32m2
#define vloxseg3ei64_v_f32m2_ta __riscv_vloxseg3ei64_v_f32m2
#define vloxseg4ei64_v_f32m2_ta __riscv_vloxseg4ei64_v_f32m2
#define vloxseg2ei64_v_f32m4_ta __riscv_vloxseg2ei64_v_f32m4
#define vloxseg2ei8_v_f64m1_ta __riscv_vloxseg2ei8_v_f64m1
#define vloxseg3ei8_v_f64m1_ta __riscv_vloxseg3ei8_v_f64m1
#define vloxseg4ei8_v_f64m1_ta __riscv_vloxseg4ei8_v_f64m1
#define vloxseg5ei8_v_f64m1_ta __riscv_vloxseg5ei8_v_f64m1
#define vloxseg6ei8_v_f64m1_ta __riscv_vloxseg6ei8_v_f64m1
#define vloxseg7ei8_v_f64m1_ta __riscv_vloxseg7ei8_v_f64m1
#define vloxseg8ei8_v_f64m1_ta __riscv_vloxseg8ei8_v_f64m1
#define vloxseg2ei8_v_f64m2_ta __riscv_vloxseg2ei8_v_f64m2
#define vloxseg3ei8_v_f64m2_ta __riscv_vloxseg3ei8_v_f64m2
#define vloxseg4ei8_v_f64m2_ta __riscv_vloxseg4ei8_v_f64m2
#define vloxseg2ei8_v_f64m4_ta __riscv_vloxseg2ei8_v_f64m4
#define vloxseg2ei16_v_f64m1_ta __riscv_vloxseg2ei16_v_f64m1
#define vloxseg3ei16_v_f64m1_ta __riscv_vloxseg3ei16_v_f64m1
#define vloxseg4ei16_v_f64m1_ta __riscv_vloxseg4ei16_v_f64m1
#define vloxseg5ei16_v_f64m1_ta __riscv_vloxseg5ei16_v_f64m1
#define vloxseg6ei16_v_f64m1_ta __riscv_vloxseg6ei16_v_f64m1
#define vloxseg7ei16_v_f64m1_ta __riscv_vloxseg7ei16_v_f64m1
#define vloxseg8ei16_v_f64m1_ta __riscv_vloxseg8ei16_v_f64m1
#define vloxseg2ei16_v_f64m2_ta __riscv_vloxseg2ei16_v_f64m2
#define vloxseg3ei16_v_f64m2_ta __riscv_vloxseg3ei16_v_f64m2
#define vloxseg4ei16_v_f64m2_ta __riscv_vloxseg4ei16_v_f64m2
#define vloxseg2ei16_v_f64m4_ta __riscv_vloxseg2ei16_v_f64m4
#define vloxseg2ei32_v_f64m1_ta __riscv_vloxseg2ei32_v_f64m1
#define vloxseg3ei32_v_f64m1_ta __riscv_vloxseg3ei32_v_f64m1
#define vloxseg4ei32_v_f64m1_ta __riscv_vloxseg4ei32_v_f64m1
#define vloxseg5ei32_v_f64m1_ta __riscv_vloxseg5ei32_v_f64m1
#define vloxseg6ei32_v_f64m1_ta __riscv_vloxseg6ei32_v_f64m1
#define vloxseg7ei32_v_f64m1_ta __riscv_vloxseg7ei32_v_f64m1
#define vloxseg8ei32_v_f64m1_ta __riscv_vloxseg8ei32_v_f64m1
#define vloxseg2ei32_v_f64m2_ta __riscv_vloxseg2ei32_v_f64m2
#define vloxseg3ei32_v_f64m2_ta __riscv_vloxseg3ei32_v_f64m2
#define vloxseg4ei32_v_f64m2_ta __riscv_vloxseg4ei32_v_f64m2
#define vloxseg2ei32_v_f64m4_ta __riscv_vloxseg2ei32_v_f64m4
#define vloxseg2ei64_v_f64m1_ta __riscv_vloxseg2ei64_v_f64m1
#define vloxseg3ei64_v_f64m1_ta __riscv_vloxseg3ei64_v_f64m1
#define vloxseg4ei64_v_f64m1_ta __riscv_vloxseg4ei64_v_f64m1
#define vloxseg5ei64_v_f64m1_ta __riscv_vloxseg5ei64_v_f64m1
#define vloxseg6ei64_v_f64m1_ta __riscv_vloxseg6ei64_v_f64m1
#define vloxseg7ei64_v_f64m1_ta __riscv_vloxseg7ei64_v_f64m1
#define vloxseg8ei64_v_f64m1_ta __riscv_vloxseg8ei64_v_f64m1
#define vloxseg2ei64_v_f64m2_ta __riscv_vloxseg2ei64_v_f64m2
#define vloxseg3ei64_v_f64m2_ta __riscv_vloxseg3ei64_v_f64m2
#define vloxseg4ei64_v_f64m2_ta __riscv_vloxseg4ei64_v_f64m2
#define vloxseg2ei64_v_f64m4_ta __riscv_vloxseg2ei64_v_f64m4
#define vluxseg2ei8_v_f16mf4_ta __riscv_vluxseg2ei8_v_f16mf4
#define vluxseg3ei8_v_f16mf4_ta __riscv_vluxseg3ei8_v_f16mf4
#define vluxseg4ei8_v_f16mf4_ta __riscv_vluxseg4ei8_v_f16mf4
#define vluxseg5ei8_v_f16mf4_ta __riscv_vluxseg5ei8_v_f16mf4
#define vluxseg6ei8_v_f16mf4_ta __riscv_vluxseg6ei8_v_f16mf4
#define vluxseg7ei8_v_f16mf4_ta __riscv_vluxseg7ei8_v_f16mf4
#define vluxseg8ei8_v_f16mf4_ta __riscv_vluxseg8ei8_v_f16mf4
#define vluxseg2ei8_v_f16mf2_ta __riscv_vluxseg2ei8_v_f16mf2
#define vluxseg3ei8_v_f16mf2_ta __riscv_vluxseg3ei8_v_f16mf2
#define vluxseg4ei8_v_f16mf2_ta __riscv_vluxseg4ei8_v_f16mf2
#define vluxseg5ei8_v_f16mf2_ta __riscv_vluxseg5ei8_v_f16mf2
#define vluxseg6ei8_v_f16mf2_ta __riscv_vluxseg6ei8_v_f16mf2
#define vluxseg7ei8_v_f16mf2_ta __riscv_vluxseg7ei8_v_f16mf2
#define vluxseg8ei8_v_f16mf2_ta __riscv_vluxseg8ei8_v_f16mf2
#define vluxseg2ei8_v_f16m1_ta __riscv_vluxseg2ei8_v_f16m1
#define vluxseg3ei8_v_f16m1_ta __riscv_vluxseg3ei8_v_f16m1
#define vluxseg4ei8_v_f16m1_ta __riscv_vluxseg4ei8_v_f16m1
#define vluxseg5ei8_v_f16m1_ta __riscv_vluxseg5ei8_v_f16m1
#define vluxseg6ei8_v_f16m1_ta __riscv_vluxseg6ei8_v_f16m1
#define vluxseg7ei8_v_f16m1_ta __riscv_vluxseg7ei8_v_f16m1
#define vluxseg8ei8_v_f16m1_ta __riscv_vluxseg8ei8_v_f16m1
#define vluxseg2ei8_v_f16m2_ta __riscv_vluxseg2ei8_v_f16m2
#define vluxseg3ei8_v_f16m2_ta __riscv_vluxseg3ei8_v_f16m2
#define vluxseg4ei8_v_f16m2_ta __riscv_vluxseg4ei8_v_f16m2
#define vluxseg2ei8_v_f16m4_ta __riscv_vluxseg2ei8_v_f16m4
#define vluxseg2ei16_v_f16mf4_ta __riscv_vluxseg2ei16_v_f16mf4
#define vluxseg3ei16_v_f16mf4_ta __riscv_vluxseg3ei16_v_f16mf4
#define vluxseg4ei16_v_f16mf4_ta __riscv_vluxseg4ei16_v_f16mf4
#define vluxseg5ei16_v_f16mf4_ta __riscv_vluxseg5ei16_v_f16mf4
#define vluxseg6ei16_v_f16mf4_ta __riscv_vluxseg6ei16_v_f16mf4
#define vluxseg7ei16_v_f16mf4_ta __riscv_vluxseg7ei16_v_f16mf4
#define vluxseg8ei16_v_f16mf4_ta __riscv_vluxseg8ei16_v_f16mf4
#define vluxseg2ei16_v_f16mf2_ta __riscv_vluxseg2ei16_v_f16mf2
#define vluxseg3ei16_v_f16mf2_ta __riscv_vluxseg3ei16_v_f16mf2
#define vluxseg4ei16_v_f16mf2_ta __riscv_vluxseg4ei16_v_f16mf2
#define vluxseg5ei16_v_f16mf2_ta __riscv_vluxseg5ei16_v_f16mf2
#define vluxseg6ei16_v_f16mf2_ta __riscv_vluxseg6ei16_v_f16mf2
#define vluxseg7ei16_v_f16mf2_ta __riscv_vluxseg7ei16_v_f16mf2
#define vluxseg8ei16_v_f16mf2_ta __riscv_vluxseg8ei16_v_f16mf2
#define vluxseg2ei16_v_f16m1_ta __riscv_vluxseg2ei16_v_f16m1
#define vluxseg3ei16_v_f16m1_ta __riscv_vluxseg3ei16_v_f16m1
#define vluxseg4ei16_v_f16m1_ta __riscv_vluxseg4ei16_v_f16m1
#define vluxseg5ei16_v_f16m1_ta __riscv_vluxseg5ei16_v_f16m1
#define vluxseg6ei16_v_f16m1_ta __riscv_vluxseg6ei16_v_f16m1
#define vluxseg7ei16_v_f16m1_ta __riscv_vluxseg7ei16_v_f16m1
#define vluxseg8ei16_v_f16m1_ta __riscv_vluxseg8ei16_v_f16m1
#define vluxseg2ei16_v_f16m2_ta __riscv_vluxseg2ei16_v_f16m2
#define vluxseg3ei16_v_f16m2_ta __riscv_vluxseg3ei16_v_f16m2
#define vluxseg4ei16_v_f16m2_ta __riscv_vluxseg4ei16_v_f16m2
#define vluxseg2ei16_v_f16m4_ta __riscv_vluxseg2ei16_v_f16m4
#define vluxseg2ei32_v_f16mf4_ta __riscv_vluxseg2ei32_v_f16mf4
#define vluxseg3ei32_v_f16mf4_ta __riscv_vluxseg3ei32_v_f16mf4
#define vluxseg4ei32_v_f16mf4_ta __riscv_vluxseg4ei32_v_f16mf4
#define vluxseg5ei32_v_f16mf4_ta __riscv_vluxseg5ei32_v_f16mf4
#define vluxseg6ei32_v_f16mf4_ta __riscv_vluxseg6ei32_v_f16mf4
#define vluxseg7ei32_v_f16mf4_ta __riscv_vluxseg7ei32_v_f16mf4
#define vluxseg8ei32_v_f16mf4_ta __riscv_vluxseg8ei32_v_f16mf4
#define vluxseg2ei32_v_f16mf2_ta __riscv_vluxseg2ei32_v_f16mf2
#define vluxseg3ei32_v_f16mf2_ta __riscv_vluxseg3ei32_v_f16mf2
#define vluxseg4ei32_v_f16mf2_ta __riscv_vluxseg4ei32_v_f16mf2
#define vluxseg5ei32_v_f16mf2_ta __riscv_vluxseg5ei32_v_f16mf2
#define vluxseg6ei32_v_f16mf2_ta __riscv_vluxseg6ei32_v_f16mf2
#define vluxseg7ei32_v_f16mf2_ta __riscv_vluxseg7ei32_v_f16mf2
#define vluxseg8ei32_v_f16mf2_ta __riscv_vluxseg8ei32_v_f16mf2
#define vluxseg2ei32_v_f16m1_ta __riscv_vluxseg2ei32_v_f16m1
#define vluxseg3ei32_v_f16m1_ta __riscv_vluxseg3ei32_v_f16m1
#define vluxseg4ei32_v_f16m1_ta __riscv_vluxseg4ei32_v_f16m1
#define vluxseg5ei32_v_f16m1_ta __riscv_vluxseg5ei32_v_f16m1
#define vluxseg6ei32_v_f16m1_ta __riscv_vluxseg6ei32_v_f16m1
#define vluxseg7ei32_v_f16m1_ta __riscv_vluxseg7ei32_v_f16m1
#define vluxseg8ei32_v_f16m1_ta __riscv_vluxseg8ei32_v_f16m1
#define vluxseg2ei32_v_f16m2_ta __riscv_vluxseg2ei32_v_f16m2
#define vluxseg3ei32_v_f16m2_ta __riscv_vluxseg3ei32_v_f16m2
#define vluxseg4ei32_v_f16m2_ta __riscv_vluxseg4ei32_v_f16m2
#define vluxseg2ei32_v_f16m4_ta __riscv_vluxseg2ei32_v_f16m4
#define vluxseg2ei64_v_f16mf4_ta __riscv_vluxseg2ei64_v_f16mf4
#define vluxseg3ei64_v_f16mf4_ta __riscv_vluxseg3ei64_v_f16mf4
#define vluxseg4ei64_v_f16mf4_ta __riscv_vluxseg4ei64_v_f16mf4
#define vluxseg5ei64_v_f16mf4_ta __riscv_vluxseg5ei64_v_f16mf4
#define vluxseg6ei64_v_f16mf4_ta __riscv_vluxseg6ei64_v_f16mf4
#define vluxseg7ei64_v_f16mf4_ta __riscv_vluxseg7ei64_v_f16mf4
#define vluxseg8ei64_v_f16mf4_ta __riscv_vluxseg8ei64_v_f16mf4
#define vluxseg2ei64_v_f16mf2_ta __riscv_vluxseg2ei64_v_f16mf2
#define vluxseg3ei64_v_f16mf2_ta __riscv_vluxseg3ei64_v_f16mf2
#define vluxseg4ei64_v_f16mf2_ta __riscv_vluxseg4ei64_v_f16mf2
#define vluxseg5ei64_v_f16mf2_ta __riscv_vluxseg5ei64_v_f16mf2
#define vluxseg6ei64_v_f16mf2_ta __riscv_vluxseg6ei64_v_f16mf2
#define vluxseg7ei64_v_f16mf2_ta __riscv_vluxseg7ei64_v_f16mf2
#define vluxseg8ei64_v_f16mf2_ta __riscv_vluxseg8ei64_v_f16mf2
#define vluxseg2ei64_v_f16m1_ta __riscv_vluxseg2ei64_v_f16m1
#define vluxseg3ei64_v_f16m1_ta __riscv_vluxseg3ei64_v_f16m1
#define vluxseg4ei64_v_f16m1_ta __riscv_vluxseg4ei64_v_f16m1
#define vluxseg5ei64_v_f16m1_ta __riscv_vluxseg5ei64_v_f16m1
#define vluxseg6ei64_v_f16m1_ta __riscv_vluxseg6ei64_v_f16m1
#define vluxseg7ei64_v_f16m1_ta __riscv_vluxseg7ei64_v_f16m1
#define vluxseg8ei64_v_f16m1_ta __riscv_vluxseg8ei64_v_f16m1
#define vluxseg2ei64_v_f16m2_ta __riscv_vluxseg2ei64_v_f16m2
#define vluxseg3ei64_v_f16m2_ta __riscv_vluxseg3ei64_v_f16m2
#define vluxseg4ei64_v_f16m2_ta __riscv_vluxseg4ei64_v_f16m2
#define vluxseg2ei8_v_f32mf2_ta __riscv_vluxseg2ei8_v_f32mf2
#define vluxseg3ei8_v_f32mf2_ta __riscv_vluxseg3ei8_v_f32mf2
#define vluxseg4ei8_v_f32mf2_ta __riscv_vluxseg4ei8_v_f32mf2
#define vluxseg5ei8_v_f32mf2_ta __riscv_vluxseg5ei8_v_f32mf2
#define vluxseg6ei8_v_f32mf2_ta __riscv_vluxseg6ei8_v_f32mf2
#define vluxseg7ei8_v_f32mf2_ta __riscv_vluxseg7ei8_v_f32mf2
#define vluxseg8ei8_v_f32mf2_ta __riscv_vluxseg8ei8_v_f32mf2
#define vluxseg2ei8_v_f32m1_ta __riscv_vluxseg2ei8_v_f32m1
#define vluxseg3ei8_v_f32m1_ta __riscv_vluxseg3ei8_v_f32m1
#define vluxseg4ei8_v_f32m1_ta __riscv_vluxseg4ei8_v_f32m1
#define vluxseg5ei8_v_f32m1_ta __riscv_vluxseg5ei8_v_f32m1
#define vluxseg6ei8_v_f32m1_ta __riscv_vluxseg6ei8_v_f32m1
#define vluxseg7ei8_v_f32m1_ta __riscv_vluxseg7ei8_v_f32m1
#define vluxseg8ei8_v_f32m1_ta __riscv_vluxseg8ei8_v_f32m1
#define vluxseg2ei8_v_f32m2_ta __riscv_vluxseg2ei8_v_f32m2
#define vluxseg3ei8_v_f32m2_ta __riscv_vluxseg3ei8_v_f32m2
#define vluxseg4ei8_v_f32m2_ta __riscv_vluxseg4ei8_v_f32m2
#define vluxseg2ei8_v_f32m4_ta __riscv_vluxseg2ei8_v_f32m4
#define vluxseg2ei16_v_f32mf2_ta __riscv_vluxseg2ei16_v_f32mf2
#define vluxseg3ei16_v_f32mf2_ta __riscv_vluxseg3ei16_v_f32mf2
#define vluxseg4ei16_v_f32mf2_ta __riscv_vluxseg4ei16_v_f32mf2
#define vluxseg5ei16_v_f32mf2_ta __riscv_vluxseg5ei16_v_f32mf2
#define vluxseg6ei16_v_f32mf2_ta __riscv_vluxseg6ei16_v_f32mf2
#define vluxseg7ei16_v_f32mf2_ta __riscv_vluxseg7ei16_v_f32mf2
#define vluxseg8ei16_v_f32mf2_ta __riscv_vluxseg8ei16_v_f32mf2
#define vluxseg2ei16_v_f32m1_ta __riscv_vluxseg2ei16_v_f32m1
#define vluxseg3ei16_v_f32m1_ta __riscv_vluxseg3ei16_v_f32m1
#define vluxseg4ei16_v_f32m1_ta __riscv_vluxseg4ei16_v_f32m1
#define vluxseg5ei16_v_f32m1_ta __riscv_vluxseg5ei16_v_f32m1
#define vluxseg6ei16_v_f32m1_ta __riscv_vluxseg6ei16_v_f32m1
#define vluxseg7ei16_v_f32m1_ta __riscv_vluxseg7ei16_v_f32m1
#define vluxseg8ei16_v_f32m1_ta __riscv_vluxseg8ei16_v_f32m1
#define vluxseg2ei16_v_f32m2_ta __riscv_vluxseg2ei16_v_f32m2
#define vluxseg3ei16_v_f32m2_ta __riscv_vluxseg3ei16_v_f32m2
#define vluxseg4ei16_v_f32m2_ta __riscv_vluxseg4ei16_v_f32m2
#define vluxseg2ei16_v_f32m4_ta __riscv_vluxseg2ei16_v_f32m4
#define vluxseg2ei32_v_f32mf2_ta __riscv_vluxseg2ei32_v_f32mf2
#define vluxseg3ei32_v_f32mf2_ta __riscv_vluxseg3ei32_v_f32mf2
#define vluxseg4ei32_v_f32mf2_ta __riscv_vluxseg4ei32_v_f32mf2
#define vluxseg5ei32_v_f32mf2_ta __riscv_vluxseg5ei32_v_f32mf2
#define vluxseg6ei32_v_f32mf2_ta __riscv_vluxseg6ei32_v_f32mf2
#define vluxseg7ei32_v_f32mf2_ta __riscv_vluxseg7ei32_v_f32mf2
#define vluxseg8ei32_v_f32mf2_ta __riscv_vluxseg8ei32_v_f32mf2
#define vluxseg2ei32_v_f32m1_ta __riscv_vluxseg2ei32_v_f32m1
#define vluxseg3ei32_v_f32m1_ta __riscv_vluxseg3ei32_v_f32m1
#define vluxseg4ei32_v_f32m1_ta __riscv_vluxseg4ei32_v_f32m1
#define vluxseg5ei32_v_f32m1_ta __riscv_vluxseg5ei32_v_f32m1
#define vluxseg6ei32_v_f32m1_ta __riscv_vluxseg6ei32_v_f32m1
#define vluxseg7ei32_v_f32m1_ta __riscv_vluxseg7ei32_v_f32m1
#define vluxseg8ei32_v_f32m1_ta __riscv_vluxseg8ei32_v_f32m1
#define vluxseg2ei32_v_f32m2_ta __riscv_vluxseg2ei32_v_f32m2
#define vluxseg3ei32_v_f32m2_ta __riscv_vluxseg3ei32_v_f32m2
#define vluxseg4ei32_v_f32m2_ta __riscv_vluxseg4ei32_v_f32m2
#define vluxseg2ei32_v_f32m4_ta __riscv_vluxseg2ei32_v_f32m4
#define vluxseg2ei64_v_f32mf2_ta __riscv_vluxseg2ei64_v_f32mf2
#define vluxseg3ei64_v_f32mf2_ta __riscv_vluxseg3ei64_v_f32mf2
#define vluxseg4ei64_v_f32mf2_ta __riscv_vluxseg4ei64_v_f32mf2
#define vluxseg5ei64_v_f32mf2_ta __riscv_vluxseg5ei64_v_f32mf2
#define vluxseg6ei64_v_f32mf2_ta __riscv_vluxseg6ei64_v_f32mf2
#define vluxseg7ei64_v_f32mf2_ta __riscv_vluxseg7ei64_v_f32mf2
#define vluxseg8ei64_v_f32mf2_ta __riscv_vluxseg8ei64_v_f32mf2
#define vluxseg2ei64_v_f32m1_ta __riscv_vluxseg2ei64_v_f32m1
#define vluxseg3ei64_v_f32m1_ta __riscv_vluxseg3ei64_v_f32m1
#define vluxseg4ei64_v_f32m1_ta __riscv_vluxseg4ei64_v_f32m1
#define vluxseg5ei64_v_f32m1_ta __riscv_vluxseg5ei64_v_f32m1
#define vluxseg6ei64_v_f32m1_ta __riscv_vluxseg6ei64_v_f32m1
#define vluxseg7ei64_v_f32m1_ta __riscv_vluxseg7ei64_v_f32m1
#define vluxseg8ei64_v_f32m1_ta __riscv_vluxseg8ei64_v_f32m1
#define vluxseg2ei64_v_f32m2_ta __riscv_vluxseg2ei64_v_f32m2
#define vluxseg3ei64_v_f32m2_ta __riscv_vluxseg3ei64_v_f32m2
#define vluxseg4ei64_v_f32m2_ta __riscv_vluxseg4ei64_v_f32m2
#define vluxseg2ei64_v_f32m4_ta __riscv_vluxseg2ei64_v_f32m4
#define vluxseg2ei8_v_f64m1_ta __riscv_vluxseg2ei8_v_f64m1
#define vluxseg3ei8_v_f64m1_ta __riscv_vluxseg3ei8_v_f64m1
#define vluxseg4ei8_v_f64m1_ta __riscv_vluxseg4ei8_v_f64m1
#define vluxseg5ei8_v_f64m1_ta __riscv_vluxseg5ei8_v_f64m1
#define vluxseg6ei8_v_f64m1_ta __riscv_vluxseg6ei8_v_f64m1
#define vluxseg7ei8_v_f64m1_ta __riscv_vluxseg7ei8_v_f64m1
#define vluxseg8ei8_v_f64m1_ta __riscv_vluxseg8ei8_v_f64m1
#define vluxseg2ei8_v_f64m2_ta __riscv_vluxseg2ei8_v_f64m2
#define vluxseg3ei8_v_f64m2_ta __riscv_vluxseg3ei8_v_f64m2
#define vluxseg4ei8_v_f64m2_ta __riscv_vluxseg4ei8_v_f64m2
#define vluxseg2ei8_v_f64m4_ta __riscv_vluxseg2ei8_v_f64m4
#define vluxseg2ei16_v_f64m1_ta __riscv_vluxseg2ei16_v_f64m1
#define vluxseg3ei16_v_f64m1_ta __riscv_vluxseg3ei16_v_f64m1
#define vluxseg4ei16_v_f64m1_ta __riscv_vluxseg4ei16_v_f64m1
#define vluxseg5ei16_v_f64m1_ta __riscv_vluxseg5ei16_v_f64m1
#define vluxseg6ei16_v_f64m1_ta __riscv_vluxseg6ei16_v_f64m1
#define vluxseg7ei16_v_f64m1_ta __riscv_vluxseg7ei16_v_f64m1
#define vluxseg8ei16_v_f64m1_ta __riscv_vluxseg8ei16_v_f64m1
#define vluxseg2ei16_v_f64m2_ta __riscv_vluxseg2ei16_v_f64m2
#define vluxseg3ei16_v_f64m2_ta __riscv_vluxseg3ei16_v_f64m2
#define vluxseg4ei16_v_f64m2_ta __riscv_vluxseg4ei16_v_f64m2
#define vluxseg2ei16_v_f64m4_ta __riscv_vluxseg2ei16_v_f64m4
#define vluxseg2ei32_v_f64m1_ta __riscv_vluxseg2ei32_v_f64m1
#define vluxseg3ei32_v_f64m1_ta __riscv_vluxseg3ei32_v_f64m1
#define vluxseg4ei32_v_f64m1_ta __riscv_vluxseg4ei32_v_f64m1
#define vluxseg5ei32_v_f64m1_ta __riscv_vluxseg5ei32_v_f64m1
#define vluxseg6ei32_v_f64m1_ta __riscv_vluxseg6ei32_v_f64m1
#define vluxseg7ei32_v_f64m1_ta __riscv_vluxseg7ei32_v_f64m1
#define vluxseg8ei32_v_f64m1_ta __riscv_vluxseg8ei32_v_f64m1
#define vluxseg2ei32_v_f64m2_ta __riscv_vluxseg2ei32_v_f64m2
#define vluxseg3ei32_v_f64m2_ta __riscv_vluxseg3ei32_v_f64m2
#define vluxseg4ei32_v_f64m2_ta __riscv_vluxseg4ei32_v_f64m2
#define vluxseg2ei32_v_f64m4_ta __riscv_vluxseg2ei32_v_f64m4
#define vluxseg2ei64_v_f64m1_ta __riscv_vluxseg2ei64_v_f64m1
#define vluxseg3ei64_v_f64m1_ta __riscv_vluxseg3ei64_v_f64m1
#define vluxseg4ei64_v_f64m1_ta __riscv_vluxseg4ei64_v_f64m1
#define vluxseg5ei64_v_f64m1_ta __riscv_vluxseg5ei64_v_f64m1
#define vluxseg6ei64_v_f64m1_ta __riscv_vluxseg6ei64_v_f64m1
#define vluxseg7ei64_v_f64m1_ta __riscv_vluxseg7ei64_v_f64m1
#define vluxseg8ei64_v_f64m1_ta __riscv_vluxseg8ei64_v_f64m1
#define vluxseg2ei64_v_f64m2_ta __riscv_vluxseg2ei64_v_f64m2
#define vluxseg3ei64_v_f64m2_ta __riscv_vluxseg3ei64_v_f64m2
#define vluxseg4ei64_v_f64m2_ta __riscv_vluxseg4ei64_v_f64m2
#define vluxseg2ei64_v_f64m4_ta __riscv_vluxseg2ei64_v_f64m4
#define vloxseg2ei8_v_i8mf8_ta __riscv_vloxseg2ei8_v_i8mf8
#define vloxseg3ei8_v_i8mf8_ta __riscv_vloxseg3ei8_v_i8mf8
#define vloxseg4ei8_v_i8mf8_ta __riscv_vloxseg4ei8_v_i8mf8
#define vloxseg5ei8_v_i8mf8_ta __riscv_vloxseg5ei8_v_i8mf8
#define vloxseg6ei8_v_i8mf8_ta __riscv_vloxseg6ei8_v_i8mf8
#define vloxseg7ei8_v_i8mf8_ta __riscv_vloxseg7ei8_v_i8mf8
#define vloxseg8ei8_v_i8mf8_ta __riscv_vloxseg8ei8_v_i8mf8
#define vloxseg2ei8_v_i8mf4_ta __riscv_vloxseg2ei8_v_i8mf4
#define vloxseg3ei8_v_i8mf4_ta __riscv_vloxseg3ei8_v_i8mf4
#define vloxseg4ei8_v_i8mf4_ta __riscv_vloxseg4ei8_v_i8mf4
#define vloxseg5ei8_v_i8mf4_ta __riscv_vloxseg5ei8_v_i8mf4
#define vloxseg6ei8_v_i8mf4_ta __riscv_vloxseg6ei8_v_i8mf4
#define vloxseg7ei8_v_i8mf4_ta __riscv_vloxseg7ei8_v_i8mf4
#define vloxseg8ei8_v_i8mf4_ta __riscv_vloxseg8ei8_v_i8mf4
#define vloxseg2ei8_v_i8mf2_ta __riscv_vloxseg2ei8_v_i8mf2
#define vloxseg3ei8_v_i8mf2_ta __riscv_vloxseg3ei8_v_i8mf2
#define vloxseg4ei8_v_i8mf2_ta __riscv_vloxseg4ei8_v_i8mf2
#define vloxseg5ei8_v_i8mf2_ta __riscv_vloxseg5ei8_v_i8mf2
#define vloxseg6ei8_v_i8mf2_ta __riscv_vloxseg6ei8_v_i8mf2
#define vloxseg7ei8_v_i8mf2_ta __riscv_vloxseg7ei8_v_i8mf2
#define vloxseg8ei8_v_i8mf2_ta __riscv_vloxseg8ei8_v_i8mf2
#define vloxseg2ei8_v_i8m1_ta __riscv_vloxseg2ei8_v_i8m1
#define vloxseg3ei8_v_i8m1_ta __riscv_vloxseg3ei8_v_i8m1
#define vloxseg4ei8_v_i8m1_ta __riscv_vloxseg4ei8_v_i8m1
#define vloxseg5ei8_v_i8m1_ta __riscv_vloxseg5ei8_v_i8m1
#define vloxseg6ei8_v_i8m1_ta __riscv_vloxseg6ei8_v_i8m1
#define vloxseg7ei8_v_i8m1_ta __riscv_vloxseg7ei8_v_i8m1
#define vloxseg8ei8_v_i8m1_ta __riscv_vloxseg8ei8_v_i8m1
#define vloxseg2ei8_v_i8m2_ta __riscv_vloxseg2ei8_v_i8m2
#define vloxseg3ei8_v_i8m2_ta __riscv_vloxseg3ei8_v_i8m2
#define vloxseg4ei8_v_i8m2_ta __riscv_vloxseg4ei8_v_i8m2
#define vloxseg2ei8_v_i8m4_ta __riscv_vloxseg2ei8_v_i8m4
#define vloxseg2ei16_v_i8mf8_ta __riscv_vloxseg2ei16_v_i8mf8
#define vloxseg3ei16_v_i8mf8_ta __riscv_vloxseg3ei16_v_i8mf8
#define vloxseg4ei16_v_i8mf8_ta __riscv_vloxseg4ei16_v_i8mf8
#define vloxseg5ei16_v_i8mf8_ta __riscv_vloxseg5ei16_v_i8mf8
#define vloxseg6ei16_v_i8mf8_ta __riscv_vloxseg6ei16_v_i8mf8
#define vloxseg7ei16_v_i8mf8_ta __riscv_vloxseg7ei16_v_i8mf8
#define vloxseg8ei16_v_i8mf8_ta __riscv_vloxseg8ei16_v_i8mf8
#define vloxseg2ei16_v_i8mf4_ta __riscv_vloxseg2ei16_v_i8mf4
#define vloxseg3ei16_v_i8mf4_ta __riscv_vloxseg3ei16_v_i8mf4
#define vloxseg4ei16_v_i8mf4_ta __riscv_vloxseg4ei16_v_i8mf4
#define vloxseg5ei16_v_i8mf4_ta __riscv_vloxseg5ei16_v_i8mf4
#define vloxseg6ei16_v_i8mf4_ta __riscv_vloxseg6ei16_v_i8mf4
#define vloxseg7ei16_v_i8mf4_ta __riscv_vloxseg7ei16_v_i8mf4
#define vloxseg8ei16_v_i8mf4_ta __riscv_vloxseg8ei16_v_i8mf4
#define vloxseg2ei16_v_i8mf2_ta __riscv_vloxseg2ei16_v_i8mf2
#define vloxseg3ei16_v_i8mf2_ta __riscv_vloxseg3ei16_v_i8mf2
#define vloxseg4ei16_v_i8mf2_ta __riscv_vloxseg4ei16_v_i8mf2
#define vloxseg5ei16_v_i8mf2_ta __riscv_vloxseg5ei16_v_i8mf2
#define vloxseg6ei16_v_i8mf2_ta __riscv_vloxseg6ei16_v_i8mf2
#define vloxseg7ei16_v_i8mf2_ta __riscv_vloxseg7ei16_v_i8mf2
#define vloxseg8ei16_v_i8mf2_ta __riscv_vloxseg8ei16_v_i8mf2
#define vloxseg2ei16_v_i8m1_ta __riscv_vloxseg2ei16_v_i8m1
#define vloxseg3ei16_v_i8m1_ta __riscv_vloxseg3ei16_v_i8m1
#define vloxseg4ei16_v_i8m1_ta __riscv_vloxseg4ei16_v_i8m1
#define vloxseg5ei16_v_i8m1_ta __riscv_vloxseg5ei16_v_i8m1
#define vloxseg6ei16_v_i8m1_ta __riscv_vloxseg6ei16_v_i8m1
#define vloxseg7ei16_v_i8m1_ta __riscv_vloxseg7ei16_v_i8m1
#define vloxseg8ei16_v_i8m1_ta __riscv_vloxseg8ei16_v_i8m1
#define vloxseg2ei16_v_i8m2_ta __riscv_vloxseg2ei16_v_i8m2
#define vloxseg3ei16_v_i8m2_ta __riscv_vloxseg3ei16_v_i8m2
#define vloxseg4ei16_v_i8m2_ta __riscv_vloxseg4ei16_v_i8m2
#define vloxseg2ei16_v_i8m4_ta __riscv_vloxseg2ei16_v_i8m4
#define vloxseg2ei32_v_i8mf8_ta __riscv_vloxseg2ei32_v_i8mf8
#define vloxseg3ei32_v_i8mf8_ta __riscv_vloxseg3ei32_v_i8mf8
#define vloxseg4ei32_v_i8mf8_ta __riscv_vloxseg4ei32_v_i8mf8
#define vloxseg5ei32_v_i8mf8_ta __riscv_vloxseg5ei32_v_i8mf8
#define vloxseg6ei32_v_i8mf8_ta __riscv_vloxseg6ei32_v_i8mf8
#define vloxseg7ei32_v_i8mf8_ta __riscv_vloxseg7ei32_v_i8mf8
#define vloxseg8ei32_v_i8mf8_ta __riscv_vloxseg8ei32_v_i8mf8
#define vloxseg2ei32_v_i8mf4_ta __riscv_vloxseg2ei32_v_i8mf4
#define vloxseg3ei32_v_i8mf4_ta __riscv_vloxseg3ei32_v_i8mf4
#define vloxseg4ei32_v_i8mf4_ta __riscv_vloxseg4ei32_v_i8mf4
#define vloxseg5ei32_v_i8mf4_ta __riscv_vloxseg5ei32_v_i8mf4
#define vloxseg6ei32_v_i8mf4_ta __riscv_vloxseg6ei32_v_i8mf4
#define vloxseg7ei32_v_i8mf4_ta __riscv_vloxseg7ei32_v_i8mf4
#define vloxseg8ei32_v_i8mf4_ta __riscv_vloxseg8ei32_v_i8mf4
#define vloxseg2ei32_v_i8mf2_ta __riscv_vloxseg2ei32_v_i8mf2
#define vloxseg3ei32_v_i8mf2_ta __riscv_vloxseg3ei32_v_i8mf2
#define vloxseg4ei32_v_i8mf2_ta __riscv_vloxseg4ei32_v_i8mf2
#define vloxseg5ei32_v_i8mf2_ta __riscv_vloxseg5ei32_v_i8mf2
#define vloxseg6ei32_v_i8mf2_ta __riscv_vloxseg6ei32_v_i8mf2
#define vloxseg7ei32_v_i8mf2_ta __riscv_vloxseg7ei32_v_i8mf2
#define vloxseg8ei32_v_i8mf2_ta __riscv_vloxseg8ei32_v_i8mf2
#define vloxseg2ei32_v_i8m1_ta __riscv_vloxseg2ei32_v_i8m1
#define vloxseg3ei32_v_i8m1_ta __riscv_vloxseg3ei32_v_i8m1
#define vloxseg4ei32_v_i8m1_ta __riscv_vloxseg4ei32_v_i8m1
#define vloxseg5ei32_v_i8m1_ta __riscv_vloxseg5ei32_v_i8m1
#define vloxseg6ei32_v_i8m1_ta __riscv_vloxseg6ei32_v_i8m1
#define vloxseg7ei32_v_i8m1_ta __riscv_vloxseg7ei32_v_i8m1
#define vloxseg8ei32_v_i8m1_ta __riscv_vloxseg8ei32_v_i8m1
#define vloxseg2ei32_v_i8m2_ta __riscv_vloxseg2ei32_v_i8m2
#define vloxseg3ei32_v_i8m2_ta __riscv_vloxseg3ei32_v_i8m2
#define vloxseg4ei32_v_i8m2_ta __riscv_vloxseg4ei32_v_i8m2
#define vloxseg2ei64_v_i8mf8_ta __riscv_vloxseg2ei64_v_i8mf8
#define vloxseg3ei64_v_i8mf8_ta __riscv_vloxseg3ei64_v_i8mf8
#define vloxseg4ei64_v_i8mf8_ta __riscv_vloxseg4ei64_v_i8mf8
#define vloxseg5ei64_v_i8mf8_ta __riscv_vloxseg5ei64_v_i8mf8
#define vloxseg6ei64_v_i8mf8_ta __riscv_vloxseg6ei64_v_i8mf8
#define vloxseg7ei64_v_i8mf8_ta __riscv_vloxseg7ei64_v_i8mf8
#define vloxseg8ei64_v_i8mf8_ta __riscv_vloxseg8ei64_v_i8mf8
#define vloxseg2ei64_v_i8mf4_ta __riscv_vloxseg2ei64_v_i8mf4
#define vloxseg3ei64_v_i8mf4_ta __riscv_vloxseg3ei64_v_i8mf4
#define vloxseg4ei64_v_i8mf4_ta __riscv_vloxseg4ei64_v_i8mf4
#define vloxseg5ei64_v_i8mf4_ta __riscv_vloxseg5ei64_v_i8mf4
#define vloxseg6ei64_v_i8mf4_ta __riscv_vloxseg6ei64_v_i8mf4
#define vloxseg7ei64_v_i8mf4_ta __riscv_vloxseg7ei64_v_i8mf4
#define vloxseg8ei64_v_i8mf4_ta __riscv_vloxseg8ei64_v_i8mf4
#define vloxseg2ei64_v_i8mf2_ta __riscv_vloxseg2ei64_v_i8mf2
#define vloxseg3ei64_v_i8mf2_ta __riscv_vloxseg3ei64_v_i8mf2
#define vloxseg4ei64_v_i8mf2_ta __riscv_vloxseg4ei64_v_i8mf2
#define vloxseg5ei64_v_i8mf2_ta __riscv_vloxseg5ei64_v_i8mf2
#define vloxseg6ei64_v_i8mf2_ta __riscv_vloxseg6ei64_v_i8mf2
#define vloxseg7ei64_v_i8mf2_ta __riscv_vloxseg7ei64_v_i8mf2
#define vloxseg8ei64_v_i8mf2_ta __riscv_vloxseg8ei64_v_i8mf2
#define vloxseg2ei64_v_i8m1_ta __riscv_vloxseg2ei64_v_i8m1
#define vloxseg3ei64_v_i8m1_ta __riscv_vloxseg3ei64_v_i8m1
#define vloxseg4ei64_v_i8m1_ta __riscv_vloxseg4ei64_v_i8m1
#define vloxseg5ei64_v_i8m1_ta __riscv_vloxseg5ei64_v_i8m1
#define vloxseg6ei64_v_i8m1_ta __riscv_vloxseg6ei64_v_i8m1
#define vloxseg7ei64_v_i8m1_ta __riscv_vloxseg7ei64_v_i8m1
#define vloxseg8ei64_v_i8m1_ta __riscv_vloxseg8ei64_v_i8m1
#define vloxseg2ei8_v_i16mf4_ta __riscv_vloxseg2ei8_v_i16mf4
#define vloxseg3ei8_v_i16mf4_ta __riscv_vloxseg3ei8_v_i16mf4
#define vloxseg4ei8_v_i16mf4_ta __riscv_vloxseg4ei8_v_i16mf4
#define vloxseg5ei8_v_i16mf4_ta __riscv_vloxseg5ei8_v_i16mf4
#define vloxseg6ei8_v_i16mf4_ta __riscv_vloxseg6ei8_v_i16mf4
#define vloxseg7ei8_v_i16mf4_ta __riscv_vloxseg7ei8_v_i16mf4
#define vloxseg8ei8_v_i16mf4_ta __riscv_vloxseg8ei8_v_i16mf4
#define vloxseg2ei8_v_i16mf2_ta __riscv_vloxseg2ei8_v_i16mf2
#define vloxseg3ei8_v_i16mf2_ta __riscv_vloxseg3ei8_v_i16mf2
#define vloxseg4ei8_v_i16mf2_ta __riscv_vloxseg4ei8_v_i16mf2
#define vloxseg5ei8_v_i16mf2_ta __riscv_vloxseg5ei8_v_i16mf2
#define vloxseg6ei8_v_i16mf2_ta __riscv_vloxseg6ei8_v_i16mf2
#define vloxseg7ei8_v_i16mf2_ta __riscv_vloxseg7ei8_v_i16mf2
#define vloxseg8ei8_v_i16mf2_ta __riscv_vloxseg8ei8_v_i16mf2
#define vloxseg2ei8_v_i16m1_ta __riscv_vloxseg2ei8_v_i16m1
#define vloxseg3ei8_v_i16m1_ta __riscv_vloxseg3ei8_v_i16m1
#define vloxseg4ei8_v_i16m1_ta __riscv_vloxseg4ei8_v_i16m1
#define vloxseg5ei8_v_i16m1_ta __riscv_vloxseg5ei8_v_i16m1
#define vloxseg6ei8_v_i16m1_ta __riscv_vloxseg6ei8_v_i16m1
#define vloxseg7ei8_v_i16m1_ta __riscv_vloxseg7ei8_v_i16m1
#define vloxseg8ei8_v_i16m1_ta __riscv_vloxseg8ei8_v_i16m1
#define vloxseg2ei8_v_i16m2_ta __riscv_vloxseg2ei8_v_i16m2
#define vloxseg3ei8_v_i16m2_ta __riscv_vloxseg3ei8_v_i16m2
#define vloxseg4ei8_v_i16m2_ta __riscv_vloxseg4ei8_v_i16m2
#define vloxseg2ei8_v_i16m4_ta __riscv_vloxseg2ei8_v_i16m4
#define vloxseg2ei16_v_i16mf4_ta __riscv_vloxseg2ei16_v_i16mf4
#define vloxseg3ei16_v_i16mf4_ta __riscv_vloxseg3ei16_v_i16mf4
#define vloxseg4ei16_v_i16mf4_ta __riscv_vloxseg4ei16_v_i16mf4
#define vloxseg5ei16_v_i16mf4_ta __riscv_vloxseg5ei16_v_i16mf4
#define vloxseg6ei16_v_i16mf4_ta __riscv_vloxseg6ei16_v_i16mf4
#define vloxseg7ei16_v_i16mf4_ta __riscv_vloxseg7ei16_v_i16mf4
#define vloxseg8ei16_v_i16mf4_ta __riscv_vloxseg8ei16_v_i16mf4
#define vloxseg2ei16_v_i16mf2_ta __riscv_vloxseg2ei16_v_i16mf2
#define vloxseg3ei16_v_i16mf2_ta __riscv_vloxseg3ei16_v_i16mf2
#define vloxseg4ei16_v_i16mf2_ta __riscv_vloxseg4ei16_v_i16mf2
#define vloxseg5ei16_v_i16mf2_ta __riscv_vloxseg5ei16_v_i16mf2
#define vloxseg6ei16_v_i16mf2_ta __riscv_vloxseg6ei16_v_i16mf2
#define vloxseg7ei16_v_i16mf2_ta __riscv_vloxseg7ei16_v_i16mf2
#define vloxseg8ei16_v_i16mf2_ta __riscv_vloxseg8ei16_v_i16mf2
#define vloxseg2ei16_v_i16m1_ta __riscv_vloxseg2ei16_v_i16m1
#define vloxseg3ei16_v_i16m1_ta __riscv_vloxseg3ei16_v_i16m1
#define vloxseg4ei16_v_i16m1_ta __riscv_vloxseg4ei16_v_i16m1
#define vloxseg5ei16_v_i16m1_ta __riscv_vloxseg5ei16_v_i16m1
#define vloxseg6ei16_v_i16m1_ta __riscv_vloxseg6ei16_v_i16m1
#define vloxseg7ei16_v_i16m1_ta __riscv_vloxseg7ei16_v_i16m1
#define vloxseg8ei16_v_i16m1_ta __riscv_vloxseg8ei16_v_i16m1
#define vloxseg2ei16_v_i16m2_ta __riscv_vloxseg2ei16_v_i16m2
#define vloxseg3ei16_v_i16m2_ta __riscv_vloxseg3ei16_v_i16m2
#define vloxseg4ei16_v_i16m2_ta __riscv_vloxseg4ei16_v_i16m2
#define vloxseg2ei16_v_i16m4_ta __riscv_vloxseg2ei16_v_i16m4
#define vloxseg2ei32_v_i16mf4_ta __riscv_vloxseg2ei32_v_i16mf4
#define vloxseg3ei32_v_i16mf4_ta __riscv_vloxseg3ei32_v_i16mf4
#define vloxseg4ei32_v_i16mf4_ta __riscv_vloxseg4ei32_v_i16mf4
#define vloxseg5ei32_v_i16mf4_ta __riscv_vloxseg5ei32_v_i16mf4
#define vloxseg6ei32_v_i16mf4_ta __riscv_vloxseg6ei32_v_i16mf4
#define vloxseg7ei32_v_i16mf4_ta __riscv_vloxseg7ei32_v_i16mf4
#define vloxseg8ei32_v_i16mf4_ta __riscv_vloxseg8ei32_v_i16mf4
#define vloxseg2ei32_v_i16mf2_ta __riscv_vloxseg2ei32_v_i16mf2
#define vloxseg3ei32_v_i16mf2_ta __riscv_vloxseg3ei32_v_i16mf2
#define vloxseg4ei32_v_i16mf2_ta __riscv_vloxseg4ei32_v_i16mf2
#define vloxseg5ei32_v_i16mf2_ta __riscv_vloxseg5ei32_v_i16mf2
#define vloxseg6ei32_v_i16mf2_ta __riscv_vloxseg6ei32_v_i16mf2
#define vloxseg7ei32_v_i16mf2_ta __riscv_vloxseg7ei32_v_i16mf2
#define vloxseg8ei32_v_i16mf2_ta __riscv_vloxseg8ei32_v_i16mf2
#define vloxseg2ei32_v_i16m1_ta __riscv_vloxseg2ei32_v_i16m1
#define vloxseg3ei32_v_i16m1_ta __riscv_vloxseg3ei32_v_i16m1
#define vloxseg4ei32_v_i16m1_ta __riscv_vloxseg4ei32_v_i16m1
#define vloxseg5ei32_v_i16m1_ta __riscv_vloxseg5ei32_v_i16m1
#define vloxseg6ei32_v_i16m1_ta __riscv_vloxseg6ei32_v_i16m1
#define vloxseg7ei32_v_i16m1_ta __riscv_vloxseg7ei32_v_i16m1
#define vloxseg8ei32_v_i16m1_ta __riscv_vloxseg8ei32_v_i16m1
#define vloxseg2ei32_v_i16m2_ta __riscv_vloxseg2ei32_v_i16m2
#define vloxseg3ei32_v_i16m2_ta __riscv_vloxseg3ei32_v_i16m2
#define vloxseg4ei32_v_i16m2_ta __riscv_vloxseg4ei32_v_i16m2
#define vloxseg2ei32_v_i16m4_ta __riscv_vloxseg2ei32_v_i16m4
#define vloxseg2ei64_v_i16mf4_ta __riscv_vloxseg2ei64_v_i16mf4
#define vloxseg3ei64_v_i16mf4_ta __riscv_vloxseg3ei64_v_i16mf4
#define vloxseg4ei64_v_i16mf4_ta __riscv_vloxseg4ei64_v_i16mf4
#define vloxseg5ei64_v_i16mf4_ta __riscv_vloxseg5ei64_v_i16mf4
#define vloxseg6ei64_v_i16mf4_ta __riscv_vloxseg6ei64_v_i16mf4
#define vloxseg7ei64_v_i16mf4_ta __riscv_vloxseg7ei64_v_i16mf4
#define vloxseg8ei64_v_i16mf4_ta __riscv_vloxseg8ei64_v_i16mf4
#define vloxseg2ei64_v_i16mf2_ta __riscv_vloxseg2ei64_v_i16mf2
#define vloxseg3ei64_v_i16mf2_ta __riscv_vloxseg3ei64_v_i16mf2
#define vloxseg4ei64_v_i16mf2_ta __riscv_vloxseg4ei64_v_i16mf2
#define vloxseg5ei64_v_i16mf2_ta __riscv_vloxseg5ei64_v_i16mf2
#define vloxseg6ei64_v_i16mf2_ta __riscv_vloxseg6ei64_v_i16mf2
#define vloxseg7ei64_v_i16mf2_ta __riscv_vloxseg7ei64_v_i16mf2
#define vloxseg8ei64_v_i16mf2_ta __riscv_vloxseg8ei64_v_i16mf2
#define vloxseg2ei64_v_i16m1_ta __riscv_vloxseg2ei64_v_i16m1
#define vloxseg3ei64_v_i16m1_ta __riscv_vloxseg3ei64_v_i16m1
#define vloxseg4ei64_v_i16m1_ta __riscv_vloxseg4ei64_v_i16m1
#define vloxseg5ei64_v_i16m1_ta __riscv_vloxseg5ei64_v_i16m1
#define vloxseg6ei64_v_i16m1_ta __riscv_vloxseg6ei64_v_i16m1
#define vloxseg7ei64_v_i16m1_ta __riscv_vloxseg7ei64_v_i16m1
#define vloxseg8ei64_v_i16m1_ta __riscv_vloxseg8ei64_v_i16m1
#define vloxseg2ei64_v_i16m2_ta __riscv_vloxseg2ei64_v_i16m2
#define vloxseg3ei64_v_i16m2_ta __riscv_vloxseg3ei64_v_i16m2
#define vloxseg4ei64_v_i16m2_ta __riscv_vloxseg4ei64_v_i16m2
#define vloxseg2ei8_v_i32mf2_ta __riscv_vloxseg2ei8_v_i32mf2
#define vloxseg3ei8_v_i32mf2_ta __riscv_vloxseg3ei8_v_i32mf2
#define vloxseg4ei8_v_i32mf2_ta __riscv_vloxseg4ei8_v_i32mf2
#define vloxseg5ei8_v_i32mf2_ta __riscv_vloxseg5ei8_v_i32mf2
#define vloxseg6ei8_v_i32mf2_ta __riscv_vloxseg6ei8_v_i32mf2
#define vloxseg7ei8_v_i32mf2_ta __riscv_vloxseg7ei8_v_i32mf2
#define vloxseg8ei8_v_i32mf2_ta __riscv_vloxseg8ei8_v_i32mf2
#define vloxseg2ei8_v_i32m1_ta __riscv_vloxseg2ei8_v_i32m1
#define vloxseg3ei8_v_i32m1_ta __riscv_vloxseg3ei8_v_i32m1
#define vloxseg4ei8_v_i32m1_ta __riscv_vloxseg4ei8_v_i32m1
#define vloxseg5ei8_v_i32m1_ta __riscv_vloxseg5ei8_v_i32m1
#define vloxseg6ei8_v_i32m1_ta __riscv_vloxseg6ei8_v_i32m1
#define vloxseg7ei8_v_i32m1_ta __riscv_vloxseg7ei8_v_i32m1
#define vloxseg8ei8_v_i32m1_ta __riscv_vloxseg8ei8_v_i32m1
#define vloxseg2ei8_v_i32m2_ta __riscv_vloxseg2ei8_v_i32m2
#define vloxseg3ei8_v_i32m2_ta __riscv_vloxseg3ei8_v_i32m2
#define vloxseg4ei8_v_i32m2_ta __riscv_vloxseg4ei8_v_i32m2
#define vloxseg2ei8_v_i32m4_ta __riscv_vloxseg2ei8_v_i32m4
#define vloxseg2ei16_v_i32mf2_ta __riscv_vloxseg2ei16_v_i32mf2
#define vloxseg3ei16_v_i32mf2_ta __riscv_vloxseg3ei16_v_i32mf2
#define vloxseg4ei16_v_i32mf2_ta __riscv_vloxseg4ei16_v_i32mf2
#define vloxseg5ei16_v_i32mf2_ta __riscv_vloxseg5ei16_v_i32mf2
#define vloxseg6ei16_v_i32mf2_ta __riscv_vloxseg6ei16_v_i32mf2
#define vloxseg7ei16_v_i32mf2_ta __riscv_vloxseg7ei16_v_i32mf2
#define vloxseg8ei16_v_i32mf2_ta __riscv_vloxseg8ei16_v_i32mf2
#define vloxseg2ei16_v_i32m1_ta __riscv_vloxseg2ei16_v_i32m1
#define vloxseg3ei16_v_i32m1_ta __riscv_vloxseg3ei16_v_i32m1
#define vloxseg4ei16_v_i32m1_ta __riscv_vloxseg4ei16_v_i32m1
#define vloxseg5ei16_v_i32m1_ta __riscv_vloxseg5ei16_v_i32m1
#define vloxseg6ei16_v_i32m1_ta __riscv_vloxseg6ei16_v_i32m1
#define vloxseg7ei16_v_i32m1_ta __riscv_vloxseg7ei16_v_i32m1
#define vloxseg8ei16_v_i32m1_ta __riscv_vloxseg8ei16_v_i32m1
#define vloxseg2ei16_v_i32m2_ta __riscv_vloxseg2ei16_v_i32m2
#define vloxseg3ei16_v_i32m2_ta __riscv_vloxseg3ei16_v_i32m2
#define vloxseg4ei16_v_i32m2_ta __riscv_vloxseg4ei16_v_i32m2
#define vloxseg2ei16_v_i32m4_ta __riscv_vloxseg2ei16_v_i32m4
#define vloxseg2ei32_v_i32mf2_ta __riscv_vloxseg2ei32_v_i32mf2
#define vloxseg3ei32_v_i32mf2_ta __riscv_vloxseg3ei32_v_i32mf2
#define vloxseg4ei32_v_i32mf2_ta __riscv_vloxseg4ei32_v_i32mf2
#define vloxseg5ei32_v_i32mf2_ta __riscv_vloxseg5ei32_v_i32mf2
#define vloxseg6ei32_v_i32mf2_ta __riscv_vloxseg6ei32_v_i32mf2
#define vloxseg7ei32_v_i32mf2_ta __riscv_vloxseg7ei32_v_i32mf2
#define vloxseg8ei32_v_i32mf2_ta __riscv_vloxseg8ei32_v_i32mf2
#define vloxseg2ei32_v_i32m1_ta __riscv_vloxseg2ei32_v_i32m1
#define vloxseg3ei32_v_i32m1_ta __riscv_vloxseg3ei32_v_i32m1
#define vloxseg4ei32_v_i32m1_ta __riscv_vloxseg4ei32_v_i32m1
#define vloxseg5ei32_v_i32m1_ta __riscv_vloxseg5ei32_v_i32m1
#define vloxseg6ei32_v_i32m1_ta __riscv_vloxseg6ei32_v_i32m1
#define vloxseg7ei32_v_i32m1_ta __riscv_vloxseg7ei32_v_i32m1
#define vloxseg8ei32_v_i32m1_ta __riscv_vloxseg8ei32_v_i32m1
#define vloxseg2ei32_v_i32m2_ta __riscv_vloxseg2ei32_v_i32m2
#define vloxseg3ei32_v_i32m2_ta __riscv_vloxseg3ei32_v_i32m2
#define vloxseg4ei32_v_i32m2_ta __riscv_vloxseg4ei32_v_i32m2
#define vloxseg2ei32_v_i32m4_ta __riscv_vloxseg2ei32_v_i32m4
#define vloxseg2ei64_v_i32mf2_ta __riscv_vloxseg2ei64_v_i32mf2
#define vloxseg3ei64_v_i32mf2_ta __riscv_vloxseg3ei64_v_i32mf2
#define vloxseg4ei64_v_i32mf2_ta __riscv_vloxseg4ei64_v_i32mf2
#define vloxseg5ei64_v_i32mf2_ta __riscv_vloxseg5ei64_v_i32mf2
#define vloxseg6ei64_v_i32mf2_ta __riscv_vloxseg6ei64_v_i32mf2
#define vloxseg7ei64_v_i32mf2_ta __riscv_vloxseg7ei64_v_i32mf2
#define vloxseg8ei64_v_i32mf2_ta __riscv_vloxseg8ei64_v_i32mf2
#define vloxseg2ei64_v_i32m1_ta __riscv_vloxseg2ei64_v_i32m1
#define vloxseg3ei64_v_i32m1_ta __riscv_vloxseg3ei64_v_i32m1
#define vloxseg4ei64_v_i32m1_ta __riscv_vloxseg4ei64_v_i32m1
#define vloxseg5ei64_v_i32m1_ta __riscv_vloxseg5ei64_v_i32m1
#define vloxseg6ei64_v_i32m1_ta __riscv_vloxseg6ei64_v_i32m1
#define vloxseg7ei64_v_i32m1_ta __riscv_vloxseg7ei64_v_i32m1
#define vloxseg8ei64_v_i32m1_ta __riscv_vloxseg8ei64_v_i32m1
#define vloxseg2ei64_v_i32m2_ta __riscv_vloxseg2ei64_v_i32m2
#define vloxseg3ei64_v_i32m2_ta __riscv_vloxseg3ei64_v_i32m2
#define vloxseg4ei64_v_i32m2_ta __riscv_vloxseg4ei64_v_i32m2
#define vloxseg2ei64_v_i32m4_ta __riscv_vloxseg2ei64_v_i32m4
#define vloxseg2ei8_v_i64m1_ta __riscv_vloxseg2ei8_v_i64m1
#define vloxseg3ei8_v_i64m1_ta __riscv_vloxseg3ei8_v_i64m1
#define vloxseg4ei8_v_i64m1_ta __riscv_vloxseg4ei8_v_i64m1
#define vloxseg5ei8_v_i64m1_ta __riscv_vloxseg5ei8_v_i64m1
#define vloxseg6ei8_v_i64m1_ta __riscv_vloxseg6ei8_v_i64m1
#define vloxseg7ei8_v_i64m1_ta __riscv_vloxseg7ei8_v_i64m1
#define vloxseg8ei8_v_i64m1_ta __riscv_vloxseg8ei8_v_i64m1
#define vloxseg2ei8_v_i64m2_ta __riscv_vloxseg2ei8_v_i64m2
#define vloxseg3ei8_v_i64m2_ta __riscv_vloxseg3ei8_v_i64m2
#define vloxseg4ei8_v_i64m2_ta __riscv_vloxseg4ei8_v_i64m2
#define vloxseg2ei8_v_i64m4_ta __riscv_vloxseg2ei8_v_i64m4
#define vloxseg2ei16_v_i64m1_ta __riscv_vloxseg2ei16_v_i64m1
#define vloxseg3ei16_v_i64m1_ta __riscv_vloxseg3ei16_v_i64m1
#define vloxseg4ei16_v_i64m1_ta __riscv_vloxseg4ei16_v_i64m1
#define vloxseg5ei16_v_i64m1_ta __riscv_vloxseg5ei16_v_i64m1
#define vloxseg6ei16_v_i64m1_ta __riscv_vloxseg6ei16_v_i64m1
#define vloxseg7ei16_v_i64m1_ta __riscv_vloxseg7ei16_v_i64m1
#define vloxseg8ei16_v_i64m1_ta __riscv_vloxseg8ei16_v_i64m1
#define vloxseg2ei16_v_i64m2_ta __riscv_vloxseg2ei16_v_i64m2
#define vloxseg3ei16_v_i64m2_ta __riscv_vloxseg3ei16_v_i64m2
#define vloxseg4ei16_v_i64m2_ta __riscv_vloxseg4ei16_v_i64m2
#define vloxseg2ei16_v_i64m4_ta __riscv_vloxseg2ei16_v_i64m4
#define vloxseg2ei32_v_i64m1_ta __riscv_vloxseg2ei32_v_i64m1
#define vloxseg3ei32_v_i64m1_ta __riscv_vloxseg3ei32_v_i64m1
#define vloxseg4ei32_v_i64m1_ta __riscv_vloxseg4ei32_v_i64m1
#define vloxseg5ei32_v_i64m1_ta __riscv_vloxseg5ei32_v_i64m1
#define vloxseg6ei32_v_i64m1_ta __riscv_vloxseg6ei32_v_i64m1
#define vloxseg7ei32_v_i64m1_ta __riscv_vloxseg7ei32_v_i64m1
#define vloxseg8ei32_v_i64m1_ta __riscv_vloxseg8ei32_v_i64m1
#define vloxseg2ei32_v_i64m2_ta __riscv_vloxseg2ei32_v_i64m2
#define vloxseg3ei32_v_i64m2_ta __riscv_vloxseg3ei32_v_i64m2
#define vloxseg4ei32_v_i64m2_ta __riscv_vloxseg4ei32_v_i64m2
#define vloxseg2ei32_v_i64m4_ta __riscv_vloxseg2ei32_v_i64m4
#define vloxseg2ei64_v_i64m1_ta __riscv_vloxseg2ei64_v_i64m1
#define vloxseg3ei64_v_i64m1_ta __riscv_vloxseg3ei64_v_i64m1
#define vloxseg4ei64_v_i64m1_ta __riscv_vloxseg4ei64_v_i64m1
#define vloxseg5ei64_v_i64m1_ta __riscv_vloxseg5ei64_v_i64m1
#define vloxseg6ei64_v_i64m1_ta __riscv_vloxseg6ei64_v_i64m1
#define vloxseg7ei64_v_i64m1_ta __riscv_vloxseg7ei64_v_i64m1
#define vloxseg8ei64_v_i64m1_ta __riscv_vloxseg8ei64_v_i64m1
#define vloxseg2ei64_v_i64m2_ta __riscv_vloxseg2ei64_v_i64m2
#define vloxseg3ei64_v_i64m2_ta __riscv_vloxseg3ei64_v_i64m2
#define vloxseg4ei64_v_i64m2_ta __riscv_vloxseg4ei64_v_i64m2
#define vloxseg2ei64_v_i64m4_ta __riscv_vloxseg2ei64_v_i64m4
#define vluxseg2ei8_v_i8mf8_ta __riscv_vluxseg2ei8_v_i8mf8
#define vluxseg3ei8_v_i8mf8_ta __riscv_vluxseg3ei8_v_i8mf8
#define vluxseg4ei8_v_i8mf8_ta __riscv_vluxseg4ei8_v_i8mf8
#define vluxseg5ei8_v_i8mf8_ta __riscv_vluxseg5ei8_v_i8mf8
#define vluxseg6ei8_v_i8mf8_ta __riscv_vluxseg6ei8_v_i8mf8
#define vluxseg7ei8_v_i8mf8_ta __riscv_vluxseg7ei8_v_i8mf8
#define vluxseg8ei8_v_i8mf8_ta __riscv_vluxseg8ei8_v_i8mf8
#define vluxseg2ei8_v_i8mf4_ta __riscv_vluxseg2ei8_v_i8mf4
#define vluxseg3ei8_v_i8mf4_ta __riscv_vluxseg3ei8_v_i8mf4
#define vluxseg4ei8_v_i8mf4_ta __riscv_vluxseg4ei8_v_i8mf4
#define vluxseg5ei8_v_i8mf4_ta __riscv_vluxseg5ei8_v_i8mf4
#define vluxseg6ei8_v_i8mf4_ta __riscv_vluxseg6ei8_v_i8mf4
#define vluxseg7ei8_v_i8mf4_ta __riscv_vluxseg7ei8_v_i8mf4
#define vluxseg8ei8_v_i8mf4_ta __riscv_vluxseg8ei8_v_i8mf4
#define vluxseg2ei8_v_i8mf2_ta __riscv_vluxseg2ei8_v_i8mf2
#define vluxseg3ei8_v_i8mf2_ta __riscv_vluxseg3ei8_v_i8mf2
#define vluxseg4ei8_v_i8mf2_ta __riscv_vluxseg4ei8_v_i8mf2
#define vluxseg5ei8_v_i8mf2_ta __riscv_vluxseg5ei8_v_i8mf2
#define vluxseg6ei8_v_i8mf2_ta __riscv_vluxseg6ei8_v_i8mf2
#define vluxseg7ei8_v_i8mf2_ta __riscv_vluxseg7ei8_v_i8mf2
#define vluxseg8ei8_v_i8mf2_ta __riscv_vluxseg8ei8_v_i8mf2
#define vluxseg2ei8_v_i8m1_ta __riscv_vluxseg2ei8_v_i8m1
#define vluxseg3ei8_v_i8m1_ta __riscv_vluxseg3ei8_v_i8m1
#define vluxseg4ei8_v_i8m1_ta __riscv_vluxseg4ei8_v_i8m1
#define vluxseg5ei8_v_i8m1_ta __riscv_vluxseg5ei8_v_i8m1
#define vluxseg6ei8_v_i8m1_ta __riscv_vluxseg6ei8_v_i8m1
#define vluxseg7ei8_v_i8m1_ta __riscv_vluxseg7ei8_v_i8m1
#define vluxseg8ei8_v_i8m1_ta __riscv_vluxseg8ei8_v_i8m1
#define vluxseg2ei8_v_i8m2_ta __riscv_vluxseg2ei8_v_i8m2
#define vluxseg3ei8_v_i8m2_ta __riscv_vluxseg3ei8_v_i8m2
#define vluxseg4ei8_v_i8m2_ta __riscv_vluxseg4ei8_v_i8m2
#define vluxseg2ei8_v_i8m4_ta __riscv_vluxseg2ei8_v_i8m4
#define vluxseg2ei16_v_i8mf8_ta __riscv_vluxseg2ei16_v_i8mf8
#define vluxseg3ei16_v_i8mf8_ta __riscv_vluxseg3ei16_v_i8mf8
#define vluxseg4ei16_v_i8mf8_ta __riscv_vluxseg4ei16_v_i8mf8
#define vluxseg5ei16_v_i8mf8_ta __riscv_vluxseg5ei16_v_i8mf8
#define vluxseg6ei16_v_i8mf8_ta __riscv_vluxseg6ei16_v_i8mf8
#define vluxseg7ei16_v_i8mf8_ta __riscv_vluxseg7ei16_v_i8mf8
#define vluxseg8ei16_v_i8mf8_ta __riscv_vluxseg8ei16_v_i8mf8
#define vluxseg2ei16_v_i8mf4_ta __riscv_vluxseg2ei16_v_i8mf4
#define vluxseg3ei16_v_i8mf4_ta __riscv_vluxseg3ei16_v_i8mf4
#define vluxseg4ei16_v_i8mf4_ta __riscv_vluxseg4ei16_v_i8mf4
#define vluxseg5ei16_v_i8mf4_ta __riscv_vluxseg5ei16_v_i8mf4
#define vluxseg6ei16_v_i8mf4_ta __riscv_vluxseg6ei16_v_i8mf4
#define vluxseg7ei16_v_i8mf4_ta __riscv_vluxseg7ei16_v_i8mf4
#define vluxseg8ei16_v_i8mf4_ta __riscv_vluxseg8ei16_v_i8mf4
#define vluxseg2ei16_v_i8mf2_ta __riscv_vluxseg2ei16_v_i8mf2
#define vluxseg3ei16_v_i8mf2_ta __riscv_vluxseg3ei16_v_i8mf2
#define vluxseg4ei16_v_i8mf2_ta __riscv_vluxseg4ei16_v_i8mf2
#define vluxseg5ei16_v_i8mf2_ta __riscv_vluxseg5ei16_v_i8mf2
#define vluxseg6ei16_v_i8mf2_ta __riscv_vluxseg6ei16_v_i8mf2
#define vluxseg7ei16_v_i8mf2_ta __riscv_vluxseg7ei16_v_i8mf2
#define vluxseg8ei16_v_i8mf2_ta __riscv_vluxseg8ei16_v_i8mf2
#define vluxseg2ei16_v_i8m1_ta __riscv_vluxseg2ei16_v_i8m1
#define vluxseg3ei16_v_i8m1_ta __riscv_vluxseg3ei16_v_i8m1
#define vluxseg4ei16_v_i8m1_ta __riscv_vluxseg4ei16_v_i8m1
#define vluxseg5ei16_v_i8m1_ta __riscv_vluxseg5ei16_v_i8m1
#define vluxseg6ei16_v_i8m1_ta __riscv_vluxseg6ei16_v_i8m1
#define vluxseg7ei16_v_i8m1_ta __riscv_vluxseg7ei16_v_i8m1
#define vluxseg8ei16_v_i8m1_ta __riscv_vluxseg8ei16_v_i8m1
#define vluxseg2ei16_v_i8m2_ta __riscv_vluxseg2ei16_v_i8m2
#define vluxseg3ei16_v_i8m2_ta __riscv_vluxseg3ei16_v_i8m2
#define vluxseg4ei16_v_i8m2_ta __riscv_vluxseg4ei16_v_i8m2
#define vluxseg2ei16_v_i8m4_ta __riscv_vluxseg2ei16_v_i8m4
#define vluxseg2ei32_v_i8mf8_ta __riscv_vluxseg2ei32_v_i8mf8
#define vluxseg3ei32_v_i8mf8_ta __riscv_vluxseg3ei32_v_i8mf8
#define vluxseg4ei32_v_i8mf8_ta __riscv_vluxseg4ei32_v_i8mf8
#define vluxseg5ei32_v_i8mf8_ta __riscv_vluxseg5ei32_v_i8mf8
#define vluxseg6ei32_v_i8mf8_ta __riscv_vluxseg6ei32_v_i8mf8
#define vluxseg7ei32_v_i8mf8_ta __riscv_vluxseg7ei32_v_i8mf8
#define vluxseg8ei32_v_i8mf8_ta __riscv_vluxseg8ei32_v_i8mf8
#define vluxseg2ei32_v_i8mf4_ta __riscv_vluxseg2ei32_v_i8mf4
#define vluxseg3ei32_v_i8mf4_ta __riscv_vluxseg3ei32_v_i8mf4
#define vluxseg4ei32_v_i8mf4_ta __riscv_vluxseg4ei32_v_i8mf4
#define vluxseg5ei32_v_i8mf4_ta __riscv_vluxseg5ei32_v_i8mf4
#define vluxseg6ei32_v_i8mf4_ta __riscv_vluxseg6ei32_v_i8mf4
#define vluxseg7ei32_v_i8mf4_ta __riscv_vluxseg7ei32_v_i8mf4
#define vluxseg8ei32_v_i8mf4_ta __riscv_vluxseg8ei32_v_i8mf4
#define vluxseg2ei32_v_i8mf2_ta __riscv_vluxseg2ei32_v_i8mf2
#define vluxseg3ei32_v_i8mf2_ta __riscv_vluxseg3ei32_v_i8mf2
#define vluxseg4ei32_v_i8mf2_ta __riscv_vluxseg4ei32_v_i8mf2
#define vluxseg5ei32_v_i8mf2_ta __riscv_vluxseg5ei32_v_i8mf2
#define vluxseg6ei32_v_i8mf2_ta __riscv_vluxseg6ei32_v_i8mf2
#define vluxseg7ei32_v_i8mf2_ta __riscv_vluxseg7ei32_v_i8mf2
#define vluxseg8ei32_v_i8mf2_ta __riscv_vluxseg8ei32_v_i8mf2
#define vluxseg2ei32_v_i8m1_ta __riscv_vluxseg2ei32_v_i8m1
#define vluxseg3ei32_v_i8m1_ta __riscv_vluxseg3ei32_v_i8m1
#define vluxseg4ei32_v_i8m1_ta __riscv_vluxseg4ei32_v_i8m1
#define vluxseg5ei32_v_i8m1_ta __riscv_vluxseg5ei32_v_i8m1
#define vluxseg6ei32_v_i8m1_ta __riscv_vluxseg6ei32_v_i8m1
#define vluxseg7ei32_v_i8m1_ta __riscv_vluxseg7ei32_v_i8m1
#define vluxseg8ei32_v_i8m1_ta __riscv_vluxseg8ei32_v_i8m1
#define vluxseg2ei32_v_i8m2_ta __riscv_vluxseg2ei32_v_i8m2
#define vluxseg3ei32_v_i8m2_ta __riscv_vluxseg3ei32_v_i8m2
#define vluxseg4ei32_v_i8m2_ta __riscv_vluxseg4ei32_v_i8m2
#define vluxseg2ei64_v_i8mf8_ta __riscv_vluxseg2ei64_v_i8mf8
#define vluxseg3ei64_v_i8mf8_ta __riscv_vluxseg3ei64_v_i8mf8
#define vluxseg4ei64_v_i8mf8_ta __riscv_vluxseg4ei64_v_i8mf8
#define vluxseg5ei64_v_i8mf8_ta __riscv_vluxseg5ei64_v_i8mf8
#define vluxseg6ei64_v_i8mf8_ta __riscv_vluxseg6ei64_v_i8mf8
#define vluxseg7ei64_v_i8mf8_ta __riscv_vluxseg7ei64_v_i8mf8
#define vluxseg8ei64_v_i8mf8_ta __riscv_vluxseg8ei64_v_i8mf8
#define vluxseg2ei64_v_i8mf4_ta __riscv_vluxseg2ei64_v_i8mf4
#define vluxseg3ei64_v_i8mf4_ta __riscv_vluxseg3ei64_v_i8mf4
#define vluxseg4ei64_v_i8mf4_ta __riscv_vluxseg4ei64_v_i8mf4
#define vluxseg5ei64_v_i8mf4_ta __riscv_vluxseg5ei64_v_i8mf4
#define vluxseg6ei64_v_i8mf4_ta __riscv_vluxseg6ei64_v_i8mf4
#define vluxseg7ei64_v_i8mf4_ta __riscv_vluxseg7ei64_v_i8mf4
#define vluxseg8ei64_v_i8mf4_ta __riscv_vluxseg8ei64_v_i8mf4
#define vluxseg2ei64_v_i8mf2_ta __riscv_vluxseg2ei64_v_i8mf2
#define vluxseg3ei64_v_i8mf2_ta __riscv_vluxseg3ei64_v_i8mf2
#define vluxseg4ei64_v_i8mf2_ta __riscv_vluxseg4ei64_v_i8mf2
#define vluxseg5ei64_v_i8mf2_ta __riscv_vluxseg5ei64_v_i8mf2
#define vluxseg6ei64_v_i8mf2_ta __riscv_vluxseg6ei64_v_i8mf2
#define vluxseg7ei64_v_i8mf2_ta __riscv_vluxseg7ei64_v_i8mf2
#define vluxseg8ei64_v_i8mf2_ta __riscv_vluxseg8ei64_v_i8mf2
#define vluxseg2ei64_v_i8m1_ta __riscv_vluxseg2ei64_v_i8m1
#define vluxseg3ei64_v_i8m1_ta __riscv_vluxseg3ei64_v_i8m1
#define vluxseg4ei64_v_i8m1_ta __riscv_vluxseg4ei64_v_i8m1
#define vluxseg5ei64_v_i8m1_ta __riscv_vluxseg5ei64_v_i8m1
#define vluxseg6ei64_v_i8m1_ta __riscv_vluxseg6ei64_v_i8m1
#define vluxseg7ei64_v_i8m1_ta __riscv_vluxseg7ei64_v_i8m1
#define vluxseg8ei64_v_i8m1_ta __riscv_vluxseg8ei64_v_i8m1
#define vluxseg2ei8_v_i16mf4_ta __riscv_vluxseg2ei8_v_i16mf4
#define vluxseg3ei8_v_i16mf4_ta __riscv_vluxseg3ei8_v_i16mf4
#define vluxseg4ei8_v_i16mf4_ta __riscv_vluxseg4ei8_v_i16mf4
#define vluxseg5ei8_v_i16mf4_ta __riscv_vluxseg5ei8_v_i16mf4
#define vluxseg6ei8_v_i16mf4_ta __riscv_vluxseg6ei8_v_i16mf4
#define vluxseg7ei8_v_i16mf4_ta __riscv_vluxseg7ei8_v_i16mf4
#define vluxseg8ei8_v_i16mf4_ta __riscv_vluxseg8ei8_v_i16mf4
#define vluxseg2ei8_v_i16mf2_ta __riscv_vluxseg2ei8_v_i16mf2
#define vluxseg3ei8_v_i16mf2_ta __riscv_vluxseg3ei8_v_i16mf2
#define vluxseg4ei8_v_i16mf2_ta __riscv_vluxseg4ei8_v_i16mf2
#define vluxseg5ei8_v_i16mf2_ta __riscv_vluxseg5ei8_v_i16mf2
#define vluxseg6ei8_v_i16mf2_ta __riscv_vluxseg6ei8_v_i16mf2
#define vluxseg7ei8_v_i16mf2_ta __riscv_vluxseg7ei8_v_i16mf2
#define vluxseg8ei8_v_i16mf2_ta __riscv_vluxseg8ei8_v_i16mf2
#define vluxseg2ei8_v_i16m1_ta __riscv_vluxseg2ei8_v_i16m1
#define vluxseg3ei8_v_i16m1_ta __riscv_vluxseg3ei8_v_i16m1
#define vluxseg4ei8_v_i16m1_ta __riscv_vluxseg4ei8_v_i16m1
#define vluxseg5ei8_v_i16m1_ta __riscv_vluxseg5ei8_v_i16m1
#define vluxseg6ei8_v_i16m1_ta __riscv_vluxseg6ei8_v_i16m1
#define vluxseg7ei8_v_i16m1_ta __riscv_vluxseg7ei8_v_i16m1
#define vluxseg8ei8_v_i16m1_ta __riscv_vluxseg8ei8_v_i16m1
#define vluxseg2ei8_v_i16m2_ta __riscv_vluxseg2ei8_v_i16m2
#define vluxseg3ei8_v_i16m2_ta __riscv_vluxseg3ei8_v_i16m2
#define vluxseg4ei8_v_i16m2_ta __riscv_vluxseg4ei8_v_i16m2
#define vluxseg2ei8_v_i16m4_ta __riscv_vluxseg2ei8_v_i16m4
#define vluxseg2ei16_v_i16mf4_ta __riscv_vluxseg2ei16_v_i16mf4
#define vluxseg3ei16_v_i16mf4_ta __riscv_vluxseg3ei16_v_i16mf4
#define vluxseg4ei16_v_i16mf4_ta __riscv_vluxseg4ei16_v_i16mf4
#define vluxseg5ei16_v_i16mf4_ta __riscv_vluxseg5ei16_v_i16mf4
#define vluxseg6ei16_v_i16mf4_ta __riscv_vluxseg6ei16_v_i16mf4
#define vluxseg7ei16_v_i16mf4_ta __riscv_vluxseg7ei16_v_i16mf4
#define vluxseg8ei16_v_i16mf4_ta __riscv_vluxseg8ei16_v_i16mf4
#define vluxseg2ei16_v_i16mf2_ta __riscv_vluxseg2ei16_v_i16mf2
#define vluxseg3ei16_v_i16mf2_ta __riscv_vluxseg3ei16_v_i16mf2
#define vluxseg4ei16_v_i16mf2_ta __riscv_vluxseg4ei16_v_i16mf2
#define vluxseg5ei16_v_i16mf2_ta __riscv_vluxseg5ei16_v_i16mf2
#define vluxseg6ei16_v_i16mf2_ta __riscv_vluxseg6ei16_v_i16mf2
#define vluxseg7ei16_v_i16mf2_ta __riscv_vluxseg7ei16_v_i16mf2
#define vluxseg8ei16_v_i16mf2_ta __riscv_vluxseg8ei16_v_i16mf2
#define vluxseg2ei16_v_i16m1_ta __riscv_vluxseg2ei16_v_i16m1
#define vluxseg3ei16_v_i16m1_ta __riscv_vluxseg3ei16_v_i16m1
#define vluxseg4ei16_v_i16m1_ta __riscv_vluxseg4ei16_v_i16m1
#define vluxseg5ei16_v_i16m1_ta __riscv_vluxseg5ei16_v_i16m1
#define vluxseg6ei16_v_i16m1_ta __riscv_vluxseg6ei16_v_i16m1
#define vluxseg7ei16_v_i16m1_ta __riscv_vluxseg7ei16_v_i16m1
#define vluxseg8ei16_v_i16m1_ta __riscv_vluxseg8ei16_v_i16m1
#define vluxseg2ei16_v_i16m2_ta __riscv_vluxseg2ei16_v_i16m2
#define vluxseg3ei16_v_i16m2_ta __riscv_vluxseg3ei16_v_i16m2
#define vluxseg4ei16_v_i16m2_ta __riscv_vluxseg4ei16_v_i16m2
#define vluxseg2ei16_v_i16m4_ta __riscv_vluxseg2ei16_v_i16m4
#define vluxseg2ei32_v_i16mf4_ta __riscv_vluxseg2ei32_v_i16mf4
#define vluxseg3ei32_v_i16mf4_ta __riscv_vluxseg3ei32_v_i16mf4
#define vluxseg4ei32_v_i16mf4_ta __riscv_vluxseg4ei32_v_i16mf4
#define vluxseg5ei32_v_i16mf4_ta __riscv_vluxseg5ei32_v_i16mf4
#define vluxseg6ei32_v_i16mf4_ta __riscv_vluxseg6ei32_v_i16mf4
#define vluxseg7ei32_v_i16mf4_ta __riscv_vluxseg7ei32_v_i16mf4
#define vluxseg8ei32_v_i16mf4_ta __riscv_vluxseg8ei32_v_i16mf4
#define vluxseg2ei32_v_i16mf2_ta __riscv_vluxseg2ei32_v_i16mf2
#define vluxseg3ei32_v_i16mf2_ta __riscv_vluxseg3ei32_v_i16mf2
#define vluxseg4ei32_v_i16mf2_ta __riscv_vluxseg4ei32_v_i16mf2
#define vluxseg5ei32_v_i16mf2_ta __riscv_vluxseg5ei32_v_i16mf2
#define vluxseg6ei32_v_i16mf2_ta __riscv_vluxseg6ei32_v_i16mf2
#define vluxseg7ei32_v_i16mf2_ta __riscv_vluxseg7ei32_v_i16mf2
#define vluxseg8ei32_v_i16mf2_ta __riscv_vluxseg8ei32_v_i16mf2
#define vluxseg2ei32_v_i16m1_ta __riscv_vluxseg2ei32_v_i16m1
#define vluxseg3ei32_v_i16m1_ta __riscv_vluxseg3ei32_v_i16m1
#define vluxseg4ei32_v_i16m1_ta __riscv_vluxseg4ei32_v_i16m1
#define vluxseg5ei32_v_i16m1_ta __riscv_vluxseg5ei32_v_i16m1
#define vluxseg6ei32_v_i16m1_ta __riscv_vluxseg6ei32_v_i16m1
#define vluxseg7ei32_v_i16m1_ta __riscv_vluxseg7ei32_v_i16m1
#define vluxseg8ei32_v_i16m1_ta __riscv_vluxseg8ei32_v_i16m1
#define vluxseg2ei32_v_i16m2_ta __riscv_vluxseg2ei32_v_i16m2
#define vluxseg3ei32_v_i16m2_ta __riscv_vluxseg3ei32_v_i16m2
#define vluxseg4ei32_v_i16m2_ta __riscv_vluxseg4ei32_v_i16m2
#define vluxseg2ei32_v_i16m4_ta __riscv_vluxseg2ei32_v_i16m4
#define vluxseg2ei64_v_i16mf4_ta __riscv_vluxseg2ei64_v_i16mf4
#define vluxseg3ei64_v_i16mf4_ta __riscv_vluxseg3ei64_v_i16mf4
#define vluxseg4ei64_v_i16mf4_ta __riscv_vluxseg4ei64_v_i16mf4
#define vluxseg5ei64_v_i16mf4_ta __riscv_vluxseg5ei64_v_i16mf4
#define vluxseg6ei64_v_i16mf4_ta __riscv_vluxseg6ei64_v_i16mf4
#define vluxseg7ei64_v_i16mf4_ta __riscv_vluxseg7ei64_v_i16mf4
#define vluxseg8ei64_v_i16mf4_ta __riscv_vluxseg8ei64_v_i16mf4
#define vluxseg2ei64_v_i16mf2_ta __riscv_vluxseg2ei64_v_i16mf2
#define vluxseg3ei64_v_i16mf2_ta __riscv_vluxseg3ei64_v_i16mf2
#define vluxseg4ei64_v_i16mf2_ta __riscv_vluxseg4ei64_v_i16mf2
#define vluxseg5ei64_v_i16mf2_ta __riscv_vluxseg5ei64_v_i16mf2
#define vluxseg6ei64_v_i16mf2_ta __riscv_vluxseg6ei64_v_i16mf2
#define vluxseg7ei64_v_i16mf2_ta __riscv_vluxseg7ei64_v_i16mf2
#define vluxseg8ei64_v_i16mf2_ta __riscv_vluxseg8ei64_v_i16mf2
#define vluxseg2ei64_v_i16m1_ta __riscv_vluxseg2ei64_v_i16m1
#define vluxseg3ei64_v_i16m1_ta __riscv_vluxseg3ei64_v_i16m1
#define vluxseg4ei64_v_i16m1_ta __riscv_vluxseg4ei64_v_i16m1
#define vluxseg5ei64_v_i16m1_ta __riscv_vluxseg5ei64_v_i16m1
#define vluxseg6ei64_v_i16m1_ta __riscv_vluxseg6ei64_v_i16m1
#define vluxseg7ei64_v_i16m1_ta __riscv_vluxseg7ei64_v_i16m1
#define vluxseg8ei64_v_i16m1_ta __riscv_vluxseg8ei64_v_i16m1
#define vluxseg2ei64_v_i16m2_ta __riscv_vluxseg2ei64_v_i16m2
#define vluxseg3ei64_v_i16m2_ta __riscv_vluxseg3ei64_v_i16m2
#define vluxseg4ei64_v_i16m2_ta __riscv_vluxseg4ei64_v_i16m2
#define vluxseg2ei8_v_i32mf2_ta __riscv_vluxseg2ei8_v_i32mf2
#define vluxseg3ei8_v_i32mf2_ta __riscv_vluxseg3ei8_v_i32mf2
#define vluxseg4ei8_v_i32mf2_ta __riscv_vluxseg4ei8_v_i32mf2
#define vluxseg5ei8_v_i32mf2_ta __riscv_vluxseg5ei8_v_i32mf2
#define vluxseg6ei8_v_i32mf2_ta __riscv_vluxseg6ei8_v_i32mf2
#define vluxseg7ei8_v_i32mf2_ta __riscv_vluxseg7ei8_v_i32mf2
#define vluxseg8ei8_v_i32mf2_ta __riscv_vluxseg8ei8_v_i32mf2
#define vluxseg2ei8_v_i32m1_ta __riscv_vluxseg2ei8_v_i32m1
#define vluxseg3ei8_v_i32m1_ta __riscv_vluxseg3ei8_v_i32m1
#define vluxseg4ei8_v_i32m1_ta __riscv_vluxseg4ei8_v_i32m1
#define vluxseg5ei8_v_i32m1_ta __riscv_vluxseg5ei8_v_i32m1
#define vluxseg6ei8_v_i32m1_ta __riscv_vluxseg6ei8_v_i32m1
#define vluxseg7ei8_v_i32m1_ta __riscv_vluxseg7ei8_v_i32m1
#define vluxseg8ei8_v_i32m1_ta __riscv_vluxseg8ei8_v_i32m1
#define vluxseg2ei8_v_i32m2_ta __riscv_vluxseg2ei8_v_i32m2
#define vluxseg3ei8_v_i32m2_ta __riscv_vluxseg3ei8_v_i32m2
#define vluxseg4ei8_v_i32m2_ta __riscv_vluxseg4ei8_v_i32m2
#define vluxseg2ei8_v_i32m4_ta __riscv_vluxseg2ei8_v_i32m4
#define vluxseg2ei16_v_i32mf2_ta __riscv_vluxseg2ei16_v_i32mf2
#define vluxseg3ei16_v_i32mf2_ta __riscv_vluxseg3ei16_v_i32mf2
#define vluxseg4ei16_v_i32mf2_ta __riscv_vluxseg4ei16_v_i32mf2
#define vluxseg5ei16_v_i32mf2_ta __riscv_vluxseg5ei16_v_i32mf2
#define vluxseg6ei16_v_i32mf2_ta __riscv_vluxseg6ei16_v_i32mf2
#define vluxseg7ei16_v_i32mf2_ta __riscv_vluxseg7ei16_v_i32mf2
#define vluxseg8ei16_v_i32mf2_ta __riscv_vluxseg8ei16_v_i32mf2
#define vluxseg2ei16_v_i32m1_ta __riscv_vluxseg2ei16_v_i32m1
#define vluxseg3ei16_v_i32m1_ta __riscv_vluxseg3ei16_v_i32m1
#define vluxseg4ei16_v_i32m1_ta __riscv_vluxseg4ei16_v_i32m1
#define vluxseg5ei16_v_i32m1_ta __riscv_vluxseg5ei16_v_i32m1
#define vluxseg6ei16_v_i32m1_ta __riscv_vluxseg6ei16_v_i32m1
#define vluxseg7ei16_v_i32m1_ta __riscv_vluxseg7ei16_v_i32m1
#define vluxseg8ei16_v_i32m1_ta __riscv_vluxseg8ei16_v_i32m1
#define vluxseg2ei16_v_i32m2_ta __riscv_vluxseg2ei16_v_i32m2
#define vluxseg3ei16_v_i32m2_ta __riscv_vluxseg3ei16_v_i32m2
#define vluxseg4ei16_v_i32m2_ta __riscv_vluxseg4ei16_v_i32m2
#define vluxseg2ei16_v_i32m4_ta __riscv_vluxseg2ei16_v_i32m4
#define vluxseg2ei32_v_i32mf2_ta __riscv_vluxseg2ei32_v_i32mf2
#define vluxseg3ei32_v_i32mf2_ta __riscv_vluxseg3ei32_v_i32mf2
#define vluxseg4ei32_v_i32mf2_ta __riscv_vluxseg4ei32_v_i32mf2
#define vluxseg5ei32_v_i32mf2_ta __riscv_vluxseg5ei32_v_i32mf2
#define vluxseg6ei32_v_i32mf2_ta __riscv_vluxseg6ei32_v_i32mf2
#define vluxseg7ei32_v_i32mf2_ta __riscv_vluxseg7ei32_v_i32mf2
#define vluxseg8ei32_v_i32mf2_ta __riscv_vluxseg8ei32_v_i32mf2
#define vluxseg2ei32_v_i32m1_ta __riscv_vluxseg2ei32_v_i32m1
#define vluxseg3ei32_v_i32m1_ta __riscv_vluxseg3ei32_v_i32m1
#define vluxseg4ei32_v_i32m1_ta __riscv_vluxseg4ei32_v_i32m1
#define vluxseg5ei32_v_i32m1_ta __riscv_vluxseg5ei32_v_i32m1
#define vluxseg6ei32_v_i32m1_ta __riscv_vluxseg6ei32_v_i32m1
#define vluxseg7ei32_v_i32m1_ta __riscv_vluxseg7ei32_v_i32m1
#define vluxseg8ei32_v_i32m1_ta __riscv_vluxseg8ei32_v_i32m1
#define vluxseg2ei32_v_i32m2_ta __riscv_vluxseg2ei32_v_i32m2
#define vluxseg3ei32_v_i32m2_ta __riscv_vluxseg3ei32_v_i32m2
#define vluxseg4ei32_v_i32m2_ta __riscv_vluxseg4ei32_v_i32m2
#define vluxseg2ei32_v_i32m4_ta __riscv_vluxseg2ei32_v_i32m4
#define vluxseg2ei64_v_i32mf2_ta __riscv_vluxseg2ei64_v_i32mf2
#define vluxseg3ei64_v_i32mf2_ta __riscv_vluxseg3ei64_v_i32mf2
#define vluxseg4ei64_v_i32mf2_ta __riscv_vluxseg4ei64_v_i32mf2
#define vluxseg5ei64_v_i32mf2_ta __riscv_vluxseg5ei64_v_i32mf2
#define vluxseg6ei64_v_i32mf2_ta __riscv_vluxseg6ei64_v_i32mf2
#define vluxseg7ei64_v_i32mf2_ta __riscv_vluxseg7ei64_v_i32mf2
#define vluxseg8ei64_v_i32mf2_ta __riscv_vluxseg8ei64_v_i32mf2
#define vluxseg2ei64_v_i32m1_ta __riscv_vluxseg2ei64_v_i32m1
#define vluxseg3ei64_v_i32m1_ta __riscv_vluxseg3ei64_v_i32m1
#define vluxseg4ei64_v_i32m1_ta __riscv_vluxseg4ei64_v_i32m1
#define vluxseg5ei64_v_i32m1_ta __riscv_vluxseg5ei64_v_i32m1
#define vluxseg6ei64_v_i32m1_ta __riscv_vluxseg6ei64_v_i32m1
#define vluxseg7ei64_v_i32m1_ta __riscv_vluxseg7ei64_v_i32m1
#define vluxseg8ei64_v_i32m1_ta __riscv_vluxseg8ei64_v_i32m1
#define vluxseg2ei64_v_i32m2_ta __riscv_vluxseg2ei64_v_i32m2
#define vluxseg3ei64_v_i32m2_ta __riscv_vluxseg3ei64_v_i32m2
#define vluxseg4ei64_v_i32m2_ta __riscv_vluxseg4ei64_v_i32m2
#define vluxseg2ei64_v_i32m4_ta __riscv_vluxseg2ei64_v_i32m4
#define vluxseg2ei8_v_i64m1_ta __riscv_vluxseg2ei8_v_i64m1
#define vluxseg3ei8_v_i64m1_ta __riscv_vluxseg3ei8_v_i64m1
#define vluxseg4ei8_v_i64m1_ta __riscv_vluxseg4ei8_v_i64m1
#define vluxseg5ei8_v_i64m1_ta __riscv_vluxseg5ei8_v_i64m1
#define vluxseg6ei8_v_i64m1_ta __riscv_vluxseg6ei8_v_i64m1
#define vluxseg7ei8_v_i64m1_ta __riscv_vluxseg7ei8_v_i64m1
#define vluxseg8ei8_v_i64m1_ta __riscv_vluxseg8ei8_v_i64m1
#define vluxseg2ei8_v_i64m2_ta __riscv_vluxseg2ei8_v_i64m2
#define vluxseg3ei8_v_i64m2_ta __riscv_vluxseg3ei8_v_i64m2
#define vluxseg4ei8_v_i64m2_ta __riscv_vluxseg4ei8_v_i64m2
#define vluxseg2ei8_v_i64m4_ta __riscv_vluxseg2ei8_v_i64m4
#define vluxseg2ei16_v_i64m1_ta __riscv_vluxseg2ei16_v_i64m1
#define vluxseg3ei16_v_i64m1_ta __riscv_vluxseg3ei16_v_i64m1
#define vluxseg4ei16_v_i64m1_ta __riscv_vluxseg4ei16_v_i64m1
#define vluxseg5ei16_v_i64m1_ta __riscv_vluxseg5ei16_v_i64m1
#define vluxseg6ei16_v_i64m1_ta __riscv_vluxseg6ei16_v_i64m1
#define vluxseg7ei16_v_i64m1_ta __riscv_vluxseg7ei16_v_i64m1
#define vluxseg8ei16_v_i64m1_ta __riscv_vluxseg8ei16_v_i64m1
#define vluxseg2ei16_v_i64m2_ta __riscv_vluxseg2ei16_v_i64m2
#define vluxseg3ei16_v_i64m2_ta __riscv_vluxseg3ei16_v_i64m2
#define vluxseg4ei16_v_i64m2_ta __riscv_vluxseg4ei16_v_i64m2
#define vluxseg2ei16_v_i64m4_ta __riscv_vluxseg2ei16_v_i64m4
#define vluxseg2ei32_v_i64m1_ta __riscv_vluxseg2ei32_v_i64m1
#define vluxseg3ei32_v_i64m1_ta __riscv_vluxseg3ei32_v_i64m1
#define vluxseg4ei32_v_i64m1_ta __riscv_vluxseg4ei32_v_i64m1
#define vluxseg5ei32_v_i64m1_ta __riscv_vluxseg5ei32_v_i64m1
#define vluxseg6ei32_v_i64m1_ta __riscv_vluxseg6ei32_v_i64m1
#define vluxseg7ei32_v_i64m1_ta __riscv_vluxseg7ei32_v_i64m1
#define vluxseg8ei32_v_i64m1_ta __riscv_vluxseg8ei32_v_i64m1
#define vluxseg2ei32_v_i64m2_ta __riscv_vluxseg2ei32_v_i64m2
#define vluxseg3ei32_v_i64m2_ta __riscv_vluxseg3ei32_v_i64m2
#define vluxseg4ei32_v_i64m2_ta __riscv_vluxseg4ei32_v_i64m2
#define vluxseg2ei32_v_i64m4_ta __riscv_vluxseg2ei32_v_i64m4
#define vluxseg2ei64_v_i64m1_ta __riscv_vluxseg2ei64_v_i64m1
#define vluxseg3ei64_v_i64m1_ta __riscv_vluxseg3ei64_v_i64m1
#define vluxseg4ei64_v_i64m1_ta __riscv_vluxseg4ei64_v_i64m1
#define vluxseg5ei64_v_i64m1_ta __riscv_vluxseg5ei64_v_i64m1
#define vluxseg6ei64_v_i64m1_ta __riscv_vluxseg6ei64_v_i64m1
#define vluxseg7ei64_v_i64m1_ta __riscv_vluxseg7ei64_v_i64m1
#define vluxseg8ei64_v_i64m1_ta __riscv_vluxseg8ei64_v_i64m1
#define vluxseg2ei64_v_i64m2_ta __riscv_vluxseg2ei64_v_i64m2
#define vluxseg3ei64_v_i64m2_ta __riscv_vluxseg3ei64_v_i64m2
#define vluxseg4ei64_v_i64m2_ta __riscv_vluxseg4ei64_v_i64m2
#define vluxseg2ei64_v_i64m4_ta __riscv_vluxseg2ei64_v_i64m4
#define vloxseg2ei8_v_u8mf8_ta __riscv_vloxseg2ei8_v_u8mf8
#define vloxseg3ei8_v_u8mf8_ta __riscv_vloxseg3ei8_v_u8mf8
#define vloxseg4ei8_v_u8mf8_ta __riscv_vloxseg4ei8_v_u8mf8
#define vloxseg5ei8_v_u8mf8_ta __riscv_vloxseg5ei8_v_u8mf8
#define vloxseg6ei8_v_u8mf8_ta __riscv_vloxseg6ei8_v_u8mf8
#define vloxseg7ei8_v_u8mf8_ta __riscv_vloxseg7ei8_v_u8mf8
#define vloxseg8ei8_v_u8mf8_ta __riscv_vloxseg8ei8_v_u8mf8
#define vloxseg2ei8_v_u8mf4_ta __riscv_vloxseg2ei8_v_u8mf4
#define vloxseg3ei8_v_u8mf4_ta __riscv_vloxseg3ei8_v_u8mf4
#define vloxseg4ei8_v_u8mf4_ta __riscv_vloxseg4ei8_v_u8mf4
#define vloxseg5ei8_v_u8mf4_ta __riscv_vloxseg5ei8_v_u8mf4
#define vloxseg6ei8_v_u8mf4_ta __riscv_vloxseg6ei8_v_u8mf4
#define vloxseg7ei8_v_u8mf4_ta __riscv_vloxseg7ei8_v_u8mf4
#define vloxseg8ei8_v_u8mf4_ta __riscv_vloxseg8ei8_v_u8mf4
#define vloxseg2ei8_v_u8mf2_ta __riscv_vloxseg2ei8_v_u8mf2
#define vloxseg3ei8_v_u8mf2_ta __riscv_vloxseg3ei8_v_u8mf2
#define vloxseg4ei8_v_u8mf2_ta __riscv_vloxseg4ei8_v_u8mf2
#define vloxseg5ei8_v_u8mf2_ta __riscv_vloxseg5ei8_v_u8mf2
#define vloxseg6ei8_v_u8mf2_ta __riscv_vloxseg6ei8_v_u8mf2
#define vloxseg7ei8_v_u8mf2_ta __riscv_vloxseg7ei8_v_u8mf2
#define vloxseg8ei8_v_u8mf2_ta __riscv_vloxseg8ei8_v_u8mf2
#define vloxseg2ei8_v_u8m1_ta __riscv_vloxseg2ei8_v_u8m1
#define vloxseg3ei8_v_u8m1_ta __riscv_vloxseg3ei8_v_u8m1
#define vloxseg4ei8_v_u8m1_ta __riscv_vloxseg4ei8_v_u8m1
#define vloxseg5ei8_v_u8m1_ta __riscv_vloxseg5ei8_v_u8m1
#define vloxseg6ei8_v_u8m1_ta __riscv_vloxseg6ei8_v_u8m1
#define vloxseg7ei8_v_u8m1_ta __riscv_vloxseg7ei8_v_u8m1
#define vloxseg8ei8_v_u8m1_ta __riscv_vloxseg8ei8_v_u8m1
#define vloxseg2ei8_v_u8m2_ta __riscv_vloxseg2ei8_v_u8m2
#define vloxseg3ei8_v_u8m2_ta __riscv_vloxseg3ei8_v_u8m2
#define vloxseg4ei8_v_u8m2_ta __riscv_vloxseg4ei8_v_u8m2
#define vloxseg2ei8_v_u8m4_ta __riscv_vloxseg2ei8_v_u8m4
#define vloxseg2ei16_v_u8mf8_ta __riscv_vloxseg2ei16_v_u8mf8
#define vloxseg3ei16_v_u8mf8_ta __riscv_vloxseg3ei16_v_u8mf8
#define vloxseg4ei16_v_u8mf8_ta __riscv_vloxseg4ei16_v_u8mf8
#define vloxseg5ei16_v_u8mf8_ta __riscv_vloxseg5ei16_v_u8mf8
#define vloxseg6ei16_v_u8mf8_ta __riscv_vloxseg6ei16_v_u8mf8
#define vloxseg7ei16_v_u8mf8_ta __riscv_vloxseg7ei16_v_u8mf8
#define vloxseg8ei16_v_u8mf8_ta __riscv_vloxseg8ei16_v_u8mf8
#define vloxseg2ei16_v_u8mf4_ta __riscv_vloxseg2ei16_v_u8mf4
#define vloxseg3ei16_v_u8mf4_ta __riscv_vloxseg3ei16_v_u8mf4
#define vloxseg4ei16_v_u8mf4_ta __riscv_vloxseg4ei16_v_u8mf4
#define vloxseg5ei16_v_u8mf4_ta __riscv_vloxseg5ei16_v_u8mf4
#define vloxseg6ei16_v_u8mf4_ta __riscv_vloxseg6ei16_v_u8mf4
#define vloxseg7ei16_v_u8mf4_ta __riscv_vloxseg7ei16_v_u8mf4
#define vloxseg8ei16_v_u8mf4_ta __riscv_vloxseg8ei16_v_u8mf4
#define vloxseg2ei16_v_u8mf2_ta __riscv_vloxseg2ei16_v_u8mf2
#define vloxseg3ei16_v_u8mf2_ta __riscv_vloxseg3ei16_v_u8mf2
#define vloxseg4ei16_v_u8mf2_ta __riscv_vloxseg4ei16_v_u8mf2
#define vloxseg5ei16_v_u8mf2_ta __riscv_vloxseg5ei16_v_u8mf2
#define vloxseg6ei16_v_u8mf2_ta __riscv_vloxseg6ei16_v_u8mf2
#define vloxseg7ei16_v_u8mf2_ta __riscv_vloxseg7ei16_v_u8mf2
#define vloxseg8ei16_v_u8mf2_ta __riscv_vloxseg8ei16_v_u8mf2
#define vloxseg2ei16_v_u8m1_ta __riscv_vloxseg2ei16_v_u8m1
#define vloxseg3ei16_v_u8m1_ta __riscv_vloxseg3ei16_v_u8m1
#define vloxseg4ei16_v_u8m1_ta __riscv_vloxseg4ei16_v_u8m1
#define vloxseg5ei16_v_u8m1_ta __riscv_vloxseg5ei16_v_u8m1
#define vloxseg6ei16_v_u8m1_ta __riscv_vloxseg6ei16_v_u8m1
#define vloxseg7ei16_v_u8m1_ta __riscv_vloxseg7ei16_v_u8m1
#define vloxseg8ei16_v_u8m1_ta __riscv_vloxseg8ei16_v_u8m1
#define vloxseg2ei16_v_u8m2_ta __riscv_vloxseg2ei16_v_u8m2
#define vloxseg3ei16_v_u8m2_ta __riscv_vloxseg3ei16_v_u8m2
#define vloxseg4ei16_v_u8m2_ta __riscv_vloxseg4ei16_v_u8m2
#define vloxseg2ei16_v_u8m4_ta __riscv_vloxseg2ei16_v_u8m4
#define vloxseg2ei32_v_u8mf8_ta __riscv_vloxseg2ei32_v_u8mf8
#define vloxseg3ei32_v_u8mf8_ta __riscv_vloxseg3ei32_v_u8mf8
#define vloxseg4ei32_v_u8mf8_ta __riscv_vloxseg4ei32_v_u8mf8
#define vloxseg5ei32_v_u8mf8_ta __riscv_vloxseg5ei32_v_u8mf8
#define vloxseg6ei32_v_u8mf8_ta __riscv_vloxseg6ei32_v_u8mf8
#define vloxseg7ei32_v_u8mf8_ta __riscv_vloxseg7ei32_v_u8mf8
#define vloxseg8ei32_v_u8mf8_ta __riscv_vloxseg8ei32_v_u8mf8
#define vloxseg2ei32_v_u8mf4_ta __riscv_vloxseg2ei32_v_u8mf4
#define vloxseg3ei32_v_u8mf4_ta __riscv_vloxseg3ei32_v_u8mf4
#define vloxseg4ei32_v_u8mf4_ta __riscv_vloxseg4ei32_v_u8mf4
#define vloxseg5ei32_v_u8mf4_ta __riscv_vloxseg5ei32_v_u8mf4
#define vloxseg6ei32_v_u8mf4_ta __riscv_vloxseg6ei32_v_u8mf4
#define vloxseg7ei32_v_u8mf4_ta __riscv_vloxseg7ei32_v_u8mf4
#define vloxseg8ei32_v_u8mf4_ta __riscv_vloxseg8ei32_v_u8mf4
#define vloxseg2ei32_v_u8mf2_ta __riscv_vloxseg2ei32_v_u8mf2
#define vloxseg3ei32_v_u8mf2_ta __riscv_vloxseg3ei32_v_u8mf2
#define vloxseg4ei32_v_u8mf2_ta __riscv_vloxseg4ei32_v_u8mf2
#define vloxseg5ei32_v_u8mf2_ta __riscv_vloxseg5ei32_v_u8mf2
#define vloxseg6ei32_v_u8mf2_ta __riscv_vloxseg6ei32_v_u8mf2
#define vloxseg7ei32_v_u8mf2_ta __riscv_vloxseg7ei32_v_u8mf2
#define vloxseg8ei32_v_u8mf2_ta __riscv_vloxseg8ei32_v_u8mf2
#define vloxseg2ei32_v_u8m1_ta __riscv_vloxseg2ei32_v_u8m1
#define vloxseg3ei32_v_u8m1_ta __riscv_vloxseg3ei32_v_u8m1
#define vloxseg4ei32_v_u8m1_ta __riscv_vloxseg4ei32_v_u8m1
#define vloxseg5ei32_v_u8m1_ta __riscv_vloxseg5ei32_v_u8m1
#define vloxseg6ei32_v_u8m1_ta __riscv_vloxseg6ei32_v_u8m1
#define vloxseg7ei32_v_u8m1_ta __riscv_vloxseg7ei32_v_u8m1
#define vloxseg8ei32_v_u8m1_ta __riscv_vloxseg8ei32_v_u8m1
#define vloxseg2ei32_v_u8m2_ta __riscv_vloxseg2ei32_v_u8m2
#define vloxseg3ei32_v_u8m2_ta __riscv_vloxseg3ei32_v_u8m2
#define vloxseg4ei32_v_u8m2_ta __riscv_vloxseg4ei32_v_u8m2
#define vloxseg2ei64_v_u8mf8_ta __riscv_vloxseg2ei64_v_u8mf8
#define vloxseg3ei64_v_u8mf8_ta __riscv_vloxseg3ei64_v_u8mf8
#define vloxseg4ei64_v_u8mf8_ta __riscv_vloxseg4ei64_v_u8mf8
#define vloxseg5ei64_v_u8mf8_ta __riscv_vloxseg5ei64_v_u8mf8
#define vloxseg6ei64_v_u8mf8_ta __riscv_vloxseg6ei64_v_u8mf8
#define vloxseg7ei64_v_u8mf8_ta __riscv_vloxseg7ei64_v_u8mf8
#define vloxseg8ei64_v_u8mf8_ta __riscv_vloxseg8ei64_v_u8mf8
#define vloxseg2ei64_v_u8mf4_ta __riscv_vloxseg2ei64_v_u8mf4
#define vloxseg3ei64_v_u8mf4_ta __riscv_vloxseg3ei64_v_u8mf4
#define vloxseg4ei64_v_u8mf4_ta __riscv_vloxseg4ei64_v_u8mf4
#define vloxseg5ei64_v_u8mf4_ta __riscv_vloxseg5ei64_v_u8mf4
#define vloxseg6ei64_v_u8mf4_ta __riscv_vloxseg6ei64_v_u8mf4
#define vloxseg7ei64_v_u8mf4_ta __riscv_vloxseg7ei64_v_u8mf4
#define vloxseg8ei64_v_u8mf4_ta __riscv_vloxseg8ei64_v_u8mf4
#define vloxseg2ei64_v_u8mf2_ta __riscv_vloxseg2ei64_v_u8mf2
#define vloxseg3ei64_v_u8mf2_ta __riscv_vloxseg3ei64_v_u8mf2
#define vloxseg4ei64_v_u8mf2_ta __riscv_vloxseg4ei64_v_u8mf2
#define vloxseg5ei64_v_u8mf2_ta __riscv_vloxseg5ei64_v_u8mf2
#define vloxseg6ei64_v_u8mf2_ta __riscv_vloxseg6ei64_v_u8mf2
#define vloxseg7ei64_v_u8mf2_ta __riscv_vloxseg7ei64_v_u8mf2
#define vloxseg8ei64_v_u8mf2_ta __riscv_vloxseg8ei64_v_u8mf2
#define vloxseg2ei64_v_u8m1_ta __riscv_vloxseg2ei64_v_u8m1
#define vloxseg3ei64_v_u8m1_ta __riscv_vloxseg3ei64_v_u8m1
#define vloxseg4ei64_v_u8m1_ta __riscv_vloxseg4ei64_v_u8m1
#define vloxseg5ei64_v_u8m1_ta __riscv_vloxseg5ei64_v_u8m1
#define vloxseg6ei64_v_u8m1_ta __riscv_vloxseg6ei64_v_u8m1
#define vloxseg7ei64_v_u8m1_ta __riscv_vloxseg7ei64_v_u8m1
#define vloxseg8ei64_v_u8m1_ta __riscv_vloxseg8ei64_v_u8m1
#define vloxseg2ei8_v_u16mf4_ta __riscv_vloxseg2ei8_v_u16mf4
#define vloxseg3ei8_v_u16mf4_ta __riscv_vloxseg3ei8_v_u16mf4
#define vloxseg4ei8_v_u16mf4_ta __riscv_vloxseg4ei8_v_u16mf4
#define vloxseg5ei8_v_u16mf4_ta __riscv_vloxseg5ei8_v_u16mf4
#define vloxseg6ei8_v_u16mf4_ta __riscv_vloxseg6ei8_v_u16mf4
#define vloxseg7ei8_v_u16mf4_ta __riscv_vloxseg7ei8_v_u16mf4
#define vloxseg8ei8_v_u16mf4_ta __riscv_vloxseg8ei8_v_u16mf4
#define vloxseg2ei8_v_u16mf2_ta __riscv_vloxseg2ei8_v_u16mf2
#define vloxseg3ei8_v_u16mf2_ta __riscv_vloxseg3ei8_v_u16mf2
#define vloxseg4ei8_v_u16mf2_ta __riscv_vloxseg4ei8_v_u16mf2
#define vloxseg5ei8_v_u16mf2_ta __riscv_vloxseg5ei8_v_u16mf2
#define vloxseg6ei8_v_u16mf2_ta __riscv_vloxseg6ei8_v_u16mf2
#define vloxseg7ei8_v_u16mf2_ta __riscv_vloxseg7ei8_v_u16mf2
#define vloxseg8ei8_v_u16mf2_ta __riscv_vloxseg8ei8_v_u16mf2
#define vloxseg2ei8_v_u16m1_ta __riscv_vloxseg2ei8_v_u16m1
#define vloxseg3ei8_v_u16m1_ta __riscv_vloxseg3ei8_v_u16m1
#define vloxseg4ei8_v_u16m1_ta __riscv_vloxseg4ei8_v_u16m1
#define vloxseg5ei8_v_u16m1_ta __riscv_vloxseg5ei8_v_u16m1
#define vloxseg6ei8_v_u16m1_ta __riscv_vloxseg6ei8_v_u16m1
#define vloxseg7ei8_v_u16m1_ta __riscv_vloxseg7ei8_v_u16m1
#define vloxseg8ei8_v_u16m1_ta __riscv_vloxseg8ei8_v_u16m1
#define vloxseg2ei8_v_u16m2_ta __riscv_vloxseg2ei8_v_u16m2
#define vloxseg3ei8_v_u16m2_ta __riscv_vloxseg3ei8_v_u16m2
#define vloxseg4ei8_v_u16m2_ta __riscv_vloxseg4ei8_v_u16m2
#define vloxseg2ei8_v_u16m4_ta __riscv_vloxseg2ei8_v_u16m4
#define vloxseg2ei16_v_u16mf4_ta __riscv_vloxseg2ei16_v_u16mf4
#define vloxseg3ei16_v_u16mf4_ta __riscv_vloxseg3ei16_v_u16mf4
#define vloxseg4ei16_v_u16mf4_ta __riscv_vloxseg4ei16_v_u16mf4
#define vloxseg5ei16_v_u16mf4_ta __riscv_vloxseg5ei16_v_u16mf4
#define vloxseg6ei16_v_u16mf4_ta __riscv_vloxseg6ei16_v_u16mf4
#define vloxseg7ei16_v_u16mf4_ta __riscv_vloxseg7ei16_v_u16mf4
#define vloxseg8ei16_v_u16mf4_ta __riscv_vloxseg8ei16_v_u16mf4
#define vloxseg2ei16_v_u16mf2_ta __riscv_vloxseg2ei16_v_u16mf2
#define vloxseg3ei16_v_u16mf2_ta __riscv_vloxseg3ei16_v_u16mf2
#define vloxseg4ei16_v_u16mf2_ta __riscv_vloxseg4ei16_v_u16mf2
#define vloxseg5ei16_v_u16mf2_ta __riscv_vloxseg5ei16_v_u16mf2
#define vloxseg6ei16_v_u16mf2_ta __riscv_vloxseg6ei16_v_u16mf2
#define vloxseg7ei16_v_u16mf2_ta __riscv_vloxseg7ei16_v_u16mf2
#define vloxseg8ei16_v_u16mf2_ta __riscv_vloxseg8ei16_v_u16mf2
#define vloxseg2ei16_v_u16m1_ta __riscv_vloxseg2ei16_v_u16m1
#define vloxseg3ei16_v_u16m1_ta __riscv_vloxseg3ei16_v_u16m1
#define vloxseg4ei16_v_u16m1_ta __riscv_vloxseg4ei16_v_u16m1
#define vloxseg5ei16_v_u16m1_ta __riscv_vloxseg5ei16_v_u16m1
#define vloxseg6ei16_v_u16m1_ta __riscv_vloxseg6ei16_v_u16m1
#define vloxseg7ei16_v_u16m1_ta __riscv_vloxseg7ei16_v_u16m1
#define vloxseg8ei16_v_u16m1_ta __riscv_vloxseg8ei16_v_u16m1
#define vloxseg2ei16_v_u16m2_ta __riscv_vloxseg2ei16_v_u16m2
#define vloxseg3ei16_v_u16m2_ta __riscv_vloxseg3ei16_v_u16m2
#define vloxseg4ei16_v_u16m2_ta __riscv_vloxseg4ei16_v_u16m2
#define vloxseg2ei16_v_u16m4_ta __riscv_vloxseg2ei16_v_u16m4
#define vloxseg2ei32_v_u16mf4_ta __riscv_vloxseg2ei32_v_u16mf4
#define vloxseg3ei32_v_u16mf4_ta __riscv_vloxseg3ei32_v_u16mf4
#define vloxseg4ei32_v_u16mf4_ta __riscv_vloxseg4ei32_v_u16mf4
#define vloxseg5ei32_v_u16mf4_ta __riscv_vloxseg5ei32_v_u16mf4
#define vloxseg6ei32_v_u16mf4_ta __riscv_vloxseg6ei32_v_u16mf4
#define vloxseg7ei32_v_u16mf4_ta __riscv_vloxseg7ei32_v_u16mf4
#define vloxseg8ei32_v_u16mf4_ta __riscv_vloxseg8ei32_v_u16mf4
#define vloxseg2ei32_v_u16mf2_ta __riscv_vloxseg2ei32_v_u16mf2
#define vloxseg3ei32_v_u16mf2_ta __riscv_vloxseg3ei32_v_u16mf2
#define vloxseg4ei32_v_u16mf2_ta __riscv_vloxseg4ei32_v_u16mf2
#define vloxseg5ei32_v_u16mf2_ta __riscv_vloxseg5ei32_v_u16mf2
#define vloxseg6ei32_v_u16mf2_ta __riscv_vloxseg6ei32_v_u16mf2
#define vloxseg7ei32_v_u16mf2_ta __riscv_vloxseg7ei32_v_u16mf2
#define vloxseg8ei32_v_u16mf2_ta __riscv_vloxseg8ei32_v_u16mf2
#define vloxseg2ei32_v_u16m1_ta __riscv_vloxseg2ei32_v_u16m1
#define vloxseg3ei32_v_u16m1_ta __riscv_vloxseg3ei32_v_u16m1
#define vloxseg4ei32_v_u16m1_ta __riscv_vloxseg4ei32_v_u16m1
#define vloxseg5ei32_v_u16m1_ta __riscv_vloxseg5ei32_v_u16m1
#define vloxseg6ei32_v_u16m1_ta __riscv_vloxseg6ei32_v_u16m1
#define vloxseg7ei32_v_u16m1_ta __riscv_vloxseg7ei32_v_u16m1
#define vloxseg8ei32_v_u16m1_ta __riscv_vloxseg8ei32_v_u16m1
#define vloxseg2ei32_v_u16m2_ta __riscv_vloxseg2ei32_v_u16m2
#define vloxseg3ei32_v_u16m2_ta __riscv_vloxseg3ei32_v_u16m2
#define vloxseg4ei32_v_u16m2_ta __riscv_vloxseg4ei32_v_u16m2
#define vloxseg2ei32_v_u16m4_ta __riscv_vloxseg2ei32_v_u16m4
#define vloxseg2ei64_v_u16mf4_ta __riscv_vloxseg2ei64_v_u16mf4
#define vloxseg3ei64_v_u16mf4_ta __riscv_vloxseg3ei64_v_u16mf4
#define vloxseg4ei64_v_u16mf4_ta __riscv_vloxseg4ei64_v_u16mf4
#define vloxseg5ei64_v_u16mf4_ta __riscv_vloxseg5ei64_v_u16mf4
#define vloxseg6ei64_v_u16mf4_ta __riscv_vloxseg6ei64_v_u16mf4
#define vloxseg7ei64_v_u16mf4_ta __riscv_vloxseg7ei64_v_u16mf4
#define vloxseg8ei64_v_u16mf4_ta __riscv_vloxseg8ei64_v_u16mf4
#define vloxseg2ei64_v_u16mf2_ta __riscv_vloxseg2ei64_v_u16mf2
#define vloxseg3ei64_v_u16mf2_ta __riscv_vloxseg3ei64_v_u16mf2
#define vloxseg4ei64_v_u16mf2_ta __riscv_vloxseg4ei64_v_u16mf2
#define vloxseg5ei64_v_u16mf2_ta __riscv_vloxseg5ei64_v_u16mf2
#define vloxseg6ei64_v_u16mf2_ta __riscv_vloxseg6ei64_v_u16mf2
#define vloxseg7ei64_v_u16mf2_ta __riscv_vloxseg7ei64_v_u16mf2
#define vloxseg8ei64_v_u16mf2_ta __riscv_vloxseg8ei64_v_u16mf2
#define vloxseg2ei64_v_u16m1_ta __riscv_vloxseg2ei64_v_u16m1
#define vloxseg3ei64_v_u16m1_ta __riscv_vloxseg3ei64_v_u16m1
#define vloxseg4ei64_v_u16m1_ta __riscv_vloxseg4ei64_v_u16m1
#define vloxseg5ei64_v_u16m1_ta __riscv_vloxseg5ei64_v_u16m1
#define vloxseg6ei64_v_u16m1_ta __riscv_vloxseg6ei64_v_u16m1
#define vloxseg7ei64_v_u16m1_ta __riscv_vloxseg7ei64_v_u16m1
#define vloxseg8ei64_v_u16m1_ta __riscv_vloxseg8ei64_v_u16m1
#define vloxseg2ei64_v_u16m2_ta __riscv_vloxseg2ei64_v_u16m2
#define vloxseg3ei64_v_u16m2_ta __riscv_vloxseg3ei64_v_u16m2
#define vloxseg4ei64_v_u16m2_ta __riscv_vloxseg4ei64_v_u16m2
#define vloxseg2ei8_v_u32mf2_ta __riscv_vloxseg2ei8_v_u32mf2
#define vloxseg3ei8_v_u32mf2_ta __riscv_vloxseg3ei8_v_u32mf2
#define vloxseg4ei8_v_u32mf2_ta __riscv_vloxseg4ei8_v_u32mf2
#define vloxseg5ei8_v_u32mf2_ta __riscv_vloxseg5ei8_v_u32mf2
#define vloxseg6ei8_v_u32mf2_ta __riscv_vloxseg6ei8_v_u32mf2
#define vloxseg7ei8_v_u32mf2_ta __riscv_vloxseg7ei8_v_u32mf2
#define vloxseg8ei8_v_u32mf2_ta __riscv_vloxseg8ei8_v_u32mf2
#define vloxseg2ei8_v_u32m1_ta __riscv_vloxseg2ei8_v_u32m1
#define vloxseg3ei8_v_u32m1_ta __riscv_vloxseg3ei8_v_u32m1
#define vloxseg4ei8_v_u32m1_ta __riscv_vloxseg4ei8_v_u32m1
#define vloxseg5ei8_v_u32m1_ta __riscv_vloxseg5ei8_v_u32m1
#define vloxseg6ei8_v_u32m1_ta __riscv_vloxseg6ei8_v_u32m1
#define vloxseg7ei8_v_u32m1_ta __riscv_vloxseg7ei8_v_u32m1
#define vloxseg8ei8_v_u32m1_ta __riscv_vloxseg8ei8_v_u32m1
#define vloxseg2ei8_v_u32m2_ta __riscv_vloxseg2ei8_v_u32m2
#define vloxseg3ei8_v_u32m2_ta __riscv_vloxseg3ei8_v_u32m2
#define vloxseg4ei8_v_u32m2_ta __riscv_vloxseg4ei8_v_u32m2
#define vloxseg2ei8_v_u32m4_ta __riscv_vloxseg2ei8_v_u32m4
#define vloxseg2ei16_v_u32mf2_ta __riscv_vloxseg2ei16_v_u32mf2
#define vloxseg3ei16_v_u32mf2_ta __riscv_vloxseg3ei16_v_u32mf2
#define vloxseg4ei16_v_u32mf2_ta __riscv_vloxseg4ei16_v_u32mf2
#define vloxseg5ei16_v_u32mf2_ta __riscv_vloxseg5ei16_v_u32mf2
#define vloxseg6ei16_v_u32mf2_ta __riscv_vloxseg6ei16_v_u32mf2
#define vloxseg7ei16_v_u32mf2_ta __riscv_vloxseg7ei16_v_u32mf2
#define vloxseg8ei16_v_u32mf2_ta __riscv_vloxseg8ei16_v_u32mf2
#define vloxseg2ei16_v_u32m1_ta __riscv_vloxseg2ei16_v_u32m1
#define vloxseg3ei16_v_u32m1_ta __riscv_vloxseg3ei16_v_u32m1
#define vloxseg4ei16_v_u32m1_ta __riscv_vloxseg4ei16_v_u32m1
#define vloxseg5ei16_v_u32m1_ta __riscv_vloxseg5ei16_v_u32m1
#define vloxseg6ei16_v_u32m1_ta __riscv_vloxseg6ei16_v_u32m1
#define vloxseg7ei16_v_u32m1_ta __riscv_vloxseg7ei16_v_u32m1
#define vloxseg8ei16_v_u32m1_ta __riscv_vloxseg8ei16_v_u32m1
#define vloxseg2ei16_v_u32m2_ta __riscv_vloxseg2ei16_v_u32m2
#define vloxseg3ei16_v_u32m2_ta __riscv_vloxseg3ei16_v_u32m2
#define vloxseg4ei16_v_u32m2_ta __riscv_vloxseg4ei16_v_u32m2
#define vloxseg2ei16_v_u32m4_ta __riscv_vloxseg2ei16_v_u32m4
#define vloxseg2ei32_v_u32mf2_ta __riscv_vloxseg2ei32_v_u32mf2
#define vloxseg3ei32_v_u32mf2_ta __riscv_vloxseg3ei32_v_u32mf2
#define vloxseg4ei32_v_u32mf2_ta __riscv_vloxseg4ei32_v_u32mf2
#define vloxseg5ei32_v_u32mf2_ta __riscv_vloxseg5ei32_v_u32mf2
#define vloxseg6ei32_v_u32mf2_ta __riscv_vloxseg6ei32_v_u32mf2
#define vloxseg7ei32_v_u32mf2_ta __riscv_vloxseg7ei32_v_u32mf2
#define vloxseg8ei32_v_u32mf2_ta __riscv_vloxseg8ei32_v_u32mf2
#define vloxseg2ei32_v_u32m1_ta __riscv_vloxseg2ei32_v_u32m1
#define vloxseg3ei32_v_u32m1_ta __riscv_vloxseg3ei32_v_u32m1
#define vloxseg4ei32_v_u32m1_ta __riscv_vloxseg4ei32_v_u32m1
#define vloxseg5ei32_v_u32m1_ta __riscv_vloxseg5ei32_v_u32m1
#define vloxseg6ei32_v_u32m1_ta __riscv_vloxseg6ei32_v_u32m1
#define vloxseg7ei32_v_u32m1_ta __riscv_vloxseg7ei32_v_u32m1
#define vloxseg8ei32_v_u32m1_ta __riscv_vloxseg8ei32_v_u32m1
#define vloxseg2ei32_v_u32m2_ta __riscv_vloxseg2ei32_v_u32m2
#define vloxseg3ei32_v_u32m2_ta __riscv_vloxseg3ei32_v_u32m2
#define vloxseg4ei32_v_u32m2_ta __riscv_vloxseg4ei32_v_u32m2
#define vloxseg2ei32_v_u32m4_ta __riscv_vloxseg2ei32_v_u32m4
#define vloxseg2ei64_v_u32mf2_ta __riscv_vloxseg2ei64_v_u32mf2
#define vloxseg3ei64_v_u32mf2_ta __riscv_vloxseg3ei64_v_u32mf2
#define vloxseg4ei64_v_u32mf2_ta __riscv_vloxseg4ei64_v_u32mf2
#define vloxseg5ei64_v_u32mf2_ta __riscv_vloxseg5ei64_v_u32mf2
#define vloxseg6ei64_v_u32mf2_ta __riscv_vloxseg6ei64_v_u32mf2
#define vloxseg7ei64_v_u32mf2_ta __riscv_vloxseg7ei64_v_u32mf2
#define vloxseg8ei64_v_u32mf2_ta __riscv_vloxseg8ei64_v_u32mf2
#define vloxseg2ei64_v_u32m1_ta __riscv_vloxseg2ei64_v_u32m1
#define vloxseg3ei64_v_u32m1_ta __riscv_vloxseg3ei64_v_u32m1
#define vloxseg4ei64_v_u32m1_ta __riscv_vloxseg4ei64_v_u32m1
#define vloxseg5ei64_v_u32m1_ta __riscv_vloxseg5ei64_v_u32m1
#define vloxseg6ei64_v_u32m1_ta __riscv_vloxseg6ei64_v_u32m1
#define vloxseg7ei64_v_u32m1_ta __riscv_vloxseg7ei64_v_u32m1
#define vloxseg8ei64_v_u32m1_ta __riscv_vloxseg8ei64_v_u32m1
#define vloxseg2ei64_v_u32m2_ta __riscv_vloxseg2ei64_v_u32m2
#define vloxseg3ei64_v_u32m2_ta __riscv_vloxseg3ei64_v_u32m2
#define vloxseg4ei64_v_u32m2_ta __riscv_vloxseg4ei64_v_u32m2
#define vloxseg2ei64_v_u32m4_ta __riscv_vloxseg2ei64_v_u32m4
#define vloxseg2ei8_v_u64m1_ta __riscv_vloxseg2ei8_v_u64m1
#define vloxseg3ei8_v_u64m1_ta __riscv_vloxseg3ei8_v_u64m1
#define vloxseg4ei8_v_u64m1_ta __riscv_vloxseg4ei8_v_u64m1
#define vloxseg5ei8_v_u64m1_ta __riscv_vloxseg5ei8_v_u64m1
#define vloxseg6ei8_v_u64m1_ta __riscv_vloxseg6ei8_v_u64m1
#define vloxseg7ei8_v_u64m1_ta __riscv_vloxseg7ei8_v_u64m1
#define vloxseg8ei8_v_u64m1_ta __riscv_vloxseg8ei8_v_u64m1
#define vloxseg2ei8_v_u64m2_ta __riscv_vloxseg2ei8_v_u64m2
#define vloxseg3ei8_v_u64m2_ta __riscv_vloxseg3ei8_v_u64m2
#define vloxseg4ei8_v_u64m2_ta __riscv_vloxseg4ei8_v_u64m2
#define vloxseg2ei8_v_u64m4_ta __riscv_vloxseg2ei8_v_u64m4
#define vloxseg2ei16_v_u64m1_ta __riscv_vloxseg2ei16_v_u64m1
#define vloxseg3ei16_v_u64m1_ta __riscv_vloxseg3ei16_v_u64m1
#define vloxseg4ei16_v_u64m1_ta __riscv_vloxseg4ei16_v_u64m1
#define vloxseg5ei16_v_u64m1_ta __riscv_vloxseg5ei16_v_u64m1
#define vloxseg6ei16_v_u64m1_ta __riscv_vloxseg6ei16_v_u64m1
#define vloxseg7ei16_v_u64m1_ta __riscv_vloxseg7ei16_v_u64m1
#define vloxseg8ei16_v_u64m1_ta __riscv_vloxseg8ei16_v_u64m1
#define vloxseg2ei16_v_u64m2_ta __riscv_vloxseg2ei16_v_u64m2
#define vloxseg3ei16_v_u64m2_ta __riscv_vloxseg3ei16_v_u64m2
#define vloxseg4ei16_v_u64m2_ta __riscv_vloxseg4ei16_v_u64m2
#define vloxseg2ei16_v_u64m4_ta __riscv_vloxseg2ei16_v_u64m4
#define vloxseg2ei32_v_u64m1_ta __riscv_vloxseg2ei32_v_u64m1
#define vloxseg3ei32_v_u64m1_ta __riscv_vloxseg3ei32_v_u64m1
#define vloxseg4ei32_v_u64m1_ta __riscv_vloxseg4ei32_v_u64m1
#define vloxseg5ei32_v_u64m1_ta __riscv_vloxseg5ei32_v_u64m1
#define vloxseg6ei32_v_u64m1_ta __riscv_vloxseg6ei32_v_u64m1
#define vloxseg7ei32_v_u64m1_ta __riscv_vloxseg7ei32_v_u64m1
#define vloxseg8ei32_v_u64m1_ta __riscv_vloxseg8ei32_v_u64m1
#define vloxseg2ei32_v_u64m2_ta __riscv_vloxseg2ei32_v_u64m2
#define vloxseg3ei32_v_u64m2_ta __riscv_vloxseg3ei32_v_u64m2
#define vloxseg4ei32_v_u64m2_ta __riscv_vloxseg4ei32_v_u64m2
#define vloxseg2ei32_v_u64m4_ta __riscv_vloxseg2ei32_v_u64m4
#define vloxseg2ei64_v_u64m1_ta __riscv_vloxseg2ei64_v_u64m1
#define vloxseg3ei64_v_u64m1_ta __riscv_vloxseg3ei64_v_u64m1
#define vloxseg4ei64_v_u64m1_ta __riscv_vloxseg4ei64_v_u64m1
#define vloxseg5ei64_v_u64m1_ta __riscv_vloxseg5ei64_v_u64m1
#define vloxseg6ei64_v_u64m1_ta __riscv_vloxseg6ei64_v_u64m1
#define vloxseg7ei64_v_u64m1_ta __riscv_vloxseg7ei64_v_u64m1
#define vloxseg8ei64_v_u64m1_ta __riscv_vloxseg8ei64_v_u64m1
#define vloxseg2ei64_v_u64m2_ta __riscv_vloxseg2ei64_v_u64m2
#define vloxseg3ei64_v_u64m2_ta __riscv_vloxseg3ei64_v_u64m2
#define vloxseg4ei64_v_u64m2_ta __riscv_vloxseg4ei64_v_u64m2
#define vloxseg2ei64_v_u64m4_ta __riscv_vloxseg2ei64_v_u64m4
#define vluxseg2ei8_v_u8mf8_ta __riscv_vluxseg2ei8_v_u8mf8
#define vluxseg3ei8_v_u8mf8_ta __riscv_vluxseg3ei8_v_u8mf8
#define vluxseg4ei8_v_u8mf8_ta __riscv_vluxseg4ei8_v_u8mf8
#define vluxseg5ei8_v_u8mf8_ta __riscv_vluxseg5ei8_v_u8mf8
#define vluxseg6ei8_v_u8mf8_ta __riscv_vluxseg6ei8_v_u8mf8
#define vluxseg7ei8_v_u8mf8_ta __riscv_vluxseg7ei8_v_u8mf8
#define vluxseg8ei8_v_u8mf8_ta __riscv_vluxseg8ei8_v_u8mf8
#define vluxseg2ei8_v_u8mf4_ta __riscv_vluxseg2ei8_v_u8mf4
#define vluxseg3ei8_v_u8mf4_ta __riscv_vluxseg3ei8_v_u8mf4
#define vluxseg4ei8_v_u8mf4_ta __riscv_vluxseg4ei8_v_u8mf4
#define vluxseg5ei8_v_u8mf4_ta __riscv_vluxseg5ei8_v_u8mf4
#define vluxseg6ei8_v_u8mf4_ta __riscv_vluxseg6ei8_v_u8mf4
#define vluxseg7ei8_v_u8mf4_ta __riscv_vluxseg7ei8_v_u8mf4
#define vluxseg8ei8_v_u8mf4_ta __riscv_vluxseg8ei8_v_u8mf4
#define vluxseg2ei8_v_u8mf2_ta __riscv_vluxseg2ei8_v_u8mf2
#define vluxseg3ei8_v_u8mf2_ta __riscv_vluxseg3ei8_v_u8mf2
#define vluxseg4ei8_v_u8mf2_ta __riscv_vluxseg4ei8_v_u8mf2
#define vluxseg5ei8_v_u8mf2_ta __riscv_vluxseg5ei8_v_u8mf2
#define vluxseg6ei8_v_u8mf2_ta __riscv_vluxseg6ei8_v_u8mf2
#define vluxseg7ei8_v_u8mf2_ta __riscv_vluxseg7ei8_v_u8mf2
#define vluxseg8ei8_v_u8mf2_ta __riscv_vluxseg8ei8_v_u8mf2
#define vluxseg2ei8_v_u8m1_ta __riscv_vluxseg2ei8_v_u8m1
#define vluxseg3ei8_v_u8m1_ta __riscv_vluxseg3ei8_v_u8m1
#define vluxseg4ei8_v_u8m1_ta __riscv_vluxseg4ei8_v_u8m1
#define vluxseg5ei8_v_u8m1_ta __riscv_vluxseg5ei8_v_u8m1
#define vluxseg6ei8_v_u8m1_ta __riscv_vluxseg6ei8_v_u8m1
#define vluxseg7ei8_v_u8m1_ta __riscv_vluxseg7ei8_v_u8m1
#define vluxseg8ei8_v_u8m1_ta __riscv_vluxseg8ei8_v_u8m1
#define vluxseg2ei8_v_u8m2_ta __riscv_vluxseg2ei8_v_u8m2
#define vluxseg3ei8_v_u8m2_ta __riscv_vluxseg3ei8_v_u8m2
#define vluxseg4ei8_v_u8m2_ta __riscv_vluxseg4ei8_v_u8m2
#define vluxseg2ei8_v_u8m4_ta __riscv_vluxseg2ei8_v_u8m4
#define vluxseg2ei16_v_u8mf8_ta __riscv_vluxseg2ei16_v_u8mf8
#define vluxseg3ei16_v_u8mf8_ta __riscv_vluxseg3ei16_v_u8mf8
#define vluxseg4ei16_v_u8mf8_ta __riscv_vluxseg4ei16_v_u8mf8
#define vluxseg5ei16_v_u8mf8_ta __riscv_vluxseg5ei16_v_u8mf8
#define vluxseg6ei16_v_u8mf8_ta __riscv_vluxseg6ei16_v_u8mf8
#define vluxseg7ei16_v_u8mf8_ta __riscv_vluxseg7ei16_v_u8mf8
#define vluxseg8ei16_v_u8mf8_ta __riscv_vluxseg8ei16_v_u8mf8
#define vluxseg2ei16_v_u8mf4_ta __riscv_vluxseg2ei16_v_u8mf4
#define vluxseg3ei16_v_u8mf4_ta __riscv_vluxseg3ei16_v_u8mf4
#define vluxseg4ei16_v_u8mf4_ta __riscv_vluxseg4ei16_v_u8mf4
#define vluxseg5ei16_v_u8mf4_ta __riscv_vluxseg5ei16_v_u8mf4
#define vluxseg6ei16_v_u8mf4_ta __riscv_vluxseg6ei16_v_u8mf4
#define vluxseg7ei16_v_u8mf4_ta __riscv_vluxseg7ei16_v_u8mf4
#define vluxseg8ei16_v_u8mf4_ta __riscv_vluxseg8ei16_v_u8mf4
#define vluxseg2ei16_v_u8mf2_ta __riscv_vluxseg2ei16_v_u8mf2
#define vluxseg3ei16_v_u8mf2_ta __riscv_vluxseg3ei16_v_u8mf2
#define vluxseg4ei16_v_u8mf2_ta __riscv_vluxseg4ei16_v_u8mf2
#define vluxseg5ei16_v_u8mf2_ta __riscv_vluxseg5ei16_v_u8mf2
#define vluxseg6ei16_v_u8mf2_ta __riscv_vluxseg6ei16_v_u8mf2
#define vluxseg7ei16_v_u8mf2_ta __riscv_vluxseg7ei16_v_u8mf2
#define vluxseg8ei16_v_u8mf2_ta __riscv_vluxseg8ei16_v_u8mf2
#define vluxseg2ei16_v_u8m1_ta __riscv_vluxseg2ei16_v_u8m1
#define vluxseg3ei16_v_u8m1_ta __riscv_vluxseg3ei16_v_u8m1
#define vluxseg4ei16_v_u8m1_ta __riscv_vluxseg4ei16_v_u8m1
#define vluxseg5ei16_v_u8m1_ta __riscv_vluxseg5ei16_v_u8m1
#define vluxseg6ei16_v_u8m1_ta __riscv_vluxseg6ei16_v_u8m1
#define vluxseg7ei16_v_u8m1_ta __riscv_vluxseg7ei16_v_u8m1
#define vluxseg8ei16_v_u8m1_ta __riscv_vluxseg8ei16_v_u8m1
#define vluxseg2ei16_v_u8m2_ta __riscv_vluxseg2ei16_v_u8m2
#define vluxseg3ei16_v_u8m2_ta __riscv_vluxseg3ei16_v_u8m2
#define vluxseg4ei16_v_u8m2_ta __riscv_vluxseg4ei16_v_u8m2
#define vluxseg2ei16_v_u8m4_ta __riscv_vluxseg2ei16_v_u8m4
#define vluxseg2ei32_v_u8mf8_ta __riscv_vluxseg2ei32_v_u8mf8
#define vluxseg3ei32_v_u8mf8_ta __riscv_vluxseg3ei32_v_u8mf8
#define vluxseg4ei32_v_u8mf8_ta __riscv_vluxseg4ei32_v_u8mf8
#define vluxseg5ei32_v_u8mf8_ta __riscv_vluxseg5ei32_v_u8mf8
#define vluxseg6ei32_v_u8mf8_ta __riscv_vluxseg6ei32_v_u8mf8
#define vluxseg7ei32_v_u8mf8_ta __riscv_vluxseg7ei32_v_u8mf8
#define vluxseg8ei32_v_u8mf8_ta __riscv_vluxseg8ei32_v_u8mf8
#define vluxseg2ei32_v_u8mf4_ta __riscv_vluxseg2ei32_v_u8mf4
#define vluxseg3ei32_v_u8mf4_ta __riscv_vluxseg3ei32_v_u8mf4
#define vluxseg4ei32_v_u8mf4_ta __riscv_vluxseg4ei32_v_u8mf4
#define vluxseg5ei32_v_u8mf4_ta __riscv_vluxseg5ei32_v_u8mf4
#define vluxseg6ei32_v_u8mf4_ta __riscv_vluxseg6ei32_v_u8mf4
#define vluxseg7ei32_v_u8mf4_ta __riscv_vluxseg7ei32_v_u8mf4
#define vluxseg8ei32_v_u8mf4_ta __riscv_vluxseg8ei32_v_u8mf4
#define vluxseg2ei32_v_u8mf2_ta __riscv_vluxseg2ei32_v_u8mf2
#define vluxseg3ei32_v_u8mf2_ta __riscv_vluxseg3ei32_v_u8mf2
#define vluxseg4ei32_v_u8mf2_ta __riscv_vluxseg4ei32_v_u8mf2
#define vluxseg5ei32_v_u8mf2_ta __riscv_vluxseg5ei32_v_u8mf2
#define vluxseg6ei32_v_u8mf2_ta __riscv_vluxseg6ei32_v_u8mf2
#define vluxseg7ei32_v_u8mf2_ta __riscv_vluxseg7ei32_v_u8mf2
#define vluxseg8ei32_v_u8mf2_ta __riscv_vluxseg8ei32_v_u8mf2
#define vluxseg2ei32_v_u8m1_ta __riscv_vluxseg2ei32_v_u8m1
#define vluxseg3ei32_v_u8m1_ta __riscv_vluxseg3ei32_v_u8m1
#define vluxseg4ei32_v_u8m1_ta __riscv_vluxseg4ei32_v_u8m1
#define vluxseg5ei32_v_u8m1_ta __riscv_vluxseg5ei32_v_u8m1
#define vluxseg6ei32_v_u8m1_ta __riscv_vluxseg6ei32_v_u8m1
#define vluxseg7ei32_v_u8m1_ta __riscv_vluxseg7ei32_v_u8m1
#define vluxseg8ei32_v_u8m1_ta __riscv_vluxseg8ei32_v_u8m1
#define vluxseg2ei32_v_u8m2_ta __riscv_vluxseg2ei32_v_u8m2
#define vluxseg3ei32_v_u8m2_ta __riscv_vluxseg3ei32_v_u8m2
#define vluxseg4ei32_v_u8m2_ta __riscv_vluxseg4ei32_v_u8m2
#define vluxseg2ei64_v_u8mf8_ta __riscv_vluxseg2ei64_v_u8mf8
#define vluxseg3ei64_v_u8mf8_ta __riscv_vluxseg3ei64_v_u8mf8
#define vluxseg4ei64_v_u8mf8_ta __riscv_vluxseg4ei64_v_u8mf8
#define vluxseg5ei64_v_u8mf8_ta __riscv_vluxseg5ei64_v_u8mf8
#define vluxseg6ei64_v_u8mf8_ta __riscv_vluxseg6ei64_v_u8mf8
#define vluxseg7ei64_v_u8mf8_ta __riscv_vluxseg7ei64_v_u8mf8
#define vluxseg8ei64_v_u8mf8_ta __riscv_vluxseg8ei64_v_u8mf8
#define vluxseg2ei64_v_u8mf4_ta __riscv_vluxseg2ei64_v_u8mf4
#define vluxseg3ei64_v_u8mf4_ta __riscv_vluxseg3ei64_v_u8mf4
#define vluxseg4ei64_v_u8mf4_ta __riscv_vluxseg4ei64_v_u8mf4
#define vluxseg5ei64_v_u8mf4_ta __riscv_vluxseg5ei64_v_u8mf4
#define vluxseg6ei64_v_u8mf4_ta __riscv_vluxseg6ei64_v_u8mf4
#define vluxseg7ei64_v_u8mf4_ta __riscv_vluxseg7ei64_v_u8mf4
#define vluxseg8ei64_v_u8mf4_ta __riscv_vluxseg8ei64_v_u8mf4
#define vluxseg2ei64_v_u8mf2_ta __riscv_vluxseg2ei64_v_u8mf2
#define vluxseg3ei64_v_u8mf2_ta __riscv_vluxseg3ei64_v_u8mf2
#define vluxseg4ei64_v_u8mf2_ta __riscv_vluxseg4ei64_v_u8mf2
#define vluxseg5ei64_v_u8mf2_ta __riscv_vluxseg5ei64_v_u8mf2
#define vluxseg6ei64_v_u8mf2_ta __riscv_vluxseg6ei64_v_u8mf2
#define vluxseg7ei64_v_u8mf2_ta __riscv_vluxseg7ei64_v_u8mf2
#define vluxseg8ei64_v_u8mf2_ta __riscv_vluxseg8ei64_v_u8mf2
#define vluxseg2ei64_v_u8m1_ta __riscv_vluxseg2ei64_v_u8m1
#define vluxseg3ei64_v_u8m1_ta __riscv_vluxseg3ei64_v_u8m1
#define vluxseg4ei64_v_u8m1_ta __riscv_vluxseg4ei64_v_u8m1
#define vluxseg5ei64_v_u8m1_ta __riscv_vluxseg5ei64_v_u8m1
#define vluxseg6ei64_v_u8m1_ta __riscv_vluxseg6ei64_v_u8m1
#define vluxseg7ei64_v_u8m1_ta __riscv_vluxseg7ei64_v_u8m1
#define vluxseg8ei64_v_u8m1_ta __riscv_vluxseg8ei64_v_u8m1
#define vluxseg2ei8_v_u16mf4_ta __riscv_vluxseg2ei8_v_u16mf4
#define vluxseg3ei8_v_u16mf4_ta __riscv_vluxseg3ei8_v_u16mf4
#define vluxseg4ei8_v_u16mf4_ta __riscv_vluxseg4ei8_v_u16mf4
#define vluxseg5ei8_v_u16mf4_ta __riscv_vluxseg5ei8_v_u16mf4
#define vluxseg6ei8_v_u16mf4_ta __riscv_vluxseg6ei8_v_u16mf4
#define vluxseg7ei8_v_u16mf4_ta __riscv_vluxseg7ei8_v_u16mf4
#define vluxseg8ei8_v_u16mf4_ta __riscv_vluxseg8ei8_v_u16mf4
#define vluxseg2ei8_v_u16mf2_ta __riscv_vluxseg2ei8_v_u16mf2
#define vluxseg3ei8_v_u16mf2_ta __riscv_vluxseg3ei8_v_u16mf2
#define vluxseg4ei8_v_u16mf2_ta __riscv_vluxseg4ei8_v_u16mf2
#define vluxseg5ei8_v_u16mf2_ta __riscv_vluxseg5ei8_v_u16mf2
#define vluxseg6ei8_v_u16mf2_ta __riscv_vluxseg6ei8_v_u16mf2
#define vluxseg7ei8_v_u16mf2_ta __riscv_vluxseg7ei8_v_u16mf2
#define vluxseg8ei8_v_u16mf2_ta __riscv_vluxseg8ei8_v_u16mf2
#define vluxseg2ei8_v_u16m1_ta __riscv_vluxseg2ei8_v_u16m1
#define vluxseg3ei8_v_u16m1_ta __riscv_vluxseg3ei8_v_u16m1
#define vluxseg4ei8_v_u16m1_ta __riscv_vluxseg4ei8_v_u16m1
#define vluxseg5ei8_v_u16m1_ta __riscv_vluxseg5ei8_v_u16m1
#define vluxseg6ei8_v_u16m1_ta __riscv_vluxseg6ei8_v_u16m1
#define vluxseg7ei8_v_u16m1_ta __riscv_vluxseg7ei8_v_u16m1
#define vluxseg8ei8_v_u16m1_ta __riscv_vluxseg8ei8_v_u16m1
#define vluxseg2ei8_v_u16m2_ta __riscv_vluxseg2ei8_v_u16m2
#define vluxseg3ei8_v_u16m2_ta __riscv_vluxseg3ei8_v_u16m2
#define vluxseg4ei8_v_u16m2_ta __riscv_vluxseg4ei8_v_u16m2
#define vluxseg2ei8_v_u16m4_ta __riscv_vluxseg2ei8_v_u16m4
#define vluxseg2ei16_v_u16mf4_ta __riscv_vluxseg2ei16_v_u16mf4
#define vluxseg3ei16_v_u16mf4_ta __riscv_vluxseg3ei16_v_u16mf4
#define vluxseg4ei16_v_u16mf4_ta __riscv_vluxseg4ei16_v_u16mf4
#define vluxseg5ei16_v_u16mf4_ta __riscv_vluxseg5ei16_v_u16mf4
#define vluxseg6ei16_v_u16mf4_ta __riscv_vluxseg6ei16_v_u16mf4
#define vluxseg7ei16_v_u16mf4_ta __riscv_vluxseg7ei16_v_u16mf4
#define vluxseg8ei16_v_u16mf4_ta __riscv_vluxseg8ei16_v_u16mf4
#define vluxseg2ei16_v_u16mf2_ta __riscv_vluxseg2ei16_v_u16mf2
#define vluxseg3ei16_v_u16mf2_ta __riscv_vluxseg3ei16_v_u16mf2
#define vluxseg4ei16_v_u16mf2_ta __riscv_vluxseg4ei16_v_u16mf2
#define vluxseg5ei16_v_u16mf2_ta __riscv_vluxseg5ei16_v_u16mf2
#define vluxseg6ei16_v_u16mf2_ta __riscv_vluxseg6ei16_v_u16mf2
#define vluxseg7ei16_v_u16mf2_ta __riscv_vluxseg7ei16_v_u16mf2
#define vluxseg8ei16_v_u16mf2_ta __riscv_vluxseg8ei16_v_u16mf2
#define vluxseg2ei16_v_u16m1_ta __riscv_vluxseg2ei16_v_u16m1
#define vluxseg3ei16_v_u16m1_ta __riscv_vluxseg3ei16_v_u16m1
#define vluxseg4ei16_v_u16m1_ta __riscv_vluxseg4ei16_v_u16m1
#define vluxseg5ei16_v_u16m1_ta __riscv_vluxseg5ei16_v_u16m1
#define vluxseg6ei16_v_u16m1_ta __riscv_vluxseg6ei16_v_u16m1
#define vluxseg7ei16_v_u16m1_ta __riscv_vluxseg7ei16_v_u16m1
#define vluxseg8ei16_v_u16m1_ta __riscv_vluxseg8ei16_v_u16m1
#define vluxseg2ei16_v_u16m2_ta __riscv_vluxseg2ei16_v_u16m2
#define vluxseg3ei16_v_u16m2_ta __riscv_vluxseg3ei16_v_u16m2
#define vluxseg4ei16_v_u16m2_ta __riscv_vluxseg4ei16_v_u16m2
#define vluxseg2ei16_v_u16m4_ta __riscv_vluxseg2ei16_v_u16m4
#define vluxseg2ei32_v_u16mf4_ta __riscv_vluxseg2ei32_v_u16mf4
#define vluxseg3ei32_v_u16mf4_ta __riscv_vluxseg3ei32_v_u16mf4
#define vluxseg4ei32_v_u16mf4_ta __riscv_vluxseg4ei32_v_u16mf4
#define vluxseg5ei32_v_u16mf4_ta __riscv_vluxseg5ei32_v_u16mf4
#define vluxseg6ei32_v_u16mf4_ta __riscv_vluxseg6ei32_v_u16mf4
#define vluxseg7ei32_v_u16mf4_ta __riscv_vluxseg7ei32_v_u16mf4
#define vluxseg8ei32_v_u16mf4_ta __riscv_vluxseg8ei32_v_u16mf4
#define vluxseg2ei32_v_u16mf2_ta __riscv_vluxseg2ei32_v_u16mf2
#define vluxseg3ei32_v_u16mf2_ta __riscv_vluxseg3ei32_v_u16mf2
#define vluxseg4ei32_v_u16mf2_ta __riscv_vluxseg4ei32_v_u16mf2
#define vluxseg5ei32_v_u16mf2_ta __riscv_vluxseg5ei32_v_u16mf2
#define vluxseg6ei32_v_u16mf2_ta __riscv_vluxseg6ei32_v_u16mf2
#define vluxseg7ei32_v_u16mf2_ta __riscv_vluxseg7ei32_v_u16mf2
#define vluxseg8ei32_v_u16mf2_ta __riscv_vluxseg8ei32_v_u16mf2
#define vluxseg2ei32_v_u16m1_ta __riscv_vluxseg2ei32_v_u16m1
#define vluxseg3ei32_v_u16m1_ta __riscv_vluxseg3ei32_v_u16m1
#define vluxseg4ei32_v_u16m1_ta __riscv_vluxseg4ei32_v_u16m1
#define vluxseg5ei32_v_u16m1_ta __riscv_vluxseg5ei32_v_u16m1
#define vluxseg6ei32_v_u16m1_ta __riscv_vluxseg6ei32_v_u16m1
#define vluxseg7ei32_v_u16m1_ta __riscv_vluxseg7ei32_v_u16m1
#define vluxseg8ei32_v_u16m1_ta __riscv_vluxseg8ei32_v_u16m1
#define vluxseg2ei32_v_u16m2_ta __riscv_vluxseg2ei32_v_u16m2
#define vluxseg3ei32_v_u16m2_ta __riscv_vluxseg3ei32_v_u16m2
#define vluxseg4ei32_v_u16m2_ta __riscv_vluxseg4ei32_v_u16m2
#define vluxseg2ei32_v_u16m4_ta __riscv_vluxseg2ei32_v_u16m4
#define vluxseg2ei64_v_u16mf4_ta __riscv_vluxseg2ei64_v_u16mf4
#define vluxseg3ei64_v_u16mf4_ta __riscv_vluxseg3ei64_v_u16mf4
#define vluxseg4ei64_v_u16mf4_ta __riscv_vluxseg4ei64_v_u16mf4
#define vluxseg5ei64_v_u16mf4_ta __riscv_vluxseg5ei64_v_u16mf4
#define vluxseg6ei64_v_u16mf4_ta __riscv_vluxseg6ei64_v_u16mf4
#define vluxseg7ei64_v_u16mf4_ta __riscv_vluxseg7ei64_v_u16mf4
#define vluxseg8ei64_v_u16mf4_ta __riscv_vluxseg8ei64_v_u16mf4
#define vluxseg2ei64_v_u16mf2_ta __riscv_vluxseg2ei64_v_u16mf2
#define vluxseg3ei64_v_u16mf2_ta __riscv_vluxseg3ei64_v_u16mf2
#define vluxseg4ei64_v_u16mf2_ta __riscv_vluxseg4ei64_v_u16mf2
#define vluxseg5ei64_v_u16mf2_ta __riscv_vluxseg5ei64_v_u16mf2
#define vluxseg6ei64_v_u16mf2_ta __riscv_vluxseg6ei64_v_u16mf2
#define vluxseg7ei64_v_u16mf2_ta __riscv_vluxseg7ei64_v_u16mf2
#define vluxseg8ei64_v_u16mf2_ta __riscv_vluxseg8ei64_v_u16mf2
#define vluxseg2ei64_v_u16m1_ta __riscv_vluxseg2ei64_v_u16m1
#define vluxseg3ei64_v_u16m1_ta __riscv_vluxseg3ei64_v_u16m1
#define vluxseg4ei64_v_u16m1_ta __riscv_vluxseg4ei64_v_u16m1
#define vluxseg5ei64_v_u16m1_ta __riscv_vluxseg5ei64_v_u16m1
#define vluxseg6ei64_v_u16m1_ta __riscv_vluxseg6ei64_v_u16m1
#define vluxseg7ei64_v_u16m1_ta __riscv_vluxseg7ei64_v_u16m1
#define vluxseg8ei64_v_u16m1_ta __riscv_vluxseg8ei64_v_u16m1
#define vluxseg2ei64_v_u16m2_ta __riscv_vluxseg2ei64_v_u16m2
#define vluxseg3ei64_v_u16m2_ta __riscv_vluxseg3ei64_v_u16m2
#define vluxseg4ei64_v_u16m2_ta __riscv_vluxseg4ei64_v_u16m2
#define vluxseg2ei8_v_u32mf2_ta __riscv_vluxseg2ei8_v_u32mf2
#define vluxseg3ei8_v_u32mf2_ta __riscv_vluxseg3ei8_v_u32mf2
#define vluxseg4ei8_v_u32mf2_ta __riscv_vluxseg4ei8_v_u32mf2
#define vluxseg5ei8_v_u32mf2_ta __riscv_vluxseg5ei8_v_u32mf2
#define vluxseg6ei8_v_u32mf2_ta __riscv_vluxseg6ei8_v_u32mf2
#define vluxseg7ei8_v_u32mf2_ta __riscv_vluxseg7ei8_v_u32mf2
#define vluxseg8ei8_v_u32mf2_ta __riscv_vluxseg8ei8_v_u32mf2
#define vluxseg2ei8_v_u32m1_ta __riscv_vluxseg2ei8_v_u32m1
#define vluxseg3ei8_v_u32m1_ta __riscv_vluxseg3ei8_v_u32m1
#define vluxseg4ei8_v_u32m1_ta __riscv_vluxseg4ei8_v_u32m1
#define vluxseg5ei8_v_u32m1_ta __riscv_vluxseg5ei8_v_u32m1
#define vluxseg6ei8_v_u32m1_ta __riscv_vluxseg6ei8_v_u32m1
#define vluxseg7ei8_v_u32m1_ta __riscv_vluxseg7ei8_v_u32m1
#define vluxseg8ei8_v_u32m1_ta __riscv_vluxseg8ei8_v_u32m1
#define vluxseg2ei8_v_u32m2_ta __riscv_vluxseg2ei8_v_u32m2
#define vluxseg3ei8_v_u32m2_ta __riscv_vluxseg3ei8_v_u32m2
#define vluxseg4ei8_v_u32m2_ta __riscv_vluxseg4ei8_v_u32m2
#define vluxseg2ei8_v_u32m4_ta __riscv_vluxseg2ei8_v_u32m4
#define vluxseg2ei16_v_u32mf2_ta __riscv_vluxseg2ei16_v_u32mf2
#define vluxseg3ei16_v_u32mf2_ta __riscv_vluxseg3ei16_v_u32mf2
#define vluxseg4ei16_v_u32mf2_ta __riscv_vluxseg4ei16_v_u32mf2
#define vluxseg5ei16_v_u32mf2_ta __riscv_vluxseg5ei16_v_u32mf2
#define vluxseg6ei16_v_u32mf2_ta __riscv_vluxseg6ei16_v_u32mf2
#define vluxseg7ei16_v_u32mf2_ta __riscv_vluxseg7ei16_v_u32mf2
#define vluxseg8ei16_v_u32mf2_ta __riscv_vluxseg8ei16_v_u32mf2
#define vluxseg2ei16_v_u32m1_ta __riscv_vluxseg2ei16_v_u32m1
#define vluxseg3ei16_v_u32m1_ta __riscv_vluxseg3ei16_v_u32m1
#define vluxseg4ei16_v_u32m1_ta __riscv_vluxseg4ei16_v_u32m1
#define vluxseg5ei16_v_u32m1_ta __riscv_vluxseg5ei16_v_u32m1
#define vluxseg6ei16_v_u32m1_ta __riscv_vluxseg6ei16_v_u32m1
#define vluxseg7ei16_v_u32m1_ta __riscv_vluxseg7ei16_v_u32m1
#define vluxseg8ei16_v_u32m1_ta __riscv_vluxseg8ei16_v_u32m1
#define vluxseg2ei16_v_u32m2_ta __riscv_vluxseg2ei16_v_u32m2
#define vluxseg3ei16_v_u32m2_ta __riscv_vluxseg3ei16_v_u32m2
#define vluxseg4ei16_v_u32m2_ta __riscv_vluxseg4ei16_v_u32m2
#define vluxseg2ei16_v_u32m4_ta __riscv_vluxseg2ei16_v_u32m4
#define vluxseg2ei32_v_u32mf2_ta __riscv_vluxseg2ei32_v_u32mf2
#define vluxseg3ei32_v_u32mf2_ta __riscv_vluxseg3ei32_v_u32mf2
#define vluxseg4ei32_v_u32mf2_ta __riscv_vluxseg4ei32_v_u32mf2
#define vluxseg5ei32_v_u32mf2_ta __riscv_vluxseg5ei32_v_u32mf2
#define vluxseg6ei32_v_u32mf2_ta __riscv_vluxseg6ei32_v_u32mf2
#define vluxseg7ei32_v_u32mf2_ta __riscv_vluxseg7ei32_v_u32mf2
#define vluxseg8ei32_v_u32mf2_ta __riscv_vluxseg8ei32_v_u32mf2
#define vluxseg2ei32_v_u32m1_ta __riscv_vluxseg2ei32_v_u32m1
#define vluxseg3ei32_v_u32m1_ta __riscv_vluxseg3ei32_v_u32m1
#define vluxseg4ei32_v_u32m1_ta __riscv_vluxseg4ei32_v_u32m1
#define vluxseg5ei32_v_u32m1_ta __riscv_vluxseg5ei32_v_u32m1
#define vluxseg6ei32_v_u32m1_ta __riscv_vluxseg6ei32_v_u32m1
#define vluxseg7ei32_v_u32m1_ta __riscv_vluxseg7ei32_v_u32m1
#define vluxseg8ei32_v_u32m1_ta __riscv_vluxseg8ei32_v_u32m1
#define vluxseg2ei32_v_u32m2_ta __riscv_vluxseg2ei32_v_u32m2
#define vluxseg3ei32_v_u32m2_ta __riscv_vluxseg3ei32_v_u32m2
#define vluxseg4ei32_v_u32m2_ta __riscv_vluxseg4ei32_v_u32m2
#define vluxseg2ei32_v_u32m4_ta __riscv_vluxseg2ei32_v_u32m4
#define vluxseg2ei64_v_u32mf2_ta __riscv_vluxseg2ei64_v_u32mf2
#define vluxseg3ei64_v_u32mf2_ta __riscv_vluxseg3ei64_v_u32mf2
#define vluxseg4ei64_v_u32mf2_ta __riscv_vluxseg4ei64_v_u32mf2
#define vluxseg5ei64_v_u32mf2_ta __riscv_vluxseg5ei64_v_u32mf2
#define vluxseg6ei64_v_u32mf2_ta __riscv_vluxseg6ei64_v_u32mf2
#define vluxseg7ei64_v_u32mf2_ta __riscv_vluxseg7ei64_v_u32mf2
#define vluxseg8ei64_v_u32mf2_ta __riscv_vluxseg8ei64_v_u32mf2
#define vluxseg2ei64_v_u32m1_ta __riscv_vluxseg2ei64_v_u32m1
#define vluxseg3ei64_v_u32m1_ta __riscv_vluxseg3ei64_v_u32m1
#define vluxseg4ei64_v_u32m1_ta __riscv_vluxseg4ei64_v_u32m1
#define vluxseg5ei64_v_u32m1_ta __riscv_vluxseg5ei64_v_u32m1
#define vluxseg6ei64_v_u32m1_ta __riscv_vluxseg6ei64_v_u32m1
#define vluxseg7ei64_v_u32m1_ta __riscv_vluxseg7ei64_v_u32m1
#define vluxseg8ei64_v_u32m1_ta __riscv_vluxseg8ei64_v_u32m1
#define vluxseg2ei64_v_u32m2_ta __riscv_vluxseg2ei64_v_u32m2
#define vluxseg3ei64_v_u32m2_ta __riscv_vluxseg3ei64_v_u32m2
#define vluxseg4ei64_v_u32m2_ta __riscv_vluxseg4ei64_v_u32m2
#define vluxseg2ei64_v_u32m4_ta __riscv_vluxseg2ei64_v_u32m4
#define vluxseg2ei8_v_u64m1_ta __riscv_vluxseg2ei8_v_u64m1
#define vluxseg3ei8_v_u64m1_ta __riscv_vluxseg3ei8_v_u64m1
#define vluxseg4ei8_v_u64m1_ta __riscv_vluxseg4ei8_v_u64m1
#define vluxseg5ei8_v_u64m1_ta __riscv_vluxseg5ei8_v_u64m1
#define vluxseg6ei8_v_u64m1_ta __riscv_vluxseg6ei8_v_u64m1
#define vluxseg7ei8_v_u64m1_ta __riscv_vluxseg7ei8_v_u64m1
#define vluxseg8ei8_v_u64m1_ta __riscv_vluxseg8ei8_v_u64m1
#define vluxseg2ei8_v_u64m2_ta __riscv_vluxseg2ei8_v_u64m2
#define vluxseg3ei8_v_u64m2_ta __riscv_vluxseg3ei8_v_u64m2
#define vluxseg4ei8_v_u64m2_ta __riscv_vluxseg4ei8_v_u64m2
#define vluxseg2ei8_v_u64m4_ta __riscv_vluxseg2ei8_v_u64m4
#define vluxseg2ei16_v_u64m1_ta __riscv_vluxseg2ei16_v_u64m1
#define vluxseg3ei16_v_u64m1_ta __riscv_vluxseg3ei16_v_u64m1
#define vluxseg4ei16_v_u64m1_ta __riscv_vluxseg4ei16_v_u64m1
#define vluxseg5ei16_v_u64m1_ta __riscv_vluxseg5ei16_v_u64m1
#define vluxseg6ei16_v_u64m1_ta __riscv_vluxseg6ei16_v_u64m1
#define vluxseg7ei16_v_u64m1_ta __riscv_vluxseg7ei16_v_u64m1
#define vluxseg8ei16_v_u64m1_ta __riscv_vluxseg8ei16_v_u64m1
#define vluxseg2ei16_v_u64m2_ta __riscv_vluxseg2ei16_v_u64m2
#define vluxseg3ei16_v_u64m2_ta __riscv_vluxseg3ei16_v_u64m2
#define vluxseg4ei16_v_u64m2_ta __riscv_vluxseg4ei16_v_u64m2
#define vluxseg2ei16_v_u64m4_ta __riscv_vluxseg2ei16_v_u64m4
#define vluxseg2ei32_v_u64m1_ta __riscv_vluxseg2ei32_v_u64m1
#define vluxseg3ei32_v_u64m1_ta __riscv_vluxseg3ei32_v_u64m1
#define vluxseg4ei32_v_u64m1_ta __riscv_vluxseg4ei32_v_u64m1
#define vluxseg5ei32_v_u64m1_ta __riscv_vluxseg5ei32_v_u64m1
#define vluxseg6ei32_v_u64m1_ta __riscv_vluxseg6ei32_v_u64m1
#define vluxseg7ei32_v_u64m1_ta __riscv_vluxseg7ei32_v_u64m1
#define vluxseg8ei32_v_u64m1_ta __riscv_vluxseg8ei32_v_u64m1
#define vluxseg2ei32_v_u64m2_ta __riscv_vluxseg2ei32_v_u64m2
#define vluxseg3ei32_v_u64m2_ta __riscv_vluxseg3ei32_v_u64m2
#define vluxseg4ei32_v_u64m2_ta __riscv_vluxseg4ei32_v_u64m2
#define vluxseg2ei32_v_u64m4_ta __riscv_vluxseg2ei32_v_u64m4
#define vluxseg2ei64_v_u64m1_ta __riscv_vluxseg2ei64_v_u64m1
#define vluxseg3ei64_v_u64m1_ta __riscv_vluxseg3ei64_v_u64m1
#define vluxseg4ei64_v_u64m1_ta __riscv_vluxseg4ei64_v_u64m1
#define vluxseg5ei64_v_u64m1_ta __riscv_vluxseg5ei64_v_u64m1
#define vluxseg6ei64_v_u64m1_ta __riscv_vluxseg6ei64_v_u64m1
#define vluxseg7ei64_v_u64m1_ta __riscv_vluxseg7ei64_v_u64m1
#define vluxseg8ei64_v_u64m1_ta __riscv_vluxseg8ei64_v_u64m1
#define vluxseg2ei64_v_u64m2_ta __riscv_vluxseg2ei64_v_u64m2
#define vluxseg3ei64_v_u64m2_ta __riscv_vluxseg3ei64_v_u64m2
#define vluxseg4ei64_v_u64m2_ta __riscv_vluxseg4ei64_v_u64m2
#define vluxseg2ei64_v_u64m4_ta __riscv_vluxseg2ei64_v_u64m4
// masked functions
#define vloxseg2ei8_v_f16mf4_tuma __riscv_vloxseg2ei8_v_f16mf4_tum
#define vloxseg3ei8_v_f16mf4_tuma __riscv_vloxseg3ei8_v_f16mf4_tum
#define vloxseg4ei8_v_f16mf4_tuma __riscv_vloxseg4ei8_v_f16mf4_tum
#define vloxseg5ei8_v_f16mf4_tuma __riscv_vloxseg5ei8_v_f16mf4_tum
#define vloxseg6ei8_v_f16mf4_tuma __riscv_vloxseg6ei8_v_f16mf4_tum
#define vloxseg7ei8_v_f16mf4_tuma __riscv_vloxseg7ei8_v_f16mf4_tum
#define vloxseg8ei8_v_f16mf4_tuma __riscv_vloxseg8ei8_v_f16mf4_tum
#define vloxseg2ei8_v_f16mf2_tuma __riscv_vloxseg2ei8_v_f16mf2_tum
#define vloxseg3ei8_v_f16mf2_tuma __riscv_vloxseg3ei8_v_f16mf2_tum
#define vloxseg4ei8_v_f16mf2_tuma __riscv_vloxseg4ei8_v_f16mf2_tum
#define vloxseg5ei8_v_f16mf2_tuma __riscv_vloxseg5ei8_v_f16mf2_tum
#define vloxseg6ei8_v_f16mf2_tuma __riscv_vloxseg6ei8_v_f16mf2_tum
#define vloxseg7ei8_v_f16mf2_tuma __riscv_vloxseg7ei8_v_f16mf2_tum
#define vloxseg8ei8_v_f16mf2_tuma __riscv_vloxseg8ei8_v_f16mf2_tum
#define vloxseg2ei8_v_f16m1_tuma __riscv_vloxseg2ei8_v_f16m1_tum
#define vloxseg3ei8_v_f16m1_tuma __riscv_vloxseg3ei8_v_f16m1_tum
#define vloxseg4ei8_v_f16m1_tuma __riscv_vloxseg4ei8_v_f16m1_tum
#define vloxseg5ei8_v_f16m1_tuma __riscv_vloxseg5ei8_v_f16m1_tum
#define vloxseg6ei8_v_f16m1_tuma __riscv_vloxseg6ei8_v_f16m1_tum
#define vloxseg7ei8_v_f16m1_tuma __riscv_vloxseg7ei8_v_f16m1_tum
#define vloxseg8ei8_v_f16m1_tuma __riscv_vloxseg8ei8_v_f16m1_tum
#define vloxseg2ei8_v_f16m2_tuma __riscv_vloxseg2ei8_v_f16m2_tum
#define vloxseg3ei8_v_f16m2_tuma __riscv_vloxseg3ei8_v_f16m2_tum
#define vloxseg4ei8_v_f16m2_tuma __riscv_vloxseg4ei8_v_f16m2_tum
#define vloxseg2ei8_v_f16m4_tuma __riscv_vloxseg2ei8_v_f16m4_tum
#define vloxseg2ei16_v_f16mf4_tuma __riscv_vloxseg2ei16_v_f16mf4_tum
#define vloxseg3ei16_v_f16mf4_tuma __riscv_vloxseg3ei16_v_f16mf4_tum
#define vloxseg4ei16_v_f16mf4_tuma __riscv_vloxseg4ei16_v_f16mf4_tum
#define vloxseg5ei16_v_f16mf4_tuma __riscv_vloxseg5ei16_v_f16mf4_tum
#define vloxseg6ei16_v_f16mf4_tuma __riscv_vloxseg6ei16_v_f16mf4_tum
#define vloxseg7ei16_v_f16mf4_tuma __riscv_vloxseg7ei16_v_f16mf4_tum
#define vloxseg8ei16_v_f16mf4_tuma __riscv_vloxseg8ei16_v_f16mf4_tum
#define vloxseg2ei16_v_f16mf2_tuma __riscv_vloxseg2ei16_v_f16mf2_tum
#define vloxseg3ei16_v_f16mf2_tuma __riscv_vloxseg3ei16_v_f16mf2_tum
#define vloxseg4ei16_v_f16mf2_tuma __riscv_vloxseg4ei16_v_f16mf2_tum
#define vloxseg5ei16_v_f16mf2_tuma __riscv_vloxseg5ei16_v_f16mf2_tum
#define vloxseg6ei16_v_f16mf2_tuma __riscv_vloxseg6ei16_v_f16mf2_tum
#define vloxseg7ei16_v_f16mf2_tuma __riscv_vloxseg7ei16_v_f16mf2_tum
#define vloxseg8ei16_v_f16mf2_tuma __riscv_vloxseg8ei16_v_f16mf2_tum
#define vloxseg2ei16_v_f16m1_tuma __riscv_vloxseg2ei16_v_f16m1_tum
#define vloxseg3ei16_v_f16m1_tuma __riscv_vloxseg3ei16_v_f16m1_tum
#define vloxseg4ei16_v_f16m1_tuma __riscv_vloxseg4ei16_v_f16m1_tum
#define vloxseg5ei16_v_f16m1_tuma __riscv_vloxseg5ei16_v_f16m1_tum
#define vloxseg6ei16_v_f16m1_tuma __riscv_vloxseg6ei16_v_f16m1_tum
#define vloxseg7ei16_v_f16m1_tuma __riscv_vloxseg7ei16_v_f16m1_tum
#define vloxseg8ei16_v_f16m1_tuma __riscv_vloxseg8ei16_v_f16m1_tum
#define vloxseg2ei16_v_f16m2_tuma __riscv_vloxseg2ei16_v_f16m2_tum
#define vloxseg3ei16_v_f16m2_tuma __riscv_vloxseg3ei16_v_f16m2_tum
#define vloxseg4ei16_v_f16m2_tuma __riscv_vloxseg4ei16_v_f16m2_tum
#define vloxseg2ei16_v_f16m4_tuma __riscv_vloxseg2ei16_v_f16m4_tum
#define vloxseg2ei32_v_f16mf4_tuma __riscv_vloxseg2ei32_v_f16mf4_tum
#define vloxseg3ei32_v_f16mf4_tuma __riscv_vloxseg3ei32_v_f16mf4_tum
#define vloxseg4ei32_v_f16mf4_tuma __riscv_vloxseg4ei32_v_f16mf4_tum
#define vloxseg5ei32_v_f16mf4_tuma __riscv_vloxseg5ei32_v_f16mf4_tum
#define vloxseg6ei32_v_f16mf4_tuma __riscv_vloxseg6ei32_v_f16mf4_tum
#define vloxseg7ei32_v_f16mf4_tuma __riscv_vloxseg7ei32_v_f16mf4_tum
#define vloxseg8ei32_v_f16mf4_tuma __riscv_vloxseg8ei32_v_f16mf4_tum
#define vloxseg2ei32_v_f16mf2_tuma __riscv_vloxseg2ei32_v_f16mf2_tum
#define vloxseg3ei32_v_f16mf2_tuma __riscv_vloxseg3ei32_v_f16mf2_tum
#define vloxseg4ei32_v_f16mf2_tuma __riscv_vloxseg4ei32_v_f16mf2_tum
#define vloxseg5ei32_v_f16mf2_tuma __riscv_vloxseg5ei32_v_f16mf2_tum
#define vloxseg6ei32_v_f16mf2_tuma __riscv_vloxseg6ei32_v_f16mf2_tum
#define vloxseg7ei32_v_f16mf2_tuma __riscv_vloxseg7ei32_v_f16mf2_tum
#define vloxseg8ei32_v_f16mf2_tuma __riscv_vloxseg8ei32_v_f16mf2_tum
#define vloxseg2ei32_v_f16m1_tuma __riscv_vloxseg2ei32_v_f16m1_tum
#define vloxseg3ei32_v_f16m1_tuma __riscv_vloxseg3ei32_v_f16m1_tum
#define vloxseg4ei32_v_f16m1_tuma __riscv_vloxseg4ei32_v_f16m1_tum
#define vloxseg5ei32_v_f16m1_tuma __riscv_vloxseg5ei32_v_f16m1_tum
#define vloxseg6ei32_v_f16m1_tuma __riscv_vloxseg6ei32_v_f16m1_tum
#define vloxseg7ei32_v_f16m1_tuma __riscv_vloxseg7ei32_v_f16m1_tum
#define vloxseg8ei32_v_f16m1_tuma __riscv_vloxseg8ei32_v_f16m1_tum
#define vloxseg2ei32_v_f16m2_tuma __riscv_vloxseg2ei32_v_f16m2_tum
#define vloxseg3ei32_v_f16m2_tuma __riscv_vloxseg3ei32_v_f16m2_tum
#define vloxseg4ei32_v_f16m2_tuma __riscv_vloxseg4ei32_v_f16m2_tum
#define vloxseg2ei32_v_f16m4_tuma __riscv_vloxseg2ei32_v_f16m4_tum
#define vloxseg2ei64_v_f16mf4_tuma __riscv_vloxseg2ei64_v_f16mf4_tum
#define vloxseg3ei64_v_f16mf4_tuma __riscv_vloxseg3ei64_v_f16mf4_tum
#define vloxseg4ei64_v_f16mf4_tuma __riscv_vloxseg4ei64_v_f16mf4_tum
#define vloxseg5ei64_v_f16mf4_tuma __riscv_vloxseg5ei64_v_f16mf4_tum
#define vloxseg6ei64_v_f16mf4_tuma __riscv_vloxseg6ei64_v_f16mf4_tum
#define vloxseg7ei64_v_f16mf4_tuma __riscv_vloxseg7ei64_v_f16mf4_tum
#define vloxseg8ei64_v_f16mf4_tuma __riscv_vloxseg8ei64_v_f16mf4_tum
#define vloxseg2ei64_v_f16mf2_tuma __riscv_vloxseg2ei64_v_f16mf2_tum
#define vloxseg3ei64_v_f16mf2_tuma __riscv_vloxseg3ei64_v_f16mf2_tum
#define vloxseg4ei64_v_f16mf2_tuma __riscv_vloxseg4ei64_v_f16mf2_tum
#define vloxseg5ei64_v_f16mf2_tuma __riscv_vloxseg5ei64_v_f16mf2_tum
#define vloxseg6ei64_v_f16mf2_tuma __riscv_vloxseg6ei64_v_f16mf2_tum
#define vloxseg7ei64_v_f16mf2_tuma __riscv_vloxseg7ei64_v_f16mf2_tum
#define vloxseg8ei64_v_f16mf2_tuma __riscv_vloxseg8ei64_v_f16mf2_tum
#define vloxseg2ei64_v_f16m1_tuma __riscv_vloxseg2ei64_v_f16m1_tum
#define vloxseg3ei64_v_f16m1_tuma __riscv_vloxseg3ei64_v_f16m1_tum
#define vloxseg4ei64_v_f16m1_tuma __riscv_vloxseg4ei64_v_f16m1_tum
#define vloxseg5ei64_v_f16m1_tuma __riscv_vloxseg5ei64_v_f16m1_tum
#define vloxseg6ei64_v_f16m1_tuma __riscv_vloxseg6ei64_v_f16m1_tum
#define vloxseg7ei64_v_f16m1_tuma __riscv_vloxseg7ei64_v_f16m1_tum
#define vloxseg8ei64_v_f16m1_tuma __riscv_vloxseg8ei64_v_f16m1_tum
#define vloxseg2ei64_v_f16m2_tuma __riscv_vloxseg2ei64_v_f16m2_tum
#define vloxseg3ei64_v_f16m2_tuma __riscv_vloxseg3ei64_v_f16m2_tum
#define vloxseg4ei64_v_f16m2_tuma __riscv_vloxseg4ei64_v_f16m2_tum
#define vloxseg2ei8_v_f32mf2_tuma __riscv_vloxseg2ei8_v_f32mf2_tum
#define vloxseg3ei8_v_f32mf2_tuma __riscv_vloxseg3ei8_v_f32mf2_tum
#define vloxseg4ei8_v_f32mf2_tuma __riscv_vloxseg4ei8_v_f32mf2_tum
#define vloxseg5ei8_v_f32mf2_tuma __riscv_vloxseg5ei8_v_f32mf2_tum
#define vloxseg6ei8_v_f32mf2_tuma __riscv_vloxseg6ei8_v_f32mf2_tum
#define vloxseg7ei8_v_f32mf2_tuma __riscv_vloxseg7ei8_v_f32mf2_tum
#define vloxseg8ei8_v_f32mf2_tuma __riscv_vloxseg8ei8_v_f32mf2_tum
#define vloxseg2ei8_v_f32m1_tuma __riscv_vloxseg2ei8_v_f32m1_tum
#define vloxseg3ei8_v_f32m1_tuma __riscv_vloxseg3ei8_v_f32m1_tum
#define vloxseg4ei8_v_f32m1_tuma __riscv_vloxseg4ei8_v_f32m1_tum
#define vloxseg5ei8_v_f32m1_tuma __riscv_vloxseg5ei8_v_f32m1_tum
#define vloxseg6ei8_v_f32m1_tuma __riscv_vloxseg6ei8_v_f32m1_tum
#define vloxseg7ei8_v_f32m1_tuma __riscv_vloxseg7ei8_v_f32m1_tum
#define vloxseg8ei8_v_f32m1_tuma __riscv_vloxseg8ei8_v_f32m1_tum
#define vloxseg2ei8_v_f32m2_tuma __riscv_vloxseg2ei8_v_f32m2_tum
#define vloxseg3ei8_v_f32m2_tuma __riscv_vloxseg3ei8_v_f32m2_tum
#define vloxseg4ei8_v_f32m2_tuma __riscv_vloxseg4ei8_v_f32m2_tum
#define vloxseg2ei8_v_f32m4_tuma __riscv_vloxseg2ei8_v_f32m4_tum
#define vloxseg2ei16_v_f32mf2_tuma __riscv_vloxseg2ei16_v_f32mf2_tum
#define vloxseg3ei16_v_f32mf2_tuma __riscv_vloxseg3ei16_v_f32mf2_tum
#define vloxseg4ei16_v_f32mf2_tuma __riscv_vloxseg4ei16_v_f32mf2_tum
#define vloxseg5ei16_v_f32mf2_tuma __riscv_vloxseg5ei16_v_f32mf2_tum
#define vloxseg6ei16_v_f32mf2_tuma __riscv_vloxseg6ei16_v_f32mf2_tum
#define vloxseg7ei16_v_f32mf2_tuma __riscv_vloxseg7ei16_v_f32mf2_tum
#define vloxseg8ei16_v_f32mf2_tuma __riscv_vloxseg8ei16_v_f32mf2_tum
#define vloxseg2ei16_v_f32m1_tuma __riscv_vloxseg2ei16_v_f32m1_tum
#define vloxseg3ei16_v_f32m1_tuma __riscv_vloxseg3ei16_v_f32m1_tum
#define vloxseg4ei16_v_f32m1_tuma __riscv_vloxseg4ei16_v_f32m1_tum
#define vloxseg5ei16_v_f32m1_tuma __riscv_vloxseg5ei16_v_f32m1_tum
#define vloxseg6ei16_v_f32m1_tuma __riscv_vloxseg6ei16_v_f32m1_tum
#define vloxseg7ei16_v_f32m1_tuma __riscv_vloxseg7ei16_v_f32m1_tum
#define vloxseg8ei16_v_f32m1_tuma __riscv_vloxseg8ei16_v_f32m1_tum
#define vloxseg2ei16_v_f32m2_tuma __riscv_vloxseg2ei16_v_f32m2_tum
#define vloxseg3ei16_v_f32m2_tuma __riscv_vloxseg3ei16_v_f32m2_tum
#define vloxseg4ei16_v_f32m2_tuma __riscv_vloxseg4ei16_v_f32m2_tum
#define vloxseg2ei16_v_f32m4_tuma __riscv_vloxseg2ei16_v_f32m4_tum
#define vloxseg2ei32_v_f32mf2_tuma __riscv_vloxseg2ei32_v_f32mf2_tum
#define vloxseg3ei32_v_f32mf2_tuma __riscv_vloxseg3ei32_v_f32mf2_tum
#define vloxseg4ei32_v_f32mf2_tuma __riscv_vloxseg4ei32_v_f32mf2_tum
#define vloxseg5ei32_v_f32mf2_tuma __riscv_vloxseg5ei32_v_f32mf2_tum
#define vloxseg6ei32_v_f32mf2_tuma __riscv_vloxseg6ei32_v_f32mf2_tum
#define vloxseg7ei32_v_f32mf2_tuma __riscv_vloxseg7ei32_v_f32mf2_tum
#define vloxseg8ei32_v_f32mf2_tuma __riscv_vloxseg8ei32_v_f32mf2_tum
#define vloxseg2ei32_v_f32m1_tuma __riscv_vloxseg2ei32_v_f32m1_tum
#define vloxseg3ei32_v_f32m1_tuma __riscv_vloxseg3ei32_v_f32m1_tum
#define vloxseg4ei32_v_f32m1_tuma __riscv_vloxseg4ei32_v_f32m1_tum
#define vloxseg5ei32_v_f32m1_tuma __riscv_vloxseg5ei32_v_f32m1_tum
#define vloxseg6ei32_v_f32m1_tuma __riscv_vloxseg6ei32_v_f32m1_tum
#define vloxseg7ei32_v_f32m1_tuma __riscv_vloxseg7ei32_v_f32m1_tum
#define vloxseg8ei32_v_f32m1_tuma __riscv_vloxseg8ei32_v_f32m1_tum
#define vloxseg2ei32_v_f32m2_tuma __riscv_vloxseg2ei32_v_f32m2_tum
#define vloxseg3ei32_v_f32m2_tuma __riscv_vloxseg3ei32_v_f32m2_tum
#define vloxseg4ei32_v_f32m2_tuma __riscv_vloxseg4ei32_v_f32m2_tum
#define vloxseg2ei32_v_f32m4_tuma __riscv_vloxseg2ei32_v_f32m4_tum
#define vloxseg2ei64_v_f32mf2_tuma __riscv_vloxseg2ei64_v_f32mf2_tum
#define vloxseg3ei64_v_f32mf2_tuma __riscv_vloxseg3ei64_v_f32mf2_tum
#define vloxseg4ei64_v_f32mf2_tuma __riscv_vloxseg4ei64_v_f32mf2_tum
#define vloxseg5ei64_v_f32mf2_tuma __riscv_vloxseg5ei64_v_f32mf2_tum
#define vloxseg6ei64_v_f32mf2_tuma __riscv_vloxseg6ei64_v_f32mf2_tum
#define vloxseg7ei64_v_f32mf2_tuma __riscv_vloxseg7ei64_v_f32mf2_tum
#define vloxseg8ei64_v_f32mf2_tuma __riscv_vloxseg8ei64_v_f32mf2_tum
#define vloxseg2ei64_v_f32m1_tuma __riscv_vloxseg2ei64_v_f32m1_tum
#define vloxseg3ei64_v_f32m1_tuma __riscv_vloxseg3ei64_v_f32m1_tum
#define vloxseg4ei64_v_f32m1_tuma __riscv_vloxseg4ei64_v_f32m1_tum
#define vloxseg5ei64_v_f32m1_tuma __riscv_vloxseg5ei64_v_f32m1_tum
#define vloxseg6ei64_v_f32m1_tuma __riscv_vloxseg6ei64_v_f32m1_tum
#define vloxseg7ei64_v_f32m1_tuma __riscv_vloxseg7ei64_v_f32m1_tum
#define vloxseg8ei64_v_f32m1_tuma __riscv_vloxseg8ei64_v_f32m1_tum
#define vloxseg2ei64_v_f32m2_tuma __riscv_vloxseg2ei64_v_f32m2_tum
#define vloxseg3ei64_v_f32m2_tuma __riscv_vloxseg3ei64_v_f32m2_tum
#define vloxseg4ei64_v_f32m2_tuma __riscv_vloxseg4ei64_v_f32m2_tum
#define vloxseg2ei64_v_f32m4_tuma __riscv_vloxseg2ei64_v_f32m4_tum
#define vloxseg2ei8_v_f64m1_tuma __riscv_vloxseg2ei8_v_f64m1_tum
#define vloxseg3ei8_v_f64m1_tuma __riscv_vloxseg3ei8_v_f64m1_tum
#define vloxseg4ei8_v_f64m1_tuma __riscv_vloxseg4ei8_v_f64m1_tum
#define vloxseg5ei8_v_f64m1_tuma __riscv_vloxseg5ei8_v_f64m1_tum
#define vloxseg6ei8_v_f64m1_tuma __riscv_vloxseg6ei8_v_f64m1_tum
#define vloxseg7ei8_v_f64m1_tuma __riscv_vloxseg7ei8_v_f64m1_tum
#define vloxseg8ei8_v_f64m1_tuma __riscv_vloxseg8ei8_v_f64m1_tum
#define vloxseg2ei8_v_f64m2_tuma __riscv_vloxseg2ei8_v_f64m2_tum
#define vloxseg3ei8_v_f64m2_tuma __riscv_vloxseg3ei8_v_f64m2_tum
#define vloxseg4ei8_v_f64m2_tuma __riscv_vloxseg4ei8_v_f64m2_tum
#define vloxseg2ei8_v_f64m4_tuma __riscv_vloxseg2ei8_v_f64m4_tum
#define vloxseg2ei16_v_f64m1_tuma __riscv_vloxseg2ei16_v_f64m1_tum
#define vloxseg3ei16_v_f64m1_tuma __riscv_vloxseg3ei16_v_f64m1_tum
#define vloxseg4ei16_v_f64m1_tuma __riscv_vloxseg4ei16_v_f64m1_tum
#define vloxseg5ei16_v_f64m1_tuma __riscv_vloxseg5ei16_v_f64m1_tum
#define vloxseg6ei16_v_f64m1_tuma __riscv_vloxseg6ei16_v_f64m1_tum
#define vloxseg7ei16_v_f64m1_tuma __riscv_vloxseg7ei16_v_f64m1_tum
#define vloxseg8ei16_v_f64m1_tuma __riscv_vloxseg8ei16_v_f64m1_tum
#define vloxseg2ei16_v_f64m2_tuma __riscv_vloxseg2ei16_v_f64m2_tum
#define vloxseg3ei16_v_f64m2_tuma __riscv_vloxseg3ei16_v_f64m2_tum
#define vloxseg4ei16_v_f64m2_tuma __riscv_vloxseg4ei16_v_f64m2_tum
#define vloxseg2ei16_v_f64m4_tuma __riscv_vloxseg2ei16_v_f64m4_tum
#define vloxseg2ei32_v_f64m1_tuma __riscv_vloxseg2ei32_v_f64m1_tum
#define vloxseg3ei32_v_f64m1_tuma __riscv_vloxseg3ei32_v_f64m1_tum
#define vloxseg4ei32_v_f64m1_tuma __riscv_vloxseg4ei32_v_f64m1_tum
#define vloxseg5ei32_v_f64m1_tuma __riscv_vloxseg5ei32_v_f64m1_tum
#define vloxseg6ei32_v_f64m1_tuma __riscv_vloxseg6ei32_v_f64m1_tum
#define vloxseg7ei32_v_f64m1_tuma __riscv_vloxseg7ei32_v_f64m1_tum
#define vloxseg8ei32_v_f64m1_tuma __riscv_vloxseg8ei32_v_f64m1_tum
#define vloxseg2ei32_v_f64m2_tuma __riscv_vloxseg2ei32_v_f64m2_tum
#define vloxseg3ei32_v_f64m2_tuma __riscv_vloxseg3ei32_v_f64m2_tum
#define vloxseg4ei32_v_f64m2_tuma __riscv_vloxseg4ei32_v_f64m2_tum
#define vloxseg2ei32_v_f64m4_tuma __riscv_vloxseg2ei32_v_f64m4_tum
#define vloxseg2ei64_v_f64m1_tuma __riscv_vloxseg2ei64_v_f64m1_tum
#define vloxseg3ei64_v_f64m1_tuma __riscv_vloxseg3ei64_v_f64m1_tum
#define vloxseg4ei64_v_f64m1_tuma __riscv_vloxseg4ei64_v_f64m1_tum
#define vloxseg5ei64_v_f64m1_tuma __riscv_vloxseg5ei64_v_f64m1_tum
#define vloxseg6ei64_v_f64m1_tuma __riscv_vloxseg6ei64_v_f64m1_tum
#define vloxseg7ei64_v_f64m1_tuma __riscv_vloxseg7ei64_v_f64m1_tum
#define vloxseg8ei64_v_f64m1_tuma __riscv_vloxseg8ei64_v_f64m1_tum
#define vloxseg2ei64_v_f64m2_tuma __riscv_vloxseg2ei64_v_f64m2_tum
#define vloxseg3ei64_v_f64m2_tuma __riscv_vloxseg3ei64_v_f64m2_tum
#define vloxseg4ei64_v_f64m2_tuma __riscv_vloxseg4ei64_v_f64m2_tum
#define vloxseg2ei64_v_f64m4_tuma __riscv_vloxseg2ei64_v_f64m4_tum
#define vluxseg2ei8_v_f16mf4_tuma __riscv_vluxseg2ei8_v_f16mf4_tum
#define vluxseg3ei8_v_f16mf4_tuma __riscv_vluxseg3ei8_v_f16mf4_tum
#define vluxseg4ei8_v_f16mf4_tuma __riscv_vluxseg4ei8_v_f16mf4_tum
#define vluxseg5ei8_v_f16mf4_tuma __riscv_vluxseg5ei8_v_f16mf4_tum
#define vluxseg6ei8_v_f16mf4_tuma __riscv_vluxseg6ei8_v_f16mf4_tum
#define vluxseg7ei8_v_f16mf4_tuma __riscv_vluxseg7ei8_v_f16mf4_tum
#define vluxseg8ei8_v_f16mf4_tuma __riscv_vluxseg8ei8_v_f16mf4_tum
#define vluxseg2ei8_v_f16mf2_tuma __riscv_vluxseg2ei8_v_f16mf2_tum
#define vluxseg3ei8_v_f16mf2_tuma __riscv_vluxseg3ei8_v_f16mf2_tum
#define vluxseg4ei8_v_f16mf2_tuma __riscv_vluxseg4ei8_v_f16mf2_tum
#define vluxseg5ei8_v_f16mf2_tuma __riscv_vluxseg5ei8_v_f16mf2_tum
#define vluxseg6ei8_v_f16mf2_tuma __riscv_vluxseg6ei8_v_f16mf2_tum
#define vluxseg7ei8_v_f16mf2_tuma __riscv_vluxseg7ei8_v_f16mf2_tum
#define vluxseg8ei8_v_f16mf2_tuma __riscv_vluxseg8ei8_v_f16mf2_tum
#define vluxseg2ei8_v_f16m1_tuma __riscv_vluxseg2ei8_v_f16m1_tum
#define vluxseg3ei8_v_f16m1_tuma __riscv_vluxseg3ei8_v_f16m1_tum
#define vluxseg4ei8_v_f16m1_tuma __riscv_vluxseg4ei8_v_f16m1_tum
#define vluxseg5ei8_v_f16m1_tuma __riscv_vluxseg5ei8_v_f16m1_tum
#define vluxseg6ei8_v_f16m1_tuma __riscv_vluxseg6ei8_v_f16m1_tum
#define vluxseg7ei8_v_f16m1_tuma __riscv_vluxseg7ei8_v_f16m1_tum
#define vluxseg8ei8_v_f16m1_tuma __riscv_vluxseg8ei8_v_f16m1_tum
#define vluxseg2ei8_v_f16m2_tuma __riscv_vluxseg2ei8_v_f16m2_tum
#define vluxseg3ei8_v_f16m2_tuma __riscv_vluxseg3ei8_v_f16m2_tum
#define vluxseg4ei8_v_f16m2_tuma __riscv_vluxseg4ei8_v_f16m2_tum
#define vluxseg2ei8_v_f16m4_tuma __riscv_vluxseg2ei8_v_f16m4_tum
#define vluxseg2ei16_v_f16mf4_tuma __riscv_vluxseg2ei16_v_f16mf4_tum
#define vluxseg3ei16_v_f16mf4_tuma __riscv_vluxseg3ei16_v_f16mf4_tum
#define vluxseg4ei16_v_f16mf4_tuma __riscv_vluxseg4ei16_v_f16mf4_tum
#define vluxseg5ei16_v_f16mf4_tuma __riscv_vluxseg5ei16_v_f16mf4_tum
#define vluxseg6ei16_v_f16mf4_tuma __riscv_vluxseg6ei16_v_f16mf4_tum
#define vluxseg7ei16_v_f16mf4_tuma __riscv_vluxseg7ei16_v_f16mf4_tum
#define vluxseg8ei16_v_f16mf4_tuma __riscv_vluxseg8ei16_v_f16mf4_tum
#define vluxseg2ei16_v_f16mf2_tuma __riscv_vluxseg2ei16_v_f16mf2_tum
#define vluxseg3ei16_v_f16mf2_tuma __riscv_vluxseg3ei16_v_f16mf2_tum
#define vluxseg4ei16_v_f16mf2_tuma __riscv_vluxseg4ei16_v_f16mf2_tum
#define vluxseg5ei16_v_f16mf2_tuma __riscv_vluxseg5ei16_v_f16mf2_tum
#define vluxseg6ei16_v_f16mf2_tuma __riscv_vluxseg6ei16_v_f16mf2_tum
#define vluxseg7ei16_v_f16mf2_tuma __riscv_vluxseg7ei16_v_f16mf2_tum
#define vluxseg8ei16_v_f16mf2_tuma __riscv_vluxseg8ei16_v_f16mf2_tum
#define vluxseg2ei16_v_f16m1_tuma __riscv_vluxseg2ei16_v_f16m1_tum
#define vluxseg3ei16_v_f16m1_tuma __riscv_vluxseg3ei16_v_f16m1_tum
#define vluxseg4ei16_v_f16m1_tuma __riscv_vluxseg4ei16_v_f16m1_tum
#define vluxseg5ei16_v_f16m1_tuma __riscv_vluxseg5ei16_v_f16m1_tum
#define vluxseg6ei16_v_f16m1_tuma __riscv_vluxseg6ei16_v_f16m1_tum
#define vluxseg7ei16_v_f16m1_tuma __riscv_vluxseg7ei16_v_f16m1_tum
#define vluxseg8ei16_v_f16m1_tuma __riscv_vluxseg8ei16_v_f16m1_tum
#define vluxseg2ei16_v_f16m2_tuma __riscv_vluxseg2ei16_v_f16m2_tum
#define vluxseg3ei16_v_f16m2_tuma __riscv_vluxseg3ei16_v_f16m2_tum
#define vluxseg4ei16_v_f16m2_tuma __riscv_vluxseg4ei16_v_f16m2_tum
#define vluxseg2ei16_v_f16m4_tuma __riscv_vluxseg2ei16_v_f16m4_tum
#define vluxseg2ei32_v_f16mf4_tuma __riscv_vluxseg2ei32_v_f16mf4_tum
#define vluxseg3ei32_v_f16mf4_tuma __riscv_vluxseg3ei32_v_f16mf4_tum
#define vluxseg4ei32_v_f16mf4_tuma __riscv_vluxseg4ei32_v_f16mf4_tum
#define vluxseg5ei32_v_f16mf4_tuma __riscv_vluxseg5ei32_v_f16mf4_tum
#define vluxseg6ei32_v_f16mf4_tuma __riscv_vluxseg6ei32_v_f16mf4_tum
#define vluxseg7ei32_v_f16mf4_tuma __riscv_vluxseg7ei32_v_f16mf4_tum
#define vluxseg8ei32_v_f16mf4_tuma __riscv_vluxseg8ei32_v_f16mf4_tum
#define vluxseg2ei32_v_f16mf2_tuma __riscv_vluxseg2ei32_v_f16mf2_tum
#define vluxseg3ei32_v_f16mf2_tuma __riscv_vluxseg3ei32_v_f16mf2_tum
#define vluxseg4ei32_v_f16mf2_tuma __riscv_vluxseg4ei32_v_f16mf2_tum
#define vluxseg5ei32_v_f16mf2_tuma __riscv_vluxseg5ei32_v_f16mf2_tum
#define vluxseg6ei32_v_f16mf2_tuma __riscv_vluxseg6ei32_v_f16mf2_tum
#define vluxseg7ei32_v_f16mf2_tuma __riscv_vluxseg7ei32_v_f16mf2_tum
#define vluxseg8ei32_v_f16mf2_tuma __riscv_vluxseg8ei32_v_f16mf2_tum
#define vluxseg2ei32_v_f16m1_tuma __riscv_vluxseg2ei32_v_f16m1_tum
#define vluxseg3ei32_v_f16m1_tuma __riscv_vluxseg3ei32_v_f16m1_tum
#define vluxseg4ei32_v_f16m1_tuma __riscv_vluxseg4ei32_v_f16m1_tum
#define vluxseg5ei32_v_f16m1_tuma __riscv_vluxseg5ei32_v_f16m1_tum
#define vluxseg6ei32_v_f16m1_tuma __riscv_vluxseg6ei32_v_f16m1_tum
#define vluxseg7ei32_v_f16m1_tuma __riscv_vluxseg7ei32_v_f16m1_tum
#define vluxseg8ei32_v_f16m1_tuma __riscv_vluxseg8ei32_v_f16m1_tum
#define vluxseg2ei32_v_f16m2_tuma __riscv_vluxseg2ei32_v_f16m2_tum
#define vluxseg3ei32_v_f16m2_tuma __riscv_vluxseg3ei32_v_f16m2_tum
#define vluxseg4ei32_v_f16m2_tuma __riscv_vluxseg4ei32_v_f16m2_tum
#define vluxseg2ei32_v_f16m4_tuma __riscv_vluxseg2ei32_v_f16m4_tum
#define vluxseg2ei64_v_f16mf4_tuma __riscv_vluxseg2ei64_v_f16mf4_tum
#define vluxseg3ei64_v_f16mf4_tuma __riscv_vluxseg3ei64_v_f16mf4_tum
#define vluxseg4ei64_v_f16mf4_tuma __riscv_vluxseg4ei64_v_f16mf4_tum
#define vluxseg5ei64_v_f16mf4_tuma __riscv_vluxseg5ei64_v_f16mf4_tum
#define vluxseg6ei64_v_f16mf4_tuma __riscv_vluxseg6ei64_v_f16mf4_tum
#define vluxseg7ei64_v_f16mf4_tuma __riscv_vluxseg7ei64_v_f16mf4_tum
#define vluxseg8ei64_v_f16mf4_tuma __riscv_vluxseg8ei64_v_f16mf4_tum
#define vluxseg2ei64_v_f16mf2_tuma __riscv_vluxseg2ei64_v_f16mf2_tum
#define vluxseg3ei64_v_f16mf2_tuma __riscv_vluxseg3ei64_v_f16mf2_tum
#define vluxseg4ei64_v_f16mf2_tuma __riscv_vluxseg4ei64_v_f16mf2_tum
#define vluxseg5ei64_v_f16mf2_tuma __riscv_vluxseg5ei64_v_f16mf2_tum
#define vluxseg6ei64_v_f16mf2_tuma __riscv_vluxseg6ei64_v_f16mf2_tum
#define vluxseg7ei64_v_f16mf2_tuma __riscv_vluxseg7ei64_v_f16mf2_tum
#define vluxseg8ei64_v_f16mf2_tuma __riscv_vluxseg8ei64_v_f16mf2_tum
#define vluxseg2ei64_v_f16m1_tuma __riscv_vluxseg2ei64_v_f16m1_tum
#define vluxseg3ei64_v_f16m1_tuma __riscv_vluxseg3ei64_v_f16m1_tum
#define vluxseg4ei64_v_f16m1_tuma __riscv_vluxseg4ei64_v_f16m1_tum
#define vluxseg5ei64_v_f16m1_tuma __riscv_vluxseg5ei64_v_f16m1_tum
#define vluxseg6ei64_v_f16m1_tuma __riscv_vluxseg6ei64_v_f16m1_tum
#define vluxseg7ei64_v_f16m1_tuma __riscv_vluxseg7ei64_v_f16m1_tum
#define vluxseg8ei64_v_f16m1_tuma __riscv_vluxseg8ei64_v_f16m1_tum
#define vluxseg2ei64_v_f16m2_tuma __riscv_vluxseg2ei64_v_f16m2_tum
#define vluxseg3ei64_v_f16m2_tuma __riscv_vluxseg3ei64_v_f16m2_tum
#define vluxseg4ei64_v_f16m2_tuma __riscv_vluxseg4ei64_v_f16m2_tum
#define vluxseg2ei8_v_f32mf2_tuma __riscv_vluxseg2ei8_v_f32mf2_tum
#define vluxseg3ei8_v_f32mf2_tuma __riscv_vluxseg3ei8_v_f32mf2_tum
#define vluxseg4ei8_v_f32mf2_tuma __riscv_vluxseg4ei8_v_f32mf2_tum
#define vluxseg5ei8_v_f32mf2_tuma __riscv_vluxseg5ei8_v_f32mf2_tum
#define vluxseg6ei8_v_f32mf2_tuma __riscv_vluxseg6ei8_v_f32mf2_tum
#define vluxseg7ei8_v_f32mf2_tuma __riscv_vluxseg7ei8_v_f32mf2_tum
#define vluxseg8ei8_v_f32mf2_tuma __riscv_vluxseg8ei8_v_f32mf2_tum
#define vluxseg2ei8_v_f32m1_tuma __riscv_vluxseg2ei8_v_f32m1_tum
#define vluxseg3ei8_v_f32m1_tuma __riscv_vluxseg3ei8_v_f32m1_tum
#define vluxseg4ei8_v_f32m1_tuma __riscv_vluxseg4ei8_v_f32m1_tum
#define vluxseg5ei8_v_f32m1_tuma __riscv_vluxseg5ei8_v_f32m1_tum
#define vluxseg6ei8_v_f32m1_tuma __riscv_vluxseg6ei8_v_f32m1_tum
#define vluxseg7ei8_v_f32m1_tuma __riscv_vluxseg7ei8_v_f32m1_tum
#define vluxseg8ei8_v_f32m1_tuma __riscv_vluxseg8ei8_v_f32m1_tum
#define vluxseg2ei8_v_f32m2_tuma __riscv_vluxseg2ei8_v_f32m2_tum
#define vluxseg3ei8_v_f32m2_tuma __riscv_vluxseg3ei8_v_f32m2_tum
#define vluxseg4ei8_v_f32m2_tuma __riscv_vluxseg4ei8_v_f32m2_tum
#define vluxseg2ei8_v_f32m4_tuma __riscv_vluxseg2ei8_v_f32m4_tum
#define vluxseg2ei16_v_f32mf2_tuma __riscv_vluxseg2ei16_v_f32mf2_tum
#define vluxseg3ei16_v_f32mf2_tuma __riscv_vluxseg3ei16_v_f32mf2_tum
#define vluxseg4ei16_v_f32mf2_tuma __riscv_vluxseg4ei16_v_f32mf2_tum
#define vluxseg5ei16_v_f32mf2_tuma __riscv_vluxseg5ei16_v_f32mf2_tum
#define vluxseg6ei16_v_f32mf2_tuma __riscv_vluxseg6ei16_v_f32mf2_tum
#define vluxseg7ei16_v_f32mf2_tuma __riscv_vluxseg7ei16_v_f32mf2_tum
#define vluxseg8ei16_v_f32mf2_tuma __riscv_vluxseg8ei16_v_f32mf2_tum
#define vluxseg2ei16_v_f32m1_tuma __riscv_vluxseg2ei16_v_f32m1_tum
#define vluxseg3ei16_v_f32m1_tuma __riscv_vluxseg3ei16_v_f32m1_tum
#define vluxseg4ei16_v_f32m1_tuma __riscv_vluxseg4ei16_v_f32m1_tum
#define vluxseg5ei16_v_f32m1_tuma __riscv_vluxseg5ei16_v_f32m1_tum
#define vluxseg6ei16_v_f32m1_tuma __riscv_vluxseg6ei16_v_f32m1_tum
#define vluxseg7ei16_v_f32m1_tuma __riscv_vluxseg7ei16_v_f32m1_tum
#define vluxseg8ei16_v_f32m1_tuma __riscv_vluxseg8ei16_v_f32m1_tum
#define vluxseg2ei16_v_f32m2_tuma __riscv_vluxseg2ei16_v_f32m2_tum
#define vluxseg3ei16_v_f32m2_tuma __riscv_vluxseg3ei16_v_f32m2_tum
#define vluxseg4ei16_v_f32m2_tuma __riscv_vluxseg4ei16_v_f32m2_tum
#define vluxseg2ei16_v_f32m4_tuma __riscv_vluxseg2ei16_v_f32m4_tum
#define vluxseg2ei32_v_f32mf2_tuma __riscv_vluxseg2ei32_v_f32mf2_tum
#define vluxseg3ei32_v_f32mf2_tuma __riscv_vluxseg3ei32_v_f32mf2_tum
#define vluxseg4ei32_v_f32mf2_tuma __riscv_vluxseg4ei32_v_f32mf2_tum
#define vluxseg5ei32_v_f32mf2_tuma __riscv_vluxseg5ei32_v_f32mf2_tum
#define vluxseg6ei32_v_f32mf2_tuma __riscv_vluxseg6ei32_v_f32mf2_tum
#define vluxseg7ei32_v_f32mf2_tuma __riscv_vluxseg7ei32_v_f32mf2_tum
#define vluxseg8ei32_v_f32mf2_tuma __riscv_vluxseg8ei32_v_f32mf2_tum
#define vluxseg2ei32_v_f32m1_tuma __riscv_vluxseg2ei32_v_f32m1_tum
#define vluxseg3ei32_v_f32m1_tuma __riscv_vluxseg3ei32_v_f32m1_tum
#define vluxseg4ei32_v_f32m1_tuma __riscv_vluxseg4ei32_v_f32m1_tum
#define vluxseg5ei32_v_f32m1_tuma __riscv_vluxseg5ei32_v_f32m1_tum
#define vluxseg6ei32_v_f32m1_tuma __riscv_vluxseg6ei32_v_f32m1_tum
#define vluxseg7ei32_v_f32m1_tuma __riscv_vluxseg7ei32_v_f32m1_tum
#define vluxseg8ei32_v_f32m1_tuma __riscv_vluxseg8ei32_v_f32m1_tum
#define vluxseg2ei32_v_f32m2_tuma __riscv_vluxseg2ei32_v_f32m2_tum
#define vluxseg3ei32_v_f32m2_tuma __riscv_vluxseg3ei32_v_f32m2_tum
#define vluxseg4ei32_v_f32m2_tuma __riscv_vluxseg4ei32_v_f32m2_tum
#define vluxseg2ei32_v_f32m4_tuma __riscv_vluxseg2ei32_v_f32m4_tum
#define vluxseg2ei64_v_f32mf2_tuma __riscv_vluxseg2ei64_v_f32mf2_tum
#define vluxseg3ei64_v_f32mf2_tuma __riscv_vluxseg3ei64_v_f32mf2_tum
#define vluxseg4ei64_v_f32mf2_tuma __riscv_vluxseg4ei64_v_f32mf2_tum
#define vluxseg5ei64_v_f32mf2_tuma __riscv_vluxseg5ei64_v_f32mf2_tum
#define vluxseg6ei64_v_f32mf2_tuma __riscv_vluxseg6ei64_v_f32mf2_tum
#define vluxseg7ei64_v_f32mf2_tuma __riscv_vluxseg7ei64_v_f32mf2_tum
#define vluxseg8ei64_v_f32mf2_tuma __riscv_vluxseg8ei64_v_f32mf2_tum
#define vluxseg2ei64_v_f32m1_tuma __riscv_vluxseg2ei64_v_f32m1_tum
#define vluxseg3ei64_v_f32m1_tuma __riscv_vluxseg3ei64_v_f32m1_tum
#define vluxseg4ei64_v_f32m1_tuma __riscv_vluxseg4ei64_v_f32m1_tum
#define vluxseg5ei64_v_f32m1_tuma __riscv_vluxseg5ei64_v_f32m1_tum
#define vluxseg6ei64_v_f32m1_tuma __riscv_vluxseg6ei64_v_f32m1_tum
#define vluxseg7ei64_v_f32m1_tuma __riscv_vluxseg7ei64_v_f32m1_tum
#define vluxseg8ei64_v_f32m1_tuma __riscv_vluxseg8ei64_v_f32m1_tum
#define vluxseg2ei64_v_f32m2_tuma __riscv_vluxseg2ei64_v_f32m2_tum
#define vluxseg3ei64_v_f32m2_tuma __riscv_vluxseg3ei64_v_f32m2_tum
#define vluxseg4ei64_v_f32m2_tuma __riscv_vluxseg4ei64_v_f32m2_tum
#define vluxseg2ei64_v_f32m4_tuma __riscv_vluxseg2ei64_v_f32m4_tum
#define vluxseg2ei8_v_f64m1_tuma __riscv_vluxseg2ei8_v_f64m1_tum
#define vluxseg3ei8_v_f64m1_tuma __riscv_vluxseg3ei8_v_f64m1_tum
#define vluxseg4ei8_v_f64m1_tuma __riscv_vluxseg4ei8_v_f64m1_tum
#define vluxseg5ei8_v_f64m1_tuma __riscv_vluxseg5ei8_v_f64m1_tum
#define vluxseg6ei8_v_f64m1_tuma __riscv_vluxseg6ei8_v_f64m1_tum
#define vluxseg7ei8_v_f64m1_tuma __riscv_vluxseg7ei8_v_f64m1_tum
#define vluxseg8ei8_v_f64m1_tuma __riscv_vluxseg8ei8_v_f64m1_tum
#define vluxseg2ei8_v_f64m2_tuma __riscv_vluxseg2ei8_v_f64m2_tum
#define vluxseg3ei8_v_f64m2_tuma __riscv_vluxseg3ei8_v_f64m2_tum
#define vluxseg4ei8_v_f64m2_tuma __riscv_vluxseg4ei8_v_f64m2_tum
#define vluxseg2ei8_v_f64m4_tuma __riscv_vluxseg2ei8_v_f64m4_tum
#define vluxseg2ei16_v_f64m1_tuma __riscv_vluxseg2ei16_v_f64m1_tum
#define vluxseg3ei16_v_f64m1_tuma __riscv_vluxseg3ei16_v_f64m1_tum
#define vluxseg4ei16_v_f64m1_tuma __riscv_vluxseg4ei16_v_f64m1_tum
#define vluxseg5ei16_v_f64m1_tuma __riscv_vluxseg5ei16_v_f64m1_tum
#define vluxseg6ei16_v_f64m1_tuma __riscv_vluxseg6ei16_v_f64m1_tum
#define vluxseg7ei16_v_f64m1_tuma __riscv_vluxseg7ei16_v_f64m1_tum
#define vluxseg8ei16_v_f64m1_tuma __riscv_vluxseg8ei16_v_f64m1_tum
#define vluxseg2ei16_v_f64m2_tuma __riscv_vluxseg2ei16_v_f64m2_tum
#define vluxseg3ei16_v_f64m2_tuma __riscv_vluxseg3ei16_v_f64m2_tum
#define vluxseg4ei16_v_f64m2_tuma __riscv_vluxseg4ei16_v_f64m2_tum
#define vluxseg2ei16_v_f64m4_tuma __riscv_vluxseg2ei16_v_f64m4_tum
#define vluxseg2ei32_v_f64m1_tuma __riscv_vluxseg2ei32_v_f64m1_tum
#define vluxseg3ei32_v_f64m1_tuma __riscv_vluxseg3ei32_v_f64m1_tum
#define vluxseg4ei32_v_f64m1_tuma __riscv_vluxseg4ei32_v_f64m1_tum
#define vluxseg5ei32_v_f64m1_tuma __riscv_vluxseg5ei32_v_f64m1_tum
#define vluxseg6ei32_v_f64m1_tuma __riscv_vluxseg6ei32_v_f64m1_tum
#define vluxseg7ei32_v_f64m1_tuma __riscv_vluxseg7ei32_v_f64m1_tum
#define vluxseg8ei32_v_f64m1_tuma __riscv_vluxseg8ei32_v_f64m1_tum
#define vluxseg2ei32_v_f64m2_tuma __riscv_vluxseg2ei32_v_f64m2_tum
#define vluxseg3ei32_v_f64m2_tuma __riscv_vluxseg3ei32_v_f64m2_tum
#define vluxseg4ei32_v_f64m2_tuma __riscv_vluxseg4ei32_v_f64m2_tum
#define vluxseg2ei32_v_f64m4_tuma __riscv_vluxseg2ei32_v_f64m4_tum
#define vluxseg2ei64_v_f64m1_tuma __riscv_vluxseg2ei64_v_f64m1_tum
#define vluxseg3ei64_v_f64m1_tuma __riscv_vluxseg3ei64_v_f64m1_tum
#define vluxseg4ei64_v_f64m1_tuma __riscv_vluxseg4ei64_v_f64m1_tum
#define vluxseg5ei64_v_f64m1_tuma __riscv_vluxseg5ei64_v_f64m1_tum
#define vluxseg6ei64_v_f64m1_tuma __riscv_vluxseg6ei64_v_f64m1_tum
#define vluxseg7ei64_v_f64m1_tuma __riscv_vluxseg7ei64_v_f64m1_tum
#define vluxseg8ei64_v_f64m1_tuma __riscv_vluxseg8ei64_v_f64m1_tum
#define vluxseg2ei64_v_f64m2_tuma __riscv_vluxseg2ei64_v_f64m2_tum
#define vluxseg3ei64_v_f64m2_tuma __riscv_vluxseg3ei64_v_f64m2_tum
#define vluxseg4ei64_v_f64m2_tuma __riscv_vluxseg4ei64_v_f64m2_tum
#define vluxseg2ei64_v_f64m4_tuma __riscv_vluxseg2ei64_v_f64m4_tum
#define vloxseg2ei8_v_i8mf8_tuma __riscv_vloxseg2ei8_v_i8mf8_tum
#define vloxseg3ei8_v_i8mf8_tuma __riscv_vloxseg3ei8_v_i8mf8_tum
#define vloxseg4ei8_v_i8mf8_tuma __riscv_vloxseg4ei8_v_i8mf8_tum
#define vloxseg5ei8_v_i8mf8_tuma __riscv_vloxseg5ei8_v_i8mf8_tum
#define vloxseg6ei8_v_i8mf8_tuma __riscv_vloxseg6ei8_v_i8mf8_tum
#define vloxseg7ei8_v_i8mf8_tuma __riscv_vloxseg7ei8_v_i8mf8_tum
#define vloxseg8ei8_v_i8mf8_tuma __riscv_vloxseg8ei8_v_i8mf8_tum
#define vloxseg2ei8_v_i8mf4_tuma __riscv_vloxseg2ei8_v_i8mf4_tum
#define vloxseg3ei8_v_i8mf4_tuma __riscv_vloxseg3ei8_v_i8mf4_tum
#define vloxseg4ei8_v_i8mf4_tuma __riscv_vloxseg4ei8_v_i8mf4_tum
#define vloxseg5ei8_v_i8mf4_tuma __riscv_vloxseg5ei8_v_i8mf4_tum
#define vloxseg6ei8_v_i8mf4_tuma __riscv_vloxseg6ei8_v_i8mf4_tum
#define vloxseg7ei8_v_i8mf4_tuma __riscv_vloxseg7ei8_v_i8mf4_tum
#define vloxseg8ei8_v_i8mf4_tuma __riscv_vloxseg8ei8_v_i8mf4_tum
#define vloxseg2ei8_v_i8mf2_tuma __riscv_vloxseg2ei8_v_i8mf2_tum
#define vloxseg3ei8_v_i8mf2_tuma __riscv_vloxseg3ei8_v_i8mf2_tum
#define vloxseg4ei8_v_i8mf2_tuma __riscv_vloxseg4ei8_v_i8mf2_tum
#define vloxseg5ei8_v_i8mf2_tuma __riscv_vloxseg5ei8_v_i8mf2_tum
#define vloxseg6ei8_v_i8mf2_tuma __riscv_vloxseg6ei8_v_i8mf2_tum
#define vloxseg7ei8_v_i8mf2_tuma __riscv_vloxseg7ei8_v_i8mf2_tum
#define vloxseg8ei8_v_i8mf2_tuma __riscv_vloxseg8ei8_v_i8mf2_tum
#define vloxseg2ei8_v_i8m1_tuma __riscv_vloxseg2ei8_v_i8m1_tum
#define vloxseg3ei8_v_i8m1_tuma __riscv_vloxseg3ei8_v_i8m1_tum
#define vloxseg4ei8_v_i8m1_tuma __riscv_vloxseg4ei8_v_i8m1_tum
#define vloxseg5ei8_v_i8m1_tuma __riscv_vloxseg5ei8_v_i8m1_tum
#define vloxseg6ei8_v_i8m1_tuma __riscv_vloxseg6ei8_v_i8m1_tum
#define vloxseg7ei8_v_i8m1_tuma __riscv_vloxseg7ei8_v_i8m1_tum
#define vloxseg8ei8_v_i8m1_tuma __riscv_vloxseg8ei8_v_i8m1_tum
#define vloxseg2ei8_v_i8m2_tuma __riscv_vloxseg2ei8_v_i8m2_tum
#define vloxseg3ei8_v_i8m2_tuma __riscv_vloxseg3ei8_v_i8m2_tum
#define vloxseg4ei8_v_i8m2_tuma __riscv_vloxseg4ei8_v_i8m2_tum
#define vloxseg2ei8_v_i8m4_tuma __riscv_vloxseg2ei8_v_i8m4_tum
#define vloxseg2ei16_v_i8mf8_tuma __riscv_vloxseg2ei16_v_i8mf8_tum
#define vloxseg3ei16_v_i8mf8_tuma __riscv_vloxseg3ei16_v_i8mf8_tum
#define vloxseg4ei16_v_i8mf8_tuma __riscv_vloxseg4ei16_v_i8mf8_tum
#define vloxseg5ei16_v_i8mf8_tuma __riscv_vloxseg5ei16_v_i8mf8_tum
#define vloxseg6ei16_v_i8mf8_tuma __riscv_vloxseg6ei16_v_i8mf8_tum
#define vloxseg7ei16_v_i8mf8_tuma __riscv_vloxseg7ei16_v_i8mf8_tum
#define vloxseg8ei16_v_i8mf8_tuma __riscv_vloxseg8ei16_v_i8mf8_tum
#define vloxseg2ei16_v_i8mf4_tuma __riscv_vloxseg2ei16_v_i8mf4_tum
#define vloxseg3ei16_v_i8mf4_tuma __riscv_vloxseg3ei16_v_i8mf4_tum
#define vloxseg4ei16_v_i8mf4_tuma __riscv_vloxseg4ei16_v_i8mf4_tum
#define vloxseg5ei16_v_i8mf4_tuma __riscv_vloxseg5ei16_v_i8mf4_tum
#define vloxseg6ei16_v_i8mf4_tuma __riscv_vloxseg6ei16_v_i8mf4_tum
#define vloxseg7ei16_v_i8mf4_tuma __riscv_vloxseg7ei16_v_i8mf4_tum
#define vloxseg8ei16_v_i8mf4_tuma __riscv_vloxseg8ei16_v_i8mf4_tum
#define vloxseg2ei16_v_i8mf2_tuma __riscv_vloxseg2ei16_v_i8mf2_tum
#define vloxseg3ei16_v_i8mf2_tuma __riscv_vloxseg3ei16_v_i8mf2_tum
#define vloxseg4ei16_v_i8mf2_tuma __riscv_vloxseg4ei16_v_i8mf2_tum
#define vloxseg5ei16_v_i8mf2_tuma __riscv_vloxseg5ei16_v_i8mf2_tum
#define vloxseg6ei16_v_i8mf2_tuma __riscv_vloxseg6ei16_v_i8mf2_tum
#define vloxseg7ei16_v_i8mf2_tuma __riscv_vloxseg7ei16_v_i8mf2_tum
#define vloxseg8ei16_v_i8mf2_tuma __riscv_vloxseg8ei16_v_i8mf2_tum
#define vloxseg2ei16_v_i8m1_tuma __riscv_vloxseg2ei16_v_i8m1_tum
#define vloxseg3ei16_v_i8m1_tuma __riscv_vloxseg3ei16_v_i8m1_tum
#define vloxseg4ei16_v_i8m1_tuma __riscv_vloxseg4ei16_v_i8m1_tum
#define vloxseg5ei16_v_i8m1_tuma __riscv_vloxseg5ei16_v_i8m1_tum
#define vloxseg6ei16_v_i8m1_tuma __riscv_vloxseg6ei16_v_i8m1_tum
#define vloxseg7ei16_v_i8m1_tuma __riscv_vloxseg7ei16_v_i8m1_tum
#define vloxseg8ei16_v_i8m1_tuma __riscv_vloxseg8ei16_v_i8m1_tum
#define vloxseg2ei16_v_i8m2_tuma __riscv_vloxseg2ei16_v_i8m2_tum
#define vloxseg3ei16_v_i8m2_tuma __riscv_vloxseg3ei16_v_i8m2_tum
#define vloxseg4ei16_v_i8m2_tuma __riscv_vloxseg4ei16_v_i8m2_tum
#define vloxseg2ei16_v_i8m4_tuma __riscv_vloxseg2ei16_v_i8m4_tum
#define vloxseg2ei32_v_i8mf8_tuma __riscv_vloxseg2ei32_v_i8mf8_tum
#define vloxseg3ei32_v_i8mf8_tuma __riscv_vloxseg3ei32_v_i8mf8_tum
#define vloxseg4ei32_v_i8mf8_tuma __riscv_vloxseg4ei32_v_i8mf8_tum
#define vloxseg5ei32_v_i8mf8_tuma __riscv_vloxseg5ei32_v_i8mf8_tum
#define vloxseg6ei32_v_i8mf8_tuma __riscv_vloxseg6ei32_v_i8mf8_tum
#define vloxseg7ei32_v_i8mf8_tuma __riscv_vloxseg7ei32_v_i8mf8_tum
#define vloxseg8ei32_v_i8mf8_tuma __riscv_vloxseg8ei32_v_i8mf8_tum
#define vloxseg2ei32_v_i8mf4_tuma __riscv_vloxseg2ei32_v_i8mf4_tum
#define vloxseg3ei32_v_i8mf4_tuma __riscv_vloxseg3ei32_v_i8mf4_tum
#define vloxseg4ei32_v_i8mf4_tuma __riscv_vloxseg4ei32_v_i8mf4_tum
#define vloxseg5ei32_v_i8mf4_tuma __riscv_vloxseg5ei32_v_i8mf4_tum
#define vloxseg6ei32_v_i8mf4_tuma __riscv_vloxseg6ei32_v_i8mf4_tum
#define vloxseg7ei32_v_i8mf4_tuma __riscv_vloxseg7ei32_v_i8mf4_tum
#define vloxseg8ei32_v_i8mf4_tuma __riscv_vloxseg8ei32_v_i8mf4_tum
#define vloxseg2ei32_v_i8mf2_tuma __riscv_vloxseg2ei32_v_i8mf2_tum
#define vloxseg3ei32_v_i8mf2_tuma __riscv_vloxseg3ei32_v_i8mf2_tum
#define vloxseg4ei32_v_i8mf2_tuma __riscv_vloxseg4ei32_v_i8mf2_tum
#define vloxseg5ei32_v_i8mf2_tuma __riscv_vloxseg5ei32_v_i8mf2_tum
#define vloxseg6ei32_v_i8mf2_tuma __riscv_vloxseg6ei32_v_i8mf2_tum
#define vloxseg7ei32_v_i8mf2_tuma __riscv_vloxseg7ei32_v_i8mf2_tum
#define vloxseg8ei32_v_i8mf2_tuma __riscv_vloxseg8ei32_v_i8mf2_tum
#define vloxseg2ei32_v_i8m1_tuma __riscv_vloxseg2ei32_v_i8m1_tum
#define vloxseg3ei32_v_i8m1_tuma __riscv_vloxseg3ei32_v_i8m1_tum
#define vloxseg4ei32_v_i8m1_tuma __riscv_vloxseg4ei32_v_i8m1_tum
#define vloxseg5ei32_v_i8m1_tuma __riscv_vloxseg5ei32_v_i8m1_tum
#define vloxseg6ei32_v_i8m1_tuma __riscv_vloxseg6ei32_v_i8m1_tum
#define vloxseg7ei32_v_i8m1_tuma __riscv_vloxseg7ei32_v_i8m1_tum
#define vloxseg8ei32_v_i8m1_tuma __riscv_vloxseg8ei32_v_i8m1_tum
#define vloxseg2ei32_v_i8m2_tuma __riscv_vloxseg2ei32_v_i8m2_tum
#define vloxseg3ei32_v_i8m2_tuma __riscv_vloxseg3ei32_v_i8m2_tum
#define vloxseg4ei32_v_i8m2_tuma __riscv_vloxseg4ei32_v_i8m2_tum
#define vloxseg2ei64_v_i8mf8_tuma __riscv_vloxseg2ei64_v_i8mf8_tum
#define vloxseg3ei64_v_i8mf8_tuma __riscv_vloxseg3ei64_v_i8mf8_tum
#define vloxseg4ei64_v_i8mf8_tuma __riscv_vloxseg4ei64_v_i8mf8_tum
#define vloxseg5ei64_v_i8mf8_tuma __riscv_vloxseg5ei64_v_i8mf8_tum
#define vloxseg6ei64_v_i8mf8_tuma __riscv_vloxseg6ei64_v_i8mf8_tum
#define vloxseg7ei64_v_i8mf8_tuma __riscv_vloxseg7ei64_v_i8mf8_tum
#define vloxseg8ei64_v_i8mf8_tuma __riscv_vloxseg8ei64_v_i8mf8_tum
#define vloxseg2ei64_v_i8mf4_tuma __riscv_vloxseg2ei64_v_i8mf4_tum
#define vloxseg3ei64_v_i8mf4_tuma __riscv_vloxseg3ei64_v_i8mf4_tum
#define vloxseg4ei64_v_i8mf4_tuma __riscv_vloxseg4ei64_v_i8mf4_tum
#define vloxseg5ei64_v_i8mf4_tuma __riscv_vloxseg5ei64_v_i8mf4_tum
#define vloxseg6ei64_v_i8mf4_tuma __riscv_vloxseg6ei64_v_i8mf4_tum
#define vloxseg7ei64_v_i8mf4_tuma __riscv_vloxseg7ei64_v_i8mf4_tum
#define vloxseg8ei64_v_i8mf4_tuma __riscv_vloxseg8ei64_v_i8mf4_tum
#define vloxseg2ei64_v_i8mf2_tuma __riscv_vloxseg2ei64_v_i8mf2_tum
#define vloxseg3ei64_v_i8mf2_tuma __riscv_vloxseg3ei64_v_i8mf2_tum
#define vloxseg4ei64_v_i8mf2_tuma __riscv_vloxseg4ei64_v_i8mf2_tum
#define vloxseg5ei64_v_i8mf2_tuma __riscv_vloxseg5ei64_v_i8mf2_tum
#define vloxseg6ei64_v_i8mf2_tuma __riscv_vloxseg6ei64_v_i8mf2_tum
#define vloxseg7ei64_v_i8mf2_tuma __riscv_vloxseg7ei64_v_i8mf2_tum
#define vloxseg8ei64_v_i8mf2_tuma __riscv_vloxseg8ei64_v_i8mf2_tum
#define vloxseg2ei64_v_i8m1_tuma __riscv_vloxseg2ei64_v_i8m1_tum
#define vloxseg3ei64_v_i8m1_tuma __riscv_vloxseg3ei64_v_i8m1_tum
#define vloxseg4ei64_v_i8m1_tuma __riscv_vloxseg4ei64_v_i8m1_tum
#define vloxseg5ei64_v_i8m1_tuma __riscv_vloxseg5ei64_v_i8m1_tum
#define vloxseg6ei64_v_i8m1_tuma __riscv_vloxseg6ei64_v_i8m1_tum
#define vloxseg7ei64_v_i8m1_tuma __riscv_vloxseg7ei64_v_i8m1_tum
#define vloxseg8ei64_v_i8m1_tuma __riscv_vloxseg8ei64_v_i8m1_tum
#define vloxseg2ei8_v_i16mf4_tuma __riscv_vloxseg2ei8_v_i16mf4_tum
#define vloxseg3ei8_v_i16mf4_tuma __riscv_vloxseg3ei8_v_i16mf4_tum
#define vloxseg4ei8_v_i16mf4_tuma __riscv_vloxseg4ei8_v_i16mf4_tum
#define vloxseg5ei8_v_i16mf4_tuma __riscv_vloxseg5ei8_v_i16mf4_tum
#define vloxseg6ei8_v_i16mf4_tuma __riscv_vloxseg6ei8_v_i16mf4_tum
#define vloxseg7ei8_v_i16mf4_tuma __riscv_vloxseg7ei8_v_i16mf4_tum
#define vloxseg8ei8_v_i16mf4_tuma __riscv_vloxseg8ei8_v_i16mf4_tum
#define vloxseg2ei8_v_i16mf2_tuma __riscv_vloxseg2ei8_v_i16mf2_tum
#define vloxseg3ei8_v_i16mf2_tuma __riscv_vloxseg3ei8_v_i16mf2_tum
#define vloxseg4ei8_v_i16mf2_tuma __riscv_vloxseg4ei8_v_i16mf2_tum
#define vloxseg5ei8_v_i16mf2_tuma __riscv_vloxseg5ei8_v_i16mf2_tum
#define vloxseg6ei8_v_i16mf2_tuma __riscv_vloxseg6ei8_v_i16mf2_tum
#define vloxseg7ei8_v_i16mf2_tuma __riscv_vloxseg7ei8_v_i16mf2_tum
#define vloxseg8ei8_v_i16mf2_tuma __riscv_vloxseg8ei8_v_i16mf2_tum
#define vloxseg2ei8_v_i16m1_tuma __riscv_vloxseg2ei8_v_i16m1_tum
#define vloxseg3ei8_v_i16m1_tuma __riscv_vloxseg3ei8_v_i16m1_tum
#define vloxseg4ei8_v_i16m1_tuma __riscv_vloxseg4ei8_v_i16m1_tum
#define vloxseg5ei8_v_i16m1_tuma __riscv_vloxseg5ei8_v_i16m1_tum
#define vloxseg6ei8_v_i16m1_tuma __riscv_vloxseg6ei8_v_i16m1_tum
#define vloxseg7ei8_v_i16m1_tuma __riscv_vloxseg7ei8_v_i16m1_tum
#define vloxseg8ei8_v_i16m1_tuma __riscv_vloxseg8ei8_v_i16m1_tum
#define vloxseg2ei8_v_i16m2_tuma __riscv_vloxseg2ei8_v_i16m2_tum
#define vloxseg3ei8_v_i16m2_tuma __riscv_vloxseg3ei8_v_i16m2_tum
#define vloxseg4ei8_v_i16m2_tuma __riscv_vloxseg4ei8_v_i16m2_tum
#define vloxseg2ei8_v_i16m4_tuma __riscv_vloxseg2ei8_v_i16m4_tum
#define vloxseg2ei16_v_i16mf4_tuma __riscv_vloxseg2ei16_v_i16mf4_tum
#define vloxseg3ei16_v_i16mf4_tuma __riscv_vloxseg3ei16_v_i16mf4_tum
#define vloxseg4ei16_v_i16mf4_tuma __riscv_vloxseg4ei16_v_i16mf4_tum
#define vloxseg5ei16_v_i16mf4_tuma __riscv_vloxseg5ei16_v_i16mf4_tum
#define vloxseg6ei16_v_i16mf4_tuma __riscv_vloxseg6ei16_v_i16mf4_tum
#define vloxseg7ei16_v_i16mf4_tuma __riscv_vloxseg7ei16_v_i16mf4_tum
#define vloxseg8ei16_v_i16mf4_tuma __riscv_vloxseg8ei16_v_i16mf4_tum
#define vloxseg2ei16_v_i16mf2_tuma __riscv_vloxseg2ei16_v_i16mf2_tum
#define vloxseg3ei16_v_i16mf2_tuma __riscv_vloxseg3ei16_v_i16mf2_tum
#define vloxseg4ei16_v_i16mf2_tuma __riscv_vloxseg4ei16_v_i16mf2_tum
#define vloxseg5ei16_v_i16mf2_tuma __riscv_vloxseg5ei16_v_i16mf2_tum
#define vloxseg6ei16_v_i16mf2_tuma __riscv_vloxseg6ei16_v_i16mf2_tum
#define vloxseg7ei16_v_i16mf2_tuma __riscv_vloxseg7ei16_v_i16mf2_tum
#define vloxseg8ei16_v_i16mf2_tuma __riscv_vloxseg8ei16_v_i16mf2_tum
#define vloxseg2ei16_v_i16m1_tuma __riscv_vloxseg2ei16_v_i16m1_tum
#define vloxseg3ei16_v_i16m1_tuma __riscv_vloxseg3ei16_v_i16m1_tum
#define vloxseg4ei16_v_i16m1_tuma __riscv_vloxseg4ei16_v_i16m1_tum
#define vloxseg5ei16_v_i16m1_tuma __riscv_vloxseg5ei16_v_i16m1_tum
#define vloxseg6ei16_v_i16m1_tuma __riscv_vloxseg6ei16_v_i16m1_tum
#define vloxseg7ei16_v_i16m1_tuma __riscv_vloxseg7ei16_v_i16m1_tum
#define vloxseg8ei16_v_i16m1_tuma __riscv_vloxseg8ei16_v_i16m1_tum
#define vloxseg2ei16_v_i16m2_tuma __riscv_vloxseg2ei16_v_i16m2_tum
#define vloxseg3ei16_v_i16m2_tuma __riscv_vloxseg3ei16_v_i16m2_tum
#define vloxseg4ei16_v_i16m2_tuma __riscv_vloxseg4ei16_v_i16m2_tum
#define vloxseg2ei16_v_i16m4_tuma __riscv_vloxseg2ei16_v_i16m4_tum
#define vloxseg2ei32_v_i16mf4_tuma __riscv_vloxseg2ei32_v_i16mf4_tum
#define vloxseg3ei32_v_i16mf4_tuma __riscv_vloxseg3ei32_v_i16mf4_tum
#define vloxseg4ei32_v_i16mf4_tuma __riscv_vloxseg4ei32_v_i16mf4_tum
#define vloxseg5ei32_v_i16mf4_tuma __riscv_vloxseg5ei32_v_i16mf4_tum
#define vloxseg6ei32_v_i16mf4_tuma __riscv_vloxseg6ei32_v_i16mf4_tum
#define vloxseg7ei32_v_i16mf4_tuma __riscv_vloxseg7ei32_v_i16mf4_tum
#define vloxseg8ei32_v_i16mf4_tuma __riscv_vloxseg8ei32_v_i16mf4_tum
#define vloxseg2ei32_v_i16mf2_tuma __riscv_vloxseg2ei32_v_i16mf2_tum
#define vloxseg3ei32_v_i16mf2_tuma __riscv_vloxseg3ei32_v_i16mf2_tum
#define vloxseg4ei32_v_i16mf2_tuma __riscv_vloxseg4ei32_v_i16mf2_tum
#define vloxseg5ei32_v_i16mf2_tuma __riscv_vloxseg5ei32_v_i16mf2_tum
#define vloxseg6ei32_v_i16mf2_tuma __riscv_vloxseg6ei32_v_i16mf2_tum
#define vloxseg7ei32_v_i16mf2_tuma __riscv_vloxseg7ei32_v_i16mf2_tum
#define vloxseg8ei32_v_i16mf2_tuma __riscv_vloxseg8ei32_v_i16mf2_tum
#define vloxseg2ei32_v_i16m1_tuma __riscv_vloxseg2ei32_v_i16m1_tum
#define vloxseg3ei32_v_i16m1_tuma __riscv_vloxseg3ei32_v_i16m1_tum
#define vloxseg4ei32_v_i16m1_tuma __riscv_vloxseg4ei32_v_i16m1_tum
#define vloxseg5ei32_v_i16m1_tuma __riscv_vloxseg5ei32_v_i16m1_tum
#define vloxseg6ei32_v_i16m1_tuma __riscv_vloxseg6ei32_v_i16m1_tum
#define vloxseg7ei32_v_i16m1_tuma __riscv_vloxseg7ei32_v_i16m1_tum
#define vloxseg8ei32_v_i16m1_tuma __riscv_vloxseg8ei32_v_i16m1_tum
#define vloxseg2ei32_v_i16m2_tuma __riscv_vloxseg2ei32_v_i16m2_tum
#define vloxseg3ei32_v_i16m2_tuma __riscv_vloxseg3ei32_v_i16m2_tum
#define vloxseg4ei32_v_i16m2_tuma __riscv_vloxseg4ei32_v_i16m2_tum
#define vloxseg2ei32_v_i16m4_tuma __riscv_vloxseg2ei32_v_i16m4_tum
#define vloxseg2ei64_v_i16mf4_tuma __riscv_vloxseg2ei64_v_i16mf4_tum
#define vloxseg3ei64_v_i16mf4_tuma __riscv_vloxseg3ei64_v_i16mf4_tum
#define vloxseg4ei64_v_i16mf4_tuma __riscv_vloxseg4ei64_v_i16mf4_tum
#define vloxseg5ei64_v_i16mf4_tuma __riscv_vloxseg5ei64_v_i16mf4_tum
#define vloxseg6ei64_v_i16mf4_tuma __riscv_vloxseg6ei64_v_i16mf4_tum
#define vloxseg7ei64_v_i16mf4_tuma __riscv_vloxseg7ei64_v_i16mf4_tum
#define vloxseg8ei64_v_i16mf4_tuma __riscv_vloxseg8ei64_v_i16mf4_tum
#define vloxseg2ei64_v_i16mf2_tuma __riscv_vloxseg2ei64_v_i16mf2_tum
#define vloxseg3ei64_v_i16mf2_tuma __riscv_vloxseg3ei64_v_i16mf2_tum
#define vloxseg4ei64_v_i16mf2_tuma __riscv_vloxseg4ei64_v_i16mf2_tum
#define vloxseg5ei64_v_i16mf2_tuma __riscv_vloxseg5ei64_v_i16mf2_tum
#define vloxseg6ei64_v_i16mf2_tuma __riscv_vloxseg6ei64_v_i16mf2_tum
#define vloxseg7ei64_v_i16mf2_tuma __riscv_vloxseg7ei64_v_i16mf2_tum
#define vloxseg8ei64_v_i16mf2_tuma __riscv_vloxseg8ei64_v_i16mf2_tum
#define vloxseg2ei64_v_i16m1_tuma __riscv_vloxseg2ei64_v_i16m1_tum
#define vloxseg3ei64_v_i16m1_tuma __riscv_vloxseg3ei64_v_i16m1_tum
#define vloxseg4ei64_v_i16m1_tuma __riscv_vloxseg4ei64_v_i16m1_tum
#define vloxseg5ei64_v_i16m1_tuma __riscv_vloxseg5ei64_v_i16m1_tum
#define vloxseg6ei64_v_i16m1_tuma __riscv_vloxseg6ei64_v_i16m1_tum
#define vloxseg7ei64_v_i16m1_tuma __riscv_vloxseg7ei64_v_i16m1_tum
#define vloxseg8ei64_v_i16m1_tuma __riscv_vloxseg8ei64_v_i16m1_tum
#define vloxseg2ei64_v_i16m2_tuma __riscv_vloxseg2ei64_v_i16m2_tum
#define vloxseg3ei64_v_i16m2_tuma __riscv_vloxseg3ei64_v_i16m2_tum
#define vloxseg4ei64_v_i16m2_tuma __riscv_vloxseg4ei64_v_i16m2_tum
#define vloxseg2ei8_v_i32mf2_tuma __riscv_vloxseg2ei8_v_i32mf2_tum
#define vloxseg3ei8_v_i32mf2_tuma __riscv_vloxseg3ei8_v_i32mf2_tum
#define vloxseg4ei8_v_i32mf2_tuma __riscv_vloxseg4ei8_v_i32mf2_tum
#define vloxseg5ei8_v_i32mf2_tuma __riscv_vloxseg5ei8_v_i32mf2_tum
#define vloxseg6ei8_v_i32mf2_tuma __riscv_vloxseg6ei8_v_i32mf2_tum
#define vloxseg7ei8_v_i32mf2_tuma __riscv_vloxseg7ei8_v_i32mf2_tum
#define vloxseg8ei8_v_i32mf2_tuma __riscv_vloxseg8ei8_v_i32mf2_tum
#define vloxseg2ei8_v_i32m1_tuma __riscv_vloxseg2ei8_v_i32m1_tum
#define vloxseg3ei8_v_i32m1_tuma __riscv_vloxseg3ei8_v_i32m1_tum
#define vloxseg4ei8_v_i32m1_tuma __riscv_vloxseg4ei8_v_i32m1_tum
#define vloxseg5ei8_v_i32m1_tuma __riscv_vloxseg5ei8_v_i32m1_tum
#define vloxseg6ei8_v_i32m1_tuma __riscv_vloxseg6ei8_v_i32m1_tum
#define vloxseg7ei8_v_i32m1_tuma __riscv_vloxseg7ei8_v_i32m1_tum
#define vloxseg8ei8_v_i32m1_tuma __riscv_vloxseg8ei8_v_i32m1_tum
#define vloxseg2ei8_v_i32m2_tuma __riscv_vloxseg2ei8_v_i32m2_tum
#define vloxseg3ei8_v_i32m2_tuma __riscv_vloxseg3ei8_v_i32m2_tum
#define vloxseg4ei8_v_i32m2_tuma __riscv_vloxseg4ei8_v_i32m2_tum
#define vloxseg2ei8_v_i32m4_tuma __riscv_vloxseg2ei8_v_i32m4_tum
#define vloxseg2ei16_v_i32mf2_tuma __riscv_vloxseg2ei16_v_i32mf2_tum
#define vloxseg3ei16_v_i32mf2_tuma __riscv_vloxseg3ei16_v_i32mf2_tum
#define vloxseg4ei16_v_i32mf2_tuma __riscv_vloxseg4ei16_v_i32mf2_tum
#define vloxseg5ei16_v_i32mf2_tuma __riscv_vloxseg5ei16_v_i32mf2_tum
#define vloxseg6ei16_v_i32mf2_tuma __riscv_vloxseg6ei16_v_i32mf2_tum
#define vloxseg7ei16_v_i32mf2_tuma __riscv_vloxseg7ei16_v_i32mf2_tum
#define vloxseg8ei16_v_i32mf2_tuma __riscv_vloxseg8ei16_v_i32mf2_tum
#define vloxseg2ei16_v_i32m1_tuma __riscv_vloxseg2ei16_v_i32m1_tum
#define vloxseg3ei16_v_i32m1_tuma __riscv_vloxseg3ei16_v_i32m1_tum
#define vloxseg4ei16_v_i32m1_tuma __riscv_vloxseg4ei16_v_i32m1_tum
#define vloxseg5ei16_v_i32m1_tuma __riscv_vloxseg5ei16_v_i32m1_tum
#define vloxseg6ei16_v_i32m1_tuma __riscv_vloxseg6ei16_v_i32m1_tum
#define vloxseg7ei16_v_i32m1_tuma __riscv_vloxseg7ei16_v_i32m1_tum
#define vloxseg8ei16_v_i32m1_tuma __riscv_vloxseg8ei16_v_i32m1_tum
#define vloxseg2ei16_v_i32m2_tuma __riscv_vloxseg2ei16_v_i32m2_tum
#define vloxseg3ei16_v_i32m2_tuma __riscv_vloxseg3ei16_v_i32m2_tum
#define vloxseg4ei16_v_i32m2_tuma __riscv_vloxseg4ei16_v_i32m2_tum
#define vloxseg2ei16_v_i32m4_tuma __riscv_vloxseg2ei16_v_i32m4_tum
#define vloxseg2ei32_v_i32mf2_tuma __riscv_vloxseg2ei32_v_i32mf2_tum
#define vloxseg3ei32_v_i32mf2_tuma __riscv_vloxseg3ei32_v_i32mf2_tum
#define vloxseg4ei32_v_i32mf2_tuma __riscv_vloxseg4ei32_v_i32mf2_tum
#define vloxseg5ei32_v_i32mf2_tuma __riscv_vloxseg5ei32_v_i32mf2_tum
#define vloxseg6ei32_v_i32mf2_tuma __riscv_vloxseg6ei32_v_i32mf2_tum
#define vloxseg7ei32_v_i32mf2_tuma __riscv_vloxseg7ei32_v_i32mf2_tum
#define vloxseg8ei32_v_i32mf2_tuma __riscv_vloxseg8ei32_v_i32mf2_tum
#define vloxseg2ei32_v_i32m1_tuma __riscv_vloxseg2ei32_v_i32m1_tum
#define vloxseg3ei32_v_i32m1_tuma __riscv_vloxseg3ei32_v_i32m1_tum
#define vloxseg4ei32_v_i32m1_tuma __riscv_vloxseg4ei32_v_i32m1_tum
#define vloxseg5ei32_v_i32m1_tuma __riscv_vloxseg5ei32_v_i32m1_tum
#define vloxseg6ei32_v_i32m1_tuma __riscv_vloxseg6ei32_v_i32m1_tum
#define vloxseg7ei32_v_i32m1_tuma __riscv_vloxseg7ei32_v_i32m1_tum
#define vloxseg8ei32_v_i32m1_tuma __riscv_vloxseg8ei32_v_i32m1_tum
#define vloxseg2ei32_v_i32m2_tuma __riscv_vloxseg2ei32_v_i32m2_tum
#define vloxseg3ei32_v_i32m2_tuma __riscv_vloxseg3ei32_v_i32m2_tum
#define vloxseg4ei32_v_i32m2_tuma __riscv_vloxseg4ei32_v_i32m2_tum
#define vloxseg2ei32_v_i32m4_tuma __riscv_vloxseg2ei32_v_i32m4_tum
#define vloxseg2ei64_v_i32mf2_tuma __riscv_vloxseg2ei64_v_i32mf2_tum
#define vloxseg3ei64_v_i32mf2_tuma __riscv_vloxseg3ei64_v_i32mf2_tum
#define vloxseg4ei64_v_i32mf2_tuma __riscv_vloxseg4ei64_v_i32mf2_tum
#define vloxseg5ei64_v_i32mf2_tuma __riscv_vloxseg5ei64_v_i32mf2_tum
#define vloxseg6ei64_v_i32mf2_tuma __riscv_vloxseg6ei64_v_i32mf2_tum
#define vloxseg7ei64_v_i32mf2_tuma __riscv_vloxseg7ei64_v_i32mf2_tum
#define vloxseg8ei64_v_i32mf2_tuma __riscv_vloxseg8ei64_v_i32mf2_tum
#define vloxseg2ei64_v_i32m1_tuma __riscv_vloxseg2ei64_v_i32m1_tum
#define vloxseg3ei64_v_i32m1_tuma __riscv_vloxseg3ei64_v_i32m1_tum
#define vloxseg4ei64_v_i32m1_tuma __riscv_vloxseg4ei64_v_i32m1_tum
#define vloxseg5ei64_v_i32m1_tuma __riscv_vloxseg5ei64_v_i32m1_tum
#define vloxseg6ei64_v_i32m1_tuma __riscv_vloxseg6ei64_v_i32m1_tum
#define vloxseg7ei64_v_i32m1_tuma __riscv_vloxseg7ei64_v_i32m1_tum
#define vloxseg8ei64_v_i32m1_tuma __riscv_vloxseg8ei64_v_i32m1_tum
#define vloxseg2ei64_v_i32m2_tuma __riscv_vloxseg2ei64_v_i32m2_tum
#define vloxseg3ei64_v_i32m2_tuma __riscv_vloxseg3ei64_v_i32m2_tum
#define vloxseg4ei64_v_i32m2_tuma __riscv_vloxseg4ei64_v_i32m2_tum
#define vloxseg2ei64_v_i32m4_tuma __riscv_vloxseg2ei64_v_i32m4_tum
#define vloxseg2ei8_v_i64m1_tuma __riscv_vloxseg2ei8_v_i64m1_tum
#define vloxseg3ei8_v_i64m1_tuma __riscv_vloxseg3ei8_v_i64m1_tum
#define vloxseg4ei8_v_i64m1_tuma __riscv_vloxseg4ei8_v_i64m1_tum
#define vloxseg5ei8_v_i64m1_tuma __riscv_vloxseg5ei8_v_i64m1_tum
#define vloxseg6ei8_v_i64m1_tuma __riscv_vloxseg6ei8_v_i64m1_tum
#define vloxseg7ei8_v_i64m1_tuma __riscv_vloxseg7ei8_v_i64m1_tum
#define vloxseg8ei8_v_i64m1_tuma __riscv_vloxseg8ei8_v_i64m1_tum
#define vloxseg2ei8_v_i64m2_tuma __riscv_vloxseg2ei8_v_i64m2_tum
#define vloxseg3ei8_v_i64m2_tuma __riscv_vloxseg3ei8_v_i64m2_tum
#define vloxseg4ei8_v_i64m2_tuma __riscv_vloxseg4ei8_v_i64m2_tum
#define vloxseg2ei8_v_i64m4_tuma __riscv_vloxseg2ei8_v_i64m4_tum
#define vloxseg2ei16_v_i64m1_tuma __riscv_vloxseg2ei16_v_i64m1_tum
#define vloxseg3ei16_v_i64m1_tuma __riscv_vloxseg3ei16_v_i64m1_tum
#define vloxseg4ei16_v_i64m1_tuma __riscv_vloxseg4ei16_v_i64m1_tum
#define vloxseg5ei16_v_i64m1_tuma __riscv_vloxseg5ei16_v_i64m1_tum
#define vloxseg6ei16_v_i64m1_tuma __riscv_vloxseg6ei16_v_i64m1_tum
#define vloxseg7ei16_v_i64m1_tuma __riscv_vloxseg7ei16_v_i64m1_tum
#define vloxseg8ei16_v_i64m1_tuma __riscv_vloxseg8ei16_v_i64m1_tum
#define vloxseg2ei16_v_i64m2_tuma __riscv_vloxseg2ei16_v_i64m2_tum
#define vloxseg3ei16_v_i64m2_tuma __riscv_vloxseg3ei16_v_i64m2_tum
#define vloxseg4ei16_v_i64m2_tuma __riscv_vloxseg4ei16_v_i64m2_tum
#define vloxseg2ei16_v_i64m4_tuma __riscv_vloxseg2ei16_v_i64m4_tum
#define vloxseg2ei32_v_i64m1_tuma __riscv_vloxseg2ei32_v_i64m1_tum
#define vloxseg3ei32_v_i64m1_tuma __riscv_vloxseg3ei32_v_i64m1_tum
#define vloxseg4ei32_v_i64m1_tuma __riscv_vloxseg4ei32_v_i64m1_tum
#define vloxseg5ei32_v_i64m1_tuma __riscv_vloxseg5ei32_v_i64m1_tum
#define vloxseg6ei32_v_i64m1_tuma __riscv_vloxseg6ei32_v_i64m1_tum
#define vloxseg7ei32_v_i64m1_tuma __riscv_vloxseg7ei32_v_i64m1_tum
#define vloxseg8ei32_v_i64m1_tuma __riscv_vloxseg8ei32_v_i64m1_tum
#define vloxseg2ei32_v_i64m2_tuma __riscv_vloxseg2ei32_v_i64m2_tum
#define vloxseg3ei32_v_i64m2_tuma __riscv_vloxseg3ei32_v_i64m2_tum
#define vloxseg4ei32_v_i64m2_tuma __riscv_vloxseg4ei32_v_i64m2_tum
#define vloxseg2ei32_v_i64m4_tuma __riscv_vloxseg2ei32_v_i64m4_tum
#define vloxseg2ei64_v_i64m1_tuma __riscv_vloxseg2ei64_v_i64m1_tum
#define vloxseg3ei64_v_i64m1_tuma __riscv_vloxseg3ei64_v_i64m1_tum
#define vloxseg4ei64_v_i64m1_tuma __riscv_vloxseg4ei64_v_i64m1_tum
#define vloxseg5ei64_v_i64m1_tuma __riscv_vloxseg5ei64_v_i64m1_tum
#define vloxseg6ei64_v_i64m1_tuma __riscv_vloxseg6ei64_v_i64m1_tum
#define vloxseg7ei64_v_i64m1_tuma __riscv_vloxseg7ei64_v_i64m1_tum
#define vloxseg8ei64_v_i64m1_tuma __riscv_vloxseg8ei64_v_i64m1_tum
#define vloxseg2ei64_v_i64m2_tuma __riscv_vloxseg2ei64_v_i64m2_tum
#define vloxseg3ei64_v_i64m2_tuma __riscv_vloxseg3ei64_v_i64m2_tum
#define vloxseg4ei64_v_i64m2_tuma __riscv_vloxseg4ei64_v_i64m2_tum
#define vloxseg2ei64_v_i64m4_tuma __riscv_vloxseg2ei64_v_i64m4_tum
#define vluxseg2ei8_v_i8mf8_tuma __riscv_vluxseg2ei8_v_i8mf8_tum
#define vluxseg3ei8_v_i8mf8_tuma __riscv_vluxseg3ei8_v_i8mf8_tum
#define vluxseg4ei8_v_i8mf8_tuma __riscv_vluxseg4ei8_v_i8mf8_tum
#define vluxseg5ei8_v_i8mf8_tuma __riscv_vluxseg5ei8_v_i8mf8_tum
#define vluxseg6ei8_v_i8mf8_tuma __riscv_vluxseg6ei8_v_i8mf8_tum
#define vluxseg7ei8_v_i8mf8_tuma __riscv_vluxseg7ei8_v_i8mf8_tum
#define vluxseg8ei8_v_i8mf8_tuma __riscv_vluxseg8ei8_v_i8mf8_tum
#define vluxseg2ei8_v_i8mf4_tuma __riscv_vluxseg2ei8_v_i8mf4_tum
#define vluxseg3ei8_v_i8mf4_tuma __riscv_vluxseg3ei8_v_i8mf4_tum
#define vluxseg4ei8_v_i8mf4_tuma __riscv_vluxseg4ei8_v_i8mf4_tum
#define vluxseg5ei8_v_i8mf4_tuma __riscv_vluxseg5ei8_v_i8mf4_tum
#define vluxseg6ei8_v_i8mf4_tuma __riscv_vluxseg6ei8_v_i8mf4_tum
#define vluxseg7ei8_v_i8mf4_tuma __riscv_vluxseg7ei8_v_i8mf4_tum
#define vluxseg8ei8_v_i8mf4_tuma __riscv_vluxseg8ei8_v_i8mf4_tum
#define vluxseg2ei8_v_i8mf2_tuma __riscv_vluxseg2ei8_v_i8mf2_tum
#define vluxseg3ei8_v_i8mf2_tuma __riscv_vluxseg3ei8_v_i8mf2_tum
#define vluxseg4ei8_v_i8mf2_tuma __riscv_vluxseg4ei8_v_i8mf2_tum
#define vluxseg5ei8_v_i8mf2_tuma __riscv_vluxseg5ei8_v_i8mf2_tum
#define vluxseg6ei8_v_i8mf2_tuma __riscv_vluxseg6ei8_v_i8mf2_tum
#define vluxseg7ei8_v_i8mf2_tuma __riscv_vluxseg7ei8_v_i8mf2_tum
#define vluxseg8ei8_v_i8mf2_tuma __riscv_vluxseg8ei8_v_i8mf2_tum
#define vluxseg2ei8_v_i8m1_tuma __riscv_vluxseg2ei8_v_i8m1_tum
#define vluxseg3ei8_v_i8m1_tuma __riscv_vluxseg3ei8_v_i8m1_tum
#define vluxseg4ei8_v_i8m1_tuma __riscv_vluxseg4ei8_v_i8m1_tum
#define vluxseg5ei8_v_i8m1_tuma __riscv_vluxseg5ei8_v_i8m1_tum
#define vluxseg6ei8_v_i8m1_tuma __riscv_vluxseg6ei8_v_i8m1_tum
#define vluxseg7ei8_v_i8m1_tuma __riscv_vluxseg7ei8_v_i8m1_tum
#define vluxseg8ei8_v_i8m1_tuma __riscv_vluxseg8ei8_v_i8m1_tum
#define vluxseg2ei8_v_i8m2_tuma __riscv_vluxseg2ei8_v_i8m2_tum
#define vluxseg3ei8_v_i8m2_tuma __riscv_vluxseg3ei8_v_i8m2_tum
#define vluxseg4ei8_v_i8m2_tuma __riscv_vluxseg4ei8_v_i8m2_tum
#define vluxseg2ei8_v_i8m4_tuma __riscv_vluxseg2ei8_v_i8m4_tum
#define vluxseg2ei16_v_i8mf8_tuma __riscv_vluxseg2ei16_v_i8mf8_tum
#define vluxseg3ei16_v_i8mf8_tuma __riscv_vluxseg3ei16_v_i8mf8_tum
#define vluxseg4ei16_v_i8mf8_tuma __riscv_vluxseg4ei16_v_i8mf8_tum
#define vluxseg5ei16_v_i8mf8_tuma __riscv_vluxseg5ei16_v_i8mf8_tum
#define vluxseg6ei16_v_i8mf8_tuma __riscv_vluxseg6ei16_v_i8mf8_tum
#define vluxseg7ei16_v_i8mf8_tuma __riscv_vluxseg7ei16_v_i8mf8_tum
#define vluxseg8ei16_v_i8mf8_tuma __riscv_vluxseg8ei16_v_i8mf8_tum
#define vluxseg2ei16_v_i8mf4_tuma __riscv_vluxseg2ei16_v_i8mf4_tum
#define vluxseg3ei16_v_i8mf4_tuma __riscv_vluxseg3ei16_v_i8mf4_tum
#define vluxseg4ei16_v_i8mf4_tuma __riscv_vluxseg4ei16_v_i8mf4_tum
#define vluxseg5ei16_v_i8mf4_tuma __riscv_vluxseg5ei16_v_i8mf4_tum
#define vluxseg6ei16_v_i8mf4_tuma __riscv_vluxseg6ei16_v_i8mf4_tum
#define vluxseg7ei16_v_i8mf4_tuma __riscv_vluxseg7ei16_v_i8mf4_tum
#define vluxseg8ei16_v_i8mf4_tuma __riscv_vluxseg8ei16_v_i8mf4_tum
#define vluxseg2ei16_v_i8mf2_tuma __riscv_vluxseg2ei16_v_i8mf2_tum
#define vluxseg3ei16_v_i8mf2_tuma __riscv_vluxseg3ei16_v_i8mf2_tum
#define vluxseg4ei16_v_i8mf2_tuma __riscv_vluxseg4ei16_v_i8mf2_tum
#define vluxseg5ei16_v_i8mf2_tuma __riscv_vluxseg5ei16_v_i8mf2_tum
#define vluxseg6ei16_v_i8mf2_tuma __riscv_vluxseg6ei16_v_i8mf2_tum
#define vluxseg7ei16_v_i8mf2_tuma __riscv_vluxseg7ei16_v_i8mf2_tum
#define vluxseg8ei16_v_i8mf2_tuma __riscv_vluxseg8ei16_v_i8mf2_tum
#define vluxseg2ei16_v_i8m1_tuma __riscv_vluxseg2ei16_v_i8m1_tum
#define vluxseg3ei16_v_i8m1_tuma __riscv_vluxseg3ei16_v_i8m1_tum
#define vluxseg4ei16_v_i8m1_tuma __riscv_vluxseg4ei16_v_i8m1_tum
#define vluxseg5ei16_v_i8m1_tuma __riscv_vluxseg5ei16_v_i8m1_tum
#define vluxseg6ei16_v_i8m1_tuma __riscv_vluxseg6ei16_v_i8m1_tum
#define vluxseg7ei16_v_i8m1_tuma __riscv_vluxseg7ei16_v_i8m1_tum
#define vluxseg8ei16_v_i8m1_tuma __riscv_vluxseg8ei16_v_i8m1_tum
#define vluxseg2ei16_v_i8m2_tuma __riscv_vluxseg2ei16_v_i8m2_tum
#define vluxseg3ei16_v_i8m2_tuma __riscv_vluxseg3ei16_v_i8m2_tum
#define vluxseg4ei16_v_i8m2_tuma __riscv_vluxseg4ei16_v_i8m2_tum
#define vluxseg2ei16_v_i8m4_tuma __riscv_vluxseg2ei16_v_i8m4_tum
#define vluxseg2ei32_v_i8mf8_tuma __riscv_vluxseg2ei32_v_i8mf8_tum
#define vluxseg3ei32_v_i8mf8_tuma __riscv_vluxseg3ei32_v_i8mf8_tum
#define vluxseg4ei32_v_i8mf8_tuma __riscv_vluxseg4ei32_v_i8mf8_tum
#define vluxseg5ei32_v_i8mf8_tuma __riscv_vluxseg5ei32_v_i8mf8_tum
#define vluxseg6ei32_v_i8mf8_tuma __riscv_vluxseg6ei32_v_i8mf8_tum
#define vluxseg7ei32_v_i8mf8_tuma __riscv_vluxseg7ei32_v_i8mf8_tum
#define vluxseg8ei32_v_i8mf8_tuma __riscv_vluxseg8ei32_v_i8mf8_tum
#define vluxseg2ei32_v_i8mf4_tuma __riscv_vluxseg2ei32_v_i8mf4_tum
#define vluxseg3ei32_v_i8mf4_tuma __riscv_vluxseg3ei32_v_i8mf4_tum
#define vluxseg4ei32_v_i8mf4_tuma __riscv_vluxseg4ei32_v_i8mf4_tum
#define vluxseg5ei32_v_i8mf4_tuma __riscv_vluxseg5ei32_v_i8mf4_tum
#define vluxseg6ei32_v_i8mf4_tuma __riscv_vluxseg6ei32_v_i8mf4_tum
#define vluxseg7ei32_v_i8mf4_tuma __riscv_vluxseg7ei32_v_i8mf4_tum
#define vluxseg8ei32_v_i8mf4_tuma __riscv_vluxseg8ei32_v_i8mf4_tum
#define vluxseg2ei32_v_i8mf2_tuma __riscv_vluxseg2ei32_v_i8mf2_tum
#define vluxseg3ei32_v_i8mf2_tuma __riscv_vluxseg3ei32_v_i8mf2_tum
#define vluxseg4ei32_v_i8mf2_tuma __riscv_vluxseg4ei32_v_i8mf2_tum
#define vluxseg5ei32_v_i8mf2_tuma __riscv_vluxseg5ei32_v_i8mf2_tum
#define vluxseg6ei32_v_i8mf2_tuma __riscv_vluxseg6ei32_v_i8mf2_tum
#define vluxseg7ei32_v_i8mf2_tuma __riscv_vluxseg7ei32_v_i8mf2_tum
#define vluxseg8ei32_v_i8mf2_tuma __riscv_vluxseg8ei32_v_i8mf2_tum
#define vluxseg2ei32_v_i8m1_tuma __riscv_vluxseg2ei32_v_i8m1_tum
#define vluxseg3ei32_v_i8m1_tuma __riscv_vluxseg3ei32_v_i8m1_tum
#define vluxseg4ei32_v_i8m1_tuma __riscv_vluxseg4ei32_v_i8m1_tum
#define vluxseg5ei32_v_i8m1_tuma __riscv_vluxseg5ei32_v_i8m1_tum
#define vluxseg6ei32_v_i8m1_tuma __riscv_vluxseg6ei32_v_i8m1_tum
#define vluxseg7ei32_v_i8m1_tuma __riscv_vluxseg7ei32_v_i8m1_tum
#define vluxseg8ei32_v_i8m1_tuma __riscv_vluxseg8ei32_v_i8m1_tum
#define vluxseg2ei32_v_i8m2_tuma __riscv_vluxseg2ei32_v_i8m2_tum
#define vluxseg3ei32_v_i8m2_tuma __riscv_vluxseg3ei32_v_i8m2_tum
#define vluxseg4ei32_v_i8m2_tuma __riscv_vluxseg4ei32_v_i8m2_tum
#define vluxseg2ei64_v_i8mf8_tuma __riscv_vluxseg2ei64_v_i8mf8_tum
#define vluxseg3ei64_v_i8mf8_tuma __riscv_vluxseg3ei64_v_i8mf8_tum
#define vluxseg4ei64_v_i8mf8_tuma __riscv_vluxseg4ei64_v_i8mf8_tum
#define vluxseg5ei64_v_i8mf8_tuma __riscv_vluxseg5ei64_v_i8mf8_tum
#define vluxseg6ei64_v_i8mf8_tuma __riscv_vluxseg6ei64_v_i8mf8_tum
#define vluxseg7ei64_v_i8mf8_tuma __riscv_vluxseg7ei64_v_i8mf8_tum
#define vluxseg8ei64_v_i8mf8_tuma __riscv_vluxseg8ei64_v_i8mf8_tum
#define vluxseg2ei64_v_i8mf4_tuma __riscv_vluxseg2ei64_v_i8mf4_tum
#define vluxseg3ei64_v_i8mf4_tuma __riscv_vluxseg3ei64_v_i8mf4_tum
#define vluxseg4ei64_v_i8mf4_tuma __riscv_vluxseg4ei64_v_i8mf4_tum
#define vluxseg5ei64_v_i8mf4_tuma __riscv_vluxseg5ei64_v_i8mf4_tum
#define vluxseg6ei64_v_i8mf4_tuma __riscv_vluxseg6ei64_v_i8mf4_tum
#define vluxseg7ei64_v_i8mf4_tuma __riscv_vluxseg7ei64_v_i8mf4_tum
#define vluxseg8ei64_v_i8mf4_tuma __riscv_vluxseg8ei64_v_i8mf4_tum
#define vluxseg2ei64_v_i8mf2_tuma __riscv_vluxseg2ei64_v_i8mf2_tum
#define vluxseg3ei64_v_i8mf2_tuma __riscv_vluxseg3ei64_v_i8mf2_tum
#define vluxseg4ei64_v_i8mf2_tuma __riscv_vluxseg4ei64_v_i8mf2_tum
#define vluxseg5ei64_v_i8mf2_tuma __riscv_vluxseg5ei64_v_i8mf2_tum
#define vluxseg6ei64_v_i8mf2_tuma __riscv_vluxseg6ei64_v_i8mf2_tum
#define vluxseg7ei64_v_i8mf2_tuma __riscv_vluxseg7ei64_v_i8mf2_tum
#define vluxseg8ei64_v_i8mf2_tuma __riscv_vluxseg8ei64_v_i8mf2_tum
#define vluxseg2ei64_v_i8m1_tuma __riscv_vluxseg2ei64_v_i8m1_tum
#define vluxseg3ei64_v_i8m1_tuma __riscv_vluxseg3ei64_v_i8m1_tum
#define vluxseg4ei64_v_i8m1_tuma __riscv_vluxseg4ei64_v_i8m1_tum
#define vluxseg5ei64_v_i8m1_tuma __riscv_vluxseg5ei64_v_i8m1_tum
#define vluxseg6ei64_v_i8m1_tuma __riscv_vluxseg6ei64_v_i8m1_tum
#define vluxseg7ei64_v_i8m1_tuma __riscv_vluxseg7ei64_v_i8m1_tum
#define vluxseg8ei64_v_i8m1_tuma __riscv_vluxseg8ei64_v_i8m1_tum
#define vluxseg2ei8_v_i16mf4_tuma __riscv_vluxseg2ei8_v_i16mf4_tum
#define vluxseg3ei8_v_i16mf4_tuma __riscv_vluxseg3ei8_v_i16mf4_tum
#define vluxseg4ei8_v_i16mf4_tuma __riscv_vluxseg4ei8_v_i16mf4_tum
#define vluxseg5ei8_v_i16mf4_tuma __riscv_vluxseg5ei8_v_i16mf4_tum
#define vluxseg6ei8_v_i16mf4_tuma __riscv_vluxseg6ei8_v_i16mf4_tum
#define vluxseg7ei8_v_i16mf4_tuma __riscv_vluxseg7ei8_v_i16mf4_tum
#define vluxseg8ei8_v_i16mf4_tuma __riscv_vluxseg8ei8_v_i16mf4_tum
#define vluxseg2ei8_v_i16mf2_tuma __riscv_vluxseg2ei8_v_i16mf2_tum
#define vluxseg3ei8_v_i16mf2_tuma __riscv_vluxseg3ei8_v_i16mf2_tum
#define vluxseg4ei8_v_i16mf2_tuma __riscv_vluxseg4ei8_v_i16mf2_tum
#define vluxseg5ei8_v_i16mf2_tuma __riscv_vluxseg5ei8_v_i16mf2_tum
#define vluxseg6ei8_v_i16mf2_tuma __riscv_vluxseg6ei8_v_i16mf2_tum
#define vluxseg7ei8_v_i16mf2_tuma __riscv_vluxseg7ei8_v_i16mf2_tum
#define vluxseg8ei8_v_i16mf2_tuma __riscv_vluxseg8ei8_v_i16mf2_tum
#define vluxseg2ei8_v_i16m1_tuma __riscv_vluxseg2ei8_v_i16m1_tum
#define vluxseg3ei8_v_i16m1_tuma __riscv_vluxseg3ei8_v_i16m1_tum
#define vluxseg4ei8_v_i16m1_tuma __riscv_vluxseg4ei8_v_i16m1_tum
#define vluxseg5ei8_v_i16m1_tuma __riscv_vluxseg5ei8_v_i16m1_tum
#define vluxseg6ei8_v_i16m1_tuma __riscv_vluxseg6ei8_v_i16m1_tum
#define vluxseg7ei8_v_i16m1_tuma __riscv_vluxseg7ei8_v_i16m1_tum
#define vluxseg8ei8_v_i16m1_tuma __riscv_vluxseg8ei8_v_i16m1_tum
#define vluxseg2ei8_v_i16m2_tuma __riscv_vluxseg2ei8_v_i16m2_tum
#define vluxseg3ei8_v_i16m2_tuma __riscv_vluxseg3ei8_v_i16m2_tum
#define vluxseg4ei8_v_i16m2_tuma __riscv_vluxseg4ei8_v_i16m2_tum
#define vluxseg2ei8_v_i16m4_tuma __riscv_vluxseg2ei8_v_i16m4_tum
#define vluxseg2ei16_v_i16mf4_tuma __riscv_vluxseg2ei16_v_i16mf4_tum
#define vluxseg3ei16_v_i16mf4_tuma __riscv_vluxseg3ei16_v_i16mf4_tum
#define vluxseg4ei16_v_i16mf4_tuma __riscv_vluxseg4ei16_v_i16mf4_tum
#define vluxseg5ei16_v_i16mf4_tuma __riscv_vluxseg5ei16_v_i16mf4_tum
#define vluxseg6ei16_v_i16mf4_tuma __riscv_vluxseg6ei16_v_i16mf4_tum
#define vluxseg7ei16_v_i16mf4_tuma __riscv_vluxseg7ei16_v_i16mf4_tum
#define vluxseg8ei16_v_i16mf4_tuma __riscv_vluxseg8ei16_v_i16mf4_tum
#define vluxseg2ei16_v_i16mf2_tuma __riscv_vluxseg2ei16_v_i16mf2_tum
#define vluxseg3ei16_v_i16mf2_tuma __riscv_vluxseg3ei16_v_i16mf2_tum
#define vluxseg4ei16_v_i16mf2_tuma __riscv_vluxseg4ei16_v_i16mf2_tum
#define vluxseg5ei16_v_i16mf2_tuma __riscv_vluxseg5ei16_v_i16mf2_tum
#define vluxseg6ei16_v_i16mf2_tuma __riscv_vluxseg6ei16_v_i16mf2_tum
#define vluxseg7ei16_v_i16mf2_tuma __riscv_vluxseg7ei16_v_i16mf2_tum
#define vluxseg8ei16_v_i16mf2_tuma __riscv_vluxseg8ei16_v_i16mf2_tum
#define vluxseg2ei16_v_i16m1_tuma __riscv_vluxseg2ei16_v_i16m1_tum
#define vluxseg3ei16_v_i16m1_tuma __riscv_vluxseg3ei16_v_i16m1_tum
#define vluxseg4ei16_v_i16m1_tuma __riscv_vluxseg4ei16_v_i16m1_tum
#define vluxseg5ei16_v_i16m1_tuma __riscv_vluxseg5ei16_v_i16m1_tum
#define vluxseg6ei16_v_i16m1_tuma __riscv_vluxseg6ei16_v_i16m1_tum
#define vluxseg7ei16_v_i16m1_tuma __riscv_vluxseg7ei16_v_i16m1_tum
#define vluxseg8ei16_v_i16m1_tuma __riscv_vluxseg8ei16_v_i16m1_tum
#define vluxseg2ei16_v_i16m2_tuma __riscv_vluxseg2ei16_v_i16m2_tum
#define vluxseg3ei16_v_i16m2_tuma __riscv_vluxseg3ei16_v_i16m2_tum
#define vluxseg4ei16_v_i16m2_tuma __riscv_vluxseg4ei16_v_i16m2_tum
#define vluxseg2ei16_v_i16m4_tuma __riscv_vluxseg2ei16_v_i16m4_tum
#define vluxseg2ei32_v_i16mf4_tuma __riscv_vluxseg2ei32_v_i16mf4_tum
#define vluxseg3ei32_v_i16mf4_tuma __riscv_vluxseg3ei32_v_i16mf4_tum
#define vluxseg4ei32_v_i16mf4_tuma __riscv_vluxseg4ei32_v_i16mf4_tum
#define vluxseg5ei32_v_i16mf4_tuma __riscv_vluxseg5ei32_v_i16mf4_tum
#define vluxseg6ei32_v_i16mf4_tuma __riscv_vluxseg6ei32_v_i16mf4_tum
#define vluxseg7ei32_v_i16mf4_tuma __riscv_vluxseg7ei32_v_i16mf4_tum
#define vluxseg8ei32_v_i16mf4_tuma __riscv_vluxseg8ei32_v_i16mf4_tum
#define vluxseg2ei32_v_i16mf2_tuma __riscv_vluxseg2ei32_v_i16mf2_tum
#define vluxseg3ei32_v_i16mf2_tuma __riscv_vluxseg3ei32_v_i16mf2_tum
#define vluxseg4ei32_v_i16mf2_tuma __riscv_vluxseg4ei32_v_i16mf2_tum
#define vluxseg5ei32_v_i16mf2_tuma __riscv_vluxseg5ei32_v_i16mf2_tum
#define vluxseg6ei32_v_i16mf2_tuma __riscv_vluxseg6ei32_v_i16mf2_tum
#define vluxseg7ei32_v_i16mf2_tuma __riscv_vluxseg7ei32_v_i16mf2_tum
#define vluxseg8ei32_v_i16mf2_tuma __riscv_vluxseg8ei32_v_i16mf2_tum
#define vluxseg2ei32_v_i16m1_tuma __riscv_vluxseg2ei32_v_i16m1_tum
#define vluxseg3ei32_v_i16m1_tuma __riscv_vluxseg3ei32_v_i16m1_tum
#define vluxseg4ei32_v_i16m1_tuma __riscv_vluxseg4ei32_v_i16m1_tum
#define vluxseg5ei32_v_i16m1_tuma __riscv_vluxseg5ei32_v_i16m1_tum
#define vluxseg6ei32_v_i16m1_tuma __riscv_vluxseg6ei32_v_i16m1_tum
#define vluxseg7ei32_v_i16m1_tuma __riscv_vluxseg7ei32_v_i16m1_tum
#define vluxseg8ei32_v_i16m1_tuma __riscv_vluxseg8ei32_v_i16m1_tum
#define vluxseg2ei32_v_i16m2_tuma __riscv_vluxseg2ei32_v_i16m2_tum
#define vluxseg3ei32_v_i16m2_tuma __riscv_vluxseg3ei32_v_i16m2_tum
#define vluxseg4ei32_v_i16m2_tuma __riscv_vluxseg4ei32_v_i16m2_tum
#define vluxseg2ei32_v_i16m4_tuma __riscv_vluxseg2ei32_v_i16m4_tum
#define vluxseg2ei64_v_i16mf4_tuma __riscv_vluxseg2ei64_v_i16mf4_tum
#define vluxseg3ei64_v_i16mf4_tuma __riscv_vluxseg3ei64_v_i16mf4_tum
#define vluxseg4ei64_v_i16mf4_tuma __riscv_vluxseg4ei64_v_i16mf4_tum
#define vluxseg5ei64_v_i16mf4_tuma __riscv_vluxseg5ei64_v_i16mf4_tum
#define vluxseg6ei64_v_i16mf4_tuma __riscv_vluxseg6ei64_v_i16mf4_tum
#define vluxseg7ei64_v_i16mf4_tuma __riscv_vluxseg7ei64_v_i16mf4_tum
#define vluxseg8ei64_v_i16mf4_tuma __riscv_vluxseg8ei64_v_i16mf4_tum
#define vluxseg2ei64_v_i16mf2_tuma __riscv_vluxseg2ei64_v_i16mf2_tum
#define vluxseg3ei64_v_i16mf2_tuma __riscv_vluxseg3ei64_v_i16mf2_tum
#define vluxseg4ei64_v_i16mf2_tuma __riscv_vluxseg4ei64_v_i16mf2_tum
#define vluxseg5ei64_v_i16mf2_tuma __riscv_vluxseg5ei64_v_i16mf2_tum
#define vluxseg6ei64_v_i16mf2_tuma __riscv_vluxseg6ei64_v_i16mf2_tum
#define vluxseg7ei64_v_i16mf2_tuma __riscv_vluxseg7ei64_v_i16mf2_tum
#define vluxseg8ei64_v_i16mf2_tuma __riscv_vluxseg8ei64_v_i16mf2_tum
#define vluxseg2ei64_v_i16m1_tuma __riscv_vluxseg2ei64_v_i16m1_tum
#define vluxseg3ei64_v_i16m1_tuma __riscv_vluxseg3ei64_v_i16m1_tum
#define vluxseg4ei64_v_i16m1_tuma __riscv_vluxseg4ei64_v_i16m1_tum
#define vluxseg5ei64_v_i16m1_tuma __riscv_vluxseg5ei64_v_i16m1_tum
#define vluxseg6ei64_v_i16m1_tuma __riscv_vluxseg6ei64_v_i16m1_tum
#define vluxseg7ei64_v_i16m1_tuma __riscv_vluxseg7ei64_v_i16m1_tum
#define vluxseg8ei64_v_i16m1_tuma __riscv_vluxseg8ei64_v_i16m1_tum
#define vluxseg2ei64_v_i16m2_tuma __riscv_vluxseg2ei64_v_i16m2_tum
#define vluxseg3ei64_v_i16m2_tuma __riscv_vluxseg3ei64_v_i16m2_tum
#define vluxseg4ei64_v_i16m2_tuma __riscv_vluxseg4ei64_v_i16m2_tum
#define vluxseg2ei8_v_i32mf2_tuma __riscv_vluxseg2ei8_v_i32mf2_tum
#define vluxseg3ei8_v_i32mf2_tuma __riscv_vluxseg3ei8_v_i32mf2_tum
#define vluxseg4ei8_v_i32mf2_tuma __riscv_vluxseg4ei8_v_i32mf2_tum
#define vluxseg5ei8_v_i32mf2_tuma __riscv_vluxseg5ei8_v_i32mf2_tum
#define vluxseg6ei8_v_i32mf2_tuma __riscv_vluxseg6ei8_v_i32mf2_tum
#define vluxseg7ei8_v_i32mf2_tuma __riscv_vluxseg7ei8_v_i32mf2_tum
#define vluxseg8ei8_v_i32mf2_tuma __riscv_vluxseg8ei8_v_i32mf2_tum
#define vluxseg2ei8_v_i32m1_tuma __riscv_vluxseg2ei8_v_i32m1_tum
#define vluxseg3ei8_v_i32m1_tuma __riscv_vluxseg3ei8_v_i32m1_tum
#define vluxseg4ei8_v_i32m1_tuma __riscv_vluxseg4ei8_v_i32m1_tum
#define vluxseg5ei8_v_i32m1_tuma __riscv_vluxseg5ei8_v_i32m1_tum
#define vluxseg6ei8_v_i32m1_tuma __riscv_vluxseg6ei8_v_i32m1_tum
#define vluxseg7ei8_v_i32m1_tuma __riscv_vluxseg7ei8_v_i32m1_tum
#define vluxseg8ei8_v_i32m1_tuma __riscv_vluxseg8ei8_v_i32m1_tum
#define vluxseg2ei8_v_i32m2_tuma __riscv_vluxseg2ei8_v_i32m2_tum
#define vluxseg3ei8_v_i32m2_tuma __riscv_vluxseg3ei8_v_i32m2_tum
#define vluxseg4ei8_v_i32m2_tuma __riscv_vluxseg4ei8_v_i32m2_tum
#define vluxseg2ei8_v_i32m4_tuma __riscv_vluxseg2ei8_v_i32m4_tum
#define vluxseg2ei16_v_i32mf2_tuma __riscv_vluxseg2ei16_v_i32mf2_tum
#define vluxseg3ei16_v_i32mf2_tuma __riscv_vluxseg3ei16_v_i32mf2_tum
#define vluxseg4ei16_v_i32mf2_tuma __riscv_vluxseg4ei16_v_i32mf2_tum
#define vluxseg5ei16_v_i32mf2_tuma __riscv_vluxseg5ei16_v_i32mf2_tum
#define vluxseg6ei16_v_i32mf2_tuma __riscv_vluxseg6ei16_v_i32mf2_tum
#define vluxseg7ei16_v_i32mf2_tuma __riscv_vluxseg7ei16_v_i32mf2_tum
#define vluxseg8ei16_v_i32mf2_tuma __riscv_vluxseg8ei16_v_i32mf2_tum
#define vluxseg2ei16_v_i32m1_tuma __riscv_vluxseg2ei16_v_i32m1_tum
#define vluxseg3ei16_v_i32m1_tuma __riscv_vluxseg3ei16_v_i32m1_tum
#define vluxseg4ei16_v_i32m1_tuma __riscv_vluxseg4ei16_v_i32m1_tum
#define vluxseg5ei16_v_i32m1_tuma __riscv_vluxseg5ei16_v_i32m1_tum
#define vluxseg6ei16_v_i32m1_tuma __riscv_vluxseg6ei16_v_i32m1_tum
#define vluxseg7ei16_v_i32m1_tuma __riscv_vluxseg7ei16_v_i32m1_tum
#define vluxseg8ei16_v_i32m1_tuma __riscv_vluxseg8ei16_v_i32m1_tum
#define vluxseg2ei16_v_i32m2_tuma __riscv_vluxseg2ei16_v_i32m2_tum
#define vluxseg3ei16_v_i32m2_tuma __riscv_vluxseg3ei16_v_i32m2_tum
#define vluxseg4ei16_v_i32m2_tuma __riscv_vluxseg4ei16_v_i32m2_tum
#define vluxseg2ei16_v_i32m4_tuma __riscv_vluxseg2ei16_v_i32m4_tum
#define vluxseg2ei32_v_i32mf2_tuma __riscv_vluxseg2ei32_v_i32mf2_tum
#define vluxseg3ei32_v_i32mf2_tuma __riscv_vluxseg3ei32_v_i32mf2_tum
#define vluxseg4ei32_v_i32mf2_tuma __riscv_vluxseg4ei32_v_i32mf2_tum
#define vluxseg5ei32_v_i32mf2_tuma __riscv_vluxseg5ei32_v_i32mf2_tum
#define vluxseg6ei32_v_i32mf2_tuma __riscv_vluxseg6ei32_v_i32mf2_tum
#define vluxseg7ei32_v_i32mf2_tuma __riscv_vluxseg7ei32_v_i32mf2_tum
#define vluxseg8ei32_v_i32mf2_tuma __riscv_vluxseg8ei32_v_i32mf2_tum
#define vluxseg2ei32_v_i32m1_tuma __riscv_vluxseg2ei32_v_i32m1_tum
#define vluxseg3ei32_v_i32m1_tuma __riscv_vluxseg3ei32_v_i32m1_tum
#define vluxseg4ei32_v_i32m1_tuma __riscv_vluxseg4ei32_v_i32m1_tum
#define vluxseg5ei32_v_i32m1_tuma __riscv_vluxseg5ei32_v_i32m1_tum
#define vluxseg6ei32_v_i32m1_tuma __riscv_vluxseg6ei32_v_i32m1_tum
#define vluxseg7ei32_v_i32m1_tuma __riscv_vluxseg7ei32_v_i32m1_tum
#define vluxseg8ei32_v_i32m1_tuma __riscv_vluxseg8ei32_v_i32m1_tum
#define vluxseg2ei32_v_i32m2_tuma __riscv_vluxseg2ei32_v_i32m2_tum
#define vluxseg3ei32_v_i32m2_tuma __riscv_vluxseg3ei32_v_i32m2_tum
#define vluxseg4ei32_v_i32m2_tuma __riscv_vluxseg4ei32_v_i32m2_tum
#define vluxseg2ei32_v_i32m4_tuma __riscv_vluxseg2ei32_v_i32m4_tum
#define vluxseg2ei64_v_i32mf2_tuma __riscv_vluxseg2ei64_v_i32mf2_tum
#define vluxseg3ei64_v_i32mf2_tuma __riscv_vluxseg3ei64_v_i32mf2_tum
#define vluxseg4ei64_v_i32mf2_tuma __riscv_vluxseg4ei64_v_i32mf2_tum
#define vluxseg5ei64_v_i32mf2_tuma __riscv_vluxseg5ei64_v_i32mf2_tum
#define vluxseg6ei64_v_i32mf2_tuma __riscv_vluxseg6ei64_v_i32mf2_tum
#define vluxseg7ei64_v_i32mf2_tuma __riscv_vluxseg7ei64_v_i32mf2_tum
#define vluxseg8ei64_v_i32mf2_tuma __riscv_vluxseg8ei64_v_i32mf2_tum
#define vluxseg2ei64_v_i32m1_tuma __riscv_vluxseg2ei64_v_i32m1_tum
#define vluxseg3ei64_v_i32m1_tuma __riscv_vluxseg3ei64_v_i32m1_tum
#define vluxseg4ei64_v_i32m1_tuma __riscv_vluxseg4ei64_v_i32m1_tum
#define vluxseg5ei64_v_i32m1_tuma __riscv_vluxseg5ei64_v_i32m1_tum
#define vluxseg6ei64_v_i32m1_tuma __riscv_vluxseg6ei64_v_i32m1_tum
#define vluxseg7ei64_v_i32m1_tuma __riscv_vluxseg7ei64_v_i32m1_tum
#define vluxseg8ei64_v_i32m1_tuma __riscv_vluxseg8ei64_v_i32m1_tum
#define vluxseg2ei64_v_i32m2_tuma __riscv_vluxseg2ei64_v_i32m2_tum
#define vluxseg3ei64_v_i32m2_tuma __riscv_vluxseg3ei64_v_i32m2_tum
#define vluxseg4ei64_v_i32m2_tuma __riscv_vluxseg4ei64_v_i32m2_tum
#define vluxseg2ei64_v_i32m4_tuma __riscv_vluxseg2ei64_v_i32m4_tum
#define vluxseg2ei8_v_i64m1_tuma __riscv_vluxseg2ei8_v_i64m1_tum
#define vluxseg3ei8_v_i64m1_tuma __riscv_vluxseg3ei8_v_i64m1_tum
#define vluxseg4ei8_v_i64m1_tuma __riscv_vluxseg4ei8_v_i64m1_tum
#define vluxseg5ei8_v_i64m1_tuma __riscv_vluxseg5ei8_v_i64m1_tum
#define vluxseg6ei8_v_i64m1_tuma __riscv_vluxseg6ei8_v_i64m1_tum
#define vluxseg7ei8_v_i64m1_tuma __riscv_vluxseg7ei8_v_i64m1_tum
#define vluxseg8ei8_v_i64m1_tuma __riscv_vluxseg8ei8_v_i64m1_tum
#define vluxseg2ei8_v_i64m2_tuma __riscv_vluxseg2ei8_v_i64m2_tum
#define vluxseg3ei8_v_i64m2_tuma __riscv_vluxseg3ei8_v_i64m2_tum
#define vluxseg4ei8_v_i64m2_tuma __riscv_vluxseg4ei8_v_i64m2_tum
#define vluxseg2ei8_v_i64m4_tuma __riscv_vluxseg2ei8_v_i64m4_tum
#define vluxseg2ei16_v_i64m1_tuma __riscv_vluxseg2ei16_v_i64m1_tum
#define vluxseg3ei16_v_i64m1_tuma __riscv_vluxseg3ei16_v_i64m1_tum
#define vluxseg4ei16_v_i64m1_tuma __riscv_vluxseg4ei16_v_i64m1_tum
#define vluxseg5ei16_v_i64m1_tuma __riscv_vluxseg5ei16_v_i64m1_tum
#define vluxseg6ei16_v_i64m1_tuma __riscv_vluxseg6ei16_v_i64m1_tum
#define vluxseg7ei16_v_i64m1_tuma __riscv_vluxseg7ei16_v_i64m1_tum
#define vluxseg8ei16_v_i64m1_tuma __riscv_vluxseg8ei16_v_i64m1_tum
#define vluxseg2ei16_v_i64m2_tuma __riscv_vluxseg2ei16_v_i64m2_tum
#define vluxseg3ei16_v_i64m2_tuma __riscv_vluxseg3ei16_v_i64m2_tum
#define vluxseg4ei16_v_i64m2_tuma __riscv_vluxseg4ei16_v_i64m2_tum
#define vluxseg2ei16_v_i64m4_tuma __riscv_vluxseg2ei16_v_i64m4_tum
#define vluxseg2ei32_v_i64m1_tuma __riscv_vluxseg2ei32_v_i64m1_tum
#define vluxseg3ei32_v_i64m1_tuma __riscv_vluxseg3ei32_v_i64m1_tum
#define vluxseg4ei32_v_i64m1_tuma __riscv_vluxseg4ei32_v_i64m1_tum
#define vluxseg5ei32_v_i64m1_tuma __riscv_vluxseg5ei32_v_i64m1_tum
#define vluxseg6ei32_v_i64m1_tuma __riscv_vluxseg6ei32_v_i64m1_tum
#define vluxseg7ei32_v_i64m1_tuma __riscv_vluxseg7ei32_v_i64m1_tum
#define vluxseg8ei32_v_i64m1_tuma __riscv_vluxseg8ei32_v_i64m1_tum
#define vluxseg2ei32_v_i64m2_tuma __riscv_vluxseg2ei32_v_i64m2_tum
#define vluxseg3ei32_v_i64m2_tuma __riscv_vluxseg3ei32_v_i64m2_tum
#define vluxseg4ei32_v_i64m2_tuma __riscv_vluxseg4ei32_v_i64m2_tum
#define vluxseg2ei32_v_i64m4_tuma __riscv_vluxseg2ei32_v_i64m4_tum
#define vluxseg2ei64_v_i64m1_tuma __riscv_vluxseg2ei64_v_i64m1_tum
#define vluxseg3ei64_v_i64m1_tuma __riscv_vluxseg3ei64_v_i64m1_tum
#define vluxseg4ei64_v_i64m1_tuma __riscv_vluxseg4ei64_v_i64m1_tum
#define vluxseg5ei64_v_i64m1_tuma __riscv_vluxseg5ei64_v_i64m1_tum
#define vluxseg6ei64_v_i64m1_tuma __riscv_vluxseg6ei64_v_i64m1_tum
#define vluxseg7ei64_v_i64m1_tuma __riscv_vluxseg7ei64_v_i64m1_tum
#define vluxseg8ei64_v_i64m1_tuma __riscv_vluxseg8ei64_v_i64m1_tum
#define vluxseg2ei64_v_i64m2_tuma __riscv_vluxseg2ei64_v_i64m2_tum
#define vluxseg3ei64_v_i64m2_tuma __riscv_vluxseg3ei64_v_i64m2_tum
#define vluxseg4ei64_v_i64m2_tuma __riscv_vluxseg4ei64_v_i64m2_tum
#define vluxseg2ei64_v_i64m4_tuma __riscv_vluxseg2ei64_v_i64m4_tum
#define vloxseg2ei8_v_u8mf8_tuma __riscv_vloxseg2ei8_v_u8mf8_tum
#define vloxseg3ei8_v_u8mf8_tuma __riscv_vloxseg3ei8_v_u8mf8_tum
#define vloxseg4ei8_v_u8mf8_tuma __riscv_vloxseg4ei8_v_u8mf8_tum
#define vloxseg5ei8_v_u8mf8_tuma __riscv_vloxseg5ei8_v_u8mf8_tum
#define vloxseg6ei8_v_u8mf8_tuma __riscv_vloxseg6ei8_v_u8mf8_tum
#define vloxseg7ei8_v_u8mf8_tuma __riscv_vloxseg7ei8_v_u8mf8_tum
#define vloxseg8ei8_v_u8mf8_tuma __riscv_vloxseg8ei8_v_u8mf8_tum
#define vloxseg2ei8_v_u8mf4_tuma __riscv_vloxseg2ei8_v_u8mf4_tum
#define vloxseg3ei8_v_u8mf4_tuma __riscv_vloxseg3ei8_v_u8mf4_tum
#define vloxseg4ei8_v_u8mf4_tuma __riscv_vloxseg4ei8_v_u8mf4_tum
#define vloxseg5ei8_v_u8mf4_tuma __riscv_vloxseg5ei8_v_u8mf4_tum
#define vloxseg6ei8_v_u8mf4_tuma __riscv_vloxseg6ei8_v_u8mf4_tum
#define vloxseg7ei8_v_u8mf4_tuma __riscv_vloxseg7ei8_v_u8mf4_tum
#define vloxseg8ei8_v_u8mf4_tuma __riscv_vloxseg8ei8_v_u8mf4_tum
#define vloxseg2ei8_v_u8mf2_tuma __riscv_vloxseg2ei8_v_u8mf2_tum
#define vloxseg3ei8_v_u8mf2_tuma __riscv_vloxseg3ei8_v_u8mf2_tum
#define vloxseg4ei8_v_u8mf2_tuma __riscv_vloxseg4ei8_v_u8mf2_tum
#define vloxseg5ei8_v_u8mf2_tuma __riscv_vloxseg5ei8_v_u8mf2_tum
#define vloxseg6ei8_v_u8mf2_tuma __riscv_vloxseg6ei8_v_u8mf2_tum
#define vloxseg7ei8_v_u8mf2_tuma __riscv_vloxseg7ei8_v_u8mf2_tum
#define vloxseg8ei8_v_u8mf2_tuma __riscv_vloxseg8ei8_v_u8mf2_tum
#define vloxseg2ei8_v_u8m1_tuma __riscv_vloxseg2ei8_v_u8m1_tum
#define vloxseg3ei8_v_u8m1_tuma __riscv_vloxseg3ei8_v_u8m1_tum
#define vloxseg4ei8_v_u8m1_tuma __riscv_vloxseg4ei8_v_u8m1_tum
#define vloxseg5ei8_v_u8m1_tuma __riscv_vloxseg5ei8_v_u8m1_tum
#define vloxseg6ei8_v_u8m1_tuma __riscv_vloxseg6ei8_v_u8m1_tum
#define vloxseg7ei8_v_u8m1_tuma __riscv_vloxseg7ei8_v_u8m1_tum
#define vloxseg8ei8_v_u8m1_tuma __riscv_vloxseg8ei8_v_u8m1_tum
#define vloxseg2ei8_v_u8m2_tuma __riscv_vloxseg2ei8_v_u8m2_tum
#define vloxseg3ei8_v_u8m2_tuma __riscv_vloxseg3ei8_v_u8m2_tum
#define vloxseg4ei8_v_u8m2_tuma __riscv_vloxseg4ei8_v_u8m2_tum
#define vloxseg2ei8_v_u8m4_tuma __riscv_vloxseg2ei8_v_u8m4_tum
#define vloxseg2ei16_v_u8mf8_tuma __riscv_vloxseg2ei16_v_u8mf8_tum
#define vloxseg3ei16_v_u8mf8_tuma __riscv_vloxseg3ei16_v_u8mf8_tum
#define vloxseg4ei16_v_u8mf8_tuma __riscv_vloxseg4ei16_v_u8mf8_tum
#define vloxseg5ei16_v_u8mf8_tuma __riscv_vloxseg5ei16_v_u8mf8_tum
#define vloxseg6ei16_v_u8mf8_tuma __riscv_vloxseg6ei16_v_u8mf8_tum
#define vloxseg7ei16_v_u8mf8_tuma __riscv_vloxseg7ei16_v_u8mf8_tum
#define vloxseg8ei16_v_u8mf8_tuma __riscv_vloxseg8ei16_v_u8mf8_tum
#define vloxseg2ei16_v_u8mf4_tuma __riscv_vloxseg2ei16_v_u8mf4_tum
#define vloxseg3ei16_v_u8mf4_tuma __riscv_vloxseg3ei16_v_u8mf4_tum
#define vloxseg4ei16_v_u8mf4_tuma __riscv_vloxseg4ei16_v_u8mf4_tum
#define vloxseg5ei16_v_u8mf4_tuma __riscv_vloxseg5ei16_v_u8mf4_tum
#define vloxseg6ei16_v_u8mf4_tuma __riscv_vloxseg6ei16_v_u8mf4_tum
#define vloxseg7ei16_v_u8mf4_tuma __riscv_vloxseg7ei16_v_u8mf4_tum
#define vloxseg8ei16_v_u8mf4_tuma __riscv_vloxseg8ei16_v_u8mf4_tum
#define vloxseg2ei16_v_u8mf2_tuma __riscv_vloxseg2ei16_v_u8mf2_tum
#define vloxseg3ei16_v_u8mf2_tuma __riscv_vloxseg3ei16_v_u8mf2_tum
#define vloxseg4ei16_v_u8mf2_tuma __riscv_vloxseg4ei16_v_u8mf2_tum
#define vloxseg5ei16_v_u8mf2_tuma __riscv_vloxseg5ei16_v_u8mf2_tum
#define vloxseg6ei16_v_u8mf2_tuma __riscv_vloxseg6ei16_v_u8mf2_tum
#define vloxseg7ei16_v_u8mf2_tuma __riscv_vloxseg7ei16_v_u8mf2_tum
#define vloxseg8ei16_v_u8mf2_tuma __riscv_vloxseg8ei16_v_u8mf2_tum
#define vloxseg2ei16_v_u8m1_tuma __riscv_vloxseg2ei16_v_u8m1_tum
#define vloxseg3ei16_v_u8m1_tuma __riscv_vloxseg3ei16_v_u8m1_tum
#define vloxseg4ei16_v_u8m1_tuma __riscv_vloxseg4ei16_v_u8m1_tum
#define vloxseg5ei16_v_u8m1_tuma __riscv_vloxseg5ei16_v_u8m1_tum
#define vloxseg6ei16_v_u8m1_tuma __riscv_vloxseg6ei16_v_u8m1_tum
#define vloxseg7ei16_v_u8m1_tuma __riscv_vloxseg7ei16_v_u8m1_tum
#define vloxseg8ei16_v_u8m1_tuma __riscv_vloxseg8ei16_v_u8m1_tum
#define vloxseg2ei16_v_u8m2_tuma __riscv_vloxseg2ei16_v_u8m2_tum
#define vloxseg3ei16_v_u8m2_tuma __riscv_vloxseg3ei16_v_u8m2_tum
#define vloxseg4ei16_v_u8m2_tuma __riscv_vloxseg4ei16_v_u8m2_tum
#define vloxseg2ei16_v_u8m4_tuma __riscv_vloxseg2ei16_v_u8m4_tum
#define vloxseg2ei32_v_u8mf8_tuma __riscv_vloxseg2ei32_v_u8mf8_tum
#define vloxseg3ei32_v_u8mf8_tuma __riscv_vloxseg3ei32_v_u8mf8_tum
#define vloxseg4ei32_v_u8mf8_tuma __riscv_vloxseg4ei32_v_u8mf8_tum
#define vloxseg5ei32_v_u8mf8_tuma __riscv_vloxseg5ei32_v_u8mf8_tum
#define vloxseg6ei32_v_u8mf8_tuma __riscv_vloxseg6ei32_v_u8mf8_tum
#define vloxseg7ei32_v_u8mf8_tuma __riscv_vloxseg7ei32_v_u8mf8_tum
#define vloxseg8ei32_v_u8mf8_tuma __riscv_vloxseg8ei32_v_u8mf8_tum
#define vloxseg2ei32_v_u8mf4_tuma __riscv_vloxseg2ei32_v_u8mf4_tum
#define vloxseg3ei32_v_u8mf4_tuma __riscv_vloxseg3ei32_v_u8mf4_tum
#define vloxseg4ei32_v_u8mf4_tuma __riscv_vloxseg4ei32_v_u8mf4_tum
#define vloxseg5ei32_v_u8mf4_tuma __riscv_vloxseg5ei32_v_u8mf4_tum
#define vloxseg6ei32_v_u8mf4_tuma __riscv_vloxseg6ei32_v_u8mf4_tum
#define vloxseg7ei32_v_u8mf4_tuma __riscv_vloxseg7ei32_v_u8mf4_tum
#define vloxseg8ei32_v_u8mf4_tuma __riscv_vloxseg8ei32_v_u8mf4_tum
#define vloxseg2ei32_v_u8mf2_tuma __riscv_vloxseg2ei32_v_u8mf2_tum
#define vloxseg3ei32_v_u8mf2_tuma __riscv_vloxseg3ei32_v_u8mf2_tum
#define vloxseg4ei32_v_u8mf2_tuma __riscv_vloxseg4ei32_v_u8mf2_tum
#define vloxseg5ei32_v_u8mf2_tuma __riscv_vloxseg5ei32_v_u8mf2_tum
#define vloxseg6ei32_v_u8mf2_tuma __riscv_vloxseg6ei32_v_u8mf2_tum
#define vloxseg7ei32_v_u8mf2_tuma __riscv_vloxseg7ei32_v_u8mf2_tum
#define vloxseg8ei32_v_u8mf2_tuma __riscv_vloxseg8ei32_v_u8mf2_tum
#define vloxseg2ei32_v_u8m1_tuma __riscv_vloxseg2ei32_v_u8m1_tum
#define vloxseg3ei32_v_u8m1_tuma __riscv_vloxseg3ei32_v_u8m1_tum
#define vloxseg4ei32_v_u8m1_tuma __riscv_vloxseg4ei32_v_u8m1_tum
#define vloxseg5ei32_v_u8m1_tuma __riscv_vloxseg5ei32_v_u8m1_tum
#define vloxseg6ei32_v_u8m1_tuma __riscv_vloxseg6ei32_v_u8m1_tum
#define vloxseg7ei32_v_u8m1_tuma __riscv_vloxseg7ei32_v_u8m1_tum
#define vloxseg8ei32_v_u8m1_tuma __riscv_vloxseg8ei32_v_u8m1_tum
#define vloxseg2ei32_v_u8m2_tuma __riscv_vloxseg2ei32_v_u8m2_tum
#define vloxseg3ei32_v_u8m2_tuma __riscv_vloxseg3ei32_v_u8m2_tum
#define vloxseg4ei32_v_u8m2_tuma __riscv_vloxseg4ei32_v_u8m2_tum
#define vloxseg2ei64_v_u8mf8_tuma __riscv_vloxseg2ei64_v_u8mf8_tum
#define vloxseg3ei64_v_u8mf8_tuma __riscv_vloxseg3ei64_v_u8mf8_tum
#define vloxseg4ei64_v_u8mf8_tuma __riscv_vloxseg4ei64_v_u8mf8_tum
#define vloxseg5ei64_v_u8mf8_tuma __riscv_vloxseg5ei64_v_u8mf8_tum
#define vloxseg6ei64_v_u8mf8_tuma __riscv_vloxseg6ei64_v_u8mf8_tum
#define vloxseg7ei64_v_u8mf8_tuma __riscv_vloxseg7ei64_v_u8mf8_tum
#define vloxseg8ei64_v_u8mf8_tuma __riscv_vloxseg8ei64_v_u8mf8_tum
#define vloxseg2ei64_v_u8mf4_tuma __riscv_vloxseg2ei64_v_u8mf4_tum
#define vloxseg3ei64_v_u8mf4_tuma __riscv_vloxseg3ei64_v_u8mf4_tum
#define vloxseg4ei64_v_u8mf4_tuma __riscv_vloxseg4ei64_v_u8mf4_tum
#define vloxseg5ei64_v_u8mf4_tuma __riscv_vloxseg5ei64_v_u8mf4_tum
#define vloxseg6ei64_v_u8mf4_tuma __riscv_vloxseg6ei64_v_u8mf4_tum
#define vloxseg7ei64_v_u8mf4_tuma __riscv_vloxseg7ei64_v_u8mf4_tum
#define vloxseg8ei64_v_u8mf4_tuma __riscv_vloxseg8ei64_v_u8mf4_tum
#define vloxseg2ei64_v_u8mf2_tuma __riscv_vloxseg2ei64_v_u8mf2_tum
#define vloxseg3ei64_v_u8mf2_tuma __riscv_vloxseg3ei64_v_u8mf2_tum
#define vloxseg4ei64_v_u8mf2_tuma __riscv_vloxseg4ei64_v_u8mf2_tum
#define vloxseg5ei64_v_u8mf2_tuma __riscv_vloxseg5ei64_v_u8mf2_tum
#define vloxseg6ei64_v_u8mf2_tuma __riscv_vloxseg6ei64_v_u8mf2_tum
#define vloxseg7ei64_v_u8mf2_tuma __riscv_vloxseg7ei64_v_u8mf2_tum
#define vloxseg8ei64_v_u8mf2_tuma __riscv_vloxseg8ei64_v_u8mf2_tum
#define vloxseg2ei64_v_u8m1_tuma __riscv_vloxseg2ei64_v_u8m1_tum
#define vloxseg3ei64_v_u8m1_tuma __riscv_vloxseg3ei64_v_u8m1_tum
#define vloxseg4ei64_v_u8m1_tuma __riscv_vloxseg4ei64_v_u8m1_tum
#define vloxseg5ei64_v_u8m1_tuma __riscv_vloxseg5ei64_v_u8m1_tum
#define vloxseg6ei64_v_u8m1_tuma __riscv_vloxseg6ei64_v_u8m1_tum
#define vloxseg7ei64_v_u8m1_tuma __riscv_vloxseg7ei64_v_u8m1_tum
#define vloxseg8ei64_v_u8m1_tuma __riscv_vloxseg8ei64_v_u8m1_tum
#define vloxseg2ei8_v_u16mf4_tuma __riscv_vloxseg2ei8_v_u16mf4_tum
#define vloxseg3ei8_v_u16mf4_tuma __riscv_vloxseg3ei8_v_u16mf4_tum
#define vloxseg4ei8_v_u16mf4_tuma __riscv_vloxseg4ei8_v_u16mf4_tum
#define vloxseg5ei8_v_u16mf4_tuma __riscv_vloxseg5ei8_v_u16mf4_tum
#define vloxseg6ei8_v_u16mf4_tuma __riscv_vloxseg6ei8_v_u16mf4_tum
#define vloxseg7ei8_v_u16mf4_tuma __riscv_vloxseg7ei8_v_u16mf4_tum
#define vloxseg8ei8_v_u16mf4_tuma __riscv_vloxseg8ei8_v_u16mf4_tum
#define vloxseg2ei8_v_u16mf2_tuma __riscv_vloxseg2ei8_v_u16mf2_tum
#define vloxseg3ei8_v_u16mf2_tuma __riscv_vloxseg3ei8_v_u16mf2_tum
#define vloxseg4ei8_v_u16mf2_tuma __riscv_vloxseg4ei8_v_u16mf2_tum
#define vloxseg5ei8_v_u16mf2_tuma __riscv_vloxseg5ei8_v_u16mf2_tum
#define vloxseg6ei8_v_u16mf2_tuma __riscv_vloxseg6ei8_v_u16mf2_tum
#define vloxseg7ei8_v_u16mf2_tuma __riscv_vloxseg7ei8_v_u16mf2_tum
#define vloxseg8ei8_v_u16mf2_tuma __riscv_vloxseg8ei8_v_u16mf2_tum
#define vloxseg2ei8_v_u16m1_tuma __riscv_vloxseg2ei8_v_u16m1_tum
#define vloxseg3ei8_v_u16m1_tuma __riscv_vloxseg3ei8_v_u16m1_tum
#define vloxseg4ei8_v_u16m1_tuma __riscv_vloxseg4ei8_v_u16m1_tum
#define vloxseg5ei8_v_u16m1_tuma __riscv_vloxseg5ei8_v_u16m1_tum
#define vloxseg6ei8_v_u16m1_tuma __riscv_vloxseg6ei8_v_u16m1_tum
#define vloxseg7ei8_v_u16m1_tuma __riscv_vloxseg7ei8_v_u16m1_tum
#define vloxseg8ei8_v_u16m1_tuma __riscv_vloxseg8ei8_v_u16m1_tum
#define vloxseg2ei8_v_u16m2_tuma __riscv_vloxseg2ei8_v_u16m2_tum
#define vloxseg3ei8_v_u16m2_tuma __riscv_vloxseg3ei8_v_u16m2_tum
#define vloxseg4ei8_v_u16m2_tuma __riscv_vloxseg4ei8_v_u16m2_tum
#define vloxseg2ei8_v_u16m4_tuma __riscv_vloxseg2ei8_v_u16m4_tum
#define vloxseg2ei16_v_u16mf4_tuma __riscv_vloxseg2ei16_v_u16mf4_tum
#define vloxseg3ei16_v_u16mf4_tuma __riscv_vloxseg3ei16_v_u16mf4_tum
#define vloxseg4ei16_v_u16mf4_tuma __riscv_vloxseg4ei16_v_u16mf4_tum
#define vloxseg5ei16_v_u16mf4_tuma __riscv_vloxseg5ei16_v_u16mf4_tum
#define vloxseg6ei16_v_u16mf4_tuma __riscv_vloxseg6ei16_v_u16mf4_tum
#define vloxseg7ei16_v_u16mf4_tuma __riscv_vloxseg7ei16_v_u16mf4_tum
#define vloxseg8ei16_v_u16mf4_tuma __riscv_vloxseg8ei16_v_u16mf4_tum
#define vloxseg2ei16_v_u16mf2_tuma __riscv_vloxseg2ei16_v_u16mf2_tum
#define vloxseg3ei16_v_u16mf2_tuma __riscv_vloxseg3ei16_v_u16mf2_tum
#define vloxseg4ei16_v_u16mf2_tuma __riscv_vloxseg4ei16_v_u16mf2_tum
#define vloxseg5ei16_v_u16mf2_tuma __riscv_vloxseg5ei16_v_u16mf2_tum
#define vloxseg6ei16_v_u16mf2_tuma __riscv_vloxseg6ei16_v_u16mf2_tum
#define vloxseg7ei16_v_u16mf2_tuma __riscv_vloxseg7ei16_v_u16mf2_tum
#define vloxseg8ei16_v_u16mf2_tuma __riscv_vloxseg8ei16_v_u16mf2_tum
#define vloxseg2ei16_v_u16m1_tuma __riscv_vloxseg2ei16_v_u16m1_tum
#define vloxseg3ei16_v_u16m1_tuma __riscv_vloxseg3ei16_v_u16m1_tum
#define vloxseg4ei16_v_u16m1_tuma __riscv_vloxseg4ei16_v_u16m1_tum
#define vloxseg5ei16_v_u16m1_tuma __riscv_vloxseg5ei16_v_u16m1_tum
#define vloxseg6ei16_v_u16m1_tuma __riscv_vloxseg6ei16_v_u16m1_tum
#define vloxseg7ei16_v_u16m1_tuma __riscv_vloxseg7ei16_v_u16m1_tum
#define vloxseg8ei16_v_u16m1_tuma __riscv_vloxseg8ei16_v_u16m1_tum
#define vloxseg2ei16_v_u16m2_tuma __riscv_vloxseg2ei16_v_u16m2_tum
#define vloxseg3ei16_v_u16m2_tuma __riscv_vloxseg3ei16_v_u16m2_tum
#define vloxseg4ei16_v_u16m2_tuma __riscv_vloxseg4ei16_v_u16m2_tum
#define vloxseg2ei16_v_u16m4_tuma __riscv_vloxseg2ei16_v_u16m4_tum
#define vloxseg2ei32_v_u16mf4_tuma __riscv_vloxseg2ei32_v_u16mf4_tum
#define vloxseg3ei32_v_u16mf4_tuma __riscv_vloxseg3ei32_v_u16mf4_tum
#define vloxseg4ei32_v_u16mf4_tuma __riscv_vloxseg4ei32_v_u16mf4_tum
#define vloxseg5ei32_v_u16mf4_tuma __riscv_vloxseg5ei32_v_u16mf4_tum
#define vloxseg6ei32_v_u16mf4_tuma __riscv_vloxseg6ei32_v_u16mf4_tum
#define vloxseg7ei32_v_u16mf4_tuma __riscv_vloxseg7ei32_v_u16mf4_tum
#define vloxseg8ei32_v_u16mf4_tuma __riscv_vloxseg8ei32_v_u16mf4_tum
#define vloxseg2ei32_v_u16mf2_tuma __riscv_vloxseg2ei32_v_u16mf2_tum
#define vloxseg3ei32_v_u16mf2_tuma __riscv_vloxseg3ei32_v_u16mf2_tum
#define vloxseg4ei32_v_u16mf2_tuma __riscv_vloxseg4ei32_v_u16mf2_tum
#define vloxseg5ei32_v_u16mf2_tuma __riscv_vloxseg5ei32_v_u16mf2_tum
#define vloxseg6ei32_v_u16mf2_tuma __riscv_vloxseg6ei32_v_u16mf2_tum
#define vloxseg7ei32_v_u16mf2_tuma __riscv_vloxseg7ei32_v_u16mf2_tum
#define vloxseg8ei32_v_u16mf2_tuma __riscv_vloxseg8ei32_v_u16mf2_tum
#define vloxseg2ei32_v_u16m1_tuma __riscv_vloxseg2ei32_v_u16m1_tum
#define vloxseg3ei32_v_u16m1_tuma __riscv_vloxseg3ei32_v_u16m1_tum
#define vloxseg4ei32_v_u16m1_tuma __riscv_vloxseg4ei32_v_u16m1_tum
#define vloxseg5ei32_v_u16m1_tuma __riscv_vloxseg5ei32_v_u16m1_tum
#define vloxseg6ei32_v_u16m1_tuma __riscv_vloxseg6ei32_v_u16m1_tum
#define vloxseg7ei32_v_u16m1_tuma __riscv_vloxseg7ei32_v_u16m1_tum
#define vloxseg8ei32_v_u16m1_tuma __riscv_vloxseg8ei32_v_u16m1_tum
#define vloxseg2ei32_v_u16m2_tuma __riscv_vloxseg2ei32_v_u16m2_tum
#define vloxseg3ei32_v_u16m2_tuma __riscv_vloxseg3ei32_v_u16m2_tum
#define vloxseg4ei32_v_u16m2_tuma __riscv_vloxseg4ei32_v_u16m2_tum
#define vloxseg2ei32_v_u16m4_tuma __riscv_vloxseg2ei32_v_u16m4_tum
#define vloxseg2ei64_v_u16mf4_tuma __riscv_vloxseg2ei64_v_u16mf4_tum
#define vloxseg3ei64_v_u16mf4_tuma __riscv_vloxseg3ei64_v_u16mf4_tum
#define vloxseg4ei64_v_u16mf4_tuma __riscv_vloxseg4ei64_v_u16mf4_tum
#define vloxseg5ei64_v_u16mf4_tuma __riscv_vloxseg5ei64_v_u16mf4_tum
#define vloxseg6ei64_v_u16mf4_tuma __riscv_vloxseg6ei64_v_u16mf4_tum
#define vloxseg7ei64_v_u16mf4_tuma __riscv_vloxseg7ei64_v_u16mf4_tum
#define vloxseg8ei64_v_u16mf4_tuma __riscv_vloxseg8ei64_v_u16mf4_tum
#define vloxseg2ei64_v_u16mf2_tuma __riscv_vloxseg2ei64_v_u16mf2_tum
#define vloxseg3ei64_v_u16mf2_tuma __riscv_vloxseg3ei64_v_u16mf2_tum
#define vloxseg4ei64_v_u16mf2_tuma __riscv_vloxseg4ei64_v_u16mf2_tum
#define vloxseg5ei64_v_u16mf2_tuma __riscv_vloxseg5ei64_v_u16mf2_tum
#define vloxseg6ei64_v_u16mf2_tuma __riscv_vloxseg6ei64_v_u16mf2_tum
#define vloxseg7ei64_v_u16mf2_tuma __riscv_vloxseg7ei64_v_u16mf2_tum
#define vloxseg8ei64_v_u16mf2_tuma __riscv_vloxseg8ei64_v_u16mf2_tum
#define vloxseg2ei64_v_u16m1_tuma __riscv_vloxseg2ei64_v_u16m1_tum
#define vloxseg3ei64_v_u16m1_tuma __riscv_vloxseg3ei64_v_u16m1_tum
#define vloxseg4ei64_v_u16m1_tuma __riscv_vloxseg4ei64_v_u16m1_tum
#define vloxseg5ei64_v_u16m1_tuma __riscv_vloxseg5ei64_v_u16m1_tum
#define vloxseg6ei64_v_u16m1_tuma __riscv_vloxseg6ei64_v_u16m1_tum
#define vloxseg7ei64_v_u16m1_tuma __riscv_vloxseg7ei64_v_u16m1_tum
#define vloxseg8ei64_v_u16m1_tuma __riscv_vloxseg8ei64_v_u16m1_tum
#define vloxseg2ei64_v_u16m2_tuma __riscv_vloxseg2ei64_v_u16m2_tum
#define vloxseg3ei64_v_u16m2_tuma __riscv_vloxseg3ei64_v_u16m2_tum
#define vloxseg4ei64_v_u16m2_tuma __riscv_vloxseg4ei64_v_u16m2_tum
#define vloxseg2ei8_v_u32mf2_tuma __riscv_vloxseg2ei8_v_u32mf2_tum
#define vloxseg3ei8_v_u32mf2_tuma __riscv_vloxseg3ei8_v_u32mf2_tum
#define vloxseg4ei8_v_u32mf2_tuma __riscv_vloxseg4ei8_v_u32mf2_tum
#define vloxseg5ei8_v_u32mf2_tuma __riscv_vloxseg5ei8_v_u32mf2_tum
#define vloxseg6ei8_v_u32mf2_tuma __riscv_vloxseg6ei8_v_u32mf2_tum
#define vloxseg7ei8_v_u32mf2_tuma __riscv_vloxseg7ei8_v_u32mf2_tum
#define vloxseg8ei8_v_u32mf2_tuma __riscv_vloxseg8ei8_v_u32mf2_tum
#define vloxseg2ei8_v_u32m1_tuma __riscv_vloxseg2ei8_v_u32m1_tum
#define vloxseg3ei8_v_u32m1_tuma __riscv_vloxseg3ei8_v_u32m1_tum
#define vloxseg4ei8_v_u32m1_tuma __riscv_vloxseg4ei8_v_u32m1_tum
#define vloxseg5ei8_v_u32m1_tuma __riscv_vloxseg5ei8_v_u32m1_tum
#define vloxseg6ei8_v_u32m1_tuma __riscv_vloxseg6ei8_v_u32m1_tum
#define vloxseg7ei8_v_u32m1_tuma __riscv_vloxseg7ei8_v_u32m1_tum
#define vloxseg8ei8_v_u32m1_tuma __riscv_vloxseg8ei8_v_u32m1_tum
#define vloxseg2ei8_v_u32m2_tuma __riscv_vloxseg2ei8_v_u32m2_tum
#define vloxseg3ei8_v_u32m2_tuma __riscv_vloxseg3ei8_v_u32m2_tum
#define vloxseg4ei8_v_u32m2_tuma __riscv_vloxseg4ei8_v_u32m2_tum
#define vloxseg2ei8_v_u32m4_tuma __riscv_vloxseg2ei8_v_u32m4_tum
#define vloxseg2ei16_v_u32mf2_tuma __riscv_vloxseg2ei16_v_u32mf2_tum
#define vloxseg3ei16_v_u32mf2_tuma __riscv_vloxseg3ei16_v_u32mf2_tum
#define vloxseg4ei16_v_u32mf2_tuma __riscv_vloxseg4ei16_v_u32mf2_tum
#define vloxseg5ei16_v_u32mf2_tuma __riscv_vloxseg5ei16_v_u32mf2_tum
#define vloxseg6ei16_v_u32mf2_tuma __riscv_vloxseg6ei16_v_u32mf2_tum
#define vloxseg7ei16_v_u32mf2_tuma __riscv_vloxseg7ei16_v_u32mf2_tum
#define vloxseg8ei16_v_u32mf2_tuma __riscv_vloxseg8ei16_v_u32mf2_tum
#define vloxseg2ei16_v_u32m1_tuma __riscv_vloxseg2ei16_v_u32m1_tum
#define vloxseg3ei16_v_u32m1_tuma __riscv_vloxseg3ei16_v_u32m1_tum
#define vloxseg4ei16_v_u32m1_tuma __riscv_vloxseg4ei16_v_u32m1_tum
#define vloxseg5ei16_v_u32m1_tuma __riscv_vloxseg5ei16_v_u32m1_tum
#define vloxseg6ei16_v_u32m1_tuma __riscv_vloxseg6ei16_v_u32m1_tum
#define vloxseg7ei16_v_u32m1_tuma __riscv_vloxseg7ei16_v_u32m1_tum
#define vloxseg8ei16_v_u32m1_tuma __riscv_vloxseg8ei16_v_u32m1_tum
#define vloxseg2ei16_v_u32m2_tuma __riscv_vloxseg2ei16_v_u32m2_tum
#define vloxseg3ei16_v_u32m2_tuma __riscv_vloxseg3ei16_v_u32m2_tum
#define vloxseg4ei16_v_u32m2_tuma __riscv_vloxseg4ei16_v_u32m2_tum
#define vloxseg2ei16_v_u32m4_tuma __riscv_vloxseg2ei16_v_u32m4_tum
#define vloxseg2ei32_v_u32mf2_tuma __riscv_vloxseg2ei32_v_u32mf2_tum
#define vloxseg3ei32_v_u32mf2_tuma __riscv_vloxseg3ei32_v_u32mf2_tum
#define vloxseg4ei32_v_u32mf2_tuma __riscv_vloxseg4ei32_v_u32mf2_tum
#define vloxseg5ei32_v_u32mf2_tuma __riscv_vloxseg5ei32_v_u32mf2_tum
#define vloxseg6ei32_v_u32mf2_tuma __riscv_vloxseg6ei32_v_u32mf2_tum
#define vloxseg7ei32_v_u32mf2_tuma __riscv_vloxseg7ei32_v_u32mf2_tum
#define vloxseg8ei32_v_u32mf2_tuma __riscv_vloxseg8ei32_v_u32mf2_tum
#define vloxseg2ei32_v_u32m1_tuma __riscv_vloxseg2ei32_v_u32m1_tum
#define vloxseg3ei32_v_u32m1_tuma __riscv_vloxseg3ei32_v_u32m1_tum
#define vloxseg4ei32_v_u32m1_tuma __riscv_vloxseg4ei32_v_u32m1_tum
#define vloxseg5ei32_v_u32m1_tuma __riscv_vloxseg5ei32_v_u32m1_tum
#define vloxseg6ei32_v_u32m1_tuma __riscv_vloxseg6ei32_v_u32m1_tum
#define vloxseg7ei32_v_u32m1_tuma __riscv_vloxseg7ei32_v_u32m1_tum
#define vloxseg8ei32_v_u32m1_tuma __riscv_vloxseg8ei32_v_u32m1_tum
#define vloxseg2ei32_v_u32m2_tuma __riscv_vloxseg2ei32_v_u32m2_tum
#define vloxseg3ei32_v_u32m2_tuma __riscv_vloxseg3ei32_v_u32m2_tum
#define vloxseg4ei32_v_u32m2_tuma __riscv_vloxseg4ei32_v_u32m2_tum
#define vloxseg2ei32_v_u32m4_tuma __riscv_vloxseg2ei32_v_u32m4_tum
#define vloxseg2ei64_v_u32mf2_tuma __riscv_vloxseg2ei64_v_u32mf2_tum
#define vloxseg3ei64_v_u32mf2_tuma __riscv_vloxseg3ei64_v_u32mf2_tum
#define vloxseg4ei64_v_u32mf2_tuma __riscv_vloxseg4ei64_v_u32mf2_tum
#define vloxseg5ei64_v_u32mf2_tuma __riscv_vloxseg5ei64_v_u32mf2_tum
#define vloxseg6ei64_v_u32mf2_tuma __riscv_vloxseg6ei64_v_u32mf2_tum
#define vloxseg7ei64_v_u32mf2_tuma __riscv_vloxseg7ei64_v_u32mf2_tum
#define vloxseg8ei64_v_u32mf2_tuma __riscv_vloxseg8ei64_v_u32mf2_tum
#define vloxseg2ei64_v_u32m1_tuma __riscv_vloxseg2ei64_v_u32m1_tum
#define vloxseg3ei64_v_u32m1_tuma __riscv_vloxseg3ei64_v_u32m1_tum
#define vloxseg4ei64_v_u32m1_tuma __riscv_vloxseg4ei64_v_u32m1_tum
#define vloxseg5ei64_v_u32m1_tuma __riscv_vloxseg5ei64_v_u32m1_tum
#define vloxseg6ei64_v_u32m1_tuma __riscv_vloxseg6ei64_v_u32m1_tum
#define vloxseg7ei64_v_u32m1_tuma __riscv_vloxseg7ei64_v_u32m1_tum
#define vloxseg8ei64_v_u32m1_tuma __riscv_vloxseg8ei64_v_u32m1_tum
#define vloxseg2ei64_v_u32m2_tuma __riscv_vloxseg2ei64_v_u32m2_tum
#define vloxseg3ei64_v_u32m2_tuma __riscv_vloxseg3ei64_v_u32m2_tum
#define vloxseg4ei64_v_u32m2_tuma __riscv_vloxseg4ei64_v_u32m2_tum
#define vloxseg2ei64_v_u32m4_tuma __riscv_vloxseg2ei64_v_u32m4_tum
#define vloxseg2ei8_v_u64m1_tuma __riscv_vloxseg2ei8_v_u64m1_tum
#define vloxseg3ei8_v_u64m1_tuma __riscv_vloxseg3ei8_v_u64m1_tum
#define vloxseg4ei8_v_u64m1_tuma __riscv_vloxseg4ei8_v_u64m1_tum
#define vloxseg5ei8_v_u64m1_tuma __riscv_vloxseg5ei8_v_u64m1_tum
#define vloxseg6ei8_v_u64m1_tuma __riscv_vloxseg6ei8_v_u64m1_tum
#define vloxseg7ei8_v_u64m1_tuma __riscv_vloxseg7ei8_v_u64m1_tum
#define vloxseg8ei8_v_u64m1_tuma __riscv_vloxseg8ei8_v_u64m1_tum
#define vloxseg2ei8_v_u64m2_tuma __riscv_vloxseg2ei8_v_u64m2_tum
#define vloxseg3ei8_v_u64m2_tuma __riscv_vloxseg3ei8_v_u64m2_tum
#define vloxseg4ei8_v_u64m2_tuma __riscv_vloxseg4ei8_v_u64m2_tum
#define vloxseg2ei8_v_u64m4_tuma __riscv_vloxseg2ei8_v_u64m4_tum
#define vloxseg2ei16_v_u64m1_tuma __riscv_vloxseg2ei16_v_u64m1_tum
#define vloxseg3ei16_v_u64m1_tuma __riscv_vloxseg3ei16_v_u64m1_tum
#define vloxseg4ei16_v_u64m1_tuma __riscv_vloxseg4ei16_v_u64m1_tum
#define vloxseg5ei16_v_u64m1_tuma __riscv_vloxseg5ei16_v_u64m1_tum
#define vloxseg6ei16_v_u64m1_tuma __riscv_vloxseg6ei16_v_u64m1_tum
#define vloxseg7ei16_v_u64m1_tuma __riscv_vloxseg7ei16_v_u64m1_tum
#define vloxseg8ei16_v_u64m1_tuma __riscv_vloxseg8ei16_v_u64m1_tum
#define vloxseg2ei16_v_u64m2_tuma __riscv_vloxseg2ei16_v_u64m2_tum
#define vloxseg3ei16_v_u64m2_tuma __riscv_vloxseg3ei16_v_u64m2_tum
#define vloxseg4ei16_v_u64m2_tuma __riscv_vloxseg4ei16_v_u64m2_tum
#define vloxseg2ei16_v_u64m4_tuma __riscv_vloxseg2ei16_v_u64m4_tum
#define vloxseg2ei32_v_u64m1_tuma __riscv_vloxseg2ei32_v_u64m1_tum
#define vloxseg3ei32_v_u64m1_tuma __riscv_vloxseg3ei32_v_u64m1_tum
#define vloxseg4ei32_v_u64m1_tuma __riscv_vloxseg4ei32_v_u64m1_tum
#define vloxseg5ei32_v_u64m1_tuma __riscv_vloxseg5ei32_v_u64m1_tum
#define vloxseg6ei32_v_u64m1_tuma __riscv_vloxseg6ei32_v_u64m1_tum
#define vloxseg7ei32_v_u64m1_tuma __riscv_vloxseg7ei32_v_u64m1_tum
#define vloxseg8ei32_v_u64m1_tuma __riscv_vloxseg8ei32_v_u64m1_tum
#define vloxseg2ei32_v_u64m2_tuma __riscv_vloxseg2ei32_v_u64m2_tum
#define vloxseg3ei32_v_u64m2_tuma __riscv_vloxseg3ei32_v_u64m2_tum
#define vloxseg4ei32_v_u64m2_tuma __riscv_vloxseg4ei32_v_u64m2_tum
#define vloxseg2ei32_v_u64m4_tuma __riscv_vloxseg2ei32_v_u64m4_tum
#define vloxseg2ei64_v_u64m1_tuma __riscv_vloxseg2ei64_v_u64m1_tum
#define vloxseg3ei64_v_u64m1_tuma __riscv_vloxseg3ei64_v_u64m1_tum
#define vloxseg4ei64_v_u64m1_tuma __riscv_vloxseg4ei64_v_u64m1_tum
#define vloxseg5ei64_v_u64m1_tuma __riscv_vloxseg5ei64_v_u64m1_tum
#define vloxseg6ei64_v_u64m1_tuma __riscv_vloxseg6ei64_v_u64m1_tum
#define vloxseg7ei64_v_u64m1_tuma __riscv_vloxseg7ei64_v_u64m1_tum
#define vloxseg8ei64_v_u64m1_tuma __riscv_vloxseg8ei64_v_u64m1_tum
#define vloxseg2ei64_v_u64m2_tuma __riscv_vloxseg2ei64_v_u64m2_tum
#define vloxseg3ei64_v_u64m2_tuma __riscv_vloxseg3ei64_v_u64m2_tum
#define vloxseg4ei64_v_u64m2_tuma __riscv_vloxseg4ei64_v_u64m2_tum
#define vloxseg2ei64_v_u64m4_tuma __riscv_vloxseg2ei64_v_u64m4_tum
#define vluxseg2ei8_v_u8mf8_tuma __riscv_vluxseg2ei8_v_u8mf8_tum
#define vluxseg3ei8_v_u8mf8_tuma __riscv_vluxseg3ei8_v_u8mf8_tum
#define vluxseg4ei8_v_u8mf8_tuma __riscv_vluxseg4ei8_v_u8mf8_tum
#define vluxseg5ei8_v_u8mf8_tuma __riscv_vluxseg5ei8_v_u8mf8_tum
#define vluxseg6ei8_v_u8mf8_tuma __riscv_vluxseg6ei8_v_u8mf8_tum
#define vluxseg7ei8_v_u8mf8_tuma __riscv_vluxseg7ei8_v_u8mf8_tum
#define vluxseg8ei8_v_u8mf8_tuma __riscv_vluxseg8ei8_v_u8mf8_tum
#define vluxseg2ei8_v_u8mf4_tuma __riscv_vluxseg2ei8_v_u8mf4_tum
#define vluxseg3ei8_v_u8mf4_tuma __riscv_vluxseg3ei8_v_u8mf4_tum
#define vluxseg4ei8_v_u8mf4_tuma __riscv_vluxseg4ei8_v_u8mf4_tum
#define vluxseg5ei8_v_u8mf4_tuma __riscv_vluxseg5ei8_v_u8mf4_tum
#define vluxseg6ei8_v_u8mf4_tuma __riscv_vluxseg6ei8_v_u8mf4_tum
#define vluxseg7ei8_v_u8mf4_tuma __riscv_vluxseg7ei8_v_u8mf4_tum
#define vluxseg8ei8_v_u8mf4_tuma __riscv_vluxseg8ei8_v_u8mf4_tum
#define vluxseg2ei8_v_u8mf2_tuma __riscv_vluxseg2ei8_v_u8mf2_tum
#define vluxseg3ei8_v_u8mf2_tuma __riscv_vluxseg3ei8_v_u8mf2_tum
#define vluxseg4ei8_v_u8mf2_tuma __riscv_vluxseg4ei8_v_u8mf2_tum
#define vluxseg5ei8_v_u8mf2_tuma __riscv_vluxseg5ei8_v_u8mf2_tum
#define vluxseg6ei8_v_u8mf2_tuma __riscv_vluxseg6ei8_v_u8mf2_tum
#define vluxseg7ei8_v_u8mf2_tuma __riscv_vluxseg7ei8_v_u8mf2_tum
#define vluxseg8ei8_v_u8mf2_tuma __riscv_vluxseg8ei8_v_u8mf2_tum
#define vluxseg2ei8_v_u8m1_tuma __riscv_vluxseg2ei8_v_u8m1_tum
#define vluxseg3ei8_v_u8m1_tuma __riscv_vluxseg3ei8_v_u8m1_tum
#define vluxseg4ei8_v_u8m1_tuma __riscv_vluxseg4ei8_v_u8m1_tum
#define vluxseg5ei8_v_u8m1_tuma __riscv_vluxseg5ei8_v_u8m1_tum
#define vluxseg6ei8_v_u8m1_tuma __riscv_vluxseg6ei8_v_u8m1_tum
#define vluxseg7ei8_v_u8m1_tuma __riscv_vluxseg7ei8_v_u8m1_tum
#define vluxseg8ei8_v_u8m1_tuma __riscv_vluxseg8ei8_v_u8m1_tum
#define vluxseg2ei8_v_u8m2_tuma __riscv_vluxseg2ei8_v_u8m2_tum
#define vluxseg3ei8_v_u8m2_tuma __riscv_vluxseg3ei8_v_u8m2_tum
#define vluxseg4ei8_v_u8m2_tuma __riscv_vluxseg4ei8_v_u8m2_tum
#define vluxseg2ei8_v_u8m4_tuma __riscv_vluxseg2ei8_v_u8m4_tum
#define vluxseg2ei16_v_u8mf8_tuma __riscv_vluxseg2ei16_v_u8mf8_tum
#define vluxseg3ei16_v_u8mf8_tuma __riscv_vluxseg3ei16_v_u8mf8_tum
#define vluxseg4ei16_v_u8mf8_tuma __riscv_vluxseg4ei16_v_u8mf8_tum
#define vluxseg5ei16_v_u8mf8_tuma __riscv_vluxseg5ei16_v_u8mf8_tum
#define vluxseg6ei16_v_u8mf8_tuma __riscv_vluxseg6ei16_v_u8mf8_tum
#define vluxseg7ei16_v_u8mf8_tuma __riscv_vluxseg7ei16_v_u8mf8_tum
#define vluxseg8ei16_v_u8mf8_tuma __riscv_vluxseg8ei16_v_u8mf8_tum
#define vluxseg2ei16_v_u8mf4_tuma __riscv_vluxseg2ei16_v_u8mf4_tum
#define vluxseg3ei16_v_u8mf4_tuma __riscv_vluxseg3ei16_v_u8mf4_tum
#define vluxseg4ei16_v_u8mf4_tuma __riscv_vluxseg4ei16_v_u8mf4_tum
#define vluxseg5ei16_v_u8mf4_tuma __riscv_vluxseg5ei16_v_u8mf4_tum
#define vluxseg6ei16_v_u8mf4_tuma __riscv_vluxseg6ei16_v_u8mf4_tum
#define vluxseg7ei16_v_u8mf4_tuma __riscv_vluxseg7ei16_v_u8mf4_tum
#define vluxseg8ei16_v_u8mf4_tuma __riscv_vluxseg8ei16_v_u8mf4_tum
#define vluxseg2ei16_v_u8mf2_tuma __riscv_vluxseg2ei16_v_u8mf2_tum
#define vluxseg3ei16_v_u8mf2_tuma __riscv_vluxseg3ei16_v_u8mf2_tum
#define vluxseg4ei16_v_u8mf2_tuma __riscv_vluxseg4ei16_v_u8mf2_tum
#define vluxseg5ei16_v_u8mf2_tuma __riscv_vluxseg5ei16_v_u8mf2_tum
#define vluxseg6ei16_v_u8mf2_tuma __riscv_vluxseg6ei16_v_u8mf2_tum
#define vluxseg7ei16_v_u8mf2_tuma __riscv_vluxseg7ei16_v_u8mf2_tum
#define vluxseg8ei16_v_u8mf2_tuma __riscv_vluxseg8ei16_v_u8mf2_tum
#define vluxseg2ei16_v_u8m1_tuma __riscv_vluxseg2ei16_v_u8m1_tum
#define vluxseg3ei16_v_u8m1_tuma __riscv_vluxseg3ei16_v_u8m1_tum
#define vluxseg4ei16_v_u8m1_tuma __riscv_vluxseg4ei16_v_u8m1_tum
#define vluxseg5ei16_v_u8m1_tuma __riscv_vluxseg5ei16_v_u8m1_tum
#define vluxseg6ei16_v_u8m1_tuma __riscv_vluxseg6ei16_v_u8m1_tum
#define vluxseg7ei16_v_u8m1_tuma __riscv_vluxseg7ei16_v_u8m1_tum
#define vluxseg8ei16_v_u8m1_tuma __riscv_vluxseg8ei16_v_u8m1_tum
#define vluxseg2ei16_v_u8m2_tuma __riscv_vluxseg2ei16_v_u8m2_tum
#define vluxseg3ei16_v_u8m2_tuma __riscv_vluxseg3ei16_v_u8m2_tum
#define vluxseg4ei16_v_u8m2_tuma __riscv_vluxseg4ei16_v_u8m2_tum
#define vluxseg2ei16_v_u8m4_tuma __riscv_vluxseg2ei16_v_u8m4_tum
#define vluxseg2ei32_v_u8mf8_tuma __riscv_vluxseg2ei32_v_u8mf8_tum
#define vluxseg3ei32_v_u8mf8_tuma __riscv_vluxseg3ei32_v_u8mf8_tum
#define vluxseg4ei32_v_u8mf8_tuma __riscv_vluxseg4ei32_v_u8mf8_tum
#define vluxseg5ei32_v_u8mf8_tuma __riscv_vluxseg5ei32_v_u8mf8_tum
#define vluxseg6ei32_v_u8mf8_tuma __riscv_vluxseg6ei32_v_u8mf8_tum
#define vluxseg7ei32_v_u8mf8_tuma __riscv_vluxseg7ei32_v_u8mf8_tum
#define vluxseg8ei32_v_u8mf8_tuma __riscv_vluxseg8ei32_v_u8mf8_tum
#define vluxseg2ei32_v_u8mf4_tuma __riscv_vluxseg2ei32_v_u8mf4_tum
#define vluxseg3ei32_v_u8mf4_tuma __riscv_vluxseg3ei32_v_u8mf4_tum
#define vluxseg4ei32_v_u8mf4_tuma __riscv_vluxseg4ei32_v_u8mf4_tum
#define vluxseg5ei32_v_u8mf4_tuma __riscv_vluxseg5ei32_v_u8mf4_tum
#define vluxseg6ei32_v_u8mf4_tuma __riscv_vluxseg6ei32_v_u8mf4_tum
#define vluxseg7ei32_v_u8mf4_tuma __riscv_vluxseg7ei32_v_u8mf4_tum
#define vluxseg8ei32_v_u8mf4_tuma __riscv_vluxseg8ei32_v_u8mf4_tum
#define vluxseg2ei32_v_u8mf2_tuma __riscv_vluxseg2ei32_v_u8mf2_tum
#define vluxseg3ei32_v_u8mf2_tuma __riscv_vluxseg3ei32_v_u8mf2_tum
#define vluxseg4ei32_v_u8mf2_tuma __riscv_vluxseg4ei32_v_u8mf2_tum
#define vluxseg5ei32_v_u8mf2_tuma __riscv_vluxseg5ei32_v_u8mf2_tum
#define vluxseg6ei32_v_u8mf2_tuma __riscv_vluxseg6ei32_v_u8mf2_tum
#define vluxseg7ei32_v_u8mf2_tuma __riscv_vluxseg7ei32_v_u8mf2_tum
#define vluxseg8ei32_v_u8mf2_tuma __riscv_vluxseg8ei32_v_u8mf2_tum
#define vluxseg2ei32_v_u8m1_tuma __riscv_vluxseg2ei32_v_u8m1_tum
#define vluxseg3ei32_v_u8m1_tuma __riscv_vluxseg3ei32_v_u8m1_tum
#define vluxseg4ei32_v_u8m1_tuma __riscv_vluxseg4ei32_v_u8m1_tum
#define vluxseg5ei32_v_u8m1_tuma __riscv_vluxseg5ei32_v_u8m1_tum
#define vluxseg6ei32_v_u8m1_tuma __riscv_vluxseg6ei32_v_u8m1_tum
#define vluxseg7ei32_v_u8m1_tuma __riscv_vluxseg7ei32_v_u8m1_tum
#define vluxseg8ei32_v_u8m1_tuma __riscv_vluxseg8ei32_v_u8m1_tum
#define vluxseg2ei32_v_u8m2_tuma __riscv_vluxseg2ei32_v_u8m2_tum
#define vluxseg3ei32_v_u8m2_tuma __riscv_vluxseg3ei32_v_u8m2_tum
#define vluxseg4ei32_v_u8m2_tuma __riscv_vluxseg4ei32_v_u8m2_tum
#define vluxseg2ei64_v_u8mf8_tuma __riscv_vluxseg2ei64_v_u8mf8_tum
#define vluxseg3ei64_v_u8mf8_tuma __riscv_vluxseg3ei64_v_u8mf8_tum
#define vluxseg4ei64_v_u8mf8_tuma __riscv_vluxseg4ei64_v_u8mf8_tum
#define vluxseg5ei64_v_u8mf8_tuma __riscv_vluxseg5ei64_v_u8mf8_tum
#define vluxseg6ei64_v_u8mf8_tuma __riscv_vluxseg6ei64_v_u8mf8_tum
#define vluxseg7ei64_v_u8mf8_tuma __riscv_vluxseg7ei64_v_u8mf8_tum
#define vluxseg8ei64_v_u8mf8_tuma __riscv_vluxseg8ei64_v_u8mf8_tum
#define vluxseg2ei64_v_u8mf4_tuma __riscv_vluxseg2ei64_v_u8mf4_tum
#define vluxseg3ei64_v_u8mf4_tuma __riscv_vluxseg3ei64_v_u8mf4_tum
#define vluxseg4ei64_v_u8mf4_tuma __riscv_vluxseg4ei64_v_u8mf4_tum
#define vluxseg5ei64_v_u8mf4_tuma __riscv_vluxseg5ei64_v_u8mf4_tum
#define vluxseg6ei64_v_u8mf4_tuma __riscv_vluxseg6ei64_v_u8mf4_tum
#define vluxseg7ei64_v_u8mf4_tuma __riscv_vluxseg7ei64_v_u8mf4_tum
#define vluxseg8ei64_v_u8mf4_tuma __riscv_vluxseg8ei64_v_u8mf4_tum
#define vluxseg2ei64_v_u8mf2_tuma __riscv_vluxseg2ei64_v_u8mf2_tum
#define vluxseg3ei64_v_u8mf2_tuma __riscv_vluxseg3ei64_v_u8mf2_tum
#define vluxseg4ei64_v_u8mf2_tuma __riscv_vluxseg4ei64_v_u8mf2_tum
#define vluxseg5ei64_v_u8mf2_tuma __riscv_vluxseg5ei64_v_u8mf2_tum
#define vluxseg6ei64_v_u8mf2_tuma __riscv_vluxseg6ei64_v_u8mf2_tum
#define vluxseg7ei64_v_u8mf2_tuma __riscv_vluxseg7ei64_v_u8mf2_tum
#define vluxseg8ei64_v_u8mf2_tuma __riscv_vluxseg8ei64_v_u8mf2_tum
#define vluxseg2ei64_v_u8m1_tuma __riscv_vluxseg2ei64_v_u8m1_tum
#define vluxseg3ei64_v_u8m1_tuma __riscv_vluxseg3ei64_v_u8m1_tum
#define vluxseg4ei64_v_u8m1_tuma __riscv_vluxseg4ei64_v_u8m1_tum
#define vluxseg5ei64_v_u8m1_tuma __riscv_vluxseg5ei64_v_u8m1_tum
#define vluxseg6ei64_v_u8m1_tuma __riscv_vluxseg6ei64_v_u8m1_tum
#define vluxseg7ei64_v_u8m1_tuma __riscv_vluxseg7ei64_v_u8m1_tum
#define vluxseg8ei64_v_u8m1_tuma __riscv_vluxseg8ei64_v_u8m1_tum
#define vluxseg2ei8_v_u16mf4_tuma __riscv_vluxseg2ei8_v_u16mf4_tum
#define vluxseg3ei8_v_u16mf4_tuma __riscv_vluxseg3ei8_v_u16mf4_tum
#define vluxseg4ei8_v_u16mf4_tuma __riscv_vluxseg4ei8_v_u16mf4_tum
#define vluxseg5ei8_v_u16mf4_tuma __riscv_vluxseg5ei8_v_u16mf4_tum
#define vluxseg6ei8_v_u16mf4_tuma __riscv_vluxseg6ei8_v_u16mf4_tum
#define vluxseg7ei8_v_u16mf4_tuma __riscv_vluxseg7ei8_v_u16mf4_tum
#define vluxseg8ei8_v_u16mf4_tuma __riscv_vluxseg8ei8_v_u16mf4_tum
#define vluxseg2ei8_v_u16mf2_tuma __riscv_vluxseg2ei8_v_u16mf2_tum
#define vluxseg3ei8_v_u16mf2_tuma __riscv_vluxseg3ei8_v_u16mf2_tum
#define vluxseg4ei8_v_u16mf2_tuma __riscv_vluxseg4ei8_v_u16mf2_tum
#define vluxseg5ei8_v_u16mf2_tuma __riscv_vluxseg5ei8_v_u16mf2_tum
#define vluxseg6ei8_v_u16mf2_tuma __riscv_vluxseg6ei8_v_u16mf2_tum
#define vluxseg7ei8_v_u16mf2_tuma __riscv_vluxseg7ei8_v_u16mf2_tum
#define vluxseg8ei8_v_u16mf2_tuma __riscv_vluxseg8ei8_v_u16mf2_tum
#define vluxseg2ei8_v_u16m1_tuma __riscv_vluxseg2ei8_v_u16m1_tum
#define vluxseg3ei8_v_u16m1_tuma __riscv_vluxseg3ei8_v_u16m1_tum
#define vluxseg4ei8_v_u16m1_tuma __riscv_vluxseg4ei8_v_u16m1_tum
#define vluxseg5ei8_v_u16m1_tuma __riscv_vluxseg5ei8_v_u16m1_tum
#define vluxseg6ei8_v_u16m1_tuma __riscv_vluxseg6ei8_v_u16m1_tum
#define vluxseg7ei8_v_u16m1_tuma __riscv_vluxseg7ei8_v_u16m1_tum
#define vluxseg8ei8_v_u16m1_tuma __riscv_vluxseg8ei8_v_u16m1_tum
#define vluxseg2ei8_v_u16m2_tuma __riscv_vluxseg2ei8_v_u16m2_tum
#define vluxseg3ei8_v_u16m2_tuma __riscv_vluxseg3ei8_v_u16m2_tum
#define vluxseg4ei8_v_u16m2_tuma __riscv_vluxseg4ei8_v_u16m2_tum
#define vluxseg2ei8_v_u16m4_tuma __riscv_vluxseg2ei8_v_u16m4_tum
#define vluxseg2ei16_v_u16mf4_tuma __riscv_vluxseg2ei16_v_u16mf4_tum
#define vluxseg3ei16_v_u16mf4_tuma __riscv_vluxseg3ei16_v_u16mf4_tum
#define vluxseg4ei16_v_u16mf4_tuma __riscv_vluxseg4ei16_v_u16mf4_tum
#define vluxseg5ei16_v_u16mf4_tuma __riscv_vluxseg5ei16_v_u16mf4_tum
#define vluxseg6ei16_v_u16mf4_tuma __riscv_vluxseg6ei16_v_u16mf4_tum
#define vluxseg7ei16_v_u16mf4_tuma __riscv_vluxseg7ei16_v_u16mf4_tum
#define vluxseg8ei16_v_u16mf4_tuma __riscv_vluxseg8ei16_v_u16mf4_tum
#define vluxseg2ei16_v_u16mf2_tuma __riscv_vluxseg2ei16_v_u16mf2_tum
#define vluxseg3ei16_v_u16mf2_tuma __riscv_vluxseg3ei16_v_u16mf2_tum
#define vluxseg4ei16_v_u16mf2_tuma __riscv_vluxseg4ei16_v_u16mf2_tum
#define vluxseg5ei16_v_u16mf2_tuma __riscv_vluxseg5ei16_v_u16mf2_tum
#define vluxseg6ei16_v_u16mf2_tuma __riscv_vluxseg6ei16_v_u16mf2_tum
#define vluxseg7ei16_v_u16mf2_tuma __riscv_vluxseg7ei16_v_u16mf2_tum
#define vluxseg8ei16_v_u16mf2_tuma __riscv_vluxseg8ei16_v_u16mf2_tum
#define vluxseg2ei16_v_u16m1_tuma __riscv_vluxseg2ei16_v_u16m1_tum
#define vluxseg3ei16_v_u16m1_tuma __riscv_vluxseg3ei16_v_u16m1_tum
#define vluxseg4ei16_v_u16m1_tuma __riscv_vluxseg4ei16_v_u16m1_tum
#define vluxseg5ei16_v_u16m1_tuma __riscv_vluxseg5ei16_v_u16m1_tum
#define vluxseg6ei16_v_u16m1_tuma __riscv_vluxseg6ei16_v_u16m1_tum
#define vluxseg7ei16_v_u16m1_tuma __riscv_vluxseg7ei16_v_u16m1_tum
#define vluxseg8ei16_v_u16m1_tuma __riscv_vluxseg8ei16_v_u16m1_tum
#define vluxseg2ei16_v_u16m2_tuma __riscv_vluxseg2ei16_v_u16m2_tum
#define vluxseg3ei16_v_u16m2_tuma __riscv_vluxseg3ei16_v_u16m2_tum
#define vluxseg4ei16_v_u16m2_tuma __riscv_vluxseg4ei16_v_u16m2_tum
#define vluxseg2ei16_v_u16m4_tuma __riscv_vluxseg2ei16_v_u16m4_tum
#define vluxseg2ei32_v_u16mf4_tuma __riscv_vluxseg2ei32_v_u16mf4_tum
#define vluxseg3ei32_v_u16mf4_tuma __riscv_vluxseg3ei32_v_u16mf4_tum
#define vluxseg4ei32_v_u16mf4_tuma __riscv_vluxseg4ei32_v_u16mf4_tum
#define vluxseg5ei32_v_u16mf4_tuma __riscv_vluxseg5ei32_v_u16mf4_tum
#define vluxseg6ei32_v_u16mf4_tuma __riscv_vluxseg6ei32_v_u16mf4_tum
#define vluxseg7ei32_v_u16mf4_tuma __riscv_vluxseg7ei32_v_u16mf4_tum
#define vluxseg8ei32_v_u16mf4_tuma __riscv_vluxseg8ei32_v_u16mf4_tum
#define vluxseg2ei32_v_u16mf2_tuma __riscv_vluxseg2ei32_v_u16mf2_tum
#define vluxseg3ei32_v_u16mf2_tuma __riscv_vluxseg3ei32_v_u16mf2_tum
#define vluxseg4ei32_v_u16mf2_tuma __riscv_vluxseg4ei32_v_u16mf2_tum
#define vluxseg5ei32_v_u16mf2_tuma __riscv_vluxseg5ei32_v_u16mf2_tum
#define vluxseg6ei32_v_u16mf2_tuma __riscv_vluxseg6ei32_v_u16mf2_tum
#define vluxseg7ei32_v_u16mf2_tuma __riscv_vluxseg7ei32_v_u16mf2_tum
#define vluxseg8ei32_v_u16mf2_tuma __riscv_vluxseg8ei32_v_u16mf2_tum
#define vluxseg2ei32_v_u16m1_tuma __riscv_vluxseg2ei32_v_u16m1_tum
#define vluxseg3ei32_v_u16m1_tuma __riscv_vluxseg3ei32_v_u16m1_tum
#define vluxseg4ei32_v_u16m1_tuma __riscv_vluxseg4ei32_v_u16m1_tum
#define vluxseg5ei32_v_u16m1_tuma __riscv_vluxseg5ei32_v_u16m1_tum
#define vluxseg6ei32_v_u16m1_tuma __riscv_vluxseg6ei32_v_u16m1_tum
#define vluxseg7ei32_v_u16m1_tuma __riscv_vluxseg7ei32_v_u16m1_tum
#define vluxseg8ei32_v_u16m1_tuma __riscv_vluxseg8ei32_v_u16m1_tum
#define vluxseg2ei32_v_u16m2_tuma __riscv_vluxseg2ei32_v_u16m2_tum
#define vluxseg3ei32_v_u16m2_tuma __riscv_vluxseg3ei32_v_u16m2_tum
#define vluxseg4ei32_v_u16m2_tuma __riscv_vluxseg4ei32_v_u16m2_tum
#define vluxseg2ei32_v_u16m4_tuma __riscv_vluxseg2ei32_v_u16m4_tum
#define vluxseg2ei64_v_u16mf4_tuma __riscv_vluxseg2ei64_v_u16mf4_tum
#define vluxseg3ei64_v_u16mf4_tuma __riscv_vluxseg3ei64_v_u16mf4_tum
#define vluxseg4ei64_v_u16mf4_tuma __riscv_vluxseg4ei64_v_u16mf4_tum
#define vluxseg5ei64_v_u16mf4_tuma __riscv_vluxseg5ei64_v_u16mf4_tum
#define vluxseg6ei64_v_u16mf4_tuma __riscv_vluxseg6ei64_v_u16mf4_tum
#define vluxseg7ei64_v_u16mf4_tuma __riscv_vluxseg7ei64_v_u16mf4_tum
#define vluxseg8ei64_v_u16mf4_tuma __riscv_vluxseg8ei64_v_u16mf4_tum
#define vluxseg2ei64_v_u16mf2_tuma __riscv_vluxseg2ei64_v_u16mf2_tum
#define vluxseg3ei64_v_u16mf2_tuma __riscv_vluxseg3ei64_v_u16mf2_tum
#define vluxseg4ei64_v_u16mf2_tuma __riscv_vluxseg4ei64_v_u16mf2_tum
#define vluxseg5ei64_v_u16mf2_tuma __riscv_vluxseg5ei64_v_u16mf2_tum
#define vluxseg6ei64_v_u16mf2_tuma __riscv_vluxseg6ei64_v_u16mf2_tum
#define vluxseg7ei64_v_u16mf2_tuma __riscv_vluxseg7ei64_v_u16mf2_tum
#define vluxseg8ei64_v_u16mf2_tuma __riscv_vluxseg8ei64_v_u16mf2_tum
#define vluxseg2ei64_v_u16m1_tuma __riscv_vluxseg2ei64_v_u16m1_tum
#define vluxseg3ei64_v_u16m1_tuma __riscv_vluxseg3ei64_v_u16m1_tum
#define vluxseg4ei64_v_u16m1_tuma __riscv_vluxseg4ei64_v_u16m1_tum
#define vluxseg5ei64_v_u16m1_tuma __riscv_vluxseg5ei64_v_u16m1_tum
#define vluxseg6ei64_v_u16m1_tuma __riscv_vluxseg6ei64_v_u16m1_tum
#define vluxseg7ei64_v_u16m1_tuma __riscv_vluxseg7ei64_v_u16m1_tum
#define vluxseg8ei64_v_u16m1_tuma __riscv_vluxseg8ei64_v_u16m1_tum
#define vluxseg2ei64_v_u16m2_tuma __riscv_vluxseg2ei64_v_u16m2_tum
#define vluxseg3ei64_v_u16m2_tuma __riscv_vluxseg3ei64_v_u16m2_tum
#define vluxseg4ei64_v_u16m2_tuma __riscv_vluxseg4ei64_v_u16m2_tum
#define vluxseg2ei8_v_u32mf2_tuma __riscv_vluxseg2ei8_v_u32mf2_tum
#define vluxseg3ei8_v_u32mf2_tuma __riscv_vluxseg3ei8_v_u32mf2_tum
#define vluxseg4ei8_v_u32mf2_tuma __riscv_vluxseg4ei8_v_u32mf2_tum
#define vluxseg5ei8_v_u32mf2_tuma __riscv_vluxseg5ei8_v_u32mf2_tum
#define vluxseg6ei8_v_u32mf2_tuma __riscv_vluxseg6ei8_v_u32mf2_tum
#define vluxseg7ei8_v_u32mf2_tuma __riscv_vluxseg7ei8_v_u32mf2_tum
#define vluxseg8ei8_v_u32mf2_tuma __riscv_vluxseg8ei8_v_u32mf2_tum
#define vluxseg2ei8_v_u32m1_tuma __riscv_vluxseg2ei8_v_u32m1_tum
#define vluxseg3ei8_v_u32m1_tuma __riscv_vluxseg3ei8_v_u32m1_tum
#define vluxseg4ei8_v_u32m1_tuma __riscv_vluxseg4ei8_v_u32m1_tum
#define vluxseg5ei8_v_u32m1_tuma __riscv_vluxseg5ei8_v_u32m1_tum
#define vluxseg6ei8_v_u32m1_tuma __riscv_vluxseg6ei8_v_u32m1_tum
#define vluxseg7ei8_v_u32m1_tuma __riscv_vluxseg7ei8_v_u32m1_tum
#define vluxseg8ei8_v_u32m1_tuma __riscv_vluxseg8ei8_v_u32m1_tum
#define vluxseg2ei8_v_u32m2_tuma __riscv_vluxseg2ei8_v_u32m2_tum
#define vluxseg3ei8_v_u32m2_tuma __riscv_vluxseg3ei8_v_u32m2_tum
#define vluxseg4ei8_v_u32m2_tuma __riscv_vluxseg4ei8_v_u32m2_tum
#define vluxseg2ei8_v_u32m4_tuma __riscv_vluxseg2ei8_v_u32m4_tum
#define vluxseg2ei16_v_u32mf2_tuma __riscv_vluxseg2ei16_v_u32mf2_tum
#define vluxseg3ei16_v_u32mf2_tuma __riscv_vluxseg3ei16_v_u32mf2_tum
#define vluxseg4ei16_v_u32mf2_tuma __riscv_vluxseg4ei16_v_u32mf2_tum
#define vluxseg5ei16_v_u32mf2_tuma __riscv_vluxseg5ei16_v_u32mf2_tum
#define vluxseg6ei16_v_u32mf2_tuma __riscv_vluxseg6ei16_v_u32mf2_tum
#define vluxseg7ei16_v_u32mf2_tuma __riscv_vluxseg7ei16_v_u32mf2_tum
#define vluxseg8ei16_v_u32mf2_tuma __riscv_vluxseg8ei16_v_u32mf2_tum
#define vluxseg2ei16_v_u32m1_tuma __riscv_vluxseg2ei16_v_u32m1_tum
#define vluxseg3ei16_v_u32m1_tuma __riscv_vluxseg3ei16_v_u32m1_tum
#define vluxseg4ei16_v_u32m1_tuma __riscv_vluxseg4ei16_v_u32m1_tum
#define vluxseg5ei16_v_u32m1_tuma __riscv_vluxseg5ei16_v_u32m1_tum
#define vluxseg6ei16_v_u32m1_tuma __riscv_vluxseg6ei16_v_u32m1_tum
#define vluxseg7ei16_v_u32m1_tuma __riscv_vluxseg7ei16_v_u32m1_tum
#define vluxseg8ei16_v_u32m1_tuma __riscv_vluxseg8ei16_v_u32m1_tum
#define vluxseg2ei16_v_u32m2_tuma __riscv_vluxseg2ei16_v_u32m2_tum
#define vluxseg3ei16_v_u32m2_tuma __riscv_vluxseg3ei16_v_u32m2_tum
#define vluxseg4ei16_v_u32m2_tuma __riscv_vluxseg4ei16_v_u32m2_tum
#define vluxseg2ei16_v_u32m4_tuma __riscv_vluxseg2ei16_v_u32m4_tum
#define vluxseg2ei32_v_u32mf2_tuma __riscv_vluxseg2ei32_v_u32mf2_tum
#define vluxseg3ei32_v_u32mf2_tuma __riscv_vluxseg3ei32_v_u32mf2_tum
#define vluxseg4ei32_v_u32mf2_tuma __riscv_vluxseg4ei32_v_u32mf2_tum
#define vluxseg5ei32_v_u32mf2_tuma __riscv_vluxseg5ei32_v_u32mf2_tum
#define vluxseg6ei32_v_u32mf2_tuma __riscv_vluxseg6ei32_v_u32mf2_tum
#define vluxseg7ei32_v_u32mf2_tuma __riscv_vluxseg7ei32_v_u32mf2_tum
#define vluxseg8ei32_v_u32mf2_tuma __riscv_vluxseg8ei32_v_u32mf2_tum
#define vluxseg2ei32_v_u32m1_tuma __riscv_vluxseg2ei32_v_u32m1_tum
#define vluxseg3ei32_v_u32m1_tuma __riscv_vluxseg3ei32_v_u32m1_tum
#define vluxseg4ei32_v_u32m1_tuma __riscv_vluxseg4ei32_v_u32m1_tum
#define vluxseg5ei32_v_u32m1_tuma __riscv_vluxseg5ei32_v_u32m1_tum
#define vluxseg6ei32_v_u32m1_tuma __riscv_vluxseg6ei32_v_u32m1_tum
#define vluxseg7ei32_v_u32m1_tuma __riscv_vluxseg7ei32_v_u32m1_tum
#define vluxseg8ei32_v_u32m1_tuma __riscv_vluxseg8ei32_v_u32m1_tum
#define vluxseg2ei32_v_u32m2_tuma __riscv_vluxseg2ei32_v_u32m2_tum
#define vluxseg3ei32_v_u32m2_tuma __riscv_vluxseg3ei32_v_u32m2_tum
#define vluxseg4ei32_v_u32m2_tuma __riscv_vluxseg4ei32_v_u32m2_tum
#define vluxseg2ei32_v_u32m4_tuma __riscv_vluxseg2ei32_v_u32m4_tum
#define vluxseg2ei64_v_u32mf2_tuma __riscv_vluxseg2ei64_v_u32mf2_tum
#define vluxseg3ei64_v_u32mf2_tuma __riscv_vluxseg3ei64_v_u32mf2_tum
#define vluxseg4ei64_v_u32mf2_tuma __riscv_vluxseg4ei64_v_u32mf2_tum
#define vluxseg5ei64_v_u32mf2_tuma __riscv_vluxseg5ei64_v_u32mf2_tum
#define vluxseg6ei64_v_u32mf2_tuma __riscv_vluxseg6ei64_v_u32mf2_tum
#define vluxseg7ei64_v_u32mf2_tuma __riscv_vluxseg7ei64_v_u32mf2_tum
#define vluxseg8ei64_v_u32mf2_tuma __riscv_vluxseg8ei64_v_u32mf2_tum
#define vluxseg2ei64_v_u32m1_tuma __riscv_vluxseg2ei64_v_u32m1_tum
#define vluxseg3ei64_v_u32m1_tuma __riscv_vluxseg3ei64_v_u32m1_tum
#define vluxseg4ei64_v_u32m1_tuma __riscv_vluxseg4ei64_v_u32m1_tum
#define vluxseg5ei64_v_u32m1_tuma __riscv_vluxseg5ei64_v_u32m1_tum
#define vluxseg6ei64_v_u32m1_tuma __riscv_vluxseg6ei64_v_u32m1_tum
#define vluxseg7ei64_v_u32m1_tuma __riscv_vluxseg7ei64_v_u32m1_tum
#define vluxseg8ei64_v_u32m1_tuma __riscv_vluxseg8ei64_v_u32m1_tum
#define vluxseg2ei64_v_u32m2_tuma __riscv_vluxseg2ei64_v_u32m2_tum
#define vluxseg3ei64_v_u32m2_tuma __riscv_vluxseg3ei64_v_u32m2_tum
#define vluxseg4ei64_v_u32m2_tuma __riscv_vluxseg4ei64_v_u32m2_tum
#define vluxseg2ei64_v_u32m4_tuma __riscv_vluxseg2ei64_v_u32m4_tum
#define vluxseg2ei8_v_u64m1_tuma __riscv_vluxseg2ei8_v_u64m1_tum
#define vluxseg3ei8_v_u64m1_tuma __riscv_vluxseg3ei8_v_u64m1_tum
#define vluxseg4ei8_v_u64m1_tuma __riscv_vluxseg4ei8_v_u64m1_tum
#define vluxseg5ei8_v_u64m1_tuma __riscv_vluxseg5ei8_v_u64m1_tum
#define vluxseg6ei8_v_u64m1_tuma __riscv_vluxseg6ei8_v_u64m1_tum
#define vluxseg7ei8_v_u64m1_tuma __riscv_vluxseg7ei8_v_u64m1_tum
#define vluxseg8ei8_v_u64m1_tuma __riscv_vluxseg8ei8_v_u64m1_tum
#define vluxseg2ei8_v_u64m2_tuma __riscv_vluxseg2ei8_v_u64m2_tum
#define vluxseg3ei8_v_u64m2_tuma __riscv_vluxseg3ei8_v_u64m2_tum
#define vluxseg4ei8_v_u64m2_tuma __riscv_vluxseg4ei8_v_u64m2_tum
#define vluxseg2ei8_v_u64m4_tuma __riscv_vluxseg2ei8_v_u64m4_tum
#define vluxseg2ei16_v_u64m1_tuma __riscv_vluxseg2ei16_v_u64m1_tum
#define vluxseg3ei16_v_u64m1_tuma __riscv_vluxseg3ei16_v_u64m1_tum
#define vluxseg4ei16_v_u64m1_tuma __riscv_vluxseg4ei16_v_u64m1_tum
#define vluxseg5ei16_v_u64m1_tuma __riscv_vluxseg5ei16_v_u64m1_tum
#define vluxseg6ei16_v_u64m1_tuma __riscv_vluxseg6ei16_v_u64m1_tum
#define vluxseg7ei16_v_u64m1_tuma __riscv_vluxseg7ei16_v_u64m1_tum
#define vluxseg8ei16_v_u64m1_tuma __riscv_vluxseg8ei16_v_u64m1_tum
#define vluxseg2ei16_v_u64m2_tuma __riscv_vluxseg2ei16_v_u64m2_tum
#define vluxseg3ei16_v_u64m2_tuma __riscv_vluxseg3ei16_v_u64m2_tum
#define vluxseg4ei16_v_u64m2_tuma __riscv_vluxseg4ei16_v_u64m2_tum
#define vluxseg2ei16_v_u64m4_tuma __riscv_vluxseg2ei16_v_u64m4_tum
#define vluxseg2ei32_v_u64m1_tuma __riscv_vluxseg2ei32_v_u64m1_tum
#define vluxseg3ei32_v_u64m1_tuma __riscv_vluxseg3ei32_v_u64m1_tum
#define vluxseg4ei32_v_u64m1_tuma __riscv_vluxseg4ei32_v_u64m1_tum
#define vluxseg5ei32_v_u64m1_tuma __riscv_vluxseg5ei32_v_u64m1_tum
#define vluxseg6ei32_v_u64m1_tuma __riscv_vluxseg6ei32_v_u64m1_tum
#define vluxseg7ei32_v_u64m1_tuma __riscv_vluxseg7ei32_v_u64m1_tum
#define vluxseg8ei32_v_u64m1_tuma __riscv_vluxseg8ei32_v_u64m1_tum
#define vluxseg2ei32_v_u64m2_tuma __riscv_vluxseg2ei32_v_u64m2_tum
#define vluxseg3ei32_v_u64m2_tuma __riscv_vluxseg3ei32_v_u64m2_tum
#define vluxseg4ei32_v_u64m2_tuma __riscv_vluxseg4ei32_v_u64m2_tum
#define vluxseg2ei32_v_u64m4_tuma __riscv_vluxseg2ei32_v_u64m4_tum
#define vluxseg2ei64_v_u64m1_tuma __riscv_vluxseg2ei64_v_u64m1_tum
#define vluxseg3ei64_v_u64m1_tuma __riscv_vluxseg3ei64_v_u64m1_tum
#define vluxseg4ei64_v_u64m1_tuma __riscv_vluxseg4ei64_v_u64m1_tum
#define vluxseg5ei64_v_u64m1_tuma __riscv_vluxseg5ei64_v_u64m1_tum
#define vluxseg6ei64_v_u64m1_tuma __riscv_vluxseg6ei64_v_u64m1_tum
#define vluxseg7ei64_v_u64m1_tuma __riscv_vluxseg7ei64_v_u64m1_tum
#define vluxseg8ei64_v_u64m1_tuma __riscv_vluxseg8ei64_v_u64m1_tum
#define vluxseg2ei64_v_u64m2_tuma __riscv_vluxseg2ei64_v_u64m2_tum
#define vluxseg3ei64_v_u64m2_tuma __riscv_vluxseg3ei64_v_u64m2_tum
#define vluxseg4ei64_v_u64m2_tuma __riscv_vluxseg4ei64_v_u64m2_tum
#define vluxseg2ei64_v_u64m4_tuma __riscv_vluxseg2ei64_v_u64m4_tum
// masked functions
#define vloxseg2ei8_v_f16mf4_tumu __riscv_vloxseg2ei8_v_f16mf4_tumu
#define vloxseg3ei8_v_f16mf4_tumu __riscv_vloxseg3ei8_v_f16mf4_tumu
#define vloxseg4ei8_v_f16mf4_tumu __riscv_vloxseg4ei8_v_f16mf4_tumu
#define vloxseg5ei8_v_f16mf4_tumu __riscv_vloxseg5ei8_v_f16mf4_tumu
#define vloxseg6ei8_v_f16mf4_tumu __riscv_vloxseg6ei8_v_f16mf4_tumu
#define vloxseg7ei8_v_f16mf4_tumu __riscv_vloxseg7ei8_v_f16mf4_tumu
#define vloxseg8ei8_v_f16mf4_tumu __riscv_vloxseg8ei8_v_f16mf4_tumu
#define vloxseg2ei8_v_f16mf2_tumu __riscv_vloxseg2ei8_v_f16mf2_tumu
#define vloxseg3ei8_v_f16mf2_tumu __riscv_vloxseg3ei8_v_f16mf2_tumu
#define vloxseg4ei8_v_f16mf2_tumu __riscv_vloxseg4ei8_v_f16mf2_tumu
#define vloxseg5ei8_v_f16mf2_tumu __riscv_vloxseg5ei8_v_f16mf2_tumu
#define vloxseg6ei8_v_f16mf2_tumu __riscv_vloxseg6ei8_v_f16mf2_tumu
#define vloxseg7ei8_v_f16mf2_tumu __riscv_vloxseg7ei8_v_f16mf2_tumu
#define vloxseg8ei8_v_f16mf2_tumu __riscv_vloxseg8ei8_v_f16mf2_tumu
#define vloxseg2ei8_v_f16m1_tumu __riscv_vloxseg2ei8_v_f16m1_tumu
#define vloxseg3ei8_v_f16m1_tumu __riscv_vloxseg3ei8_v_f16m1_tumu
#define vloxseg4ei8_v_f16m1_tumu __riscv_vloxseg4ei8_v_f16m1_tumu
#define vloxseg5ei8_v_f16m1_tumu __riscv_vloxseg5ei8_v_f16m1_tumu
#define vloxseg6ei8_v_f16m1_tumu __riscv_vloxseg6ei8_v_f16m1_tumu
#define vloxseg7ei8_v_f16m1_tumu __riscv_vloxseg7ei8_v_f16m1_tumu
#define vloxseg8ei8_v_f16m1_tumu __riscv_vloxseg8ei8_v_f16m1_tumu
#define vloxseg2ei8_v_f16m2_tumu __riscv_vloxseg2ei8_v_f16m2_tumu
#define vloxseg3ei8_v_f16m2_tumu __riscv_vloxseg3ei8_v_f16m2_tumu
#define vloxseg4ei8_v_f16m2_tumu __riscv_vloxseg4ei8_v_f16m2_tumu
#define vloxseg2ei8_v_f16m4_tumu __riscv_vloxseg2ei8_v_f16m4_tumu
#define vloxseg2ei16_v_f16mf4_tumu __riscv_vloxseg2ei16_v_f16mf4_tumu
#define vloxseg3ei16_v_f16mf4_tumu __riscv_vloxseg3ei16_v_f16mf4_tumu
#define vloxseg4ei16_v_f16mf4_tumu __riscv_vloxseg4ei16_v_f16mf4_tumu
#define vloxseg5ei16_v_f16mf4_tumu __riscv_vloxseg5ei16_v_f16mf4_tumu
#define vloxseg6ei16_v_f16mf4_tumu __riscv_vloxseg6ei16_v_f16mf4_tumu
#define vloxseg7ei16_v_f16mf4_tumu __riscv_vloxseg7ei16_v_f16mf4_tumu
#define vloxseg8ei16_v_f16mf4_tumu __riscv_vloxseg8ei16_v_f16mf4_tumu
#define vloxseg2ei16_v_f16mf2_tumu __riscv_vloxseg2ei16_v_f16mf2_tumu
#define vloxseg3ei16_v_f16mf2_tumu __riscv_vloxseg3ei16_v_f16mf2_tumu
#define vloxseg4ei16_v_f16mf2_tumu __riscv_vloxseg4ei16_v_f16mf2_tumu
#define vloxseg5ei16_v_f16mf2_tumu __riscv_vloxseg5ei16_v_f16mf2_tumu
#define vloxseg6ei16_v_f16mf2_tumu __riscv_vloxseg6ei16_v_f16mf2_tumu
#define vloxseg7ei16_v_f16mf2_tumu __riscv_vloxseg7ei16_v_f16mf2_tumu
#define vloxseg8ei16_v_f16mf2_tumu __riscv_vloxseg8ei16_v_f16mf2_tumu
#define vloxseg2ei16_v_f16m1_tumu __riscv_vloxseg2ei16_v_f16m1_tumu
#define vloxseg3ei16_v_f16m1_tumu __riscv_vloxseg3ei16_v_f16m1_tumu
#define vloxseg4ei16_v_f16m1_tumu __riscv_vloxseg4ei16_v_f16m1_tumu
#define vloxseg5ei16_v_f16m1_tumu __riscv_vloxseg5ei16_v_f16m1_tumu
#define vloxseg6ei16_v_f16m1_tumu __riscv_vloxseg6ei16_v_f16m1_tumu
#define vloxseg7ei16_v_f16m1_tumu __riscv_vloxseg7ei16_v_f16m1_tumu
#define vloxseg8ei16_v_f16m1_tumu __riscv_vloxseg8ei16_v_f16m1_tumu
#define vloxseg2ei16_v_f16m2_tumu __riscv_vloxseg2ei16_v_f16m2_tumu
#define vloxseg3ei16_v_f16m2_tumu __riscv_vloxseg3ei16_v_f16m2_tumu
#define vloxseg4ei16_v_f16m2_tumu __riscv_vloxseg4ei16_v_f16m2_tumu
#define vloxseg2ei16_v_f16m4_tumu __riscv_vloxseg2ei16_v_f16m4_tumu
#define vloxseg2ei32_v_f16mf4_tumu __riscv_vloxseg2ei32_v_f16mf4_tumu
#define vloxseg3ei32_v_f16mf4_tumu __riscv_vloxseg3ei32_v_f16mf4_tumu
#define vloxseg4ei32_v_f16mf4_tumu __riscv_vloxseg4ei32_v_f16mf4_tumu
#define vloxseg5ei32_v_f16mf4_tumu __riscv_vloxseg5ei32_v_f16mf4_tumu
#define vloxseg6ei32_v_f16mf4_tumu __riscv_vloxseg6ei32_v_f16mf4_tumu
#define vloxseg7ei32_v_f16mf4_tumu __riscv_vloxseg7ei32_v_f16mf4_tumu
#define vloxseg8ei32_v_f16mf4_tumu __riscv_vloxseg8ei32_v_f16mf4_tumu
#define vloxseg2ei32_v_f16mf2_tumu __riscv_vloxseg2ei32_v_f16mf2_tumu
#define vloxseg3ei32_v_f16mf2_tumu __riscv_vloxseg3ei32_v_f16mf2_tumu
#define vloxseg4ei32_v_f16mf2_tumu __riscv_vloxseg4ei32_v_f16mf2_tumu
#define vloxseg5ei32_v_f16mf2_tumu __riscv_vloxseg5ei32_v_f16mf2_tumu
#define vloxseg6ei32_v_f16mf2_tumu __riscv_vloxseg6ei32_v_f16mf2_tumu
#define vloxseg7ei32_v_f16mf2_tumu __riscv_vloxseg7ei32_v_f16mf2_tumu
#define vloxseg8ei32_v_f16mf2_tumu __riscv_vloxseg8ei32_v_f16mf2_tumu
#define vloxseg2ei32_v_f16m1_tumu __riscv_vloxseg2ei32_v_f16m1_tumu
#define vloxseg3ei32_v_f16m1_tumu __riscv_vloxseg3ei32_v_f16m1_tumu
#define vloxseg4ei32_v_f16m1_tumu __riscv_vloxseg4ei32_v_f16m1_tumu
#define vloxseg5ei32_v_f16m1_tumu __riscv_vloxseg5ei32_v_f16m1_tumu
#define vloxseg6ei32_v_f16m1_tumu __riscv_vloxseg6ei32_v_f16m1_tumu
#define vloxseg7ei32_v_f16m1_tumu __riscv_vloxseg7ei32_v_f16m1_tumu
#define vloxseg8ei32_v_f16m1_tumu __riscv_vloxseg8ei32_v_f16m1_tumu
#define vloxseg2ei32_v_f16m2_tumu __riscv_vloxseg2ei32_v_f16m2_tumu
#define vloxseg3ei32_v_f16m2_tumu __riscv_vloxseg3ei32_v_f16m2_tumu
#define vloxseg4ei32_v_f16m2_tumu __riscv_vloxseg4ei32_v_f16m2_tumu
#define vloxseg2ei32_v_f16m4_tumu __riscv_vloxseg2ei32_v_f16m4_tumu
#define vloxseg2ei64_v_f16mf4_tumu __riscv_vloxseg2ei64_v_f16mf4_tumu
#define vloxseg3ei64_v_f16mf4_tumu __riscv_vloxseg3ei64_v_f16mf4_tumu
#define vloxseg4ei64_v_f16mf4_tumu __riscv_vloxseg4ei64_v_f16mf4_tumu
#define vloxseg5ei64_v_f16mf4_tumu __riscv_vloxseg5ei64_v_f16mf4_tumu
#define vloxseg6ei64_v_f16mf4_tumu __riscv_vloxseg6ei64_v_f16mf4_tumu
#define vloxseg7ei64_v_f16mf4_tumu __riscv_vloxseg7ei64_v_f16mf4_tumu
#define vloxseg8ei64_v_f16mf4_tumu __riscv_vloxseg8ei64_v_f16mf4_tumu
#define vloxseg2ei64_v_f16mf2_tumu __riscv_vloxseg2ei64_v_f16mf2_tumu
#define vloxseg3ei64_v_f16mf2_tumu __riscv_vloxseg3ei64_v_f16mf2_tumu
#define vloxseg4ei64_v_f16mf2_tumu __riscv_vloxseg4ei64_v_f16mf2_tumu
#define vloxseg5ei64_v_f16mf2_tumu __riscv_vloxseg5ei64_v_f16mf2_tumu
#define vloxseg6ei64_v_f16mf2_tumu __riscv_vloxseg6ei64_v_f16mf2_tumu
#define vloxseg7ei64_v_f16mf2_tumu __riscv_vloxseg7ei64_v_f16mf2_tumu
#define vloxseg8ei64_v_f16mf2_tumu __riscv_vloxseg8ei64_v_f16mf2_tumu
#define vloxseg2ei64_v_f16m1_tumu __riscv_vloxseg2ei64_v_f16m1_tumu
#define vloxseg3ei64_v_f16m1_tumu __riscv_vloxseg3ei64_v_f16m1_tumu
#define vloxseg4ei64_v_f16m1_tumu __riscv_vloxseg4ei64_v_f16m1_tumu
#define vloxseg5ei64_v_f16m1_tumu __riscv_vloxseg5ei64_v_f16m1_tumu
#define vloxseg6ei64_v_f16m1_tumu __riscv_vloxseg6ei64_v_f16m1_tumu
#define vloxseg7ei64_v_f16m1_tumu __riscv_vloxseg7ei64_v_f16m1_tumu
#define vloxseg8ei64_v_f16m1_tumu __riscv_vloxseg8ei64_v_f16m1_tumu
#define vloxseg2ei64_v_f16m2_tumu __riscv_vloxseg2ei64_v_f16m2_tumu
#define vloxseg3ei64_v_f16m2_tumu __riscv_vloxseg3ei64_v_f16m2_tumu
#define vloxseg4ei64_v_f16m2_tumu __riscv_vloxseg4ei64_v_f16m2_tumu
#define vloxseg2ei8_v_f32mf2_tumu __riscv_vloxseg2ei8_v_f32mf2_tumu
#define vloxseg3ei8_v_f32mf2_tumu __riscv_vloxseg3ei8_v_f32mf2_tumu
#define vloxseg4ei8_v_f32mf2_tumu __riscv_vloxseg4ei8_v_f32mf2_tumu
#define vloxseg5ei8_v_f32mf2_tumu __riscv_vloxseg5ei8_v_f32mf2_tumu
#define vloxseg6ei8_v_f32mf2_tumu __riscv_vloxseg6ei8_v_f32mf2_tumu
#define vloxseg7ei8_v_f32mf2_tumu __riscv_vloxseg7ei8_v_f32mf2_tumu
#define vloxseg8ei8_v_f32mf2_tumu __riscv_vloxseg8ei8_v_f32mf2_tumu
#define vloxseg2ei8_v_f32m1_tumu __riscv_vloxseg2ei8_v_f32m1_tumu
#define vloxseg3ei8_v_f32m1_tumu __riscv_vloxseg3ei8_v_f32m1_tumu
#define vloxseg4ei8_v_f32m1_tumu __riscv_vloxseg4ei8_v_f32m1_tumu
#define vloxseg5ei8_v_f32m1_tumu __riscv_vloxseg5ei8_v_f32m1_tumu
#define vloxseg6ei8_v_f32m1_tumu __riscv_vloxseg6ei8_v_f32m1_tumu
#define vloxseg7ei8_v_f32m1_tumu __riscv_vloxseg7ei8_v_f32m1_tumu
#define vloxseg8ei8_v_f32m1_tumu __riscv_vloxseg8ei8_v_f32m1_tumu
#define vloxseg2ei8_v_f32m2_tumu __riscv_vloxseg2ei8_v_f32m2_tumu
#define vloxseg3ei8_v_f32m2_tumu __riscv_vloxseg3ei8_v_f32m2_tumu
#define vloxseg4ei8_v_f32m2_tumu __riscv_vloxseg4ei8_v_f32m2_tumu
#define vloxseg2ei8_v_f32m4_tumu __riscv_vloxseg2ei8_v_f32m4_tumu
#define vloxseg2ei16_v_f32mf2_tumu __riscv_vloxseg2ei16_v_f32mf2_tumu
#define vloxseg3ei16_v_f32mf2_tumu __riscv_vloxseg3ei16_v_f32mf2_tumu
#define vloxseg4ei16_v_f32mf2_tumu __riscv_vloxseg4ei16_v_f32mf2_tumu
#define vloxseg5ei16_v_f32mf2_tumu __riscv_vloxseg5ei16_v_f32mf2_tumu
#define vloxseg6ei16_v_f32mf2_tumu __riscv_vloxseg6ei16_v_f32mf2_tumu
#define vloxseg7ei16_v_f32mf2_tumu __riscv_vloxseg7ei16_v_f32mf2_tumu
#define vloxseg8ei16_v_f32mf2_tumu __riscv_vloxseg8ei16_v_f32mf2_tumu
#define vloxseg2ei16_v_f32m1_tumu __riscv_vloxseg2ei16_v_f32m1_tumu
#define vloxseg3ei16_v_f32m1_tumu __riscv_vloxseg3ei16_v_f32m1_tumu
#define vloxseg4ei16_v_f32m1_tumu __riscv_vloxseg4ei16_v_f32m1_tumu
#define vloxseg5ei16_v_f32m1_tumu __riscv_vloxseg5ei16_v_f32m1_tumu
#define vloxseg6ei16_v_f32m1_tumu __riscv_vloxseg6ei16_v_f32m1_tumu
#define vloxseg7ei16_v_f32m1_tumu __riscv_vloxseg7ei16_v_f32m1_tumu
#define vloxseg8ei16_v_f32m1_tumu __riscv_vloxseg8ei16_v_f32m1_tumu
#define vloxseg2ei16_v_f32m2_tumu __riscv_vloxseg2ei16_v_f32m2_tumu
#define vloxseg3ei16_v_f32m2_tumu __riscv_vloxseg3ei16_v_f32m2_tumu
#define vloxseg4ei16_v_f32m2_tumu __riscv_vloxseg4ei16_v_f32m2_tumu
#define vloxseg2ei16_v_f32m4_tumu __riscv_vloxseg2ei16_v_f32m4_tumu
#define vloxseg2ei32_v_f32mf2_tumu __riscv_vloxseg2ei32_v_f32mf2_tumu
#define vloxseg3ei32_v_f32mf2_tumu __riscv_vloxseg3ei32_v_f32mf2_tumu
#define vloxseg4ei32_v_f32mf2_tumu __riscv_vloxseg4ei32_v_f32mf2_tumu
#define vloxseg5ei32_v_f32mf2_tumu __riscv_vloxseg5ei32_v_f32mf2_tumu
#define vloxseg6ei32_v_f32mf2_tumu __riscv_vloxseg6ei32_v_f32mf2_tumu
#define vloxseg7ei32_v_f32mf2_tumu __riscv_vloxseg7ei32_v_f32mf2_tumu
#define vloxseg8ei32_v_f32mf2_tumu __riscv_vloxseg8ei32_v_f32mf2_tumu
#define vloxseg2ei32_v_f32m1_tumu __riscv_vloxseg2ei32_v_f32m1_tumu
#define vloxseg3ei32_v_f32m1_tumu __riscv_vloxseg3ei32_v_f32m1_tumu
#define vloxseg4ei32_v_f32m1_tumu __riscv_vloxseg4ei32_v_f32m1_tumu
#define vloxseg5ei32_v_f32m1_tumu __riscv_vloxseg5ei32_v_f32m1_tumu
#define vloxseg6ei32_v_f32m1_tumu __riscv_vloxseg6ei32_v_f32m1_tumu
#define vloxseg7ei32_v_f32m1_tumu __riscv_vloxseg7ei32_v_f32m1_tumu
#define vloxseg8ei32_v_f32m1_tumu __riscv_vloxseg8ei32_v_f32m1_tumu
#define vloxseg2ei32_v_f32m2_tumu __riscv_vloxseg2ei32_v_f32m2_tumu
#define vloxseg3ei32_v_f32m2_tumu __riscv_vloxseg3ei32_v_f32m2_tumu
#define vloxseg4ei32_v_f32m2_tumu __riscv_vloxseg4ei32_v_f32m2_tumu
#define vloxseg2ei32_v_f32m4_tumu __riscv_vloxseg2ei32_v_f32m4_tumu
#define vloxseg2ei64_v_f32mf2_tumu __riscv_vloxseg2ei64_v_f32mf2_tumu
#define vloxseg3ei64_v_f32mf2_tumu __riscv_vloxseg3ei64_v_f32mf2_tumu
#define vloxseg4ei64_v_f32mf2_tumu __riscv_vloxseg4ei64_v_f32mf2_tumu
#define vloxseg5ei64_v_f32mf2_tumu __riscv_vloxseg5ei64_v_f32mf2_tumu
#define vloxseg6ei64_v_f32mf2_tumu __riscv_vloxseg6ei64_v_f32mf2_tumu
#define vloxseg7ei64_v_f32mf2_tumu __riscv_vloxseg7ei64_v_f32mf2_tumu
#define vloxseg8ei64_v_f32mf2_tumu __riscv_vloxseg8ei64_v_f32mf2_tumu
#define vloxseg2ei64_v_f32m1_tumu __riscv_vloxseg2ei64_v_f32m1_tumu
#define vloxseg3ei64_v_f32m1_tumu __riscv_vloxseg3ei64_v_f32m1_tumu
#define vloxseg4ei64_v_f32m1_tumu __riscv_vloxseg4ei64_v_f32m1_tumu
#define vloxseg5ei64_v_f32m1_tumu __riscv_vloxseg5ei64_v_f32m1_tumu
#define vloxseg6ei64_v_f32m1_tumu __riscv_vloxseg6ei64_v_f32m1_tumu
#define vloxseg7ei64_v_f32m1_tumu __riscv_vloxseg7ei64_v_f32m1_tumu
#define vloxseg8ei64_v_f32m1_tumu __riscv_vloxseg8ei64_v_f32m1_tumu
#define vloxseg2ei64_v_f32m2_tumu __riscv_vloxseg2ei64_v_f32m2_tumu
#define vloxseg3ei64_v_f32m2_tumu __riscv_vloxseg3ei64_v_f32m2_tumu
#define vloxseg4ei64_v_f32m2_tumu __riscv_vloxseg4ei64_v_f32m2_tumu
#define vloxseg2ei64_v_f32m4_tumu __riscv_vloxseg2ei64_v_f32m4_tumu
#define vloxseg2ei8_v_f64m1_tumu __riscv_vloxseg2ei8_v_f64m1_tumu
#define vloxseg3ei8_v_f64m1_tumu __riscv_vloxseg3ei8_v_f64m1_tumu
#define vloxseg4ei8_v_f64m1_tumu __riscv_vloxseg4ei8_v_f64m1_tumu
#define vloxseg5ei8_v_f64m1_tumu __riscv_vloxseg5ei8_v_f64m1_tumu
#define vloxseg6ei8_v_f64m1_tumu __riscv_vloxseg6ei8_v_f64m1_tumu
#define vloxseg7ei8_v_f64m1_tumu __riscv_vloxseg7ei8_v_f64m1_tumu
#define vloxseg8ei8_v_f64m1_tumu __riscv_vloxseg8ei8_v_f64m1_tumu
#define vloxseg2ei8_v_f64m2_tumu __riscv_vloxseg2ei8_v_f64m2_tumu
#define vloxseg3ei8_v_f64m2_tumu __riscv_vloxseg3ei8_v_f64m2_tumu
#define vloxseg4ei8_v_f64m2_tumu __riscv_vloxseg4ei8_v_f64m2_tumu
#define vloxseg2ei8_v_f64m4_tumu __riscv_vloxseg2ei8_v_f64m4_tumu
#define vloxseg2ei16_v_f64m1_tumu __riscv_vloxseg2ei16_v_f64m1_tumu
#define vloxseg3ei16_v_f64m1_tumu __riscv_vloxseg3ei16_v_f64m1_tumu
#define vloxseg4ei16_v_f64m1_tumu __riscv_vloxseg4ei16_v_f64m1_tumu
#define vloxseg5ei16_v_f64m1_tumu __riscv_vloxseg5ei16_v_f64m1_tumu
#define vloxseg6ei16_v_f64m1_tumu __riscv_vloxseg6ei16_v_f64m1_tumu
#define vloxseg7ei16_v_f64m1_tumu __riscv_vloxseg7ei16_v_f64m1_tumu
#define vloxseg8ei16_v_f64m1_tumu __riscv_vloxseg8ei16_v_f64m1_tumu
#define vloxseg2ei16_v_f64m2_tumu __riscv_vloxseg2ei16_v_f64m2_tumu
#define vloxseg3ei16_v_f64m2_tumu __riscv_vloxseg3ei16_v_f64m2_tumu
#define vloxseg4ei16_v_f64m2_tumu __riscv_vloxseg4ei16_v_f64m2_tumu
#define vloxseg2ei16_v_f64m4_tumu __riscv_vloxseg2ei16_v_f64m4_tumu
#define vloxseg2ei32_v_f64m1_tumu __riscv_vloxseg2ei32_v_f64m1_tumu
#define vloxseg3ei32_v_f64m1_tumu __riscv_vloxseg3ei32_v_f64m1_tumu
#define vloxseg4ei32_v_f64m1_tumu __riscv_vloxseg4ei32_v_f64m1_tumu
#define vloxseg5ei32_v_f64m1_tumu __riscv_vloxseg5ei32_v_f64m1_tumu
#define vloxseg6ei32_v_f64m1_tumu __riscv_vloxseg6ei32_v_f64m1_tumu
#define vloxseg7ei32_v_f64m1_tumu __riscv_vloxseg7ei32_v_f64m1_tumu
#define vloxseg8ei32_v_f64m1_tumu __riscv_vloxseg8ei32_v_f64m1_tumu
#define vloxseg2ei32_v_f64m2_tumu __riscv_vloxseg2ei32_v_f64m2_tumu
#define vloxseg3ei32_v_f64m2_tumu __riscv_vloxseg3ei32_v_f64m2_tumu
#define vloxseg4ei32_v_f64m2_tumu __riscv_vloxseg4ei32_v_f64m2_tumu
#define vloxseg2ei32_v_f64m4_tumu __riscv_vloxseg2ei32_v_f64m4_tumu
#define vloxseg2ei64_v_f64m1_tumu __riscv_vloxseg2ei64_v_f64m1_tumu
#define vloxseg3ei64_v_f64m1_tumu __riscv_vloxseg3ei64_v_f64m1_tumu
#define vloxseg4ei64_v_f64m1_tumu __riscv_vloxseg4ei64_v_f64m1_tumu
#define vloxseg5ei64_v_f64m1_tumu __riscv_vloxseg5ei64_v_f64m1_tumu
#define vloxseg6ei64_v_f64m1_tumu __riscv_vloxseg6ei64_v_f64m1_tumu
#define vloxseg7ei64_v_f64m1_tumu __riscv_vloxseg7ei64_v_f64m1_tumu
#define vloxseg8ei64_v_f64m1_tumu __riscv_vloxseg8ei64_v_f64m1_tumu
#define vloxseg2ei64_v_f64m2_tumu __riscv_vloxseg2ei64_v_f64m2_tumu
#define vloxseg3ei64_v_f64m2_tumu __riscv_vloxseg3ei64_v_f64m2_tumu
#define vloxseg4ei64_v_f64m2_tumu __riscv_vloxseg4ei64_v_f64m2_tumu
#define vloxseg2ei64_v_f64m4_tumu __riscv_vloxseg2ei64_v_f64m4_tumu
#define vluxseg2ei8_v_f16mf4_tumu __riscv_vluxseg2ei8_v_f16mf4_tumu
#define vluxseg3ei8_v_f16mf4_tumu __riscv_vluxseg3ei8_v_f16mf4_tumu
#define vluxseg4ei8_v_f16mf4_tumu __riscv_vluxseg4ei8_v_f16mf4_tumu
#define vluxseg5ei8_v_f16mf4_tumu __riscv_vluxseg5ei8_v_f16mf4_tumu
#define vluxseg6ei8_v_f16mf4_tumu __riscv_vluxseg6ei8_v_f16mf4_tumu
#define vluxseg7ei8_v_f16mf4_tumu __riscv_vluxseg7ei8_v_f16mf4_tumu
#define vluxseg8ei8_v_f16mf4_tumu __riscv_vluxseg8ei8_v_f16mf4_tumu
#define vluxseg2ei8_v_f16mf2_tumu __riscv_vluxseg2ei8_v_f16mf2_tumu
#define vluxseg3ei8_v_f16mf2_tumu __riscv_vluxseg3ei8_v_f16mf2_tumu
#define vluxseg4ei8_v_f16mf2_tumu __riscv_vluxseg4ei8_v_f16mf2_tumu
#define vluxseg5ei8_v_f16mf2_tumu __riscv_vluxseg5ei8_v_f16mf2_tumu
#define vluxseg6ei8_v_f16mf2_tumu __riscv_vluxseg6ei8_v_f16mf2_tumu
#define vluxseg7ei8_v_f16mf2_tumu __riscv_vluxseg7ei8_v_f16mf2_tumu
#define vluxseg8ei8_v_f16mf2_tumu __riscv_vluxseg8ei8_v_f16mf2_tumu
#define vluxseg2ei8_v_f16m1_tumu __riscv_vluxseg2ei8_v_f16m1_tumu
#define vluxseg3ei8_v_f16m1_tumu __riscv_vluxseg3ei8_v_f16m1_tumu
#define vluxseg4ei8_v_f16m1_tumu __riscv_vluxseg4ei8_v_f16m1_tumu
#define vluxseg5ei8_v_f16m1_tumu __riscv_vluxseg5ei8_v_f16m1_tumu
#define vluxseg6ei8_v_f16m1_tumu __riscv_vluxseg6ei8_v_f16m1_tumu
#define vluxseg7ei8_v_f16m1_tumu __riscv_vluxseg7ei8_v_f16m1_tumu
#define vluxseg8ei8_v_f16m1_tumu __riscv_vluxseg8ei8_v_f16m1_tumu
#define vluxseg2ei8_v_f16m2_tumu __riscv_vluxseg2ei8_v_f16m2_tumu
#define vluxseg3ei8_v_f16m2_tumu __riscv_vluxseg3ei8_v_f16m2_tumu
#define vluxseg4ei8_v_f16m2_tumu __riscv_vluxseg4ei8_v_f16m2_tumu
#define vluxseg2ei8_v_f16m4_tumu __riscv_vluxseg2ei8_v_f16m4_tumu
#define vluxseg2ei16_v_f16mf4_tumu __riscv_vluxseg2ei16_v_f16mf4_tumu
#define vluxseg3ei16_v_f16mf4_tumu __riscv_vluxseg3ei16_v_f16mf4_tumu
#define vluxseg4ei16_v_f16mf4_tumu __riscv_vluxseg4ei16_v_f16mf4_tumu
#define vluxseg5ei16_v_f16mf4_tumu __riscv_vluxseg5ei16_v_f16mf4_tumu
#define vluxseg6ei16_v_f16mf4_tumu __riscv_vluxseg6ei16_v_f16mf4_tumu
#define vluxseg7ei16_v_f16mf4_tumu __riscv_vluxseg7ei16_v_f16mf4_tumu
#define vluxseg8ei16_v_f16mf4_tumu __riscv_vluxseg8ei16_v_f16mf4_tumu
#define vluxseg2ei16_v_f16mf2_tumu __riscv_vluxseg2ei16_v_f16mf2_tumu
#define vluxseg3ei16_v_f16mf2_tumu __riscv_vluxseg3ei16_v_f16mf2_tumu
#define vluxseg4ei16_v_f16mf2_tumu __riscv_vluxseg4ei16_v_f16mf2_tumu
#define vluxseg5ei16_v_f16mf2_tumu __riscv_vluxseg5ei16_v_f16mf2_tumu
#define vluxseg6ei16_v_f16mf2_tumu __riscv_vluxseg6ei16_v_f16mf2_tumu
#define vluxseg7ei16_v_f16mf2_tumu __riscv_vluxseg7ei16_v_f16mf2_tumu
#define vluxseg8ei16_v_f16mf2_tumu __riscv_vluxseg8ei16_v_f16mf2_tumu
#define vluxseg2ei16_v_f16m1_tumu __riscv_vluxseg2ei16_v_f16m1_tumu
#define vluxseg3ei16_v_f16m1_tumu __riscv_vluxseg3ei16_v_f16m1_tumu
#define vluxseg4ei16_v_f16m1_tumu __riscv_vluxseg4ei16_v_f16m1_tumu
#define vluxseg5ei16_v_f16m1_tumu __riscv_vluxseg5ei16_v_f16m1_tumu
#define vluxseg6ei16_v_f16m1_tumu __riscv_vluxseg6ei16_v_f16m1_tumu
#define vluxseg7ei16_v_f16m1_tumu __riscv_vluxseg7ei16_v_f16m1_tumu
#define vluxseg8ei16_v_f16m1_tumu __riscv_vluxseg8ei16_v_f16m1_tumu
#define vluxseg2ei16_v_f16m2_tumu __riscv_vluxseg2ei16_v_f16m2_tumu
#define vluxseg3ei16_v_f16m2_tumu __riscv_vluxseg3ei16_v_f16m2_tumu
#define vluxseg4ei16_v_f16m2_tumu __riscv_vluxseg4ei16_v_f16m2_tumu
#define vluxseg2ei16_v_f16m4_tumu __riscv_vluxseg2ei16_v_f16m4_tumu
#define vluxseg2ei32_v_f16mf4_tumu __riscv_vluxseg2ei32_v_f16mf4_tumu
#define vluxseg3ei32_v_f16mf4_tumu __riscv_vluxseg3ei32_v_f16mf4_tumu
#define vluxseg4ei32_v_f16mf4_tumu __riscv_vluxseg4ei32_v_f16mf4_tumu
#define vluxseg5ei32_v_f16mf4_tumu __riscv_vluxseg5ei32_v_f16mf4_tumu
#define vluxseg6ei32_v_f16mf4_tumu __riscv_vluxseg6ei32_v_f16mf4_tumu
#define vluxseg7ei32_v_f16mf4_tumu __riscv_vluxseg7ei32_v_f16mf4_tumu
#define vluxseg8ei32_v_f16mf4_tumu __riscv_vluxseg8ei32_v_f16mf4_tumu
#define vluxseg2ei32_v_f16mf2_tumu __riscv_vluxseg2ei32_v_f16mf2_tumu
#define vluxseg3ei32_v_f16mf2_tumu __riscv_vluxseg3ei32_v_f16mf2_tumu
#define vluxseg4ei32_v_f16mf2_tumu __riscv_vluxseg4ei32_v_f16mf2_tumu
#define vluxseg5ei32_v_f16mf2_tumu __riscv_vluxseg5ei32_v_f16mf2_tumu
#define vluxseg6ei32_v_f16mf2_tumu __riscv_vluxseg6ei32_v_f16mf2_tumu
#define vluxseg7ei32_v_f16mf2_tumu __riscv_vluxseg7ei32_v_f16mf2_tumu
#define vluxseg8ei32_v_f16mf2_tumu __riscv_vluxseg8ei32_v_f16mf2_tumu
#define vluxseg2ei32_v_f16m1_tumu __riscv_vluxseg2ei32_v_f16m1_tumu
#define vluxseg3ei32_v_f16m1_tumu __riscv_vluxseg3ei32_v_f16m1_tumu
#define vluxseg4ei32_v_f16m1_tumu __riscv_vluxseg4ei32_v_f16m1_tumu
#define vluxseg5ei32_v_f16m1_tumu __riscv_vluxseg5ei32_v_f16m1_tumu
#define vluxseg6ei32_v_f16m1_tumu __riscv_vluxseg6ei32_v_f16m1_tumu
#define vluxseg7ei32_v_f16m1_tumu __riscv_vluxseg7ei32_v_f16m1_tumu
#define vluxseg8ei32_v_f16m1_tumu __riscv_vluxseg8ei32_v_f16m1_tumu
#define vluxseg2ei32_v_f16m2_tumu __riscv_vluxseg2ei32_v_f16m2_tumu
#define vluxseg3ei32_v_f16m2_tumu __riscv_vluxseg3ei32_v_f16m2_tumu
#define vluxseg4ei32_v_f16m2_tumu __riscv_vluxseg4ei32_v_f16m2_tumu
#define vluxseg2ei32_v_f16m4_tumu __riscv_vluxseg2ei32_v_f16m4_tumu
#define vluxseg2ei64_v_f16mf4_tumu __riscv_vluxseg2ei64_v_f16mf4_tumu
#define vluxseg3ei64_v_f16mf4_tumu __riscv_vluxseg3ei64_v_f16mf4_tumu
#define vluxseg4ei64_v_f16mf4_tumu __riscv_vluxseg4ei64_v_f16mf4_tumu
#define vluxseg5ei64_v_f16mf4_tumu __riscv_vluxseg5ei64_v_f16mf4_tumu
#define vluxseg6ei64_v_f16mf4_tumu __riscv_vluxseg6ei64_v_f16mf4_tumu
#define vluxseg7ei64_v_f16mf4_tumu __riscv_vluxseg7ei64_v_f16mf4_tumu
#define vluxseg8ei64_v_f16mf4_tumu __riscv_vluxseg8ei64_v_f16mf4_tumu
#define vluxseg2ei64_v_f16mf2_tumu __riscv_vluxseg2ei64_v_f16mf2_tumu
#define vluxseg3ei64_v_f16mf2_tumu __riscv_vluxseg3ei64_v_f16mf2_tumu
#define vluxseg4ei64_v_f16mf2_tumu __riscv_vluxseg4ei64_v_f16mf2_tumu
#define vluxseg5ei64_v_f16mf2_tumu __riscv_vluxseg5ei64_v_f16mf2_tumu
#define vluxseg6ei64_v_f16mf2_tumu __riscv_vluxseg6ei64_v_f16mf2_tumu
#define vluxseg7ei64_v_f16mf2_tumu __riscv_vluxseg7ei64_v_f16mf2_tumu
#define vluxseg8ei64_v_f16mf2_tumu __riscv_vluxseg8ei64_v_f16mf2_tumu
#define vluxseg2ei64_v_f16m1_tumu __riscv_vluxseg2ei64_v_f16m1_tumu
#define vluxseg3ei64_v_f16m1_tumu __riscv_vluxseg3ei64_v_f16m1_tumu
#define vluxseg4ei64_v_f16m1_tumu __riscv_vluxseg4ei64_v_f16m1_tumu
#define vluxseg5ei64_v_f16m1_tumu __riscv_vluxseg5ei64_v_f16m1_tumu
#define vluxseg6ei64_v_f16m1_tumu __riscv_vluxseg6ei64_v_f16m1_tumu
#define vluxseg7ei64_v_f16m1_tumu __riscv_vluxseg7ei64_v_f16m1_tumu
#define vluxseg8ei64_v_f16m1_tumu __riscv_vluxseg8ei64_v_f16m1_tumu
#define vluxseg2ei64_v_f16m2_tumu __riscv_vluxseg2ei64_v_f16m2_tumu
#define vluxseg3ei64_v_f16m2_tumu __riscv_vluxseg3ei64_v_f16m2_tumu
#define vluxseg4ei64_v_f16m2_tumu __riscv_vluxseg4ei64_v_f16m2_tumu
#define vluxseg2ei8_v_f32mf2_tumu __riscv_vluxseg2ei8_v_f32mf2_tumu
#define vluxseg3ei8_v_f32mf2_tumu __riscv_vluxseg3ei8_v_f32mf2_tumu
#define vluxseg4ei8_v_f32mf2_tumu __riscv_vluxseg4ei8_v_f32mf2_tumu
#define vluxseg5ei8_v_f32mf2_tumu __riscv_vluxseg5ei8_v_f32mf2_tumu
#define vluxseg6ei8_v_f32mf2_tumu __riscv_vluxseg6ei8_v_f32mf2_tumu
#define vluxseg7ei8_v_f32mf2_tumu __riscv_vluxseg7ei8_v_f32mf2_tumu
#define vluxseg8ei8_v_f32mf2_tumu __riscv_vluxseg8ei8_v_f32mf2_tumu
#define vluxseg2ei8_v_f32m1_tumu __riscv_vluxseg2ei8_v_f32m1_tumu
#define vluxseg3ei8_v_f32m1_tumu __riscv_vluxseg3ei8_v_f32m1_tumu
#define vluxseg4ei8_v_f32m1_tumu __riscv_vluxseg4ei8_v_f32m1_tumu
#define vluxseg5ei8_v_f32m1_tumu __riscv_vluxseg5ei8_v_f32m1_tumu
#define vluxseg6ei8_v_f32m1_tumu __riscv_vluxseg6ei8_v_f32m1_tumu
#define vluxseg7ei8_v_f32m1_tumu __riscv_vluxseg7ei8_v_f32m1_tumu
#define vluxseg8ei8_v_f32m1_tumu __riscv_vluxseg8ei8_v_f32m1_tumu
#define vluxseg2ei8_v_f32m2_tumu __riscv_vluxseg2ei8_v_f32m2_tumu
#define vluxseg3ei8_v_f32m2_tumu __riscv_vluxseg3ei8_v_f32m2_tumu
#define vluxseg4ei8_v_f32m2_tumu __riscv_vluxseg4ei8_v_f32m2_tumu
#define vluxseg2ei8_v_f32m4_tumu __riscv_vluxseg2ei8_v_f32m4_tumu
#define vluxseg2ei16_v_f32mf2_tumu __riscv_vluxseg2ei16_v_f32mf2_tumu
#define vluxseg3ei16_v_f32mf2_tumu __riscv_vluxseg3ei16_v_f32mf2_tumu
#define vluxseg4ei16_v_f32mf2_tumu __riscv_vluxseg4ei16_v_f32mf2_tumu
#define vluxseg5ei16_v_f32mf2_tumu __riscv_vluxseg5ei16_v_f32mf2_tumu
#define vluxseg6ei16_v_f32mf2_tumu __riscv_vluxseg6ei16_v_f32mf2_tumu
#define vluxseg7ei16_v_f32mf2_tumu __riscv_vluxseg7ei16_v_f32mf2_tumu
#define vluxseg8ei16_v_f32mf2_tumu __riscv_vluxseg8ei16_v_f32mf2_tumu
#define vluxseg2ei16_v_f32m1_tumu __riscv_vluxseg2ei16_v_f32m1_tumu
#define vluxseg3ei16_v_f32m1_tumu __riscv_vluxseg3ei16_v_f32m1_tumu
#define vluxseg4ei16_v_f32m1_tumu __riscv_vluxseg4ei16_v_f32m1_tumu
#define vluxseg5ei16_v_f32m1_tumu __riscv_vluxseg5ei16_v_f32m1_tumu
#define vluxseg6ei16_v_f32m1_tumu __riscv_vluxseg6ei16_v_f32m1_tumu
#define vluxseg7ei16_v_f32m1_tumu __riscv_vluxseg7ei16_v_f32m1_tumu
#define vluxseg8ei16_v_f32m1_tumu __riscv_vluxseg8ei16_v_f32m1_tumu
#define vluxseg2ei16_v_f32m2_tumu __riscv_vluxseg2ei16_v_f32m2_tumu
#define vluxseg3ei16_v_f32m2_tumu __riscv_vluxseg3ei16_v_f32m2_tumu
#define vluxseg4ei16_v_f32m2_tumu __riscv_vluxseg4ei16_v_f32m2_tumu
#define vluxseg2ei16_v_f32m4_tumu __riscv_vluxseg2ei16_v_f32m4_tumu
#define vluxseg2ei32_v_f32mf2_tumu __riscv_vluxseg2ei32_v_f32mf2_tumu
#define vluxseg3ei32_v_f32mf2_tumu __riscv_vluxseg3ei32_v_f32mf2_tumu
#define vluxseg4ei32_v_f32mf2_tumu __riscv_vluxseg4ei32_v_f32mf2_tumu
#define vluxseg5ei32_v_f32mf2_tumu __riscv_vluxseg5ei32_v_f32mf2_tumu
#define vluxseg6ei32_v_f32mf2_tumu __riscv_vluxseg6ei32_v_f32mf2_tumu
#define vluxseg7ei32_v_f32mf2_tumu __riscv_vluxseg7ei32_v_f32mf2_tumu
#define vluxseg8ei32_v_f32mf2_tumu __riscv_vluxseg8ei32_v_f32mf2_tumu
#define vluxseg2ei32_v_f32m1_tumu __riscv_vluxseg2ei32_v_f32m1_tumu
#define vluxseg3ei32_v_f32m1_tumu __riscv_vluxseg3ei32_v_f32m1_tumu
#define vluxseg4ei32_v_f32m1_tumu __riscv_vluxseg4ei32_v_f32m1_tumu
#define vluxseg5ei32_v_f32m1_tumu __riscv_vluxseg5ei32_v_f32m1_tumu
#define vluxseg6ei32_v_f32m1_tumu __riscv_vluxseg6ei32_v_f32m1_tumu
#define vluxseg7ei32_v_f32m1_tumu __riscv_vluxseg7ei32_v_f32m1_tumu
#define vluxseg8ei32_v_f32m1_tumu __riscv_vluxseg8ei32_v_f32m1_tumu
#define vluxseg2ei32_v_f32m2_tumu __riscv_vluxseg2ei32_v_f32m2_tumu
#define vluxseg3ei32_v_f32m2_tumu __riscv_vluxseg3ei32_v_f32m2_tumu
#define vluxseg4ei32_v_f32m2_tumu __riscv_vluxseg4ei32_v_f32m2_tumu
#define vluxseg2ei32_v_f32m4_tumu __riscv_vluxseg2ei32_v_f32m4_tumu
#define vluxseg2ei64_v_f32mf2_tumu __riscv_vluxseg2ei64_v_f32mf2_tumu
#define vluxseg3ei64_v_f32mf2_tumu __riscv_vluxseg3ei64_v_f32mf2_tumu
#define vluxseg4ei64_v_f32mf2_tumu __riscv_vluxseg4ei64_v_f32mf2_tumu
#define vluxseg5ei64_v_f32mf2_tumu __riscv_vluxseg5ei64_v_f32mf2_tumu
#define vluxseg6ei64_v_f32mf2_tumu __riscv_vluxseg6ei64_v_f32mf2_tumu
#define vluxseg7ei64_v_f32mf2_tumu __riscv_vluxseg7ei64_v_f32mf2_tumu
#define vluxseg8ei64_v_f32mf2_tumu __riscv_vluxseg8ei64_v_f32mf2_tumu
#define vluxseg2ei64_v_f32m1_tumu __riscv_vluxseg2ei64_v_f32m1_tumu
#define vluxseg3ei64_v_f32m1_tumu __riscv_vluxseg3ei64_v_f32m1_tumu
#define vluxseg4ei64_v_f32m1_tumu __riscv_vluxseg4ei64_v_f32m1_tumu
#define vluxseg5ei64_v_f32m1_tumu __riscv_vluxseg5ei64_v_f32m1_tumu
#define vluxseg6ei64_v_f32m1_tumu __riscv_vluxseg6ei64_v_f32m1_tumu
#define vluxseg7ei64_v_f32m1_tumu __riscv_vluxseg7ei64_v_f32m1_tumu
#define vluxseg8ei64_v_f32m1_tumu __riscv_vluxseg8ei64_v_f32m1_tumu
#define vluxseg2ei64_v_f32m2_tumu __riscv_vluxseg2ei64_v_f32m2_tumu
#define vluxseg3ei64_v_f32m2_tumu __riscv_vluxseg3ei64_v_f32m2_tumu
#define vluxseg4ei64_v_f32m2_tumu __riscv_vluxseg4ei64_v_f32m2_tumu
#define vluxseg2ei64_v_f32m4_tumu __riscv_vluxseg2ei64_v_f32m4_tumu
#define vluxseg2ei8_v_f64m1_tumu __riscv_vluxseg2ei8_v_f64m1_tumu
#define vluxseg3ei8_v_f64m1_tumu __riscv_vluxseg3ei8_v_f64m1_tumu
#define vluxseg4ei8_v_f64m1_tumu __riscv_vluxseg4ei8_v_f64m1_tumu
#define vluxseg5ei8_v_f64m1_tumu __riscv_vluxseg5ei8_v_f64m1_tumu
#define vluxseg6ei8_v_f64m1_tumu __riscv_vluxseg6ei8_v_f64m1_tumu
#define vluxseg7ei8_v_f64m1_tumu __riscv_vluxseg7ei8_v_f64m1_tumu
#define vluxseg8ei8_v_f64m1_tumu __riscv_vluxseg8ei8_v_f64m1_tumu
#define vluxseg2ei8_v_f64m2_tumu __riscv_vluxseg2ei8_v_f64m2_tumu
#define vluxseg3ei8_v_f64m2_tumu __riscv_vluxseg3ei8_v_f64m2_tumu
#define vluxseg4ei8_v_f64m2_tumu __riscv_vluxseg4ei8_v_f64m2_tumu
#define vluxseg2ei8_v_f64m4_tumu __riscv_vluxseg2ei8_v_f64m4_tumu
#define vluxseg2ei16_v_f64m1_tumu __riscv_vluxseg2ei16_v_f64m1_tumu
#define vluxseg3ei16_v_f64m1_tumu __riscv_vluxseg3ei16_v_f64m1_tumu
#define vluxseg4ei16_v_f64m1_tumu __riscv_vluxseg4ei16_v_f64m1_tumu
#define vluxseg5ei16_v_f64m1_tumu __riscv_vluxseg5ei16_v_f64m1_tumu
#define vluxseg6ei16_v_f64m1_tumu __riscv_vluxseg6ei16_v_f64m1_tumu
#define vluxseg7ei16_v_f64m1_tumu __riscv_vluxseg7ei16_v_f64m1_tumu
#define vluxseg8ei16_v_f64m1_tumu __riscv_vluxseg8ei16_v_f64m1_tumu
#define vluxseg2ei16_v_f64m2_tumu __riscv_vluxseg2ei16_v_f64m2_tumu
#define vluxseg3ei16_v_f64m2_tumu __riscv_vluxseg3ei16_v_f64m2_tumu
#define vluxseg4ei16_v_f64m2_tumu __riscv_vluxseg4ei16_v_f64m2_tumu
#define vluxseg2ei16_v_f64m4_tumu __riscv_vluxseg2ei16_v_f64m4_tumu
#define vluxseg2ei32_v_f64m1_tumu __riscv_vluxseg2ei32_v_f64m1_tumu
#define vluxseg3ei32_v_f64m1_tumu __riscv_vluxseg3ei32_v_f64m1_tumu
#define vluxseg4ei32_v_f64m1_tumu __riscv_vluxseg4ei32_v_f64m1_tumu
#define vluxseg5ei32_v_f64m1_tumu __riscv_vluxseg5ei32_v_f64m1_tumu
#define vluxseg6ei32_v_f64m1_tumu __riscv_vluxseg6ei32_v_f64m1_tumu
#define vluxseg7ei32_v_f64m1_tumu __riscv_vluxseg7ei32_v_f64m1_tumu
#define vluxseg8ei32_v_f64m1_tumu __riscv_vluxseg8ei32_v_f64m1_tumu
#define vluxseg2ei32_v_f64m2_tumu __riscv_vluxseg2ei32_v_f64m2_tumu
#define vluxseg3ei32_v_f64m2_tumu __riscv_vluxseg3ei32_v_f64m2_tumu
#define vluxseg4ei32_v_f64m2_tumu __riscv_vluxseg4ei32_v_f64m2_tumu
#define vluxseg2ei32_v_f64m4_tumu __riscv_vluxseg2ei32_v_f64m4_tumu
#define vluxseg2ei64_v_f64m1_tumu __riscv_vluxseg2ei64_v_f64m1_tumu
#define vluxseg3ei64_v_f64m1_tumu __riscv_vluxseg3ei64_v_f64m1_tumu
#define vluxseg4ei64_v_f64m1_tumu __riscv_vluxseg4ei64_v_f64m1_tumu
#define vluxseg5ei64_v_f64m1_tumu __riscv_vluxseg5ei64_v_f64m1_tumu
#define vluxseg6ei64_v_f64m1_tumu __riscv_vluxseg6ei64_v_f64m1_tumu
#define vluxseg7ei64_v_f64m1_tumu __riscv_vluxseg7ei64_v_f64m1_tumu
#define vluxseg8ei64_v_f64m1_tumu __riscv_vluxseg8ei64_v_f64m1_tumu
#define vluxseg2ei64_v_f64m2_tumu __riscv_vluxseg2ei64_v_f64m2_tumu
#define vluxseg3ei64_v_f64m2_tumu __riscv_vluxseg3ei64_v_f64m2_tumu
#define vluxseg4ei64_v_f64m2_tumu __riscv_vluxseg4ei64_v_f64m2_tumu
#define vluxseg2ei64_v_f64m4_tumu __riscv_vluxseg2ei64_v_f64m4_tumu
#define vloxseg2ei8_v_i8mf8_tumu __riscv_vloxseg2ei8_v_i8mf8_tumu
#define vloxseg3ei8_v_i8mf8_tumu __riscv_vloxseg3ei8_v_i8mf8_tumu
#define vloxseg4ei8_v_i8mf8_tumu __riscv_vloxseg4ei8_v_i8mf8_tumu
#define vloxseg5ei8_v_i8mf8_tumu __riscv_vloxseg5ei8_v_i8mf8_tumu
#define vloxseg6ei8_v_i8mf8_tumu __riscv_vloxseg6ei8_v_i8mf8_tumu
#define vloxseg7ei8_v_i8mf8_tumu __riscv_vloxseg7ei8_v_i8mf8_tumu
#define vloxseg8ei8_v_i8mf8_tumu __riscv_vloxseg8ei8_v_i8mf8_tumu
#define vloxseg2ei8_v_i8mf4_tumu __riscv_vloxseg2ei8_v_i8mf4_tumu
#define vloxseg3ei8_v_i8mf4_tumu __riscv_vloxseg3ei8_v_i8mf4_tumu
#define vloxseg4ei8_v_i8mf4_tumu __riscv_vloxseg4ei8_v_i8mf4_tumu
#define vloxseg5ei8_v_i8mf4_tumu __riscv_vloxseg5ei8_v_i8mf4_tumu
#define vloxseg6ei8_v_i8mf4_tumu __riscv_vloxseg6ei8_v_i8mf4_tumu
#define vloxseg7ei8_v_i8mf4_tumu __riscv_vloxseg7ei8_v_i8mf4_tumu
#define vloxseg8ei8_v_i8mf4_tumu __riscv_vloxseg8ei8_v_i8mf4_tumu
#define vloxseg2ei8_v_i8mf2_tumu __riscv_vloxseg2ei8_v_i8mf2_tumu
#define vloxseg3ei8_v_i8mf2_tumu __riscv_vloxseg3ei8_v_i8mf2_tumu
#define vloxseg4ei8_v_i8mf2_tumu __riscv_vloxseg4ei8_v_i8mf2_tumu
#define vloxseg5ei8_v_i8mf2_tumu __riscv_vloxseg5ei8_v_i8mf2_tumu
#define vloxseg6ei8_v_i8mf2_tumu __riscv_vloxseg6ei8_v_i8mf2_tumu
#define vloxseg7ei8_v_i8mf2_tumu __riscv_vloxseg7ei8_v_i8mf2_tumu
#define vloxseg8ei8_v_i8mf2_tumu __riscv_vloxseg8ei8_v_i8mf2_tumu
#define vloxseg2ei8_v_i8m1_tumu __riscv_vloxseg2ei8_v_i8m1_tumu
#define vloxseg3ei8_v_i8m1_tumu __riscv_vloxseg3ei8_v_i8m1_tumu
#define vloxseg4ei8_v_i8m1_tumu __riscv_vloxseg4ei8_v_i8m1_tumu
#define vloxseg5ei8_v_i8m1_tumu __riscv_vloxseg5ei8_v_i8m1_tumu
#define vloxseg6ei8_v_i8m1_tumu __riscv_vloxseg6ei8_v_i8m1_tumu
#define vloxseg7ei8_v_i8m1_tumu __riscv_vloxseg7ei8_v_i8m1_tumu
#define vloxseg8ei8_v_i8m1_tumu __riscv_vloxseg8ei8_v_i8m1_tumu
#define vloxseg2ei8_v_i8m2_tumu __riscv_vloxseg2ei8_v_i8m2_tumu
#define vloxseg3ei8_v_i8m2_tumu __riscv_vloxseg3ei8_v_i8m2_tumu
#define vloxseg4ei8_v_i8m2_tumu __riscv_vloxseg4ei8_v_i8m2_tumu
#define vloxseg2ei8_v_i8m4_tumu __riscv_vloxseg2ei8_v_i8m4_tumu
#define vloxseg2ei16_v_i8mf8_tumu __riscv_vloxseg2ei16_v_i8mf8_tumu
#define vloxseg3ei16_v_i8mf8_tumu __riscv_vloxseg3ei16_v_i8mf8_tumu
#define vloxseg4ei16_v_i8mf8_tumu __riscv_vloxseg4ei16_v_i8mf8_tumu
#define vloxseg5ei16_v_i8mf8_tumu __riscv_vloxseg5ei16_v_i8mf8_tumu
#define vloxseg6ei16_v_i8mf8_tumu __riscv_vloxseg6ei16_v_i8mf8_tumu
#define vloxseg7ei16_v_i8mf8_tumu __riscv_vloxseg7ei16_v_i8mf8_tumu
#define vloxseg8ei16_v_i8mf8_tumu __riscv_vloxseg8ei16_v_i8mf8_tumu
#define vloxseg2ei16_v_i8mf4_tumu __riscv_vloxseg2ei16_v_i8mf4_tumu
#define vloxseg3ei16_v_i8mf4_tumu __riscv_vloxseg3ei16_v_i8mf4_tumu
#define vloxseg4ei16_v_i8mf4_tumu __riscv_vloxseg4ei16_v_i8mf4_tumu
#define vloxseg5ei16_v_i8mf4_tumu __riscv_vloxseg5ei16_v_i8mf4_tumu
#define vloxseg6ei16_v_i8mf4_tumu __riscv_vloxseg6ei16_v_i8mf4_tumu
#define vloxseg7ei16_v_i8mf4_tumu __riscv_vloxseg7ei16_v_i8mf4_tumu
#define vloxseg8ei16_v_i8mf4_tumu __riscv_vloxseg8ei16_v_i8mf4_tumu
#define vloxseg2ei16_v_i8mf2_tumu __riscv_vloxseg2ei16_v_i8mf2_tumu
#define vloxseg3ei16_v_i8mf2_tumu __riscv_vloxseg3ei16_v_i8mf2_tumu
#define vloxseg4ei16_v_i8mf2_tumu __riscv_vloxseg4ei16_v_i8mf2_tumu
#define vloxseg5ei16_v_i8mf2_tumu __riscv_vloxseg5ei16_v_i8mf2_tumu
#define vloxseg6ei16_v_i8mf2_tumu __riscv_vloxseg6ei16_v_i8mf2_tumu
#define vloxseg7ei16_v_i8mf2_tumu __riscv_vloxseg7ei16_v_i8mf2_tumu
#define vloxseg8ei16_v_i8mf2_tumu __riscv_vloxseg8ei16_v_i8mf2_tumu
#define vloxseg2ei16_v_i8m1_tumu __riscv_vloxseg2ei16_v_i8m1_tumu
#define vloxseg3ei16_v_i8m1_tumu __riscv_vloxseg3ei16_v_i8m1_tumu
#define vloxseg4ei16_v_i8m1_tumu __riscv_vloxseg4ei16_v_i8m1_tumu
#define vloxseg5ei16_v_i8m1_tumu __riscv_vloxseg5ei16_v_i8m1_tumu
#define vloxseg6ei16_v_i8m1_tumu __riscv_vloxseg6ei16_v_i8m1_tumu
#define vloxseg7ei16_v_i8m1_tumu __riscv_vloxseg7ei16_v_i8m1_tumu
#define vloxseg8ei16_v_i8m1_tumu __riscv_vloxseg8ei16_v_i8m1_tumu
#define vloxseg2ei16_v_i8m2_tumu __riscv_vloxseg2ei16_v_i8m2_tumu
#define vloxseg3ei16_v_i8m2_tumu __riscv_vloxseg3ei16_v_i8m2_tumu
#define vloxseg4ei16_v_i8m2_tumu __riscv_vloxseg4ei16_v_i8m2_tumu
#define vloxseg2ei16_v_i8m4_tumu __riscv_vloxseg2ei16_v_i8m4_tumu
#define vloxseg2ei32_v_i8mf8_tumu __riscv_vloxseg2ei32_v_i8mf8_tumu
#define vloxseg3ei32_v_i8mf8_tumu __riscv_vloxseg3ei32_v_i8mf8_tumu
#define vloxseg4ei32_v_i8mf8_tumu __riscv_vloxseg4ei32_v_i8mf8_tumu
#define vloxseg5ei32_v_i8mf8_tumu __riscv_vloxseg5ei32_v_i8mf8_tumu
#define vloxseg6ei32_v_i8mf8_tumu __riscv_vloxseg6ei32_v_i8mf8_tumu
#define vloxseg7ei32_v_i8mf8_tumu __riscv_vloxseg7ei32_v_i8mf8_tumu
#define vloxseg8ei32_v_i8mf8_tumu __riscv_vloxseg8ei32_v_i8mf8_tumu
#define vloxseg2ei32_v_i8mf4_tumu __riscv_vloxseg2ei32_v_i8mf4_tumu
#define vloxseg3ei32_v_i8mf4_tumu __riscv_vloxseg3ei32_v_i8mf4_tumu
#define vloxseg4ei32_v_i8mf4_tumu __riscv_vloxseg4ei32_v_i8mf4_tumu
#define vloxseg5ei32_v_i8mf4_tumu __riscv_vloxseg5ei32_v_i8mf4_tumu
#define vloxseg6ei32_v_i8mf4_tumu __riscv_vloxseg6ei32_v_i8mf4_tumu
#define vloxseg7ei32_v_i8mf4_tumu __riscv_vloxseg7ei32_v_i8mf4_tumu
#define vloxseg8ei32_v_i8mf4_tumu __riscv_vloxseg8ei32_v_i8mf4_tumu
#define vloxseg2ei32_v_i8mf2_tumu __riscv_vloxseg2ei32_v_i8mf2_tumu
#define vloxseg3ei32_v_i8mf2_tumu __riscv_vloxseg3ei32_v_i8mf2_tumu
#define vloxseg4ei32_v_i8mf2_tumu __riscv_vloxseg4ei32_v_i8mf2_tumu
#define vloxseg5ei32_v_i8mf2_tumu __riscv_vloxseg5ei32_v_i8mf2_tumu
#define vloxseg6ei32_v_i8mf2_tumu __riscv_vloxseg6ei32_v_i8mf2_tumu
#define vloxseg7ei32_v_i8mf2_tumu __riscv_vloxseg7ei32_v_i8mf2_tumu
#define vloxseg8ei32_v_i8mf2_tumu __riscv_vloxseg8ei32_v_i8mf2_tumu
#define vloxseg2ei32_v_i8m1_tumu __riscv_vloxseg2ei32_v_i8m1_tumu
#define vloxseg3ei32_v_i8m1_tumu __riscv_vloxseg3ei32_v_i8m1_tumu
#define vloxseg4ei32_v_i8m1_tumu __riscv_vloxseg4ei32_v_i8m1_tumu
#define vloxseg5ei32_v_i8m1_tumu __riscv_vloxseg5ei32_v_i8m1_tumu
#define vloxseg6ei32_v_i8m1_tumu __riscv_vloxseg6ei32_v_i8m1_tumu
#define vloxseg7ei32_v_i8m1_tumu __riscv_vloxseg7ei32_v_i8m1_tumu
#define vloxseg8ei32_v_i8m1_tumu __riscv_vloxseg8ei32_v_i8m1_tumu
#define vloxseg2ei32_v_i8m2_tumu __riscv_vloxseg2ei32_v_i8m2_tumu
#define vloxseg3ei32_v_i8m2_tumu __riscv_vloxseg3ei32_v_i8m2_tumu
#define vloxseg4ei32_v_i8m2_tumu __riscv_vloxseg4ei32_v_i8m2_tumu
#define vloxseg2ei64_v_i8mf8_tumu __riscv_vloxseg2ei64_v_i8mf8_tumu
#define vloxseg3ei64_v_i8mf8_tumu __riscv_vloxseg3ei64_v_i8mf8_tumu
#define vloxseg4ei64_v_i8mf8_tumu __riscv_vloxseg4ei64_v_i8mf8_tumu
#define vloxseg5ei64_v_i8mf8_tumu __riscv_vloxseg5ei64_v_i8mf8_tumu
#define vloxseg6ei64_v_i8mf8_tumu __riscv_vloxseg6ei64_v_i8mf8_tumu
#define vloxseg7ei64_v_i8mf8_tumu __riscv_vloxseg7ei64_v_i8mf8_tumu
#define vloxseg8ei64_v_i8mf8_tumu __riscv_vloxseg8ei64_v_i8mf8_tumu
#define vloxseg2ei64_v_i8mf4_tumu __riscv_vloxseg2ei64_v_i8mf4_tumu
#define vloxseg3ei64_v_i8mf4_tumu __riscv_vloxseg3ei64_v_i8mf4_tumu
#define vloxseg4ei64_v_i8mf4_tumu __riscv_vloxseg4ei64_v_i8mf4_tumu
#define vloxseg5ei64_v_i8mf4_tumu __riscv_vloxseg5ei64_v_i8mf4_tumu
#define vloxseg6ei64_v_i8mf4_tumu __riscv_vloxseg6ei64_v_i8mf4_tumu
#define vloxseg7ei64_v_i8mf4_tumu __riscv_vloxseg7ei64_v_i8mf4_tumu
#define vloxseg8ei64_v_i8mf4_tumu __riscv_vloxseg8ei64_v_i8mf4_tumu
#define vloxseg2ei64_v_i8mf2_tumu __riscv_vloxseg2ei64_v_i8mf2_tumu
#define vloxseg3ei64_v_i8mf2_tumu __riscv_vloxseg3ei64_v_i8mf2_tumu
#define vloxseg4ei64_v_i8mf2_tumu __riscv_vloxseg4ei64_v_i8mf2_tumu
#define vloxseg5ei64_v_i8mf2_tumu __riscv_vloxseg5ei64_v_i8mf2_tumu
#define vloxseg6ei64_v_i8mf2_tumu __riscv_vloxseg6ei64_v_i8mf2_tumu
#define vloxseg7ei64_v_i8mf2_tumu __riscv_vloxseg7ei64_v_i8mf2_tumu
#define vloxseg8ei64_v_i8mf2_tumu __riscv_vloxseg8ei64_v_i8mf2_tumu
#define vloxseg2ei64_v_i8m1_tumu __riscv_vloxseg2ei64_v_i8m1_tumu
#define vloxseg3ei64_v_i8m1_tumu __riscv_vloxseg3ei64_v_i8m1_tumu
#define vloxseg4ei64_v_i8m1_tumu __riscv_vloxseg4ei64_v_i8m1_tumu
#define vloxseg5ei64_v_i8m1_tumu __riscv_vloxseg5ei64_v_i8m1_tumu
#define vloxseg6ei64_v_i8m1_tumu __riscv_vloxseg6ei64_v_i8m1_tumu
#define vloxseg7ei64_v_i8m1_tumu __riscv_vloxseg7ei64_v_i8m1_tumu
#define vloxseg8ei64_v_i8m1_tumu __riscv_vloxseg8ei64_v_i8m1_tumu
#define vloxseg2ei8_v_i16mf4_tumu __riscv_vloxseg2ei8_v_i16mf4_tumu
#define vloxseg3ei8_v_i16mf4_tumu __riscv_vloxseg3ei8_v_i16mf4_tumu
#define vloxseg4ei8_v_i16mf4_tumu __riscv_vloxseg4ei8_v_i16mf4_tumu
#define vloxseg5ei8_v_i16mf4_tumu __riscv_vloxseg5ei8_v_i16mf4_tumu
#define vloxseg6ei8_v_i16mf4_tumu __riscv_vloxseg6ei8_v_i16mf4_tumu
#define vloxseg7ei8_v_i16mf4_tumu __riscv_vloxseg7ei8_v_i16mf4_tumu
#define vloxseg8ei8_v_i16mf4_tumu __riscv_vloxseg8ei8_v_i16mf4_tumu
#define vloxseg2ei8_v_i16mf2_tumu __riscv_vloxseg2ei8_v_i16mf2_tumu
#define vloxseg3ei8_v_i16mf2_tumu __riscv_vloxseg3ei8_v_i16mf2_tumu
#define vloxseg4ei8_v_i16mf2_tumu __riscv_vloxseg4ei8_v_i16mf2_tumu
#define vloxseg5ei8_v_i16mf2_tumu __riscv_vloxseg5ei8_v_i16mf2_tumu
#define vloxseg6ei8_v_i16mf2_tumu __riscv_vloxseg6ei8_v_i16mf2_tumu
#define vloxseg7ei8_v_i16mf2_tumu __riscv_vloxseg7ei8_v_i16mf2_tumu
#define vloxseg8ei8_v_i16mf2_tumu __riscv_vloxseg8ei8_v_i16mf2_tumu
#define vloxseg2ei8_v_i16m1_tumu __riscv_vloxseg2ei8_v_i16m1_tumu
#define vloxseg3ei8_v_i16m1_tumu __riscv_vloxseg3ei8_v_i16m1_tumu
#define vloxseg4ei8_v_i16m1_tumu __riscv_vloxseg4ei8_v_i16m1_tumu
#define vloxseg5ei8_v_i16m1_tumu __riscv_vloxseg5ei8_v_i16m1_tumu
#define vloxseg6ei8_v_i16m1_tumu __riscv_vloxseg6ei8_v_i16m1_tumu
#define vloxseg7ei8_v_i16m1_tumu __riscv_vloxseg7ei8_v_i16m1_tumu
#define vloxseg8ei8_v_i16m1_tumu __riscv_vloxseg8ei8_v_i16m1_tumu
#define vloxseg2ei8_v_i16m2_tumu __riscv_vloxseg2ei8_v_i16m2_tumu
#define vloxseg3ei8_v_i16m2_tumu __riscv_vloxseg3ei8_v_i16m2_tumu
#define vloxseg4ei8_v_i16m2_tumu __riscv_vloxseg4ei8_v_i16m2_tumu
#define vloxseg2ei8_v_i16m4_tumu __riscv_vloxseg2ei8_v_i16m4_tumu
#define vloxseg2ei16_v_i16mf4_tumu __riscv_vloxseg2ei16_v_i16mf4_tumu
#define vloxseg3ei16_v_i16mf4_tumu __riscv_vloxseg3ei16_v_i16mf4_tumu
#define vloxseg4ei16_v_i16mf4_tumu __riscv_vloxseg4ei16_v_i16mf4_tumu
#define vloxseg5ei16_v_i16mf4_tumu __riscv_vloxseg5ei16_v_i16mf4_tumu
#define vloxseg6ei16_v_i16mf4_tumu __riscv_vloxseg6ei16_v_i16mf4_tumu
#define vloxseg7ei16_v_i16mf4_tumu __riscv_vloxseg7ei16_v_i16mf4_tumu
#define vloxseg8ei16_v_i16mf4_tumu __riscv_vloxseg8ei16_v_i16mf4_tumu
#define vloxseg2ei16_v_i16mf2_tumu __riscv_vloxseg2ei16_v_i16mf2_tumu
#define vloxseg3ei16_v_i16mf2_tumu __riscv_vloxseg3ei16_v_i16mf2_tumu
#define vloxseg4ei16_v_i16mf2_tumu __riscv_vloxseg4ei16_v_i16mf2_tumu
#define vloxseg5ei16_v_i16mf2_tumu __riscv_vloxseg5ei16_v_i16mf2_tumu
#define vloxseg6ei16_v_i16mf2_tumu __riscv_vloxseg6ei16_v_i16mf2_tumu
#define vloxseg7ei16_v_i16mf2_tumu __riscv_vloxseg7ei16_v_i16mf2_tumu
#define vloxseg8ei16_v_i16mf2_tumu __riscv_vloxseg8ei16_v_i16mf2_tumu
#define vloxseg2ei16_v_i16m1_tumu __riscv_vloxseg2ei16_v_i16m1_tumu
#define vloxseg3ei16_v_i16m1_tumu __riscv_vloxseg3ei16_v_i16m1_tumu
#define vloxseg4ei16_v_i16m1_tumu __riscv_vloxseg4ei16_v_i16m1_tumu
#define vloxseg5ei16_v_i16m1_tumu __riscv_vloxseg5ei16_v_i16m1_tumu
#define vloxseg6ei16_v_i16m1_tumu __riscv_vloxseg6ei16_v_i16m1_tumu
#define vloxseg7ei16_v_i16m1_tumu __riscv_vloxseg7ei16_v_i16m1_tumu
#define vloxseg8ei16_v_i16m1_tumu __riscv_vloxseg8ei16_v_i16m1_tumu
#define vloxseg2ei16_v_i16m2_tumu __riscv_vloxseg2ei16_v_i16m2_tumu
#define vloxseg3ei16_v_i16m2_tumu __riscv_vloxseg3ei16_v_i16m2_tumu
#define vloxseg4ei16_v_i16m2_tumu __riscv_vloxseg4ei16_v_i16m2_tumu
#define vloxseg2ei16_v_i16m4_tumu __riscv_vloxseg2ei16_v_i16m4_tumu
#define vloxseg2ei32_v_i16mf4_tumu __riscv_vloxseg2ei32_v_i16mf4_tumu
#define vloxseg3ei32_v_i16mf4_tumu __riscv_vloxseg3ei32_v_i16mf4_tumu
#define vloxseg4ei32_v_i16mf4_tumu __riscv_vloxseg4ei32_v_i16mf4_tumu
#define vloxseg5ei32_v_i16mf4_tumu __riscv_vloxseg5ei32_v_i16mf4_tumu
#define vloxseg6ei32_v_i16mf4_tumu __riscv_vloxseg6ei32_v_i16mf4_tumu
#define vloxseg7ei32_v_i16mf4_tumu __riscv_vloxseg7ei32_v_i16mf4_tumu
#define vloxseg8ei32_v_i16mf4_tumu __riscv_vloxseg8ei32_v_i16mf4_tumu
#define vloxseg2ei32_v_i16mf2_tumu __riscv_vloxseg2ei32_v_i16mf2_tumu
#define vloxseg3ei32_v_i16mf2_tumu __riscv_vloxseg3ei32_v_i16mf2_tumu
#define vloxseg4ei32_v_i16mf2_tumu __riscv_vloxseg4ei32_v_i16mf2_tumu
#define vloxseg5ei32_v_i16mf2_tumu __riscv_vloxseg5ei32_v_i16mf2_tumu
#define vloxseg6ei32_v_i16mf2_tumu __riscv_vloxseg6ei32_v_i16mf2_tumu
#define vloxseg7ei32_v_i16mf2_tumu __riscv_vloxseg7ei32_v_i16mf2_tumu
#define vloxseg8ei32_v_i16mf2_tumu __riscv_vloxseg8ei32_v_i16mf2_tumu
#define vloxseg2ei32_v_i16m1_tumu __riscv_vloxseg2ei32_v_i16m1_tumu
#define vloxseg3ei32_v_i16m1_tumu __riscv_vloxseg3ei32_v_i16m1_tumu
#define vloxseg4ei32_v_i16m1_tumu __riscv_vloxseg4ei32_v_i16m1_tumu
#define vloxseg5ei32_v_i16m1_tumu __riscv_vloxseg5ei32_v_i16m1_tumu
#define vloxseg6ei32_v_i16m1_tumu __riscv_vloxseg6ei32_v_i16m1_tumu
#define vloxseg7ei32_v_i16m1_tumu __riscv_vloxseg7ei32_v_i16m1_tumu
#define vloxseg8ei32_v_i16m1_tumu __riscv_vloxseg8ei32_v_i16m1_tumu
#define vloxseg2ei32_v_i16m2_tumu __riscv_vloxseg2ei32_v_i16m2_tumu
#define vloxseg3ei32_v_i16m2_tumu __riscv_vloxseg3ei32_v_i16m2_tumu
#define vloxseg4ei32_v_i16m2_tumu __riscv_vloxseg4ei32_v_i16m2_tumu
#define vloxseg2ei32_v_i16m4_tumu __riscv_vloxseg2ei32_v_i16m4_tumu
#define vloxseg2ei64_v_i16mf4_tumu __riscv_vloxseg2ei64_v_i16mf4_tumu
#define vloxseg3ei64_v_i16mf4_tumu __riscv_vloxseg3ei64_v_i16mf4_tumu
#define vloxseg4ei64_v_i16mf4_tumu __riscv_vloxseg4ei64_v_i16mf4_tumu
#define vloxseg5ei64_v_i16mf4_tumu __riscv_vloxseg5ei64_v_i16mf4_tumu
#define vloxseg6ei64_v_i16mf4_tumu __riscv_vloxseg6ei64_v_i16mf4_tumu
#define vloxseg7ei64_v_i16mf4_tumu __riscv_vloxseg7ei64_v_i16mf4_tumu
#define vloxseg8ei64_v_i16mf4_tumu __riscv_vloxseg8ei64_v_i16mf4_tumu
#define vloxseg2ei64_v_i16mf2_tumu __riscv_vloxseg2ei64_v_i16mf2_tumu
#define vloxseg3ei64_v_i16mf2_tumu __riscv_vloxseg3ei64_v_i16mf2_tumu
#define vloxseg4ei64_v_i16mf2_tumu __riscv_vloxseg4ei64_v_i16mf2_tumu
#define vloxseg5ei64_v_i16mf2_tumu __riscv_vloxseg5ei64_v_i16mf2_tumu
#define vloxseg6ei64_v_i16mf2_tumu __riscv_vloxseg6ei64_v_i16mf2_tumu
#define vloxseg7ei64_v_i16mf2_tumu __riscv_vloxseg7ei64_v_i16mf2_tumu
#define vloxseg8ei64_v_i16mf2_tumu __riscv_vloxseg8ei64_v_i16mf2_tumu
#define vloxseg2ei64_v_i16m1_tumu __riscv_vloxseg2ei64_v_i16m1_tumu
#define vloxseg3ei64_v_i16m1_tumu __riscv_vloxseg3ei64_v_i16m1_tumu
#define vloxseg4ei64_v_i16m1_tumu __riscv_vloxseg4ei64_v_i16m1_tumu
#define vloxseg5ei64_v_i16m1_tumu __riscv_vloxseg5ei64_v_i16m1_tumu
#define vloxseg6ei64_v_i16m1_tumu __riscv_vloxseg6ei64_v_i16m1_tumu
#define vloxseg7ei64_v_i16m1_tumu __riscv_vloxseg7ei64_v_i16m1_tumu
#define vloxseg8ei64_v_i16m1_tumu __riscv_vloxseg8ei64_v_i16m1_tumu
#define vloxseg2ei64_v_i16m2_tumu __riscv_vloxseg2ei64_v_i16m2_tumu
#define vloxseg3ei64_v_i16m2_tumu __riscv_vloxseg3ei64_v_i16m2_tumu
#define vloxseg4ei64_v_i16m2_tumu __riscv_vloxseg4ei64_v_i16m2_tumu
#define vloxseg2ei8_v_i32mf2_tumu __riscv_vloxseg2ei8_v_i32mf2_tumu
#define vloxseg3ei8_v_i32mf2_tumu __riscv_vloxseg3ei8_v_i32mf2_tumu
#define vloxseg4ei8_v_i32mf2_tumu __riscv_vloxseg4ei8_v_i32mf2_tumu
#define vloxseg5ei8_v_i32mf2_tumu __riscv_vloxseg5ei8_v_i32mf2_tumu
#define vloxseg6ei8_v_i32mf2_tumu __riscv_vloxseg6ei8_v_i32mf2_tumu
#define vloxseg7ei8_v_i32mf2_tumu __riscv_vloxseg7ei8_v_i32mf2_tumu
#define vloxseg8ei8_v_i32mf2_tumu __riscv_vloxseg8ei8_v_i32mf2_tumu
#define vloxseg2ei8_v_i32m1_tumu __riscv_vloxseg2ei8_v_i32m1_tumu
#define vloxseg3ei8_v_i32m1_tumu __riscv_vloxseg3ei8_v_i32m1_tumu
#define vloxseg4ei8_v_i32m1_tumu __riscv_vloxseg4ei8_v_i32m1_tumu
#define vloxseg5ei8_v_i32m1_tumu __riscv_vloxseg5ei8_v_i32m1_tumu
#define vloxseg6ei8_v_i32m1_tumu __riscv_vloxseg6ei8_v_i32m1_tumu
#define vloxseg7ei8_v_i32m1_tumu __riscv_vloxseg7ei8_v_i32m1_tumu
#define vloxseg8ei8_v_i32m1_tumu __riscv_vloxseg8ei8_v_i32m1_tumu
#define vloxseg2ei8_v_i32m2_tumu __riscv_vloxseg2ei8_v_i32m2_tumu
#define vloxseg3ei8_v_i32m2_tumu __riscv_vloxseg3ei8_v_i32m2_tumu
#define vloxseg4ei8_v_i32m2_tumu __riscv_vloxseg4ei8_v_i32m2_tumu
#define vloxseg2ei8_v_i32m4_tumu __riscv_vloxseg2ei8_v_i32m4_tumu
#define vloxseg2ei16_v_i32mf2_tumu __riscv_vloxseg2ei16_v_i32mf2_tumu
#define vloxseg3ei16_v_i32mf2_tumu __riscv_vloxseg3ei16_v_i32mf2_tumu
#define vloxseg4ei16_v_i32mf2_tumu __riscv_vloxseg4ei16_v_i32mf2_tumu
#define vloxseg5ei16_v_i32mf2_tumu __riscv_vloxseg5ei16_v_i32mf2_tumu
#define vloxseg6ei16_v_i32mf2_tumu __riscv_vloxseg6ei16_v_i32mf2_tumu
#define vloxseg7ei16_v_i32mf2_tumu __riscv_vloxseg7ei16_v_i32mf2_tumu
#define vloxseg8ei16_v_i32mf2_tumu __riscv_vloxseg8ei16_v_i32mf2_tumu
#define vloxseg2ei16_v_i32m1_tumu __riscv_vloxseg2ei16_v_i32m1_tumu
#define vloxseg3ei16_v_i32m1_tumu __riscv_vloxseg3ei16_v_i32m1_tumu
#define vloxseg4ei16_v_i32m1_tumu __riscv_vloxseg4ei16_v_i32m1_tumu
#define vloxseg5ei16_v_i32m1_tumu __riscv_vloxseg5ei16_v_i32m1_tumu
#define vloxseg6ei16_v_i32m1_tumu __riscv_vloxseg6ei16_v_i32m1_tumu
#define vloxseg7ei16_v_i32m1_tumu __riscv_vloxseg7ei16_v_i32m1_tumu
#define vloxseg8ei16_v_i32m1_tumu __riscv_vloxseg8ei16_v_i32m1_tumu
#define vloxseg2ei16_v_i32m2_tumu __riscv_vloxseg2ei16_v_i32m2_tumu
#define vloxseg3ei16_v_i32m2_tumu __riscv_vloxseg3ei16_v_i32m2_tumu
#define vloxseg4ei16_v_i32m2_tumu __riscv_vloxseg4ei16_v_i32m2_tumu
#define vloxseg2ei16_v_i32m4_tumu __riscv_vloxseg2ei16_v_i32m4_tumu
#define vloxseg2ei32_v_i32mf2_tumu __riscv_vloxseg2ei32_v_i32mf2_tumu
#define vloxseg3ei32_v_i32mf2_tumu __riscv_vloxseg3ei32_v_i32mf2_tumu
#define vloxseg4ei32_v_i32mf2_tumu __riscv_vloxseg4ei32_v_i32mf2_tumu
#define vloxseg5ei32_v_i32mf2_tumu __riscv_vloxseg5ei32_v_i32mf2_tumu
#define vloxseg6ei32_v_i32mf2_tumu __riscv_vloxseg6ei32_v_i32mf2_tumu
#define vloxseg7ei32_v_i32mf2_tumu __riscv_vloxseg7ei32_v_i32mf2_tumu
#define vloxseg8ei32_v_i32mf2_tumu __riscv_vloxseg8ei32_v_i32mf2_tumu
#define vloxseg2ei32_v_i32m1_tumu __riscv_vloxseg2ei32_v_i32m1_tumu
#define vloxseg3ei32_v_i32m1_tumu __riscv_vloxseg3ei32_v_i32m1_tumu
#define vloxseg4ei32_v_i32m1_tumu __riscv_vloxseg4ei32_v_i32m1_tumu
#define vloxseg5ei32_v_i32m1_tumu __riscv_vloxseg5ei32_v_i32m1_tumu
#define vloxseg6ei32_v_i32m1_tumu __riscv_vloxseg6ei32_v_i32m1_tumu
#define vloxseg7ei32_v_i32m1_tumu __riscv_vloxseg7ei32_v_i32m1_tumu
#define vloxseg8ei32_v_i32m1_tumu __riscv_vloxseg8ei32_v_i32m1_tumu
#define vloxseg2ei32_v_i32m2_tumu __riscv_vloxseg2ei32_v_i32m2_tumu
#define vloxseg3ei32_v_i32m2_tumu __riscv_vloxseg3ei32_v_i32m2_tumu
#define vloxseg4ei32_v_i32m2_tumu __riscv_vloxseg4ei32_v_i32m2_tumu
#define vloxseg2ei32_v_i32m4_tumu __riscv_vloxseg2ei32_v_i32m4_tumu
#define vloxseg2ei64_v_i32mf2_tumu __riscv_vloxseg2ei64_v_i32mf2_tumu
#define vloxseg3ei64_v_i32mf2_tumu __riscv_vloxseg3ei64_v_i32mf2_tumu
#define vloxseg4ei64_v_i32mf2_tumu __riscv_vloxseg4ei64_v_i32mf2_tumu
#define vloxseg5ei64_v_i32mf2_tumu __riscv_vloxseg5ei64_v_i32mf2_tumu
#define vloxseg6ei64_v_i32mf2_tumu __riscv_vloxseg6ei64_v_i32mf2_tumu
#define vloxseg7ei64_v_i32mf2_tumu __riscv_vloxseg7ei64_v_i32mf2_tumu
#define vloxseg8ei64_v_i32mf2_tumu __riscv_vloxseg8ei64_v_i32mf2_tumu
#define vloxseg2ei64_v_i32m1_tumu __riscv_vloxseg2ei64_v_i32m1_tumu
#define vloxseg3ei64_v_i32m1_tumu __riscv_vloxseg3ei64_v_i32m1_tumu
#define vloxseg4ei64_v_i32m1_tumu __riscv_vloxseg4ei64_v_i32m1_tumu
#define vloxseg5ei64_v_i32m1_tumu __riscv_vloxseg5ei64_v_i32m1_tumu
#define vloxseg6ei64_v_i32m1_tumu __riscv_vloxseg6ei64_v_i32m1_tumu
#define vloxseg7ei64_v_i32m1_tumu __riscv_vloxseg7ei64_v_i32m1_tumu
#define vloxseg8ei64_v_i32m1_tumu __riscv_vloxseg8ei64_v_i32m1_tumu
#define vloxseg2ei64_v_i32m2_tumu __riscv_vloxseg2ei64_v_i32m2_tumu
#define vloxseg3ei64_v_i32m2_tumu __riscv_vloxseg3ei64_v_i32m2_tumu
#define vloxseg4ei64_v_i32m2_tumu __riscv_vloxseg4ei64_v_i32m2_tumu
#define vloxseg2ei64_v_i32m4_tumu __riscv_vloxseg2ei64_v_i32m4_tumu
#define vloxseg2ei8_v_i64m1_tumu __riscv_vloxseg2ei8_v_i64m1_tumu
#define vloxseg3ei8_v_i64m1_tumu __riscv_vloxseg3ei8_v_i64m1_tumu
#define vloxseg4ei8_v_i64m1_tumu __riscv_vloxseg4ei8_v_i64m1_tumu
#define vloxseg5ei8_v_i64m1_tumu __riscv_vloxseg5ei8_v_i64m1_tumu
#define vloxseg6ei8_v_i64m1_tumu __riscv_vloxseg6ei8_v_i64m1_tumu
#define vloxseg7ei8_v_i64m1_tumu __riscv_vloxseg7ei8_v_i64m1_tumu
#define vloxseg8ei8_v_i64m1_tumu __riscv_vloxseg8ei8_v_i64m1_tumu
#define vloxseg2ei8_v_i64m2_tumu __riscv_vloxseg2ei8_v_i64m2_tumu
#define vloxseg3ei8_v_i64m2_tumu __riscv_vloxseg3ei8_v_i64m2_tumu
#define vloxseg4ei8_v_i64m2_tumu __riscv_vloxseg4ei8_v_i64m2_tumu
#define vloxseg2ei8_v_i64m4_tumu __riscv_vloxseg2ei8_v_i64m4_tumu
#define vloxseg2ei16_v_i64m1_tumu __riscv_vloxseg2ei16_v_i64m1_tumu
#define vloxseg3ei16_v_i64m1_tumu __riscv_vloxseg3ei16_v_i64m1_tumu
#define vloxseg4ei16_v_i64m1_tumu __riscv_vloxseg4ei16_v_i64m1_tumu
#define vloxseg5ei16_v_i64m1_tumu __riscv_vloxseg5ei16_v_i64m1_tumu
#define vloxseg6ei16_v_i64m1_tumu __riscv_vloxseg6ei16_v_i64m1_tumu
#define vloxseg7ei16_v_i64m1_tumu __riscv_vloxseg7ei16_v_i64m1_tumu
#define vloxseg8ei16_v_i64m1_tumu __riscv_vloxseg8ei16_v_i64m1_tumu
#define vloxseg2ei16_v_i64m2_tumu __riscv_vloxseg2ei16_v_i64m2_tumu
#define vloxseg3ei16_v_i64m2_tumu __riscv_vloxseg3ei16_v_i64m2_tumu
#define vloxseg4ei16_v_i64m2_tumu __riscv_vloxseg4ei16_v_i64m2_tumu
#define vloxseg2ei16_v_i64m4_tumu __riscv_vloxseg2ei16_v_i64m4_tumu
#define vloxseg2ei32_v_i64m1_tumu __riscv_vloxseg2ei32_v_i64m1_tumu
#define vloxseg3ei32_v_i64m1_tumu __riscv_vloxseg3ei32_v_i64m1_tumu
#define vloxseg4ei32_v_i64m1_tumu __riscv_vloxseg4ei32_v_i64m1_tumu
#define vloxseg5ei32_v_i64m1_tumu __riscv_vloxseg5ei32_v_i64m1_tumu
#define vloxseg6ei32_v_i64m1_tumu __riscv_vloxseg6ei32_v_i64m1_tumu
#define vloxseg7ei32_v_i64m1_tumu __riscv_vloxseg7ei32_v_i64m1_tumu
#define vloxseg8ei32_v_i64m1_tumu __riscv_vloxseg8ei32_v_i64m1_tumu
#define vloxseg2ei32_v_i64m2_tumu __riscv_vloxseg2ei32_v_i64m2_tumu
#define vloxseg3ei32_v_i64m2_tumu __riscv_vloxseg3ei32_v_i64m2_tumu
#define vloxseg4ei32_v_i64m2_tumu __riscv_vloxseg4ei32_v_i64m2_tumu
#define vloxseg2ei32_v_i64m4_tumu __riscv_vloxseg2ei32_v_i64m4_tumu
#define vloxseg2ei64_v_i64m1_tumu __riscv_vloxseg2ei64_v_i64m1_tumu
#define vloxseg3ei64_v_i64m1_tumu __riscv_vloxseg3ei64_v_i64m1_tumu
#define vloxseg4ei64_v_i64m1_tumu __riscv_vloxseg4ei64_v_i64m1_tumu
#define vloxseg5ei64_v_i64m1_tumu __riscv_vloxseg5ei64_v_i64m1_tumu
#define vloxseg6ei64_v_i64m1_tumu __riscv_vloxseg6ei64_v_i64m1_tumu
#define vloxseg7ei64_v_i64m1_tumu __riscv_vloxseg7ei64_v_i64m1_tumu
#define vloxseg8ei64_v_i64m1_tumu __riscv_vloxseg8ei64_v_i64m1_tumu
#define vloxseg2ei64_v_i64m2_tumu __riscv_vloxseg2ei64_v_i64m2_tumu
#define vloxseg3ei64_v_i64m2_tumu __riscv_vloxseg3ei64_v_i64m2_tumu
#define vloxseg4ei64_v_i64m2_tumu __riscv_vloxseg4ei64_v_i64m2_tumu
#define vloxseg2ei64_v_i64m4_tumu __riscv_vloxseg2ei64_v_i64m4_tumu
#define vluxseg2ei8_v_i8mf8_tumu __riscv_vluxseg2ei8_v_i8mf8_tumu
#define vluxseg3ei8_v_i8mf8_tumu __riscv_vluxseg3ei8_v_i8mf8_tumu
#define vluxseg4ei8_v_i8mf8_tumu __riscv_vluxseg4ei8_v_i8mf8_tumu
#define vluxseg5ei8_v_i8mf8_tumu __riscv_vluxseg5ei8_v_i8mf8_tumu
#define vluxseg6ei8_v_i8mf8_tumu __riscv_vluxseg6ei8_v_i8mf8_tumu
#define vluxseg7ei8_v_i8mf8_tumu __riscv_vluxseg7ei8_v_i8mf8_tumu
#define vluxseg8ei8_v_i8mf8_tumu __riscv_vluxseg8ei8_v_i8mf8_tumu
#define vluxseg2ei8_v_i8mf4_tumu __riscv_vluxseg2ei8_v_i8mf4_tumu
#define vluxseg3ei8_v_i8mf4_tumu __riscv_vluxseg3ei8_v_i8mf4_tumu
#define vluxseg4ei8_v_i8mf4_tumu __riscv_vluxseg4ei8_v_i8mf4_tumu
#define vluxseg5ei8_v_i8mf4_tumu __riscv_vluxseg5ei8_v_i8mf4_tumu
#define vluxseg6ei8_v_i8mf4_tumu __riscv_vluxseg6ei8_v_i8mf4_tumu
#define vluxseg7ei8_v_i8mf4_tumu __riscv_vluxseg7ei8_v_i8mf4_tumu
#define vluxseg8ei8_v_i8mf4_tumu __riscv_vluxseg8ei8_v_i8mf4_tumu
#define vluxseg2ei8_v_i8mf2_tumu __riscv_vluxseg2ei8_v_i8mf2_tumu
#define vluxseg3ei8_v_i8mf2_tumu __riscv_vluxseg3ei8_v_i8mf2_tumu
#define vluxseg4ei8_v_i8mf2_tumu __riscv_vluxseg4ei8_v_i8mf2_tumu
#define vluxseg5ei8_v_i8mf2_tumu __riscv_vluxseg5ei8_v_i8mf2_tumu
#define vluxseg6ei8_v_i8mf2_tumu __riscv_vluxseg6ei8_v_i8mf2_tumu
#define vluxseg7ei8_v_i8mf2_tumu __riscv_vluxseg7ei8_v_i8mf2_tumu
#define vluxseg8ei8_v_i8mf2_tumu __riscv_vluxseg8ei8_v_i8mf2_tumu
#define vluxseg2ei8_v_i8m1_tumu __riscv_vluxseg2ei8_v_i8m1_tumu
#define vluxseg3ei8_v_i8m1_tumu __riscv_vluxseg3ei8_v_i8m1_tumu
#define vluxseg4ei8_v_i8m1_tumu __riscv_vluxseg4ei8_v_i8m1_tumu
#define vluxseg5ei8_v_i8m1_tumu __riscv_vluxseg5ei8_v_i8m1_tumu
#define vluxseg6ei8_v_i8m1_tumu __riscv_vluxseg6ei8_v_i8m1_tumu
#define vluxseg7ei8_v_i8m1_tumu __riscv_vluxseg7ei8_v_i8m1_tumu
#define vluxseg8ei8_v_i8m1_tumu __riscv_vluxseg8ei8_v_i8m1_tumu
#define vluxseg2ei8_v_i8m2_tumu __riscv_vluxseg2ei8_v_i8m2_tumu
#define vluxseg3ei8_v_i8m2_tumu __riscv_vluxseg3ei8_v_i8m2_tumu
#define vluxseg4ei8_v_i8m2_tumu __riscv_vluxseg4ei8_v_i8m2_tumu
#define vluxseg2ei8_v_i8m4_tumu __riscv_vluxseg2ei8_v_i8m4_tumu
#define vluxseg2ei16_v_i8mf8_tumu __riscv_vluxseg2ei16_v_i8mf8_tumu
#define vluxseg3ei16_v_i8mf8_tumu __riscv_vluxseg3ei16_v_i8mf8_tumu
#define vluxseg4ei16_v_i8mf8_tumu __riscv_vluxseg4ei16_v_i8mf8_tumu
#define vluxseg5ei16_v_i8mf8_tumu __riscv_vluxseg5ei16_v_i8mf8_tumu
#define vluxseg6ei16_v_i8mf8_tumu __riscv_vluxseg6ei16_v_i8mf8_tumu
#define vluxseg7ei16_v_i8mf8_tumu __riscv_vluxseg7ei16_v_i8mf8_tumu
#define vluxseg8ei16_v_i8mf8_tumu __riscv_vluxseg8ei16_v_i8mf8_tumu
#define vluxseg2ei16_v_i8mf4_tumu __riscv_vluxseg2ei16_v_i8mf4_tumu
#define vluxseg3ei16_v_i8mf4_tumu __riscv_vluxseg3ei16_v_i8mf4_tumu
#define vluxseg4ei16_v_i8mf4_tumu __riscv_vluxseg4ei16_v_i8mf4_tumu
#define vluxseg5ei16_v_i8mf4_tumu __riscv_vluxseg5ei16_v_i8mf4_tumu
#define vluxseg6ei16_v_i8mf4_tumu __riscv_vluxseg6ei16_v_i8mf4_tumu
#define vluxseg7ei16_v_i8mf4_tumu __riscv_vluxseg7ei16_v_i8mf4_tumu
#define vluxseg8ei16_v_i8mf4_tumu __riscv_vluxseg8ei16_v_i8mf4_tumu
#define vluxseg2ei16_v_i8mf2_tumu __riscv_vluxseg2ei16_v_i8mf2_tumu
#define vluxseg3ei16_v_i8mf2_tumu __riscv_vluxseg3ei16_v_i8mf2_tumu
#define vluxseg4ei16_v_i8mf2_tumu __riscv_vluxseg4ei16_v_i8mf2_tumu
#define vluxseg5ei16_v_i8mf2_tumu __riscv_vluxseg5ei16_v_i8mf2_tumu
#define vluxseg6ei16_v_i8mf2_tumu __riscv_vluxseg6ei16_v_i8mf2_tumu
#define vluxseg7ei16_v_i8mf2_tumu __riscv_vluxseg7ei16_v_i8mf2_tumu
#define vluxseg8ei16_v_i8mf2_tumu __riscv_vluxseg8ei16_v_i8mf2_tumu
#define vluxseg2ei16_v_i8m1_tumu __riscv_vluxseg2ei16_v_i8m1_tumu
#define vluxseg3ei16_v_i8m1_tumu __riscv_vluxseg3ei16_v_i8m1_tumu
#define vluxseg4ei16_v_i8m1_tumu __riscv_vluxseg4ei16_v_i8m1_tumu
#define vluxseg5ei16_v_i8m1_tumu __riscv_vluxseg5ei16_v_i8m1_tumu
#define vluxseg6ei16_v_i8m1_tumu __riscv_vluxseg6ei16_v_i8m1_tumu
#define vluxseg7ei16_v_i8m1_tumu __riscv_vluxseg7ei16_v_i8m1_tumu
#define vluxseg8ei16_v_i8m1_tumu __riscv_vluxseg8ei16_v_i8m1_tumu
#define vluxseg2ei16_v_i8m2_tumu __riscv_vluxseg2ei16_v_i8m2_tumu
#define vluxseg3ei16_v_i8m2_tumu __riscv_vluxseg3ei16_v_i8m2_tumu
#define vluxseg4ei16_v_i8m2_tumu __riscv_vluxseg4ei16_v_i8m2_tumu
#define vluxseg2ei16_v_i8m4_tumu __riscv_vluxseg2ei16_v_i8m4_tumu
#define vluxseg2ei32_v_i8mf8_tumu __riscv_vluxseg2ei32_v_i8mf8_tumu
#define vluxseg3ei32_v_i8mf8_tumu __riscv_vluxseg3ei32_v_i8mf8_tumu
#define vluxseg4ei32_v_i8mf8_tumu __riscv_vluxseg4ei32_v_i8mf8_tumu
#define vluxseg5ei32_v_i8mf8_tumu __riscv_vluxseg5ei32_v_i8mf8_tumu
#define vluxseg6ei32_v_i8mf8_tumu __riscv_vluxseg6ei32_v_i8mf8_tumu
#define vluxseg7ei32_v_i8mf8_tumu __riscv_vluxseg7ei32_v_i8mf8_tumu
#define vluxseg8ei32_v_i8mf8_tumu __riscv_vluxseg8ei32_v_i8mf8_tumu
#define vluxseg2ei32_v_i8mf4_tumu __riscv_vluxseg2ei32_v_i8mf4_tumu
#define vluxseg3ei32_v_i8mf4_tumu __riscv_vluxseg3ei32_v_i8mf4_tumu
#define vluxseg4ei32_v_i8mf4_tumu __riscv_vluxseg4ei32_v_i8mf4_tumu
#define vluxseg5ei32_v_i8mf4_tumu __riscv_vluxseg5ei32_v_i8mf4_tumu
#define vluxseg6ei32_v_i8mf4_tumu __riscv_vluxseg6ei32_v_i8mf4_tumu
#define vluxseg7ei32_v_i8mf4_tumu __riscv_vluxseg7ei32_v_i8mf4_tumu
#define vluxseg8ei32_v_i8mf4_tumu __riscv_vluxseg8ei32_v_i8mf4_tumu
#define vluxseg2ei32_v_i8mf2_tumu __riscv_vluxseg2ei32_v_i8mf2_tumu
#define vluxseg3ei32_v_i8mf2_tumu __riscv_vluxseg3ei32_v_i8mf2_tumu
#define vluxseg4ei32_v_i8mf2_tumu __riscv_vluxseg4ei32_v_i8mf2_tumu
#define vluxseg5ei32_v_i8mf2_tumu __riscv_vluxseg5ei32_v_i8mf2_tumu
#define vluxseg6ei32_v_i8mf2_tumu __riscv_vluxseg6ei32_v_i8mf2_tumu
#define vluxseg7ei32_v_i8mf2_tumu __riscv_vluxseg7ei32_v_i8mf2_tumu
#define vluxseg8ei32_v_i8mf2_tumu __riscv_vluxseg8ei32_v_i8mf2_tumu
#define vluxseg2ei32_v_i8m1_tumu __riscv_vluxseg2ei32_v_i8m1_tumu
#define vluxseg3ei32_v_i8m1_tumu __riscv_vluxseg3ei32_v_i8m1_tumu
#define vluxseg4ei32_v_i8m1_tumu __riscv_vluxseg4ei32_v_i8m1_tumu
#define vluxseg5ei32_v_i8m1_tumu __riscv_vluxseg5ei32_v_i8m1_tumu
#define vluxseg6ei32_v_i8m1_tumu __riscv_vluxseg6ei32_v_i8m1_tumu
#define vluxseg7ei32_v_i8m1_tumu __riscv_vluxseg7ei32_v_i8m1_tumu
#define vluxseg8ei32_v_i8m1_tumu __riscv_vluxseg8ei32_v_i8m1_tumu
#define vluxseg2ei32_v_i8m2_tumu __riscv_vluxseg2ei32_v_i8m2_tumu
#define vluxseg3ei32_v_i8m2_tumu __riscv_vluxseg3ei32_v_i8m2_tumu
#define vluxseg4ei32_v_i8m2_tumu __riscv_vluxseg4ei32_v_i8m2_tumu
#define vluxseg2ei64_v_i8mf8_tumu __riscv_vluxseg2ei64_v_i8mf8_tumu
#define vluxseg3ei64_v_i8mf8_tumu __riscv_vluxseg3ei64_v_i8mf8_tumu
#define vluxseg4ei64_v_i8mf8_tumu __riscv_vluxseg4ei64_v_i8mf8_tumu
#define vluxseg5ei64_v_i8mf8_tumu __riscv_vluxseg5ei64_v_i8mf8_tumu
#define vluxseg6ei64_v_i8mf8_tumu __riscv_vluxseg6ei64_v_i8mf8_tumu
#define vluxseg7ei64_v_i8mf8_tumu __riscv_vluxseg7ei64_v_i8mf8_tumu
#define vluxseg8ei64_v_i8mf8_tumu __riscv_vluxseg8ei64_v_i8mf8_tumu
#define vluxseg2ei64_v_i8mf4_tumu __riscv_vluxseg2ei64_v_i8mf4_tumu
#define vluxseg3ei64_v_i8mf4_tumu __riscv_vluxseg3ei64_v_i8mf4_tumu
#define vluxseg4ei64_v_i8mf4_tumu __riscv_vluxseg4ei64_v_i8mf4_tumu
#define vluxseg5ei64_v_i8mf4_tumu __riscv_vluxseg5ei64_v_i8mf4_tumu
#define vluxseg6ei64_v_i8mf4_tumu __riscv_vluxseg6ei64_v_i8mf4_tumu
#define vluxseg7ei64_v_i8mf4_tumu __riscv_vluxseg7ei64_v_i8mf4_tumu
#define vluxseg8ei64_v_i8mf4_tumu __riscv_vluxseg8ei64_v_i8mf4_tumu
#define vluxseg2ei64_v_i8mf2_tumu __riscv_vluxseg2ei64_v_i8mf2_tumu
#define vluxseg3ei64_v_i8mf2_tumu __riscv_vluxseg3ei64_v_i8mf2_tumu
#define vluxseg4ei64_v_i8mf2_tumu __riscv_vluxseg4ei64_v_i8mf2_tumu
#define vluxseg5ei64_v_i8mf2_tumu __riscv_vluxseg5ei64_v_i8mf2_tumu
#define vluxseg6ei64_v_i8mf2_tumu __riscv_vluxseg6ei64_v_i8mf2_tumu
#define vluxseg7ei64_v_i8mf2_tumu __riscv_vluxseg7ei64_v_i8mf2_tumu
#define vluxseg8ei64_v_i8mf2_tumu __riscv_vluxseg8ei64_v_i8mf2_tumu
#define vluxseg2ei64_v_i8m1_tumu __riscv_vluxseg2ei64_v_i8m1_tumu
#define vluxseg3ei64_v_i8m1_tumu __riscv_vluxseg3ei64_v_i8m1_tumu
#define vluxseg4ei64_v_i8m1_tumu __riscv_vluxseg4ei64_v_i8m1_tumu
#define vluxseg5ei64_v_i8m1_tumu __riscv_vluxseg5ei64_v_i8m1_tumu
#define vluxseg6ei64_v_i8m1_tumu __riscv_vluxseg6ei64_v_i8m1_tumu
#define vluxseg7ei64_v_i8m1_tumu __riscv_vluxseg7ei64_v_i8m1_tumu
#define vluxseg8ei64_v_i8m1_tumu __riscv_vluxseg8ei64_v_i8m1_tumu
#define vluxseg2ei8_v_i16mf4_tumu __riscv_vluxseg2ei8_v_i16mf4_tumu
#define vluxseg3ei8_v_i16mf4_tumu __riscv_vluxseg3ei8_v_i16mf4_tumu
#define vluxseg4ei8_v_i16mf4_tumu __riscv_vluxseg4ei8_v_i16mf4_tumu
#define vluxseg5ei8_v_i16mf4_tumu __riscv_vluxseg5ei8_v_i16mf4_tumu
#define vluxseg6ei8_v_i16mf4_tumu __riscv_vluxseg6ei8_v_i16mf4_tumu
#define vluxseg7ei8_v_i16mf4_tumu __riscv_vluxseg7ei8_v_i16mf4_tumu
#define vluxseg8ei8_v_i16mf4_tumu __riscv_vluxseg8ei8_v_i16mf4_tumu
#define vluxseg2ei8_v_i16mf2_tumu __riscv_vluxseg2ei8_v_i16mf2_tumu
#define vluxseg3ei8_v_i16mf2_tumu __riscv_vluxseg3ei8_v_i16mf2_tumu
#define vluxseg4ei8_v_i16mf2_tumu __riscv_vluxseg4ei8_v_i16mf2_tumu
#define vluxseg5ei8_v_i16mf2_tumu __riscv_vluxseg5ei8_v_i16mf2_tumu
#define vluxseg6ei8_v_i16mf2_tumu __riscv_vluxseg6ei8_v_i16mf2_tumu
#define vluxseg7ei8_v_i16mf2_tumu __riscv_vluxseg7ei8_v_i16mf2_tumu
#define vluxseg8ei8_v_i16mf2_tumu __riscv_vluxseg8ei8_v_i16mf2_tumu
#define vluxseg2ei8_v_i16m1_tumu __riscv_vluxseg2ei8_v_i16m1_tumu
#define vluxseg3ei8_v_i16m1_tumu __riscv_vluxseg3ei8_v_i16m1_tumu
#define vluxseg4ei8_v_i16m1_tumu __riscv_vluxseg4ei8_v_i16m1_tumu
#define vluxseg5ei8_v_i16m1_tumu __riscv_vluxseg5ei8_v_i16m1_tumu
#define vluxseg6ei8_v_i16m1_tumu __riscv_vluxseg6ei8_v_i16m1_tumu
#define vluxseg7ei8_v_i16m1_tumu __riscv_vluxseg7ei8_v_i16m1_tumu
#define vluxseg8ei8_v_i16m1_tumu __riscv_vluxseg8ei8_v_i16m1_tumu
#define vluxseg2ei8_v_i16m2_tumu __riscv_vluxseg2ei8_v_i16m2_tumu
#define vluxseg3ei8_v_i16m2_tumu __riscv_vluxseg3ei8_v_i16m2_tumu
#define vluxseg4ei8_v_i16m2_tumu __riscv_vluxseg4ei8_v_i16m2_tumu
#define vluxseg2ei8_v_i16m4_tumu __riscv_vluxseg2ei8_v_i16m4_tumu
#define vluxseg2ei16_v_i16mf4_tumu __riscv_vluxseg2ei16_v_i16mf4_tumu
#define vluxseg3ei16_v_i16mf4_tumu __riscv_vluxseg3ei16_v_i16mf4_tumu
#define vluxseg4ei16_v_i16mf4_tumu __riscv_vluxseg4ei16_v_i16mf4_tumu
#define vluxseg5ei16_v_i16mf4_tumu __riscv_vluxseg5ei16_v_i16mf4_tumu
#define vluxseg6ei16_v_i16mf4_tumu __riscv_vluxseg6ei16_v_i16mf4_tumu
#define vluxseg7ei16_v_i16mf4_tumu __riscv_vluxseg7ei16_v_i16mf4_tumu
#define vluxseg8ei16_v_i16mf4_tumu __riscv_vluxseg8ei16_v_i16mf4_tumu
#define vluxseg2ei16_v_i16mf2_tumu __riscv_vluxseg2ei16_v_i16mf2_tumu
#define vluxseg3ei16_v_i16mf2_tumu __riscv_vluxseg3ei16_v_i16mf2_tumu
#define vluxseg4ei16_v_i16mf2_tumu __riscv_vluxseg4ei16_v_i16mf2_tumu
#define vluxseg5ei16_v_i16mf2_tumu __riscv_vluxseg5ei16_v_i16mf2_tumu
#define vluxseg6ei16_v_i16mf2_tumu __riscv_vluxseg6ei16_v_i16mf2_tumu
#define vluxseg7ei16_v_i16mf2_tumu __riscv_vluxseg7ei16_v_i16mf2_tumu
#define vluxseg8ei16_v_i16mf2_tumu __riscv_vluxseg8ei16_v_i16mf2_tumu
#define vluxseg2ei16_v_i16m1_tumu __riscv_vluxseg2ei16_v_i16m1_tumu
#define vluxseg3ei16_v_i16m1_tumu __riscv_vluxseg3ei16_v_i16m1_tumu
#define vluxseg4ei16_v_i16m1_tumu __riscv_vluxseg4ei16_v_i16m1_tumu
#define vluxseg5ei16_v_i16m1_tumu __riscv_vluxseg5ei16_v_i16m1_tumu
#define vluxseg6ei16_v_i16m1_tumu __riscv_vluxseg6ei16_v_i16m1_tumu
#define vluxseg7ei16_v_i16m1_tumu __riscv_vluxseg7ei16_v_i16m1_tumu
#define vluxseg8ei16_v_i16m1_tumu __riscv_vluxseg8ei16_v_i16m1_tumu
#define vluxseg2ei16_v_i16m2_tumu __riscv_vluxseg2ei16_v_i16m2_tumu
#define vluxseg3ei16_v_i16m2_tumu __riscv_vluxseg3ei16_v_i16m2_tumu
#define vluxseg4ei16_v_i16m2_tumu __riscv_vluxseg4ei16_v_i16m2_tumu
#define vluxseg2ei16_v_i16m4_tumu __riscv_vluxseg2ei16_v_i16m4_tumu
#define vluxseg2ei32_v_i16mf4_tumu __riscv_vluxseg2ei32_v_i16mf4_tumu
#define vluxseg3ei32_v_i16mf4_tumu __riscv_vluxseg3ei32_v_i16mf4_tumu
#define vluxseg4ei32_v_i16mf4_tumu __riscv_vluxseg4ei32_v_i16mf4_tumu
#define vluxseg5ei32_v_i16mf4_tumu __riscv_vluxseg5ei32_v_i16mf4_tumu
#define vluxseg6ei32_v_i16mf4_tumu __riscv_vluxseg6ei32_v_i16mf4_tumu
#define vluxseg7ei32_v_i16mf4_tumu __riscv_vluxseg7ei32_v_i16mf4_tumu
#define vluxseg8ei32_v_i16mf4_tumu __riscv_vluxseg8ei32_v_i16mf4_tumu
#define vluxseg2ei32_v_i16mf2_tumu __riscv_vluxseg2ei32_v_i16mf2_tumu
#define vluxseg3ei32_v_i16mf2_tumu __riscv_vluxseg3ei32_v_i16mf2_tumu
#define vluxseg4ei32_v_i16mf2_tumu __riscv_vluxseg4ei32_v_i16mf2_tumu
#define vluxseg5ei32_v_i16mf2_tumu __riscv_vluxseg5ei32_v_i16mf2_tumu
#define vluxseg6ei32_v_i16mf2_tumu __riscv_vluxseg6ei32_v_i16mf2_tumu
#define vluxseg7ei32_v_i16mf2_tumu __riscv_vluxseg7ei32_v_i16mf2_tumu
#define vluxseg8ei32_v_i16mf2_tumu __riscv_vluxseg8ei32_v_i16mf2_tumu
#define vluxseg2ei32_v_i16m1_tumu __riscv_vluxseg2ei32_v_i16m1_tumu
#define vluxseg3ei32_v_i16m1_tumu __riscv_vluxseg3ei32_v_i16m1_tumu
#define vluxseg4ei32_v_i16m1_tumu __riscv_vluxseg4ei32_v_i16m1_tumu
#define vluxseg5ei32_v_i16m1_tumu __riscv_vluxseg5ei32_v_i16m1_tumu
#define vluxseg6ei32_v_i16m1_tumu __riscv_vluxseg6ei32_v_i16m1_tumu
#define vluxseg7ei32_v_i16m1_tumu __riscv_vluxseg7ei32_v_i16m1_tumu
#define vluxseg8ei32_v_i16m1_tumu __riscv_vluxseg8ei32_v_i16m1_tumu
#define vluxseg2ei32_v_i16m2_tumu __riscv_vluxseg2ei32_v_i16m2_tumu
#define vluxseg3ei32_v_i16m2_tumu __riscv_vluxseg3ei32_v_i16m2_tumu
#define vluxseg4ei32_v_i16m2_tumu __riscv_vluxseg4ei32_v_i16m2_tumu
#define vluxseg2ei32_v_i16m4_tumu __riscv_vluxseg2ei32_v_i16m4_tumu
#define vluxseg2ei64_v_i16mf4_tumu __riscv_vluxseg2ei64_v_i16mf4_tumu
#define vluxseg3ei64_v_i16mf4_tumu __riscv_vluxseg3ei64_v_i16mf4_tumu
#define vluxseg4ei64_v_i16mf4_tumu __riscv_vluxseg4ei64_v_i16mf4_tumu
#define vluxseg5ei64_v_i16mf4_tumu __riscv_vluxseg5ei64_v_i16mf4_tumu
#define vluxseg6ei64_v_i16mf4_tumu __riscv_vluxseg6ei64_v_i16mf4_tumu
#define vluxseg7ei64_v_i16mf4_tumu __riscv_vluxseg7ei64_v_i16mf4_tumu
#define vluxseg8ei64_v_i16mf4_tumu __riscv_vluxseg8ei64_v_i16mf4_tumu
#define vluxseg2ei64_v_i16mf2_tumu __riscv_vluxseg2ei64_v_i16mf2_tumu
#define vluxseg3ei64_v_i16mf2_tumu __riscv_vluxseg3ei64_v_i16mf2_tumu
#define vluxseg4ei64_v_i16mf2_tumu __riscv_vluxseg4ei64_v_i16mf2_tumu
#define vluxseg5ei64_v_i16mf2_tumu __riscv_vluxseg5ei64_v_i16mf2_tumu
#define vluxseg6ei64_v_i16mf2_tumu __riscv_vluxseg6ei64_v_i16mf2_tumu
#define vluxseg7ei64_v_i16mf2_tumu __riscv_vluxseg7ei64_v_i16mf2_tumu
#define vluxseg8ei64_v_i16mf2_tumu __riscv_vluxseg8ei64_v_i16mf2_tumu
#define vluxseg2ei64_v_i16m1_tumu __riscv_vluxseg2ei64_v_i16m1_tumu
#define vluxseg3ei64_v_i16m1_tumu __riscv_vluxseg3ei64_v_i16m1_tumu
#define vluxseg4ei64_v_i16m1_tumu __riscv_vluxseg4ei64_v_i16m1_tumu
#define vluxseg5ei64_v_i16m1_tumu __riscv_vluxseg5ei64_v_i16m1_tumu
#define vluxseg6ei64_v_i16m1_tumu __riscv_vluxseg6ei64_v_i16m1_tumu
#define vluxseg7ei64_v_i16m1_tumu __riscv_vluxseg7ei64_v_i16m1_tumu
#define vluxseg8ei64_v_i16m1_tumu __riscv_vluxseg8ei64_v_i16m1_tumu
#define vluxseg2ei64_v_i16m2_tumu __riscv_vluxseg2ei64_v_i16m2_tumu
#define vluxseg3ei64_v_i16m2_tumu __riscv_vluxseg3ei64_v_i16m2_tumu
#define vluxseg4ei64_v_i16m2_tumu __riscv_vluxseg4ei64_v_i16m2_tumu
#define vluxseg2ei8_v_i32mf2_tumu __riscv_vluxseg2ei8_v_i32mf2_tumu
#define vluxseg3ei8_v_i32mf2_tumu __riscv_vluxseg3ei8_v_i32mf2_tumu
#define vluxseg4ei8_v_i32mf2_tumu __riscv_vluxseg4ei8_v_i32mf2_tumu
#define vluxseg5ei8_v_i32mf2_tumu __riscv_vluxseg5ei8_v_i32mf2_tumu
#define vluxseg6ei8_v_i32mf2_tumu __riscv_vluxseg6ei8_v_i32mf2_tumu
#define vluxseg7ei8_v_i32mf2_tumu __riscv_vluxseg7ei8_v_i32mf2_tumu
#define vluxseg8ei8_v_i32mf2_tumu __riscv_vluxseg8ei8_v_i32mf2_tumu
#define vluxseg2ei8_v_i32m1_tumu __riscv_vluxseg2ei8_v_i32m1_tumu
#define vluxseg3ei8_v_i32m1_tumu __riscv_vluxseg3ei8_v_i32m1_tumu
#define vluxseg4ei8_v_i32m1_tumu __riscv_vluxseg4ei8_v_i32m1_tumu
#define vluxseg5ei8_v_i32m1_tumu __riscv_vluxseg5ei8_v_i32m1_tumu
#define vluxseg6ei8_v_i32m1_tumu __riscv_vluxseg6ei8_v_i32m1_tumu
#define vluxseg7ei8_v_i32m1_tumu __riscv_vluxseg7ei8_v_i32m1_tumu
#define vluxseg8ei8_v_i32m1_tumu __riscv_vluxseg8ei8_v_i32m1_tumu
#define vluxseg2ei8_v_i32m2_tumu __riscv_vluxseg2ei8_v_i32m2_tumu
#define vluxseg3ei8_v_i32m2_tumu __riscv_vluxseg3ei8_v_i32m2_tumu
#define vluxseg4ei8_v_i32m2_tumu __riscv_vluxseg4ei8_v_i32m2_tumu
#define vluxseg2ei8_v_i32m4_tumu __riscv_vluxseg2ei8_v_i32m4_tumu
#define vluxseg2ei16_v_i32mf2_tumu __riscv_vluxseg2ei16_v_i32mf2_tumu
#define vluxseg3ei16_v_i32mf2_tumu __riscv_vluxseg3ei16_v_i32mf2_tumu
#define vluxseg4ei16_v_i32mf2_tumu __riscv_vluxseg4ei16_v_i32mf2_tumu
#define vluxseg5ei16_v_i32mf2_tumu __riscv_vluxseg5ei16_v_i32mf2_tumu
#define vluxseg6ei16_v_i32mf2_tumu __riscv_vluxseg6ei16_v_i32mf2_tumu
#define vluxseg7ei16_v_i32mf2_tumu __riscv_vluxseg7ei16_v_i32mf2_tumu
#define vluxseg8ei16_v_i32mf2_tumu __riscv_vluxseg8ei16_v_i32mf2_tumu
#define vluxseg2ei16_v_i32m1_tumu __riscv_vluxseg2ei16_v_i32m1_tumu
#define vluxseg3ei16_v_i32m1_tumu __riscv_vluxseg3ei16_v_i32m1_tumu
#define vluxseg4ei16_v_i32m1_tumu __riscv_vluxseg4ei16_v_i32m1_tumu
#define vluxseg5ei16_v_i32m1_tumu __riscv_vluxseg5ei16_v_i32m1_tumu
#define vluxseg6ei16_v_i32m1_tumu __riscv_vluxseg6ei16_v_i32m1_tumu
#define vluxseg7ei16_v_i32m1_tumu __riscv_vluxseg7ei16_v_i32m1_tumu
#define vluxseg8ei16_v_i32m1_tumu __riscv_vluxseg8ei16_v_i32m1_tumu
#define vluxseg2ei16_v_i32m2_tumu __riscv_vluxseg2ei16_v_i32m2_tumu
#define vluxseg3ei16_v_i32m2_tumu __riscv_vluxseg3ei16_v_i32m2_tumu
#define vluxseg4ei16_v_i32m2_tumu __riscv_vluxseg4ei16_v_i32m2_tumu
#define vluxseg2ei16_v_i32m4_tumu __riscv_vluxseg2ei16_v_i32m4_tumu
#define vluxseg2ei32_v_i32mf2_tumu __riscv_vluxseg2ei32_v_i32mf2_tumu
#define vluxseg3ei32_v_i32mf2_tumu __riscv_vluxseg3ei32_v_i32mf2_tumu
#define vluxseg4ei32_v_i32mf2_tumu __riscv_vluxseg4ei32_v_i32mf2_tumu
#define vluxseg5ei32_v_i32mf2_tumu __riscv_vluxseg5ei32_v_i32mf2_tumu
#define vluxseg6ei32_v_i32mf2_tumu __riscv_vluxseg6ei32_v_i32mf2_tumu
#define vluxseg7ei32_v_i32mf2_tumu __riscv_vluxseg7ei32_v_i32mf2_tumu
#define vluxseg8ei32_v_i32mf2_tumu __riscv_vluxseg8ei32_v_i32mf2_tumu
#define vluxseg2ei32_v_i32m1_tumu __riscv_vluxseg2ei32_v_i32m1_tumu
#define vluxseg3ei32_v_i32m1_tumu __riscv_vluxseg3ei32_v_i32m1_tumu
#define vluxseg4ei32_v_i32m1_tumu __riscv_vluxseg4ei32_v_i32m1_tumu
#define vluxseg5ei32_v_i32m1_tumu __riscv_vluxseg5ei32_v_i32m1_tumu
#define vluxseg6ei32_v_i32m1_tumu __riscv_vluxseg6ei32_v_i32m1_tumu
#define vluxseg7ei32_v_i32m1_tumu __riscv_vluxseg7ei32_v_i32m1_tumu
#define vluxseg8ei32_v_i32m1_tumu __riscv_vluxseg8ei32_v_i32m1_tumu
#define vluxseg2ei32_v_i32m2_tumu __riscv_vluxseg2ei32_v_i32m2_tumu
#define vluxseg3ei32_v_i32m2_tumu __riscv_vluxseg3ei32_v_i32m2_tumu
#define vluxseg4ei32_v_i32m2_tumu __riscv_vluxseg4ei32_v_i32m2_tumu
#define vluxseg2ei32_v_i32m4_tumu __riscv_vluxseg2ei32_v_i32m4_tumu
#define vluxseg2ei64_v_i32mf2_tumu __riscv_vluxseg2ei64_v_i32mf2_tumu
#define vluxseg3ei64_v_i32mf2_tumu __riscv_vluxseg3ei64_v_i32mf2_tumu
#define vluxseg4ei64_v_i32mf2_tumu __riscv_vluxseg4ei64_v_i32mf2_tumu
#define vluxseg5ei64_v_i32mf2_tumu __riscv_vluxseg5ei64_v_i32mf2_tumu
#define vluxseg6ei64_v_i32mf2_tumu __riscv_vluxseg6ei64_v_i32mf2_tumu
#define vluxseg7ei64_v_i32mf2_tumu __riscv_vluxseg7ei64_v_i32mf2_tumu
#define vluxseg8ei64_v_i32mf2_tumu __riscv_vluxseg8ei64_v_i32mf2_tumu
#define vluxseg2ei64_v_i32m1_tumu __riscv_vluxseg2ei64_v_i32m1_tumu
#define vluxseg3ei64_v_i32m1_tumu __riscv_vluxseg3ei64_v_i32m1_tumu
#define vluxseg4ei64_v_i32m1_tumu __riscv_vluxseg4ei64_v_i32m1_tumu
#define vluxseg5ei64_v_i32m1_tumu __riscv_vluxseg5ei64_v_i32m1_tumu
#define vluxseg6ei64_v_i32m1_tumu __riscv_vluxseg6ei64_v_i32m1_tumu
#define vluxseg7ei64_v_i32m1_tumu __riscv_vluxseg7ei64_v_i32m1_tumu
#define vluxseg8ei64_v_i32m1_tumu __riscv_vluxseg8ei64_v_i32m1_tumu
#define vluxseg2ei64_v_i32m2_tumu __riscv_vluxseg2ei64_v_i32m2_tumu
#define vluxseg3ei64_v_i32m2_tumu __riscv_vluxseg3ei64_v_i32m2_tumu
#define vluxseg4ei64_v_i32m2_tumu __riscv_vluxseg4ei64_v_i32m2_tumu
#define vluxseg2ei64_v_i32m4_tumu __riscv_vluxseg2ei64_v_i32m4_tumu
#define vluxseg2ei8_v_i64m1_tumu __riscv_vluxseg2ei8_v_i64m1_tumu
#define vluxseg3ei8_v_i64m1_tumu __riscv_vluxseg3ei8_v_i64m1_tumu
#define vluxseg4ei8_v_i64m1_tumu __riscv_vluxseg4ei8_v_i64m1_tumu
#define vluxseg5ei8_v_i64m1_tumu __riscv_vluxseg5ei8_v_i64m1_tumu
#define vluxseg6ei8_v_i64m1_tumu __riscv_vluxseg6ei8_v_i64m1_tumu
#define vluxseg7ei8_v_i64m1_tumu __riscv_vluxseg7ei8_v_i64m1_tumu
#define vluxseg8ei8_v_i64m1_tumu __riscv_vluxseg8ei8_v_i64m1_tumu
#define vluxseg2ei8_v_i64m2_tumu __riscv_vluxseg2ei8_v_i64m2_tumu
#define vluxseg3ei8_v_i64m2_tumu __riscv_vluxseg3ei8_v_i64m2_tumu
#define vluxseg4ei8_v_i64m2_tumu __riscv_vluxseg4ei8_v_i64m2_tumu
#define vluxseg2ei8_v_i64m4_tumu __riscv_vluxseg2ei8_v_i64m4_tumu
#define vluxseg2ei16_v_i64m1_tumu __riscv_vluxseg2ei16_v_i64m1_tumu
#define vluxseg3ei16_v_i64m1_tumu __riscv_vluxseg3ei16_v_i64m1_tumu
#define vluxseg4ei16_v_i64m1_tumu __riscv_vluxseg4ei16_v_i64m1_tumu
#define vluxseg5ei16_v_i64m1_tumu __riscv_vluxseg5ei16_v_i64m1_tumu
#define vluxseg6ei16_v_i64m1_tumu __riscv_vluxseg6ei16_v_i64m1_tumu
#define vluxseg7ei16_v_i64m1_tumu __riscv_vluxseg7ei16_v_i64m1_tumu
#define vluxseg8ei16_v_i64m1_tumu __riscv_vluxseg8ei16_v_i64m1_tumu
#define vluxseg2ei16_v_i64m2_tumu __riscv_vluxseg2ei16_v_i64m2_tumu
#define vluxseg3ei16_v_i64m2_tumu __riscv_vluxseg3ei16_v_i64m2_tumu
#define vluxseg4ei16_v_i64m2_tumu __riscv_vluxseg4ei16_v_i64m2_tumu
#define vluxseg2ei16_v_i64m4_tumu __riscv_vluxseg2ei16_v_i64m4_tumu
#define vluxseg2ei32_v_i64m1_tumu __riscv_vluxseg2ei32_v_i64m1_tumu
#define vluxseg3ei32_v_i64m1_tumu __riscv_vluxseg3ei32_v_i64m1_tumu
#define vluxseg4ei32_v_i64m1_tumu __riscv_vluxseg4ei32_v_i64m1_tumu
#define vluxseg5ei32_v_i64m1_tumu __riscv_vluxseg5ei32_v_i64m1_tumu
#define vluxseg6ei32_v_i64m1_tumu __riscv_vluxseg6ei32_v_i64m1_tumu
#define vluxseg7ei32_v_i64m1_tumu __riscv_vluxseg7ei32_v_i64m1_tumu
#define vluxseg8ei32_v_i64m1_tumu __riscv_vluxseg8ei32_v_i64m1_tumu
#define vluxseg2ei32_v_i64m2_tumu __riscv_vluxseg2ei32_v_i64m2_tumu
#define vluxseg3ei32_v_i64m2_tumu __riscv_vluxseg3ei32_v_i64m2_tumu
#define vluxseg4ei32_v_i64m2_tumu __riscv_vluxseg4ei32_v_i64m2_tumu
#define vluxseg2ei32_v_i64m4_tumu __riscv_vluxseg2ei32_v_i64m4_tumu
#define vluxseg2ei64_v_i64m1_tumu __riscv_vluxseg2ei64_v_i64m1_tumu
#define vluxseg3ei64_v_i64m1_tumu __riscv_vluxseg3ei64_v_i64m1_tumu
#define vluxseg4ei64_v_i64m1_tumu __riscv_vluxseg4ei64_v_i64m1_tumu
#define vluxseg5ei64_v_i64m1_tumu __riscv_vluxseg5ei64_v_i64m1_tumu
#define vluxseg6ei64_v_i64m1_tumu __riscv_vluxseg6ei64_v_i64m1_tumu
#define vluxseg7ei64_v_i64m1_tumu __riscv_vluxseg7ei64_v_i64m1_tumu
#define vluxseg8ei64_v_i64m1_tumu __riscv_vluxseg8ei64_v_i64m1_tumu
#define vluxseg2ei64_v_i64m2_tumu __riscv_vluxseg2ei64_v_i64m2_tumu
#define vluxseg3ei64_v_i64m2_tumu __riscv_vluxseg3ei64_v_i64m2_tumu
#define vluxseg4ei64_v_i64m2_tumu __riscv_vluxseg4ei64_v_i64m2_tumu
#define vluxseg2ei64_v_i64m4_tumu __riscv_vluxseg2ei64_v_i64m4_tumu
#define vloxseg2ei8_v_u8mf8_tumu __riscv_vloxseg2ei8_v_u8mf8_tumu
#define vloxseg3ei8_v_u8mf8_tumu __riscv_vloxseg3ei8_v_u8mf8_tumu
#define vloxseg4ei8_v_u8mf8_tumu __riscv_vloxseg4ei8_v_u8mf8_tumu
#define vloxseg5ei8_v_u8mf8_tumu __riscv_vloxseg5ei8_v_u8mf8_tumu
#define vloxseg6ei8_v_u8mf8_tumu __riscv_vloxseg6ei8_v_u8mf8_tumu
#define vloxseg7ei8_v_u8mf8_tumu __riscv_vloxseg7ei8_v_u8mf8_tumu
#define vloxseg8ei8_v_u8mf8_tumu __riscv_vloxseg8ei8_v_u8mf8_tumu
#define vloxseg2ei8_v_u8mf4_tumu __riscv_vloxseg2ei8_v_u8mf4_tumu
#define vloxseg3ei8_v_u8mf4_tumu __riscv_vloxseg3ei8_v_u8mf4_tumu
#define vloxseg4ei8_v_u8mf4_tumu __riscv_vloxseg4ei8_v_u8mf4_tumu
#define vloxseg5ei8_v_u8mf4_tumu __riscv_vloxseg5ei8_v_u8mf4_tumu
#define vloxseg6ei8_v_u8mf4_tumu __riscv_vloxseg6ei8_v_u8mf4_tumu
#define vloxseg7ei8_v_u8mf4_tumu __riscv_vloxseg7ei8_v_u8mf4_tumu
#define vloxseg8ei8_v_u8mf4_tumu __riscv_vloxseg8ei8_v_u8mf4_tumu
#define vloxseg2ei8_v_u8mf2_tumu __riscv_vloxseg2ei8_v_u8mf2_tumu
#define vloxseg3ei8_v_u8mf2_tumu __riscv_vloxseg3ei8_v_u8mf2_tumu
#define vloxseg4ei8_v_u8mf2_tumu __riscv_vloxseg4ei8_v_u8mf2_tumu
#define vloxseg5ei8_v_u8mf2_tumu __riscv_vloxseg5ei8_v_u8mf2_tumu
#define vloxseg6ei8_v_u8mf2_tumu __riscv_vloxseg6ei8_v_u8mf2_tumu
#define vloxseg7ei8_v_u8mf2_tumu __riscv_vloxseg7ei8_v_u8mf2_tumu
#define vloxseg8ei8_v_u8mf2_tumu __riscv_vloxseg8ei8_v_u8mf2_tumu
#define vloxseg2ei8_v_u8m1_tumu __riscv_vloxseg2ei8_v_u8m1_tumu
#define vloxseg3ei8_v_u8m1_tumu __riscv_vloxseg3ei8_v_u8m1_tumu
#define vloxseg4ei8_v_u8m1_tumu __riscv_vloxseg4ei8_v_u8m1_tumu
#define vloxseg5ei8_v_u8m1_tumu __riscv_vloxseg5ei8_v_u8m1_tumu
#define vloxseg6ei8_v_u8m1_tumu __riscv_vloxseg6ei8_v_u8m1_tumu
#define vloxseg7ei8_v_u8m1_tumu __riscv_vloxseg7ei8_v_u8m1_tumu
#define vloxseg8ei8_v_u8m1_tumu __riscv_vloxseg8ei8_v_u8m1_tumu
#define vloxseg2ei8_v_u8m2_tumu __riscv_vloxseg2ei8_v_u8m2_tumu
#define vloxseg3ei8_v_u8m2_tumu __riscv_vloxseg3ei8_v_u8m2_tumu
#define vloxseg4ei8_v_u8m2_tumu __riscv_vloxseg4ei8_v_u8m2_tumu
#define vloxseg2ei8_v_u8m4_tumu __riscv_vloxseg2ei8_v_u8m4_tumu
#define vloxseg2ei16_v_u8mf8_tumu __riscv_vloxseg2ei16_v_u8mf8_tumu
#define vloxseg3ei16_v_u8mf8_tumu __riscv_vloxseg3ei16_v_u8mf8_tumu
#define vloxseg4ei16_v_u8mf8_tumu __riscv_vloxseg4ei16_v_u8mf8_tumu
#define vloxseg5ei16_v_u8mf8_tumu __riscv_vloxseg5ei16_v_u8mf8_tumu
#define vloxseg6ei16_v_u8mf8_tumu __riscv_vloxseg6ei16_v_u8mf8_tumu
#define vloxseg7ei16_v_u8mf8_tumu __riscv_vloxseg7ei16_v_u8mf8_tumu
#define vloxseg8ei16_v_u8mf8_tumu __riscv_vloxseg8ei16_v_u8mf8_tumu
#define vloxseg2ei16_v_u8mf4_tumu __riscv_vloxseg2ei16_v_u8mf4_tumu
#define vloxseg3ei16_v_u8mf4_tumu __riscv_vloxseg3ei16_v_u8mf4_tumu
#define vloxseg4ei16_v_u8mf4_tumu __riscv_vloxseg4ei16_v_u8mf4_tumu
#define vloxseg5ei16_v_u8mf4_tumu __riscv_vloxseg5ei16_v_u8mf4_tumu
#define vloxseg6ei16_v_u8mf4_tumu __riscv_vloxseg6ei16_v_u8mf4_tumu
#define vloxseg7ei16_v_u8mf4_tumu __riscv_vloxseg7ei16_v_u8mf4_tumu
#define vloxseg8ei16_v_u8mf4_tumu __riscv_vloxseg8ei16_v_u8mf4_tumu
#define vloxseg2ei16_v_u8mf2_tumu __riscv_vloxseg2ei16_v_u8mf2_tumu
#define vloxseg3ei16_v_u8mf2_tumu __riscv_vloxseg3ei16_v_u8mf2_tumu
#define vloxseg4ei16_v_u8mf2_tumu __riscv_vloxseg4ei16_v_u8mf2_tumu
#define vloxseg5ei16_v_u8mf2_tumu __riscv_vloxseg5ei16_v_u8mf2_tumu
#define vloxseg6ei16_v_u8mf2_tumu __riscv_vloxseg6ei16_v_u8mf2_tumu
#define vloxseg7ei16_v_u8mf2_tumu __riscv_vloxseg7ei16_v_u8mf2_tumu
#define vloxseg8ei16_v_u8mf2_tumu __riscv_vloxseg8ei16_v_u8mf2_tumu
#define vloxseg2ei16_v_u8m1_tumu __riscv_vloxseg2ei16_v_u8m1_tumu
#define vloxseg3ei16_v_u8m1_tumu __riscv_vloxseg3ei16_v_u8m1_tumu
#define vloxseg4ei16_v_u8m1_tumu __riscv_vloxseg4ei16_v_u8m1_tumu
#define vloxseg5ei16_v_u8m1_tumu __riscv_vloxseg5ei16_v_u8m1_tumu
#define vloxseg6ei16_v_u8m1_tumu __riscv_vloxseg6ei16_v_u8m1_tumu
#define vloxseg7ei16_v_u8m1_tumu __riscv_vloxseg7ei16_v_u8m1_tumu
#define vloxseg8ei16_v_u8m1_tumu __riscv_vloxseg8ei16_v_u8m1_tumu
#define vloxseg2ei16_v_u8m2_tumu __riscv_vloxseg2ei16_v_u8m2_tumu
#define vloxseg3ei16_v_u8m2_tumu __riscv_vloxseg3ei16_v_u8m2_tumu
#define vloxseg4ei16_v_u8m2_tumu __riscv_vloxseg4ei16_v_u8m2_tumu
#define vloxseg2ei16_v_u8m4_tumu __riscv_vloxseg2ei16_v_u8m4_tumu
#define vloxseg2ei32_v_u8mf8_tumu __riscv_vloxseg2ei32_v_u8mf8_tumu
#define vloxseg3ei32_v_u8mf8_tumu __riscv_vloxseg3ei32_v_u8mf8_tumu
#define vloxseg4ei32_v_u8mf8_tumu __riscv_vloxseg4ei32_v_u8mf8_tumu
#define vloxseg5ei32_v_u8mf8_tumu __riscv_vloxseg5ei32_v_u8mf8_tumu
#define vloxseg6ei32_v_u8mf8_tumu __riscv_vloxseg6ei32_v_u8mf8_tumu
#define vloxseg7ei32_v_u8mf8_tumu __riscv_vloxseg7ei32_v_u8mf8_tumu
#define vloxseg8ei32_v_u8mf8_tumu __riscv_vloxseg8ei32_v_u8mf8_tumu
#define vloxseg2ei32_v_u8mf4_tumu __riscv_vloxseg2ei32_v_u8mf4_tumu
#define vloxseg3ei32_v_u8mf4_tumu __riscv_vloxseg3ei32_v_u8mf4_tumu
#define vloxseg4ei32_v_u8mf4_tumu __riscv_vloxseg4ei32_v_u8mf4_tumu
#define vloxseg5ei32_v_u8mf4_tumu __riscv_vloxseg5ei32_v_u8mf4_tumu
#define vloxseg6ei32_v_u8mf4_tumu __riscv_vloxseg6ei32_v_u8mf4_tumu
#define vloxseg7ei32_v_u8mf4_tumu __riscv_vloxseg7ei32_v_u8mf4_tumu
#define vloxseg8ei32_v_u8mf4_tumu __riscv_vloxseg8ei32_v_u8mf4_tumu
#define vloxseg2ei32_v_u8mf2_tumu __riscv_vloxseg2ei32_v_u8mf2_tumu
#define vloxseg3ei32_v_u8mf2_tumu __riscv_vloxseg3ei32_v_u8mf2_tumu
#define vloxseg4ei32_v_u8mf2_tumu __riscv_vloxseg4ei32_v_u8mf2_tumu
#define vloxseg5ei32_v_u8mf2_tumu __riscv_vloxseg5ei32_v_u8mf2_tumu
#define vloxseg6ei32_v_u8mf2_tumu __riscv_vloxseg6ei32_v_u8mf2_tumu
#define vloxseg7ei32_v_u8mf2_tumu __riscv_vloxseg7ei32_v_u8mf2_tumu
#define vloxseg8ei32_v_u8mf2_tumu __riscv_vloxseg8ei32_v_u8mf2_tumu
#define vloxseg2ei32_v_u8m1_tumu __riscv_vloxseg2ei32_v_u8m1_tumu
#define vloxseg3ei32_v_u8m1_tumu __riscv_vloxseg3ei32_v_u8m1_tumu
#define vloxseg4ei32_v_u8m1_tumu __riscv_vloxseg4ei32_v_u8m1_tumu
#define vloxseg5ei32_v_u8m1_tumu __riscv_vloxseg5ei32_v_u8m1_tumu
#define vloxseg6ei32_v_u8m1_tumu __riscv_vloxseg6ei32_v_u8m1_tumu
#define vloxseg7ei32_v_u8m1_tumu __riscv_vloxseg7ei32_v_u8m1_tumu
#define vloxseg8ei32_v_u8m1_tumu __riscv_vloxseg8ei32_v_u8m1_tumu
#define vloxseg2ei32_v_u8m2_tumu __riscv_vloxseg2ei32_v_u8m2_tumu
#define vloxseg3ei32_v_u8m2_tumu __riscv_vloxseg3ei32_v_u8m2_tumu
#define vloxseg4ei32_v_u8m2_tumu __riscv_vloxseg4ei32_v_u8m2_tumu
#define vloxseg2ei64_v_u8mf8_tumu __riscv_vloxseg2ei64_v_u8mf8_tumu
#define vloxseg3ei64_v_u8mf8_tumu __riscv_vloxseg3ei64_v_u8mf8_tumu
#define vloxseg4ei64_v_u8mf8_tumu __riscv_vloxseg4ei64_v_u8mf8_tumu
#define vloxseg5ei64_v_u8mf8_tumu __riscv_vloxseg5ei64_v_u8mf8_tumu
#define vloxseg6ei64_v_u8mf8_tumu __riscv_vloxseg6ei64_v_u8mf8_tumu
#define vloxseg7ei64_v_u8mf8_tumu __riscv_vloxseg7ei64_v_u8mf8_tumu
#define vloxseg8ei64_v_u8mf8_tumu __riscv_vloxseg8ei64_v_u8mf8_tumu
#define vloxseg2ei64_v_u8mf4_tumu __riscv_vloxseg2ei64_v_u8mf4_tumu
#define vloxseg3ei64_v_u8mf4_tumu __riscv_vloxseg3ei64_v_u8mf4_tumu
#define vloxseg4ei64_v_u8mf4_tumu __riscv_vloxseg4ei64_v_u8mf4_tumu
#define vloxseg5ei64_v_u8mf4_tumu __riscv_vloxseg5ei64_v_u8mf4_tumu
#define vloxseg6ei64_v_u8mf4_tumu __riscv_vloxseg6ei64_v_u8mf4_tumu
#define vloxseg7ei64_v_u8mf4_tumu __riscv_vloxseg7ei64_v_u8mf4_tumu
#define vloxseg8ei64_v_u8mf4_tumu __riscv_vloxseg8ei64_v_u8mf4_tumu
#define vloxseg2ei64_v_u8mf2_tumu __riscv_vloxseg2ei64_v_u8mf2_tumu
#define vloxseg3ei64_v_u8mf2_tumu __riscv_vloxseg3ei64_v_u8mf2_tumu
#define vloxseg4ei64_v_u8mf2_tumu __riscv_vloxseg4ei64_v_u8mf2_tumu
#define vloxseg5ei64_v_u8mf2_tumu __riscv_vloxseg5ei64_v_u8mf2_tumu
#define vloxseg6ei64_v_u8mf2_tumu __riscv_vloxseg6ei64_v_u8mf2_tumu
#define vloxseg7ei64_v_u8mf2_tumu __riscv_vloxseg7ei64_v_u8mf2_tumu
#define vloxseg8ei64_v_u8mf2_tumu __riscv_vloxseg8ei64_v_u8mf2_tumu
#define vloxseg2ei64_v_u8m1_tumu __riscv_vloxseg2ei64_v_u8m1_tumu
#define vloxseg3ei64_v_u8m1_tumu __riscv_vloxseg3ei64_v_u8m1_tumu
#define vloxseg4ei64_v_u8m1_tumu __riscv_vloxseg4ei64_v_u8m1_tumu
#define vloxseg5ei64_v_u8m1_tumu __riscv_vloxseg5ei64_v_u8m1_tumu
#define vloxseg6ei64_v_u8m1_tumu __riscv_vloxseg6ei64_v_u8m1_tumu
#define vloxseg7ei64_v_u8m1_tumu __riscv_vloxseg7ei64_v_u8m1_tumu
#define vloxseg8ei64_v_u8m1_tumu __riscv_vloxseg8ei64_v_u8m1_tumu
#define vloxseg2ei8_v_u16mf4_tumu __riscv_vloxseg2ei8_v_u16mf4_tumu
#define vloxseg3ei8_v_u16mf4_tumu __riscv_vloxseg3ei8_v_u16mf4_tumu
#define vloxseg4ei8_v_u16mf4_tumu __riscv_vloxseg4ei8_v_u16mf4_tumu
#define vloxseg5ei8_v_u16mf4_tumu __riscv_vloxseg5ei8_v_u16mf4_tumu
#define vloxseg6ei8_v_u16mf4_tumu __riscv_vloxseg6ei8_v_u16mf4_tumu
#define vloxseg7ei8_v_u16mf4_tumu __riscv_vloxseg7ei8_v_u16mf4_tumu
#define vloxseg8ei8_v_u16mf4_tumu __riscv_vloxseg8ei8_v_u16mf4_tumu
#define vloxseg2ei8_v_u16mf2_tumu __riscv_vloxseg2ei8_v_u16mf2_tumu
#define vloxseg3ei8_v_u16mf2_tumu __riscv_vloxseg3ei8_v_u16mf2_tumu
#define vloxseg4ei8_v_u16mf2_tumu __riscv_vloxseg4ei8_v_u16mf2_tumu
#define vloxseg5ei8_v_u16mf2_tumu __riscv_vloxseg5ei8_v_u16mf2_tumu
#define vloxseg6ei8_v_u16mf2_tumu __riscv_vloxseg6ei8_v_u16mf2_tumu
#define vloxseg7ei8_v_u16mf2_tumu __riscv_vloxseg7ei8_v_u16mf2_tumu
#define vloxseg8ei8_v_u16mf2_tumu __riscv_vloxseg8ei8_v_u16mf2_tumu
#define vloxseg2ei8_v_u16m1_tumu __riscv_vloxseg2ei8_v_u16m1_tumu
#define vloxseg3ei8_v_u16m1_tumu __riscv_vloxseg3ei8_v_u16m1_tumu
#define vloxseg4ei8_v_u16m1_tumu __riscv_vloxseg4ei8_v_u16m1_tumu
#define vloxseg5ei8_v_u16m1_tumu __riscv_vloxseg5ei8_v_u16m1_tumu
#define vloxseg6ei8_v_u16m1_tumu __riscv_vloxseg6ei8_v_u16m1_tumu
#define vloxseg7ei8_v_u16m1_tumu __riscv_vloxseg7ei8_v_u16m1_tumu
#define vloxseg8ei8_v_u16m1_tumu __riscv_vloxseg8ei8_v_u16m1_tumu
#define vloxseg2ei8_v_u16m2_tumu __riscv_vloxseg2ei8_v_u16m2_tumu
#define vloxseg3ei8_v_u16m2_tumu __riscv_vloxseg3ei8_v_u16m2_tumu
#define vloxseg4ei8_v_u16m2_tumu __riscv_vloxseg4ei8_v_u16m2_tumu
#define vloxseg2ei8_v_u16m4_tumu __riscv_vloxseg2ei8_v_u16m4_tumu
#define vloxseg2ei16_v_u16mf4_tumu __riscv_vloxseg2ei16_v_u16mf4_tumu
#define vloxseg3ei16_v_u16mf4_tumu __riscv_vloxseg3ei16_v_u16mf4_tumu
#define vloxseg4ei16_v_u16mf4_tumu __riscv_vloxseg4ei16_v_u16mf4_tumu
#define vloxseg5ei16_v_u16mf4_tumu __riscv_vloxseg5ei16_v_u16mf4_tumu
#define vloxseg6ei16_v_u16mf4_tumu __riscv_vloxseg6ei16_v_u16mf4_tumu
#define vloxseg7ei16_v_u16mf4_tumu __riscv_vloxseg7ei16_v_u16mf4_tumu
#define vloxseg8ei16_v_u16mf4_tumu __riscv_vloxseg8ei16_v_u16mf4_tumu
#define vloxseg2ei16_v_u16mf2_tumu __riscv_vloxseg2ei16_v_u16mf2_tumu
#define vloxseg3ei16_v_u16mf2_tumu __riscv_vloxseg3ei16_v_u16mf2_tumu
#define vloxseg4ei16_v_u16mf2_tumu __riscv_vloxseg4ei16_v_u16mf2_tumu
#define vloxseg5ei16_v_u16mf2_tumu __riscv_vloxseg5ei16_v_u16mf2_tumu
#define vloxseg6ei16_v_u16mf2_tumu __riscv_vloxseg6ei16_v_u16mf2_tumu
#define vloxseg7ei16_v_u16mf2_tumu __riscv_vloxseg7ei16_v_u16mf2_tumu
#define vloxseg8ei16_v_u16mf2_tumu __riscv_vloxseg8ei16_v_u16mf2_tumu
#define vloxseg2ei16_v_u16m1_tumu __riscv_vloxseg2ei16_v_u16m1_tumu
#define vloxseg3ei16_v_u16m1_tumu __riscv_vloxseg3ei16_v_u16m1_tumu
#define vloxseg4ei16_v_u16m1_tumu __riscv_vloxseg4ei16_v_u16m1_tumu
#define vloxseg5ei16_v_u16m1_tumu __riscv_vloxseg5ei16_v_u16m1_tumu
#define vloxseg6ei16_v_u16m1_tumu __riscv_vloxseg6ei16_v_u16m1_tumu
#define vloxseg7ei16_v_u16m1_tumu __riscv_vloxseg7ei16_v_u16m1_tumu
#define vloxseg8ei16_v_u16m1_tumu __riscv_vloxseg8ei16_v_u16m1_tumu
#define vloxseg2ei16_v_u16m2_tumu __riscv_vloxseg2ei16_v_u16m2_tumu
#define vloxseg3ei16_v_u16m2_tumu __riscv_vloxseg3ei16_v_u16m2_tumu
#define vloxseg4ei16_v_u16m2_tumu __riscv_vloxseg4ei16_v_u16m2_tumu
#define vloxseg2ei16_v_u16m4_tumu __riscv_vloxseg2ei16_v_u16m4_tumu
#define vloxseg2ei32_v_u16mf4_tumu __riscv_vloxseg2ei32_v_u16mf4_tumu
#define vloxseg3ei32_v_u16mf4_tumu __riscv_vloxseg3ei32_v_u16mf4_tumu
#define vloxseg4ei32_v_u16mf4_tumu __riscv_vloxseg4ei32_v_u16mf4_tumu
#define vloxseg5ei32_v_u16mf4_tumu __riscv_vloxseg5ei32_v_u16mf4_tumu
#define vloxseg6ei32_v_u16mf4_tumu __riscv_vloxseg6ei32_v_u16mf4_tumu
#define vloxseg7ei32_v_u16mf4_tumu __riscv_vloxseg7ei32_v_u16mf4_tumu
#define vloxseg8ei32_v_u16mf4_tumu __riscv_vloxseg8ei32_v_u16mf4_tumu
#define vloxseg2ei32_v_u16mf2_tumu __riscv_vloxseg2ei32_v_u16mf2_tumu
#define vloxseg3ei32_v_u16mf2_tumu __riscv_vloxseg3ei32_v_u16mf2_tumu
#define vloxseg4ei32_v_u16mf2_tumu __riscv_vloxseg4ei32_v_u16mf2_tumu
#define vloxseg5ei32_v_u16mf2_tumu __riscv_vloxseg5ei32_v_u16mf2_tumu
#define vloxseg6ei32_v_u16mf2_tumu __riscv_vloxseg6ei32_v_u16mf2_tumu
#define vloxseg7ei32_v_u16mf2_tumu __riscv_vloxseg7ei32_v_u16mf2_tumu
#define vloxseg8ei32_v_u16mf2_tumu __riscv_vloxseg8ei32_v_u16mf2_tumu
#define vloxseg2ei32_v_u16m1_tumu __riscv_vloxseg2ei32_v_u16m1_tumu
#define vloxseg3ei32_v_u16m1_tumu __riscv_vloxseg3ei32_v_u16m1_tumu
#define vloxseg4ei32_v_u16m1_tumu __riscv_vloxseg4ei32_v_u16m1_tumu
#define vloxseg5ei32_v_u16m1_tumu __riscv_vloxseg5ei32_v_u16m1_tumu
#define vloxseg6ei32_v_u16m1_tumu __riscv_vloxseg6ei32_v_u16m1_tumu
#define vloxseg7ei32_v_u16m1_tumu __riscv_vloxseg7ei32_v_u16m1_tumu
#define vloxseg8ei32_v_u16m1_tumu __riscv_vloxseg8ei32_v_u16m1_tumu
#define vloxseg2ei32_v_u16m2_tumu __riscv_vloxseg2ei32_v_u16m2_tumu
#define vloxseg3ei32_v_u16m2_tumu __riscv_vloxseg3ei32_v_u16m2_tumu
#define vloxseg4ei32_v_u16m2_tumu __riscv_vloxseg4ei32_v_u16m2_tumu
#define vloxseg2ei32_v_u16m4_tumu __riscv_vloxseg2ei32_v_u16m4_tumu
#define vloxseg2ei64_v_u16mf4_tumu __riscv_vloxseg2ei64_v_u16mf4_tumu
#define vloxseg3ei64_v_u16mf4_tumu __riscv_vloxseg3ei64_v_u16mf4_tumu
#define vloxseg4ei64_v_u16mf4_tumu __riscv_vloxseg4ei64_v_u16mf4_tumu
#define vloxseg5ei64_v_u16mf4_tumu __riscv_vloxseg5ei64_v_u16mf4_tumu
#define vloxseg6ei64_v_u16mf4_tumu __riscv_vloxseg6ei64_v_u16mf4_tumu
#define vloxseg7ei64_v_u16mf4_tumu __riscv_vloxseg7ei64_v_u16mf4_tumu
#define vloxseg8ei64_v_u16mf4_tumu __riscv_vloxseg8ei64_v_u16mf4_tumu
#define vloxseg2ei64_v_u16mf2_tumu __riscv_vloxseg2ei64_v_u16mf2_tumu
#define vloxseg3ei64_v_u16mf2_tumu __riscv_vloxseg3ei64_v_u16mf2_tumu
#define vloxseg4ei64_v_u16mf2_tumu __riscv_vloxseg4ei64_v_u16mf2_tumu
#define vloxseg5ei64_v_u16mf2_tumu __riscv_vloxseg5ei64_v_u16mf2_tumu
#define vloxseg6ei64_v_u16mf2_tumu __riscv_vloxseg6ei64_v_u16mf2_tumu
#define vloxseg7ei64_v_u16mf2_tumu __riscv_vloxseg7ei64_v_u16mf2_tumu
#define vloxseg8ei64_v_u16mf2_tumu __riscv_vloxseg8ei64_v_u16mf2_tumu
#define vloxseg2ei64_v_u16m1_tumu __riscv_vloxseg2ei64_v_u16m1_tumu
#define vloxseg3ei64_v_u16m1_tumu __riscv_vloxseg3ei64_v_u16m1_tumu
#define vloxseg4ei64_v_u16m1_tumu __riscv_vloxseg4ei64_v_u16m1_tumu
#define vloxseg5ei64_v_u16m1_tumu __riscv_vloxseg5ei64_v_u16m1_tumu
#define vloxseg6ei64_v_u16m1_tumu __riscv_vloxseg6ei64_v_u16m1_tumu
#define vloxseg7ei64_v_u16m1_tumu __riscv_vloxseg7ei64_v_u16m1_tumu
#define vloxseg8ei64_v_u16m1_tumu __riscv_vloxseg8ei64_v_u16m1_tumu
#define vloxseg2ei64_v_u16m2_tumu __riscv_vloxseg2ei64_v_u16m2_tumu
#define vloxseg3ei64_v_u16m2_tumu __riscv_vloxseg3ei64_v_u16m2_tumu
#define vloxseg4ei64_v_u16m2_tumu __riscv_vloxseg4ei64_v_u16m2_tumu
#define vloxseg2ei8_v_u32mf2_tumu __riscv_vloxseg2ei8_v_u32mf2_tumu
#define vloxseg3ei8_v_u32mf2_tumu __riscv_vloxseg3ei8_v_u32mf2_tumu
#define vloxseg4ei8_v_u32mf2_tumu __riscv_vloxseg4ei8_v_u32mf2_tumu
#define vloxseg5ei8_v_u32mf2_tumu __riscv_vloxseg5ei8_v_u32mf2_tumu
#define vloxseg6ei8_v_u32mf2_tumu __riscv_vloxseg6ei8_v_u32mf2_tumu
#define vloxseg7ei8_v_u32mf2_tumu __riscv_vloxseg7ei8_v_u32mf2_tumu
#define vloxseg8ei8_v_u32mf2_tumu __riscv_vloxseg8ei8_v_u32mf2_tumu
#define vloxseg2ei8_v_u32m1_tumu __riscv_vloxseg2ei8_v_u32m1_tumu
#define vloxseg3ei8_v_u32m1_tumu __riscv_vloxseg3ei8_v_u32m1_tumu
#define vloxseg4ei8_v_u32m1_tumu __riscv_vloxseg4ei8_v_u32m1_tumu
#define vloxseg5ei8_v_u32m1_tumu __riscv_vloxseg5ei8_v_u32m1_tumu
#define vloxseg6ei8_v_u32m1_tumu __riscv_vloxseg6ei8_v_u32m1_tumu
#define vloxseg7ei8_v_u32m1_tumu __riscv_vloxseg7ei8_v_u32m1_tumu
#define vloxseg8ei8_v_u32m1_tumu __riscv_vloxseg8ei8_v_u32m1_tumu
#define vloxseg2ei8_v_u32m2_tumu __riscv_vloxseg2ei8_v_u32m2_tumu
#define vloxseg3ei8_v_u32m2_tumu __riscv_vloxseg3ei8_v_u32m2_tumu
#define vloxseg4ei8_v_u32m2_tumu __riscv_vloxseg4ei8_v_u32m2_tumu
#define vloxseg2ei8_v_u32m4_tumu __riscv_vloxseg2ei8_v_u32m4_tumu
#define vloxseg2ei16_v_u32mf2_tumu __riscv_vloxseg2ei16_v_u32mf2_tumu
#define vloxseg3ei16_v_u32mf2_tumu __riscv_vloxseg3ei16_v_u32mf2_tumu
#define vloxseg4ei16_v_u32mf2_tumu __riscv_vloxseg4ei16_v_u32mf2_tumu
#define vloxseg5ei16_v_u32mf2_tumu __riscv_vloxseg5ei16_v_u32mf2_tumu
#define vloxseg6ei16_v_u32mf2_tumu __riscv_vloxseg6ei16_v_u32mf2_tumu
#define vloxseg7ei16_v_u32mf2_tumu __riscv_vloxseg7ei16_v_u32mf2_tumu
#define vloxseg8ei16_v_u32mf2_tumu __riscv_vloxseg8ei16_v_u32mf2_tumu
#define vloxseg2ei16_v_u32m1_tumu __riscv_vloxseg2ei16_v_u32m1_tumu
#define vloxseg3ei16_v_u32m1_tumu __riscv_vloxseg3ei16_v_u32m1_tumu
#define vloxseg4ei16_v_u32m1_tumu __riscv_vloxseg4ei16_v_u32m1_tumu
#define vloxseg5ei16_v_u32m1_tumu __riscv_vloxseg5ei16_v_u32m1_tumu
#define vloxseg6ei16_v_u32m1_tumu __riscv_vloxseg6ei16_v_u32m1_tumu
#define vloxseg7ei16_v_u32m1_tumu __riscv_vloxseg7ei16_v_u32m1_tumu
#define vloxseg8ei16_v_u32m1_tumu __riscv_vloxseg8ei16_v_u32m1_tumu
#define vloxseg2ei16_v_u32m2_tumu __riscv_vloxseg2ei16_v_u32m2_tumu
#define vloxseg3ei16_v_u32m2_tumu __riscv_vloxseg3ei16_v_u32m2_tumu
#define vloxseg4ei16_v_u32m2_tumu __riscv_vloxseg4ei16_v_u32m2_tumu
#define vloxseg2ei16_v_u32m4_tumu __riscv_vloxseg2ei16_v_u32m4_tumu
#define vloxseg2ei32_v_u32mf2_tumu __riscv_vloxseg2ei32_v_u32mf2_tumu
#define vloxseg3ei32_v_u32mf2_tumu __riscv_vloxseg3ei32_v_u32mf2_tumu
#define vloxseg4ei32_v_u32mf2_tumu __riscv_vloxseg4ei32_v_u32mf2_tumu
#define vloxseg5ei32_v_u32mf2_tumu __riscv_vloxseg5ei32_v_u32mf2_tumu
#define vloxseg6ei32_v_u32mf2_tumu __riscv_vloxseg6ei32_v_u32mf2_tumu
#define vloxseg7ei32_v_u32mf2_tumu __riscv_vloxseg7ei32_v_u32mf2_tumu
#define vloxseg8ei32_v_u32mf2_tumu __riscv_vloxseg8ei32_v_u32mf2_tumu
#define vloxseg2ei32_v_u32m1_tumu __riscv_vloxseg2ei32_v_u32m1_tumu
#define vloxseg3ei32_v_u32m1_tumu __riscv_vloxseg3ei32_v_u32m1_tumu
#define vloxseg4ei32_v_u32m1_tumu __riscv_vloxseg4ei32_v_u32m1_tumu
#define vloxseg5ei32_v_u32m1_tumu __riscv_vloxseg5ei32_v_u32m1_tumu
#define vloxseg6ei32_v_u32m1_tumu __riscv_vloxseg6ei32_v_u32m1_tumu
#define vloxseg7ei32_v_u32m1_tumu __riscv_vloxseg7ei32_v_u32m1_tumu
#define vloxseg8ei32_v_u32m1_tumu __riscv_vloxseg8ei32_v_u32m1_tumu
#define vloxseg2ei32_v_u32m2_tumu __riscv_vloxseg2ei32_v_u32m2_tumu
#define vloxseg3ei32_v_u32m2_tumu __riscv_vloxseg3ei32_v_u32m2_tumu
#define vloxseg4ei32_v_u32m2_tumu __riscv_vloxseg4ei32_v_u32m2_tumu
#define vloxseg2ei32_v_u32m4_tumu __riscv_vloxseg2ei32_v_u32m4_tumu
#define vloxseg2ei64_v_u32mf2_tumu __riscv_vloxseg2ei64_v_u32mf2_tumu
#define vloxseg3ei64_v_u32mf2_tumu __riscv_vloxseg3ei64_v_u32mf2_tumu
#define vloxseg4ei64_v_u32mf2_tumu __riscv_vloxseg4ei64_v_u32mf2_tumu
#define vloxseg5ei64_v_u32mf2_tumu __riscv_vloxseg5ei64_v_u32mf2_tumu
#define vloxseg6ei64_v_u32mf2_tumu __riscv_vloxseg6ei64_v_u32mf2_tumu
#define vloxseg7ei64_v_u32mf2_tumu __riscv_vloxseg7ei64_v_u32mf2_tumu
#define vloxseg8ei64_v_u32mf2_tumu __riscv_vloxseg8ei64_v_u32mf2_tumu
#define vloxseg2ei64_v_u32m1_tumu __riscv_vloxseg2ei64_v_u32m1_tumu
#define vloxseg3ei64_v_u32m1_tumu __riscv_vloxseg3ei64_v_u32m1_tumu
#define vloxseg4ei64_v_u32m1_tumu __riscv_vloxseg4ei64_v_u32m1_tumu
#define vloxseg5ei64_v_u32m1_tumu __riscv_vloxseg5ei64_v_u32m1_tumu
#define vloxseg6ei64_v_u32m1_tumu __riscv_vloxseg6ei64_v_u32m1_tumu
#define vloxseg7ei64_v_u32m1_tumu __riscv_vloxseg7ei64_v_u32m1_tumu
#define vloxseg8ei64_v_u32m1_tumu __riscv_vloxseg8ei64_v_u32m1_tumu
#define vloxseg2ei64_v_u32m2_tumu __riscv_vloxseg2ei64_v_u32m2_tumu
#define vloxseg3ei64_v_u32m2_tumu __riscv_vloxseg3ei64_v_u32m2_tumu
#define vloxseg4ei64_v_u32m2_tumu __riscv_vloxseg4ei64_v_u32m2_tumu
#define vloxseg2ei64_v_u32m4_tumu __riscv_vloxseg2ei64_v_u32m4_tumu
#define vloxseg2ei8_v_u64m1_tumu __riscv_vloxseg2ei8_v_u64m1_tumu
#define vloxseg3ei8_v_u64m1_tumu __riscv_vloxseg3ei8_v_u64m1_tumu
#define vloxseg4ei8_v_u64m1_tumu __riscv_vloxseg4ei8_v_u64m1_tumu
#define vloxseg5ei8_v_u64m1_tumu __riscv_vloxseg5ei8_v_u64m1_tumu
#define vloxseg6ei8_v_u64m1_tumu __riscv_vloxseg6ei8_v_u64m1_tumu
#define vloxseg7ei8_v_u64m1_tumu __riscv_vloxseg7ei8_v_u64m1_tumu
#define vloxseg8ei8_v_u64m1_tumu __riscv_vloxseg8ei8_v_u64m1_tumu
#define vloxseg2ei8_v_u64m2_tumu __riscv_vloxseg2ei8_v_u64m2_tumu
#define vloxseg3ei8_v_u64m2_tumu __riscv_vloxseg3ei8_v_u64m2_tumu
#define vloxseg4ei8_v_u64m2_tumu __riscv_vloxseg4ei8_v_u64m2_tumu
#define vloxseg2ei8_v_u64m4_tumu __riscv_vloxseg2ei8_v_u64m4_tumu
#define vloxseg2ei16_v_u64m1_tumu __riscv_vloxseg2ei16_v_u64m1_tumu
#define vloxseg3ei16_v_u64m1_tumu __riscv_vloxseg3ei16_v_u64m1_tumu
#define vloxseg4ei16_v_u64m1_tumu __riscv_vloxseg4ei16_v_u64m1_tumu
#define vloxseg5ei16_v_u64m1_tumu __riscv_vloxseg5ei16_v_u64m1_tumu
#define vloxseg6ei16_v_u64m1_tumu __riscv_vloxseg6ei16_v_u64m1_tumu
#define vloxseg7ei16_v_u64m1_tumu __riscv_vloxseg7ei16_v_u64m1_tumu
#define vloxseg8ei16_v_u64m1_tumu __riscv_vloxseg8ei16_v_u64m1_tumu
#define vloxseg2ei16_v_u64m2_tumu __riscv_vloxseg2ei16_v_u64m2_tumu
#define vloxseg3ei16_v_u64m2_tumu __riscv_vloxseg3ei16_v_u64m2_tumu
#define vloxseg4ei16_v_u64m2_tumu __riscv_vloxseg4ei16_v_u64m2_tumu
#define vloxseg2ei16_v_u64m4_tumu __riscv_vloxseg2ei16_v_u64m4_tumu
#define vloxseg2ei32_v_u64m1_tumu __riscv_vloxseg2ei32_v_u64m1_tumu
#define vloxseg3ei32_v_u64m1_tumu __riscv_vloxseg3ei32_v_u64m1_tumu
#define vloxseg4ei32_v_u64m1_tumu __riscv_vloxseg4ei32_v_u64m1_tumu
#define vloxseg5ei32_v_u64m1_tumu __riscv_vloxseg5ei32_v_u64m1_tumu
#define vloxseg6ei32_v_u64m1_tumu __riscv_vloxseg6ei32_v_u64m1_tumu
#define vloxseg7ei32_v_u64m1_tumu __riscv_vloxseg7ei32_v_u64m1_tumu
#define vloxseg8ei32_v_u64m1_tumu __riscv_vloxseg8ei32_v_u64m1_tumu
#define vloxseg2ei32_v_u64m2_tumu __riscv_vloxseg2ei32_v_u64m2_tumu
#define vloxseg3ei32_v_u64m2_tumu __riscv_vloxseg3ei32_v_u64m2_tumu
#define vloxseg4ei32_v_u64m2_tumu __riscv_vloxseg4ei32_v_u64m2_tumu
#define vloxseg2ei32_v_u64m4_tumu __riscv_vloxseg2ei32_v_u64m4_tumu
#define vloxseg2ei64_v_u64m1_tumu __riscv_vloxseg2ei64_v_u64m1_tumu
#define vloxseg3ei64_v_u64m1_tumu __riscv_vloxseg3ei64_v_u64m1_tumu
#define vloxseg4ei64_v_u64m1_tumu __riscv_vloxseg4ei64_v_u64m1_tumu
#define vloxseg5ei64_v_u64m1_tumu __riscv_vloxseg5ei64_v_u64m1_tumu
#define vloxseg6ei64_v_u64m1_tumu __riscv_vloxseg6ei64_v_u64m1_tumu
#define vloxseg7ei64_v_u64m1_tumu __riscv_vloxseg7ei64_v_u64m1_tumu
#define vloxseg8ei64_v_u64m1_tumu __riscv_vloxseg8ei64_v_u64m1_tumu
#define vloxseg2ei64_v_u64m2_tumu __riscv_vloxseg2ei64_v_u64m2_tumu
#define vloxseg3ei64_v_u64m2_tumu __riscv_vloxseg3ei64_v_u64m2_tumu
#define vloxseg4ei64_v_u64m2_tumu __riscv_vloxseg4ei64_v_u64m2_tumu
#define vloxseg2ei64_v_u64m4_tumu __riscv_vloxseg2ei64_v_u64m4_tumu
#define vluxseg2ei8_v_u8mf8_tumu __riscv_vluxseg2ei8_v_u8mf8_tumu
#define vluxseg3ei8_v_u8mf8_tumu __riscv_vluxseg3ei8_v_u8mf8_tumu
#define vluxseg4ei8_v_u8mf8_tumu __riscv_vluxseg4ei8_v_u8mf8_tumu
#define vluxseg5ei8_v_u8mf8_tumu __riscv_vluxseg5ei8_v_u8mf8_tumu
#define vluxseg6ei8_v_u8mf8_tumu __riscv_vluxseg6ei8_v_u8mf8_tumu
#define vluxseg7ei8_v_u8mf8_tumu __riscv_vluxseg7ei8_v_u8mf8_tumu
#define vluxseg8ei8_v_u8mf8_tumu __riscv_vluxseg8ei8_v_u8mf8_tumu
#define vluxseg2ei8_v_u8mf4_tumu __riscv_vluxseg2ei8_v_u8mf4_tumu
#define vluxseg3ei8_v_u8mf4_tumu __riscv_vluxseg3ei8_v_u8mf4_tumu
#define vluxseg4ei8_v_u8mf4_tumu __riscv_vluxseg4ei8_v_u8mf4_tumu
#define vluxseg5ei8_v_u8mf4_tumu __riscv_vluxseg5ei8_v_u8mf4_tumu
#define vluxseg6ei8_v_u8mf4_tumu __riscv_vluxseg6ei8_v_u8mf4_tumu
#define vluxseg7ei8_v_u8mf4_tumu __riscv_vluxseg7ei8_v_u8mf4_tumu
#define vluxseg8ei8_v_u8mf4_tumu __riscv_vluxseg8ei8_v_u8mf4_tumu
#define vluxseg2ei8_v_u8mf2_tumu __riscv_vluxseg2ei8_v_u8mf2_tumu
#define vluxseg3ei8_v_u8mf2_tumu __riscv_vluxseg3ei8_v_u8mf2_tumu
#define vluxseg4ei8_v_u8mf2_tumu __riscv_vluxseg4ei8_v_u8mf2_tumu
#define vluxseg5ei8_v_u8mf2_tumu __riscv_vluxseg5ei8_v_u8mf2_tumu
#define vluxseg6ei8_v_u8mf2_tumu __riscv_vluxseg6ei8_v_u8mf2_tumu
#define vluxseg7ei8_v_u8mf2_tumu __riscv_vluxseg7ei8_v_u8mf2_tumu
#define vluxseg8ei8_v_u8mf2_tumu __riscv_vluxseg8ei8_v_u8mf2_tumu
#define vluxseg2ei8_v_u8m1_tumu __riscv_vluxseg2ei8_v_u8m1_tumu
#define vluxseg3ei8_v_u8m1_tumu __riscv_vluxseg3ei8_v_u8m1_tumu
#define vluxseg4ei8_v_u8m1_tumu __riscv_vluxseg4ei8_v_u8m1_tumu
#define vluxseg5ei8_v_u8m1_tumu __riscv_vluxseg5ei8_v_u8m1_tumu
#define vluxseg6ei8_v_u8m1_tumu __riscv_vluxseg6ei8_v_u8m1_tumu
#define vluxseg7ei8_v_u8m1_tumu __riscv_vluxseg7ei8_v_u8m1_tumu
#define vluxseg8ei8_v_u8m1_tumu __riscv_vluxseg8ei8_v_u8m1_tumu
#define vluxseg2ei8_v_u8m2_tumu __riscv_vluxseg2ei8_v_u8m2_tumu
#define vluxseg3ei8_v_u8m2_tumu __riscv_vluxseg3ei8_v_u8m2_tumu
#define vluxseg4ei8_v_u8m2_tumu __riscv_vluxseg4ei8_v_u8m2_tumu
#define vluxseg2ei8_v_u8m4_tumu __riscv_vluxseg2ei8_v_u8m4_tumu
#define vluxseg2ei16_v_u8mf8_tumu __riscv_vluxseg2ei16_v_u8mf8_tumu
#define vluxseg3ei16_v_u8mf8_tumu __riscv_vluxseg3ei16_v_u8mf8_tumu
#define vluxseg4ei16_v_u8mf8_tumu __riscv_vluxseg4ei16_v_u8mf8_tumu
#define vluxseg5ei16_v_u8mf8_tumu __riscv_vluxseg5ei16_v_u8mf8_tumu
#define vluxseg6ei16_v_u8mf8_tumu __riscv_vluxseg6ei16_v_u8mf8_tumu
#define vluxseg7ei16_v_u8mf8_tumu __riscv_vluxseg7ei16_v_u8mf8_tumu
#define vluxseg8ei16_v_u8mf8_tumu __riscv_vluxseg8ei16_v_u8mf8_tumu
#define vluxseg2ei16_v_u8mf4_tumu __riscv_vluxseg2ei16_v_u8mf4_tumu
#define vluxseg3ei16_v_u8mf4_tumu __riscv_vluxseg3ei16_v_u8mf4_tumu
#define vluxseg4ei16_v_u8mf4_tumu __riscv_vluxseg4ei16_v_u8mf4_tumu
#define vluxseg5ei16_v_u8mf4_tumu __riscv_vluxseg5ei16_v_u8mf4_tumu
#define vluxseg6ei16_v_u8mf4_tumu __riscv_vluxseg6ei16_v_u8mf4_tumu
#define vluxseg7ei16_v_u8mf4_tumu __riscv_vluxseg7ei16_v_u8mf4_tumu
#define vluxseg8ei16_v_u8mf4_tumu __riscv_vluxseg8ei16_v_u8mf4_tumu
#define vluxseg2ei16_v_u8mf2_tumu __riscv_vluxseg2ei16_v_u8mf2_tumu
#define vluxseg3ei16_v_u8mf2_tumu __riscv_vluxseg3ei16_v_u8mf2_tumu
#define vluxseg4ei16_v_u8mf2_tumu __riscv_vluxseg4ei16_v_u8mf2_tumu
#define vluxseg5ei16_v_u8mf2_tumu __riscv_vluxseg5ei16_v_u8mf2_tumu
#define vluxseg6ei16_v_u8mf2_tumu __riscv_vluxseg6ei16_v_u8mf2_tumu
#define vluxseg7ei16_v_u8mf2_tumu __riscv_vluxseg7ei16_v_u8mf2_tumu
#define vluxseg8ei16_v_u8mf2_tumu __riscv_vluxseg8ei16_v_u8mf2_tumu
#define vluxseg2ei16_v_u8m1_tumu __riscv_vluxseg2ei16_v_u8m1_tumu
#define vluxseg3ei16_v_u8m1_tumu __riscv_vluxseg3ei16_v_u8m1_tumu
#define vluxseg4ei16_v_u8m1_tumu __riscv_vluxseg4ei16_v_u8m1_tumu
#define vluxseg5ei16_v_u8m1_tumu __riscv_vluxseg5ei16_v_u8m1_tumu
#define vluxseg6ei16_v_u8m1_tumu __riscv_vluxseg6ei16_v_u8m1_tumu
#define vluxseg7ei16_v_u8m1_tumu __riscv_vluxseg7ei16_v_u8m1_tumu
#define vluxseg8ei16_v_u8m1_tumu __riscv_vluxseg8ei16_v_u8m1_tumu
#define vluxseg2ei16_v_u8m2_tumu __riscv_vluxseg2ei16_v_u8m2_tumu
#define vluxseg3ei16_v_u8m2_tumu __riscv_vluxseg3ei16_v_u8m2_tumu
#define vluxseg4ei16_v_u8m2_tumu __riscv_vluxseg4ei16_v_u8m2_tumu
#define vluxseg2ei16_v_u8m4_tumu __riscv_vluxseg2ei16_v_u8m4_tumu
#define vluxseg2ei32_v_u8mf8_tumu __riscv_vluxseg2ei32_v_u8mf8_tumu
#define vluxseg3ei32_v_u8mf8_tumu __riscv_vluxseg3ei32_v_u8mf8_tumu
#define vluxseg4ei32_v_u8mf8_tumu __riscv_vluxseg4ei32_v_u8mf8_tumu
#define vluxseg5ei32_v_u8mf8_tumu __riscv_vluxseg5ei32_v_u8mf8_tumu
#define vluxseg6ei32_v_u8mf8_tumu __riscv_vluxseg6ei32_v_u8mf8_tumu
#define vluxseg7ei32_v_u8mf8_tumu __riscv_vluxseg7ei32_v_u8mf8_tumu
#define vluxseg8ei32_v_u8mf8_tumu __riscv_vluxseg8ei32_v_u8mf8_tumu
#define vluxseg2ei32_v_u8mf4_tumu __riscv_vluxseg2ei32_v_u8mf4_tumu
#define vluxseg3ei32_v_u8mf4_tumu __riscv_vluxseg3ei32_v_u8mf4_tumu
#define vluxseg4ei32_v_u8mf4_tumu __riscv_vluxseg4ei32_v_u8mf4_tumu
#define vluxseg5ei32_v_u8mf4_tumu __riscv_vluxseg5ei32_v_u8mf4_tumu
#define vluxseg6ei32_v_u8mf4_tumu __riscv_vluxseg6ei32_v_u8mf4_tumu
#define vluxseg7ei32_v_u8mf4_tumu __riscv_vluxseg7ei32_v_u8mf4_tumu
#define vluxseg8ei32_v_u8mf4_tumu __riscv_vluxseg8ei32_v_u8mf4_tumu
#define vluxseg2ei32_v_u8mf2_tumu __riscv_vluxseg2ei32_v_u8mf2_tumu
#define vluxseg3ei32_v_u8mf2_tumu __riscv_vluxseg3ei32_v_u8mf2_tumu
#define vluxseg4ei32_v_u8mf2_tumu __riscv_vluxseg4ei32_v_u8mf2_tumu
#define vluxseg5ei32_v_u8mf2_tumu __riscv_vluxseg5ei32_v_u8mf2_tumu
#define vluxseg6ei32_v_u8mf2_tumu __riscv_vluxseg6ei32_v_u8mf2_tumu
#define vluxseg7ei32_v_u8mf2_tumu __riscv_vluxseg7ei32_v_u8mf2_tumu
#define vluxseg8ei32_v_u8mf2_tumu __riscv_vluxseg8ei32_v_u8mf2_tumu
#define vluxseg2ei32_v_u8m1_tumu __riscv_vluxseg2ei32_v_u8m1_tumu
#define vluxseg3ei32_v_u8m1_tumu __riscv_vluxseg3ei32_v_u8m1_tumu
#define vluxseg4ei32_v_u8m1_tumu __riscv_vluxseg4ei32_v_u8m1_tumu
#define vluxseg5ei32_v_u8m1_tumu __riscv_vluxseg5ei32_v_u8m1_tumu
#define vluxseg6ei32_v_u8m1_tumu __riscv_vluxseg6ei32_v_u8m1_tumu
#define vluxseg7ei32_v_u8m1_tumu __riscv_vluxseg7ei32_v_u8m1_tumu
#define vluxseg8ei32_v_u8m1_tumu __riscv_vluxseg8ei32_v_u8m1_tumu
#define vluxseg2ei32_v_u8m2_tumu __riscv_vluxseg2ei32_v_u8m2_tumu
#define vluxseg3ei32_v_u8m2_tumu __riscv_vluxseg3ei32_v_u8m2_tumu
#define vluxseg4ei32_v_u8m2_tumu __riscv_vluxseg4ei32_v_u8m2_tumu
#define vluxseg2ei64_v_u8mf8_tumu __riscv_vluxseg2ei64_v_u8mf8_tumu
#define vluxseg3ei64_v_u8mf8_tumu __riscv_vluxseg3ei64_v_u8mf8_tumu
#define vluxseg4ei64_v_u8mf8_tumu __riscv_vluxseg4ei64_v_u8mf8_tumu
#define vluxseg5ei64_v_u8mf8_tumu __riscv_vluxseg5ei64_v_u8mf8_tumu
#define vluxseg6ei64_v_u8mf8_tumu __riscv_vluxseg6ei64_v_u8mf8_tumu
#define vluxseg7ei64_v_u8mf8_tumu __riscv_vluxseg7ei64_v_u8mf8_tumu
#define vluxseg8ei64_v_u8mf8_tumu __riscv_vluxseg8ei64_v_u8mf8_tumu
#define vluxseg2ei64_v_u8mf4_tumu __riscv_vluxseg2ei64_v_u8mf4_tumu
#define vluxseg3ei64_v_u8mf4_tumu __riscv_vluxseg3ei64_v_u8mf4_tumu
#define vluxseg4ei64_v_u8mf4_tumu __riscv_vluxseg4ei64_v_u8mf4_tumu
#define vluxseg5ei64_v_u8mf4_tumu __riscv_vluxseg5ei64_v_u8mf4_tumu
#define vluxseg6ei64_v_u8mf4_tumu __riscv_vluxseg6ei64_v_u8mf4_tumu
#define vluxseg7ei64_v_u8mf4_tumu __riscv_vluxseg7ei64_v_u8mf4_tumu
#define vluxseg8ei64_v_u8mf4_tumu __riscv_vluxseg8ei64_v_u8mf4_tumu
#define vluxseg2ei64_v_u8mf2_tumu __riscv_vluxseg2ei64_v_u8mf2_tumu
#define vluxseg3ei64_v_u8mf2_tumu __riscv_vluxseg3ei64_v_u8mf2_tumu
#define vluxseg4ei64_v_u8mf2_tumu __riscv_vluxseg4ei64_v_u8mf2_tumu
#define vluxseg5ei64_v_u8mf2_tumu __riscv_vluxseg5ei64_v_u8mf2_tumu
#define vluxseg6ei64_v_u8mf2_tumu __riscv_vluxseg6ei64_v_u8mf2_tumu
#define vluxseg7ei64_v_u8mf2_tumu __riscv_vluxseg7ei64_v_u8mf2_tumu
#define vluxseg8ei64_v_u8mf2_tumu __riscv_vluxseg8ei64_v_u8mf2_tumu
#define vluxseg2ei64_v_u8m1_tumu __riscv_vluxseg2ei64_v_u8m1_tumu
#define vluxseg3ei64_v_u8m1_tumu __riscv_vluxseg3ei64_v_u8m1_tumu
#define vluxseg4ei64_v_u8m1_tumu __riscv_vluxseg4ei64_v_u8m1_tumu
#define vluxseg5ei64_v_u8m1_tumu __riscv_vluxseg5ei64_v_u8m1_tumu
#define vluxseg6ei64_v_u8m1_tumu __riscv_vluxseg6ei64_v_u8m1_tumu
#define vluxseg7ei64_v_u8m1_tumu __riscv_vluxseg7ei64_v_u8m1_tumu
#define vluxseg8ei64_v_u8m1_tumu __riscv_vluxseg8ei64_v_u8m1_tumu
#define vluxseg2ei8_v_u16mf4_tumu __riscv_vluxseg2ei8_v_u16mf4_tumu
#define vluxseg3ei8_v_u16mf4_tumu __riscv_vluxseg3ei8_v_u16mf4_tumu
#define vluxseg4ei8_v_u16mf4_tumu __riscv_vluxseg4ei8_v_u16mf4_tumu
#define vluxseg5ei8_v_u16mf4_tumu __riscv_vluxseg5ei8_v_u16mf4_tumu
#define vluxseg6ei8_v_u16mf4_tumu __riscv_vluxseg6ei8_v_u16mf4_tumu
#define vluxseg7ei8_v_u16mf4_tumu __riscv_vluxseg7ei8_v_u16mf4_tumu
#define vluxseg8ei8_v_u16mf4_tumu __riscv_vluxseg8ei8_v_u16mf4_tumu
#define vluxseg2ei8_v_u16mf2_tumu __riscv_vluxseg2ei8_v_u16mf2_tumu
#define vluxseg3ei8_v_u16mf2_tumu __riscv_vluxseg3ei8_v_u16mf2_tumu
#define vluxseg4ei8_v_u16mf2_tumu __riscv_vluxseg4ei8_v_u16mf2_tumu
#define vluxseg5ei8_v_u16mf2_tumu __riscv_vluxseg5ei8_v_u16mf2_tumu
#define vluxseg6ei8_v_u16mf2_tumu __riscv_vluxseg6ei8_v_u16mf2_tumu
#define vluxseg7ei8_v_u16mf2_tumu __riscv_vluxseg7ei8_v_u16mf2_tumu
#define vluxseg8ei8_v_u16mf2_tumu __riscv_vluxseg8ei8_v_u16mf2_tumu
#define vluxseg2ei8_v_u16m1_tumu __riscv_vluxseg2ei8_v_u16m1_tumu
#define vluxseg3ei8_v_u16m1_tumu __riscv_vluxseg3ei8_v_u16m1_tumu
#define vluxseg4ei8_v_u16m1_tumu __riscv_vluxseg4ei8_v_u16m1_tumu
#define vluxseg5ei8_v_u16m1_tumu __riscv_vluxseg5ei8_v_u16m1_tumu
#define vluxseg6ei8_v_u16m1_tumu __riscv_vluxseg6ei8_v_u16m1_tumu
#define vluxseg7ei8_v_u16m1_tumu __riscv_vluxseg7ei8_v_u16m1_tumu
#define vluxseg8ei8_v_u16m1_tumu __riscv_vluxseg8ei8_v_u16m1_tumu
#define vluxseg2ei8_v_u16m2_tumu __riscv_vluxseg2ei8_v_u16m2_tumu
#define vluxseg3ei8_v_u16m2_tumu __riscv_vluxseg3ei8_v_u16m2_tumu
#define vluxseg4ei8_v_u16m2_tumu __riscv_vluxseg4ei8_v_u16m2_tumu
#define vluxseg2ei8_v_u16m4_tumu __riscv_vluxseg2ei8_v_u16m4_tumu
#define vluxseg2ei16_v_u16mf4_tumu __riscv_vluxseg2ei16_v_u16mf4_tumu
#define vluxseg3ei16_v_u16mf4_tumu __riscv_vluxseg3ei16_v_u16mf4_tumu
#define vluxseg4ei16_v_u16mf4_tumu __riscv_vluxseg4ei16_v_u16mf4_tumu
#define vluxseg5ei16_v_u16mf4_tumu __riscv_vluxseg5ei16_v_u16mf4_tumu
#define vluxseg6ei16_v_u16mf4_tumu __riscv_vluxseg6ei16_v_u16mf4_tumu
#define vluxseg7ei16_v_u16mf4_tumu __riscv_vluxseg7ei16_v_u16mf4_tumu
#define vluxseg8ei16_v_u16mf4_tumu __riscv_vluxseg8ei16_v_u16mf4_tumu
#define vluxseg2ei16_v_u16mf2_tumu __riscv_vluxseg2ei16_v_u16mf2_tumu
#define vluxseg3ei16_v_u16mf2_tumu __riscv_vluxseg3ei16_v_u16mf2_tumu
#define vluxseg4ei16_v_u16mf2_tumu __riscv_vluxseg4ei16_v_u16mf2_tumu
#define vluxseg5ei16_v_u16mf2_tumu __riscv_vluxseg5ei16_v_u16mf2_tumu
#define vluxseg6ei16_v_u16mf2_tumu __riscv_vluxseg6ei16_v_u16mf2_tumu
#define vluxseg7ei16_v_u16mf2_tumu __riscv_vluxseg7ei16_v_u16mf2_tumu
#define vluxseg8ei16_v_u16mf2_tumu __riscv_vluxseg8ei16_v_u16mf2_tumu
#define vluxseg2ei16_v_u16m1_tumu __riscv_vluxseg2ei16_v_u16m1_tumu
#define vluxseg3ei16_v_u16m1_tumu __riscv_vluxseg3ei16_v_u16m1_tumu
#define vluxseg4ei16_v_u16m1_tumu __riscv_vluxseg4ei16_v_u16m1_tumu
#define vluxseg5ei16_v_u16m1_tumu __riscv_vluxseg5ei16_v_u16m1_tumu
#define vluxseg6ei16_v_u16m1_tumu __riscv_vluxseg6ei16_v_u16m1_tumu
#define vluxseg7ei16_v_u16m1_tumu __riscv_vluxseg7ei16_v_u16m1_tumu
#define vluxseg8ei16_v_u16m1_tumu __riscv_vluxseg8ei16_v_u16m1_tumu
#define vluxseg2ei16_v_u16m2_tumu __riscv_vluxseg2ei16_v_u16m2_tumu
#define vluxseg3ei16_v_u16m2_tumu __riscv_vluxseg3ei16_v_u16m2_tumu
#define vluxseg4ei16_v_u16m2_tumu __riscv_vluxseg4ei16_v_u16m2_tumu
#define vluxseg2ei16_v_u16m4_tumu __riscv_vluxseg2ei16_v_u16m4_tumu
#define vluxseg2ei32_v_u16mf4_tumu __riscv_vluxseg2ei32_v_u16mf4_tumu
#define vluxseg3ei32_v_u16mf4_tumu __riscv_vluxseg3ei32_v_u16mf4_tumu
#define vluxseg4ei32_v_u16mf4_tumu __riscv_vluxseg4ei32_v_u16mf4_tumu
#define vluxseg5ei32_v_u16mf4_tumu __riscv_vluxseg5ei32_v_u16mf4_tumu
#define vluxseg6ei32_v_u16mf4_tumu __riscv_vluxseg6ei32_v_u16mf4_tumu
#define vluxseg7ei32_v_u16mf4_tumu __riscv_vluxseg7ei32_v_u16mf4_tumu
#define vluxseg8ei32_v_u16mf4_tumu __riscv_vluxseg8ei32_v_u16mf4_tumu
#define vluxseg2ei32_v_u16mf2_tumu __riscv_vluxseg2ei32_v_u16mf2_tumu
#define vluxseg3ei32_v_u16mf2_tumu __riscv_vluxseg3ei32_v_u16mf2_tumu
#define vluxseg4ei32_v_u16mf2_tumu __riscv_vluxseg4ei32_v_u16mf2_tumu
#define vluxseg5ei32_v_u16mf2_tumu __riscv_vluxseg5ei32_v_u16mf2_tumu
#define vluxseg6ei32_v_u16mf2_tumu __riscv_vluxseg6ei32_v_u16mf2_tumu
#define vluxseg7ei32_v_u16mf2_tumu __riscv_vluxseg7ei32_v_u16mf2_tumu
#define vluxseg8ei32_v_u16mf2_tumu __riscv_vluxseg8ei32_v_u16mf2_tumu
#define vluxseg2ei32_v_u16m1_tumu __riscv_vluxseg2ei32_v_u16m1_tumu
#define vluxseg3ei32_v_u16m1_tumu __riscv_vluxseg3ei32_v_u16m1_tumu
#define vluxseg4ei32_v_u16m1_tumu __riscv_vluxseg4ei32_v_u16m1_tumu
#define vluxseg5ei32_v_u16m1_tumu __riscv_vluxseg5ei32_v_u16m1_tumu
#define vluxseg6ei32_v_u16m1_tumu __riscv_vluxseg6ei32_v_u16m1_tumu
#define vluxseg7ei32_v_u16m1_tumu __riscv_vluxseg7ei32_v_u16m1_tumu
#define vluxseg8ei32_v_u16m1_tumu __riscv_vluxseg8ei32_v_u16m1_tumu
#define vluxseg2ei32_v_u16m2_tumu __riscv_vluxseg2ei32_v_u16m2_tumu
#define vluxseg3ei32_v_u16m2_tumu __riscv_vluxseg3ei32_v_u16m2_tumu
#define vluxseg4ei32_v_u16m2_tumu __riscv_vluxseg4ei32_v_u16m2_tumu
#define vluxseg2ei32_v_u16m4_tumu __riscv_vluxseg2ei32_v_u16m4_tumu
#define vluxseg2ei64_v_u16mf4_tumu __riscv_vluxseg2ei64_v_u16mf4_tumu
#define vluxseg3ei64_v_u16mf4_tumu __riscv_vluxseg3ei64_v_u16mf4_tumu
#define vluxseg4ei64_v_u16mf4_tumu __riscv_vluxseg4ei64_v_u16mf4_tumu
#define vluxseg5ei64_v_u16mf4_tumu __riscv_vluxseg5ei64_v_u16mf4_tumu
#define vluxseg6ei64_v_u16mf4_tumu __riscv_vluxseg6ei64_v_u16mf4_tumu
#define vluxseg7ei64_v_u16mf4_tumu __riscv_vluxseg7ei64_v_u16mf4_tumu
#define vluxseg8ei64_v_u16mf4_tumu __riscv_vluxseg8ei64_v_u16mf4_tumu
#define vluxseg2ei64_v_u16mf2_tumu __riscv_vluxseg2ei64_v_u16mf2_tumu
#define vluxseg3ei64_v_u16mf2_tumu __riscv_vluxseg3ei64_v_u16mf2_tumu
#define vluxseg4ei64_v_u16mf2_tumu __riscv_vluxseg4ei64_v_u16mf2_tumu
#define vluxseg5ei64_v_u16mf2_tumu __riscv_vluxseg5ei64_v_u16mf2_tumu
#define vluxseg6ei64_v_u16mf2_tumu __riscv_vluxseg6ei64_v_u16mf2_tumu
#define vluxseg7ei64_v_u16mf2_tumu __riscv_vluxseg7ei64_v_u16mf2_tumu
#define vluxseg8ei64_v_u16mf2_tumu __riscv_vluxseg8ei64_v_u16mf2_tumu
#define vluxseg2ei64_v_u16m1_tumu __riscv_vluxseg2ei64_v_u16m1_tumu
#define vluxseg3ei64_v_u16m1_tumu __riscv_vluxseg3ei64_v_u16m1_tumu
#define vluxseg4ei64_v_u16m1_tumu __riscv_vluxseg4ei64_v_u16m1_tumu
#define vluxseg5ei64_v_u16m1_tumu __riscv_vluxseg5ei64_v_u16m1_tumu
#define vluxseg6ei64_v_u16m1_tumu __riscv_vluxseg6ei64_v_u16m1_tumu
#define vluxseg7ei64_v_u16m1_tumu __riscv_vluxseg7ei64_v_u16m1_tumu
#define vluxseg8ei64_v_u16m1_tumu __riscv_vluxseg8ei64_v_u16m1_tumu
#define vluxseg2ei64_v_u16m2_tumu __riscv_vluxseg2ei64_v_u16m2_tumu
#define vluxseg3ei64_v_u16m2_tumu __riscv_vluxseg3ei64_v_u16m2_tumu
#define vluxseg4ei64_v_u16m2_tumu __riscv_vluxseg4ei64_v_u16m2_tumu
#define vluxseg2ei8_v_u32mf2_tumu __riscv_vluxseg2ei8_v_u32mf2_tumu
#define vluxseg3ei8_v_u32mf2_tumu __riscv_vluxseg3ei8_v_u32mf2_tumu
#define vluxseg4ei8_v_u32mf2_tumu __riscv_vluxseg4ei8_v_u32mf2_tumu
#define vluxseg5ei8_v_u32mf2_tumu __riscv_vluxseg5ei8_v_u32mf2_tumu
#define vluxseg6ei8_v_u32mf2_tumu __riscv_vluxseg6ei8_v_u32mf2_tumu
#define vluxseg7ei8_v_u32mf2_tumu __riscv_vluxseg7ei8_v_u32mf2_tumu
#define vluxseg8ei8_v_u32mf2_tumu __riscv_vluxseg8ei8_v_u32mf2_tumu
#define vluxseg2ei8_v_u32m1_tumu __riscv_vluxseg2ei8_v_u32m1_tumu
#define vluxseg3ei8_v_u32m1_tumu __riscv_vluxseg3ei8_v_u32m1_tumu
#define vluxseg4ei8_v_u32m1_tumu __riscv_vluxseg4ei8_v_u32m1_tumu
#define vluxseg5ei8_v_u32m1_tumu __riscv_vluxseg5ei8_v_u32m1_tumu
#define vluxseg6ei8_v_u32m1_tumu __riscv_vluxseg6ei8_v_u32m1_tumu
#define vluxseg7ei8_v_u32m1_tumu __riscv_vluxseg7ei8_v_u32m1_tumu
#define vluxseg8ei8_v_u32m1_tumu __riscv_vluxseg8ei8_v_u32m1_tumu
#define vluxseg2ei8_v_u32m2_tumu __riscv_vluxseg2ei8_v_u32m2_tumu
#define vluxseg3ei8_v_u32m2_tumu __riscv_vluxseg3ei8_v_u32m2_tumu
#define vluxseg4ei8_v_u32m2_tumu __riscv_vluxseg4ei8_v_u32m2_tumu
#define vluxseg2ei8_v_u32m4_tumu __riscv_vluxseg2ei8_v_u32m4_tumu
#define vluxseg2ei16_v_u32mf2_tumu __riscv_vluxseg2ei16_v_u32mf2_tumu
#define vluxseg3ei16_v_u32mf2_tumu __riscv_vluxseg3ei16_v_u32mf2_tumu
#define vluxseg4ei16_v_u32mf2_tumu __riscv_vluxseg4ei16_v_u32mf2_tumu
#define vluxseg5ei16_v_u32mf2_tumu __riscv_vluxseg5ei16_v_u32mf2_tumu
#define vluxseg6ei16_v_u32mf2_tumu __riscv_vluxseg6ei16_v_u32mf2_tumu
#define vluxseg7ei16_v_u32mf2_tumu __riscv_vluxseg7ei16_v_u32mf2_tumu
#define vluxseg8ei16_v_u32mf2_tumu __riscv_vluxseg8ei16_v_u32mf2_tumu
#define vluxseg2ei16_v_u32m1_tumu __riscv_vluxseg2ei16_v_u32m1_tumu
#define vluxseg3ei16_v_u32m1_tumu __riscv_vluxseg3ei16_v_u32m1_tumu
#define vluxseg4ei16_v_u32m1_tumu __riscv_vluxseg4ei16_v_u32m1_tumu
#define vluxseg5ei16_v_u32m1_tumu __riscv_vluxseg5ei16_v_u32m1_tumu
#define vluxseg6ei16_v_u32m1_tumu __riscv_vluxseg6ei16_v_u32m1_tumu
#define vluxseg7ei16_v_u32m1_tumu __riscv_vluxseg7ei16_v_u32m1_tumu
#define vluxseg8ei16_v_u32m1_tumu __riscv_vluxseg8ei16_v_u32m1_tumu
#define vluxseg2ei16_v_u32m2_tumu __riscv_vluxseg2ei16_v_u32m2_tumu
#define vluxseg3ei16_v_u32m2_tumu __riscv_vluxseg3ei16_v_u32m2_tumu
#define vluxseg4ei16_v_u32m2_tumu __riscv_vluxseg4ei16_v_u32m2_tumu
#define vluxseg2ei16_v_u32m4_tumu __riscv_vluxseg2ei16_v_u32m4_tumu
#define vluxseg2ei32_v_u32mf2_tumu __riscv_vluxseg2ei32_v_u32mf2_tumu
#define vluxseg3ei32_v_u32mf2_tumu __riscv_vluxseg3ei32_v_u32mf2_tumu
#define vluxseg4ei32_v_u32mf2_tumu __riscv_vluxseg4ei32_v_u32mf2_tumu
#define vluxseg5ei32_v_u32mf2_tumu __riscv_vluxseg5ei32_v_u32mf2_tumu
#define vluxseg6ei32_v_u32mf2_tumu __riscv_vluxseg6ei32_v_u32mf2_tumu
#define vluxseg7ei32_v_u32mf2_tumu __riscv_vluxseg7ei32_v_u32mf2_tumu
#define vluxseg8ei32_v_u32mf2_tumu __riscv_vluxseg8ei32_v_u32mf2_tumu
#define vluxseg2ei32_v_u32m1_tumu __riscv_vluxseg2ei32_v_u32m1_tumu
#define vluxseg3ei32_v_u32m1_tumu __riscv_vluxseg3ei32_v_u32m1_tumu
#define vluxseg4ei32_v_u32m1_tumu __riscv_vluxseg4ei32_v_u32m1_tumu
#define vluxseg5ei32_v_u32m1_tumu __riscv_vluxseg5ei32_v_u32m1_tumu
#define vluxseg6ei32_v_u32m1_tumu __riscv_vluxseg6ei32_v_u32m1_tumu
#define vluxseg7ei32_v_u32m1_tumu __riscv_vluxseg7ei32_v_u32m1_tumu
#define vluxseg8ei32_v_u32m1_tumu __riscv_vluxseg8ei32_v_u32m1_tumu
#define vluxseg2ei32_v_u32m2_tumu __riscv_vluxseg2ei32_v_u32m2_tumu
#define vluxseg3ei32_v_u32m2_tumu __riscv_vluxseg3ei32_v_u32m2_tumu
#define vluxseg4ei32_v_u32m2_tumu __riscv_vluxseg4ei32_v_u32m2_tumu
#define vluxseg2ei32_v_u32m4_tumu __riscv_vluxseg2ei32_v_u32m4_tumu
#define vluxseg2ei64_v_u32mf2_tumu __riscv_vluxseg2ei64_v_u32mf2_tumu
#define vluxseg3ei64_v_u32mf2_tumu __riscv_vluxseg3ei64_v_u32mf2_tumu
#define vluxseg4ei64_v_u32mf2_tumu __riscv_vluxseg4ei64_v_u32mf2_tumu
#define vluxseg5ei64_v_u32mf2_tumu __riscv_vluxseg5ei64_v_u32mf2_tumu
#define vluxseg6ei64_v_u32mf2_tumu __riscv_vluxseg6ei64_v_u32mf2_tumu
#define vluxseg7ei64_v_u32mf2_tumu __riscv_vluxseg7ei64_v_u32mf2_tumu
#define vluxseg8ei64_v_u32mf2_tumu __riscv_vluxseg8ei64_v_u32mf2_tumu
#define vluxseg2ei64_v_u32m1_tumu __riscv_vluxseg2ei64_v_u32m1_tumu
#define vluxseg3ei64_v_u32m1_tumu __riscv_vluxseg3ei64_v_u32m1_tumu
#define vluxseg4ei64_v_u32m1_tumu __riscv_vluxseg4ei64_v_u32m1_tumu
#define vluxseg5ei64_v_u32m1_tumu __riscv_vluxseg5ei64_v_u32m1_tumu
#define vluxseg6ei64_v_u32m1_tumu __riscv_vluxseg6ei64_v_u32m1_tumu
#define vluxseg7ei64_v_u32m1_tumu __riscv_vluxseg7ei64_v_u32m1_tumu
#define vluxseg8ei64_v_u32m1_tumu __riscv_vluxseg8ei64_v_u32m1_tumu
#define vluxseg2ei64_v_u32m2_tumu __riscv_vluxseg2ei64_v_u32m2_tumu
#define vluxseg3ei64_v_u32m2_tumu __riscv_vluxseg3ei64_v_u32m2_tumu
#define vluxseg4ei64_v_u32m2_tumu __riscv_vluxseg4ei64_v_u32m2_tumu
#define vluxseg2ei64_v_u32m4_tumu __riscv_vluxseg2ei64_v_u32m4_tumu
#define vluxseg2ei8_v_u64m1_tumu __riscv_vluxseg2ei8_v_u64m1_tumu
#define vluxseg3ei8_v_u64m1_tumu __riscv_vluxseg3ei8_v_u64m1_tumu
#define vluxseg4ei8_v_u64m1_tumu __riscv_vluxseg4ei8_v_u64m1_tumu
#define vluxseg5ei8_v_u64m1_tumu __riscv_vluxseg5ei8_v_u64m1_tumu
#define vluxseg6ei8_v_u64m1_tumu __riscv_vluxseg6ei8_v_u64m1_tumu
#define vluxseg7ei8_v_u64m1_tumu __riscv_vluxseg7ei8_v_u64m1_tumu
#define vluxseg8ei8_v_u64m1_tumu __riscv_vluxseg8ei8_v_u64m1_tumu
#define vluxseg2ei8_v_u64m2_tumu __riscv_vluxseg2ei8_v_u64m2_tumu
#define vluxseg3ei8_v_u64m2_tumu __riscv_vluxseg3ei8_v_u64m2_tumu
#define vluxseg4ei8_v_u64m2_tumu __riscv_vluxseg4ei8_v_u64m2_tumu
#define vluxseg2ei8_v_u64m4_tumu __riscv_vluxseg2ei8_v_u64m4_tumu
#define vluxseg2ei16_v_u64m1_tumu __riscv_vluxseg2ei16_v_u64m1_tumu
#define vluxseg3ei16_v_u64m1_tumu __riscv_vluxseg3ei16_v_u64m1_tumu
#define vluxseg4ei16_v_u64m1_tumu __riscv_vluxseg4ei16_v_u64m1_tumu
#define vluxseg5ei16_v_u64m1_tumu __riscv_vluxseg5ei16_v_u64m1_tumu
#define vluxseg6ei16_v_u64m1_tumu __riscv_vluxseg6ei16_v_u64m1_tumu
#define vluxseg7ei16_v_u64m1_tumu __riscv_vluxseg7ei16_v_u64m1_tumu
#define vluxseg8ei16_v_u64m1_tumu __riscv_vluxseg8ei16_v_u64m1_tumu
#define vluxseg2ei16_v_u64m2_tumu __riscv_vluxseg2ei16_v_u64m2_tumu
#define vluxseg3ei16_v_u64m2_tumu __riscv_vluxseg3ei16_v_u64m2_tumu
#define vluxseg4ei16_v_u64m2_tumu __riscv_vluxseg4ei16_v_u64m2_tumu
#define vluxseg2ei16_v_u64m4_tumu __riscv_vluxseg2ei16_v_u64m4_tumu
#define vluxseg2ei32_v_u64m1_tumu __riscv_vluxseg2ei32_v_u64m1_tumu
#define vluxseg3ei32_v_u64m1_tumu __riscv_vluxseg3ei32_v_u64m1_tumu
#define vluxseg4ei32_v_u64m1_tumu __riscv_vluxseg4ei32_v_u64m1_tumu
#define vluxseg5ei32_v_u64m1_tumu __riscv_vluxseg5ei32_v_u64m1_tumu
#define vluxseg6ei32_v_u64m1_tumu __riscv_vluxseg6ei32_v_u64m1_tumu
#define vluxseg7ei32_v_u64m1_tumu __riscv_vluxseg7ei32_v_u64m1_tumu
#define vluxseg8ei32_v_u64m1_tumu __riscv_vluxseg8ei32_v_u64m1_tumu
#define vluxseg2ei32_v_u64m2_tumu __riscv_vluxseg2ei32_v_u64m2_tumu
#define vluxseg3ei32_v_u64m2_tumu __riscv_vluxseg3ei32_v_u64m2_tumu
#define vluxseg4ei32_v_u64m2_tumu __riscv_vluxseg4ei32_v_u64m2_tumu
#define vluxseg2ei32_v_u64m4_tumu __riscv_vluxseg2ei32_v_u64m4_tumu
#define vluxseg2ei64_v_u64m1_tumu __riscv_vluxseg2ei64_v_u64m1_tumu
#define vluxseg3ei64_v_u64m1_tumu __riscv_vluxseg3ei64_v_u64m1_tumu
#define vluxseg4ei64_v_u64m1_tumu __riscv_vluxseg4ei64_v_u64m1_tumu
#define vluxseg5ei64_v_u64m1_tumu __riscv_vluxseg5ei64_v_u64m1_tumu
#define vluxseg6ei64_v_u64m1_tumu __riscv_vluxseg6ei64_v_u64m1_tumu
#define vluxseg7ei64_v_u64m1_tumu __riscv_vluxseg7ei64_v_u64m1_tumu
#define vluxseg8ei64_v_u64m1_tumu __riscv_vluxseg8ei64_v_u64m1_tumu
#define vluxseg2ei64_v_u64m2_tumu __riscv_vluxseg2ei64_v_u64m2_tumu
#define vluxseg3ei64_v_u64m2_tumu __riscv_vluxseg3ei64_v_u64m2_tumu
#define vluxseg4ei64_v_u64m2_tumu __riscv_vluxseg4ei64_v_u64m2_tumu
#define vluxseg2ei64_v_u64m4_tumu __riscv_vluxseg2ei64_v_u64m4_tumu
// masked functions
#define vloxseg2ei8_v_f16mf4_tama __riscv_vloxseg2ei8_v_f16mf4_m
#define vloxseg3ei8_v_f16mf4_tama __riscv_vloxseg3ei8_v_f16mf4_m
#define vloxseg4ei8_v_f16mf4_tama __riscv_vloxseg4ei8_v_f16mf4_m
#define vloxseg5ei8_v_f16mf4_tama __riscv_vloxseg5ei8_v_f16mf4_m
#define vloxseg6ei8_v_f16mf4_tama __riscv_vloxseg6ei8_v_f16mf4_m
#define vloxseg7ei8_v_f16mf4_tama __riscv_vloxseg7ei8_v_f16mf4_m
#define vloxseg8ei8_v_f16mf4_tama __riscv_vloxseg8ei8_v_f16mf4_m
#define vloxseg2ei8_v_f16mf2_tama __riscv_vloxseg2ei8_v_f16mf2_m
#define vloxseg3ei8_v_f16mf2_tama __riscv_vloxseg3ei8_v_f16mf2_m
#define vloxseg4ei8_v_f16mf2_tama __riscv_vloxseg4ei8_v_f16mf2_m
#define vloxseg5ei8_v_f16mf2_tama __riscv_vloxseg5ei8_v_f16mf2_m
#define vloxseg6ei8_v_f16mf2_tama __riscv_vloxseg6ei8_v_f16mf2_m
#define vloxseg7ei8_v_f16mf2_tama __riscv_vloxseg7ei8_v_f16mf2_m
#define vloxseg8ei8_v_f16mf2_tama __riscv_vloxseg8ei8_v_f16mf2_m
#define vloxseg2ei8_v_f16m1_tama __riscv_vloxseg2ei8_v_f16m1_m
#define vloxseg3ei8_v_f16m1_tama __riscv_vloxseg3ei8_v_f16m1_m
#define vloxseg4ei8_v_f16m1_tama __riscv_vloxseg4ei8_v_f16m1_m
#define vloxseg5ei8_v_f16m1_tama __riscv_vloxseg5ei8_v_f16m1_m
#define vloxseg6ei8_v_f16m1_tama __riscv_vloxseg6ei8_v_f16m1_m
#define vloxseg7ei8_v_f16m1_tama __riscv_vloxseg7ei8_v_f16m1_m
#define vloxseg8ei8_v_f16m1_tama __riscv_vloxseg8ei8_v_f16m1_m
#define vloxseg2ei8_v_f16m2_tama __riscv_vloxseg2ei8_v_f16m2_m
#define vloxseg3ei8_v_f16m2_tama __riscv_vloxseg3ei8_v_f16m2_m
#define vloxseg4ei8_v_f16m2_tama __riscv_vloxseg4ei8_v_f16m2_m
#define vloxseg2ei8_v_f16m4_tama __riscv_vloxseg2ei8_v_f16m4_m
#define vloxseg2ei16_v_f16mf4_tama __riscv_vloxseg2ei16_v_f16mf4_m
#define vloxseg3ei16_v_f16mf4_tama __riscv_vloxseg3ei16_v_f16mf4_m
#define vloxseg4ei16_v_f16mf4_tama __riscv_vloxseg4ei16_v_f16mf4_m
#define vloxseg5ei16_v_f16mf4_tama __riscv_vloxseg5ei16_v_f16mf4_m
#define vloxseg6ei16_v_f16mf4_tama __riscv_vloxseg6ei16_v_f16mf4_m
#define vloxseg7ei16_v_f16mf4_tama __riscv_vloxseg7ei16_v_f16mf4_m
#define vloxseg8ei16_v_f16mf4_tama __riscv_vloxseg8ei16_v_f16mf4_m
#define vloxseg2ei16_v_f16mf2_tama __riscv_vloxseg2ei16_v_f16mf2_m
#define vloxseg3ei16_v_f16mf2_tama __riscv_vloxseg3ei16_v_f16mf2_m
#define vloxseg4ei16_v_f16mf2_tama __riscv_vloxseg4ei16_v_f16mf2_m
#define vloxseg5ei16_v_f16mf2_tama __riscv_vloxseg5ei16_v_f16mf2_m
#define vloxseg6ei16_v_f16mf2_tama __riscv_vloxseg6ei16_v_f16mf2_m
#define vloxseg7ei16_v_f16mf2_tama __riscv_vloxseg7ei16_v_f16mf2_m
#define vloxseg8ei16_v_f16mf2_tama __riscv_vloxseg8ei16_v_f16mf2_m
#define vloxseg2ei16_v_f16m1_tama __riscv_vloxseg2ei16_v_f16m1_m
#define vloxseg3ei16_v_f16m1_tama __riscv_vloxseg3ei16_v_f16m1_m
#define vloxseg4ei16_v_f16m1_tama __riscv_vloxseg4ei16_v_f16m1_m
#define vloxseg5ei16_v_f16m1_tama __riscv_vloxseg5ei16_v_f16m1_m
#define vloxseg6ei16_v_f16m1_tama __riscv_vloxseg6ei16_v_f16m1_m
#define vloxseg7ei16_v_f16m1_tama __riscv_vloxseg7ei16_v_f16m1_m
#define vloxseg8ei16_v_f16m1_tama __riscv_vloxseg8ei16_v_f16m1_m
#define vloxseg2ei16_v_f16m2_tama __riscv_vloxseg2ei16_v_f16m2_m
#define vloxseg3ei16_v_f16m2_tama __riscv_vloxseg3ei16_v_f16m2_m
#define vloxseg4ei16_v_f16m2_tama __riscv_vloxseg4ei16_v_f16m2_m
#define vloxseg2ei16_v_f16m4_tama __riscv_vloxseg2ei16_v_f16m4_m
#define vloxseg2ei32_v_f16mf4_tama __riscv_vloxseg2ei32_v_f16mf4_m
#define vloxseg3ei32_v_f16mf4_tama __riscv_vloxseg3ei32_v_f16mf4_m
#define vloxseg4ei32_v_f16mf4_tama __riscv_vloxseg4ei32_v_f16mf4_m
#define vloxseg5ei32_v_f16mf4_tama __riscv_vloxseg5ei32_v_f16mf4_m
#define vloxseg6ei32_v_f16mf4_tama __riscv_vloxseg6ei32_v_f16mf4_m
#define vloxseg7ei32_v_f16mf4_tama __riscv_vloxseg7ei32_v_f16mf4_m
#define vloxseg8ei32_v_f16mf4_tama __riscv_vloxseg8ei32_v_f16mf4_m
#define vloxseg2ei32_v_f16mf2_tama __riscv_vloxseg2ei32_v_f16mf2_m
#define vloxseg3ei32_v_f16mf2_tama __riscv_vloxseg3ei32_v_f16mf2_m
#define vloxseg4ei32_v_f16mf2_tama __riscv_vloxseg4ei32_v_f16mf2_m
#define vloxseg5ei32_v_f16mf2_tama __riscv_vloxseg5ei32_v_f16mf2_m
#define vloxseg6ei32_v_f16mf2_tama __riscv_vloxseg6ei32_v_f16mf2_m
#define vloxseg7ei32_v_f16mf2_tama __riscv_vloxseg7ei32_v_f16mf2_m
#define vloxseg8ei32_v_f16mf2_tama __riscv_vloxseg8ei32_v_f16mf2_m
#define vloxseg2ei32_v_f16m1_tama __riscv_vloxseg2ei32_v_f16m1_m
#define vloxseg3ei32_v_f16m1_tama __riscv_vloxseg3ei32_v_f16m1_m
#define vloxseg4ei32_v_f16m1_tama __riscv_vloxseg4ei32_v_f16m1_m
#define vloxseg5ei32_v_f16m1_tama __riscv_vloxseg5ei32_v_f16m1_m
#define vloxseg6ei32_v_f16m1_tama __riscv_vloxseg6ei32_v_f16m1_m
#define vloxseg7ei32_v_f16m1_tama __riscv_vloxseg7ei32_v_f16m1_m
#define vloxseg8ei32_v_f16m1_tama __riscv_vloxseg8ei32_v_f16m1_m
#define vloxseg2ei32_v_f16m2_tama __riscv_vloxseg2ei32_v_f16m2_m
#define vloxseg3ei32_v_f16m2_tama __riscv_vloxseg3ei32_v_f16m2_m
#define vloxseg4ei32_v_f16m2_tama __riscv_vloxseg4ei32_v_f16m2_m
#define vloxseg2ei32_v_f16m4_tama __riscv_vloxseg2ei32_v_f16m4_m
#define vloxseg2ei64_v_f16mf4_tama __riscv_vloxseg2ei64_v_f16mf4_m
#define vloxseg3ei64_v_f16mf4_tama __riscv_vloxseg3ei64_v_f16mf4_m
#define vloxseg4ei64_v_f16mf4_tama __riscv_vloxseg4ei64_v_f16mf4_m
#define vloxseg5ei64_v_f16mf4_tama __riscv_vloxseg5ei64_v_f16mf4_m
#define vloxseg6ei64_v_f16mf4_tama __riscv_vloxseg6ei64_v_f16mf4_m
#define vloxseg7ei64_v_f16mf4_tama __riscv_vloxseg7ei64_v_f16mf4_m
#define vloxseg8ei64_v_f16mf4_tama __riscv_vloxseg8ei64_v_f16mf4_m
#define vloxseg2ei64_v_f16mf2_tama __riscv_vloxseg2ei64_v_f16mf2_m
#define vloxseg3ei64_v_f16mf2_tama __riscv_vloxseg3ei64_v_f16mf2_m
#define vloxseg4ei64_v_f16mf2_tama __riscv_vloxseg4ei64_v_f16mf2_m
#define vloxseg5ei64_v_f16mf2_tama __riscv_vloxseg5ei64_v_f16mf2_m
#define vloxseg6ei64_v_f16mf2_tama __riscv_vloxseg6ei64_v_f16mf2_m
#define vloxseg7ei64_v_f16mf2_tama __riscv_vloxseg7ei64_v_f16mf2_m
#define vloxseg8ei64_v_f16mf2_tama __riscv_vloxseg8ei64_v_f16mf2_m
#define vloxseg2ei64_v_f16m1_tama __riscv_vloxseg2ei64_v_f16m1_m
#define vloxseg3ei64_v_f16m1_tama __riscv_vloxseg3ei64_v_f16m1_m
#define vloxseg4ei64_v_f16m1_tama __riscv_vloxseg4ei64_v_f16m1_m
#define vloxseg5ei64_v_f16m1_tama __riscv_vloxseg5ei64_v_f16m1_m
#define vloxseg6ei64_v_f16m1_tama __riscv_vloxseg6ei64_v_f16m1_m
#define vloxseg7ei64_v_f16m1_tama __riscv_vloxseg7ei64_v_f16m1_m
#define vloxseg8ei64_v_f16m1_tama __riscv_vloxseg8ei64_v_f16m1_m
#define vloxseg2ei64_v_f16m2_tama __riscv_vloxseg2ei64_v_f16m2_m
#define vloxseg3ei64_v_f16m2_tama __riscv_vloxseg3ei64_v_f16m2_m
#define vloxseg4ei64_v_f16m2_tama __riscv_vloxseg4ei64_v_f16m2_m
#define vloxseg2ei8_v_f32mf2_tama __riscv_vloxseg2ei8_v_f32mf2_m
#define vloxseg3ei8_v_f32mf2_tama __riscv_vloxseg3ei8_v_f32mf2_m
#define vloxseg4ei8_v_f32mf2_tama __riscv_vloxseg4ei8_v_f32mf2_m
#define vloxseg5ei8_v_f32mf2_tama __riscv_vloxseg5ei8_v_f32mf2_m
#define vloxseg6ei8_v_f32mf2_tama __riscv_vloxseg6ei8_v_f32mf2_m
#define vloxseg7ei8_v_f32mf2_tama __riscv_vloxseg7ei8_v_f32mf2_m
#define vloxseg8ei8_v_f32mf2_tama __riscv_vloxseg8ei8_v_f32mf2_m
#define vloxseg2ei8_v_f32m1_tama __riscv_vloxseg2ei8_v_f32m1_m
#define vloxseg3ei8_v_f32m1_tama __riscv_vloxseg3ei8_v_f32m1_m
#define vloxseg4ei8_v_f32m1_tama __riscv_vloxseg4ei8_v_f32m1_m
#define vloxseg5ei8_v_f32m1_tama __riscv_vloxseg5ei8_v_f32m1_m
#define vloxseg6ei8_v_f32m1_tama __riscv_vloxseg6ei8_v_f32m1_m
#define vloxseg7ei8_v_f32m1_tama __riscv_vloxseg7ei8_v_f32m1_m
#define vloxseg8ei8_v_f32m1_tama __riscv_vloxseg8ei8_v_f32m1_m
#define vloxseg2ei8_v_f32m2_tama __riscv_vloxseg2ei8_v_f32m2_m
#define vloxseg3ei8_v_f32m2_tama __riscv_vloxseg3ei8_v_f32m2_m
#define vloxseg4ei8_v_f32m2_tama __riscv_vloxseg4ei8_v_f32m2_m
#define vloxseg2ei8_v_f32m4_tama __riscv_vloxseg2ei8_v_f32m4_m
#define vloxseg2ei16_v_f32mf2_tama __riscv_vloxseg2ei16_v_f32mf2_m
#define vloxseg3ei16_v_f32mf2_tama __riscv_vloxseg3ei16_v_f32mf2_m
#define vloxseg4ei16_v_f32mf2_tama __riscv_vloxseg4ei16_v_f32mf2_m
#define vloxseg5ei16_v_f32mf2_tama __riscv_vloxseg5ei16_v_f32mf2_m
#define vloxseg6ei16_v_f32mf2_tama __riscv_vloxseg6ei16_v_f32mf2_m
#define vloxseg7ei16_v_f32mf2_tama __riscv_vloxseg7ei16_v_f32mf2_m
#define vloxseg8ei16_v_f32mf2_tama __riscv_vloxseg8ei16_v_f32mf2_m
#define vloxseg2ei16_v_f32m1_tama __riscv_vloxseg2ei16_v_f32m1_m
#define vloxseg3ei16_v_f32m1_tama __riscv_vloxseg3ei16_v_f32m1_m
#define vloxseg4ei16_v_f32m1_tama __riscv_vloxseg4ei16_v_f32m1_m
#define vloxseg5ei16_v_f32m1_tama __riscv_vloxseg5ei16_v_f32m1_m
#define vloxseg6ei16_v_f32m1_tama __riscv_vloxseg6ei16_v_f32m1_m
#define vloxseg7ei16_v_f32m1_tama __riscv_vloxseg7ei16_v_f32m1_m
#define vloxseg8ei16_v_f32m1_tama __riscv_vloxseg8ei16_v_f32m1_m
#define vloxseg2ei16_v_f32m2_tama __riscv_vloxseg2ei16_v_f32m2_m
#define vloxseg3ei16_v_f32m2_tama __riscv_vloxseg3ei16_v_f32m2_m
#define vloxseg4ei16_v_f32m2_tama __riscv_vloxseg4ei16_v_f32m2_m
#define vloxseg2ei16_v_f32m4_tama __riscv_vloxseg2ei16_v_f32m4_m
#define vloxseg2ei32_v_f32mf2_tama __riscv_vloxseg2ei32_v_f32mf2_m
#define vloxseg3ei32_v_f32mf2_tama __riscv_vloxseg3ei32_v_f32mf2_m
#define vloxseg4ei32_v_f32mf2_tama __riscv_vloxseg4ei32_v_f32mf2_m
#define vloxseg5ei32_v_f32mf2_tama __riscv_vloxseg5ei32_v_f32mf2_m
#define vloxseg6ei32_v_f32mf2_tama __riscv_vloxseg6ei32_v_f32mf2_m
#define vloxseg7ei32_v_f32mf2_tama __riscv_vloxseg7ei32_v_f32mf2_m
#define vloxseg8ei32_v_f32mf2_tama __riscv_vloxseg8ei32_v_f32mf2_m
#define vloxseg2ei32_v_f32m1_tama __riscv_vloxseg2ei32_v_f32m1_m
#define vloxseg3ei32_v_f32m1_tama __riscv_vloxseg3ei32_v_f32m1_m
#define vloxseg4ei32_v_f32m1_tama __riscv_vloxseg4ei32_v_f32m1_m
#define vloxseg5ei32_v_f32m1_tama __riscv_vloxseg5ei32_v_f32m1_m
#define vloxseg6ei32_v_f32m1_tama __riscv_vloxseg6ei32_v_f32m1_m
#define vloxseg7ei32_v_f32m1_tama __riscv_vloxseg7ei32_v_f32m1_m
#define vloxseg8ei32_v_f32m1_tama __riscv_vloxseg8ei32_v_f32m1_m
#define vloxseg2ei32_v_f32m2_tama __riscv_vloxseg2ei32_v_f32m2_m
#define vloxseg3ei32_v_f32m2_tama __riscv_vloxseg3ei32_v_f32m2_m
#define vloxseg4ei32_v_f32m2_tama __riscv_vloxseg4ei32_v_f32m2_m
#define vloxseg2ei32_v_f32m4_tama __riscv_vloxseg2ei32_v_f32m4_m
#define vloxseg2ei64_v_f32mf2_tama __riscv_vloxseg2ei64_v_f32mf2_m
#define vloxseg3ei64_v_f32mf2_tama __riscv_vloxseg3ei64_v_f32mf2_m
#define vloxseg4ei64_v_f32mf2_tama __riscv_vloxseg4ei64_v_f32mf2_m
#define vloxseg5ei64_v_f32mf2_tama __riscv_vloxseg5ei64_v_f32mf2_m
#define vloxseg6ei64_v_f32mf2_tama __riscv_vloxseg6ei64_v_f32mf2_m
#define vloxseg7ei64_v_f32mf2_tama __riscv_vloxseg7ei64_v_f32mf2_m
#define vloxseg8ei64_v_f32mf2_tama __riscv_vloxseg8ei64_v_f32mf2_m
#define vloxseg2ei64_v_f32m1_tama __riscv_vloxseg2ei64_v_f32m1_m
#define vloxseg3ei64_v_f32m1_tama __riscv_vloxseg3ei64_v_f32m1_m
#define vloxseg4ei64_v_f32m1_tama __riscv_vloxseg4ei64_v_f32m1_m
#define vloxseg5ei64_v_f32m1_tama __riscv_vloxseg5ei64_v_f32m1_m
#define vloxseg6ei64_v_f32m1_tama __riscv_vloxseg6ei64_v_f32m1_m
#define vloxseg7ei64_v_f32m1_tama __riscv_vloxseg7ei64_v_f32m1_m
#define vloxseg8ei64_v_f32m1_tama __riscv_vloxseg8ei64_v_f32m1_m
#define vloxseg2ei64_v_f32m2_tama __riscv_vloxseg2ei64_v_f32m2_m
#define vloxseg3ei64_v_f32m2_tama __riscv_vloxseg3ei64_v_f32m2_m
#define vloxseg4ei64_v_f32m2_tama __riscv_vloxseg4ei64_v_f32m2_m
#define vloxseg2ei64_v_f32m4_tama __riscv_vloxseg2ei64_v_f32m4_m
#define vloxseg2ei8_v_f64m1_tama __riscv_vloxseg2ei8_v_f64m1_m
#define vloxseg3ei8_v_f64m1_tama __riscv_vloxseg3ei8_v_f64m1_m
#define vloxseg4ei8_v_f64m1_tama __riscv_vloxseg4ei8_v_f64m1_m
#define vloxseg5ei8_v_f64m1_tama __riscv_vloxseg5ei8_v_f64m1_m
#define vloxseg6ei8_v_f64m1_tama __riscv_vloxseg6ei8_v_f64m1_m
#define vloxseg7ei8_v_f64m1_tama __riscv_vloxseg7ei8_v_f64m1_m
#define vloxseg8ei8_v_f64m1_tama __riscv_vloxseg8ei8_v_f64m1_m
#define vloxseg2ei8_v_f64m2_tama __riscv_vloxseg2ei8_v_f64m2_m
#define vloxseg3ei8_v_f64m2_tama __riscv_vloxseg3ei8_v_f64m2_m
#define vloxseg4ei8_v_f64m2_tama __riscv_vloxseg4ei8_v_f64m2_m
#define vloxseg2ei8_v_f64m4_tama __riscv_vloxseg2ei8_v_f64m4_m
#define vloxseg2ei16_v_f64m1_tama __riscv_vloxseg2ei16_v_f64m1_m
#define vloxseg3ei16_v_f64m1_tama __riscv_vloxseg3ei16_v_f64m1_m
#define vloxseg4ei16_v_f64m1_tama __riscv_vloxseg4ei16_v_f64m1_m
#define vloxseg5ei16_v_f64m1_tama __riscv_vloxseg5ei16_v_f64m1_m
#define vloxseg6ei16_v_f64m1_tama __riscv_vloxseg6ei16_v_f64m1_m
#define vloxseg7ei16_v_f64m1_tama __riscv_vloxseg7ei16_v_f64m1_m
#define vloxseg8ei16_v_f64m1_tama __riscv_vloxseg8ei16_v_f64m1_m
#define vloxseg2ei16_v_f64m2_tama __riscv_vloxseg2ei16_v_f64m2_m
#define vloxseg3ei16_v_f64m2_tama __riscv_vloxseg3ei16_v_f64m2_m
#define vloxseg4ei16_v_f64m2_tama __riscv_vloxseg4ei16_v_f64m2_m
#define vloxseg2ei16_v_f64m4_tama __riscv_vloxseg2ei16_v_f64m4_m
#define vloxseg2ei32_v_f64m1_tama __riscv_vloxseg2ei32_v_f64m1_m
#define vloxseg3ei32_v_f64m1_tama __riscv_vloxseg3ei32_v_f64m1_m
#define vloxseg4ei32_v_f64m1_tama __riscv_vloxseg4ei32_v_f64m1_m
#define vloxseg5ei32_v_f64m1_tama __riscv_vloxseg5ei32_v_f64m1_m
#define vloxseg6ei32_v_f64m1_tama __riscv_vloxseg6ei32_v_f64m1_m
#define vloxseg7ei32_v_f64m1_tama __riscv_vloxseg7ei32_v_f64m1_m
#define vloxseg8ei32_v_f64m1_tama __riscv_vloxseg8ei32_v_f64m1_m
#define vloxseg2ei32_v_f64m2_tama __riscv_vloxseg2ei32_v_f64m2_m
#define vloxseg3ei32_v_f64m2_tama __riscv_vloxseg3ei32_v_f64m2_m
#define vloxseg4ei32_v_f64m2_tama __riscv_vloxseg4ei32_v_f64m2_m
#define vloxseg2ei32_v_f64m4_tama __riscv_vloxseg2ei32_v_f64m4_m
#define vloxseg2ei64_v_f64m1_tama __riscv_vloxseg2ei64_v_f64m1_m
#define vloxseg3ei64_v_f64m1_tama __riscv_vloxseg3ei64_v_f64m1_m
#define vloxseg4ei64_v_f64m1_tama __riscv_vloxseg4ei64_v_f64m1_m
#define vloxseg5ei64_v_f64m1_tama __riscv_vloxseg5ei64_v_f64m1_m
#define vloxseg6ei64_v_f64m1_tama __riscv_vloxseg6ei64_v_f64m1_m
#define vloxseg7ei64_v_f64m1_tama __riscv_vloxseg7ei64_v_f64m1_m
#define vloxseg8ei64_v_f64m1_tama __riscv_vloxseg8ei64_v_f64m1_m
#define vloxseg2ei64_v_f64m2_tama __riscv_vloxseg2ei64_v_f64m2_m
#define vloxseg3ei64_v_f64m2_tama __riscv_vloxseg3ei64_v_f64m2_m
#define vloxseg4ei64_v_f64m2_tama __riscv_vloxseg4ei64_v_f64m2_m
#define vloxseg2ei64_v_f64m4_tama __riscv_vloxseg2ei64_v_f64m4_m
#define vluxseg2ei8_v_f16mf4_tama __riscv_vluxseg2ei8_v_f16mf4_m
#define vluxseg3ei8_v_f16mf4_tama __riscv_vluxseg3ei8_v_f16mf4_m
#define vluxseg4ei8_v_f16mf4_tama __riscv_vluxseg4ei8_v_f16mf4_m
#define vluxseg5ei8_v_f16mf4_tama __riscv_vluxseg5ei8_v_f16mf4_m
#define vluxseg6ei8_v_f16mf4_tama __riscv_vluxseg6ei8_v_f16mf4_m
#define vluxseg7ei8_v_f16mf4_tama __riscv_vluxseg7ei8_v_f16mf4_m
#define vluxseg8ei8_v_f16mf4_tama __riscv_vluxseg8ei8_v_f16mf4_m
#define vluxseg2ei8_v_f16mf2_tama __riscv_vluxseg2ei8_v_f16mf2_m
#define vluxseg3ei8_v_f16mf2_tama __riscv_vluxseg3ei8_v_f16mf2_m
#define vluxseg4ei8_v_f16mf2_tama __riscv_vluxseg4ei8_v_f16mf2_m
#define vluxseg5ei8_v_f16mf2_tama __riscv_vluxseg5ei8_v_f16mf2_m
#define vluxseg6ei8_v_f16mf2_tama __riscv_vluxseg6ei8_v_f16mf2_m
#define vluxseg7ei8_v_f16mf2_tama __riscv_vluxseg7ei8_v_f16mf2_m
#define vluxseg8ei8_v_f16mf2_tama __riscv_vluxseg8ei8_v_f16mf2_m
#define vluxseg2ei8_v_f16m1_tama __riscv_vluxseg2ei8_v_f16m1_m
#define vluxseg3ei8_v_f16m1_tama __riscv_vluxseg3ei8_v_f16m1_m
#define vluxseg4ei8_v_f16m1_tama __riscv_vluxseg4ei8_v_f16m1_m
#define vluxseg5ei8_v_f16m1_tama __riscv_vluxseg5ei8_v_f16m1_m
#define vluxseg6ei8_v_f16m1_tama __riscv_vluxseg6ei8_v_f16m1_m
#define vluxseg7ei8_v_f16m1_tama __riscv_vluxseg7ei8_v_f16m1_m
#define vluxseg8ei8_v_f16m1_tama __riscv_vluxseg8ei8_v_f16m1_m
#define vluxseg2ei8_v_f16m2_tama __riscv_vluxseg2ei8_v_f16m2_m
#define vluxseg3ei8_v_f16m2_tama __riscv_vluxseg3ei8_v_f16m2_m
#define vluxseg4ei8_v_f16m2_tama __riscv_vluxseg4ei8_v_f16m2_m
#define vluxseg2ei8_v_f16m4_tama __riscv_vluxseg2ei8_v_f16m4_m
#define vluxseg2ei16_v_f16mf4_tama __riscv_vluxseg2ei16_v_f16mf4_m
#define vluxseg3ei16_v_f16mf4_tama __riscv_vluxseg3ei16_v_f16mf4_m
#define vluxseg4ei16_v_f16mf4_tama __riscv_vluxseg4ei16_v_f16mf4_m
#define vluxseg5ei16_v_f16mf4_tama __riscv_vluxseg5ei16_v_f16mf4_m
#define vluxseg6ei16_v_f16mf4_tama __riscv_vluxseg6ei16_v_f16mf4_m
#define vluxseg7ei16_v_f16mf4_tama __riscv_vluxseg7ei16_v_f16mf4_m
#define vluxseg8ei16_v_f16mf4_tama __riscv_vluxseg8ei16_v_f16mf4_m
#define vluxseg2ei16_v_f16mf2_tama __riscv_vluxseg2ei16_v_f16mf2_m
#define vluxseg3ei16_v_f16mf2_tama __riscv_vluxseg3ei16_v_f16mf2_m
#define vluxseg4ei16_v_f16mf2_tama __riscv_vluxseg4ei16_v_f16mf2_m
#define vluxseg5ei16_v_f16mf2_tama __riscv_vluxseg5ei16_v_f16mf2_m
#define vluxseg6ei16_v_f16mf2_tama __riscv_vluxseg6ei16_v_f16mf2_m
#define vluxseg7ei16_v_f16mf2_tama __riscv_vluxseg7ei16_v_f16mf2_m
#define vluxseg8ei16_v_f16mf2_tama __riscv_vluxseg8ei16_v_f16mf2_m
#define vluxseg2ei16_v_f16m1_tama __riscv_vluxseg2ei16_v_f16m1_m
#define vluxseg3ei16_v_f16m1_tama __riscv_vluxseg3ei16_v_f16m1_m
#define vluxseg4ei16_v_f16m1_tama __riscv_vluxseg4ei16_v_f16m1_m
#define vluxseg5ei16_v_f16m1_tama __riscv_vluxseg5ei16_v_f16m1_m
#define vluxseg6ei16_v_f16m1_tama __riscv_vluxseg6ei16_v_f16m1_m
#define vluxseg7ei16_v_f16m1_tama __riscv_vluxseg7ei16_v_f16m1_m
#define vluxseg8ei16_v_f16m1_tama __riscv_vluxseg8ei16_v_f16m1_m
#define vluxseg2ei16_v_f16m2_tama __riscv_vluxseg2ei16_v_f16m2_m
#define vluxseg3ei16_v_f16m2_tama __riscv_vluxseg3ei16_v_f16m2_m
#define vluxseg4ei16_v_f16m2_tama __riscv_vluxseg4ei16_v_f16m2_m
#define vluxseg2ei16_v_f16m4_tama __riscv_vluxseg2ei16_v_f16m4_m
#define vluxseg2ei32_v_f16mf4_tama __riscv_vluxseg2ei32_v_f16mf4_m
#define vluxseg3ei32_v_f16mf4_tama __riscv_vluxseg3ei32_v_f16mf4_m
#define vluxseg4ei32_v_f16mf4_tama __riscv_vluxseg4ei32_v_f16mf4_m
#define vluxseg5ei32_v_f16mf4_tama __riscv_vluxseg5ei32_v_f16mf4_m
#define vluxseg6ei32_v_f16mf4_tama __riscv_vluxseg6ei32_v_f16mf4_m
#define vluxseg7ei32_v_f16mf4_tama __riscv_vluxseg7ei32_v_f16mf4_m
#define vluxseg8ei32_v_f16mf4_tama __riscv_vluxseg8ei32_v_f16mf4_m
#define vluxseg2ei32_v_f16mf2_tama __riscv_vluxseg2ei32_v_f16mf2_m
#define vluxseg3ei32_v_f16mf2_tama __riscv_vluxseg3ei32_v_f16mf2_m
#define vluxseg4ei32_v_f16mf2_tama __riscv_vluxseg4ei32_v_f16mf2_m
#define vluxseg5ei32_v_f16mf2_tama __riscv_vluxseg5ei32_v_f16mf2_m
#define vluxseg6ei32_v_f16mf2_tama __riscv_vluxseg6ei32_v_f16mf2_m
#define vluxseg7ei32_v_f16mf2_tama __riscv_vluxseg7ei32_v_f16mf2_m
#define vluxseg8ei32_v_f16mf2_tama __riscv_vluxseg8ei32_v_f16mf2_m
#define vluxseg2ei32_v_f16m1_tama __riscv_vluxseg2ei32_v_f16m1_m
#define vluxseg3ei32_v_f16m1_tama __riscv_vluxseg3ei32_v_f16m1_m
#define vluxseg4ei32_v_f16m1_tama __riscv_vluxseg4ei32_v_f16m1_m
#define vluxseg5ei32_v_f16m1_tama __riscv_vluxseg5ei32_v_f16m1_m
#define vluxseg6ei32_v_f16m1_tama __riscv_vluxseg6ei32_v_f16m1_m
#define vluxseg7ei32_v_f16m1_tama __riscv_vluxseg7ei32_v_f16m1_m
#define vluxseg8ei32_v_f16m1_tama __riscv_vluxseg8ei32_v_f16m1_m
#define vluxseg2ei32_v_f16m2_tama __riscv_vluxseg2ei32_v_f16m2_m
#define vluxseg3ei32_v_f16m2_tama __riscv_vluxseg3ei32_v_f16m2_m
#define vluxseg4ei32_v_f16m2_tama __riscv_vluxseg4ei32_v_f16m2_m
#define vluxseg2ei32_v_f16m4_tama __riscv_vluxseg2ei32_v_f16m4_m
#define vluxseg2ei64_v_f16mf4_tama __riscv_vluxseg2ei64_v_f16mf4_m
#define vluxseg3ei64_v_f16mf4_tama __riscv_vluxseg3ei64_v_f16mf4_m
#define vluxseg4ei64_v_f16mf4_tama __riscv_vluxseg4ei64_v_f16mf4_m
#define vluxseg5ei64_v_f16mf4_tama __riscv_vluxseg5ei64_v_f16mf4_m
#define vluxseg6ei64_v_f16mf4_tama __riscv_vluxseg6ei64_v_f16mf4_m
#define vluxseg7ei64_v_f16mf4_tama __riscv_vluxseg7ei64_v_f16mf4_m
#define vluxseg8ei64_v_f16mf4_tama __riscv_vluxseg8ei64_v_f16mf4_m
#define vluxseg2ei64_v_f16mf2_tama __riscv_vluxseg2ei64_v_f16mf2_m
#define vluxseg3ei64_v_f16mf2_tama __riscv_vluxseg3ei64_v_f16mf2_m
#define vluxseg4ei64_v_f16mf2_tama __riscv_vluxseg4ei64_v_f16mf2_m
#define vluxseg5ei64_v_f16mf2_tama __riscv_vluxseg5ei64_v_f16mf2_m
#define vluxseg6ei64_v_f16mf2_tama __riscv_vluxseg6ei64_v_f16mf2_m
#define vluxseg7ei64_v_f16mf2_tama __riscv_vluxseg7ei64_v_f16mf2_m
#define vluxseg8ei64_v_f16mf2_tama __riscv_vluxseg8ei64_v_f16mf2_m
#define vluxseg2ei64_v_f16m1_tama __riscv_vluxseg2ei64_v_f16m1_m
#define vluxseg3ei64_v_f16m1_tama __riscv_vluxseg3ei64_v_f16m1_m
#define vluxseg4ei64_v_f16m1_tama __riscv_vluxseg4ei64_v_f16m1_m
#define vluxseg5ei64_v_f16m1_tama __riscv_vluxseg5ei64_v_f16m1_m
#define vluxseg6ei64_v_f16m1_tama __riscv_vluxseg6ei64_v_f16m1_m
#define vluxseg7ei64_v_f16m1_tama __riscv_vluxseg7ei64_v_f16m1_m
#define vluxseg8ei64_v_f16m1_tama __riscv_vluxseg8ei64_v_f16m1_m
#define vluxseg2ei64_v_f16m2_tama __riscv_vluxseg2ei64_v_f16m2_m
#define vluxseg3ei64_v_f16m2_tama __riscv_vluxseg3ei64_v_f16m2_m
#define vluxseg4ei64_v_f16m2_tama __riscv_vluxseg4ei64_v_f16m2_m
#define vluxseg2ei8_v_f32mf2_tama __riscv_vluxseg2ei8_v_f32mf2_m
#define vluxseg3ei8_v_f32mf2_tama __riscv_vluxseg3ei8_v_f32mf2_m
#define vluxseg4ei8_v_f32mf2_tama __riscv_vluxseg4ei8_v_f32mf2_m
#define vluxseg5ei8_v_f32mf2_tama __riscv_vluxseg5ei8_v_f32mf2_m
#define vluxseg6ei8_v_f32mf2_tama __riscv_vluxseg6ei8_v_f32mf2_m
#define vluxseg7ei8_v_f32mf2_tama __riscv_vluxseg7ei8_v_f32mf2_m
#define vluxseg8ei8_v_f32mf2_tama __riscv_vluxseg8ei8_v_f32mf2_m
#define vluxseg2ei8_v_f32m1_tama __riscv_vluxseg2ei8_v_f32m1_m
#define vluxseg3ei8_v_f32m1_tama __riscv_vluxseg3ei8_v_f32m1_m
#define vluxseg4ei8_v_f32m1_tama __riscv_vluxseg4ei8_v_f32m1_m
#define vluxseg5ei8_v_f32m1_tama __riscv_vluxseg5ei8_v_f32m1_m
#define vluxseg6ei8_v_f32m1_tama __riscv_vluxseg6ei8_v_f32m1_m
#define vluxseg7ei8_v_f32m1_tama __riscv_vluxseg7ei8_v_f32m1_m
#define vluxseg8ei8_v_f32m1_tama __riscv_vluxseg8ei8_v_f32m1_m
#define vluxseg2ei8_v_f32m2_tama __riscv_vluxseg2ei8_v_f32m2_m
#define vluxseg3ei8_v_f32m2_tama __riscv_vluxseg3ei8_v_f32m2_m
#define vluxseg4ei8_v_f32m2_tama __riscv_vluxseg4ei8_v_f32m2_m
#define vluxseg2ei8_v_f32m4_tama __riscv_vluxseg2ei8_v_f32m4_m
#define vluxseg2ei16_v_f32mf2_tama __riscv_vluxseg2ei16_v_f32mf2_m
#define vluxseg3ei16_v_f32mf2_tama __riscv_vluxseg3ei16_v_f32mf2_m
#define vluxseg4ei16_v_f32mf2_tama __riscv_vluxseg4ei16_v_f32mf2_m
#define vluxseg5ei16_v_f32mf2_tama __riscv_vluxseg5ei16_v_f32mf2_m
#define vluxseg6ei16_v_f32mf2_tama __riscv_vluxseg6ei16_v_f32mf2_m
#define vluxseg7ei16_v_f32mf2_tama __riscv_vluxseg7ei16_v_f32mf2_m
#define vluxseg8ei16_v_f32mf2_tama __riscv_vluxseg8ei16_v_f32mf2_m
#define vluxseg2ei16_v_f32m1_tama __riscv_vluxseg2ei16_v_f32m1_m
#define vluxseg3ei16_v_f32m1_tama __riscv_vluxseg3ei16_v_f32m1_m
#define vluxseg4ei16_v_f32m1_tama __riscv_vluxseg4ei16_v_f32m1_m
#define vluxseg5ei16_v_f32m1_tama __riscv_vluxseg5ei16_v_f32m1_m
#define vluxseg6ei16_v_f32m1_tama __riscv_vluxseg6ei16_v_f32m1_m
#define vluxseg7ei16_v_f32m1_tama __riscv_vluxseg7ei16_v_f32m1_m
#define vluxseg8ei16_v_f32m1_tama __riscv_vluxseg8ei16_v_f32m1_m
#define vluxseg2ei16_v_f32m2_tama __riscv_vluxseg2ei16_v_f32m2_m
#define vluxseg3ei16_v_f32m2_tama __riscv_vluxseg3ei16_v_f32m2_m
#define vluxseg4ei16_v_f32m2_tama __riscv_vluxseg4ei16_v_f32m2_m
#define vluxseg2ei16_v_f32m4_tama __riscv_vluxseg2ei16_v_f32m4_m
#define vluxseg2ei32_v_f32mf2_tama __riscv_vluxseg2ei32_v_f32mf2_m
#define vluxseg3ei32_v_f32mf2_tama __riscv_vluxseg3ei32_v_f32mf2_m
#define vluxseg4ei32_v_f32mf2_tama __riscv_vluxseg4ei32_v_f32mf2_m
#define vluxseg5ei32_v_f32mf2_tama __riscv_vluxseg5ei32_v_f32mf2_m
#define vluxseg6ei32_v_f32mf2_tama __riscv_vluxseg6ei32_v_f32mf2_m
#define vluxseg7ei32_v_f32mf2_tama __riscv_vluxseg7ei32_v_f32mf2_m
#define vluxseg8ei32_v_f32mf2_tama __riscv_vluxseg8ei32_v_f32mf2_m
#define vluxseg2ei32_v_f32m1_tama __riscv_vluxseg2ei32_v_f32m1_m
#define vluxseg3ei32_v_f32m1_tama __riscv_vluxseg3ei32_v_f32m1_m
#define vluxseg4ei32_v_f32m1_tama __riscv_vluxseg4ei32_v_f32m1_m
#define vluxseg5ei32_v_f32m1_tama __riscv_vluxseg5ei32_v_f32m1_m
#define vluxseg6ei32_v_f32m1_tama __riscv_vluxseg6ei32_v_f32m1_m
#define vluxseg7ei32_v_f32m1_tama __riscv_vluxseg7ei32_v_f32m1_m
#define vluxseg8ei32_v_f32m1_tama __riscv_vluxseg8ei32_v_f32m1_m
#define vluxseg2ei32_v_f32m2_tama __riscv_vluxseg2ei32_v_f32m2_m
#define vluxseg3ei32_v_f32m2_tama __riscv_vluxseg3ei32_v_f32m2_m
#define vluxseg4ei32_v_f32m2_tama __riscv_vluxseg4ei32_v_f32m2_m
#define vluxseg2ei32_v_f32m4_tama __riscv_vluxseg2ei32_v_f32m4_m
#define vluxseg2ei64_v_f32mf2_tama __riscv_vluxseg2ei64_v_f32mf2_m
#define vluxseg3ei64_v_f32mf2_tama __riscv_vluxseg3ei64_v_f32mf2_m
#define vluxseg4ei64_v_f32mf2_tama __riscv_vluxseg4ei64_v_f32mf2_m
#define vluxseg5ei64_v_f32mf2_tama __riscv_vluxseg5ei64_v_f32mf2_m
#define vluxseg6ei64_v_f32mf2_tama __riscv_vluxseg6ei64_v_f32mf2_m
#define vluxseg7ei64_v_f32mf2_tama __riscv_vluxseg7ei64_v_f32mf2_m
#define vluxseg8ei64_v_f32mf2_tama __riscv_vluxseg8ei64_v_f32mf2_m
#define vluxseg2ei64_v_f32m1_tama __riscv_vluxseg2ei64_v_f32m1_m
#define vluxseg3ei64_v_f32m1_tama __riscv_vluxseg3ei64_v_f32m1_m
#define vluxseg4ei64_v_f32m1_tama __riscv_vluxseg4ei64_v_f32m1_m
#define vluxseg5ei64_v_f32m1_tama __riscv_vluxseg5ei64_v_f32m1_m
#define vluxseg6ei64_v_f32m1_tama __riscv_vluxseg6ei64_v_f32m1_m
#define vluxseg7ei64_v_f32m1_tama __riscv_vluxseg7ei64_v_f32m1_m
#define vluxseg8ei64_v_f32m1_tama __riscv_vluxseg8ei64_v_f32m1_m
#define vluxseg2ei64_v_f32m2_tama __riscv_vluxseg2ei64_v_f32m2_m
#define vluxseg3ei64_v_f32m2_tama __riscv_vluxseg3ei64_v_f32m2_m
#define vluxseg4ei64_v_f32m2_tama __riscv_vluxseg4ei64_v_f32m2_m
#define vluxseg2ei64_v_f32m4_tama __riscv_vluxseg2ei64_v_f32m4_m
#define vluxseg2ei8_v_f64m1_tama __riscv_vluxseg2ei8_v_f64m1_m
#define vluxseg3ei8_v_f64m1_tama __riscv_vluxseg3ei8_v_f64m1_m
#define vluxseg4ei8_v_f64m1_tama __riscv_vluxseg4ei8_v_f64m1_m
#define vluxseg5ei8_v_f64m1_tama __riscv_vluxseg5ei8_v_f64m1_m
#define vluxseg6ei8_v_f64m1_tama __riscv_vluxseg6ei8_v_f64m1_m
#define vluxseg7ei8_v_f64m1_tama __riscv_vluxseg7ei8_v_f64m1_m
#define vluxseg8ei8_v_f64m1_tama __riscv_vluxseg8ei8_v_f64m1_m
#define vluxseg2ei8_v_f64m2_tama __riscv_vluxseg2ei8_v_f64m2_m
#define vluxseg3ei8_v_f64m2_tama __riscv_vluxseg3ei8_v_f64m2_m
#define vluxseg4ei8_v_f64m2_tama __riscv_vluxseg4ei8_v_f64m2_m
#define vluxseg2ei8_v_f64m4_tama __riscv_vluxseg2ei8_v_f64m4_m
#define vluxseg2ei16_v_f64m1_tama __riscv_vluxseg2ei16_v_f64m1_m
#define vluxseg3ei16_v_f64m1_tama __riscv_vluxseg3ei16_v_f64m1_m
#define vluxseg4ei16_v_f64m1_tama __riscv_vluxseg4ei16_v_f64m1_m
#define vluxseg5ei16_v_f64m1_tama __riscv_vluxseg5ei16_v_f64m1_m
#define vluxseg6ei16_v_f64m1_tama __riscv_vluxseg6ei16_v_f64m1_m
#define vluxseg7ei16_v_f64m1_tama __riscv_vluxseg7ei16_v_f64m1_m
#define vluxseg8ei16_v_f64m1_tama __riscv_vluxseg8ei16_v_f64m1_m
#define vluxseg2ei16_v_f64m2_tama __riscv_vluxseg2ei16_v_f64m2_m
#define vluxseg3ei16_v_f64m2_tama __riscv_vluxseg3ei16_v_f64m2_m
#define vluxseg4ei16_v_f64m2_tama __riscv_vluxseg4ei16_v_f64m2_m
#define vluxseg2ei16_v_f64m4_tama __riscv_vluxseg2ei16_v_f64m4_m
#define vluxseg2ei32_v_f64m1_tama __riscv_vluxseg2ei32_v_f64m1_m
#define vluxseg3ei32_v_f64m1_tama __riscv_vluxseg3ei32_v_f64m1_m
#define vluxseg4ei32_v_f64m1_tama __riscv_vluxseg4ei32_v_f64m1_m
#define vluxseg5ei32_v_f64m1_tama __riscv_vluxseg5ei32_v_f64m1_m
#define vluxseg6ei32_v_f64m1_tama __riscv_vluxseg6ei32_v_f64m1_m
#define vluxseg7ei32_v_f64m1_tama __riscv_vluxseg7ei32_v_f64m1_m
#define vluxseg8ei32_v_f64m1_tama __riscv_vluxseg8ei32_v_f64m1_m
#define vluxseg2ei32_v_f64m2_tama __riscv_vluxseg2ei32_v_f64m2_m
#define vluxseg3ei32_v_f64m2_tama __riscv_vluxseg3ei32_v_f64m2_m
#define vluxseg4ei32_v_f64m2_tama __riscv_vluxseg4ei32_v_f64m2_m
#define vluxseg2ei32_v_f64m4_tama __riscv_vluxseg2ei32_v_f64m4_m
#define vluxseg2ei64_v_f64m1_tama __riscv_vluxseg2ei64_v_f64m1_m
#define vluxseg3ei64_v_f64m1_tama __riscv_vluxseg3ei64_v_f64m1_m
#define vluxseg4ei64_v_f64m1_tama __riscv_vluxseg4ei64_v_f64m1_m
#define vluxseg5ei64_v_f64m1_tama __riscv_vluxseg5ei64_v_f64m1_m
#define vluxseg6ei64_v_f64m1_tama __riscv_vluxseg6ei64_v_f64m1_m
#define vluxseg7ei64_v_f64m1_tama __riscv_vluxseg7ei64_v_f64m1_m
#define vluxseg8ei64_v_f64m1_tama __riscv_vluxseg8ei64_v_f64m1_m
#define vluxseg2ei64_v_f64m2_tama __riscv_vluxseg2ei64_v_f64m2_m
#define vluxseg3ei64_v_f64m2_tama __riscv_vluxseg3ei64_v_f64m2_m
#define vluxseg4ei64_v_f64m2_tama __riscv_vluxseg4ei64_v_f64m2_m
#define vluxseg2ei64_v_f64m4_tama __riscv_vluxseg2ei64_v_f64m4_m
#define vloxseg2ei8_v_i8mf8_tama __riscv_vloxseg2ei8_v_i8mf8_m
#define vloxseg3ei8_v_i8mf8_tama __riscv_vloxseg3ei8_v_i8mf8_m
#define vloxseg4ei8_v_i8mf8_tama __riscv_vloxseg4ei8_v_i8mf8_m
#define vloxseg5ei8_v_i8mf8_tama __riscv_vloxseg5ei8_v_i8mf8_m
#define vloxseg6ei8_v_i8mf8_tama __riscv_vloxseg6ei8_v_i8mf8_m
#define vloxseg7ei8_v_i8mf8_tama __riscv_vloxseg7ei8_v_i8mf8_m
#define vloxseg8ei8_v_i8mf8_tama __riscv_vloxseg8ei8_v_i8mf8_m
#define vloxseg2ei8_v_i8mf4_tama __riscv_vloxseg2ei8_v_i8mf4_m
#define vloxseg3ei8_v_i8mf4_tama __riscv_vloxseg3ei8_v_i8mf4_m
#define vloxseg4ei8_v_i8mf4_tama __riscv_vloxseg4ei8_v_i8mf4_m
#define vloxseg5ei8_v_i8mf4_tama __riscv_vloxseg5ei8_v_i8mf4_m
#define vloxseg6ei8_v_i8mf4_tama __riscv_vloxseg6ei8_v_i8mf4_m
#define vloxseg7ei8_v_i8mf4_tama __riscv_vloxseg7ei8_v_i8mf4_m
#define vloxseg8ei8_v_i8mf4_tama __riscv_vloxseg8ei8_v_i8mf4_m
#define vloxseg2ei8_v_i8mf2_tama __riscv_vloxseg2ei8_v_i8mf2_m
#define vloxseg3ei8_v_i8mf2_tama __riscv_vloxseg3ei8_v_i8mf2_m
#define vloxseg4ei8_v_i8mf2_tama __riscv_vloxseg4ei8_v_i8mf2_m
#define vloxseg5ei8_v_i8mf2_tama __riscv_vloxseg5ei8_v_i8mf2_m
#define vloxseg6ei8_v_i8mf2_tama __riscv_vloxseg6ei8_v_i8mf2_m
#define vloxseg7ei8_v_i8mf2_tama __riscv_vloxseg7ei8_v_i8mf2_m
#define vloxseg8ei8_v_i8mf2_tama __riscv_vloxseg8ei8_v_i8mf2_m
#define vloxseg2ei8_v_i8m1_tama __riscv_vloxseg2ei8_v_i8m1_m
#define vloxseg3ei8_v_i8m1_tama __riscv_vloxseg3ei8_v_i8m1_m
#define vloxseg4ei8_v_i8m1_tama __riscv_vloxseg4ei8_v_i8m1_m
#define vloxseg5ei8_v_i8m1_tama __riscv_vloxseg5ei8_v_i8m1_m
#define vloxseg6ei8_v_i8m1_tama __riscv_vloxseg6ei8_v_i8m1_m
#define vloxseg7ei8_v_i8m1_tama __riscv_vloxseg7ei8_v_i8m1_m
#define vloxseg8ei8_v_i8m1_tama __riscv_vloxseg8ei8_v_i8m1_m
#define vloxseg2ei8_v_i8m2_tama __riscv_vloxseg2ei8_v_i8m2_m
#define vloxseg3ei8_v_i8m2_tama __riscv_vloxseg3ei8_v_i8m2_m
#define vloxseg4ei8_v_i8m2_tama __riscv_vloxseg4ei8_v_i8m2_m
#define vloxseg2ei8_v_i8m4_tama __riscv_vloxseg2ei8_v_i8m4_m
#define vloxseg2ei16_v_i8mf8_tama __riscv_vloxseg2ei16_v_i8mf8_m
#define vloxseg3ei16_v_i8mf8_tama __riscv_vloxseg3ei16_v_i8mf8_m
#define vloxseg4ei16_v_i8mf8_tama __riscv_vloxseg4ei16_v_i8mf8_m
#define vloxseg5ei16_v_i8mf8_tama __riscv_vloxseg5ei16_v_i8mf8_m
#define vloxseg6ei16_v_i8mf8_tama __riscv_vloxseg6ei16_v_i8mf8_m
#define vloxseg7ei16_v_i8mf8_tama __riscv_vloxseg7ei16_v_i8mf8_m
#define vloxseg8ei16_v_i8mf8_tama __riscv_vloxseg8ei16_v_i8mf8_m
#define vloxseg2ei16_v_i8mf4_tama __riscv_vloxseg2ei16_v_i8mf4_m
#define vloxseg3ei16_v_i8mf4_tama __riscv_vloxseg3ei16_v_i8mf4_m
#define vloxseg4ei16_v_i8mf4_tama __riscv_vloxseg4ei16_v_i8mf4_m
#define vloxseg5ei16_v_i8mf4_tama __riscv_vloxseg5ei16_v_i8mf4_m
#define vloxseg6ei16_v_i8mf4_tama __riscv_vloxseg6ei16_v_i8mf4_m
#define vloxseg7ei16_v_i8mf4_tama __riscv_vloxseg7ei16_v_i8mf4_m
#define vloxseg8ei16_v_i8mf4_tama __riscv_vloxseg8ei16_v_i8mf4_m
#define vloxseg2ei16_v_i8mf2_tama __riscv_vloxseg2ei16_v_i8mf2_m
#define vloxseg3ei16_v_i8mf2_tama __riscv_vloxseg3ei16_v_i8mf2_m
#define vloxseg4ei16_v_i8mf2_tama __riscv_vloxseg4ei16_v_i8mf2_m
#define vloxseg5ei16_v_i8mf2_tama __riscv_vloxseg5ei16_v_i8mf2_m
#define vloxseg6ei16_v_i8mf2_tama __riscv_vloxseg6ei16_v_i8mf2_m
#define vloxseg7ei16_v_i8mf2_tama __riscv_vloxseg7ei16_v_i8mf2_m
#define vloxseg8ei16_v_i8mf2_tama __riscv_vloxseg8ei16_v_i8mf2_m
#define vloxseg2ei16_v_i8m1_tama __riscv_vloxseg2ei16_v_i8m1_m
#define vloxseg3ei16_v_i8m1_tama __riscv_vloxseg3ei16_v_i8m1_m
#define vloxseg4ei16_v_i8m1_tama __riscv_vloxseg4ei16_v_i8m1_m
#define vloxseg5ei16_v_i8m1_tama __riscv_vloxseg5ei16_v_i8m1_m
#define vloxseg6ei16_v_i8m1_tama __riscv_vloxseg6ei16_v_i8m1_m
#define vloxseg7ei16_v_i8m1_tama __riscv_vloxseg7ei16_v_i8m1_m
#define vloxseg8ei16_v_i8m1_tama __riscv_vloxseg8ei16_v_i8m1_m
#define vloxseg2ei16_v_i8m2_tama __riscv_vloxseg2ei16_v_i8m2_m
#define vloxseg3ei16_v_i8m2_tama __riscv_vloxseg3ei16_v_i8m2_m
#define vloxseg4ei16_v_i8m2_tama __riscv_vloxseg4ei16_v_i8m2_m
#define vloxseg2ei16_v_i8m4_tama __riscv_vloxseg2ei16_v_i8m4_m
#define vloxseg2ei32_v_i8mf8_tama __riscv_vloxseg2ei32_v_i8mf8_m
#define vloxseg3ei32_v_i8mf8_tama __riscv_vloxseg3ei32_v_i8mf8_m
#define vloxseg4ei32_v_i8mf8_tama __riscv_vloxseg4ei32_v_i8mf8_m
#define vloxseg5ei32_v_i8mf8_tama __riscv_vloxseg5ei32_v_i8mf8_m
#define vloxseg6ei32_v_i8mf8_tama __riscv_vloxseg6ei32_v_i8mf8_m
#define vloxseg7ei32_v_i8mf8_tama __riscv_vloxseg7ei32_v_i8mf8_m
#define vloxseg8ei32_v_i8mf8_tama __riscv_vloxseg8ei32_v_i8mf8_m
#define vloxseg2ei32_v_i8mf4_tama __riscv_vloxseg2ei32_v_i8mf4_m
#define vloxseg3ei32_v_i8mf4_tama __riscv_vloxseg3ei32_v_i8mf4_m
#define vloxseg4ei32_v_i8mf4_tama __riscv_vloxseg4ei32_v_i8mf4_m
#define vloxseg5ei32_v_i8mf4_tama __riscv_vloxseg5ei32_v_i8mf4_m
#define vloxseg6ei32_v_i8mf4_tama __riscv_vloxseg6ei32_v_i8mf4_m
#define vloxseg7ei32_v_i8mf4_tama __riscv_vloxseg7ei32_v_i8mf4_m
#define vloxseg8ei32_v_i8mf4_tama __riscv_vloxseg8ei32_v_i8mf4_m
#define vloxseg2ei32_v_i8mf2_tama __riscv_vloxseg2ei32_v_i8mf2_m
#define vloxseg3ei32_v_i8mf2_tama __riscv_vloxseg3ei32_v_i8mf2_m
#define vloxseg4ei32_v_i8mf2_tama __riscv_vloxseg4ei32_v_i8mf2_m
#define vloxseg5ei32_v_i8mf2_tama __riscv_vloxseg5ei32_v_i8mf2_m
#define vloxseg6ei32_v_i8mf2_tama __riscv_vloxseg6ei32_v_i8mf2_m
#define vloxseg7ei32_v_i8mf2_tama __riscv_vloxseg7ei32_v_i8mf2_m
#define vloxseg8ei32_v_i8mf2_tama __riscv_vloxseg8ei32_v_i8mf2_m
#define vloxseg2ei32_v_i8m1_tama __riscv_vloxseg2ei32_v_i8m1_m
#define vloxseg3ei32_v_i8m1_tama __riscv_vloxseg3ei32_v_i8m1_m
#define vloxseg4ei32_v_i8m1_tama __riscv_vloxseg4ei32_v_i8m1_m
#define vloxseg5ei32_v_i8m1_tama __riscv_vloxseg5ei32_v_i8m1_m
#define vloxseg6ei32_v_i8m1_tama __riscv_vloxseg6ei32_v_i8m1_m
#define vloxseg7ei32_v_i8m1_tama __riscv_vloxseg7ei32_v_i8m1_m
#define vloxseg8ei32_v_i8m1_tama __riscv_vloxseg8ei32_v_i8m1_m
#define vloxseg2ei32_v_i8m2_tama __riscv_vloxseg2ei32_v_i8m2_m
#define vloxseg3ei32_v_i8m2_tama __riscv_vloxseg3ei32_v_i8m2_m
#define vloxseg4ei32_v_i8m2_tama __riscv_vloxseg4ei32_v_i8m2_m
#define vloxseg2ei64_v_i8mf8_tama __riscv_vloxseg2ei64_v_i8mf8_m
#define vloxseg3ei64_v_i8mf8_tama __riscv_vloxseg3ei64_v_i8mf8_m
#define vloxseg4ei64_v_i8mf8_tama __riscv_vloxseg4ei64_v_i8mf8_m
#define vloxseg5ei64_v_i8mf8_tama __riscv_vloxseg5ei64_v_i8mf8_m
#define vloxseg6ei64_v_i8mf8_tama __riscv_vloxseg6ei64_v_i8mf8_m
#define vloxseg7ei64_v_i8mf8_tama __riscv_vloxseg7ei64_v_i8mf8_m
#define vloxseg8ei64_v_i8mf8_tama __riscv_vloxseg8ei64_v_i8mf8_m
#define vloxseg2ei64_v_i8mf4_tama __riscv_vloxseg2ei64_v_i8mf4_m
#define vloxseg3ei64_v_i8mf4_tama __riscv_vloxseg3ei64_v_i8mf4_m
#define vloxseg4ei64_v_i8mf4_tama __riscv_vloxseg4ei64_v_i8mf4_m
#define vloxseg5ei64_v_i8mf4_tama __riscv_vloxseg5ei64_v_i8mf4_m
#define vloxseg6ei64_v_i8mf4_tama __riscv_vloxseg6ei64_v_i8mf4_m
#define vloxseg7ei64_v_i8mf4_tama __riscv_vloxseg7ei64_v_i8mf4_m
#define vloxseg8ei64_v_i8mf4_tama __riscv_vloxseg8ei64_v_i8mf4_m
#define vloxseg2ei64_v_i8mf2_tama __riscv_vloxseg2ei64_v_i8mf2_m
#define vloxseg3ei64_v_i8mf2_tama __riscv_vloxseg3ei64_v_i8mf2_m
#define vloxseg4ei64_v_i8mf2_tama __riscv_vloxseg4ei64_v_i8mf2_m
#define vloxseg5ei64_v_i8mf2_tama __riscv_vloxseg5ei64_v_i8mf2_m
#define vloxseg6ei64_v_i8mf2_tama __riscv_vloxseg6ei64_v_i8mf2_m
#define vloxseg7ei64_v_i8mf2_tama __riscv_vloxseg7ei64_v_i8mf2_m
#define vloxseg8ei64_v_i8mf2_tama __riscv_vloxseg8ei64_v_i8mf2_m
#define vloxseg2ei64_v_i8m1_tama __riscv_vloxseg2ei64_v_i8m1_m
#define vloxseg3ei64_v_i8m1_tama __riscv_vloxseg3ei64_v_i8m1_m
#define vloxseg4ei64_v_i8m1_tama __riscv_vloxseg4ei64_v_i8m1_m
#define vloxseg5ei64_v_i8m1_tama __riscv_vloxseg5ei64_v_i8m1_m
#define vloxseg6ei64_v_i8m1_tama __riscv_vloxseg6ei64_v_i8m1_m
#define vloxseg7ei64_v_i8m1_tama __riscv_vloxseg7ei64_v_i8m1_m
#define vloxseg8ei64_v_i8m1_tama __riscv_vloxseg8ei64_v_i8m1_m
#define vloxseg2ei8_v_i16mf4_tama __riscv_vloxseg2ei8_v_i16mf4_m
#define vloxseg3ei8_v_i16mf4_tama __riscv_vloxseg3ei8_v_i16mf4_m
#define vloxseg4ei8_v_i16mf4_tama __riscv_vloxseg4ei8_v_i16mf4_m
#define vloxseg5ei8_v_i16mf4_tama __riscv_vloxseg5ei8_v_i16mf4_m
#define vloxseg6ei8_v_i16mf4_tama __riscv_vloxseg6ei8_v_i16mf4_m
#define vloxseg7ei8_v_i16mf4_tama __riscv_vloxseg7ei8_v_i16mf4_m
#define vloxseg8ei8_v_i16mf4_tama __riscv_vloxseg8ei8_v_i16mf4_m
#define vloxseg2ei8_v_i16mf2_tama __riscv_vloxseg2ei8_v_i16mf2_m
#define vloxseg3ei8_v_i16mf2_tama __riscv_vloxseg3ei8_v_i16mf2_m
#define vloxseg4ei8_v_i16mf2_tama __riscv_vloxseg4ei8_v_i16mf2_m
#define vloxseg5ei8_v_i16mf2_tama __riscv_vloxseg5ei8_v_i16mf2_m
#define vloxseg6ei8_v_i16mf2_tama __riscv_vloxseg6ei8_v_i16mf2_m
#define vloxseg7ei8_v_i16mf2_tama __riscv_vloxseg7ei8_v_i16mf2_m
#define vloxseg8ei8_v_i16mf2_tama __riscv_vloxseg8ei8_v_i16mf2_m
#define vloxseg2ei8_v_i16m1_tama __riscv_vloxseg2ei8_v_i16m1_m
#define vloxseg3ei8_v_i16m1_tama __riscv_vloxseg3ei8_v_i16m1_m
#define vloxseg4ei8_v_i16m1_tama __riscv_vloxseg4ei8_v_i16m1_m
#define vloxseg5ei8_v_i16m1_tama __riscv_vloxseg5ei8_v_i16m1_m
#define vloxseg6ei8_v_i16m1_tama __riscv_vloxseg6ei8_v_i16m1_m
#define vloxseg7ei8_v_i16m1_tama __riscv_vloxseg7ei8_v_i16m1_m
#define vloxseg8ei8_v_i16m1_tama __riscv_vloxseg8ei8_v_i16m1_m
#define vloxseg2ei8_v_i16m2_tama __riscv_vloxseg2ei8_v_i16m2_m
#define vloxseg3ei8_v_i16m2_tama __riscv_vloxseg3ei8_v_i16m2_m
#define vloxseg4ei8_v_i16m2_tama __riscv_vloxseg4ei8_v_i16m2_m
#define vloxseg2ei8_v_i16m4_tama __riscv_vloxseg2ei8_v_i16m4_m
#define vloxseg2ei16_v_i16mf4_tama __riscv_vloxseg2ei16_v_i16mf4_m
#define vloxseg3ei16_v_i16mf4_tama __riscv_vloxseg3ei16_v_i16mf4_m
#define vloxseg4ei16_v_i16mf4_tama __riscv_vloxseg4ei16_v_i16mf4_m
#define vloxseg5ei16_v_i16mf4_tama __riscv_vloxseg5ei16_v_i16mf4_m
#define vloxseg6ei16_v_i16mf4_tama __riscv_vloxseg6ei16_v_i16mf4_m
#define vloxseg7ei16_v_i16mf4_tama __riscv_vloxseg7ei16_v_i16mf4_m
#define vloxseg8ei16_v_i16mf4_tama __riscv_vloxseg8ei16_v_i16mf4_m
#define vloxseg2ei16_v_i16mf2_tama __riscv_vloxseg2ei16_v_i16mf2_m
#define vloxseg3ei16_v_i16mf2_tama __riscv_vloxseg3ei16_v_i16mf2_m
#define vloxseg4ei16_v_i16mf2_tama __riscv_vloxseg4ei16_v_i16mf2_m
#define vloxseg5ei16_v_i16mf2_tama __riscv_vloxseg5ei16_v_i16mf2_m
#define vloxseg6ei16_v_i16mf2_tama __riscv_vloxseg6ei16_v_i16mf2_m
#define vloxseg7ei16_v_i16mf2_tama __riscv_vloxseg7ei16_v_i16mf2_m
#define vloxseg8ei16_v_i16mf2_tama __riscv_vloxseg8ei16_v_i16mf2_m
#define vloxseg2ei16_v_i16m1_tama __riscv_vloxseg2ei16_v_i16m1_m
#define vloxseg3ei16_v_i16m1_tama __riscv_vloxseg3ei16_v_i16m1_m
#define vloxseg4ei16_v_i16m1_tama __riscv_vloxseg4ei16_v_i16m1_m
#define vloxseg5ei16_v_i16m1_tama __riscv_vloxseg5ei16_v_i16m1_m
#define vloxseg6ei16_v_i16m1_tama __riscv_vloxseg6ei16_v_i16m1_m
#define vloxseg7ei16_v_i16m1_tama __riscv_vloxseg7ei16_v_i16m1_m
#define vloxseg8ei16_v_i16m1_tama __riscv_vloxseg8ei16_v_i16m1_m
#define vloxseg2ei16_v_i16m2_tama __riscv_vloxseg2ei16_v_i16m2_m
#define vloxseg3ei16_v_i16m2_tama __riscv_vloxseg3ei16_v_i16m2_m
#define vloxseg4ei16_v_i16m2_tama __riscv_vloxseg4ei16_v_i16m2_m
#define vloxseg2ei16_v_i16m4_tama __riscv_vloxseg2ei16_v_i16m4_m
#define vloxseg2ei32_v_i16mf4_tama __riscv_vloxseg2ei32_v_i16mf4_m
#define vloxseg3ei32_v_i16mf4_tama __riscv_vloxseg3ei32_v_i16mf4_m
#define vloxseg4ei32_v_i16mf4_tama __riscv_vloxseg4ei32_v_i16mf4_m
#define vloxseg5ei32_v_i16mf4_tama __riscv_vloxseg5ei32_v_i16mf4_m
#define vloxseg6ei32_v_i16mf4_tama __riscv_vloxseg6ei32_v_i16mf4_m
#define vloxseg7ei32_v_i16mf4_tama __riscv_vloxseg7ei32_v_i16mf4_m
#define vloxseg8ei32_v_i16mf4_tama __riscv_vloxseg8ei32_v_i16mf4_m
#define vloxseg2ei32_v_i16mf2_tama __riscv_vloxseg2ei32_v_i16mf2_m
#define vloxseg3ei32_v_i16mf2_tama __riscv_vloxseg3ei32_v_i16mf2_m
#define vloxseg4ei32_v_i16mf2_tama __riscv_vloxseg4ei32_v_i16mf2_m
#define vloxseg5ei32_v_i16mf2_tama __riscv_vloxseg5ei32_v_i16mf2_m
#define vloxseg6ei32_v_i16mf2_tama __riscv_vloxseg6ei32_v_i16mf2_m
#define vloxseg7ei32_v_i16mf2_tama __riscv_vloxseg7ei32_v_i16mf2_m
#define vloxseg8ei32_v_i16mf2_tama __riscv_vloxseg8ei32_v_i16mf2_m
#define vloxseg2ei32_v_i16m1_tama __riscv_vloxseg2ei32_v_i16m1_m
#define vloxseg3ei32_v_i16m1_tama __riscv_vloxseg3ei32_v_i16m1_m
#define vloxseg4ei32_v_i16m1_tama __riscv_vloxseg4ei32_v_i16m1_m
#define vloxseg5ei32_v_i16m1_tama __riscv_vloxseg5ei32_v_i16m1_m
#define vloxseg6ei32_v_i16m1_tama __riscv_vloxseg6ei32_v_i16m1_m
#define vloxseg7ei32_v_i16m1_tama __riscv_vloxseg7ei32_v_i16m1_m
#define vloxseg8ei32_v_i16m1_tama __riscv_vloxseg8ei32_v_i16m1_m
#define vloxseg2ei32_v_i16m2_tama __riscv_vloxseg2ei32_v_i16m2_m
#define vloxseg3ei32_v_i16m2_tama __riscv_vloxseg3ei32_v_i16m2_m
#define vloxseg4ei32_v_i16m2_tama __riscv_vloxseg4ei32_v_i16m2_m
#define vloxseg2ei32_v_i16m4_tama __riscv_vloxseg2ei32_v_i16m4_m
#define vloxseg2ei64_v_i16mf4_tama __riscv_vloxseg2ei64_v_i16mf4_m
#define vloxseg3ei64_v_i16mf4_tama __riscv_vloxseg3ei64_v_i16mf4_m
#define vloxseg4ei64_v_i16mf4_tama __riscv_vloxseg4ei64_v_i16mf4_m
#define vloxseg5ei64_v_i16mf4_tama __riscv_vloxseg5ei64_v_i16mf4_m
#define vloxseg6ei64_v_i16mf4_tama __riscv_vloxseg6ei64_v_i16mf4_m
#define vloxseg7ei64_v_i16mf4_tama __riscv_vloxseg7ei64_v_i16mf4_m
#define vloxseg8ei64_v_i16mf4_tama __riscv_vloxseg8ei64_v_i16mf4_m
#define vloxseg2ei64_v_i16mf2_tama __riscv_vloxseg2ei64_v_i16mf2_m
#define vloxseg3ei64_v_i16mf2_tama __riscv_vloxseg3ei64_v_i16mf2_m
#define vloxseg4ei64_v_i16mf2_tama __riscv_vloxseg4ei64_v_i16mf2_m
#define vloxseg5ei64_v_i16mf2_tama __riscv_vloxseg5ei64_v_i16mf2_m
#define vloxseg6ei64_v_i16mf2_tama __riscv_vloxseg6ei64_v_i16mf2_m
#define vloxseg7ei64_v_i16mf2_tama __riscv_vloxseg7ei64_v_i16mf2_m
#define vloxseg8ei64_v_i16mf2_tama __riscv_vloxseg8ei64_v_i16mf2_m
#define vloxseg2ei64_v_i16m1_tama __riscv_vloxseg2ei64_v_i16m1_m
#define vloxseg3ei64_v_i16m1_tama __riscv_vloxseg3ei64_v_i16m1_m
#define vloxseg4ei64_v_i16m1_tama __riscv_vloxseg4ei64_v_i16m1_m
#define vloxseg5ei64_v_i16m1_tama __riscv_vloxseg5ei64_v_i16m1_m
#define vloxseg6ei64_v_i16m1_tama __riscv_vloxseg6ei64_v_i16m1_m
#define vloxseg7ei64_v_i16m1_tama __riscv_vloxseg7ei64_v_i16m1_m
#define vloxseg8ei64_v_i16m1_tama __riscv_vloxseg8ei64_v_i16m1_m
#define vloxseg2ei64_v_i16m2_tama __riscv_vloxseg2ei64_v_i16m2_m
#define vloxseg3ei64_v_i16m2_tama __riscv_vloxseg3ei64_v_i16m2_m
#define vloxseg4ei64_v_i16m2_tama __riscv_vloxseg4ei64_v_i16m2_m
#define vloxseg2ei8_v_i32mf2_tama __riscv_vloxseg2ei8_v_i32mf2_m
#define vloxseg3ei8_v_i32mf2_tama __riscv_vloxseg3ei8_v_i32mf2_m
#define vloxseg4ei8_v_i32mf2_tama __riscv_vloxseg4ei8_v_i32mf2_m
#define vloxseg5ei8_v_i32mf2_tama __riscv_vloxseg5ei8_v_i32mf2_m
#define vloxseg6ei8_v_i32mf2_tama __riscv_vloxseg6ei8_v_i32mf2_m
#define vloxseg7ei8_v_i32mf2_tama __riscv_vloxseg7ei8_v_i32mf2_m
#define vloxseg8ei8_v_i32mf2_tama __riscv_vloxseg8ei8_v_i32mf2_m
#define vloxseg2ei8_v_i32m1_tama __riscv_vloxseg2ei8_v_i32m1_m
#define vloxseg3ei8_v_i32m1_tama __riscv_vloxseg3ei8_v_i32m1_m
#define vloxseg4ei8_v_i32m1_tama __riscv_vloxseg4ei8_v_i32m1_m
#define vloxseg5ei8_v_i32m1_tama __riscv_vloxseg5ei8_v_i32m1_m
#define vloxseg6ei8_v_i32m1_tama __riscv_vloxseg6ei8_v_i32m1_m
#define vloxseg7ei8_v_i32m1_tama __riscv_vloxseg7ei8_v_i32m1_m
#define vloxseg8ei8_v_i32m1_tama __riscv_vloxseg8ei8_v_i32m1_m
#define vloxseg2ei8_v_i32m2_tama __riscv_vloxseg2ei8_v_i32m2_m
#define vloxseg3ei8_v_i32m2_tama __riscv_vloxseg3ei8_v_i32m2_m
#define vloxseg4ei8_v_i32m2_tama __riscv_vloxseg4ei8_v_i32m2_m
#define vloxseg2ei8_v_i32m4_tama __riscv_vloxseg2ei8_v_i32m4_m
#define vloxseg2ei16_v_i32mf2_tama __riscv_vloxseg2ei16_v_i32mf2_m
#define vloxseg3ei16_v_i32mf2_tama __riscv_vloxseg3ei16_v_i32mf2_m
#define vloxseg4ei16_v_i32mf2_tama __riscv_vloxseg4ei16_v_i32mf2_m
#define vloxseg5ei16_v_i32mf2_tama __riscv_vloxseg5ei16_v_i32mf2_m
#define vloxseg6ei16_v_i32mf2_tama __riscv_vloxseg6ei16_v_i32mf2_m
#define vloxseg7ei16_v_i32mf2_tama __riscv_vloxseg7ei16_v_i32mf2_m
#define vloxseg8ei16_v_i32mf2_tama __riscv_vloxseg8ei16_v_i32mf2_m
#define vloxseg2ei16_v_i32m1_tama __riscv_vloxseg2ei16_v_i32m1_m
#define vloxseg3ei16_v_i32m1_tama __riscv_vloxseg3ei16_v_i32m1_m
#define vloxseg4ei16_v_i32m1_tama __riscv_vloxseg4ei16_v_i32m1_m
#define vloxseg5ei16_v_i32m1_tama __riscv_vloxseg5ei16_v_i32m1_m
#define vloxseg6ei16_v_i32m1_tama __riscv_vloxseg6ei16_v_i32m1_m
#define vloxseg7ei16_v_i32m1_tama __riscv_vloxseg7ei16_v_i32m1_m
#define vloxseg8ei16_v_i32m1_tama __riscv_vloxseg8ei16_v_i32m1_m
#define vloxseg2ei16_v_i32m2_tama __riscv_vloxseg2ei16_v_i32m2_m
#define vloxseg3ei16_v_i32m2_tama __riscv_vloxseg3ei16_v_i32m2_m
#define vloxseg4ei16_v_i32m2_tama __riscv_vloxseg4ei16_v_i32m2_m
#define vloxseg2ei16_v_i32m4_tama __riscv_vloxseg2ei16_v_i32m4_m
#define vloxseg2ei32_v_i32mf2_tama __riscv_vloxseg2ei32_v_i32mf2_m
#define vloxseg3ei32_v_i32mf2_tama __riscv_vloxseg3ei32_v_i32mf2_m
#define vloxseg4ei32_v_i32mf2_tama __riscv_vloxseg4ei32_v_i32mf2_m
#define vloxseg5ei32_v_i32mf2_tama __riscv_vloxseg5ei32_v_i32mf2_m
#define vloxseg6ei32_v_i32mf2_tama __riscv_vloxseg6ei32_v_i32mf2_m
#define vloxseg7ei32_v_i32mf2_tama __riscv_vloxseg7ei32_v_i32mf2_m
#define vloxseg8ei32_v_i32mf2_tama __riscv_vloxseg8ei32_v_i32mf2_m
#define vloxseg2ei32_v_i32m1_tama __riscv_vloxseg2ei32_v_i32m1_m
#define vloxseg3ei32_v_i32m1_tama __riscv_vloxseg3ei32_v_i32m1_m
#define vloxseg4ei32_v_i32m1_tama __riscv_vloxseg4ei32_v_i32m1_m
#define vloxseg5ei32_v_i32m1_tama __riscv_vloxseg5ei32_v_i32m1_m
#define vloxseg6ei32_v_i32m1_tama __riscv_vloxseg6ei32_v_i32m1_m
#define vloxseg7ei32_v_i32m1_tama __riscv_vloxseg7ei32_v_i32m1_m
#define vloxseg8ei32_v_i32m1_tama __riscv_vloxseg8ei32_v_i32m1_m
#define vloxseg2ei32_v_i32m2_tama __riscv_vloxseg2ei32_v_i32m2_m
#define vloxseg3ei32_v_i32m2_tama __riscv_vloxseg3ei32_v_i32m2_m
#define vloxseg4ei32_v_i32m2_tama __riscv_vloxseg4ei32_v_i32m2_m
#define vloxseg2ei32_v_i32m4_tama __riscv_vloxseg2ei32_v_i32m4_m
#define vloxseg2ei64_v_i32mf2_tama __riscv_vloxseg2ei64_v_i32mf2_m
#define vloxseg3ei64_v_i32mf2_tama __riscv_vloxseg3ei64_v_i32mf2_m
#define vloxseg4ei64_v_i32mf2_tama __riscv_vloxseg4ei64_v_i32mf2_m
#define vloxseg5ei64_v_i32mf2_tama __riscv_vloxseg5ei64_v_i32mf2_m
#define vloxseg6ei64_v_i32mf2_tama __riscv_vloxseg6ei64_v_i32mf2_m
#define vloxseg7ei64_v_i32mf2_tama __riscv_vloxseg7ei64_v_i32mf2_m
#define vloxseg8ei64_v_i32mf2_tama __riscv_vloxseg8ei64_v_i32mf2_m
#define vloxseg2ei64_v_i32m1_tama __riscv_vloxseg2ei64_v_i32m1_m
#define vloxseg3ei64_v_i32m1_tama __riscv_vloxseg3ei64_v_i32m1_m
#define vloxseg4ei64_v_i32m1_tama __riscv_vloxseg4ei64_v_i32m1_m
#define vloxseg5ei64_v_i32m1_tama __riscv_vloxseg5ei64_v_i32m1_m
#define vloxseg6ei64_v_i32m1_tama __riscv_vloxseg6ei64_v_i32m1_m
#define vloxseg7ei64_v_i32m1_tama __riscv_vloxseg7ei64_v_i32m1_m
#define vloxseg8ei64_v_i32m1_tama __riscv_vloxseg8ei64_v_i32m1_m
#define vloxseg2ei64_v_i32m2_tama __riscv_vloxseg2ei64_v_i32m2_m
#define vloxseg3ei64_v_i32m2_tama __riscv_vloxseg3ei64_v_i32m2_m
#define vloxseg4ei64_v_i32m2_tama __riscv_vloxseg4ei64_v_i32m2_m
#define vloxseg2ei64_v_i32m4_tama __riscv_vloxseg2ei64_v_i32m4_m
#define vloxseg2ei8_v_i64m1_tama __riscv_vloxseg2ei8_v_i64m1_m
#define vloxseg3ei8_v_i64m1_tama __riscv_vloxseg3ei8_v_i64m1_m
#define vloxseg4ei8_v_i64m1_tama __riscv_vloxseg4ei8_v_i64m1_m
#define vloxseg5ei8_v_i64m1_tama __riscv_vloxseg5ei8_v_i64m1_m
#define vloxseg6ei8_v_i64m1_tama __riscv_vloxseg6ei8_v_i64m1_m
#define vloxseg7ei8_v_i64m1_tama __riscv_vloxseg7ei8_v_i64m1_m
#define vloxseg8ei8_v_i64m1_tama __riscv_vloxseg8ei8_v_i64m1_m
#define vloxseg2ei8_v_i64m2_tama __riscv_vloxseg2ei8_v_i64m2_m
#define vloxseg3ei8_v_i64m2_tama __riscv_vloxseg3ei8_v_i64m2_m
#define vloxseg4ei8_v_i64m2_tama __riscv_vloxseg4ei8_v_i64m2_m
#define vloxseg2ei8_v_i64m4_tama __riscv_vloxseg2ei8_v_i64m4_m
#define vloxseg2ei16_v_i64m1_tama __riscv_vloxseg2ei16_v_i64m1_m
#define vloxseg3ei16_v_i64m1_tama __riscv_vloxseg3ei16_v_i64m1_m
#define vloxseg4ei16_v_i64m1_tama __riscv_vloxseg4ei16_v_i64m1_m
#define vloxseg5ei16_v_i64m1_tama __riscv_vloxseg5ei16_v_i64m1_m
#define vloxseg6ei16_v_i64m1_tama __riscv_vloxseg6ei16_v_i64m1_m
#define vloxseg7ei16_v_i64m1_tama __riscv_vloxseg7ei16_v_i64m1_m
#define vloxseg8ei16_v_i64m1_tama __riscv_vloxseg8ei16_v_i64m1_m
#define vloxseg2ei16_v_i64m2_tama __riscv_vloxseg2ei16_v_i64m2_m
#define vloxseg3ei16_v_i64m2_tama __riscv_vloxseg3ei16_v_i64m2_m
#define vloxseg4ei16_v_i64m2_tama __riscv_vloxseg4ei16_v_i64m2_m
#define vloxseg2ei16_v_i64m4_tama __riscv_vloxseg2ei16_v_i64m4_m
#define vloxseg2ei32_v_i64m1_tama __riscv_vloxseg2ei32_v_i64m1_m
#define vloxseg3ei32_v_i64m1_tama __riscv_vloxseg3ei32_v_i64m1_m
#define vloxseg4ei32_v_i64m1_tama __riscv_vloxseg4ei32_v_i64m1_m
#define vloxseg5ei32_v_i64m1_tama __riscv_vloxseg5ei32_v_i64m1_m
#define vloxseg6ei32_v_i64m1_tama __riscv_vloxseg6ei32_v_i64m1_m
#define vloxseg7ei32_v_i64m1_tama __riscv_vloxseg7ei32_v_i64m1_m
#define vloxseg8ei32_v_i64m1_tama __riscv_vloxseg8ei32_v_i64m1_m
#define vloxseg2ei32_v_i64m2_tama __riscv_vloxseg2ei32_v_i64m2_m
#define vloxseg3ei32_v_i64m2_tama __riscv_vloxseg3ei32_v_i64m2_m
#define vloxseg4ei32_v_i64m2_tama __riscv_vloxseg4ei32_v_i64m2_m
#define vloxseg2ei32_v_i64m4_tama __riscv_vloxseg2ei32_v_i64m4_m
#define vloxseg2ei64_v_i64m1_tama __riscv_vloxseg2ei64_v_i64m1_m
#define vloxseg3ei64_v_i64m1_tama __riscv_vloxseg3ei64_v_i64m1_m
#define vloxseg4ei64_v_i64m1_tama __riscv_vloxseg4ei64_v_i64m1_m
#define vloxseg5ei64_v_i64m1_tama __riscv_vloxseg5ei64_v_i64m1_m
#define vloxseg6ei64_v_i64m1_tama __riscv_vloxseg6ei64_v_i64m1_m
#define vloxseg7ei64_v_i64m1_tama __riscv_vloxseg7ei64_v_i64m1_m
#define vloxseg8ei64_v_i64m1_tama __riscv_vloxseg8ei64_v_i64m1_m
#define vloxseg2ei64_v_i64m2_tama __riscv_vloxseg2ei64_v_i64m2_m
#define vloxseg3ei64_v_i64m2_tama __riscv_vloxseg3ei64_v_i64m2_m
#define vloxseg4ei64_v_i64m2_tama __riscv_vloxseg4ei64_v_i64m2_m
#define vloxseg2ei64_v_i64m4_tama __riscv_vloxseg2ei64_v_i64m4_m
#define vluxseg2ei8_v_i8mf8_tama __riscv_vluxseg2ei8_v_i8mf8_m
#define vluxseg3ei8_v_i8mf8_tama __riscv_vluxseg3ei8_v_i8mf8_m
#define vluxseg4ei8_v_i8mf8_tama __riscv_vluxseg4ei8_v_i8mf8_m
#define vluxseg5ei8_v_i8mf8_tama __riscv_vluxseg5ei8_v_i8mf8_m
#define vluxseg6ei8_v_i8mf8_tama __riscv_vluxseg6ei8_v_i8mf8_m
#define vluxseg7ei8_v_i8mf8_tama __riscv_vluxseg7ei8_v_i8mf8_m
#define vluxseg8ei8_v_i8mf8_tama __riscv_vluxseg8ei8_v_i8mf8_m
#define vluxseg2ei8_v_i8mf4_tama __riscv_vluxseg2ei8_v_i8mf4_m
#define vluxseg3ei8_v_i8mf4_tama __riscv_vluxseg3ei8_v_i8mf4_m
#define vluxseg4ei8_v_i8mf4_tama __riscv_vluxseg4ei8_v_i8mf4_m
#define vluxseg5ei8_v_i8mf4_tama __riscv_vluxseg5ei8_v_i8mf4_m
#define vluxseg6ei8_v_i8mf4_tama __riscv_vluxseg6ei8_v_i8mf4_m
#define vluxseg7ei8_v_i8mf4_tama __riscv_vluxseg7ei8_v_i8mf4_m
#define vluxseg8ei8_v_i8mf4_tama __riscv_vluxseg8ei8_v_i8mf4_m
#define vluxseg2ei8_v_i8mf2_tama __riscv_vluxseg2ei8_v_i8mf2_m
#define vluxseg3ei8_v_i8mf2_tama __riscv_vluxseg3ei8_v_i8mf2_m
#define vluxseg4ei8_v_i8mf2_tama __riscv_vluxseg4ei8_v_i8mf2_m
#define vluxseg5ei8_v_i8mf2_tama __riscv_vluxseg5ei8_v_i8mf2_m
#define vluxseg6ei8_v_i8mf2_tama __riscv_vluxseg6ei8_v_i8mf2_m
#define vluxseg7ei8_v_i8mf2_tama __riscv_vluxseg7ei8_v_i8mf2_m
#define vluxseg8ei8_v_i8mf2_tama __riscv_vluxseg8ei8_v_i8mf2_m
#define vluxseg2ei8_v_i8m1_tama __riscv_vluxseg2ei8_v_i8m1_m
#define vluxseg3ei8_v_i8m1_tama __riscv_vluxseg3ei8_v_i8m1_m
#define vluxseg4ei8_v_i8m1_tama __riscv_vluxseg4ei8_v_i8m1_m
#define vluxseg5ei8_v_i8m1_tama __riscv_vluxseg5ei8_v_i8m1_m
#define vluxseg6ei8_v_i8m1_tama __riscv_vluxseg6ei8_v_i8m1_m
#define vluxseg7ei8_v_i8m1_tama __riscv_vluxseg7ei8_v_i8m1_m
#define vluxseg8ei8_v_i8m1_tama __riscv_vluxseg8ei8_v_i8m1_m
#define vluxseg2ei8_v_i8m2_tama __riscv_vluxseg2ei8_v_i8m2_m
#define vluxseg3ei8_v_i8m2_tama __riscv_vluxseg3ei8_v_i8m2_m
#define vluxseg4ei8_v_i8m2_tama __riscv_vluxseg4ei8_v_i8m2_m
#define vluxseg2ei8_v_i8m4_tama __riscv_vluxseg2ei8_v_i8m4_m
#define vluxseg2ei16_v_i8mf8_tama __riscv_vluxseg2ei16_v_i8mf8_m
#define vluxseg3ei16_v_i8mf8_tama __riscv_vluxseg3ei16_v_i8mf8_m
#define vluxseg4ei16_v_i8mf8_tama __riscv_vluxseg4ei16_v_i8mf8_m
#define vluxseg5ei16_v_i8mf8_tama __riscv_vluxseg5ei16_v_i8mf8_m
#define vluxseg6ei16_v_i8mf8_tama __riscv_vluxseg6ei16_v_i8mf8_m
#define vluxseg7ei16_v_i8mf8_tama __riscv_vluxseg7ei16_v_i8mf8_m
#define vluxseg8ei16_v_i8mf8_tama __riscv_vluxseg8ei16_v_i8mf8_m
#define vluxseg2ei16_v_i8mf4_tama __riscv_vluxseg2ei16_v_i8mf4_m
#define vluxseg3ei16_v_i8mf4_tama __riscv_vluxseg3ei16_v_i8mf4_m
#define vluxseg4ei16_v_i8mf4_tama __riscv_vluxseg4ei16_v_i8mf4_m
#define vluxseg5ei16_v_i8mf4_tama __riscv_vluxseg5ei16_v_i8mf4_m
#define vluxseg6ei16_v_i8mf4_tama __riscv_vluxseg6ei16_v_i8mf4_m
#define vluxseg7ei16_v_i8mf4_tama __riscv_vluxseg7ei16_v_i8mf4_m
#define vluxseg8ei16_v_i8mf4_tama __riscv_vluxseg8ei16_v_i8mf4_m
#define vluxseg2ei16_v_i8mf2_tama __riscv_vluxseg2ei16_v_i8mf2_m
#define vluxseg3ei16_v_i8mf2_tama __riscv_vluxseg3ei16_v_i8mf2_m
#define vluxseg4ei16_v_i8mf2_tama __riscv_vluxseg4ei16_v_i8mf2_m
#define vluxseg5ei16_v_i8mf2_tama __riscv_vluxseg5ei16_v_i8mf2_m
#define vluxseg6ei16_v_i8mf2_tama __riscv_vluxseg6ei16_v_i8mf2_m
#define vluxseg7ei16_v_i8mf2_tama __riscv_vluxseg7ei16_v_i8mf2_m
#define vluxseg8ei16_v_i8mf2_tama __riscv_vluxseg8ei16_v_i8mf2_m
#define vluxseg2ei16_v_i8m1_tama __riscv_vluxseg2ei16_v_i8m1_m
#define vluxseg3ei16_v_i8m1_tama __riscv_vluxseg3ei16_v_i8m1_m
#define vluxseg4ei16_v_i8m1_tama __riscv_vluxseg4ei16_v_i8m1_m
#define vluxseg5ei16_v_i8m1_tama __riscv_vluxseg5ei16_v_i8m1_m
#define vluxseg6ei16_v_i8m1_tama __riscv_vluxseg6ei16_v_i8m1_m
#define vluxseg7ei16_v_i8m1_tama __riscv_vluxseg7ei16_v_i8m1_m
#define vluxseg8ei16_v_i8m1_tama __riscv_vluxseg8ei16_v_i8m1_m
#define vluxseg2ei16_v_i8m2_tama __riscv_vluxseg2ei16_v_i8m2_m
#define vluxseg3ei16_v_i8m2_tama __riscv_vluxseg3ei16_v_i8m2_m
#define vluxseg4ei16_v_i8m2_tama __riscv_vluxseg4ei16_v_i8m2_m
#define vluxseg2ei16_v_i8m4_tama __riscv_vluxseg2ei16_v_i8m4_m
#define vluxseg2ei32_v_i8mf8_tama __riscv_vluxseg2ei32_v_i8mf8_m
#define vluxseg3ei32_v_i8mf8_tama __riscv_vluxseg3ei32_v_i8mf8_m
#define vluxseg4ei32_v_i8mf8_tama __riscv_vluxseg4ei32_v_i8mf8_m
#define vluxseg5ei32_v_i8mf8_tama __riscv_vluxseg5ei32_v_i8mf8_m
#define vluxseg6ei32_v_i8mf8_tama __riscv_vluxseg6ei32_v_i8mf8_m
#define vluxseg7ei32_v_i8mf8_tama __riscv_vluxseg7ei32_v_i8mf8_m
#define vluxseg8ei32_v_i8mf8_tama __riscv_vluxseg8ei32_v_i8mf8_m
#define vluxseg2ei32_v_i8mf4_tama __riscv_vluxseg2ei32_v_i8mf4_m
#define vluxseg3ei32_v_i8mf4_tama __riscv_vluxseg3ei32_v_i8mf4_m
#define vluxseg4ei32_v_i8mf4_tama __riscv_vluxseg4ei32_v_i8mf4_m
#define vluxseg5ei32_v_i8mf4_tama __riscv_vluxseg5ei32_v_i8mf4_m
#define vluxseg6ei32_v_i8mf4_tama __riscv_vluxseg6ei32_v_i8mf4_m
#define vluxseg7ei32_v_i8mf4_tama __riscv_vluxseg7ei32_v_i8mf4_m
#define vluxseg8ei32_v_i8mf4_tama __riscv_vluxseg8ei32_v_i8mf4_m
#define vluxseg2ei32_v_i8mf2_tama __riscv_vluxseg2ei32_v_i8mf2_m
#define vluxseg3ei32_v_i8mf2_tama __riscv_vluxseg3ei32_v_i8mf2_m
#define vluxseg4ei32_v_i8mf2_tama __riscv_vluxseg4ei32_v_i8mf2_m
#define vluxseg5ei32_v_i8mf2_tama __riscv_vluxseg5ei32_v_i8mf2_m
#define vluxseg6ei32_v_i8mf2_tama __riscv_vluxseg6ei32_v_i8mf2_m
#define vluxseg7ei32_v_i8mf2_tama __riscv_vluxseg7ei32_v_i8mf2_m
#define vluxseg8ei32_v_i8mf2_tama __riscv_vluxseg8ei32_v_i8mf2_m
#define vluxseg2ei32_v_i8m1_tama __riscv_vluxseg2ei32_v_i8m1_m
#define vluxseg3ei32_v_i8m1_tama __riscv_vluxseg3ei32_v_i8m1_m
#define vluxseg4ei32_v_i8m1_tama __riscv_vluxseg4ei32_v_i8m1_m
#define vluxseg5ei32_v_i8m1_tama __riscv_vluxseg5ei32_v_i8m1_m
#define vluxseg6ei32_v_i8m1_tama __riscv_vluxseg6ei32_v_i8m1_m
#define vluxseg7ei32_v_i8m1_tama __riscv_vluxseg7ei32_v_i8m1_m
#define vluxseg8ei32_v_i8m1_tama __riscv_vluxseg8ei32_v_i8m1_m
#define vluxseg2ei32_v_i8m2_tama __riscv_vluxseg2ei32_v_i8m2_m
#define vluxseg3ei32_v_i8m2_tama __riscv_vluxseg3ei32_v_i8m2_m
#define vluxseg4ei32_v_i8m2_tama __riscv_vluxseg4ei32_v_i8m2_m
#define vluxseg2ei64_v_i8mf8_tama __riscv_vluxseg2ei64_v_i8mf8_m
#define vluxseg3ei64_v_i8mf8_tama __riscv_vluxseg3ei64_v_i8mf8_m
#define vluxseg4ei64_v_i8mf8_tama __riscv_vluxseg4ei64_v_i8mf8_m
#define vluxseg5ei64_v_i8mf8_tama __riscv_vluxseg5ei64_v_i8mf8_m
#define vluxseg6ei64_v_i8mf8_tama __riscv_vluxseg6ei64_v_i8mf8_m
#define vluxseg7ei64_v_i8mf8_tama __riscv_vluxseg7ei64_v_i8mf8_m
#define vluxseg8ei64_v_i8mf8_tama __riscv_vluxseg8ei64_v_i8mf8_m
#define vluxseg2ei64_v_i8mf4_tama __riscv_vluxseg2ei64_v_i8mf4_m
#define vluxseg3ei64_v_i8mf4_tama __riscv_vluxseg3ei64_v_i8mf4_m
#define vluxseg4ei64_v_i8mf4_tama __riscv_vluxseg4ei64_v_i8mf4_m
#define vluxseg5ei64_v_i8mf4_tama __riscv_vluxseg5ei64_v_i8mf4_m
#define vluxseg6ei64_v_i8mf4_tama __riscv_vluxseg6ei64_v_i8mf4_m
#define vluxseg7ei64_v_i8mf4_tama __riscv_vluxseg7ei64_v_i8mf4_m
#define vluxseg8ei64_v_i8mf4_tama __riscv_vluxseg8ei64_v_i8mf4_m
#define vluxseg2ei64_v_i8mf2_tama __riscv_vluxseg2ei64_v_i8mf2_m
#define vluxseg3ei64_v_i8mf2_tama __riscv_vluxseg3ei64_v_i8mf2_m
#define vluxseg4ei64_v_i8mf2_tama __riscv_vluxseg4ei64_v_i8mf2_m
#define vluxseg5ei64_v_i8mf2_tama __riscv_vluxseg5ei64_v_i8mf2_m
#define vluxseg6ei64_v_i8mf2_tama __riscv_vluxseg6ei64_v_i8mf2_m
#define vluxseg7ei64_v_i8mf2_tama __riscv_vluxseg7ei64_v_i8mf2_m
#define vluxseg8ei64_v_i8mf2_tama __riscv_vluxseg8ei64_v_i8mf2_m
#define vluxseg2ei64_v_i8m1_tama __riscv_vluxseg2ei64_v_i8m1_m
#define vluxseg3ei64_v_i8m1_tama __riscv_vluxseg3ei64_v_i8m1_m
#define vluxseg4ei64_v_i8m1_tama __riscv_vluxseg4ei64_v_i8m1_m
#define vluxseg5ei64_v_i8m1_tama __riscv_vluxseg5ei64_v_i8m1_m
#define vluxseg6ei64_v_i8m1_tama __riscv_vluxseg6ei64_v_i8m1_m
#define vluxseg7ei64_v_i8m1_tama __riscv_vluxseg7ei64_v_i8m1_m
#define vluxseg8ei64_v_i8m1_tama __riscv_vluxseg8ei64_v_i8m1_m
#define vluxseg2ei8_v_i16mf4_tama __riscv_vluxseg2ei8_v_i16mf4_m
#define vluxseg3ei8_v_i16mf4_tama __riscv_vluxseg3ei8_v_i16mf4_m
#define vluxseg4ei8_v_i16mf4_tama __riscv_vluxseg4ei8_v_i16mf4_m
#define vluxseg5ei8_v_i16mf4_tama __riscv_vluxseg5ei8_v_i16mf4_m
#define vluxseg6ei8_v_i16mf4_tama __riscv_vluxseg6ei8_v_i16mf4_m
#define vluxseg7ei8_v_i16mf4_tama __riscv_vluxseg7ei8_v_i16mf4_m
#define vluxseg8ei8_v_i16mf4_tama __riscv_vluxseg8ei8_v_i16mf4_m
#define vluxseg2ei8_v_i16mf2_tama __riscv_vluxseg2ei8_v_i16mf2_m
#define vluxseg3ei8_v_i16mf2_tama __riscv_vluxseg3ei8_v_i16mf2_m
#define vluxseg4ei8_v_i16mf2_tama __riscv_vluxseg4ei8_v_i16mf2_m
#define vluxseg5ei8_v_i16mf2_tama __riscv_vluxseg5ei8_v_i16mf2_m
#define vluxseg6ei8_v_i16mf2_tama __riscv_vluxseg6ei8_v_i16mf2_m
#define vluxseg7ei8_v_i16mf2_tama __riscv_vluxseg7ei8_v_i16mf2_m
#define vluxseg8ei8_v_i16mf2_tama __riscv_vluxseg8ei8_v_i16mf2_m
#define vluxseg2ei8_v_i16m1_tama __riscv_vluxseg2ei8_v_i16m1_m
#define vluxseg3ei8_v_i16m1_tama __riscv_vluxseg3ei8_v_i16m1_m
#define vluxseg4ei8_v_i16m1_tama __riscv_vluxseg4ei8_v_i16m1_m
#define vluxseg5ei8_v_i16m1_tama __riscv_vluxseg5ei8_v_i16m1_m
#define vluxseg6ei8_v_i16m1_tama __riscv_vluxseg6ei8_v_i16m1_m
#define vluxseg7ei8_v_i16m1_tama __riscv_vluxseg7ei8_v_i16m1_m
#define vluxseg8ei8_v_i16m1_tama __riscv_vluxseg8ei8_v_i16m1_m
#define vluxseg2ei8_v_i16m2_tama __riscv_vluxseg2ei8_v_i16m2_m
#define vluxseg3ei8_v_i16m2_tama __riscv_vluxseg3ei8_v_i16m2_m
#define vluxseg4ei8_v_i16m2_tama __riscv_vluxseg4ei8_v_i16m2_m
#define vluxseg2ei8_v_i16m4_tama __riscv_vluxseg2ei8_v_i16m4_m
#define vluxseg2ei16_v_i16mf4_tama __riscv_vluxseg2ei16_v_i16mf4_m
#define vluxseg3ei16_v_i16mf4_tama __riscv_vluxseg3ei16_v_i16mf4_m
#define vluxseg4ei16_v_i16mf4_tama __riscv_vluxseg4ei16_v_i16mf4_m
#define vluxseg5ei16_v_i16mf4_tama __riscv_vluxseg5ei16_v_i16mf4_m
#define vluxseg6ei16_v_i16mf4_tama __riscv_vluxseg6ei16_v_i16mf4_m
#define vluxseg7ei16_v_i16mf4_tama __riscv_vluxseg7ei16_v_i16mf4_m
#define vluxseg8ei16_v_i16mf4_tama __riscv_vluxseg8ei16_v_i16mf4_m
#define vluxseg2ei16_v_i16mf2_tama __riscv_vluxseg2ei16_v_i16mf2_m
#define vluxseg3ei16_v_i16mf2_tama __riscv_vluxseg3ei16_v_i16mf2_m
#define vluxseg4ei16_v_i16mf2_tama __riscv_vluxseg4ei16_v_i16mf2_m
#define vluxseg5ei16_v_i16mf2_tama __riscv_vluxseg5ei16_v_i16mf2_m
#define vluxseg6ei16_v_i16mf2_tama __riscv_vluxseg6ei16_v_i16mf2_m
#define vluxseg7ei16_v_i16mf2_tama __riscv_vluxseg7ei16_v_i16mf2_m
#define vluxseg8ei16_v_i16mf2_tama __riscv_vluxseg8ei16_v_i16mf2_m
#define vluxseg2ei16_v_i16m1_tama __riscv_vluxseg2ei16_v_i16m1_m
#define vluxseg3ei16_v_i16m1_tama __riscv_vluxseg3ei16_v_i16m1_m
#define vluxseg4ei16_v_i16m1_tama __riscv_vluxseg4ei16_v_i16m1_m
#define vluxseg5ei16_v_i16m1_tama __riscv_vluxseg5ei16_v_i16m1_m
#define vluxseg6ei16_v_i16m1_tama __riscv_vluxseg6ei16_v_i16m1_m
#define vluxseg7ei16_v_i16m1_tama __riscv_vluxseg7ei16_v_i16m1_m
#define vluxseg8ei16_v_i16m1_tama __riscv_vluxseg8ei16_v_i16m1_m
#define vluxseg2ei16_v_i16m2_tama __riscv_vluxseg2ei16_v_i16m2_m
#define vluxseg3ei16_v_i16m2_tama __riscv_vluxseg3ei16_v_i16m2_m
#define vluxseg4ei16_v_i16m2_tama __riscv_vluxseg4ei16_v_i16m2_m
#define vluxseg2ei16_v_i16m4_tama __riscv_vluxseg2ei16_v_i16m4_m
#define vluxseg2ei32_v_i16mf4_tama __riscv_vluxseg2ei32_v_i16mf4_m
#define vluxseg3ei32_v_i16mf4_tama __riscv_vluxseg3ei32_v_i16mf4_m
#define vluxseg4ei32_v_i16mf4_tama __riscv_vluxseg4ei32_v_i16mf4_m
#define vluxseg5ei32_v_i16mf4_tama __riscv_vluxseg5ei32_v_i16mf4_m
#define vluxseg6ei32_v_i16mf4_tama __riscv_vluxseg6ei32_v_i16mf4_m
#define vluxseg7ei32_v_i16mf4_tama __riscv_vluxseg7ei32_v_i16mf4_m
#define vluxseg8ei32_v_i16mf4_tama __riscv_vluxseg8ei32_v_i16mf4_m
#define vluxseg2ei32_v_i16mf2_tama __riscv_vluxseg2ei32_v_i16mf2_m
#define vluxseg3ei32_v_i16mf2_tama __riscv_vluxseg3ei32_v_i16mf2_m
#define vluxseg4ei32_v_i16mf2_tama __riscv_vluxseg4ei32_v_i16mf2_m
#define vluxseg5ei32_v_i16mf2_tama __riscv_vluxseg5ei32_v_i16mf2_m
#define vluxseg6ei32_v_i16mf2_tama __riscv_vluxseg6ei32_v_i16mf2_m
#define vluxseg7ei32_v_i16mf2_tama __riscv_vluxseg7ei32_v_i16mf2_m
#define vluxseg8ei32_v_i16mf2_tama __riscv_vluxseg8ei32_v_i16mf2_m
#define vluxseg2ei32_v_i16m1_tama __riscv_vluxseg2ei32_v_i16m1_m
#define vluxseg3ei32_v_i16m1_tama __riscv_vluxseg3ei32_v_i16m1_m
#define vluxseg4ei32_v_i16m1_tama __riscv_vluxseg4ei32_v_i16m1_m
#define vluxseg5ei32_v_i16m1_tama __riscv_vluxseg5ei32_v_i16m1_m
#define vluxseg6ei32_v_i16m1_tama __riscv_vluxseg6ei32_v_i16m1_m
#define vluxseg7ei32_v_i16m1_tama __riscv_vluxseg7ei32_v_i16m1_m
#define vluxseg8ei32_v_i16m1_tama __riscv_vluxseg8ei32_v_i16m1_m
#define vluxseg2ei32_v_i16m2_tama __riscv_vluxseg2ei32_v_i16m2_m
#define vluxseg3ei32_v_i16m2_tama __riscv_vluxseg3ei32_v_i16m2_m
#define vluxseg4ei32_v_i16m2_tama __riscv_vluxseg4ei32_v_i16m2_m
#define vluxseg2ei32_v_i16m4_tama __riscv_vluxseg2ei32_v_i16m4_m
#define vluxseg2ei64_v_i16mf4_tama __riscv_vluxseg2ei64_v_i16mf4_m
#define vluxseg3ei64_v_i16mf4_tama __riscv_vluxseg3ei64_v_i16mf4_m
#define vluxseg4ei64_v_i16mf4_tama __riscv_vluxseg4ei64_v_i16mf4_m
#define vluxseg5ei64_v_i16mf4_tama __riscv_vluxseg5ei64_v_i16mf4_m
#define vluxseg6ei64_v_i16mf4_tama __riscv_vluxseg6ei64_v_i16mf4_m
#define vluxseg7ei64_v_i16mf4_tama __riscv_vluxseg7ei64_v_i16mf4_m
#define vluxseg8ei64_v_i16mf4_tama __riscv_vluxseg8ei64_v_i16mf4_m
#define vluxseg2ei64_v_i16mf2_tama __riscv_vluxseg2ei64_v_i16mf2_m
#define vluxseg3ei64_v_i16mf2_tama __riscv_vluxseg3ei64_v_i16mf2_m
#define vluxseg4ei64_v_i16mf2_tama __riscv_vluxseg4ei64_v_i16mf2_m
#define vluxseg5ei64_v_i16mf2_tama __riscv_vluxseg5ei64_v_i16mf2_m
#define vluxseg6ei64_v_i16mf2_tama __riscv_vluxseg6ei64_v_i16mf2_m
#define vluxseg7ei64_v_i16mf2_tama __riscv_vluxseg7ei64_v_i16mf2_m
#define vluxseg8ei64_v_i16mf2_tama __riscv_vluxseg8ei64_v_i16mf2_m
#define vluxseg2ei64_v_i16m1_tama __riscv_vluxseg2ei64_v_i16m1_m
#define vluxseg3ei64_v_i16m1_tama __riscv_vluxseg3ei64_v_i16m1_m
#define vluxseg4ei64_v_i16m1_tama __riscv_vluxseg4ei64_v_i16m1_m
#define vluxseg5ei64_v_i16m1_tama __riscv_vluxseg5ei64_v_i16m1_m
#define vluxseg6ei64_v_i16m1_tama __riscv_vluxseg6ei64_v_i16m1_m
#define vluxseg7ei64_v_i16m1_tama __riscv_vluxseg7ei64_v_i16m1_m
#define vluxseg8ei64_v_i16m1_tama __riscv_vluxseg8ei64_v_i16m1_m
#define vluxseg2ei64_v_i16m2_tama __riscv_vluxseg2ei64_v_i16m2_m
#define vluxseg3ei64_v_i16m2_tama __riscv_vluxseg3ei64_v_i16m2_m
#define vluxseg4ei64_v_i16m2_tama __riscv_vluxseg4ei64_v_i16m2_m
#define vluxseg2ei8_v_i32mf2_tama __riscv_vluxseg2ei8_v_i32mf2_m
#define vluxseg3ei8_v_i32mf2_tama __riscv_vluxseg3ei8_v_i32mf2_m
#define vluxseg4ei8_v_i32mf2_tama __riscv_vluxseg4ei8_v_i32mf2_m
#define vluxseg5ei8_v_i32mf2_tama __riscv_vluxseg5ei8_v_i32mf2_m
#define vluxseg6ei8_v_i32mf2_tama __riscv_vluxseg6ei8_v_i32mf2_m
#define vluxseg7ei8_v_i32mf2_tama __riscv_vluxseg7ei8_v_i32mf2_m
#define vluxseg8ei8_v_i32mf2_tama __riscv_vluxseg8ei8_v_i32mf2_m
#define vluxseg2ei8_v_i32m1_tama __riscv_vluxseg2ei8_v_i32m1_m
#define vluxseg3ei8_v_i32m1_tama __riscv_vluxseg3ei8_v_i32m1_m
#define vluxseg4ei8_v_i32m1_tama __riscv_vluxseg4ei8_v_i32m1_m
#define vluxseg5ei8_v_i32m1_tama __riscv_vluxseg5ei8_v_i32m1_m
#define vluxseg6ei8_v_i32m1_tama __riscv_vluxseg6ei8_v_i32m1_m
#define vluxseg7ei8_v_i32m1_tama __riscv_vluxseg7ei8_v_i32m1_m
#define vluxseg8ei8_v_i32m1_tama __riscv_vluxseg8ei8_v_i32m1_m
#define vluxseg2ei8_v_i32m2_tama __riscv_vluxseg2ei8_v_i32m2_m
#define vluxseg3ei8_v_i32m2_tama __riscv_vluxseg3ei8_v_i32m2_m
#define vluxseg4ei8_v_i32m2_tama __riscv_vluxseg4ei8_v_i32m2_m
#define vluxseg2ei8_v_i32m4_tama __riscv_vluxseg2ei8_v_i32m4_m
#define vluxseg2ei16_v_i32mf2_tama __riscv_vluxseg2ei16_v_i32mf2_m
#define vluxseg3ei16_v_i32mf2_tama __riscv_vluxseg3ei16_v_i32mf2_m
#define vluxseg4ei16_v_i32mf2_tama __riscv_vluxseg4ei16_v_i32mf2_m
#define vluxseg5ei16_v_i32mf2_tama __riscv_vluxseg5ei16_v_i32mf2_m
#define vluxseg6ei16_v_i32mf2_tama __riscv_vluxseg6ei16_v_i32mf2_m
#define vluxseg7ei16_v_i32mf2_tama __riscv_vluxseg7ei16_v_i32mf2_m
#define vluxseg8ei16_v_i32mf2_tama __riscv_vluxseg8ei16_v_i32mf2_m
#define vluxseg2ei16_v_i32m1_tama __riscv_vluxseg2ei16_v_i32m1_m
#define vluxseg3ei16_v_i32m1_tama __riscv_vluxseg3ei16_v_i32m1_m
#define vluxseg4ei16_v_i32m1_tama __riscv_vluxseg4ei16_v_i32m1_m
#define vluxseg5ei16_v_i32m1_tama __riscv_vluxseg5ei16_v_i32m1_m
#define vluxseg6ei16_v_i32m1_tama __riscv_vluxseg6ei16_v_i32m1_m
#define vluxseg7ei16_v_i32m1_tama __riscv_vluxseg7ei16_v_i32m1_m
#define vluxseg8ei16_v_i32m1_tama __riscv_vluxseg8ei16_v_i32m1_m
#define vluxseg2ei16_v_i32m2_tama __riscv_vluxseg2ei16_v_i32m2_m
#define vluxseg3ei16_v_i32m2_tama __riscv_vluxseg3ei16_v_i32m2_m
#define vluxseg4ei16_v_i32m2_tama __riscv_vluxseg4ei16_v_i32m2_m
#define vluxseg2ei16_v_i32m4_tama __riscv_vluxseg2ei16_v_i32m4_m
#define vluxseg2ei32_v_i32mf2_tama __riscv_vluxseg2ei32_v_i32mf2_m
#define vluxseg3ei32_v_i32mf2_tama __riscv_vluxseg3ei32_v_i32mf2_m
#define vluxseg4ei32_v_i32mf2_tama __riscv_vluxseg4ei32_v_i32mf2_m
#define vluxseg5ei32_v_i32mf2_tama __riscv_vluxseg5ei32_v_i32mf2_m
#define vluxseg6ei32_v_i32mf2_tama __riscv_vluxseg6ei32_v_i32mf2_m
#define vluxseg7ei32_v_i32mf2_tama __riscv_vluxseg7ei32_v_i32mf2_m
#define vluxseg8ei32_v_i32mf2_tama __riscv_vluxseg8ei32_v_i32mf2_m
#define vluxseg2ei32_v_i32m1_tama __riscv_vluxseg2ei32_v_i32m1_m
#define vluxseg3ei32_v_i32m1_tama __riscv_vluxseg3ei32_v_i32m1_m
#define vluxseg4ei32_v_i32m1_tama __riscv_vluxseg4ei32_v_i32m1_m
#define vluxseg5ei32_v_i32m1_tama __riscv_vluxseg5ei32_v_i32m1_m
#define vluxseg6ei32_v_i32m1_tama __riscv_vluxseg6ei32_v_i32m1_m
#define vluxseg7ei32_v_i32m1_tama __riscv_vluxseg7ei32_v_i32m1_m
#define vluxseg8ei32_v_i32m1_tama __riscv_vluxseg8ei32_v_i32m1_m
#define vluxseg2ei32_v_i32m2_tama __riscv_vluxseg2ei32_v_i32m2_m
#define vluxseg3ei32_v_i32m2_tama __riscv_vluxseg3ei32_v_i32m2_m
#define vluxseg4ei32_v_i32m2_tama __riscv_vluxseg4ei32_v_i32m2_m
#define vluxseg2ei32_v_i32m4_tama __riscv_vluxseg2ei32_v_i32m4_m
#define vluxseg2ei64_v_i32mf2_tama __riscv_vluxseg2ei64_v_i32mf2_m
#define vluxseg3ei64_v_i32mf2_tama __riscv_vluxseg3ei64_v_i32mf2_m
#define vluxseg4ei64_v_i32mf2_tama __riscv_vluxseg4ei64_v_i32mf2_m
#define vluxseg5ei64_v_i32mf2_tama __riscv_vluxseg5ei64_v_i32mf2_m
#define vluxseg6ei64_v_i32mf2_tama __riscv_vluxseg6ei64_v_i32mf2_m
#define vluxseg7ei64_v_i32mf2_tama __riscv_vluxseg7ei64_v_i32mf2_m
#define vluxseg8ei64_v_i32mf2_tama __riscv_vluxseg8ei64_v_i32mf2_m
#define vluxseg2ei64_v_i32m1_tama __riscv_vluxseg2ei64_v_i32m1_m
#define vluxseg3ei64_v_i32m1_tama __riscv_vluxseg3ei64_v_i32m1_m
#define vluxseg4ei64_v_i32m1_tama __riscv_vluxseg4ei64_v_i32m1_m
#define vluxseg5ei64_v_i32m1_tama __riscv_vluxseg5ei64_v_i32m1_m
#define vluxseg6ei64_v_i32m1_tama __riscv_vluxseg6ei64_v_i32m1_m
#define vluxseg7ei64_v_i32m1_tama __riscv_vluxseg7ei64_v_i32m1_m
#define vluxseg8ei64_v_i32m1_tama __riscv_vluxseg8ei64_v_i32m1_m
#define vluxseg2ei64_v_i32m2_tama __riscv_vluxseg2ei64_v_i32m2_m
#define vluxseg3ei64_v_i32m2_tama __riscv_vluxseg3ei64_v_i32m2_m
#define vluxseg4ei64_v_i32m2_tama __riscv_vluxseg4ei64_v_i32m2_m
#define vluxseg2ei64_v_i32m4_tama __riscv_vluxseg2ei64_v_i32m4_m
#define vluxseg2ei8_v_i64m1_tama __riscv_vluxseg2ei8_v_i64m1_m
#define vluxseg3ei8_v_i64m1_tama __riscv_vluxseg3ei8_v_i64m1_m
#define vluxseg4ei8_v_i64m1_tama __riscv_vluxseg4ei8_v_i64m1_m
#define vluxseg5ei8_v_i64m1_tama __riscv_vluxseg5ei8_v_i64m1_m
#define vluxseg6ei8_v_i64m1_tama __riscv_vluxseg6ei8_v_i64m1_m
#define vluxseg7ei8_v_i64m1_tama __riscv_vluxseg7ei8_v_i64m1_m
#define vluxseg8ei8_v_i64m1_tama __riscv_vluxseg8ei8_v_i64m1_m
#define vluxseg2ei8_v_i64m2_tama __riscv_vluxseg2ei8_v_i64m2_m
#define vluxseg3ei8_v_i64m2_tama __riscv_vluxseg3ei8_v_i64m2_m
#define vluxseg4ei8_v_i64m2_tama __riscv_vluxseg4ei8_v_i64m2_m
#define vluxseg2ei8_v_i64m4_tama __riscv_vluxseg2ei8_v_i64m4_m
#define vluxseg2ei16_v_i64m1_tama __riscv_vluxseg2ei16_v_i64m1_m
#define vluxseg3ei16_v_i64m1_tama __riscv_vluxseg3ei16_v_i64m1_m
#define vluxseg4ei16_v_i64m1_tama __riscv_vluxseg4ei16_v_i64m1_m
#define vluxseg5ei16_v_i64m1_tama __riscv_vluxseg5ei16_v_i64m1_m
#define vluxseg6ei16_v_i64m1_tama __riscv_vluxseg6ei16_v_i64m1_m
#define vluxseg7ei16_v_i64m1_tama __riscv_vluxseg7ei16_v_i64m1_m
#define vluxseg8ei16_v_i64m1_tama __riscv_vluxseg8ei16_v_i64m1_m
#define vluxseg2ei16_v_i64m2_tama __riscv_vluxseg2ei16_v_i64m2_m
#define vluxseg3ei16_v_i64m2_tama __riscv_vluxseg3ei16_v_i64m2_m
#define vluxseg4ei16_v_i64m2_tama __riscv_vluxseg4ei16_v_i64m2_m
#define vluxseg2ei16_v_i64m4_tama __riscv_vluxseg2ei16_v_i64m4_m
#define vluxseg2ei32_v_i64m1_tama __riscv_vluxseg2ei32_v_i64m1_m
#define vluxseg3ei32_v_i64m1_tama __riscv_vluxseg3ei32_v_i64m1_m
#define vluxseg4ei32_v_i64m1_tama __riscv_vluxseg4ei32_v_i64m1_m
#define vluxseg5ei32_v_i64m1_tama __riscv_vluxseg5ei32_v_i64m1_m
#define vluxseg6ei32_v_i64m1_tama __riscv_vluxseg6ei32_v_i64m1_m
#define vluxseg7ei32_v_i64m1_tama __riscv_vluxseg7ei32_v_i64m1_m
#define vluxseg8ei32_v_i64m1_tama __riscv_vluxseg8ei32_v_i64m1_m
#define vluxseg2ei32_v_i64m2_tama __riscv_vluxseg2ei32_v_i64m2_m
#define vluxseg3ei32_v_i64m2_tama __riscv_vluxseg3ei32_v_i64m2_m
#define vluxseg4ei32_v_i64m2_tama __riscv_vluxseg4ei32_v_i64m2_m
#define vluxseg2ei32_v_i64m4_tama __riscv_vluxseg2ei32_v_i64m4_m
#define vluxseg2ei64_v_i64m1_tama __riscv_vluxseg2ei64_v_i64m1_m
#define vluxseg3ei64_v_i64m1_tama __riscv_vluxseg3ei64_v_i64m1_m
#define vluxseg4ei64_v_i64m1_tama __riscv_vluxseg4ei64_v_i64m1_m
#define vluxseg5ei64_v_i64m1_tama __riscv_vluxseg5ei64_v_i64m1_m
#define vluxseg6ei64_v_i64m1_tama __riscv_vluxseg6ei64_v_i64m1_m
#define vluxseg7ei64_v_i64m1_tama __riscv_vluxseg7ei64_v_i64m1_m
#define vluxseg8ei64_v_i64m1_tama __riscv_vluxseg8ei64_v_i64m1_m
#define vluxseg2ei64_v_i64m2_tama __riscv_vluxseg2ei64_v_i64m2_m
#define vluxseg3ei64_v_i64m2_tama __riscv_vluxseg3ei64_v_i64m2_m
#define vluxseg4ei64_v_i64m2_tama __riscv_vluxseg4ei64_v_i64m2_m
#define vluxseg2ei64_v_i64m4_tama __riscv_vluxseg2ei64_v_i64m4_m
#define vloxseg2ei8_v_u8mf8_tama __riscv_vloxseg2ei8_v_u8mf8_m
#define vloxseg3ei8_v_u8mf8_tama __riscv_vloxseg3ei8_v_u8mf8_m
#define vloxseg4ei8_v_u8mf8_tama __riscv_vloxseg4ei8_v_u8mf8_m
#define vloxseg5ei8_v_u8mf8_tama __riscv_vloxseg5ei8_v_u8mf8_m
#define vloxseg6ei8_v_u8mf8_tama __riscv_vloxseg6ei8_v_u8mf8_m
#define vloxseg7ei8_v_u8mf8_tama __riscv_vloxseg7ei8_v_u8mf8_m
#define vloxseg8ei8_v_u8mf8_tama __riscv_vloxseg8ei8_v_u8mf8_m
#define vloxseg2ei8_v_u8mf4_tama __riscv_vloxseg2ei8_v_u8mf4_m
#define vloxseg3ei8_v_u8mf4_tama __riscv_vloxseg3ei8_v_u8mf4_m
#define vloxseg4ei8_v_u8mf4_tama __riscv_vloxseg4ei8_v_u8mf4_m
#define vloxseg5ei8_v_u8mf4_tama __riscv_vloxseg5ei8_v_u8mf4_m
#define vloxseg6ei8_v_u8mf4_tama __riscv_vloxseg6ei8_v_u8mf4_m
#define vloxseg7ei8_v_u8mf4_tama __riscv_vloxseg7ei8_v_u8mf4_m
#define vloxseg8ei8_v_u8mf4_tama __riscv_vloxseg8ei8_v_u8mf4_m
#define vloxseg2ei8_v_u8mf2_tama __riscv_vloxseg2ei8_v_u8mf2_m
#define vloxseg3ei8_v_u8mf2_tama __riscv_vloxseg3ei8_v_u8mf2_m
#define vloxseg4ei8_v_u8mf2_tama __riscv_vloxseg4ei8_v_u8mf2_m
#define vloxseg5ei8_v_u8mf2_tama __riscv_vloxseg5ei8_v_u8mf2_m
#define vloxseg6ei8_v_u8mf2_tama __riscv_vloxseg6ei8_v_u8mf2_m
#define vloxseg7ei8_v_u8mf2_tama __riscv_vloxseg7ei8_v_u8mf2_m
#define vloxseg8ei8_v_u8mf2_tama __riscv_vloxseg8ei8_v_u8mf2_m
#define vloxseg2ei8_v_u8m1_tama __riscv_vloxseg2ei8_v_u8m1_m
#define vloxseg3ei8_v_u8m1_tama __riscv_vloxseg3ei8_v_u8m1_m
#define vloxseg4ei8_v_u8m1_tama __riscv_vloxseg4ei8_v_u8m1_m
#define vloxseg5ei8_v_u8m1_tama __riscv_vloxseg5ei8_v_u8m1_m
#define vloxseg6ei8_v_u8m1_tama __riscv_vloxseg6ei8_v_u8m1_m
#define vloxseg7ei8_v_u8m1_tama __riscv_vloxseg7ei8_v_u8m1_m
#define vloxseg8ei8_v_u8m1_tama __riscv_vloxseg8ei8_v_u8m1_m
#define vloxseg2ei8_v_u8m2_tama __riscv_vloxseg2ei8_v_u8m2_m
#define vloxseg3ei8_v_u8m2_tama __riscv_vloxseg3ei8_v_u8m2_m
#define vloxseg4ei8_v_u8m2_tama __riscv_vloxseg4ei8_v_u8m2_m
#define vloxseg2ei8_v_u8m4_tama __riscv_vloxseg2ei8_v_u8m4_m
#define vloxseg2ei16_v_u8mf8_tama __riscv_vloxseg2ei16_v_u8mf8_m
#define vloxseg3ei16_v_u8mf8_tama __riscv_vloxseg3ei16_v_u8mf8_m
#define vloxseg4ei16_v_u8mf8_tama __riscv_vloxseg4ei16_v_u8mf8_m
#define vloxseg5ei16_v_u8mf8_tama __riscv_vloxseg5ei16_v_u8mf8_m
#define vloxseg6ei16_v_u8mf8_tama __riscv_vloxseg6ei16_v_u8mf8_m
#define vloxseg7ei16_v_u8mf8_tama __riscv_vloxseg7ei16_v_u8mf8_m
#define vloxseg8ei16_v_u8mf8_tama __riscv_vloxseg8ei16_v_u8mf8_m
#define vloxseg2ei16_v_u8mf4_tama __riscv_vloxseg2ei16_v_u8mf4_m
#define vloxseg3ei16_v_u8mf4_tama __riscv_vloxseg3ei16_v_u8mf4_m
#define vloxseg4ei16_v_u8mf4_tama __riscv_vloxseg4ei16_v_u8mf4_m
#define vloxseg5ei16_v_u8mf4_tama __riscv_vloxseg5ei16_v_u8mf4_m
#define vloxseg6ei16_v_u8mf4_tama __riscv_vloxseg6ei16_v_u8mf4_m
#define vloxseg7ei16_v_u8mf4_tama __riscv_vloxseg7ei16_v_u8mf4_m
#define vloxseg8ei16_v_u8mf4_tama __riscv_vloxseg8ei16_v_u8mf4_m
#define vloxseg2ei16_v_u8mf2_tama __riscv_vloxseg2ei16_v_u8mf2_m
#define vloxseg3ei16_v_u8mf2_tama __riscv_vloxseg3ei16_v_u8mf2_m
#define vloxseg4ei16_v_u8mf2_tama __riscv_vloxseg4ei16_v_u8mf2_m
#define vloxseg5ei16_v_u8mf2_tama __riscv_vloxseg5ei16_v_u8mf2_m
#define vloxseg6ei16_v_u8mf2_tama __riscv_vloxseg6ei16_v_u8mf2_m
#define vloxseg7ei16_v_u8mf2_tama __riscv_vloxseg7ei16_v_u8mf2_m
#define vloxseg8ei16_v_u8mf2_tama __riscv_vloxseg8ei16_v_u8mf2_m
#define vloxseg2ei16_v_u8m1_tama __riscv_vloxseg2ei16_v_u8m1_m
#define vloxseg3ei16_v_u8m1_tama __riscv_vloxseg3ei16_v_u8m1_m
#define vloxseg4ei16_v_u8m1_tama __riscv_vloxseg4ei16_v_u8m1_m
#define vloxseg5ei16_v_u8m1_tama __riscv_vloxseg5ei16_v_u8m1_m
#define vloxseg6ei16_v_u8m1_tama __riscv_vloxseg6ei16_v_u8m1_m
#define vloxseg7ei16_v_u8m1_tama __riscv_vloxseg7ei16_v_u8m1_m
#define vloxseg8ei16_v_u8m1_tama __riscv_vloxseg8ei16_v_u8m1_m
#define vloxseg2ei16_v_u8m2_tama __riscv_vloxseg2ei16_v_u8m2_m
#define vloxseg3ei16_v_u8m2_tama __riscv_vloxseg3ei16_v_u8m2_m
#define vloxseg4ei16_v_u8m2_tama __riscv_vloxseg4ei16_v_u8m2_m
#define vloxseg2ei16_v_u8m4_tama __riscv_vloxseg2ei16_v_u8m4_m
#define vloxseg2ei32_v_u8mf8_tama __riscv_vloxseg2ei32_v_u8mf8_m
#define vloxseg3ei32_v_u8mf8_tama __riscv_vloxseg3ei32_v_u8mf8_m
#define vloxseg4ei32_v_u8mf8_tama __riscv_vloxseg4ei32_v_u8mf8_m
#define vloxseg5ei32_v_u8mf8_tama __riscv_vloxseg5ei32_v_u8mf8_m
#define vloxseg6ei32_v_u8mf8_tama __riscv_vloxseg6ei32_v_u8mf8_m
#define vloxseg7ei32_v_u8mf8_tama __riscv_vloxseg7ei32_v_u8mf8_m
#define vloxseg8ei32_v_u8mf8_tama __riscv_vloxseg8ei32_v_u8mf8_m
#define vloxseg2ei32_v_u8mf4_tama __riscv_vloxseg2ei32_v_u8mf4_m
#define vloxseg3ei32_v_u8mf4_tama __riscv_vloxseg3ei32_v_u8mf4_m
#define vloxseg4ei32_v_u8mf4_tama __riscv_vloxseg4ei32_v_u8mf4_m
#define vloxseg5ei32_v_u8mf4_tama __riscv_vloxseg5ei32_v_u8mf4_m
#define vloxseg6ei32_v_u8mf4_tama __riscv_vloxseg6ei32_v_u8mf4_m
#define vloxseg7ei32_v_u8mf4_tama __riscv_vloxseg7ei32_v_u8mf4_m
#define vloxseg8ei32_v_u8mf4_tama __riscv_vloxseg8ei32_v_u8mf4_m
#define vloxseg2ei32_v_u8mf2_tama __riscv_vloxseg2ei32_v_u8mf2_m
#define vloxseg3ei32_v_u8mf2_tama __riscv_vloxseg3ei32_v_u8mf2_m
#define vloxseg4ei32_v_u8mf2_tama __riscv_vloxseg4ei32_v_u8mf2_m
#define vloxseg5ei32_v_u8mf2_tama __riscv_vloxseg5ei32_v_u8mf2_m
#define vloxseg6ei32_v_u8mf2_tama __riscv_vloxseg6ei32_v_u8mf2_m
#define vloxseg7ei32_v_u8mf2_tama __riscv_vloxseg7ei32_v_u8mf2_m
#define vloxseg8ei32_v_u8mf2_tama __riscv_vloxseg8ei32_v_u8mf2_m
#define vloxseg2ei32_v_u8m1_tama __riscv_vloxseg2ei32_v_u8m1_m
#define vloxseg3ei32_v_u8m1_tama __riscv_vloxseg3ei32_v_u8m1_m
#define vloxseg4ei32_v_u8m1_tama __riscv_vloxseg4ei32_v_u8m1_m
#define vloxseg5ei32_v_u8m1_tama __riscv_vloxseg5ei32_v_u8m1_m
#define vloxseg6ei32_v_u8m1_tama __riscv_vloxseg6ei32_v_u8m1_m
#define vloxseg7ei32_v_u8m1_tama __riscv_vloxseg7ei32_v_u8m1_m
#define vloxseg8ei32_v_u8m1_tama __riscv_vloxseg8ei32_v_u8m1_m
#define vloxseg2ei32_v_u8m2_tama __riscv_vloxseg2ei32_v_u8m2_m
#define vloxseg3ei32_v_u8m2_tama __riscv_vloxseg3ei32_v_u8m2_m
#define vloxseg4ei32_v_u8m2_tama __riscv_vloxseg4ei32_v_u8m2_m
#define vloxseg2ei64_v_u8mf8_tama __riscv_vloxseg2ei64_v_u8mf8_m
#define vloxseg3ei64_v_u8mf8_tama __riscv_vloxseg3ei64_v_u8mf8_m
#define vloxseg4ei64_v_u8mf8_tama __riscv_vloxseg4ei64_v_u8mf8_m
#define vloxseg5ei64_v_u8mf8_tama __riscv_vloxseg5ei64_v_u8mf8_m
#define vloxseg6ei64_v_u8mf8_tama __riscv_vloxseg6ei64_v_u8mf8_m
#define vloxseg7ei64_v_u8mf8_tama __riscv_vloxseg7ei64_v_u8mf8_m
#define vloxseg8ei64_v_u8mf8_tama __riscv_vloxseg8ei64_v_u8mf8_m
#define vloxseg2ei64_v_u8mf4_tama __riscv_vloxseg2ei64_v_u8mf4_m
#define vloxseg3ei64_v_u8mf4_tama __riscv_vloxseg3ei64_v_u8mf4_m
#define vloxseg4ei64_v_u8mf4_tama __riscv_vloxseg4ei64_v_u8mf4_m
#define vloxseg5ei64_v_u8mf4_tama __riscv_vloxseg5ei64_v_u8mf4_m
#define vloxseg6ei64_v_u8mf4_tama __riscv_vloxseg6ei64_v_u8mf4_m
#define vloxseg7ei64_v_u8mf4_tama __riscv_vloxseg7ei64_v_u8mf4_m
#define vloxseg8ei64_v_u8mf4_tama __riscv_vloxseg8ei64_v_u8mf4_m
#define vloxseg2ei64_v_u8mf2_tama __riscv_vloxseg2ei64_v_u8mf2_m
#define vloxseg3ei64_v_u8mf2_tama __riscv_vloxseg3ei64_v_u8mf2_m
#define vloxseg4ei64_v_u8mf2_tama __riscv_vloxseg4ei64_v_u8mf2_m
#define vloxseg5ei64_v_u8mf2_tama __riscv_vloxseg5ei64_v_u8mf2_m
#define vloxseg6ei64_v_u8mf2_tama __riscv_vloxseg6ei64_v_u8mf2_m
#define vloxseg7ei64_v_u8mf2_tama __riscv_vloxseg7ei64_v_u8mf2_m
#define vloxseg8ei64_v_u8mf2_tama __riscv_vloxseg8ei64_v_u8mf2_m
#define vloxseg2ei64_v_u8m1_tama __riscv_vloxseg2ei64_v_u8m1_m
#define vloxseg3ei64_v_u8m1_tama __riscv_vloxseg3ei64_v_u8m1_m
#define vloxseg4ei64_v_u8m1_tama __riscv_vloxseg4ei64_v_u8m1_m
#define vloxseg5ei64_v_u8m1_tama __riscv_vloxseg5ei64_v_u8m1_m
#define vloxseg6ei64_v_u8m1_tama __riscv_vloxseg6ei64_v_u8m1_m
#define vloxseg7ei64_v_u8m1_tama __riscv_vloxseg7ei64_v_u8m1_m
#define vloxseg8ei64_v_u8m1_tama __riscv_vloxseg8ei64_v_u8m1_m
#define vloxseg2ei8_v_u16mf4_tama __riscv_vloxseg2ei8_v_u16mf4_m
#define vloxseg3ei8_v_u16mf4_tama __riscv_vloxseg3ei8_v_u16mf4_m
#define vloxseg4ei8_v_u16mf4_tama __riscv_vloxseg4ei8_v_u16mf4_m
#define vloxseg5ei8_v_u16mf4_tama __riscv_vloxseg5ei8_v_u16mf4_m
#define vloxseg6ei8_v_u16mf4_tama __riscv_vloxseg6ei8_v_u16mf4_m
#define vloxseg7ei8_v_u16mf4_tama __riscv_vloxseg7ei8_v_u16mf4_m
#define vloxseg8ei8_v_u16mf4_tama __riscv_vloxseg8ei8_v_u16mf4_m
#define vloxseg2ei8_v_u16mf2_tama __riscv_vloxseg2ei8_v_u16mf2_m
#define vloxseg3ei8_v_u16mf2_tama __riscv_vloxseg3ei8_v_u16mf2_m
#define vloxseg4ei8_v_u16mf2_tama __riscv_vloxseg4ei8_v_u16mf2_m
#define vloxseg5ei8_v_u16mf2_tama __riscv_vloxseg5ei8_v_u16mf2_m
#define vloxseg6ei8_v_u16mf2_tama __riscv_vloxseg6ei8_v_u16mf2_m
#define vloxseg7ei8_v_u16mf2_tama __riscv_vloxseg7ei8_v_u16mf2_m
#define vloxseg8ei8_v_u16mf2_tama __riscv_vloxseg8ei8_v_u16mf2_m
#define vloxseg2ei8_v_u16m1_tama __riscv_vloxseg2ei8_v_u16m1_m
#define vloxseg3ei8_v_u16m1_tama __riscv_vloxseg3ei8_v_u16m1_m
#define vloxseg4ei8_v_u16m1_tama __riscv_vloxseg4ei8_v_u16m1_m
#define vloxseg5ei8_v_u16m1_tama __riscv_vloxseg5ei8_v_u16m1_m
#define vloxseg6ei8_v_u16m1_tama __riscv_vloxseg6ei8_v_u16m1_m
#define vloxseg7ei8_v_u16m1_tama __riscv_vloxseg7ei8_v_u16m1_m
#define vloxseg8ei8_v_u16m1_tama __riscv_vloxseg8ei8_v_u16m1_m
#define vloxseg2ei8_v_u16m2_tama __riscv_vloxseg2ei8_v_u16m2_m
#define vloxseg3ei8_v_u16m2_tama __riscv_vloxseg3ei8_v_u16m2_m
#define vloxseg4ei8_v_u16m2_tama __riscv_vloxseg4ei8_v_u16m2_m
#define vloxseg2ei8_v_u16m4_tama __riscv_vloxseg2ei8_v_u16m4_m
#define vloxseg2ei16_v_u16mf4_tama __riscv_vloxseg2ei16_v_u16mf4_m
#define vloxseg3ei16_v_u16mf4_tama __riscv_vloxseg3ei16_v_u16mf4_m
#define vloxseg4ei16_v_u16mf4_tama __riscv_vloxseg4ei16_v_u16mf4_m
#define vloxseg5ei16_v_u16mf4_tama __riscv_vloxseg5ei16_v_u16mf4_m
#define vloxseg6ei16_v_u16mf4_tama __riscv_vloxseg6ei16_v_u16mf4_m
#define vloxseg7ei16_v_u16mf4_tama __riscv_vloxseg7ei16_v_u16mf4_m
#define vloxseg8ei16_v_u16mf4_tama __riscv_vloxseg8ei16_v_u16mf4_m
#define vloxseg2ei16_v_u16mf2_tama __riscv_vloxseg2ei16_v_u16mf2_m
#define vloxseg3ei16_v_u16mf2_tama __riscv_vloxseg3ei16_v_u16mf2_m
#define vloxseg4ei16_v_u16mf2_tama __riscv_vloxseg4ei16_v_u16mf2_m
#define vloxseg5ei16_v_u16mf2_tama __riscv_vloxseg5ei16_v_u16mf2_m
#define vloxseg6ei16_v_u16mf2_tama __riscv_vloxseg6ei16_v_u16mf2_m
#define vloxseg7ei16_v_u16mf2_tama __riscv_vloxseg7ei16_v_u16mf2_m
#define vloxseg8ei16_v_u16mf2_tama __riscv_vloxseg8ei16_v_u16mf2_m
#define vloxseg2ei16_v_u16m1_tama __riscv_vloxseg2ei16_v_u16m1_m
#define vloxseg3ei16_v_u16m1_tama __riscv_vloxseg3ei16_v_u16m1_m
#define vloxseg4ei16_v_u16m1_tama __riscv_vloxseg4ei16_v_u16m1_m
#define vloxseg5ei16_v_u16m1_tama __riscv_vloxseg5ei16_v_u16m1_m
#define vloxseg6ei16_v_u16m1_tama __riscv_vloxseg6ei16_v_u16m1_m
#define vloxseg7ei16_v_u16m1_tama __riscv_vloxseg7ei16_v_u16m1_m
#define vloxseg8ei16_v_u16m1_tama __riscv_vloxseg8ei16_v_u16m1_m
#define vloxseg2ei16_v_u16m2_tama __riscv_vloxseg2ei16_v_u16m2_m
#define vloxseg3ei16_v_u16m2_tama __riscv_vloxseg3ei16_v_u16m2_m
#define vloxseg4ei16_v_u16m2_tama __riscv_vloxseg4ei16_v_u16m2_m
#define vloxseg2ei16_v_u16m4_tama __riscv_vloxseg2ei16_v_u16m4_m
#define vloxseg2ei32_v_u16mf4_tama __riscv_vloxseg2ei32_v_u16mf4_m
#define vloxseg3ei32_v_u16mf4_tama __riscv_vloxseg3ei32_v_u16mf4_m
#define vloxseg4ei32_v_u16mf4_tama __riscv_vloxseg4ei32_v_u16mf4_m
#define vloxseg5ei32_v_u16mf4_tama __riscv_vloxseg5ei32_v_u16mf4_m
#define vloxseg6ei32_v_u16mf4_tama __riscv_vloxseg6ei32_v_u16mf4_m
#define vloxseg7ei32_v_u16mf4_tama __riscv_vloxseg7ei32_v_u16mf4_m
#define vloxseg8ei32_v_u16mf4_tama __riscv_vloxseg8ei32_v_u16mf4_m
#define vloxseg2ei32_v_u16mf2_tama __riscv_vloxseg2ei32_v_u16mf2_m
#define vloxseg3ei32_v_u16mf2_tama __riscv_vloxseg3ei32_v_u16mf2_m
#define vloxseg4ei32_v_u16mf2_tama __riscv_vloxseg4ei32_v_u16mf2_m
#define vloxseg5ei32_v_u16mf2_tama __riscv_vloxseg5ei32_v_u16mf2_m
#define vloxseg6ei32_v_u16mf2_tama __riscv_vloxseg6ei32_v_u16mf2_m
#define vloxseg7ei32_v_u16mf2_tama __riscv_vloxseg7ei32_v_u16mf2_m
#define vloxseg8ei32_v_u16mf2_tama __riscv_vloxseg8ei32_v_u16mf2_m
#define vloxseg2ei32_v_u16m1_tama __riscv_vloxseg2ei32_v_u16m1_m
#define vloxseg3ei32_v_u16m1_tama __riscv_vloxseg3ei32_v_u16m1_m
#define vloxseg4ei32_v_u16m1_tama __riscv_vloxseg4ei32_v_u16m1_m
#define vloxseg5ei32_v_u16m1_tama __riscv_vloxseg5ei32_v_u16m1_m
#define vloxseg6ei32_v_u16m1_tama __riscv_vloxseg6ei32_v_u16m1_m
#define vloxseg7ei32_v_u16m1_tama __riscv_vloxseg7ei32_v_u16m1_m
#define vloxseg8ei32_v_u16m1_tama __riscv_vloxseg8ei32_v_u16m1_m
#define vloxseg2ei32_v_u16m2_tama __riscv_vloxseg2ei32_v_u16m2_m
#define vloxseg3ei32_v_u16m2_tama __riscv_vloxseg3ei32_v_u16m2_m
#define vloxseg4ei32_v_u16m2_tama __riscv_vloxseg4ei32_v_u16m2_m
#define vloxseg2ei32_v_u16m4_tama __riscv_vloxseg2ei32_v_u16m4_m
#define vloxseg2ei64_v_u16mf4_tama __riscv_vloxseg2ei64_v_u16mf4_m
#define vloxseg3ei64_v_u16mf4_tama __riscv_vloxseg3ei64_v_u16mf4_m
#define vloxseg4ei64_v_u16mf4_tama __riscv_vloxseg4ei64_v_u16mf4_m
#define vloxseg5ei64_v_u16mf4_tama __riscv_vloxseg5ei64_v_u16mf4_m
#define vloxseg6ei64_v_u16mf4_tama __riscv_vloxseg6ei64_v_u16mf4_m
#define vloxseg7ei64_v_u16mf4_tama __riscv_vloxseg7ei64_v_u16mf4_m
#define vloxseg8ei64_v_u16mf4_tama __riscv_vloxseg8ei64_v_u16mf4_m
#define vloxseg2ei64_v_u16mf2_tama __riscv_vloxseg2ei64_v_u16mf2_m
#define vloxseg3ei64_v_u16mf2_tama __riscv_vloxseg3ei64_v_u16mf2_m
#define vloxseg4ei64_v_u16mf2_tama __riscv_vloxseg4ei64_v_u16mf2_m
#define vloxseg5ei64_v_u16mf2_tama __riscv_vloxseg5ei64_v_u16mf2_m
#define vloxseg6ei64_v_u16mf2_tama __riscv_vloxseg6ei64_v_u16mf2_m
#define vloxseg7ei64_v_u16mf2_tama __riscv_vloxseg7ei64_v_u16mf2_m
#define vloxseg8ei64_v_u16mf2_tama __riscv_vloxseg8ei64_v_u16mf2_m
#define vloxseg2ei64_v_u16m1_tama __riscv_vloxseg2ei64_v_u16m1_m
#define vloxseg3ei64_v_u16m1_tama __riscv_vloxseg3ei64_v_u16m1_m
#define vloxseg4ei64_v_u16m1_tama __riscv_vloxseg4ei64_v_u16m1_m
#define vloxseg5ei64_v_u16m1_tama __riscv_vloxseg5ei64_v_u16m1_m
#define vloxseg6ei64_v_u16m1_tama __riscv_vloxseg6ei64_v_u16m1_m
#define vloxseg7ei64_v_u16m1_tama __riscv_vloxseg7ei64_v_u16m1_m
#define vloxseg8ei64_v_u16m1_tama __riscv_vloxseg8ei64_v_u16m1_m
#define vloxseg2ei64_v_u16m2_tama __riscv_vloxseg2ei64_v_u16m2_m
#define vloxseg3ei64_v_u16m2_tama __riscv_vloxseg3ei64_v_u16m2_m
#define vloxseg4ei64_v_u16m2_tama __riscv_vloxseg4ei64_v_u16m2_m
#define vloxseg2ei8_v_u32mf2_tama __riscv_vloxseg2ei8_v_u32mf2_m
#define vloxseg3ei8_v_u32mf2_tama __riscv_vloxseg3ei8_v_u32mf2_m
#define vloxseg4ei8_v_u32mf2_tama __riscv_vloxseg4ei8_v_u32mf2_m
#define vloxseg5ei8_v_u32mf2_tama __riscv_vloxseg5ei8_v_u32mf2_m
#define vloxseg6ei8_v_u32mf2_tama __riscv_vloxseg6ei8_v_u32mf2_m
#define vloxseg7ei8_v_u32mf2_tama __riscv_vloxseg7ei8_v_u32mf2_m
#define vloxseg8ei8_v_u32mf2_tama __riscv_vloxseg8ei8_v_u32mf2_m
#define vloxseg2ei8_v_u32m1_tama __riscv_vloxseg2ei8_v_u32m1_m
#define vloxseg3ei8_v_u32m1_tama __riscv_vloxseg3ei8_v_u32m1_m
#define vloxseg4ei8_v_u32m1_tama __riscv_vloxseg4ei8_v_u32m1_m
#define vloxseg5ei8_v_u32m1_tama __riscv_vloxseg5ei8_v_u32m1_m
#define vloxseg6ei8_v_u32m1_tama __riscv_vloxseg6ei8_v_u32m1_m
#define vloxseg7ei8_v_u32m1_tama __riscv_vloxseg7ei8_v_u32m1_m
#define vloxseg8ei8_v_u32m1_tama __riscv_vloxseg8ei8_v_u32m1_m
#define vloxseg2ei8_v_u32m2_tama __riscv_vloxseg2ei8_v_u32m2_m
#define vloxseg3ei8_v_u32m2_tama __riscv_vloxseg3ei8_v_u32m2_m
#define vloxseg4ei8_v_u32m2_tama __riscv_vloxseg4ei8_v_u32m2_m
#define vloxseg2ei8_v_u32m4_tama __riscv_vloxseg2ei8_v_u32m4_m
#define vloxseg2ei16_v_u32mf2_tama __riscv_vloxseg2ei16_v_u32mf2_m
#define vloxseg3ei16_v_u32mf2_tama __riscv_vloxseg3ei16_v_u32mf2_m
#define vloxseg4ei16_v_u32mf2_tama __riscv_vloxseg4ei16_v_u32mf2_m
#define vloxseg5ei16_v_u32mf2_tama __riscv_vloxseg5ei16_v_u32mf2_m
#define vloxseg6ei16_v_u32mf2_tama __riscv_vloxseg6ei16_v_u32mf2_m
#define vloxseg7ei16_v_u32mf2_tama __riscv_vloxseg7ei16_v_u32mf2_m
#define vloxseg8ei16_v_u32mf2_tama __riscv_vloxseg8ei16_v_u32mf2_m
#define vloxseg2ei16_v_u32m1_tama __riscv_vloxseg2ei16_v_u32m1_m
#define vloxseg3ei16_v_u32m1_tama __riscv_vloxseg3ei16_v_u32m1_m
#define vloxseg4ei16_v_u32m1_tama __riscv_vloxseg4ei16_v_u32m1_m
#define vloxseg5ei16_v_u32m1_tama __riscv_vloxseg5ei16_v_u32m1_m
#define vloxseg6ei16_v_u32m1_tama __riscv_vloxseg6ei16_v_u32m1_m
#define vloxseg7ei16_v_u32m1_tama __riscv_vloxseg7ei16_v_u32m1_m
#define vloxseg8ei16_v_u32m1_tama __riscv_vloxseg8ei16_v_u32m1_m
#define vloxseg2ei16_v_u32m2_tama __riscv_vloxseg2ei16_v_u32m2_m
#define vloxseg3ei16_v_u32m2_tama __riscv_vloxseg3ei16_v_u32m2_m
#define vloxseg4ei16_v_u32m2_tama __riscv_vloxseg4ei16_v_u32m2_m
#define vloxseg2ei16_v_u32m4_tama __riscv_vloxseg2ei16_v_u32m4_m
#define vloxseg2ei32_v_u32mf2_tama __riscv_vloxseg2ei32_v_u32mf2_m
#define vloxseg3ei32_v_u32mf2_tama __riscv_vloxseg3ei32_v_u32mf2_m
#define vloxseg4ei32_v_u32mf2_tama __riscv_vloxseg4ei32_v_u32mf2_m
#define vloxseg5ei32_v_u32mf2_tama __riscv_vloxseg5ei32_v_u32mf2_m
#define vloxseg6ei32_v_u32mf2_tama __riscv_vloxseg6ei32_v_u32mf2_m
#define vloxseg7ei32_v_u32mf2_tama __riscv_vloxseg7ei32_v_u32mf2_m
#define vloxseg8ei32_v_u32mf2_tama __riscv_vloxseg8ei32_v_u32mf2_m
#define vloxseg2ei32_v_u32m1_tama __riscv_vloxseg2ei32_v_u32m1_m
#define vloxseg3ei32_v_u32m1_tama __riscv_vloxseg3ei32_v_u32m1_m
#define vloxseg4ei32_v_u32m1_tama __riscv_vloxseg4ei32_v_u32m1_m
#define vloxseg5ei32_v_u32m1_tama __riscv_vloxseg5ei32_v_u32m1_m
#define vloxseg6ei32_v_u32m1_tama __riscv_vloxseg6ei32_v_u32m1_m
#define vloxseg7ei32_v_u32m1_tama __riscv_vloxseg7ei32_v_u32m1_m
#define vloxseg8ei32_v_u32m1_tama __riscv_vloxseg8ei32_v_u32m1_m
#define vloxseg2ei32_v_u32m2_tama __riscv_vloxseg2ei32_v_u32m2_m
#define vloxseg3ei32_v_u32m2_tama __riscv_vloxseg3ei32_v_u32m2_m
#define vloxseg4ei32_v_u32m2_tama __riscv_vloxseg4ei32_v_u32m2_m
#define vloxseg2ei32_v_u32m4_tama __riscv_vloxseg2ei32_v_u32m4_m
#define vloxseg2ei64_v_u32mf2_tama __riscv_vloxseg2ei64_v_u32mf2_m
#define vloxseg3ei64_v_u32mf2_tama __riscv_vloxseg3ei64_v_u32mf2_m
#define vloxseg4ei64_v_u32mf2_tama __riscv_vloxseg4ei64_v_u32mf2_m
#define vloxseg5ei64_v_u32mf2_tama __riscv_vloxseg5ei64_v_u32mf2_m
#define vloxseg6ei64_v_u32mf2_tama __riscv_vloxseg6ei64_v_u32mf2_m
#define vloxseg7ei64_v_u32mf2_tama __riscv_vloxseg7ei64_v_u32mf2_m
#define vloxseg8ei64_v_u32mf2_tama __riscv_vloxseg8ei64_v_u32mf2_m
#define vloxseg2ei64_v_u32m1_tama __riscv_vloxseg2ei64_v_u32m1_m
#define vloxseg3ei64_v_u32m1_tama __riscv_vloxseg3ei64_v_u32m1_m
#define vloxseg4ei64_v_u32m1_tama __riscv_vloxseg4ei64_v_u32m1_m
#define vloxseg5ei64_v_u32m1_tama __riscv_vloxseg5ei64_v_u32m1_m
#define vloxseg6ei64_v_u32m1_tama __riscv_vloxseg6ei64_v_u32m1_m
#define vloxseg7ei64_v_u32m1_tama __riscv_vloxseg7ei64_v_u32m1_m
#define vloxseg8ei64_v_u32m1_tama __riscv_vloxseg8ei64_v_u32m1_m
#define vloxseg2ei64_v_u32m2_tama __riscv_vloxseg2ei64_v_u32m2_m
#define vloxseg3ei64_v_u32m2_tama __riscv_vloxseg3ei64_v_u32m2_m
#define vloxseg4ei64_v_u32m2_tama __riscv_vloxseg4ei64_v_u32m2_m
#define vloxseg2ei64_v_u32m4_tama __riscv_vloxseg2ei64_v_u32m4_m
#define vloxseg2ei8_v_u64m1_tama __riscv_vloxseg2ei8_v_u64m1_m
#define vloxseg3ei8_v_u64m1_tama __riscv_vloxseg3ei8_v_u64m1_m
#define vloxseg4ei8_v_u64m1_tama __riscv_vloxseg4ei8_v_u64m1_m
#define vloxseg5ei8_v_u64m1_tama __riscv_vloxseg5ei8_v_u64m1_m
#define vloxseg6ei8_v_u64m1_tama __riscv_vloxseg6ei8_v_u64m1_m
#define vloxseg7ei8_v_u64m1_tama __riscv_vloxseg7ei8_v_u64m1_m
#define vloxseg8ei8_v_u64m1_tama __riscv_vloxseg8ei8_v_u64m1_m
#define vloxseg2ei8_v_u64m2_tama __riscv_vloxseg2ei8_v_u64m2_m
#define vloxseg3ei8_v_u64m2_tama __riscv_vloxseg3ei8_v_u64m2_m
#define vloxseg4ei8_v_u64m2_tama __riscv_vloxseg4ei8_v_u64m2_m
#define vloxseg2ei8_v_u64m4_tama __riscv_vloxseg2ei8_v_u64m4_m
#define vloxseg2ei16_v_u64m1_tama __riscv_vloxseg2ei16_v_u64m1_m
#define vloxseg3ei16_v_u64m1_tama __riscv_vloxseg3ei16_v_u64m1_m
#define vloxseg4ei16_v_u64m1_tama __riscv_vloxseg4ei16_v_u64m1_m
#define vloxseg5ei16_v_u64m1_tama __riscv_vloxseg5ei16_v_u64m1_m
#define vloxseg6ei16_v_u64m1_tama __riscv_vloxseg6ei16_v_u64m1_m
#define vloxseg7ei16_v_u64m1_tama __riscv_vloxseg7ei16_v_u64m1_m
#define vloxseg8ei16_v_u64m1_tama __riscv_vloxseg8ei16_v_u64m1_m
#define vloxseg2ei16_v_u64m2_tama __riscv_vloxseg2ei16_v_u64m2_m
#define vloxseg3ei16_v_u64m2_tama __riscv_vloxseg3ei16_v_u64m2_m
#define vloxseg4ei16_v_u64m2_tama __riscv_vloxseg4ei16_v_u64m2_m
#define vloxseg2ei16_v_u64m4_tama __riscv_vloxseg2ei16_v_u64m4_m
#define vloxseg2ei32_v_u64m1_tama __riscv_vloxseg2ei32_v_u64m1_m
#define vloxseg3ei32_v_u64m1_tama __riscv_vloxseg3ei32_v_u64m1_m
#define vloxseg4ei32_v_u64m1_tama __riscv_vloxseg4ei32_v_u64m1_m
#define vloxseg5ei32_v_u64m1_tama __riscv_vloxseg5ei32_v_u64m1_m
#define vloxseg6ei32_v_u64m1_tama __riscv_vloxseg6ei32_v_u64m1_m
#define vloxseg7ei32_v_u64m1_tama __riscv_vloxseg7ei32_v_u64m1_m
#define vloxseg8ei32_v_u64m1_tama __riscv_vloxseg8ei32_v_u64m1_m
#define vloxseg2ei32_v_u64m2_tama __riscv_vloxseg2ei32_v_u64m2_m
#define vloxseg3ei32_v_u64m2_tama __riscv_vloxseg3ei32_v_u64m2_m
#define vloxseg4ei32_v_u64m2_tama __riscv_vloxseg4ei32_v_u64m2_m
#define vloxseg2ei32_v_u64m4_tama __riscv_vloxseg2ei32_v_u64m4_m
#define vloxseg2ei64_v_u64m1_tama __riscv_vloxseg2ei64_v_u64m1_m
#define vloxseg3ei64_v_u64m1_tama __riscv_vloxseg3ei64_v_u64m1_m
#define vloxseg4ei64_v_u64m1_tama __riscv_vloxseg4ei64_v_u64m1_m
#define vloxseg5ei64_v_u64m1_tama __riscv_vloxseg5ei64_v_u64m1_m
#define vloxseg6ei64_v_u64m1_tama __riscv_vloxseg6ei64_v_u64m1_m
#define vloxseg7ei64_v_u64m1_tama __riscv_vloxseg7ei64_v_u64m1_m
#define vloxseg8ei64_v_u64m1_tama __riscv_vloxseg8ei64_v_u64m1_m
#define vloxseg2ei64_v_u64m2_tama __riscv_vloxseg2ei64_v_u64m2_m
#define vloxseg3ei64_v_u64m2_tama __riscv_vloxseg3ei64_v_u64m2_m
#define vloxseg4ei64_v_u64m2_tama __riscv_vloxseg4ei64_v_u64m2_m
#define vloxseg2ei64_v_u64m4_tama __riscv_vloxseg2ei64_v_u64m4_m
#define vluxseg2ei8_v_u8mf8_tama __riscv_vluxseg2ei8_v_u8mf8_m
#define vluxseg3ei8_v_u8mf8_tama __riscv_vluxseg3ei8_v_u8mf8_m
#define vluxseg4ei8_v_u8mf8_tama __riscv_vluxseg4ei8_v_u8mf8_m
#define vluxseg5ei8_v_u8mf8_tama __riscv_vluxseg5ei8_v_u8mf8_m
#define vluxseg6ei8_v_u8mf8_tama __riscv_vluxseg6ei8_v_u8mf8_m
#define vluxseg7ei8_v_u8mf8_tama __riscv_vluxseg7ei8_v_u8mf8_m
#define vluxseg8ei8_v_u8mf8_tama __riscv_vluxseg8ei8_v_u8mf8_m
#define vluxseg2ei8_v_u8mf4_tama __riscv_vluxseg2ei8_v_u8mf4_m
#define vluxseg3ei8_v_u8mf4_tama __riscv_vluxseg3ei8_v_u8mf4_m
#define vluxseg4ei8_v_u8mf4_tama __riscv_vluxseg4ei8_v_u8mf4_m
#define vluxseg5ei8_v_u8mf4_tama __riscv_vluxseg5ei8_v_u8mf4_m
#define vluxseg6ei8_v_u8mf4_tama __riscv_vluxseg6ei8_v_u8mf4_m
#define vluxseg7ei8_v_u8mf4_tama __riscv_vluxseg7ei8_v_u8mf4_m
#define vluxseg8ei8_v_u8mf4_tama __riscv_vluxseg8ei8_v_u8mf4_m
#define vluxseg2ei8_v_u8mf2_tama __riscv_vluxseg2ei8_v_u8mf2_m
#define vluxseg3ei8_v_u8mf2_tama __riscv_vluxseg3ei8_v_u8mf2_m
#define vluxseg4ei8_v_u8mf2_tama __riscv_vluxseg4ei8_v_u8mf2_m
#define vluxseg5ei8_v_u8mf2_tama __riscv_vluxseg5ei8_v_u8mf2_m
#define vluxseg6ei8_v_u8mf2_tama __riscv_vluxseg6ei8_v_u8mf2_m
#define vluxseg7ei8_v_u8mf2_tama __riscv_vluxseg7ei8_v_u8mf2_m
#define vluxseg8ei8_v_u8mf2_tama __riscv_vluxseg8ei8_v_u8mf2_m
#define vluxseg2ei8_v_u8m1_tama __riscv_vluxseg2ei8_v_u8m1_m
#define vluxseg3ei8_v_u8m1_tama __riscv_vluxseg3ei8_v_u8m1_m
#define vluxseg4ei8_v_u8m1_tama __riscv_vluxseg4ei8_v_u8m1_m
#define vluxseg5ei8_v_u8m1_tama __riscv_vluxseg5ei8_v_u8m1_m
#define vluxseg6ei8_v_u8m1_tama __riscv_vluxseg6ei8_v_u8m1_m
#define vluxseg7ei8_v_u8m1_tama __riscv_vluxseg7ei8_v_u8m1_m
#define vluxseg8ei8_v_u8m1_tama __riscv_vluxseg8ei8_v_u8m1_m
#define vluxseg2ei8_v_u8m2_tama __riscv_vluxseg2ei8_v_u8m2_m
#define vluxseg3ei8_v_u8m2_tama __riscv_vluxseg3ei8_v_u8m2_m
#define vluxseg4ei8_v_u8m2_tama __riscv_vluxseg4ei8_v_u8m2_m
#define vluxseg2ei8_v_u8m4_tama __riscv_vluxseg2ei8_v_u8m4_m
#define vluxseg2ei16_v_u8mf8_tama __riscv_vluxseg2ei16_v_u8mf8_m
#define vluxseg3ei16_v_u8mf8_tama __riscv_vluxseg3ei16_v_u8mf8_m
#define vluxseg4ei16_v_u8mf8_tama __riscv_vluxseg4ei16_v_u8mf8_m
#define vluxseg5ei16_v_u8mf8_tama __riscv_vluxseg5ei16_v_u8mf8_m
#define vluxseg6ei16_v_u8mf8_tama __riscv_vluxseg6ei16_v_u8mf8_m
#define vluxseg7ei16_v_u8mf8_tama __riscv_vluxseg7ei16_v_u8mf8_m
#define vluxseg8ei16_v_u8mf8_tama __riscv_vluxseg8ei16_v_u8mf8_m
#define vluxseg2ei16_v_u8mf4_tama __riscv_vluxseg2ei16_v_u8mf4_m
#define vluxseg3ei16_v_u8mf4_tama __riscv_vluxseg3ei16_v_u8mf4_m
#define vluxseg4ei16_v_u8mf4_tama __riscv_vluxseg4ei16_v_u8mf4_m
#define vluxseg5ei16_v_u8mf4_tama __riscv_vluxseg5ei16_v_u8mf4_m
#define vluxseg6ei16_v_u8mf4_tama __riscv_vluxseg6ei16_v_u8mf4_m
#define vluxseg7ei16_v_u8mf4_tama __riscv_vluxseg7ei16_v_u8mf4_m
#define vluxseg8ei16_v_u8mf4_tama __riscv_vluxseg8ei16_v_u8mf4_m
#define vluxseg2ei16_v_u8mf2_tama __riscv_vluxseg2ei16_v_u8mf2_m
#define vluxseg3ei16_v_u8mf2_tama __riscv_vluxseg3ei16_v_u8mf2_m
#define vluxseg4ei16_v_u8mf2_tama __riscv_vluxseg4ei16_v_u8mf2_m
#define vluxseg5ei16_v_u8mf2_tama __riscv_vluxseg5ei16_v_u8mf2_m
#define vluxseg6ei16_v_u8mf2_tama __riscv_vluxseg6ei16_v_u8mf2_m
#define vluxseg7ei16_v_u8mf2_tama __riscv_vluxseg7ei16_v_u8mf2_m
#define vluxseg8ei16_v_u8mf2_tama __riscv_vluxseg8ei16_v_u8mf2_m
#define vluxseg2ei16_v_u8m1_tama __riscv_vluxseg2ei16_v_u8m1_m
#define vluxseg3ei16_v_u8m1_tama __riscv_vluxseg3ei16_v_u8m1_m
#define vluxseg4ei16_v_u8m1_tama __riscv_vluxseg4ei16_v_u8m1_m
#define vluxseg5ei16_v_u8m1_tama __riscv_vluxseg5ei16_v_u8m1_m
#define vluxseg6ei16_v_u8m1_tama __riscv_vluxseg6ei16_v_u8m1_m
#define vluxseg7ei16_v_u8m1_tama __riscv_vluxseg7ei16_v_u8m1_m
#define vluxseg8ei16_v_u8m1_tama __riscv_vluxseg8ei16_v_u8m1_m
#define vluxseg2ei16_v_u8m2_tama __riscv_vluxseg2ei16_v_u8m2_m
#define vluxseg3ei16_v_u8m2_tama __riscv_vluxseg3ei16_v_u8m2_m
#define vluxseg4ei16_v_u8m2_tama __riscv_vluxseg4ei16_v_u8m2_m
#define vluxseg2ei16_v_u8m4_tama __riscv_vluxseg2ei16_v_u8m4_m
#define vluxseg2ei32_v_u8mf8_tama __riscv_vluxseg2ei32_v_u8mf8_m
#define vluxseg3ei32_v_u8mf8_tama __riscv_vluxseg3ei32_v_u8mf8_m
#define vluxseg4ei32_v_u8mf8_tama __riscv_vluxseg4ei32_v_u8mf8_m
#define vluxseg5ei32_v_u8mf8_tama __riscv_vluxseg5ei32_v_u8mf8_m
#define vluxseg6ei32_v_u8mf8_tama __riscv_vluxseg6ei32_v_u8mf8_m
#define vluxseg7ei32_v_u8mf8_tama __riscv_vluxseg7ei32_v_u8mf8_m
#define vluxseg8ei32_v_u8mf8_tama __riscv_vluxseg8ei32_v_u8mf8_m
#define vluxseg2ei32_v_u8mf4_tama __riscv_vluxseg2ei32_v_u8mf4_m
#define vluxseg3ei32_v_u8mf4_tama __riscv_vluxseg3ei32_v_u8mf4_m
#define vluxseg4ei32_v_u8mf4_tama __riscv_vluxseg4ei32_v_u8mf4_m
#define vluxseg5ei32_v_u8mf4_tama __riscv_vluxseg5ei32_v_u8mf4_m
#define vluxseg6ei32_v_u8mf4_tama __riscv_vluxseg6ei32_v_u8mf4_m
#define vluxseg7ei32_v_u8mf4_tama __riscv_vluxseg7ei32_v_u8mf4_m
#define vluxseg8ei32_v_u8mf4_tama __riscv_vluxseg8ei32_v_u8mf4_m
#define vluxseg2ei32_v_u8mf2_tama __riscv_vluxseg2ei32_v_u8mf2_m
#define vluxseg3ei32_v_u8mf2_tama __riscv_vluxseg3ei32_v_u8mf2_m
#define vluxseg4ei32_v_u8mf2_tama __riscv_vluxseg4ei32_v_u8mf2_m
#define vluxseg5ei32_v_u8mf2_tama __riscv_vluxseg5ei32_v_u8mf2_m
#define vluxseg6ei32_v_u8mf2_tama __riscv_vluxseg6ei32_v_u8mf2_m
#define vluxseg7ei32_v_u8mf2_tama __riscv_vluxseg7ei32_v_u8mf2_m
#define vluxseg8ei32_v_u8mf2_tama __riscv_vluxseg8ei32_v_u8mf2_m
#define vluxseg2ei32_v_u8m1_tama __riscv_vluxseg2ei32_v_u8m1_m
#define vluxseg3ei32_v_u8m1_tama __riscv_vluxseg3ei32_v_u8m1_m
#define vluxseg4ei32_v_u8m1_tama __riscv_vluxseg4ei32_v_u8m1_m
#define vluxseg5ei32_v_u8m1_tama __riscv_vluxseg5ei32_v_u8m1_m
#define vluxseg6ei32_v_u8m1_tama __riscv_vluxseg6ei32_v_u8m1_m
#define vluxseg7ei32_v_u8m1_tama __riscv_vluxseg7ei32_v_u8m1_m
#define vluxseg8ei32_v_u8m1_tama __riscv_vluxseg8ei32_v_u8m1_m
#define vluxseg2ei32_v_u8m2_tama __riscv_vluxseg2ei32_v_u8m2_m
#define vluxseg3ei32_v_u8m2_tama __riscv_vluxseg3ei32_v_u8m2_m
#define vluxseg4ei32_v_u8m2_tama __riscv_vluxseg4ei32_v_u8m2_m
#define vluxseg2ei64_v_u8mf8_tama __riscv_vluxseg2ei64_v_u8mf8_m
#define vluxseg3ei64_v_u8mf8_tama __riscv_vluxseg3ei64_v_u8mf8_m
#define vluxseg4ei64_v_u8mf8_tama __riscv_vluxseg4ei64_v_u8mf8_m
#define vluxseg5ei64_v_u8mf8_tama __riscv_vluxseg5ei64_v_u8mf8_m
#define vluxseg6ei64_v_u8mf8_tama __riscv_vluxseg6ei64_v_u8mf8_m
#define vluxseg7ei64_v_u8mf8_tama __riscv_vluxseg7ei64_v_u8mf8_m
#define vluxseg8ei64_v_u8mf8_tama __riscv_vluxseg8ei64_v_u8mf8_m
#define vluxseg2ei64_v_u8mf4_tama __riscv_vluxseg2ei64_v_u8mf4_m
#define vluxseg3ei64_v_u8mf4_tama __riscv_vluxseg3ei64_v_u8mf4_m
#define vluxseg4ei64_v_u8mf4_tama __riscv_vluxseg4ei64_v_u8mf4_m
#define vluxseg5ei64_v_u8mf4_tama __riscv_vluxseg5ei64_v_u8mf4_m
#define vluxseg6ei64_v_u8mf4_tama __riscv_vluxseg6ei64_v_u8mf4_m
#define vluxseg7ei64_v_u8mf4_tama __riscv_vluxseg7ei64_v_u8mf4_m
#define vluxseg8ei64_v_u8mf4_tama __riscv_vluxseg8ei64_v_u8mf4_m
#define vluxseg2ei64_v_u8mf2_tama __riscv_vluxseg2ei64_v_u8mf2_m
#define vluxseg3ei64_v_u8mf2_tama __riscv_vluxseg3ei64_v_u8mf2_m
#define vluxseg4ei64_v_u8mf2_tama __riscv_vluxseg4ei64_v_u8mf2_m
#define vluxseg5ei64_v_u8mf2_tama __riscv_vluxseg5ei64_v_u8mf2_m
#define vluxseg6ei64_v_u8mf2_tama __riscv_vluxseg6ei64_v_u8mf2_m
#define vluxseg7ei64_v_u8mf2_tama __riscv_vluxseg7ei64_v_u8mf2_m
#define vluxseg8ei64_v_u8mf2_tama __riscv_vluxseg8ei64_v_u8mf2_m
#define vluxseg2ei64_v_u8m1_tama __riscv_vluxseg2ei64_v_u8m1_m
#define vluxseg3ei64_v_u8m1_tama __riscv_vluxseg3ei64_v_u8m1_m
#define vluxseg4ei64_v_u8m1_tama __riscv_vluxseg4ei64_v_u8m1_m
#define vluxseg5ei64_v_u8m1_tama __riscv_vluxseg5ei64_v_u8m1_m
#define vluxseg6ei64_v_u8m1_tama __riscv_vluxseg6ei64_v_u8m1_m
#define vluxseg7ei64_v_u8m1_tama __riscv_vluxseg7ei64_v_u8m1_m
#define vluxseg8ei64_v_u8m1_tama __riscv_vluxseg8ei64_v_u8m1_m
#define vluxseg2ei8_v_u16mf4_tama __riscv_vluxseg2ei8_v_u16mf4_m
#define vluxseg3ei8_v_u16mf4_tama __riscv_vluxseg3ei8_v_u16mf4_m
#define vluxseg4ei8_v_u16mf4_tama __riscv_vluxseg4ei8_v_u16mf4_m
#define vluxseg5ei8_v_u16mf4_tama __riscv_vluxseg5ei8_v_u16mf4_m
#define vluxseg6ei8_v_u16mf4_tama __riscv_vluxseg6ei8_v_u16mf4_m
#define vluxseg7ei8_v_u16mf4_tama __riscv_vluxseg7ei8_v_u16mf4_m
#define vluxseg8ei8_v_u16mf4_tama __riscv_vluxseg8ei8_v_u16mf4_m
#define vluxseg2ei8_v_u16mf2_tama __riscv_vluxseg2ei8_v_u16mf2_m
#define vluxseg3ei8_v_u16mf2_tama __riscv_vluxseg3ei8_v_u16mf2_m
#define vluxseg4ei8_v_u16mf2_tama __riscv_vluxseg4ei8_v_u16mf2_m
#define vluxseg5ei8_v_u16mf2_tama __riscv_vluxseg5ei8_v_u16mf2_m
#define vluxseg6ei8_v_u16mf2_tama __riscv_vluxseg6ei8_v_u16mf2_m
#define vluxseg7ei8_v_u16mf2_tama __riscv_vluxseg7ei8_v_u16mf2_m
#define vluxseg8ei8_v_u16mf2_tama __riscv_vluxseg8ei8_v_u16mf2_m
#define vluxseg2ei8_v_u16m1_tama __riscv_vluxseg2ei8_v_u16m1_m
#define vluxseg3ei8_v_u16m1_tama __riscv_vluxseg3ei8_v_u16m1_m
#define vluxseg4ei8_v_u16m1_tama __riscv_vluxseg4ei8_v_u16m1_m
#define vluxseg5ei8_v_u16m1_tama __riscv_vluxseg5ei8_v_u16m1_m
#define vluxseg6ei8_v_u16m1_tama __riscv_vluxseg6ei8_v_u16m1_m
#define vluxseg7ei8_v_u16m1_tama __riscv_vluxseg7ei8_v_u16m1_m
#define vluxseg8ei8_v_u16m1_tama __riscv_vluxseg8ei8_v_u16m1_m
#define vluxseg2ei8_v_u16m2_tama __riscv_vluxseg2ei8_v_u16m2_m
#define vluxseg3ei8_v_u16m2_tama __riscv_vluxseg3ei8_v_u16m2_m
#define vluxseg4ei8_v_u16m2_tama __riscv_vluxseg4ei8_v_u16m2_m
#define vluxseg2ei8_v_u16m4_tama __riscv_vluxseg2ei8_v_u16m4_m
#define vluxseg2ei16_v_u16mf4_tama __riscv_vluxseg2ei16_v_u16mf4_m
#define vluxseg3ei16_v_u16mf4_tama __riscv_vluxseg3ei16_v_u16mf4_m
#define vluxseg4ei16_v_u16mf4_tama __riscv_vluxseg4ei16_v_u16mf4_m
#define vluxseg5ei16_v_u16mf4_tama __riscv_vluxseg5ei16_v_u16mf4_m
#define vluxseg6ei16_v_u16mf4_tama __riscv_vluxseg6ei16_v_u16mf4_m
#define vluxseg7ei16_v_u16mf4_tama __riscv_vluxseg7ei16_v_u16mf4_m
#define vluxseg8ei16_v_u16mf4_tama __riscv_vluxseg8ei16_v_u16mf4_m
#define vluxseg2ei16_v_u16mf2_tama __riscv_vluxseg2ei16_v_u16mf2_m
#define vluxseg3ei16_v_u16mf2_tama __riscv_vluxseg3ei16_v_u16mf2_m
#define vluxseg4ei16_v_u16mf2_tama __riscv_vluxseg4ei16_v_u16mf2_m
#define vluxseg5ei16_v_u16mf2_tama __riscv_vluxseg5ei16_v_u16mf2_m
#define vluxseg6ei16_v_u16mf2_tama __riscv_vluxseg6ei16_v_u16mf2_m
#define vluxseg7ei16_v_u16mf2_tama __riscv_vluxseg7ei16_v_u16mf2_m
#define vluxseg8ei16_v_u16mf2_tama __riscv_vluxseg8ei16_v_u16mf2_m
#define vluxseg2ei16_v_u16m1_tama __riscv_vluxseg2ei16_v_u16m1_m
#define vluxseg3ei16_v_u16m1_tama __riscv_vluxseg3ei16_v_u16m1_m
#define vluxseg4ei16_v_u16m1_tama __riscv_vluxseg4ei16_v_u16m1_m
#define vluxseg5ei16_v_u16m1_tama __riscv_vluxseg5ei16_v_u16m1_m
#define vluxseg6ei16_v_u16m1_tama __riscv_vluxseg6ei16_v_u16m1_m
#define vluxseg7ei16_v_u16m1_tama __riscv_vluxseg7ei16_v_u16m1_m
#define vluxseg8ei16_v_u16m1_tama __riscv_vluxseg8ei16_v_u16m1_m
#define vluxseg2ei16_v_u16m2_tama __riscv_vluxseg2ei16_v_u16m2_m
#define vluxseg3ei16_v_u16m2_tama __riscv_vluxseg3ei16_v_u16m2_m
#define vluxseg4ei16_v_u16m2_tama __riscv_vluxseg4ei16_v_u16m2_m
#define vluxseg2ei16_v_u16m4_tama __riscv_vluxseg2ei16_v_u16m4_m
#define vluxseg2ei32_v_u16mf4_tama __riscv_vluxseg2ei32_v_u16mf4_m
#define vluxseg3ei32_v_u16mf4_tama __riscv_vluxseg3ei32_v_u16mf4_m
#define vluxseg4ei32_v_u16mf4_tama __riscv_vluxseg4ei32_v_u16mf4_m
#define vluxseg5ei32_v_u16mf4_tama __riscv_vluxseg5ei32_v_u16mf4_m
#define vluxseg6ei32_v_u16mf4_tama __riscv_vluxseg6ei32_v_u16mf4_m
#define vluxseg7ei32_v_u16mf4_tama __riscv_vluxseg7ei32_v_u16mf4_m
#define vluxseg8ei32_v_u16mf4_tama __riscv_vluxseg8ei32_v_u16mf4_m
#define vluxseg2ei32_v_u16mf2_tama __riscv_vluxseg2ei32_v_u16mf2_m
#define vluxseg3ei32_v_u16mf2_tama __riscv_vluxseg3ei32_v_u16mf2_m
#define vluxseg4ei32_v_u16mf2_tama __riscv_vluxseg4ei32_v_u16mf2_m
#define vluxseg5ei32_v_u16mf2_tama __riscv_vluxseg5ei32_v_u16mf2_m
#define vluxseg6ei32_v_u16mf2_tama __riscv_vluxseg6ei32_v_u16mf2_m
#define vluxseg7ei32_v_u16mf2_tama __riscv_vluxseg7ei32_v_u16mf2_m
#define vluxseg8ei32_v_u16mf2_tama __riscv_vluxseg8ei32_v_u16mf2_m
#define vluxseg2ei32_v_u16m1_tama __riscv_vluxseg2ei32_v_u16m1_m
#define vluxseg3ei32_v_u16m1_tama __riscv_vluxseg3ei32_v_u16m1_m
#define vluxseg4ei32_v_u16m1_tama __riscv_vluxseg4ei32_v_u16m1_m
#define vluxseg5ei32_v_u16m1_tama __riscv_vluxseg5ei32_v_u16m1_m
#define vluxseg6ei32_v_u16m1_tama __riscv_vluxseg6ei32_v_u16m1_m
#define vluxseg7ei32_v_u16m1_tama __riscv_vluxseg7ei32_v_u16m1_m
#define vluxseg8ei32_v_u16m1_tama __riscv_vluxseg8ei32_v_u16m1_m
#define vluxseg2ei32_v_u16m2_tama __riscv_vluxseg2ei32_v_u16m2_m
#define vluxseg3ei32_v_u16m2_tama __riscv_vluxseg3ei32_v_u16m2_m
#define vluxseg4ei32_v_u16m2_tama __riscv_vluxseg4ei32_v_u16m2_m
#define vluxseg2ei32_v_u16m4_tama __riscv_vluxseg2ei32_v_u16m4_m
#define vluxseg2ei64_v_u16mf4_tama __riscv_vluxseg2ei64_v_u16mf4_m
#define vluxseg3ei64_v_u16mf4_tama __riscv_vluxseg3ei64_v_u16mf4_m
#define vluxseg4ei64_v_u16mf4_tama __riscv_vluxseg4ei64_v_u16mf4_m
#define vluxseg5ei64_v_u16mf4_tama __riscv_vluxseg5ei64_v_u16mf4_m
#define vluxseg6ei64_v_u16mf4_tama __riscv_vluxseg6ei64_v_u16mf4_m
#define vluxseg7ei64_v_u16mf4_tama __riscv_vluxseg7ei64_v_u16mf4_m
#define vluxseg8ei64_v_u16mf4_tama __riscv_vluxseg8ei64_v_u16mf4_m
#define vluxseg2ei64_v_u16mf2_tama __riscv_vluxseg2ei64_v_u16mf2_m
#define vluxseg3ei64_v_u16mf2_tama __riscv_vluxseg3ei64_v_u16mf2_m
#define vluxseg4ei64_v_u16mf2_tama __riscv_vluxseg4ei64_v_u16mf2_m
#define vluxseg5ei64_v_u16mf2_tama __riscv_vluxseg5ei64_v_u16mf2_m
#define vluxseg6ei64_v_u16mf2_tama __riscv_vluxseg6ei64_v_u16mf2_m
#define vluxseg7ei64_v_u16mf2_tama __riscv_vluxseg7ei64_v_u16mf2_m
#define vluxseg8ei64_v_u16mf2_tama __riscv_vluxseg8ei64_v_u16mf2_m
#define vluxseg2ei64_v_u16m1_tama __riscv_vluxseg2ei64_v_u16m1_m
#define vluxseg3ei64_v_u16m1_tama __riscv_vluxseg3ei64_v_u16m1_m
#define vluxseg4ei64_v_u16m1_tama __riscv_vluxseg4ei64_v_u16m1_m
#define vluxseg5ei64_v_u16m1_tama __riscv_vluxseg5ei64_v_u16m1_m
#define vluxseg6ei64_v_u16m1_tama __riscv_vluxseg6ei64_v_u16m1_m
#define vluxseg7ei64_v_u16m1_tama __riscv_vluxseg7ei64_v_u16m1_m
#define vluxseg8ei64_v_u16m1_tama __riscv_vluxseg8ei64_v_u16m1_m
#define vluxseg2ei64_v_u16m2_tama __riscv_vluxseg2ei64_v_u16m2_m
#define vluxseg3ei64_v_u16m2_tama __riscv_vluxseg3ei64_v_u16m2_m
#define vluxseg4ei64_v_u16m2_tama __riscv_vluxseg4ei64_v_u16m2_m
#define vluxseg2ei8_v_u32mf2_tama __riscv_vluxseg2ei8_v_u32mf2_m
#define vluxseg3ei8_v_u32mf2_tama __riscv_vluxseg3ei8_v_u32mf2_m
#define vluxseg4ei8_v_u32mf2_tama __riscv_vluxseg4ei8_v_u32mf2_m
#define vluxseg5ei8_v_u32mf2_tama __riscv_vluxseg5ei8_v_u32mf2_m
#define vluxseg6ei8_v_u32mf2_tama __riscv_vluxseg6ei8_v_u32mf2_m
#define vluxseg7ei8_v_u32mf2_tama __riscv_vluxseg7ei8_v_u32mf2_m
#define vluxseg8ei8_v_u32mf2_tama __riscv_vluxseg8ei8_v_u32mf2_m
#define vluxseg2ei8_v_u32m1_tama __riscv_vluxseg2ei8_v_u32m1_m
#define vluxseg3ei8_v_u32m1_tama __riscv_vluxseg3ei8_v_u32m1_m
#define vluxseg4ei8_v_u32m1_tama __riscv_vluxseg4ei8_v_u32m1_m
#define vluxseg5ei8_v_u32m1_tama __riscv_vluxseg5ei8_v_u32m1_m
#define vluxseg6ei8_v_u32m1_tama __riscv_vluxseg6ei8_v_u32m1_m
#define vluxseg7ei8_v_u32m1_tama __riscv_vluxseg7ei8_v_u32m1_m
#define vluxseg8ei8_v_u32m1_tama __riscv_vluxseg8ei8_v_u32m1_m
#define vluxseg2ei8_v_u32m2_tama __riscv_vluxseg2ei8_v_u32m2_m
#define vluxseg3ei8_v_u32m2_tama __riscv_vluxseg3ei8_v_u32m2_m
#define vluxseg4ei8_v_u32m2_tama __riscv_vluxseg4ei8_v_u32m2_m
#define vluxseg2ei8_v_u32m4_tama __riscv_vluxseg2ei8_v_u32m4_m
#define vluxseg2ei16_v_u32mf2_tama __riscv_vluxseg2ei16_v_u32mf2_m
#define vluxseg3ei16_v_u32mf2_tama __riscv_vluxseg3ei16_v_u32mf2_m
#define vluxseg4ei16_v_u32mf2_tama __riscv_vluxseg4ei16_v_u32mf2_m
#define vluxseg5ei16_v_u32mf2_tama __riscv_vluxseg5ei16_v_u32mf2_m
#define vluxseg6ei16_v_u32mf2_tama __riscv_vluxseg6ei16_v_u32mf2_m
#define vluxseg7ei16_v_u32mf2_tama __riscv_vluxseg7ei16_v_u32mf2_m
#define vluxseg8ei16_v_u32mf2_tama __riscv_vluxseg8ei16_v_u32mf2_m
#define vluxseg2ei16_v_u32m1_tama __riscv_vluxseg2ei16_v_u32m1_m
#define vluxseg3ei16_v_u32m1_tama __riscv_vluxseg3ei16_v_u32m1_m
#define vluxseg4ei16_v_u32m1_tama __riscv_vluxseg4ei16_v_u32m1_m
#define vluxseg5ei16_v_u32m1_tama __riscv_vluxseg5ei16_v_u32m1_m
#define vluxseg6ei16_v_u32m1_tama __riscv_vluxseg6ei16_v_u32m1_m
#define vluxseg7ei16_v_u32m1_tama __riscv_vluxseg7ei16_v_u32m1_m
#define vluxseg8ei16_v_u32m1_tama __riscv_vluxseg8ei16_v_u32m1_m
#define vluxseg2ei16_v_u32m2_tama __riscv_vluxseg2ei16_v_u32m2_m
#define vluxseg3ei16_v_u32m2_tama __riscv_vluxseg3ei16_v_u32m2_m
#define vluxseg4ei16_v_u32m2_tama __riscv_vluxseg4ei16_v_u32m2_m
#define vluxseg2ei16_v_u32m4_tama __riscv_vluxseg2ei16_v_u32m4_m
#define vluxseg2ei32_v_u32mf2_tama __riscv_vluxseg2ei32_v_u32mf2_m
#define vluxseg3ei32_v_u32mf2_tama __riscv_vluxseg3ei32_v_u32mf2_m
#define vluxseg4ei32_v_u32mf2_tama __riscv_vluxseg4ei32_v_u32mf2_m
#define vluxseg5ei32_v_u32mf2_tama __riscv_vluxseg5ei32_v_u32mf2_m
#define vluxseg6ei32_v_u32mf2_tama __riscv_vluxseg6ei32_v_u32mf2_m
#define vluxseg7ei32_v_u32mf2_tama __riscv_vluxseg7ei32_v_u32mf2_m
#define vluxseg8ei32_v_u32mf2_tama __riscv_vluxseg8ei32_v_u32mf2_m
#define vluxseg2ei32_v_u32m1_tama __riscv_vluxseg2ei32_v_u32m1_m
#define vluxseg3ei32_v_u32m1_tama __riscv_vluxseg3ei32_v_u32m1_m
#define vluxseg4ei32_v_u32m1_tama __riscv_vluxseg4ei32_v_u32m1_m
#define vluxseg5ei32_v_u32m1_tama __riscv_vluxseg5ei32_v_u32m1_m
#define vluxseg6ei32_v_u32m1_tama __riscv_vluxseg6ei32_v_u32m1_m
#define vluxseg7ei32_v_u32m1_tama __riscv_vluxseg7ei32_v_u32m1_m
#define vluxseg8ei32_v_u32m1_tama __riscv_vluxseg8ei32_v_u32m1_m
#define vluxseg2ei32_v_u32m2_tama __riscv_vluxseg2ei32_v_u32m2_m
#define vluxseg3ei32_v_u32m2_tama __riscv_vluxseg3ei32_v_u32m2_m
#define vluxseg4ei32_v_u32m2_tama __riscv_vluxseg4ei32_v_u32m2_m
#define vluxseg2ei32_v_u32m4_tama __riscv_vluxseg2ei32_v_u32m4_m
#define vluxseg2ei64_v_u32mf2_tama __riscv_vluxseg2ei64_v_u32mf2_m
#define vluxseg3ei64_v_u32mf2_tama __riscv_vluxseg3ei64_v_u32mf2_m
#define vluxseg4ei64_v_u32mf2_tama __riscv_vluxseg4ei64_v_u32mf2_m
#define vluxseg5ei64_v_u32mf2_tama __riscv_vluxseg5ei64_v_u32mf2_m
#define vluxseg6ei64_v_u32mf2_tama __riscv_vluxseg6ei64_v_u32mf2_m
#define vluxseg7ei64_v_u32mf2_tama __riscv_vluxseg7ei64_v_u32mf2_m
#define vluxseg8ei64_v_u32mf2_tama __riscv_vluxseg8ei64_v_u32mf2_m
#define vluxseg2ei64_v_u32m1_tama __riscv_vluxseg2ei64_v_u32m1_m
#define vluxseg3ei64_v_u32m1_tama __riscv_vluxseg3ei64_v_u32m1_m
#define vluxseg4ei64_v_u32m1_tama __riscv_vluxseg4ei64_v_u32m1_m
#define vluxseg5ei64_v_u32m1_tama __riscv_vluxseg5ei64_v_u32m1_m
#define vluxseg6ei64_v_u32m1_tama __riscv_vluxseg6ei64_v_u32m1_m
#define vluxseg7ei64_v_u32m1_tama __riscv_vluxseg7ei64_v_u32m1_m
#define vluxseg8ei64_v_u32m1_tama __riscv_vluxseg8ei64_v_u32m1_m
#define vluxseg2ei64_v_u32m2_tama __riscv_vluxseg2ei64_v_u32m2_m
#define vluxseg3ei64_v_u32m2_tama __riscv_vluxseg3ei64_v_u32m2_m
#define vluxseg4ei64_v_u32m2_tama __riscv_vluxseg4ei64_v_u32m2_m
#define vluxseg2ei64_v_u32m4_tama __riscv_vluxseg2ei64_v_u32m4_m
#define vluxseg2ei8_v_u64m1_tama __riscv_vluxseg2ei8_v_u64m1_m
#define vluxseg3ei8_v_u64m1_tama __riscv_vluxseg3ei8_v_u64m1_m
#define vluxseg4ei8_v_u64m1_tama __riscv_vluxseg4ei8_v_u64m1_m
#define vluxseg5ei8_v_u64m1_tama __riscv_vluxseg5ei8_v_u64m1_m
#define vluxseg6ei8_v_u64m1_tama __riscv_vluxseg6ei8_v_u64m1_m
#define vluxseg7ei8_v_u64m1_tama __riscv_vluxseg7ei8_v_u64m1_m
#define vluxseg8ei8_v_u64m1_tama __riscv_vluxseg8ei8_v_u64m1_m
#define vluxseg2ei8_v_u64m2_tama __riscv_vluxseg2ei8_v_u64m2_m
#define vluxseg3ei8_v_u64m2_tama __riscv_vluxseg3ei8_v_u64m2_m
#define vluxseg4ei8_v_u64m2_tama __riscv_vluxseg4ei8_v_u64m2_m
#define vluxseg2ei8_v_u64m4_tama __riscv_vluxseg2ei8_v_u64m4_m
#define vluxseg2ei16_v_u64m1_tama __riscv_vluxseg2ei16_v_u64m1_m
#define vluxseg3ei16_v_u64m1_tama __riscv_vluxseg3ei16_v_u64m1_m
#define vluxseg4ei16_v_u64m1_tama __riscv_vluxseg4ei16_v_u64m1_m
#define vluxseg5ei16_v_u64m1_tama __riscv_vluxseg5ei16_v_u64m1_m
#define vluxseg6ei16_v_u64m1_tama __riscv_vluxseg6ei16_v_u64m1_m
#define vluxseg7ei16_v_u64m1_tama __riscv_vluxseg7ei16_v_u64m1_m
#define vluxseg8ei16_v_u64m1_tama __riscv_vluxseg8ei16_v_u64m1_m
#define vluxseg2ei16_v_u64m2_tama __riscv_vluxseg2ei16_v_u64m2_m
#define vluxseg3ei16_v_u64m2_tama __riscv_vluxseg3ei16_v_u64m2_m
#define vluxseg4ei16_v_u64m2_tama __riscv_vluxseg4ei16_v_u64m2_m
#define vluxseg2ei16_v_u64m4_tama __riscv_vluxseg2ei16_v_u64m4_m
#define vluxseg2ei32_v_u64m1_tama __riscv_vluxseg2ei32_v_u64m1_m
#define vluxseg3ei32_v_u64m1_tama __riscv_vluxseg3ei32_v_u64m1_m
#define vluxseg4ei32_v_u64m1_tama __riscv_vluxseg4ei32_v_u64m1_m
#define vluxseg5ei32_v_u64m1_tama __riscv_vluxseg5ei32_v_u64m1_m
#define vluxseg6ei32_v_u64m1_tama __riscv_vluxseg6ei32_v_u64m1_m
#define vluxseg7ei32_v_u64m1_tama __riscv_vluxseg7ei32_v_u64m1_m
#define vluxseg8ei32_v_u64m1_tama __riscv_vluxseg8ei32_v_u64m1_m
#define vluxseg2ei32_v_u64m2_tama __riscv_vluxseg2ei32_v_u64m2_m
#define vluxseg3ei32_v_u64m2_tama __riscv_vluxseg3ei32_v_u64m2_m
#define vluxseg4ei32_v_u64m2_tama __riscv_vluxseg4ei32_v_u64m2_m
#define vluxseg2ei32_v_u64m4_tama __riscv_vluxseg2ei32_v_u64m4_m
#define vluxseg2ei64_v_u64m1_tama __riscv_vluxseg2ei64_v_u64m1_m
#define vluxseg3ei64_v_u64m1_tama __riscv_vluxseg3ei64_v_u64m1_m
#define vluxseg4ei64_v_u64m1_tama __riscv_vluxseg4ei64_v_u64m1_m
#define vluxseg5ei64_v_u64m1_tama __riscv_vluxseg5ei64_v_u64m1_m
#define vluxseg6ei64_v_u64m1_tama __riscv_vluxseg6ei64_v_u64m1_m
#define vluxseg7ei64_v_u64m1_tama __riscv_vluxseg7ei64_v_u64m1_m
#define vluxseg8ei64_v_u64m1_tama __riscv_vluxseg8ei64_v_u64m1_m
#define vluxseg2ei64_v_u64m2_tama __riscv_vluxseg2ei64_v_u64m2_m
#define vluxseg3ei64_v_u64m2_tama __riscv_vluxseg3ei64_v_u64m2_m
#define vluxseg4ei64_v_u64m2_tama __riscv_vluxseg4ei64_v_u64m2_m
#define vluxseg2ei64_v_u64m4_tama __riscv_vluxseg2ei64_v_u64m4_m
// masked functions
#define vloxseg2ei8_v_f16mf4_tamu __riscv_vloxseg2ei8_v_f16mf4_mu
#define vloxseg3ei8_v_f16mf4_tamu __riscv_vloxseg3ei8_v_f16mf4_mu
#define vloxseg4ei8_v_f16mf4_tamu __riscv_vloxseg4ei8_v_f16mf4_mu
#define vloxseg5ei8_v_f16mf4_tamu __riscv_vloxseg5ei8_v_f16mf4_mu
#define vloxseg6ei8_v_f16mf4_tamu __riscv_vloxseg6ei8_v_f16mf4_mu
#define vloxseg7ei8_v_f16mf4_tamu __riscv_vloxseg7ei8_v_f16mf4_mu
#define vloxseg8ei8_v_f16mf4_tamu __riscv_vloxseg8ei8_v_f16mf4_mu
#define vloxseg2ei8_v_f16mf2_tamu __riscv_vloxseg2ei8_v_f16mf2_mu
#define vloxseg3ei8_v_f16mf2_tamu __riscv_vloxseg3ei8_v_f16mf2_mu
#define vloxseg4ei8_v_f16mf2_tamu __riscv_vloxseg4ei8_v_f16mf2_mu
#define vloxseg5ei8_v_f16mf2_tamu __riscv_vloxseg5ei8_v_f16mf2_mu
#define vloxseg6ei8_v_f16mf2_tamu __riscv_vloxseg6ei8_v_f16mf2_mu
#define vloxseg7ei8_v_f16mf2_tamu __riscv_vloxseg7ei8_v_f16mf2_mu
#define vloxseg8ei8_v_f16mf2_tamu __riscv_vloxseg8ei8_v_f16mf2_mu
#define vloxseg2ei8_v_f16m1_tamu __riscv_vloxseg2ei8_v_f16m1_mu
#define vloxseg3ei8_v_f16m1_tamu __riscv_vloxseg3ei8_v_f16m1_mu
#define vloxseg4ei8_v_f16m1_tamu __riscv_vloxseg4ei8_v_f16m1_mu
#define vloxseg5ei8_v_f16m1_tamu __riscv_vloxseg5ei8_v_f16m1_mu
#define vloxseg6ei8_v_f16m1_tamu __riscv_vloxseg6ei8_v_f16m1_mu
#define vloxseg7ei8_v_f16m1_tamu __riscv_vloxseg7ei8_v_f16m1_mu
#define vloxseg8ei8_v_f16m1_tamu __riscv_vloxseg8ei8_v_f16m1_mu
#define vloxseg2ei8_v_f16m2_tamu __riscv_vloxseg2ei8_v_f16m2_mu
#define vloxseg3ei8_v_f16m2_tamu __riscv_vloxseg3ei8_v_f16m2_mu
#define vloxseg4ei8_v_f16m2_tamu __riscv_vloxseg4ei8_v_f16m2_mu
#define vloxseg2ei8_v_f16m4_tamu __riscv_vloxseg2ei8_v_f16m4_mu
#define vloxseg2ei16_v_f16mf4_tamu __riscv_vloxseg2ei16_v_f16mf4_mu
#define vloxseg3ei16_v_f16mf4_tamu __riscv_vloxseg3ei16_v_f16mf4_mu
#define vloxseg4ei16_v_f16mf4_tamu __riscv_vloxseg4ei16_v_f16mf4_mu
#define vloxseg5ei16_v_f16mf4_tamu __riscv_vloxseg5ei16_v_f16mf4_mu
#define vloxseg6ei16_v_f16mf4_tamu __riscv_vloxseg6ei16_v_f16mf4_mu
#define vloxseg7ei16_v_f16mf4_tamu __riscv_vloxseg7ei16_v_f16mf4_mu
#define vloxseg8ei16_v_f16mf4_tamu __riscv_vloxseg8ei16_v_f16mf4_mu
#define vloxseg2ei16_v_f16mf2_tamu __riscv_vloxseg2ei16_v_f16mf2_mu
#define vloxseg3ei16_v_f16mf2_tamu __riscv_vloxseg3ei16_v_f16mf2_mu
#define vloxseg4ei16_v_f16mf2_tamu __riscv_vloxseg4ei16_v_f16mf2_mu
#define vloxseg5ei16_v_f16mf2_tamu __riscv_vloxseg5ei16_v_f16mf2_mu
#define vloxseg6ei16_v_f16mf2_tamu __riscv_vloxseg6ei16_v_f16mf2_mu
#define vloxseg7ei16_v_f16mf2_tamu __riscv_vloxseg7ei16_v_f16mf2_mu
#define vloxseg8ei16_v_f16mf2_tamu __riscv_vloxseg8ei16_v_f16mf2_mu
#define vloxseg2ei16_v_f16m1_tamu __riscv_vloxseg2ei16_v_f16m1_mu
#define vloxseg3ei16_v_f16m1_tamu __riscv_vloxseg3ei16_v_f16m1_mu
#define vloxseg4ei16_v_f16m1_tamu __riscv_vloxseg4ei16_v_f16m1_mu
#define vloxseg5ei16_v_f16m1_tamu __riscv_vloxseg5ei16_v_f16m1_mu
#define vloxseg6ei16_v_f16m1_tamu __riscv_vloxseg6ei16_v_f16m1_mu
#define vloxseg7ei16_v_f16m1_tamu __riscv_vloxseg7ei16_v_f16m1_mu
#define vloxseg8ei16_v_f16m1_tamu __riscv_vloxseg8ei16_v_f16m1_mu
#define vloxseg2ei16_v_f16m2_tamu __riscv_vloxseg2ei16_v_f16m2_mu
#define vloxseg3ei16_v_f16m2_tamu __riscv_vloxseg3ei16_v_f16m2_mu
#define vloxseg4ei16_v_f16m2_tamu __riscv_vloxseg4ei16_v_f16m2_mu
#define vloxseg2ei16_v_f16m4_tamu __riscv_vloxseg2ei16_v_f16m4_mu
#define vloxseg2ei32_v_f16mf4_tamu __riscv_vloxseg2ei32_v_f16mf4_mu
#define vloxseg3ei32_v_f16mf4_tamu __riscv_vloxseg3ei32_v_f16mf4_mu
#define vloxseg4ei32_v_f16mf4_tamu __riscv_vloxseg4ei32_v_f16mf4_mu
#define vloxseg5ei32_v_f16mf4_tamu __riscv_vloxseg5ei32_v_f16mf4_mu
#define vloxseg6ei32_v_f16mf4_tamu __riscv_vloxseg6ei32_v_f16mf4_mu
#define vloxseg7ei32_v_f16mf4_tamu __riscv_vloxseg7ei32_v_f16mf4_mu
#define vloxseg8ei32_v_f16mf4_tamu __riscv_vloxseg8ei32_v_f16mf4_mu
#define vloxseg2ei32_v_f16mf2_tamu __riscv_vloxseg2ei32_v_f16mf2_mu
#define vloxseg3ei32_v_f16mf2_tamu __riscv_vloxseg3ei32_v_f16mf2_mu
#define vloxseg4ei32_v_f16mf2_tamu __riscv_vloxseg4ei32_v_f16mf2_mu
#define vloxseg5ei32_v_f16mf2_tamu __riscv_vloxseg5ei32_v_f16mf2_mu
#define vloxseg6ei32_v_f16mf2_tamu __riscv_vloxseg6ei32_v_f16mf2_mu
#define vloxseg7ei32_v_f16mf2_tamu __riscv_vloxseg7ei32_v_f16mf2_mu
#define vloxseg8ei32_v_f16mf2_tamu __riscv_vloxseg8ei32_v_f16mf2_mu
#define vloxseg2ei32_v_f16m1_tamu __riscv_vloxseg2ei32_v_f16m1_mu
#define vloxseg3ei32_v_f16m1_tamu __riscv_vloxseg3ei32_v_f16m1_mu
#define vloxseg4ei32_v_f16m1_tamu __riscv_vloxseg4ei32_v_f16m1_mu
#define vloxseg5ei32_v_f16m1_tamu __riscv_vloxseg5ei32_v_f16m1_mu
#define vloxseg6ei32_v_f16m1_tamu __riscv_vloxseg6ei32_v_f16m1_mu
#define vloxseg7ei32_v_f16m1_tamu __riscv_vloxseg7ei32_v_f16m1_mu
#define vloxseg8ei32_v_f16m1_tamu __riscv_vloxseg8ei32_v_f16m1_mu
#define vloxseg2ei32_v_f16m2_tamu __riscv_vloxseg2ei32_v_f16m2_mu
#define vloxseg3ei32_v_f16m2_tamu __riscv_vloxseg3ei32_v_f16m2_mu
#define vloxseg4ei32_v_f16m2_tamu __riscv_vloxseg4ei32_v_f16m2_mu
#define vloxseg2ei32_v_f16m4_tamu __riscv_vloxseg2ei32_v_f16m4_mu
#define vloxseg2ei64_v_f16mf4_tamu __riscv_vloxseg2ei64_v_f16mf4_mu
#define vloxseg3ei64_v_f16mf4_tamu __riscv_vloxseg3ei64_v_f16mf4_mu
#define vloxseg4ei64_v_f16mf4_tamu __riscv_vloxseg4ei64_v_f16mf4_mu
#define vloxseg5ei64_v_f16mf4_tamu __riscv_vloxseg5ei64_v_f16mf4_mu
#define vloxseg6ei64_v_f16mf4_tamu __riscv_vloxseg6ei64_v_f16mf4_mu
#define vloxseg7ei64_v_f16mf4_tamu __riscv_vloxseg7ei64_v_f16mf4_mu
#define vloxseg8ei64_v_f16mf4_tamu __riscv_vloxseg8ei64_v_f16mf4_mu
#define vloxseg2ei64_v_f16mf2_tamu __riscv_vloxseg2ei64_v_f16mf2_mu
#define vloxseg3ei64_v_f16mf2_tamu __riscv_vloxseg3ei64_v_f16mf2_mu
#define vloxseg4ei64_v_f16mf2_tamu __riscv_vloxseg4ei64_v_f16mf2_mu
#define vloxseg5ei64_v_f16mf2_tamu __riscv_vloxseg5ei64_v_f16mf2_mu
#define vloxseg6ei64_v_f16mf2_tamu __riscv_vloxseg6ei64_v_f16mf2_mu
#define vloxseg7ei64_v_f16mf2_tamu __riscv_vloxseg7ei64_v_f16mf2_mu
#define vloxseg8ei64_v_f16mf2_tamu __riscv_vloxseg8ei64_v_f16mf2_mu
#define vloxseg2ei64_v_f16m1_tamu __riscv_vloxseg2ei64_v_f16m1_mu
#define vloxseg3ei64_v_f16m1_tamu __riscv_vloxseg3ei64_v_f16m1_mu
#define vloxseg4ei64_v_f16m1_tamu __riscv_vloxseg4ei64_v_f16m1_mu
#define vloxseg5ei64_v_f16m1_tamu __riscv_vloxseg5ei64_v_f16m1_mu
#define vloxseg6ei64_v_f16m1_tamu __riscv_vloxseg6ei64_v_f16m1_mu
#define vloxseg7ei64_v_f16m1_tamu __riscv_vloxseg7ei64_v_f16m1_mu
#define vloxseg8ei64_v_f16m1_tamu __riscv_vloxseg8ei64_v_f16m1_mu
#define vloxseg2ei64_v_f16m2_tamu __riscv_vloxseg2ei64_v_f16m2_mu
#define vloxseg3ei64_v_f16m2_tamu __riscv_vloxseg3ei64_v_f16m2_mu
#define vloxseg4ei64_v_f16m2_tamu __riscv_vloxseg4ei64_v_f16m2_mu
#define vloxseg2ei8_v_f32mf2_tamu __riscv_vloxseg2ei8_v_f32mf2_mu
#define vloxseg3ei8_v_f32mf2_tamu __riscv_vloxseg3ei8_v_f32mf2_mu
#define vloxseg4ei8_v_f32mf2_tamu __riscv_vloxseg4ei8_v_f32mf2_mu
#define vloxseg5ei8_v_f32mf2_tamu __riscv_vloxseg5ei8_v_f32mf2_mu
#define vloxseg6ei8_v_f32mf2_tamu __riscv_vloxseg6ei8_v_f32mf2_mu
#define vloxseg7ei8_v_f32mf2_tamu __riscv_vloxseg7ei8_v_f32mf2_mu
#define vloxseg8ei8_v_f32mf2_tamu __riscv_vloxseg8ei8_v_f32mf2_mu
#define vloxseg2ei8_v_f32m1_tamu __riscv_vloxseg2ei8_v_f32m1_mu
#define vloxseg3ei8_v_f32m1_tamu __riscv_vloxseg3ei8_v_f32m1_mu
#define vloxseg4ei8_v_f32m1_tamu __riscv_vloxseg4ei8_v_f32m1_mu
#define vloxseg5ei8_v_f32m1_tamu __riscv_vloxseg5ei8_v_f32m1_mu
#define vloxseg6ei8_v_f32m1_tamu __riscv_vloxseg6ei8_v_f32m1_mu
#define vloxseg7ei8_v_f32m1_tamu __riscv_vloxseg7ei8_v_f32m1_mu
#define vloxseg8ei8_v_f32m1_tamu __riscv_vloxseg8ei8_v_f32m1_mu
#define vloxseg2ei8_v_f32m2_tamu __riscv_vloxseg2ei8_v_f32m2_mu
#define vloxseg3ei8_v_f32m2_tamu __riscv_vloxseg3ei8_v_f32m2_mu
#define vloxseg4ei8_v_f32m2_tamu __riscv_vloxseg4ei8_v_f32m2_mu
#define vloxseg2ei8_v_f32m4_tamu __riscv_vloxseg2ei8_v_f32m4_mu
#define vloxseg2ei16_v_f32mf2_tamu __riscv_vloxseg2ei16_v_f32mf2_mu
#define vloxseg3ei16_v_f32mf2_tamu __riscv_vloxseg3ei16_v_f32mf2_mu
#define vloxseg4ei16_v_f32mf2_tamu __riscv_vloxseg4ei16_v_f32mf2_mu
#define vloxseg5ei16_v_f32mf2_tamu __riscv_vloxseg5ei16_v_f32mf2_mu
#define vloxseg6ei16_v_f32mf2_tamu __riscv_vloxseg6ei16_v_f32mf2_mu
#define vloxseg7ei16_v_f32mf2_tamu __riscv_vloxseg7ei16_v_f32mf2_mu
#define vloxseg8ei16_v_f32mf2_tamu __riscv_vloxseg8ei16_v_f32mf2_mu
#define vloxseg2ei16_v_f32m1_tamu __riscv_vloxseg2ei16_v_f32m1_mu
#define vloxseg3ei16_v_f32m1_tamu __riscv_vloxseg3ei16_v_f32m1_mu
#define vloxseg4ei16_v_f32m1_tamu __riscv_vloxseg4ei16_v_f32m1_mu
#define vloxseg5ei16_v_f32m1_tamu __riscv_vloxseg5ei16_v_f32m1_mu
#define vloxseg6ei16_v_f32m1_tamu __riscv_vloxseg6ei16_v_f32m1_mu
#define vloxseg7ei16_v_f32m1_tamu __riscv_vloxseg7ei16_v_f32m1_mu
#define vloxseg8ei16_v_f32m1_tamu __riscv_vloxseg8ei16_v_f32m1_mu
#define vloxseg2ei16_v_f32m2_tamu __riscv_vloxseg2ei16_v_f32m2_mu
#define vloxseg3ei16_v_f32m2_tamu __riscv_vloxseg3ei16_v_f32m2_mu
#define vloxseg4ei16_v_f32m2_tamu __riscv_vloxseg4ei16_v_f32m2_mu
#define vloxseg2ei16_v_f32m4_tamu __riscv_vloxseg2ei16_v_f32m4_mu
#define vloxseg2ei32_v_f32mf2_tamu __riscv_vloxseg2ei32_v_f32mf2_mu
#define vloxseg3ei32_v_f32mf2_tamu __riscv_vloxseg3ei32_v_f32mf2_mu
#define vloxseg4ei32_v_f32mf2_tamu __riscv_vloxseg4ei32_v_f32mf2_mu
#define vloxseg5ei32_v_f32mf2_tamu __riscv_vloxseg5ei32_v_f32mf2_mu
#define vloxseg6ei32_v_f32mf2_tamu __riscv_vloxseg6ei32_v_f32mf2_mu
#define vloxseg7ei32_v_f32mf2_tamu __riscv_vloxseg7ei32_v_f32mf2_mu
#define vloxseg8ei32_v_f32mf2_tamu __riscv_vloxseg8ei32_v_f32mf2_mu
#define vloxseg2ei32_v_f32m1_tamu __riscv_vloxseg2ei32_v_f32m1_mu
#define vloxseg3ei32_v_f32m1_tamu __riscv_vloxseg3ei32_v_f32m1_mu
#define vloxseg4ei32_v_f32m1_tamu __riscv_vloxseg4ei32_v_f32m1_mu
#define vloxseg5ei32_v_f32m1_tamu __riscv_vloxseg5ei32_v_f32m1_mu
#define vloxseg6ei32_v_f32m1_tamu __riscv_vloxseg6ei32_v_f32m1_mu
#define vloxseg7ei32_v_f32m1_tamu __riscv_vloxseg7ei32_v_f32m1_mu
#define vloxseg8ei32_v_f32m1_tamu __riscv_vloxseg8ei32_v_f32m1_mu
#define vloxseg2ei32_v_f32m2_tamu __riscv_vloxseg2ei32_v_f32m2_mu
#define vloxseg3ei32_v_f32m2_tamu __riscv_vloxseg3ei32_v_f32m2_mu
#define vloxseg4ei32_v_f32m2_tamu __riscv_vloxseg4ei32_v_f32m2_mu
#define vloxseg2ei32_v_f32m4_tamu __riscv_vloxseg2ei32_v_f32m4_mu
#define vloxseg2ei64_v_f32mf2_tamu __riscv_vloxseg2ei64_v_f32mf2_mu
#define vloxseg3ei64_v_f32mf2_tamu __riscv_vloxseg3ei64_v_f32mf2_mu
#define vloxseg4ei64_v_f32mf2_tamu __riscv_vloxseg4ei64_v_f32mf2_mu
#define vloxseg5ei64_v_f32mf2_tamu __riscv_vloxseg5ei64_v_f32mf2_mu
#define vloxseg6ei64_v_f32mf2_tamu __riscv_vloxseg6ei64_v_f32mf2_mu
#define vloxseg7ei64_v_f32mf2_tamu __riscv_vloxseg7ei64_v_f32mf2_mu
#define vloxseg8ei64_v_f32mf2_tamu __riscv_vloxseg8ei64_v_f32mf2_mu
#define vloxseg2ei64_v_f32m1_tamu __riscv_vloxseg2ei64_v_f32m1_mu
#define vloxseg3ei64_v_f32m1_tamu __riscv_vloxseg3ei64_v_f32m1_mu
#define vloxseg4ei64_v_f32m1_tamu __riscv_vloxseg4ei64_v_f32m1_mu
#define vloxseg5ei64_v_f32m1_tamu __riscv_vloxseg5ei64_v_f32m1_mu
#define vloxseg6ei64_v_f32m1_tamu __riscv_vloxseg6ei64_v_f32m1_mu
#define vloxseg7ei64_v_f32m1_tamu __riscv_vloxseg7ei64_v_f32m1_mu
#define vloxseg8ei64_v_f32m1_tamu __riscv_vloxseg8ei64_v_f32m1_mu
#define vloxseg2ei64_v_f32m2_tamu __riscv_vloxseg2ei64_v_f32m2_mu
#define vloxseg3ei64_v_f32m2_tamu __riscv_vloxseg3ei64_v_f32m2_mu
#define vloxseg4ei64_v_f32m2_tamu __riscv_vloxseg4ei64_v_f32m2_mu
#define vloxseg2ei64_v_f32m4_tamu __riscv_vloxseg2ei64_v_f32m4_mu
#define vloxseg2ei8_v_f64m1_tamu __riscv_vloxseg2ei8_v_f64m1_mu
#define vloxseg3ei8_v_f64m1_tamu __riscv_vloxseg3ei8_v_f64m1_mu
#define vloxseg4ei8_v_f64m1_tamu __riscv_vloxseg4ei8_v_f64m1_mu
#define vloxseg5ei8_v_f64m1_tamu __riscv_vloxseg5ei8_v_f64m1_mu
#define vloxseg6ei8_v_f64m1_tamu __riscv_vloxseg6ei8_v_f64m1_mu
#define vloxseg7ei8_v_f64m1_tamu __riscv_vloxseg7ei8_v_f64m1_mu
#define vloxseg8ei8_v_f64m1_tamu __riscv_vloxseg8ei8_v_f64m1_mu
#define vloxseg2ei8_v_f64m2_tamu __riscv_vloxseg2ei8_v_f64m2_mu
#define vloxseg3ei8_v_f64m2_tamu __riscv_vloxseg3ei8_v_f64m2_mu
#define vloxseg4ei8_v_f64m2_tamu __riscv_vloxseg4ei8_v_f64m2_mu
#define vloxseg2ei8_v_f64m4_tamu __riscv_vloxseg2ei8_v_f64m4_mu
#define vloxseg2ei16_v_f64m1_tamu __riscv_vloxseg2ei16_v_f64m1_mu
#define vloxseg3ei16_v_f64m1_tamu __riscv_vloxseg3ei16_v_f64m1_mu
#define vloxseg4ei16_v_f64m1_tamu __riscv_vloxseg4ei16_v_f64m1_mu
#define vloxseg5ei16_v_f64m1_tamu __riscv_vloxseg5ei16_v_f64m1_mu
#define vloxseg6ei16_v_f64m1_tamu __riscv_vloxseg6ei16_v_f64m1_mu
#define vloxseg7ei16_v_f64m1_tamu __riscv_vloxseg7ei16_v_f64m1_mu
#define vloxseg8ei16_v_f64m1_tamu __riscv_vloxseg8ei16_v_f64m1_mu
#define vloxseg2ei16_v_f64m2_tamu __riscv_vloxseg2ei16_v_f64m2_mu
#define vloxseg3ei16_v_f64m2_tamu __riscv_vloxseg3ei16_v_f64m2_mu
#define vloxseg4ei16_v_f64m2_tamu __riscv_vloxseg4ei16_v_f64m2_mu
#define vloxseg2ei16_v_f64m4_tamu __riscv_vloxseg2ei16_v_f64m4_mu
#define vloxseg2ei32_v_f64m1_tamu __riscv_vloxseg2ei32_v_f64m1_mu
#define vloxseg3ei32_v_f64m1_tamu __riscv_vloxseg3ei32_v_f64m1_mu
#define vloxseg4ei32_v_f64m1_tamu __riscv_vloxseg4ei32_v_f64m1_mu
#define vloxseg5ei32_v_f64m1_tamu __riscv_vloxseg5ei32_v_f64m1_mu
#define vloxseg6ei32_v_f64m1_tamu __riscv_vloxseg6ei32_v_f64m1_mu
#define vloxseg7ei32_v_f64m1_tamu __riscv_vloxseg7ei32_v_f64m1_mu
#define vloxseg8ei32_v_f64m1_tamu __riscv_vloxseg8ei32_v_f64m1_mu
#define vloxseg2ei32_v_f64m2_tamu __riscv_vloxseg2ei32_v_f64m2_mu
#define vloxseg3ei32_v_f64m2_tamu __riscv_vloxseg3ei32_v_f64m2_mu
#define vloxseg4ei32_v_f64m2_tamu __riscv_vloxseg4ei32_v_f64m2_mu
#define vloxseg2ei32_v_f64m4_tamu __riscv_vloxseg2ei32_v_f64m4_mu
#define vloxseg2ei64_v_f64m1_tamu __riscv_vloxseg2ei64_v_f64m1_mu
#define vloxseg3ei64_v_f64m1_tamu __riscv_vloxseg3ei64_v_f64m1_mu
#define vloxseg4ei64_v_f64m1_tamu __riscv_vloxseg4ei64_v_f64m1_mu
#define vloxseg5ei64_v_f64m1_tamu __riscv_vloxseg5ei64_v_f64m1_mu
#define vloxseg6ei64_v_f64m1_tamu __riscv_vloxseg6ei64_v_f64m1_mu
#define vloxseg7ei64_v_f64m1_tamu __riscv_vloxseg7ei64_v_f64m1_mu
#define vloxseg8ei64_v_f64m1_tamu __riscv_vloxseg8ei64_v_f64m1_mu
#define vloxseg2ei64_v_f64m2_tamu __riscv_vloxseg2ei64_v_f64m2_mu
#define vloxseg3ei64_v_f64m2_tamu __riscv_vloxseg3ei64_v_f64m2_mu
#define vloxseg4ei64_v_f64m2_tamu __riscv_vloxseg4ei64_v_f64m2_mu
#define vloxseg2ei64_v_f64m4_tamu __riscv_vloxseg2ei64_v_f64m4_mu
#define vluxseg2ei8_v_f16mf4_tamu __riscv_vluxseg2ei8_v_f16mf4_mu
#define vluxseg3ei8_v_f16mf4_tamu __riscv_vluxseg3ei8_v_f16mf4_mu
#define vluxseg4ei8_v_f16mf4_tamu __riscv_vluxseg4ei8_v_f16mf4_mu
#define vluxseg5ei8_v_f16mf4_tamu __riscv_vluxseg5ei8_v_f16mf4_mu
#define vluxseg6ei8_v_f16mf4_tamu __riscv_vluxseg6ei8_v_f16mf4_mu
#define vluxseg7ei8_v_f16mf4_tamu __riscv_vluxseg7ei8_v_f16mf4_mu
#define vluxseg8ei8_v_f16mf4_tamu __riscv_vluxseg8ei8_v_f16mf4_mu
#define vluxseg2ei8_v_f16mf2_tamu __riscv_vluxseg2ei8_v_f16mf2_mu
#define vluxseg3ei8_v_f16mf2_tamu __riscv_vluxseg3ei8_v_f16mf2_mu
#define vluxseg4ei8_v_f16mf2_tamu __riscv_vluxseg4ei8_v_f16mf2_mu
#define vluxseg5ei8_v_f16mf2_tamu __riscv_vluxseg5ei8_v_f16mf2_mu
#define vluxseg6ei8_v_f16mf2_tamu __riscv_vluxseg6ei8_v_f16mf2_mu
#define vluxseg7ei8_v_f16mf2_tamu __riscv_vluxseg7ei8_v_f16mf2_mu
#define vluxseg8ei8_v_f16mf2_tamu __riscv_vluxseg8ei8_v_f16mf2_mu
#define vluxseg2ei8_v_f16m1_tamu __riscv_vluxseg2ei8_v_f16m1_mu
#define vluxseg3ei8_v_f16m1_tamu __riscv_vluxseg3ei8_v_f16m1_mu
#define vluxseg4ei8_v_f16m1_tamu __riscv_vluxseg4ei8_v_f16m1_mu
#define vluxseg5ei8_v_f16m1_tamu __riscv_vluxseg5ei8_v_f16m1_mu
#define vluxseg6ei8_v_f16m1_tamu __riscv_vluxseg6ei8_v_f16m1_mu
#define vluxseg7ei8_v_f16m1_tamu __riscv_vluxseg7ei8_v_f16m1_mu
#define vluxseg8ei8_v_f16m1_tamu __riscv_vluxseg8ei8_v_f16m1_mu
#define vluxseg2ei8_v_f16m2_tamu __riscv_vluxseg2ei8_v_f16m2_mu
#define vluxseg3ei8_v_f16m2_tamu __riscv_vluxseg3ei8_v_f16m2_mu
#define vluxseg4ei8_v_f16m2_tamu __riscv_vluxseg4ei8_v_f16m2_mu
#define vluxseg2ei8_v_f16m4_tamu __riscv_vluxseg2ei8_v_f16m4_mu
#define vluxseg2ei16_v_f16mf4_tamu __riscv_vluxseg2ei16_v_f16mf4_mu
#define vluxseg3ei16_v_f16mf4_tamu __riscv_vluxseg3ei16_v_f16mf4_mu
#define vluxseg4ei16_v_f16mf4_tamu __riscv_vluxseg4ei16_v_f16mf4_mu
#define vluxseg5ei16_v_f16mf4_tamu __riscv_vluxseg5ei16_v_f16mf4_mu
#define vluxseg6ei16_v_f16mf4_tamu __riscv_vluxseg6ei16_v_f16mf4_mu
#define vluxseg7ei16_v_f16mf4_tamu __riscv_vluxseg7ei16_v_f16mf4_mu
#define vluxseg8ei16_v_f16mf4_tamu __riscv_vluxseg8ei16_v_f16mf4_mu
#define vluxseg2ei16_v_f16mf2_tamu __riscv_vluxseg2ei16_v_f16mf2_mu
#define vluxseg3ei16_v_f16mf2_tamu __riscv_vluxseg3ei16_v_f16mf2_mu
#define vluxseg4ei16_v_f16mf2_tamu __riscv_vluxseg4ei16_v_f16mf2_mu
#define vluxseg5ei16_v_f16mf2_tamu __riscv_vluxseg5ei16_v_f16mf2_mu
#define vluxseg6ei16_v_f16mf2_tamu __riscv_vluxseg6ei16_v_f16mf2_mu
#define vluxseg7ei16_v_f16mf2_tamu __riscv_vluxseg7ei16_v_f16mf2_mu
#define vluxseg8ei16_v_f16mf2_tamu __riscv_vluxseg8ei16_v_f16mf2_mu
#define vluxseg2ei16_v_f16m1_tamu __riscv_vluxseg2ei16_v_f16m1_mu
#define vluxseg3ei16_v_f16m1_tamu __riscv_vluxseg3ei16_v_f16m1_mu
#define vluxseg4ei16_v_f16m1_tamu __riscv_vluxseg4ei16_v_f16m1_mu
#define vluxseg5ei16_v_f16m1_tamu __riscv_vluxseg5ei16_v_f16m1_mu
#define vluxseg6ei16_v_f16m1_tamu __riscv_vluxseg6ei16_v_f16m1_mu
#define vluxseg7ei16_v_f16m1_tamu __riscv_vluxseg7ei16_v_f16m1_mu
#define vluxseg8ei16_v_f16m1_tamu __riscv_vluxseg8ei16_v_f16m1_mu
#define vluxseg2ei16_v_f16m2_tamu __riscv_vluxseg2ei16_v_f16m2_mu
#define vluxseg3ei16_v_f16m2_tamu __riscv_vluxseg3ei16_v_f16m2_mu
#define vluxseg4ei16_v_f16m2_tamu __riscv_vluxseg4ei16_v_f16m2_mu
#define vluxseg2ei16_v_f16m4_tamu __riscv_vluxseg2ei16_v_f16m4_mu
#define vluxseg2ei32_v_f16mf4_tamu __riscv_vluxseg2ei32_v_f16mf4_mu
#define vluxseg3ei32_v_f16mf4_tamu __riscv_vluxseg3ei32_v_f16mf4_mu
#define vluxseg4ei32_v_f16mf4_tamu __riscv_vluxseg4ei32_v_f16mf4_mu
#define vluxseg5ei32_v_f16mf4_tamu __riscv_vluxseg5ei32_v_f16mf4_mu
#define vluxseg6ei32_v_f16mf4_tamu __riscv_vluxseg6ei32_v_f16mf4_mu
#define vluxseg7ei32_v_f16mf4_tamu __riscv_vluxseg7ei32_v_f16mf4_mu
#define vluxseg8ei32_v_f16mf4_tamu __riscv_vluxseg8ei32_v_f16mf4_mu
#define vluxseg2ei32_v_f16mf2_tamu __riscv_vluxseg2ei32_v_f16mf2_mu
#define vluxseg3ei32_v_f16mf2_tamu __riscv_vluxseg3ei32_v_f16mf2_mu
#define vluxseg4ei32_v_f16mf2_tamu __riscv_vluxseg4ei32_v_f16mf2_mu
#define vluxseg5ei32_v_f16mf2_tamu __riscv_vluxseg5ei32_v_f16mf2_mu
#define vluxseg6ei32_v_f16mf2_tamu __riscv_vluxseg6ei32_v_f16mf2_mu
#define vluxseg7ei32_v_f16mf2_tamu __riscv_vluxseg7ei32_v_f16mf2_mu
#define vluxseg8ei32_v_f16mf2_tamu __riscv_vluxseg8ei32_v_f16mf2_mu
#define vluxseg2ei32_v_f16m1_tamu __riscv_vluxseg2ei32_v_f16m1_mu
#define vluxseg3ei32_v_f16m1_tamu __riscv_vluxseg3ei32_v_f16m1_mu
#define vluxseg4ei32_v_f16m1_tamu __riscv_vluxseg4ei32_v_f16m1_mu
#define vluxseg5ei32_v_f16m1_tamu __riscv_vluxseg5ei32_v_f16m1_mu
#define vluxseg6ei32_v_f16m1_tamu __riscv_vluxseg6ei32_v_f16m1_mu
#define vluxseg7ei32_v_f16m1_tamu __riscv_vluxseg7ei32_v_f16m1_mu
#define vluxseg8ei32_v_f16m1_tamu __riscv_vluxseg8ei32_v_f16m1_mu
#define vluxseg2ei32_v_f16m2_tamu __riscv_vluxseg2ei32_v_f16m2_mu
#define vluxseg3ei32_v_f16m2_tamu __riscv_vluxseg3ei32_v_f16m2_mu
#define vluxseg4ei32_v_f16m2_tamu __riscv_vluxseg4ei32_v_f16m2_mu
#define vluxseg2ei32_v_f16m4_tamu __riscv_vluxseg2ei32_v_f16m4_mu
#define vluxseg2ei64_v_f16mf4_tamu __riscv_vluxseg2ei64_v_f16mf4_mu
#define vluxseg3ei64_v_f16mf4_tamu __riscv_vluxseg3ei64_v_f16mf4_mu
#define vluxseg4ei64_v_f16mf4_tamu __riscv_vluxseg4ei64_v_f16mf4_mu
#define vluxseg5ei64_v_f16mf4_tamu __riscv_vluxseg5ei64_v_f16mf4_mu
#define vluxseg6ei64_v_f16mf4_tamu __riscv_vluxseg6ei64_v_f16mf4_mu
#define vluxseg7ei64_v_f16mf4_tamu __riscv_vluxseg7ei64_v_f16mf4_mu
#define vluxseg8ei64_v_f16mf4_tamu __riscv_vluxseg8ei64_v_f16mf4_mu
#define vluxseg2ei64_v_f16mf2_tamu __riscv_vluxseg2ei64_v_f16mf2_mu
#define vluxseg3ei64_v_f16mf2_tamu __riscv_vluxseg3ei64_v_f16mf2_mu
#define vluxseg4ei64_v_f16mf2_tamu __riscv_vluxseg4ei64_v_f16mf2_mu
#define vluxseg5ei64_v_f16mf2_tamu __riscv_vluxseg5ei64_v_f16mf2_mu
#define vluxseg6ei64_v_f16mf2_tamu __riscv_vluxseg6ei64_v_f16mf2_mu
#define vluxseg7ei64_v_f16mf2_tamu __riscv_vluxseg7ei64_v_f16mf2_mu
#define vluxseg8ei64_v_f16mf2_tamu __riscv_vluxseg8ei64_v_f16mf2_mu
#define vluxseg2ei64_v_f16m1_tamu __riscv_vluxseg2ei64_v_f16m1_mu
#define vluxseg3ei64_v_f16m1_tamu __riscv_vluxseg3ei64_v_f16m1_mu
#define vluxseg4ei64_v_f16m1_tamu __riscv_vluxseg4ei64_v_f16m1_mu
#define vluxseg5ei64_v_f16m1_tamu __riscv_vluxseg5ei64_v_f16m1_mu
#define vluxseg6ei64_v_f16m1_tamu __riscv_vluxseg6ei64_v_f16m1_mu
#define vluxseg7ei64_v_f16m1_tamu __riscv_vluxseg7ei64_v_f16m1_mu
#define vluxseg8ei64_v_f16m1_tamu __riscv_vluxseg8ei64_v_f16m1_mu
#define vluxseg2ei64_v_f16m2_tamu __riscv_vluxseg2ei64_v_f16m2_mu
#define vluxseg3ei64_v_f16m2_tamu __riscv_vluxseg3ei64_v_f16m2_mu
#define vluxseg4ei64_v_f16m2_tamu __riscv_vluxseg4ei64_v_f16m2_mu
#define vluxseg2ei8_v_f32mf2_tamu __riscv_vluxseg2ei8_v_f32mf2_mu
#define vluxseg3ei8_v_f32mf2_tamu __riscv_vluxseg3ei8_v_f32mf2_mu
#define vluxseg4ei8_v_f32mf2_tamu __riscv_vluxseg4ei8_v_f32mf2_mu
#define vluxseg5ei8_v_f32mf2_tamu __riscv_vluxseg5ei8_v_f32mf2_mu
#define vluxseg6ei8_v_f32mf2_tamu __riscv_vluxseg6ei8_v_f32mf2_mu
#define vluxseg7ei8_v_f32mf2_tamu __riscv_vluxseg7ei8_v_f32mf2_mu
#define vluxseg8ei8_v_f32mf2_tamu __riscv_vluxseg8ei8_v_f32mf2_mu
#define vluxseg2ei8_v_f32m1_tamu __riscv_vluxseg2ei8_v_f32m1_mu
#define vluxseg3ei8_v_f32m1_tamu __riscv_vluxseg3ei8_v_f32m1_mu
#define vluxseg4ei8_v_f32m1_tamu __riscv_vluxseg4ei8_v_f32m1_mu
#define vluxseg5ei8_v_f32m1_tamu __riscv_vluxseg5ei8_v_f32m1_mu
#define vluxseg6ei8_v_f32m1_tamu __riscv_vluxseg6ei8_v_f32m1_mu
#define vluxseg7ei8_v_f32m1_tamu __riscv_vluxseg7ei8_v_f32m1_mu
#define vluxseg8ei8_v_f32m1_tamu __riscv_vluxseg8ei8_v_f32m1_mu
#define vluxseg2ei8_v_f32m2_tamu __riscv_vluxseg2ei8_v_f32m2_mu
#define vluxseg3ei8_v_f32m2_tamu __riscv_vluxseg3ei8_v_f32m2_mu
#define vluxseg4ei8_v_f32m2_tamu __riscv_vluxseg4ei8_v_f32m2_mu
#define vluxseg2ei8_v_f32m4_tamu __riscv_vluxseg2ei8_v_f32m4_mu
#define vluxseg2ei16_v_f32mf2_tamu __riscv_vluxseg2ei16_v_f32mf2_mu
#define vluxseg3ei16_v_f32mf2_tamu __riscv_vluxseg3ei16_v_f32mf2_mu
#define vluxseg4ei16_v_f32mf2_tamu __riscv_vluxseg4ei16_v_f32mf2_mu
#define vluxseg5ei16_v_f32mf2_tamu __riscv_vluxseg5ei16_v_f32mf2_mu
#define vluxseg6ei16_v_f32mf2_tamu __riscv_vluxseg6ei16_v_f32mf2_mu
#define vluxseg7ei16_v_f32mf2_tamu __riscv_vluxseg7ei16_v_f32mf2_mu
#define vluxseg8ei16_v_f32mf2_tamu __riscv_vluxseg8ei16_v_f32mf2_mu
#define vluxseg2ei16_v_f32m1_tamu __riscv_vluxseg2ei16_v_f32m1_mu
#define vluxseg3ei16_v_f32m1_tamu __riscv_vluxseg3ei16_v_f32m1_mu
#define vluxseg4ei16_v_f32m1_tamu __riscv_vluxseg4ei16_v_f32m1_mu
#define vluxseg5ei16_v_f32m1_tamu __riscv_vluxseg5ei16_v_f32m1_mu
#define vluxseg6ei16_v_f32m1_tamu __riscv_vluxseg6ei16_v_f32m1_mu
#define vluxseg7ei16_v_f32m1_tamu __riscv_vluxseg7ei16_v_f32m1_mu
#define vluxseg8ei16_v_f32m1_tamu __riscv_vluxseg8ei16_v_f32m1_mu
#define vluxseg2ei16_v_f32m2_tamu __riscv_vluxseg2ei16_v_f32m2_mu
#define vluxseg3ei16_v_f32m2_tamu __riscv_vluxseg3ei16_v_f32m2_mu
#define vluxseg4ei16_v_f32m2_tamu __riscv_vluxseg4ei16_v_f32m2_mu
#define vluxseg2ei16_v_f32m4_tamu __riscv_vluxseg2ei16_v_f32m4_mu
#define vluxseg2ei32_v_f32mf2_tamu __riscv_vluxseg2ei32_v_f32mf2_mu
#define vluxseg3ei32_v_f32mf2_tamu __riscv_vluxseg3ei32_v_f32mf2_mu
#define vluxseg4ei32_v_f32mf2_tamu __riscv_vluxseg4ei32_v_f32mf2_mu
#define vluxseg5ei32_v_f32mf2_tamu __riscv_vluxseg5ei32_v_f32mf2_mu
#define vluxseg6ei32_v_f32mf2_tamu __riscv_vluxseg6ei32_v_f32mf2_mu
#define vluxseg7ei32_v_f32mf2_tamu __riscv_vluxseg7ei32_v_f32mf2_mu
#define vluxseg8ei32_v_f32mf2_tamu __riscv_vluxseg8ei32_v_f32mf2_mu
#define vluxseg2ei32_v_f32m1_tamu __riscv_vluxseg2ei32_v_f32m1_mu
#define vluxseg3ei32_v_f32m1_tamu __riscv_vluxseg3ei32_v_f32m1_mu
#define vluxseg4ei32_v_f32m1_tamu __riscv_vluxseg4ei32_v_f32m1_mu
#define vluxseg5ei32_v_f32m1_tamu __riscv_vluxseg5ei32_v_f32m1_mu
#define vluxseg6ei32_v_f32m1_tamu __riscv_vluxseg6ei32_v_f32m1_mu
#define vluxseg7ei32_v_f32m1_tamu __riscv_vluxseg7ei32_v_f32m1_mu
#define vluxseg8ei32_v_f32m1_tamu __riscv_vluxseg8ei32_v_f32m1_mu
#define vluxseg2ei32_v_f32m2_tamu __riscv_vluxseg2ei32_v_f32m2_mu
#define vluxseg3ei32_v_f32m2_tamu __riscv_vluxseg3ei32_v_f32m2_mu
#define vluxseg4ei32_v_f32m2_tamu __riscv_vluxseg4ei32_v_f32m2_mu
#define vluxseg2ei32_v_f32m4_tamu __riscv_vluxseg2ei32_v_f32m4_mu
#define vluxseg2ei64_v_f32mf2_tamu __riscv_vluxseg2ei64_v_f32mf2_mu
#define vluxseg3ei64_v_f32mf2_tamu __riscv_vluxseg3ei64_v_f32mf2_mu
#define vluxseg4ei64_v_f32mf2_tamu __riscv_vluxseg4ei64_v_f32mf2_mu
#define vluxseg5ei64_v_f32mf2_tamu __riscv_vluxseg5ei64_v_f32mf2_mu
#define vluxseg6ei64_v_f32mf2_tamu __riscv_vluxseg6ei64_v_f32mf2_mu
#define vluxseg7ei64_v_f32mf2_tamu __riscv_vluxseg7ei64_v_f32mf2_mu
#define vluxseg8ei64_v_f32mf2_tamu __riscv_vluxseg8ei64_v_f32mf2_mu
#define vluxseg2ei64_v_f32m1_tamu __riscv_vluxseg2ei64_v_f32m1_mu
#define vluxseg3ei64_v_f32m1_tamu __riscv_vluxseg3ei64_v_f32m1_mu
#define vluxseg4ei64_v_f32m1_tamu __riscv_vluxseg4ei64_v_f32m1_mu
#define vluxseg5ei64_v_f32m1_tamu __riscv_vluxseg5ei64_v_f32m1_mu
#define vluxseg6ei64_v_f32m1_tamu __riscv_vluxseg6ei64_v_f32m1_mu
#define vluxseg7ei64_v_f32m1_tamu __riscv_vluxseg7ei64_v_f32m1_mu
#define vluxseg8ei64_v_f32m1_tamu __riscv_vluxseg8ei64_v_f32m1_mu
#define vluxseg2ei64_v_f32m2_tamu __riscv_vluxseg2ei64_v_f32m2_mu
#define vluxseg3ei64_v_f32m2_tamu __riscv_vluxseg3ei64_v_f32m2_mu
#define vluxseg4ei64_v_f32m2_tamu __riscv_vluxseg4ei64_v_f32m2_mu
#define vluxseg2ei64_v_f32m4_tamu __riscv_vluxseg2ei64_v_f32m4_mu
#define vluxseg2ei8_v_f64m1_tamu __riscv_vluxseg2ei8_v_f64m1_mu
#define vluxseg3ei8_v_f64m1_tamu __riscv_vluxseg3ei8_v_f64m1_mu
#define vluxseg4ei8_v_f64m1_tamu __riscv_vluxseg4ei8_v_f64m1_mu
#define vluxseg5ei8_v_f64m1_tamu __riscv_vluxseg5ei8_v_f64m1_mu
#define vluxseg6ei8_v_f64m1_tamu __riscv_vluxseg6ei8_v_f64m1_mu
#define vluxseg7ei8_v_f64m1_tamu __riscv_vluxseg7ei8_v_f64m1_mu
#define vluxseg8ei8_v_f64m1_tamu __riscv_vluxseg8ei8_v_f64m1_mu
#define vluxseg2ei8_v_f64m2_tamu __riscv_vluxseg2ei8_v_f64m2_mu
#define vluxseg3ei8_v_f64m2_tamu __riscv_vluxseg3ei8_v_f64m2_mu
#define vluxseg4ei8_v_f64m2_tamu __riscv_vluxseg4ei8_v_f64m2_mu
#define vluxseg2ei8_v_f64m4_tamu __riscv_vluxseg2ei8_v_f64m4_mu
#define vluxseg2ei16_v_f64m1_tamu __riscv_vluxseg2ei16_v_f64m1_mu
#define vluxseg3ei16_v_f64m1_tamu __riscv_vluxseg3ei16_v_f64m1_mu
#define vluxseg4ei16_v_f64m1_tamu __riscv_vluxseg4ei16_v_f64m1_mu
#define vluxseg5ei16_v_f64m1_tamu __riscv_vluxseg5ei16_v_f64m1_mu
#define vluxseg6ei16_v_f64m1_tamu __riscv_vluxseg6ei16_v_f64m1_mu
#define vluxseg7ei16_v_f64m1_tamu __riscv_vluxseg7ei16_v_f64m1_mu
#define vluxseg8ei16_v_f64m1_tamu __riscv_vluxseg8ei16_v_f64m1_mu
#define vluxseg2ei16_v_f64m2_tamu __riscv_vluxseg2ei16_v_f64m2_mu
#define vluxseg3ei16_v_f64m2_tamu __riscv_vluxseg3ei16_v_f64m2_mu
#define vluxseg4ei16_v_f64m2_tamu __riscv_vluxseg4ei16_v_f64m2_mu
#define vluxseg2ei16_v_f64m4_tamu __riscv_vluxseg2ei16_v_f64m4_mu
#define vluxseg2ei32_v_f64m1_tamu __riscv_vluxseg2ei32_v_f64m1_mu
#define vluxseg3ei32_v_f64m1_tamu __riscv_vluxseg3ei32_v_f64m1_mu
#define vluxseg4ei32_v_f64m1_tamu __riscv_vluxseg4ei32_v_f64m1_mu
#define vluxseg5ei32_v_f64m1_tamu __riscv_vluxseg5ei32_v_f64m1_mu
#define vluxseg6ei32_v_f64m1_tamu __riscv_vluxseg6ei32_v_f64m1_mu
#define vluxseg7ei32_v_f64m1_tamu __riscv_vluxseg7ei32_v_f64m1_mu
#define vluxseg8ei32_v_f64m1_tamu __riscv_vluxseg8ei32_v_f64m1_mu
#define vluxseg2ei32_v_f64m2_tamu __riscv_vluxseg2ei32_v_f64m2_mu
#define vluxseg3ei32_v_f64m2_tamu __riscv_vluxseg3ei32_v_f64m2_mu
#define vluxseg4ei32_v_f64m2_tamu __riscv_vluxseg4ei32_v_f64m2_mu
#define vluxseg2ei32_v_f64m4_tamu __riscv_vluxseg2ei32_v_f64m4_mu
#define vluxseg2ei64_v_f64m1_tamu __riscv_vluxseg2ei64_v_f64m1_mu
#define vluxseg3ei64_v_f64m1_tamu __riscv_vluxseg3ei64_v_f64m1_mu
#define vluxseg4ei64_v_f64m1_tamu __riscv_vluxseg4ei64_v_f64m1_mu
#define vluxseg5ei64_v_f64m1_tamu __riscv_vluxseg5ei64_v_f64m1_mu
#define vluxseg6ei64_v_f64m1_tamu __riscv_vluxseg6ei64_v_f64m1_mu
#define vluxseg7ei64_v_f64m1_tamu __riscv_vluxseg7ei64_v_f64m1_mu
#define vluxseg8ei64_v_f64m1_tamu __riscv_vluxseg8ei64_v_f64m1_mu
#define vluxseg2ei64_v_f64m2_tamu __riscv_vluxseg2ei64_v_f64m2_mu
#define vluxseg3ei64_v_f64m2_tamu __riscv_vluxseg3ei64_v_f64m2_mu
#define vluxseg4ei64_v_f64m2_tamu __riscv_vluxseg4ei64_v_f64m2_mu
#define vluxseg2ei64_v_f64m4_tamu __riscv_vluxseg2ei64_v_f64m4_mu
#define vloxseg2ei8_v_i8mf8_tamu __riscv_vloxseg2ei8_v_i8mf8_mu
#define vloxseg3ei8_v_i8mf8_tamu __riscv_vloxseg3ei8_v_i8mf8_mu
#define vloxseg4ei8_v_i8mf8_tamu __riscv_vloxseg4ei8_v_i8mf8_mu
#define vloxseg5ei8_v_i8mf8_tamu __riscv_vloxseg5ei8_v_i8mf8_mu
#define vloxseg6ei8_v_i8mf8_tamu __riscv_vloxseg6ei8_v_i8mf8_mu
#define vloxseg7ei8_v_i8mf8_tamu __riscv_vloxseg7ei8_v_i8mf8_mu
#define vloxseg8ei8_v_i8mf8_tamu __riscv_vloxseg8ei8_v_i8mf8_mu
#define vloxseg2ei8_v_i8mf4_tamu __riscv_vloxseg2ei8_v_i8mf4_mu
#define vloxseg3ei8_v_i8mf4_tamu __riscv_vloxseg3ei8_v_i8mf4_mu
#define vloxseg4ei8_v_i8mf4_tamu __riscv_vloxseg4ei8_v_i8mf4_mu
#define vloxseg5ei8_v_i8mf4_tamu __riscv_vloxseg5ei8_v_i8mf4_mu
#define vloxseg6ei8_v_i8mf4_tamu __riscv_vloxseg6ei8_v_i8mf4_mu
#define vloxseg7ei8_v_i8mf4_tamu __riscv_vloxseg7ei8_v_i8mf4_mu
#define vloxseg8ei8_v_i8mf4_tamu __riscv_vloxseg8ei8_v_i8mf4_mu
#define vloxseg2ei8_v_i8mf2_tamu __riscv_vloxseg2ei8_v_i8mf2_mu
#define vloxseg3ei8_v_i8mf2_tamu __riscv_vloxseg3ei8_v_i8mf2_mu
#define vloxseg4ei8_v_i8mf2_tamu __riscv_vloxseg4ei8_v_i8mf2_mu
#define vloxseg5ei8_v_i8mf2_tamu __riscv_vloxseg5ei8_v_i8mf2_mu
#define vloxseg6ei8_v_i8mf2_tamu __riscv_vloxseg6ei8_v_i8mf2_mu
#define vloxseg7ei8_v_i8mf2_tamu __riscv_vloxseg7ei8_v_i8mf2_mu
#define vloxseg8ei8_v_i8mf2_tamu __riscv_vloxseg8ei8_v_i8mf2_mu
#define vloxseg2ei8_v_i8m1_tamu __riscv_vloxseg2ei8_v_i8m1_mu
#define vloxseg3ei8_v_i8m1_tamu __riscv_vloxseg3ei8_v_i8m1_mu
#define vloxseg4ei8_v_i8m1_tamu __riscv_vloxseg4ei8_v_i8m1_mu
#define vloxseg5ei8_v_i8m1_tamu __riscv_vloxseg5ei8_v_i8m1_mu
#define vloxseg6ei8_v_i8m1_tamu __riscv_vloxseg6ei8_v_i8m1_mu
#define vloxseg7ei8_v_i8m1_tamu __riscv_vloxseg7ei8_v_i8m1_mu
#define vloxseg8ei8_v_i8m1_tamu __riscv_vloxseg8ei8_v_i8m1_mu
#define vloxseg2ei8_v_i8m2_tamu __riscv_vloxseg2ei8_v_i8m2_mu
#define vloxseg3ei8_v_i8m2_tamu __riscv_vloxseg3ei8_v_i8m2_mu
#define vloxseg4ei8_v_i8m2_tamu __riscv_vloxseg4ei8_v_i8m2_mu
#define vloxseg2ei8_v_i8m4_tamu __riscv_vloxseg2ei8_v_i8m4_mu
#define vloxseg2ei16_v_i8mf8_tamu __riscv_vloxseg2ei16_v_i8mf8_mu
#define vloxseg3ei16_v_i8mf8_tamu __riscv_vloxseg3ei16_v_i8mf8_mu
#define vloxseg4ei16_v_i8mf8_tamu __riscv_vloxseg4ei16_v_i8mf8_mu
#define vloxseg5ei16_v_i8mf8_tamu __riscv_vloxseg5ei16_v_i8mf8_mu
#define vloxseg6ei16_v_i8mf8_tamu __riscv_vloxseg6ei16_v_i8mf8_mu
#define vloxseg7ei16_v_i8mf8_tamu __riscv_vloxseg7ei16_v_i8mf8_mu
#define vloxseg8ei16_v_i8mf8_tamu __riscv_vloxseg8ei16_v_i8mf8_mu
#define vloxseg2ei16_v_i8mf4_tamu __riscv_vloxseg2ei16_v_i8mf4_mu
#define vloxseg3ei16_v_i8mf4_tamu __riscv_vloxseg3ei16_v_i8mf4_mu
#define vloxseg4ei16_v_i8mf4_tamu __riscv_vloxseg4ei16_v_i8mf4_mu
#define vloxseg5ei16_v_i8mf4_tamu __riscv_vloxseg5ei16_v_i8mf4_mu
#define vloxseg6ei16_v_i8mf4_tamu __riscv_vloxseg6ei16_v_i8mf4_mu
#define vloxseg7ei16_v_i8mf4_tamu __riscv_vloxseg7ei16_v_i8mf4_mu
#define vloxseg8ei16_v_i8mf4_tamu __riscv_vloxseg8ei16_v_i8mf4_mu
#define vloxseg2ei16_v_i8mf2_tamu __riscv_vloxseg2ei16_v_i8mf2_mu
#define vloxseg3ei16_v_i8mf2_tamu __riscv_vloxseg3ei16_v_i8mf2_mu
#define vloxseg4ei16_v_i8mf2_tamu __riscv_vloxseg4ei16_v_i8mf2_mu
#define vloxseg5ei16_v_i8mf2_tamu __riscv_vloxseg5ei16_v_i8mf2_mu
#define vloxseg6ei16_v_i8mf2_tamu __riscv_vloxseg6ei16_v_i8mf2_mu
#define vloxseg7ei16_v_i8mf2_tamu __riscv_vloxseg7ei16_v_i8mf2_mu
#define vloxseg8ei16_v_i8mf2_tamu __riscv_vloxseg8ei16_v_i8mf2_mu
#define vloxseg2ei16_v_i8m1_tamu __riscv_vloxseg2ei16_v_i8m1_mu
#define vloxseg3ei16_v_i8m1_tamu __riscv_vloxseg3ei16_v_i8m1_mu
#define vloxseg4ei16_v_i8m1_tamu __riscv_vloxseg4ei16_v_i8m1_mu
#define vloxseg5ei16_v_i8m1_tamu __riscv_vloxseg5ei16_v_i8m1_mu
#define vloxseg6ei16_v_i8m1_tamu __riscv_vloxseg6ei16_v_i8m1_mu
#define vloxseg7ei16_v_i8m1_tamu __riscv_vloxseg7ei16_v_i8m1_mu
#define vloxseg8ei16_v_i8m1_tamu __riscv_vloxseg8ei16_v_i8m1_mu
#define vloxseg2ei16_v_i8m2_tamu __riscv_vloxseg2ei16_v_i8m2_mu
#define vloxseg3ei16_v_i8m2_tamu __riscv_vloxseg3ei16_v_i8m2_mu
#define vloxseg4ei16_v_i8m2_tamu __riscv_vloxseg4ei16_v_i8m2_mu
#define vloxseg2ei16_v_i8m4_tamu __riscv_vloxseg2ei16_v_i8m4_mu
#define vloxseg2ei32_v_i8mf8_tamu __riscv_vloxseg2ei32_v_i8mf8_mu
#define vloxseg3ei32_v_i8mf8_tamu __riscv_vloxseg3ei32_v_i8mf8_mu
#define vloxseg4ei32_v_i8mf8_tamu __riscv_vloxseg4ei32_v_i8mf8_mu
#define vloxseg5ei32_v_i8mf8_tamu __riscv_vloxseg5ei32_v_i8mf8_mu
#define vloxseg6ei32_v_i8mf8_tamu __riscv_vloxseg6ei32_v_i8mf8_mu
#define vloxseg7ei32_v_i8mf8_tamu __riscv_vloxseg7ei32_v_i8mf8_mu
#define vloxseg8ei32_v_i8mf8_tamu __riscv_vloxseg8ei32_v_i8mf8_mu
#define vloxseg2ei32_v_i8mf4_tamu __riscv_vloxseg2ei32_v_i8mf4_mu
#define vloxseg3ei32_v_i8mf4_tamu __riscv_vloxseg3ei32_v_i8mf4_mu
#define vloxseg4ei32_v_i8mf4_tamu __riscv_vloxseg4ei32_v_i8mf4_mu
#define vloxseg5ei32_v_i8mf4_tamu __riscv_vloxseg5ei32_v_i8mf4_mu
#define vloxseg6ei32_v_i8mf4_tamu __riscv_vloxseg6ei32_v_i8mf4_mu
#define vloxseg7ei32_v_i8mf4_tamu __riscv_vloxseg7ei32_v_i8mf4_mu
#define vloxseg8ei32_v_i8mf4_tamu __riscv_vloxseg8ei32_v_i8mf4_mu
#define vloxseg2ei32_v_i8mf2_tamu __riscv_vloxseg2ei32_v_i8mf2_mu
#define vloxseg3ei32_v_i8mf2_tamu __riscv_vloxseg3ei32_v_i8mf2_mu
#define vloxseg4ei32_v_i8mf2_tamu __riscv_vloxseg4ei32_v_i8mf2_mu
#define vloxseg5ei32_v_i8mf2_tamu __riscv_vloxseg5ei32_v_i8mf2_mu
#define vloxseg6ei32_v_i8mf2_tamu __riscv_vloxseg6ei32_v_i8mf2_mu
#define vloxseg7ei32_v_i8mf2_tamu __riscv_vloxseg7ei32_v_i8mf2_mu
#define vloxseg8ei32_v_i8mf2_tamu __riscv_vloxseg8ei32_v_i8mf2_mu
#define vloxseg2ei32_v_i8m1_tamu __riscv_vloxseg2ei32_v_i8m1_mu
#define vloxseg3ei32_v_i8m1_tamu __riscv_vloxseg3ei32_v_i8m1_mu
#define vloxseg4ei32_v_i8m1_tamu __riscv_vloxseg4ei32_v_i8m1_mu
#define vloxseg5ei32_v_i8m1_tamu __riscv_vloxseg5ei32_v_i8m1_mu
#define vloxseg6ei32_v_i8m1_tamu __riscv_vloxseg6ei32_v_i8m1_mu
#define vloxseg7ei32_v_i8m1_tamu __riscv_vloxseg7ei32_v_i8m1_mu
#define vloxseg8ei32_v_i8m1_tamu __riscv_vloxseg8ei32_v_i8m1_mu
#define vloxseg2ei32_v_i8m2_tamu __riscv_vloxseg2ei32_v_i8m2_mu
#define vloxseg3ei32_v_i8m2_tamu __riscv_vloxseg3ei32_v_i8m2_mu
#define vloxseg4ei32_v_i8m2_tamu __riscv_vloxseg4ei32_v_i8m2_mu
#define vloxseg2ei64_v_i8mf8_tamu __riscv_vloxseg2ei64_v_i8mf8_mu
#define vloxseg3ei64_v_i8mf8_tamu __riscv_vloxseg3ei64_v_i8mf8_mu
#define vloxseg4ei64_v_i8mf8_tamu __riscv_vloxseg4ei64_v_i8mf8_mu
#define vloxseg5ei64_v_i8mf8_tamu __riscv_vloxseg5ei64_v_i8mf8_mu
#define vloxseg6ei64_v_i8mf8_tamu __riscv_vloxseg6ei64_v_i8mf8_mu
#define vloxseg7ei64_v_i8mf8_tamu __riscv_vloxseg7ei64_v_i8mf8_mu
#define vloxseg8ei64_v_i8mf8_tamu __riscv_vloxseg8ei64_v_i8mf8_mu
#define vloxseg2ei64_v_i8mf4_tamu __riscv_vloxseg2ei64_v_i8mf4_mu
#define vloxseg3ei64_v_i8mf4_tamu __riscv_vloxseg3ei64_v_i8mf4_mu
#define vloxseg4ei64_v_i8mf4_tamu __riscv_vloxseg4ei64_v_i8mf4_mu
#define vloxseg5ei64_v_i8mf4_tamu __riscv_vloxseg5ei64_v_i8mf4_mu
#define vloxseg6ei64_v_i8mf4_tamu __riscv_vloxseg6ei64_v_i8mf4_mu
#define vloxseg7ei64_v_i8mf4_tamu __riscv_vloxseg7ei64_v_i8mf4_mu
#define vloxseg8ei64_v_i8mf4_tamu __riscv_vloxseg8ei64_v_i8mf4_mu
#define vloxseg2ei64_v_i8mf2_tamu __riscv_vloxseg2ei64_v_i8mf2_mu
#define vloxseg3ei64_v_i8mf2_tamu __riscv_vloxseg3ei64_v_i8mf2_mu
#define vloxseg4ei64_v_i8mf2_tamu __riscv_vloxseg4ei64_v_i8mf2_mu
#define vloxseg5ei64_v_i8mf2_tamu __riscv_vloxseg5ei64_v_i8mf2_mu
#define vloxseg6ei64_v_i8mf2_tamu __riscv_vloxseg6ei64_v_i8mf2_mu
#define vloxseg7ei64_v_i8mf2_tamu __riscv_vloxseg7ei64_v_i8mf2_mu
#define vloxseg8ei64_v_i8mf2_tamu __riscv_vloxseg8ei64_v_i8mf2_mu
#define vloxseg2ei64_v_i8m1_tamu __riscv_vloxseg2ei64_v_i8m1_mu
#define vloxseg3ei64_v_i8m1_tamu __riscv_vloxseg3ei64_v_i8m1_mu
#define vloxseg4ei64_v_i8m1_tamu __riscv_vloxseg4ei64_v_i8m1_mu
#define vloxseg5ei64_v_i8m1_tamu __riscv_vloxseg5ei64_v_i8m1_mu
#define vloxseg6ei64_v_i8m1_tamu __riscv_vloxseg6ei64_v_i8m1_mu
#define vloxseg7ei64_v_i8m1_tamu __riscv_vloxseg7ei64_v_i8m1_mu
#define vloxseg8ei64_v_i8m1_tamu __riscv_vloxseg8ei64_v_i8m1_mu
#define vloxseg2ei8_v_i16mf4_tamu __riscv_vloxseg2ei8_v_i16mf4_mu
#define vloxseg3ei8_v_i16mf4_tamu __riscv_vloxseg3ei8_v_i16mf4_mu
#define vloxseg4ei8_v_i16mf4_tamu __riscv_vloxseg4ei8_v_i16mf4_mu
#define vloxseg5ei8_v_i16mf4_tamu __riscv_vloxseg5ei8_v_i16mf4_mu
#define vloxseg6ei8_v_i16mf4_tamu __riscv_vloxseg6ei8_v_i16mf4_mu
#define vloxseg7ei8_v_i16mf4_tamu __riscv_vloxseg7ei8_v_i16mf4_mu
#define vloxseg8ei8_v_i16mf4_tamu __riscv_vloxseg8ei8_v_i16mf4_mu
#define vloxseg2ei8_v_i16mf2_tamu __riscv_vloxseg2ei8_v_i16mf2_mu
#define vloxseg3ei8_v_i16mf2_tamu __riscv_vloxseg3ei8_v_i16mf2_mu
#define vloxseg4ei8_v_i16mf2_tamu __riscv_vloxseg4ei8_v_i16mf2_mu
#define vloxseg5ei8_v_i16mf2_tamu __riscv_vloxseg5ei8_v_i16mf2_mu
#define vloxseg6ei8_v_i16mf2_tamu __riscv_vloxseg6ei8_v_i16mf2_mu
#define vloxseg7ei8_v_i16mf2_tamu __riscv_vloxseg7ei8_v_i16mf2_mu
#define vloxseg8ei8_v_i16mf2_tamu __riscv_vloxseg8ei8_v_i16mf2_mu
#define vloxseg2ei8_v_i16m1_tamu __riscv_vloxseg2ei8_v_i16m1_mu
#define vloxseg3ei8_v_i16m1_tamu __riscv_vloxseg3ei8_v_i16m1_mu
#define vloxseg4ei8_v_i16m1_tamu __riscv_vloxseg4ei8_v_i16m1_mu
#define vloxseg5ei8_v_i16m1_tamu __riscv_vloxseg5ei8_v_i16m1_mu
#define vloxseg6ei8_v_i16m1_tamu __riscv_vloxseg6ei8_v_i16m1_mu
#define vloxseg7ei8_v_i16m1_tamu __riscv_vloxseg7ei8_v_i16m1_mu
#define vloxseg8ei8_v_i16m1_tamu __riscv_vloxseg8ei8_v_i16m1_mu
#define vloxseg2ei8_v_i16m2_tamu __riscv_vloxseg2ei8_v_i16m2_mu
#define vloxseg3ei8_v_i16m2_tamu __riscv_vloxseg3ei8_v_i16m2_mu
#define vloxseg4ei8_v_i16m2_tamu __riscv_vloxseg4ei8_v_i16m2_mu
#define vloxseg2ei8_v_i16m4_tamu __riscv_vloxseg2ei8_v_i16m4_mu
#define vloxseg2ei16_v_i16mf4_tamu __riscv_vloxseg2ei16_v_i16mf4_mu
#define vloxseg3ei16_v_i16mf4_tamu __riscv_vloxseg3ei16_v_i16mf4_mu
#define vloxseg4ei16_v_i16mf4_tamu __riscv_vloxseg4ei16_v_i16mf4_mu
#define vloxseg5ei16_v_i16mf4_tamu __riscv_vloxseg5ei16_v_i16mf4_mu
#define vloxseg6ei16_v_i16mf4_tamu __riscv_vloxseg6ei16_v_i16mf4_mu
#define vloxseg7ei16_v_i16mf4_tamu __riscv_vloxseg7ei16_v_i16mf4_mu
#define vloxseg8ei16_v_i16mf4_tamu __riscv_vloxseg8ei16_v_i16mf4_mu
#define vloxseg2ei16_v_i16mf2_tamu __riscv_vloxseg2ei16_v_i16mf2_mu
#define vloxseg3ei16_v_i16mf2_tamu __riscv_vloxseg3ei16_v_i16mf2_mu
#define vloxseg4ei16_v_i16mf2_tamu __riscv_vloxseg4ei16_v_i16mf2_mu
#define vloxseg5ei16_v_i16mf2_tamu __riscv_vloxseg5ei16_v_i16mf2_mu
#define vloxseg6ei16_v_i16mf2_tamu __riscv_vloxseg6ei16_v_i16mf2_mu
#define vloxseg7ei16_v_i16mf2_tamu __riscv_vloxseg7ei16_v_i16mf2_mu
#define vloxseg8ei16_v_i16mf2_tamu __riscv_vloxseg8ei16_v_i16mf2_mu
#define vloxseg2ei16_v_i16m1_tamu __riscv_vloxseg2ei16_v_i16m1_mu
#define vloxseg3ei16_v_i16m1_tamu __riscv_vloxseg3ei16_v_i16m1_mu
#define vloxseg4ei16_v_i16m1_tamu __riscv_vloxseg4ei16_v_i16m1_mu
#define vloxseg5ei16_v_i16m1_tamu __riscv_vloxseg5ei16_v_i16m1_mu
#define vloxseg6ei16_v_i16m1_tamu __riscv_vloxseg6ei16_v_i16m1_mu
#define vloxseg7ei16_v_i16m1_tamu __riscv_vloxseg7ei16_v_i16m1_mu
#define vloxseg8ei16_v_i16m1_tamu __riscv_vloxseg8ei16_v_i16m1_mu
#define vloxseg2ei16_v_i16m2_tamu __riscv_vloxseg2ei16_v_i16m2_mu
#define vloxseg3ei16_v_i16m2_tamu __riscv_vloxseg3ei16_v_i16m2_mu
#define vloxseg4ei16_v_i16m2_tamu __riscv_vloxseg4ei16_v_i16m2_mu
#define vloxseg2ei16_v_i16m4_tamu __riscv_vloxseg2ei16_v_i16m4_mu
#define vloxseg2ei32_v_i16mf4_tamu __riscv_vloxseg2ei32_v_i16mf4_mu
#define vloxseg3ei32_v_i16mf4_tamu __riscv_vloxseg3ei32_v_i16mf4_mu
#define vloxseg4ei32_v_i16mf4_tamu __riscv_vloxseg4ei32_v_i16mf4_mu
#define vloxseg5ei32_v_i16mf4_tamu __riscv_vloxseg5ei32_v_i16mf4_mu
#define vloxseg6ei32_v_i16mf4_tamu __riscv_vloxseg6ei32_v_i16mf4_mu
#define vloxseg7ei32_v_i16mf4_tamu __riscv_vloxseg7ei32_v_i16mf4_mu
#define vloxseg8ei32_v_i16mf4_tamu __riscv_vloxseg8ei32_v_i16mf4_mu
#define vloxseg2ei32_v_i16mf2_tamu __riscv_vloxseg2ei32_v_i16mf2_mu
#define vloxseg3ei32_v_i16mf2_tamu __riscv_vloxseg3ei32_v_i16mf2_mu
#define vloxseg4ei32_v_i16mf2_tamu __riscv_vloxseg4ei32_v_i16mf2_mu
#define vloxseg5ei32_v_i16mf2_tamu __riscv_vloxseg5ei32_v_i16mf2_mu
#define vloxseg6ei32_v_i16mf2_tamu __riscv_vloxseg6ei32_v_i16mf2_mu
#define vloxseg7ei32_v_i16mf2_tamu __riscv_vloxseg7ei32_v_i16mf2_mu
#define vloxseg8ei32_v_i16mf2_tamu __riscv_vloxseg8ei32_v_i16mf2_mu
#define vloxseg2ei32_v_i16m1_tamu __riscv_vloxseg2ei32_v_i16m1_mu
#define vloxseg3ei32_v_i16m1_tamu __riscv_vloxseg3ei32_v_i16m1_mu
#define vloxseg4ei32_v_i16m1_tamu __riscv_vloxseg4ei32_v_i16m1_mu
#define vloxseg5ei32_v_i16m1_tamu __riscv_vloxseg5ei32_v_i16m1_mu
#define vloxseg6ei32_v_i16m1_tamu __riscv_vloxseg6ei32_v_i16m1_mu
#define vloxseg7ei32_v_i16m1_tamu __riscv_vloxseg7ei32_v_i16m1_mu
#define vloxseg8ei32_v_i16m1_tamu __riscv_vloxseg8ei32_v_i16m1_mu
#define vloxseg2ei32_v_i16m2_tamu __riscv_vloxseg2ei32_v_i16m2_mu
#define vloxseg3ei32_v_i16m2_tamu __riscv_vloxseg3ei32_v_i16m2_mu
#define vloxseg4ei32_v_i16m2_tamu __riscv_vloxseg4ei32_v_i16m2_mu
#define vloxseg2ei32_v_i16m4_tamu __riscv_vloxseg2ei32_v_i16m4_mu
#define vloxseg2ei64_v_i16mf4_tamu __riscv_vloxseg2ei64_v_i16mf4_mu
#define vloxseg3ei64_v_i16mf4_tamu __riscv_vloxseg3ei64_v_i16mf4_mu
#define vloxseg4ei64_v_i16mf4_tamu __riscv_vloxseg4ei64_v_i16mf4_mu
#define vloxseg5ei64_v_i16mf4_tamu __riscv_vloxseg5ei64_v_i16mf4_mu
#define vloxseg6ei64_v_i16mf4_tamu __riscv_vloxseg6ei64_v_i16mf4_mu
#define vloxseg7ei64_v_i16mf4_tamu __riscv_vloxseg7ei64_v_i16mf4_mu
#define vloxseg8ei64_v_i16mf4_tamu __riscv_vloxseg8ei64_v_i16mf4_mu
#define vloxseg2ei64_v_i16mf2_tamu __riscv_vloxseg2ei64_v_i16mf2_mu
#define vloxseg3ei64_v_i16mf2_tamu __riscv_vloxseg3ei64_v_i16mf2_mu
#define vloxseg4ei64_v_i16mf2_tamu __riscv_vloxseg4ei64_v_i16mf2_mu
#define vloxseg5ei64_v_i16mf2_tamu __riscv_vloxseg5ei64_v_i16mf2_mu
#define vloxseg6ei64_v_i16mf2_tamu __riscv_vloxseg6ei64_v_i16mf2_mu
#define vloxseg7ei64_v_i16mf2_tamu __riscv_vloxseg7ei64_v_i16mf2_mu
#define vloxseg8ei64_v_i16mf2_tamu __riscv_vloxseg8ei64_v_i16mf2_mu
#define vloxseg2ei64_v_i16m1_tamu __riscv_vloxseg2ei64_v_i16m1_mu
#define vloxseg3ei64_v_i16m1_tamu __riscv_vloxseg3ei64_v_i16m1_mu
#define vloxseg4ei64_v_i16m1_tamu __riscv_vloxseg4ei64_v_i16m1_mu
#define vloxseg5ei64_v_i16m1_tamu __riscv_vloxseg5ei64_v_i16m1_mu
#define vloxseg6ei64_v_i16m1_tamu __riscv_vloxseg6ei64_v_i16m1_mu
#define vloxseg7ei64_v_i16m1_tamu __riscv_vloxseg7ei64_v_i16m1_mu
#define vloxseg8ei64_v_i16m1_tamu __riscv_vloxseg8ei64_v_i16m1_mu
#define vloxseg2ei64_v_i16m2_tamu __riscv_vloxseg2ei64_v_i16m2_mu
#define vloxseg3ei64_v_i16m2_tamu __riscv_vloxseg3ei64_v_i16m2_mu
#define vloxseg4ei64_v_i16m2_tamu __riscv_vloxseg4ei64_v_i16m2_mu
#define vloxseg2ei8_v_i32mf2_tamu __riscv_vloxseg2ei8_v_i32mf2_mu
#define vloxseg3ei8_v_i32mf2_tamu __riscv_vloxseg3ei8_v_i32mf2_mu
#define vloxseg4ei8_v_i32mf2_tamu __riscv_vloxseg4ei8_v_i32mf2_mu
#define vloxseg5ei8_v_i32mf2_tamu __riscv_vloxseg5ei8_v_i32mf2_mu
#define vloxseg6ei8_v_i32mf2_tamu __riscv_vloxseg6ei8_v_i32mf2_mu
#define vloxseg7ei8_v_i32mf2_tamu __riscv_vloxseg7ei8_v_i32mf2_mu
#define vloxseg8ei8_v_i32mf2_tamu __riscv_vloxseg8ei8_v_i32mf2_mu
#define vloxseg2ei8_v_i32m1_tamu __riscv_vloxseg2ei8_v_i32m1_mu
#define vloxseg3ei8_v_i32m1_tamu __riscv_vloxseg3ei8_v_i32m1_mu
#define vloxseg4ei8_v_i32m1_tamu __riscv_vloxseg4ei8_v_i32m1_mu
#define vloxseg5ei8_v_i32m1_tamu __riscv_vloxseg5ei8_v_i32m1_mu
#define vloxseg6ei8_v_i32m1_tamu __riscv_vloxseg6ei8_v_i32m1_mu
#define vloxseg7ei8_v_i32m1_tamu __riscv_vloxseg7ei8_v_i32m1_mu
#define vloxseg8ei8_v_i32m1_tamu __riscv_vloxseg8ei8_v_i32m1_mu
#define vloxseg2ei8_v_i32m2_tamu __riscv_vloxseg2ei8_v_i32m2_mu
#define vloxseg3ei8_v_i32m2_tamu __riscv_vloxseg3ei8_v_i32m2_mu
#define vloxseg4ei8_v_i32m2_tamu __riscv_vloxseg4ei8_v_i32m2_mu
#define vloxseg2ei8_v_i32m4_tamu __riscv_vloxseg2ei8_v_i32m4_mu
#define vloxseg2ei16_v_i32mf2_tamu __riscv_vloxseg2ei16_v_i32mf2_mu
#define vloxseg3ei16_v_i32mf2_tamu __riscv_vloxseg3ei16_v_i32mf2_mu
#define vloxseg4ei16_v_i32mf2_tamu __riscv_vloxseg4ei16_v_i32mf2_mu
#define vloxseg5ei16_v_i32mf2_tamu __riscv_vloxseg5ei16_v_i32mf2_mu
#define vloxseg6ei16_v_i32mf2_tamu __riscv_vloxseg6ei16_v_i32mf2_mu
#define vloxseg7ei16_v_i32mf2_tamu __riscv_vloxseg7ei16_v_i32mf2_mu
#define vloxseg8ei16_v_i32mf2_tamu __riscv_vloxseg8ei16_v_i32mf2_mu
#define vloxseg2ei16_v_i32m1_tamu __riscv_vloxseg2ei16_v_i32m1_mu
#define vloxseg3ei16_v_i32m1_tamu __riscv_vloxseg3ei16_v_i32m1_mu
#define vloxseg4ei16_v_i32m1_tamu __riscv_vloxseg4ei16_v_i32m1_mu
#define vloxseg5ei16_v_i32m1_tamu __riscv_vloxseg5ei16_v_i32m1_mu
#define vloxseg6ei16_v_i32m1_tamu __riscv_vloxseg6ei16_v_i32m1_mu
#define vloxseg7ei16_v_i32m1_tamu __riscv_vloxseg7ei16_v_i32m1_mu
#define vloxseg8ei16_v_i32m1_tamu __riscv_vloxseg8ei16_v_i32m1_mu
#define vloxseg2ei16_v_i32m2_tamu __riscv_vloxseg2ei16_v_i32m2_mu
#define vloxseg3ei16_v_i32m2_tamu __riscv_vloxseg3ei16_v_i32m2_mu
#define vloxseg4ei16_v_i32m2_tamu __riscv_vloxseg4ei16_v_i32m2_mu
#define vloxseg2ei16_v_i32m4_tamu __riscv_vloxseg2ei16_v_i32m4_mu
#define vloxseg2ei32_v_i32mf2_tamu __riscv_vloxseg2ei32_v_i32mf2_mu
#define vloxseg3ei32_v_i32mf2_tamu __riscv_vloxseg3ei32_v_i32mf2_mu
#define vloxseg4ei32_v_i32mf2_tamu __riscv_vloxseg4ei32_v_i32mf2_mu
#define vloxseg5ei32_v_i32mf2_tamu __riscv_vloxseg5ei32_v_i32mf2_mu
#define vloxseg6ei32_v_i32mf2_tamu __riscv_vloxseg6ei32_v_i32mf2_mu
#define vloxseg7ei32_v_i32mf2_tamu __riscv_vloxseg7ei32_v_i32mf2_mu
#define vloxseg8ei32_v_i32mf2_tamu __riscv_vloxseg8ei32_v_i32mf2_mu
#define vloxseg2ei32_v_i32m1_tamu __riscv_vloxseg2ei32_v_i32m1_mu
#define vloxseg3ei32_v_i32m1_tamu __riscv_vloxseg3ei32_v_i32m1_mu
#define vloxseg4ei32_v_i32m1_tamu __riscv_vloxseg4ei32_v_i32m1_mu
#define vloxseg5ei32_v_i32m1_tamu __riscv_vloxseg5ei32_v_i32m1_mu
#define vloxseg6ei32_v_i32m1_tamu __riscv_vloxseg6ei32_v_i32m1_mu
#define vloxseg7ei32_v_i32m1_tamu __riscv_vloxseg7ei32_v_i32m1_mu
#define vloxseg8ei32_v_i32m1_tamu __riscv_vloxseg8ei32_v_i32m1_mu
#define vloxseg2ei32_v_i32m2_tamu __riscv_vloxseg2ei32_v_i32m2_mu
#define vloxseg3ei32_v_i32m2_tamu __riscv_vloxseg3ei32_v_i32m2_mu
#define vloxseg4ei32_v_i32m2_tamu __riscv_vloxseg4ei32_v_i32m2_mu
#define vloxseg2ei32_v_i32m4_tamu __riscv_vloxseg2ei32_v_i32m4_mu
#define vloxseg2ei64_v_i32mf2_tamu __riscv_vloxseg2ei64_v_i32mf2_mu
#define vloxseg3ei64_v_i32mf2_tamu __riscv_vloxseg3ei64_v_i32mf2_mu
#define vloxseg4ei64_v_i32mf2_tamu __riscv_vloxseg4ei64_v_i32mf2_mu
#define vloxseg5ei64_v_i32mf2_tamu __riscv_vloxseg5ei64_v_i32mf2_mu
#define vloxseg6ei64_v_i32mf2_tamu __riscv_vloxseg6ei64_v_i32mf2_mu
#define vloxseg7ei64_v_i32mf2_tamu __riscv_vloxseg7ei64_v_i32mf2_mu
#define vloxseg8ei64_v_i32mf2_tamu __riscv_vloxseg8ei64_v_i32mf2_mu
#define vloxseg2ei64_v_i32m1_tamu __riscv_vloxseg2ei64_v_i32m1_mu
#define vloxseg3ei64_v_i32m1_tamu __riscv_vloxseg3ei64_v_i32m1_mu
#define vloxseg4ei64_v_i32m1_tamu __riscv_vloxseg4ei64_v_i32m1_mu
#define vloxseg5ei64_v_i32m1_tamu __riscv_vloxseg5ei64_v_i32m1_mu
#define vloxseg6ei64_v_i32m1_tamu __riscv_vloxseg6ei64_v_i32m1_mu
#define vloxseg7ei64_v_i32m1_tamu __riscv_vloxseg7ei64_v_i32m1_mu
#define vloxseg8ei64_v_i32m1_tamu __riscv_vloxseg8ei64_v_i32m1_mu
#define vloxseg2ei64_v_i32m2_tamu __riscv_vloxseg2ei64_v_i32m2_mu
#define vloxseg3ei64_v_i32m2_tamu __riscv_vloxseg3ei64_v_i32m2_mu
#define vloxseg4ei64_v_i32m2_tamu __riscv_vloxseg4ei64_v_i32m2_mu
#define vloxseg2ei64_v_i32m4_tamu __riscv_vloxseg2ei64_v_i32m4_mu
#define vloxseg2ei8_v_i64m1_tamu __riscv_vloxseg2ei8_v_i64m1_mu
#define vloxseg3ei8_v_i64m1_tamu __riscv_vloxseg3ei8_v_i64m1_mu
#define vloxseg4ei8_v_i64m1_tamu __riscv_vloxseg4ei8_v_i64m1_mu
#define vloxseg5ei8_v_i64m1_tamu __riscv_vloxseg5ei8_v_i64m1_mu
#define vloxseg6ei8_v_i64m1_tamu __riscv_vloxseg6ei8_v_i64m1_mu
#define vloxseg7ei8_v_i64m1_tamu __riscv_vloxseg7ei8_v_i64m1_mu
#define vloxseg8ei8_v_i64m1_tamu __riscv_vloxseg8ei8_v_i64m1_mu
#define vloxseg2ei8_v_i64m2_tamu __riscv_vloxseg2ei8_v_i64m2_mu
#define vloxseg3ei8_v_i64m2_tamu __riscv_vloxseg3ei8_v_i64m2_mu
#define vloxseg4ei8_v_i64m2_tamu __riscv_vloxseg4ei8_v_i64m2_mu
#define vloxseg2ei8_v_i64m4_tamu __riscv_vloxseg2ei8_v_i64m4_mu
#define vloxseg2ei16_v_i64m1_tamu __riscv_vloxseg2ei16_v_i64m1_mu
#define vloxseg3ei16_v_i64m1_tamu __riscv_vloxseg3ei16_v_i64m1_mu
#define vloxseg4ei16_v_i64m1_tamu __riscv_vloxseg4ei16_v_i64m1_mu
#define vloxseg5ei16_v_i64m1_tamu __riscv_vloxseg5ei16_v_i64m1_mu
#define vloxseg6ei16_v_i64m1_tamu __riscv_vloxseg6ei16_v_i64m1_mu
#define vloxseg7ei16_v_i64m1_tamu __riscv_vloxseg7ei16_v_i64m1_mu
#define vloxseg8ei16_v_i64m1_tamu __riscv_vloxseg8ei16_v_i64m1_mu
#define vloxseg2ei16_v_i64m2_tamu __riscv_vloxseg2ei16_v_i64m2_mu
#define vloxseg3ei16_v_i64m2_tamu __riscv_vloxseg3ei16_v_i64m2_mu
#define vloxseg4ei16_v_i64m2_tamu __riscv_vloxseg4ei16_v_i64m2_mu
#define vloxseg2ei16_v_i64m4_tamu __riscv_vloxseg2ei16_v_i64m4_mu
#define vloxseg2ei32_v_i64m1_tamu __riscv_vloxseg2ei32_v_i64m1_mu
#define vloxseg3ei32_v_i64m1_tamu __riscv_vloxseg3ei32_v_i64m1_mu
#define vloxseg4ei32_v_i64m1_tamu __riscv_vloxseg4ei32_v_i64m1_mu
#define vloxseg5ei32_v_i64m1_tamu __riscv_vloxseg5ei32_v_i64m1_mu
#define vloxseg6ei32_v_i64m1_tamu __riscv_vloxseg6ei32_v_i64m1_mu
#define vloxseg7ei32_v_i64m1_tamu __riscv_vloxseg7ei32_v_i64m1_mu
#define vloxseg8ei32_v_i64m1_tamu __riscv_vloxseg8ei32_v_i64m1_mu
#define vloxseg2ei32_v_i64m2_tamu __riscv_vloxseg2ei32_v_i64m2_mu
#define vloxseg3ei32_v_i64m2_tamu __riscv_vloxseg3ei32_v_i64m2_mu
#define vloxseg4ei32_v_i64m2_tamu __riscv_vloxseg4ei32_v_i64m2_mu
#define vloxseg2ei32_v_i64m4_tamu __riscv_vloxseg2ei32_v_i64m4_mu
#define vloxseg2ei64_v_i64m1_tamu __riscv_vloxseg2ei64_v_i64m1_mu
#define vloxseg3ei64_v_i64m1_tamu __riscv_vloxseg3ei64_v_i64m1_mu
#define vloxseg4ei64_v_i64m1_tamu __riscv_vloxseg4ei64_v_i64m1_mu
#define vloxseg5ei64_v_i64m1_tamu __riscv_vloxseg5ei64_v_i64m1_mu
#define vloxseg6ei64_v_i64m1_tamu __riscv_vloxseg6ei64_v_i64m1_mu
#define vloxseg7ei64_v_i64m1_tamu __riscv_vloxseg7ei64_v_i64m1_mu
#define vloxseg8ei64_v_i64m1_tamu __riscv_vloxseg8ei64_v_i64m1_mu
#define vloxseg2ei64_v_i64m2_tamu __riscv_vloxseg2ei64_v_i64m2_mu
#define vloxseg3ei64_v_i64m2_tamu __riscv_vloxseg3ei64_v_i64m2_mu
#define vloxseg4ei64_v_i64m2_tamu __riscv_vloxseg4ei64_v_i64m2_mu
#define vloxseg2ei64_v_i64m4_tamu __riscv_vloxseg2ei64_v_i64m4_mu
#define vluxseg2ei8_v_i8mf8_tamu __riscv_vluxseg2ei8_v_i8mf8_mu
#define vluxseg3ei8_v_i8mf8_tamu __riscv_vluxseg3ei8_v_i8mf8_mu
#define vluxseg4ei8_v_i8mf8_tamu __riscv_vluxseg4ei8_v_i8mf8_mu
#define vluxseg5ei8_v_i8mf8_tamu __riscv_vluxseg5ei8_v_i8mf8_mu
#define vluxseg6ei8_v_i8mf8_tamu __riscv_vluxseg6ei8_v_i8mf8_mu
#define vluxseg7ei8_v_i8mf8_tamu __riscv_vluxseg7ei8_v_i8mf8_mu
#define vluxseg8ei8_v_i8mf8_tamu __riscv_vluxseg8ei8_v_i8mf8_mu
#define vluxseg2ei8_v_i8mf4_tamu __riscv_vluxseg2ei8_v_i8mf4_mu
#define vluxseg3ei8_v_i8mf4_tamu __riscv_vluxseg3ei8_v_i8mf4_mu
#define vluxseg4ei8_v_i8mf4_tamu __riscv_vluxseg4ei8_v_i8mf4_mu
#define vluxseg5ei8_v_i8mf4_tamu __riscv_vluxseg5ei8_v_i8mf4_mu
#define vluxseg6ei8_v_i8mf4_tamu __riscv_vluxseg6ei8_v_i8mf4_mu
#define vluxseg7ei8_v_i8mf4_tamu __riscv_vluxseg7ei8_v_i8mf4_mu
#define vluxseg8ei8_v_i8mf4_tamu __riscv_vluxseg8ei8_v_i8mf4_mu
#define vluxseg2ei8_v_i8mf2_tamu __riscv_vluxseg2ei8_v_i8mf2_mu
#define vluxseg3ei8_v_i8mf2_tamu __riscv_vluxseg3ei8_v_i8mf2_mu
#define vluxseg4ei8_v_i8mf2_tamu __riscv_vluxseg4ei8_v_i8mf2_mu
#define vluxseg5ei8_v_i8mf2_tamu __riscv_vluxseg5ei8_v_i8mf2_mu
#define vluxseg6ei8_v_i8mf2_tamu __riscv_vluxseg6ei8_v_i8mf2_mu
#define vluxseg7ei8_v_i8mf2_tamu __riscv_vluxseg7ei8_v_i8mf2_mu
#define vluxseg8ei8_v_i8mf2_tamu __riscv_vluxseg8ei8_v_i8mf2_mu
#define vluxseg2ei8_v_i8m1_tamu __riscv_vluxseg2ei8_v_i8m1_mu
#define vluxseg3ei8_v_i8m1_tamu __riscv_vluxseg3ei8_v_i8m1_mu
#define vluxseg4ei8_v_i8m1_tamu __riscv_vluxseg4ei8_v_i8m1_mu
#define vluxseg5ei8_v_i8m1_tamu __riscv_vluxseg5ei8_v_i8m1_mu
#define vluxseg6ei8_v_i8m1_tamu __riscv_vluxseg6ei8_v_i8m1_mu
#define vluxseg7ei8_v_i8m1_tamu __riscv_vluxseg7ei8_v_i8m1_mu
#define vluxseg8ei8_v_i8m1_tamu __riscv_vluxseg8ei8_v_i8m1_mu
#define vluxseg2ei8_v_i8m2_tamu __riscv_vluxseg2ei8_v_i8m2_mu
#define vluxseg3ei8_v_i8m2_tamu __riscv_vluxseg3ei8_v_i8m2_mu
#define vluxseg4ei8_v_i8m2_tamu __riscv_vluxseg4ei8_v_i8m2_mu
#define vluxseg2ei8_v_i8m4_tamu __riscv_vluxseg2ei8_v_i8m4_mu
#define vluxseg2ei16_v_i8mf8_tamu __riscv_vluxseg2ei16_v_i8mf8_mu
#define vluxseg3ei16_v_i8mf8_tamu __riscv_vluxseg3ei16_v_i8mf8_mu
#define vluxseg4ei16_v_i8mf8_tamu __riscv_vluxseg4ei16_v_i8mf8_mu
#define vluxseg5ei16_v_i8mf8_tamu __riscv_vluxseg5ei16_v_i8mf8_mu
#define vluxseg6ei16_v_i8mf8_tamu __riscv_vluxseg6ei16_v_i8mf8_mu
#define vluxseg7ei16_v_i8mf8_tamu __riscv_vluxseg7ei16_v_i8mf8_mu
#define vluxseg8ei16_v_i8mf8_tamu __riscv_vluxseg8ei16_v_i8mf8_mu
#define vluxseg2ei16_v_i8mf4_tamu __riscv_vluxseg2ei16_v_i8mf4_mu
#define vluxseg3ei16_v_i8mf4_tamu __riscv_vluxseg3ei16_v_i8mf4_mu
#define vluxseg4ei16_v_i8mf4_tamu __riscv_vluxseg4ei16_v_i8mf4_mu
#define vluxseg5ei16_v_i8mf4_tamu __riscv_vluxseg5ei16_v_i8mf4_mu
#define vluxseg6ei16_v_i8mf4_tamu __riscv_vluxseg6ei16_v_i8mf4_mu
#define vluxseg7ei16_v_i8mf4_tamu __riscv_vluxseg7ei16_v_i8mf4_mu
#define vluxseg8ei16_v_i8mf4_tamu __riscv_vluxseg8ei16_v_i8mf4_mu
#define vluxseg2ei16_v_i8mf2_tamu __riscv_vluxseg2ei16_v_i8mf2_mu
#define vluxseg3ei16_v_i8mf2_tamu __riscv_vluxseg3ei16_v_i8mf2_mu
#define vluxseg4ei16_v_i8mf2_tamu __riscv_vluxseg4ei16_v_i8mf2_mu
#define vluxseg5ei16_v_i8mf2_tamu __riscv_vluxseg5ei16_v_i8mf2_mu
#define vluxseg6ei16_v_i8mf2_tamu __riscv_vluxseg6ei16_v_i8mf2_mu
#define vluxseg7ei16_v_i8mf2_tamu __riscv_vluxseg7ei16_v_i8mf2_mu
#define vluxseg8ei16_v_i8mf2_tamu __riscv_vluxseg8ei16_v_i8mf2_mu
#define vluxseg2ei16_v_i8m1_tamu __riscv_vluxseg2ei16_v_i8m1_mu
#define vluxseg3ei16_v_i8m1_tamu __riscv_vluxseg3ei16_v_i8m1_mu
#define vluxseg4ei16_v_i8m1_tamu __riscv_vluxseg4ei16_v_i8m1_mu
#define vluxseg5ei16_v_i8m1_tamu __riscv_vluxseg5ei16_v_i8m1_mu
#define vluxseg6ei16_v_i8m1_tamu __riscv_vluxseg6ei16_v_i8m1_mu
#define vluxseg7ei16_v_i8m1_tamu __riscv_vluxseg7ei16_v_i8m1_mu
#define vluxseg8ei16_v_i8m1_tamu __riscv_vluxseg8ei16_v_i8m1_mu
#define vluxseg2ei16_v_i8m2_tamu __riscv_vluxseg2ei16_v_i8m2_mu
#define vluxseg3ei16_v_i8m2_tamu __riscv_vluxseg3ei16_v_i8m2_mu
#define vluxseg4ei16_v_i8m2_tamu __riscv_vluxseg4ei16_v_i8m2_mu
#define vluxseg2ei16_v_i8m4_tamu __riscv_vluxseg2ei16_v_i8m4_mu
#define vluxseg2ei32_v_i8mf8_tamu __riscv_vluxseg2ei32_v_i8mf8_mu
#define vluxseg3ei32_v_i8mf8_tamu __riscv_vluxseg3ei32_v_i8mf8_mu
#define vluxseg4ei32_v_i8mf8_tamu __riscv_vluxseg4ei32_v_i8mf8_mu
#define vluxseg5ei32_v_i8mf8_tamu __riscv_vluxseg5ei32_v_i8mf8_mu
#define vluxseg6ei32_v_i8mf8_tamu __riscv_vluxseg6ei32_v_i8mf8_mu
#define vluxseg7ei32_v_i8mf8_tamu __riscv_vluxseg7ei32_v_i8mf8_mu
#define vluxseg8ei32_v_i8mf8_tamu __riscv_vluxseg8ei32_v_i8mf8_mu
#define vluxseg2ei32_v_i8mf4_tamu __riscv_vluxseg2ei32_v_i8mf4_mu
#define vluxseg3ei32_v_i8mf4_tamu __riscv_vluxseg3ei32_v_i8mf4_mu
#define vluxseg4ei32_v_i8mf4_tamu __riscv_vluxseg4ei32_v_i8mf4_mu
#define vluxseg5ei32_v_i8mf4_tamu __riscv_vluxseg5ei32_v_i8mf4_mu
#define vluxseg6ei32_v_i8mf4_tamu __riscv_vluxseg6ei32_v_i8mf4_mu
#define vluxseg7ei32_v_i8mf4_tamu __riscv_vluxseg7ei32_v_i8mf4_mu
#define vluxseg8ei32_v_i8mf4_tamu __riscv_vluxseg8ei32_v_i8mf4_mu
#define vluxseg2ei32_v_i8mf2_tamu __riscv_vluxseg2ei32_v_i8mf2_mu
#define vluxseg3ei32_v_i8mf2_tamu __riscv_vluxseg3ei32_v_i8mf2_mu
#define vluxseg4ei32_v_i8mf2_tamu __riscv_vluxseg4ei32_v_i8mf2_mu
#define vluxseg5ei32_v_i8mf2_tamu __riscv_vluxseg5ei32_v_i8mf2_mu
#define vluxseg6ei32_v_i8mf2_tamu __riscv_vluxseg6ei32_v_i8mf2_mu
#define vluxseg7ei32_v_i8mf2_tamu __riscv_vluxseg7ei32_v_i8mf2_mu
#define vluxseg8ei32_v_i8mf2_tamu __riscv_vluxseg8ei32_v_i8mf2_mu
#define vluxseg2ei32_v_i8m1_tamu __riscv_vluxseg2ei32_v_i8m1_mu
#define vluxseg3ei32_v_i8m1_tamu __riscv_vluxseg3ei32_v_i8m1_mu
#define vluxseg4ei32_v_i8m1_tamu __riscv_vluxseg4ei32_v_i8m1_mu
#define vluxseg5ei32_v_i8m1_tamu __riscv_vluxseg5ei32_v_i8m1_mu
#define vluxseg6ei32_v_i8m1_tamu __riscv_vluxseg6ei32_v_i8m1_mu
#define vluxseg7ei32_v_i8m1_tamu __riscv_vluxseg7ei32_v_i8m1_mu
#define vluxseg8ei32_v_i8m1_tamu __riscv_vluxseg8ei32_v_i8m1_mu
#define vluxseg2ei32_v_i8m2_tamu __riscv_vluxseg2ei32_v_i8m2_mu
#define vluxseg3ei32_v_i8m2_tamu __riscv_vluxseg3ei32_v_i8m2_mu
#define vluxseg4ei32_v_i8m2_tamu __riscv_vluxseg4ei32_v_i8m2_mu
#define vluxseg2ei64_v_i8mf8_tamu __riscv_vluxseg2ei64_v_i8mf8_mu
#define vluxseg3ei64_v_i8mf8_tamu __riscv_vluxseg3ei64_v_i8mf8_mu
#define vluxseg4ei64_v_i8mf8_tamu __riscv_vluxseg4ei64_v_i8mf8_mu
#define vluxseg5ei64_v_i8mf8_tamu __riscv_vluxseg5ei64_v_i8mf8_mu
#define vluxseg6ei64_v_i8mf8_tamu __riscv_vluxseg6ei64_v_i8mf8_mu
#define vluxseg7ei64_v_i8mf8_tamu __riscv_vluxseg7ei64_v_i8mf8_mu
#define vluxseg8ei64_v_i8mf8_tamu __riscv_vluxseg8ei64_v_i8mf8_mu
#define vluxseg2ei64_v_i8mf4_tamu __riscv_vluxseg2ei64_v_i8mf4_mu
#define vluxseg3ei64_v_i8mf4_tamu __riscv_vluxseg3ei64_v_i8mf4_mu
#define vluxseg4ei64_v_i8mf4_tamu __riscv_vluxseg4ei64_v_i8mf4_mu
#define vluxseg5ei64_v_i8mf4_tamu __riscv_vluxseg5ei64_v_i8mf4_mu
#define vluxseg6ei64_v_i8mf4_tamu __riscv_vluxseg6ei64_v_i8mf4_mu
#define vluxseg7ei64_v_i8mf4_tamu __riscv_vluxseg7ei64_v_i8mf4_mu
#define vluxseg8ei64_v_i8mf4_tamu __riscv_vluxseg8ei64_v_i8mf4_mu
#define vluxseg2ei64_v_i8mf2_tamu __riscv_vluxseg2ei64_v_i8mf2_mu
#define vluxseg3ei64_v_i8mf2_tamu __riscv_vluxseg3ei64_v_i8mf2_mu
#define vluxseg4ei64_v_i8mf2_tamu __riscv_vluxseg4ei64_v_i8mf2_mu
#define vluxseg5ei64_v_i8mf2_tamu __riscv_vluxseg5ei64_v_i8mf2_mu
#define vluxseg6ei64_v_i8mf2_tamu __riscv_vluxseg6ei64_v_i8mf2_mu
#define vluxseg7ei64_v_i8mf2_tamu __riscv_vluxseg7ei64_v_i8mf2_mu
#define vluxseg8ei64_v_i8mf2_tamu __riscv_vluxseg8ei64_v_i8mf2_mu
#define vluxseg2ei64_v_i8m1_tamu __riscv_vluxseg2ei64_v_i8m1_mu
#define vluxseg3ei64_v_i8m1_tamu __riscv_vluxseg3ei64_v_i8m1_mu
#define vluxseg4ei64_v_i8m1_tamu __riscv_vluxseg4ei64_v_i8m1_mu
#define vluxseg5ei64_v_i8m1_tamu __riscv_vluxseg5ei64_v_i8m1_mu
#define vluxseg6ei64_v_i8m1_tamu __riscv_vluxseg6ei64_v_i8m1_mu
#define vluxseg7ei64_v_i8m1_tamu __riscv_vluxseg7ei64_v_i8m1_mu
#define vluxseg8ei64_v_i8m1_tamu __riscv_vluxseg8ei64_v_i8m1_mu
#define vluxseg2ei8_v_i16mf4_tamu __riscv_vluxseg2ei8_v_i16mf4_mu
#define vluxseg3ei8_v_i16mf4_tamu __riscv_vluxseg3ei8_v_i16mf4_mu
#define vluxseg4ei8_v_i16mf4_tamu __riscv_vluxseg4ei8_v_i16mf4_mu
#define vluxseg5ei8_v_i16mf4_tamu __riscv_vluxseg5ei8_v_i16mf4_mu
#define vluxseg6ei8_v_i16mf4_tamu __riscv_vluxseg6ei8_v_i16mf4_mu
#define vluxseg7ei8_v_i16mf4_tamu __riscv_vluxseg7ei8_v_i16mf4_mu
#define vluxseg8ei8_v_i16mf4_tamu __riscv_vluxseg8ei8_v_i16mf4_mu
#define vluxseg2ei8_v_i16mf2_tamu __riscv_vluxseg2ei8_v_i16mf2_mu
#define vluxseg3ei8_v_i16mf2_tamu __riscv_vluxseg3ei8_v_i16mf2_mu
#define vluxseg4ei8_v_i16mf2_tamu __riscv_vluxseg4ei8_v_i16mf2_mu
#define vluxseg5ei8_v_i16mf2_tamu __riscv_vluxseg5ei8_v_i16mf2_mu
#define vluxseg6ei8_v_i16mf2_tamu __riscv_vluxseg6ei8_v_i16mf2_mu
#define vluxseg7ei8_v_i16mf2_tamu __riscv_vluxseg7ei8_v_i16mf2_mu
#define vluxseg8ei8_v_i16mf2_tamu __riscv_vluxseg8ei8_v_i16mf2_mu
#define vluxseg2ei8_v_i16m1_tamu __riscv_vluxseg2ei8_v_i16m1_mu
#define vluxseg3ei8_v_i16m1_tamu __riscv_vluxseg3ei8_v_i16m1_mu
#define vluxseg4ei8_v_i16m1_tamu __riscv_vluxseg4ei8_v_i16m1_mu
#define vluxseg5ei8_v_i16m1_tamu __riscv_vluxseg5ei8_v_i16m1_mu
#define vluxseg6ei8_v_i16m1_tamu __riscv_vluxseg6ei8_v_i16m1_mu
#define vluxseg7ei8_v_i16m1_tamu __riscv_vluxseg7ei8_v_i16m1_mu
#define vluxseg8ei8_v_i16m1_tamu __riscv_vluxseg8ei8_v_i16m1_mu
#define vluxseg2ei8_v_i16m2_tamu __riscv_vluxseg2ei8_v_i16m2_mu
#define vluxseg3ei8_v_i16m2_tamu __riscv_vluxseg3ei8_v_i16m2_mu
#define vluxseg4ei8_v_i16m2_tamu __riscv_vluxseg4ei8_v_i16m2_mu
#define vluxseg2ei8_v_i16m4_tamu __riscv_vluxseg2ei8_v_i16m4_mu
#define vluxseg2ei16_v_i16mf4_tamu __riscv_vluxseg2ei16_v_i16mf4_mu
#define vluxseg3ei16_v_i16mf4_tamu __riscv_vluxseg3ei16_v_i16mf4_mu
#define vluxseg4ei16_v_i16mf4_tamu __riscv_vluxseg4ei16_v_i16mf4_mu
#define vluxseg5ei16_v_i16mf4_tamu __riscv_vluxseg5ei16_v_i16mf4_mu
#define vluxseg6ei16_v_i16mf4_tamu __riscv_vluxseg6ei16_v_i16mf4_mu
#define vluxseg7ei16_v_i16mf4_tamu __riscv_vluxseg7ei16_v_i16mf4_mu
#define vluxseg8ei16_v_i16mf4_tamu __riscv_vluxseg8ei16_v_i16mf4_mu
#define vluxseg2ei16_v_i16mf2_tamu __riscv_vluxseg2ei16_v_i16mf2_mu
#define vluxseg3ei16_v_i16mf2_tamu __riscv_vluxseg3ei16_v_i16mf2_mu
#define vluxseg4ei16_v_i16mf2_tamu __riscv_vluxseg4ei16_v_i16mf2_mu
#define vluxseg5ei16_v_i16mf2_tamu __riscv_vluxseg5ei16_v_i16mf2_mu
#define vluxseg6ei16_v_i16mf2_tamu __riscv_vluxseg6ei16_v_i16mf2_mu
#define vluxseg7ei16_v_i16mf2_tamu __riscv_vluxseg7ei16_v_i16mf2_mu
#define vluxseg8ei16_v_i16mf2_tamu __riscv_vluxseg8ei16_v_i16mf2_mu
#define vluxseg2ei16_v_i16m1_tamu __riscv_vluxseg2ei16_v_i16m1_mu
#define vluxseg3ei16_v_i16m1_tamu __riscv_vluxseg3ei16_v_i16m1_mu
#define vluxseg4ei16_v_i16m1_tamu __riscv_vluxseg4ei16_v_i16m1_mu
#define vluxseg5ei16_v_i16m1_tamu __riscv_vluxseg5ei16_v_i16m1_mu
#define vluxseg6ei16_v_i16m1_tamu __riscv_vluxseg6ei16_v_i16m1_mu
#define vluxseg7ei16_v_i16m1_tamu __riscv_vluxseg7ei16_v_i16m1_mu
#define vluxseg8ei16_v_i16m1_tamu __riscv_vluxseg8ei16_v_i16m1_mu
#define vluxseg2ei16_v_i16m2_tamu __riscv_vluxseg2ei16_v_i16m2_mu
#define vluxseg3ei16_v_i16m2_tamu __riscv_vluxseg3ei16_v_i16m2_mu
#define vluxseg4ei16_v_i16m2_tamu __riscv_vluxseg4ei16_v_i16m2_mu
#define vluxseg2ei16_v_i16m4_tamu __riscv_vluxseg2ei16_v_i16m4_mu
#define vluxseg2ei32_v_i16mf4_tamu __riscv_vluxseg2ei32_v_i16mf4_mu
#define vluxseg3ei32_v_i16mf4_tamu __riscv_vluxseg3ei32_v_i16mf4_mu
#define vluxseg4ei32_v_i16mf4_tamu __riscv_vluxseg4ei32_v_i16mf4_mu
#define vluxseg5ei32_v_i16mf4_tamu __riscv_vluxseg5ei32_v_i16mf4_mu
#define vluxseg6ei32_v_i16mf4_tamu __riscv_vluxseg6ei32_v_i16mf4_mu
#define vluxseg7ei32_v_i16mf4_tamu __riscv_vluxseg7ei32_v_i16mf4_mu
#define vluxseg8ei32_v_i16mf4_tamu __riscv_vluxseg8ei32_v_i16mf4_mu
#define vluxseg2ei32_v_i16mf2_tamu __riscv_vluxseg2ei32_v_i16mf2_mu
#define vluxseg3ei32_v_i16mf2_tamu __riscv_vluxseg3ei32_v_i16mf2_mu
#define vluxseg4ei32_v_i16mf2_tamu __riscv_vluxseg4ei32_v_i16mf2_mu
#define vluxseg5ei32_v_i16mf2_tamu __riscv_vluxseg5ei32_v_i16mf2_mu
#define vluxseg6ei32_v_i16mf2_tamu __riscv_vluxseg6ei32_v_i16mf2_mu
#define vluxseg7ei32_v_i16mf2_tamu __riscv_vluxseg7ei32_v_i16mf2_mu
#define vluxseg8ei32_v_i16mf2_tamu __riscv_vluxseg8ei32_v_i16mf2_mu
#define vluxseg2ei32_v_i16m1_tamu __riscv_vluxseg2ei32_v_i16m1_mu
#define vluxseg3ei32_v_i16m1_tamu __riscv_vluxseg3ei32_v_i16m1_mu
#define vluxseg4ei32_v_i16m1_tamu __riscv_vluxseg4ei32_v_i16m1_mu
#define vluxseg5ei32_v_i16m1_tamu __riscv_vluxseg5ei32_v_i16m1_mu
#define vluxseg6ei32_v_i16m1_tamu __riscv_vluxseg6ei32_v_i16m1_mu
#define vluxseg7ei32_v_i16m1_tamu __riscv_vluxseg7ei32_v_i16m1_mu
#define vluxseg8ei32_v_i16m1_tamu __riscv_vluxseg8ei32_v_i16m1_mu
#define vluxseg2ei32_v_i16m2_tamu __riscv_vluxseg2ei32_v_i16m2_mu
#define vluxseg3ei32_v_i16m2_tamu __riscv_vluxseg3ei32_v_i16m2_mu
#define vluxseg4ei32_v_i16m2_tamu __riscv_vluxseg4ei32_v_i16m2_mu
#define vluxseg2ei32_v_i16m4_tamu __riscv_vluxseg2ei32_v_i16m4_mu
#define vluxseg2ei64_v_i16mf4_tamu __riscv_vluxseg2ei64_v_i16mf4_mu
#define vluxseg3ei64_v_i16mf4_tamu __riscv_vluxseg3ei64_v_i16mf4_mu
#define vluxseg4ei64_v_i16mf4_tamu __riscv_vluxseg4ei64_v_i16mf4_mu
#define vluxseg5ei64_v_i16mf4_tamu __riscv_vluxseg5ei64_v_i16mf4_mu
#define vluxseg6ei64_v_i16mf4_tamu __riscv_vluxseg6ei64_v_i16mf4_mu
#define vluxseg7ei64_v_i16mf4_tamu __riscv_vluxseg7ei64_v_i16mf4_mu
#define vluxseg8ei64_v_i16mf4_tamu __riscv_vluxseg8ei64_v_i16mf4_mu
#define vluxseg2ei64_v_i16mf2_tamu __riscv_vluxseg2ei64_v_i16mf2_mu
#define vluxseg3ei64_v_i16mf2_tamu __riscv_vluxseg3ei64_v_i16mf2_mu
#define vluxseg4ei64_v_i16mf2_tamu __riscv_vluxseg4ei64_v_i16mf2_mu
#define vluxseg5ei64_v_i16mf2_tamu __riscv_vluxseg5ei64_v_i16mf2_mu
#define vluxseg6ei64_v_i16mf2_tamu __riscv_vluxseg6ei64_v_i16mf2_mu
#define vluxseg7ei64_v_i16mf2_tamu __riscv_vluxseg7ei64_v_i16mf2_mu
#define vluxseg8ei64_v_i16mf2_tamu __riscv_vluxseg8ei64_v_i16mf2_mu
#define vluxseg2ei64_v_i16m1_tamu __riscv_vluxseg2ei64_v_i16m1_mu
#define vluxseg3ei64_v_i16m1_tamu __riscv_vluxseg3ei64_v_i16m1_mu
#define vluxseg4ei64_v_i16m1_tamu __riscv_vluxseg4ei64_v_i16m1_mu
#define vluxseg5ei64_v_i16m1_tamu __riscv_vluxseg5ei64_v_i16m1_mu
#define vluxseg6ei64_v_i16m1_tamu __riscv_vluxseg6ei64_v_i16m1_mu
#define vluxseg7ei64_v_i16m1_tamu __riscv_vluxseg7ei64_v_i16m1_mu
#define vluxseg8ei64_v_i16m1_tamu __riscv_vluxseg8ei64_v_i16m1_mu
#define vluxseg2ei64_v_i16m2_tamu __riscv_vluxseg2ei64_v_i16m2_mu
#define vluxseg3ei64_v_i16m2_tamu __riscv_vluxseg3ei64_v_i16m2_mu
#define vluxseg4ei64_v_i16m2_tamu __riscv_vluxseg4ei64_v_i16m2_mu
#define vluxseg2ei8_v_i32mf2_tamu __riscv_vluxseg2ei8_v_i32mf2_mu
#define vluxseg3ei8_v_i32mf2_tamu __riscv_vluxseg3ei8_v_i32mf2_mu
#define vluxseg4ei8_v_i32mf2_tamu __riscv_vluxseg4ei8_v_i32mf2_mu
#define vluxseg5ei8_v_i32mf2_tamu __riscv_vluxseg5ei8_v_i32mf2_mu
#define vluxseg6ei8_v_i32mf2_tamu __riscv_vluxseg6ei8_v_i32mf2_mu
#define vluxseg7ei8_v_i32mf2_tamu __riscv_vluxseg7ei8_v_i32mf2_mu
#define vluxseg8ei8_v_i32mf2_tamu __riscv_vluxseg8ei8_v_i32mf2_mu
#define vluxseg2ei8_v_i32m1_tamu __riscv_vluxseg2ei8_v_i32m1_mu
#define vluxseg3ei8_v_i32m1_tamu __riscv_vluxseg3ei8_v_i32m1_mu
#define vluxseg4ei8_v_i32m1_tamu __riscv_vluxseg4ei8_v_i32m1_mu
#define vluxseg5ei8_v_i32m1_tamu __riscv_vluxseg5ei8_v_i32m1_mu
#define vluxseg6ei8_v_i32m1_tamu __riscv_vluxseg6ei8_v_i32m1_mu
#define vluxseg7ei8_v_i32m1_tamu __riscv_vluxseg7ei8_v_i32m1_mu
#define vluxseg8ei8_v_i32m1_tamu __riscv_vluxseg8ei8_v_i32m1_mu
#define vluxseg2ei8_v_i32m2_tamu __riscv_vluxseg2ei8_v_i32m2_mu
#define vluxseg3ei8_v_i32m2_tamu __riscv_vluxseg3ei8_v_i32m2_mu
#define vluxseg4ei8_v_i32m2_tamu __riscv_vluxseg4ei8_v_i32m2_mu
#define vluxseg2ei8_v_i32m4_tamu __riscv_vluxseg2ei8_v_i32m4_mu
#define vluxseg2ei16_v_i32mf2_tamu __riscv_vluxseg2ei16_v_i32mf2_mu
#define vluxseg3ei16_v_i32mf2_tamu __riscv_vluxseg3ei16_v_i32mf2_mu
#define vluxseg4ei16_v_i32mf2_tamu __riscv_vluxseg4ei16_v_i32mf2_mu
#define vluxseg5ei16_v_i32mf2_tamu __riscv_vluxseg5ei16_v_i32mf2_mu
#define vluxseg6ei16_v_i32mf2_tamu __riscv_vluxseg6ei16_v_i32mf2_mu
#define vluxseg7ei16_v_i32mf2_tamu __riscv_vluxseg7ei16_v_i32mf2_mu
#define vluxseg8ei16_v_i32mf2_tamu __riscv_vluxseg8ei16_v_i32mf2_mu
#define vluxseg2ei16_v_i32m1_tamu __riscv_vluxseg2ei16_v_i32m1_mu
#define vluxseg3ei16_v_i32m1_tamu __riscv_vluxseg3ei16_v_i32m1_mu
#define vluxseg4ei16_v_i32m1_tamu __riscv_vluxseg4ei16_v_i32m1_mu
#define vluxseg5ei16_v_i32m1_tamu __riscv_vluxseg5ei16_v_i32m1_mu
#define vluxseg6ei16_v_i32m1_tamu __riscv_vluxseg6ei16_v_i32m1_mu
#define vluxseg7ei16_v_i32m1_tamu __riscv_vluxseg7ei16_v_i32m1_mu
#define vluxseg8ei16_v_i32m1_tamu __riscv_vluxseg8ei16_v_i32m1_mu
#define vluxseg2ei16_v_i32m2_tamu __riscv_vluxseg2ei16_v_i32m2_mu
#define vluxseg3ei16_v_i32m2_tamu __riscv_vluxseg3ei16_v_i32m2_mu
#define vluxseg4ei16_v_i32m2_tamu __riscv_vluxseg4ei16_v_i32m2_mu
#define vluxseg2ei16_v_i32m4_tamu __riscv_vluxseg2ei16_v_i32m4_mu
#define vluxseg2ei32_v_i32mf2_tamu __riscv_vluxseg2ei32_v_i32mf2_mu
#define vluxseg3ei32_v_i32mf2_tamu __riscv_vluxseg3ei32_v_i32mf2_mu
#define vluxseg4ei32_v_i32mf2_tamu __riscv_vluxseg4ei32_v_i32mf2_mu
#define vluxseg5ei32_v_i32mf2_tamu __riscv_vluxseg5ei32_v_i32mf2_mu
#define vluxseg6ei32_v_i32mf2_tamu __riscv_vluxseg6ei32_v_i32mf2_mu
#define vluxseg7ei32_v_i32mf2_tamu __riscv_vluxseg7ei32_v_i32mf2_mu
#define vluxseg8ei32_v_i32mf2_tamu __riscv_vluxseg8ei32_v_i32mf2_mu
#define vluxseg2ei32_v_i32m1_tamu __riscv_vluxseg2ei32_v_i32m1_mu
#define vluxseg3ei32_v_i32m1_tamu __riscv_vluxseg3ei32_v_i32m1_mu
#define vluxseg4ei32_v_i32m1_tamu __riscv_vluxseg4ei32_v_i32m1_mu
#define vluxseg5ei32_v_i32m1_tamu __riscv_vluxseg5ei32_v_i32m1_mu
#define vluxseg6ei32_v_i32m1_tamu __riscv_vluxseg6ei32_v_i32m1_mu
#define vluxseg7ei32_v_i32m1_tamu __riscv_vluxseg7ei32_v_i32m1_mu
#define vluxseg8ei32_v_i32m1_tamu __riscv_vluxseg8ei32_v_i32m1_mu
#define vluxseg2ei32_v_i32m2_tamu __riscv_vluxseg2ei32_v_i32m2_mu
#define vluxseg3ei32_v_i32m2_tamu __riscv_vluxseg3ei32_v_i32m2_mu
#define vluxseg4ei32_v_i32m2_tamu __riscv_vluxseg4ei32_v_i32m2_mu
#define vluxseg2ei32_v_i32m4_tamu __riscv_vluxseg2ei32_v_i32m4_mu
#define vluxseg2ei64_v_i32mf2_tamu __riscv_vluxseg2ei64_v_i32mf2_mu
#define vluxseg3ei64_v_i32mf2_tamu __riscv_vluxseg3ei64_v_i32mf2_mu
#define vluxseg4ei64_v_i32mf2_tamu __riscv_vluxseg4ei64_v_i32mf2_mu
#define vluxseg5ei64_v_i32mf2_tamu __riscv_vluxseg5ei64_v_i32mf2_mu
#define vluxseg6ei64_v_i32mf2_tamu __riscv_vluxseg6ei64_v_i32mf2_mu
#define vluxseg7ei64_v_i32mf2_tamu __riscv_vluxseg7ei64_v_i32mf2_mu
#define vluxseg8ei64_v_i32mf2_tamu __riscv_vluxseg8ei64_v_i32mf2_mu
#define vluxseg2ei64_v_i32m1_tamu __riscv_vluxseg2ei64_v_i32m1_mu
#define vluxseg3ei64_v_i32m1_tamu __riscv_vluxseg3ei64_v_i32m1_mu
#define vluxseg4ei64_v_i32m1_tamu __riscv_vluxseg4ei64_v_i32m1_mu
#define vluxseg5ei64_v_i32m1_tamu __riscv_vluxseg5ei64_v_i32m1_mu
#define vluxseg6ei64_v_i32m1_tamu __riscv_vluxseg6ei64_v_i32m1_mu
#define vluxseg7ei64_v_i32m1_tamu __riscv_vluxseg7ei64_v_i32m1_mu
#define vluxseg8ei64_v_i32m1_tamu __riscv_vluxseg8ei64_v_i32m1_mu
#define vluxseg2ei64_v_i32m2_tamu __riscv_vluxseg2ei64_v_i32m2_mu
#define vluxseg3ei64_v_i32m2_tamu __riscv_vluxseg3ei64_v_i32m2_mu
#define vluxseg4ei64_v_i32m2_tamu __riscv_vluxseg4ei64_v_i32m2_mu
#define vluxseg2ei64_v_i32m4_tamu __riscv_vluxseg2ei64_v_i32m4_mu
#define vluxseg2ei8_v_i64m1_tamu __riscv_vluxseg2ei8_v_i64m1_mu
#define vluxseg3ei8_v_i64m1_tamu __riscv_vluxseg3ei8_v_i64m1_mu
#define vluxseg4ei8_v_i64m1_tamu __riscv_vluxseg4ei8_v_i64m1_mu
#define vluxseg5ei8_v_i64m1_tamu __riscv_vluxseg5ei8_v_i64m1_mu
#define vluxseg6ei8_v_i64m1_tamu __riscv_vluxseg6ei8_v_i64m1_mu
#define vluxseg7ei8_v_i64m1_tamu __riscv_vluxseg7ei8_v_i64m1_mu
#define vluxseg8ei8_v_i64m1_tamu __riscv_vluxseg8ei8_v_i64m1_mu
#define vluxseg2ei8_v_i64m2_tamu __riscv_vluxseg2ei8_v_i64m2_mu
#define vluxseg3ei8_v_i64m2_tamu __riscv_vluxseg3ei8_v_i64m2_mu
#define vluxseg4ei8_v_i64m2_tamu __riscv_vluxseg4ei8_v_i64m2_mu
#define vluxseg2ei8_v_i64m4_tamu __riscv_vluxseg2ei8_v_i64m4_mu
#define vluxseg2ei16_v_i64m1_tamu __riscv_vluxseg2ei16_v_i64m1_mu
#define vluxseg3ei16_v_i64m1_tamu __riscv_vluxseg3ei16_v_i64m1_mu
#define vluxseg4ei16_v_i64m1_tamu __riscv_vluxseg4ei16_v_i64m1_mu
#define vluxseg5ei16_v_i64m1_tamu __riscv_vluxseg5ei16_v_i64m1_mu
#define vluxseg6ei16_v_i64m1_tamu __riscv_vluxseg6ei16_v_i64m1_mu
#define vluxseg7ei16_v_i64m1_tamu __riscv_vluxseg7ei16_v_i64m1_mu
#define vluxseg8ei16_v_i64m1_tamu __riscv_vluxseg8ei16_v_i64m1_mu
#define vluxseg2ei16_v_i64m2_tamu __riscv_vluxseg2ei16_v_i64m2_mu
#define vluxseg3ei16_v_i64m2_tamu __riscv_vluxseg3ei16_v_i64m2_mu
#define vluxseg4ei16_v_i64m2_tamu __riscv_vluxseg4ei16_v_i64m2_mu
#define vluxseg2ei16_v_i64m4_tamu __riscv_vluxseg2ei16_v_i64m4_mu
#define vluxseg2ei32_v_i64m1_tamu __riscv_vluxseg2ei32_v_i64m1_mu
#define vluxseg3ei32_v_i64m1_tamu __riscv_vluxseg3ei32_v_i64m1_mu
#define vluxseg4ei32_v_i64m1_tamu __riscv_vluxseg4ei32_v_i64m1_mu
#define vluxseg5ei32_v_i64m1_tamu __riscv_vluxseg5ei32_v_i64m1_mu
#define vluxseg6ei32_v_i64m1_tamu __riscv_vluxseg6ei32_v_i64m1_mu
#define vluxseg7ei32_v_i64m1_tamu __riscv_vluxseg7ei32_v_i64m1_mu
#define vluxseg8ei32_v_i64m1_tamu __riscv_vluxseg8ei32_v_i64m1_mu
#define vluxseg2ei32_v_i64m2_tamu __riscv_vluxseg2ei32_v_i64m2_mu
#define vluxseg3ei32_v_i64m2_tamu __riscv_vluxseg3ei32_v_i64m2_mu
#define vluxseg4ei32_v_i64m2_tamu __riscv_vluxseg4ei32_v_i64m2_mu
#define vluxseg2ei32_v_i64m4_tamu __riscv_vluxseg2ei32_v_i64m4_mu
#define vluxseg2ei64_v_i64m1_tamu __riscv_vluxseg2ei64_v_i64m1_mu
#define vluxseg3ei64_v_i64m1_tamu __riscv_vluxseg3ei64_v_i64m1_mu
#define vluxseg4ei64_v_i64m1_tamu __riscv_vluxseg4ei64_v_i64m1_mu
#define vluxseg5ei64_v_i64m1_tamu __riscv_vluxseg5ei64_v_i64m1_mu
#define vluxseg6ei64_v_i64m1_tamu __riscv_vluxseg6ei64_v_i64m1_mu
#define vluxseg7ei64_v_i64m1_tamu __riscv_vluxseg7ei64_v_i64m1_mu
#define vluxseg8ei64_v_i64m1_tamu __riscv_vluxseg8ei64_v_i64m1_mu
#define vluxseg2ei64_v_i64m2_tamu __riscv_vluxseg2ei64_v_i64m2_mu
#define vluxseg3ei64_v_i64m2_tamu __riscv_vluxseg3ei64_v_i64m2_mu
#define vluxseg4ei64_v_i64m2_tamu __riscv_vluxseg4ei64_v_i64m2_mu
#define vluxseg2ei64_v_i64m4_tamu __riscv_vluxseg2ei64_v_i64m4_mu
#define vloxseg2ei8_v_u8mf8_tamu __riscv_vloxseg2ei8_v_u8mf8_mu
#define vloxseg3ei8_v_u8mf8_tamu __riscv_vloxseg3ei8_v_u8mf8_mu
#define vloxseg4ei8_v_u8mf8_tamu __riscv_vloxseg4ei8_v_u8mf8_mu
#define vloxseg5ei8_v_u8mf8_tamu __riscv_vloxseg5ei8_v_u8mf8_mu
#define vloxseg6ei8_v_u8mf8_tamu __riscv_vloxseg6ei8_v_u8mf8_mu
#define vloxseg7ei8_v_u8mf8_tamu __riscv_vloxseg7ei8_v_u8mf8_mu
#define vloxseg8ei8_v_u8mf8_tamu __riscv_vloxseg8ei8_v_u8mf8_mu
#define vloxseg2ei8_v_u8mf4_tamu __riscv_vloxseg2ei8_v_u8mf4_mu
#define vloxseg3ei8_v_u8mf4_tamu __riscv_vloxseg3ei8_v_u8mf4_mu
#define vloxseg4ei8_v_u8mf4_tamu __riscv_vloxseg4ei8_v_u8mf4_mu
#define vloxseg5ei8_v_u8mf4_tamu __riscv_vloxseg5ei8_v_u8mf4_mu
#define vloxseg6ei8_v_u8mf4_tamu __riscv_vloxseg6ei8_v_u8mf4_mu
#define vloxseg7ei8_v_u8mf4_tamu __riscv_vloxseg7ei8_v_u8mf4_mu
#define vloxseg8ei8_v_u8mf4_tamu __riscv_vloxseg8ei8_v_u8mf4_mu
#define vloxseg2ei8_v_u8mf2_tamu __riscv_vloxseg2ei8_v_u8mf2_mu
#define vloxseg3ei8_v_u8mf2_tamu __riscv_vloxseg3ei8_v_u8mf2_mu
#define vloxseg4ei8_v_u8mf2_tamu __riscv_vloxseg4ei8_v_u8mf2_mu
#define vloxseg5ei8_v_u8mf2_tamu __riscv_vloxseg5ei8_v_u8mf2_mu
#define vloxseg6ei8_v_u8mf2_tamu __riscv_vloxseg6ei8_v_u8mf2_mu
#define vloxseg7ei8_v_u8mf2_tamu __riscv_vloxseg7ei8_v_u8mf2_mu
#define vloxseg8ei8_v_u8mf2_tamu __riscv_vloxseg8ei8_v_u8mf2_mu
#define vloxseg2ei8_v_u8m1_tamu __riscv_vloxseg2ei8_v_u8m1_mu
#define vloxseg3ei8_v_u8m1_tamu __riscv_vloxseg3ei8_v_u8m1_mu
#define vloxseg4ei8_v_u8m1_tamu __riscv_vloxseg4ei8_v_u8m1_mu
#define vloxseg5ei8_v_u8m1_tamu __riscv_vloxseg5ei8_v_u8m1_mu
#define vloxseg6ei8_v_u8m1_tamu __riscv_vloxseg6ei8_v_u8m1_mu
#define vloxseg7ei8_v_u8m1_tamu __riscv_vloxseg7ei8_v_u8m1_mu
#define vloxseg8ei8_v_u8m1_tamu __riscv_vloxseg8ei8_v_u8m1_mu
#define vloxseg2ei8_v_u8m2_tamu __riscv_vloxseg2ei8_v_u8m2_mu
#define vloxseg3ei8_v_u8m2_tamu __riscv_vloxseg3ei8_v_u8m2_mu
#define vloxseg4ei8_v_u8m2_tamu __riscv_vloxseg4ei8_v_u8m2_mu
#define vloxseg2ei8_v_u8m4_tamu __riscv_vloxseg2ei8_v_u8m4_mu
#define vloxseg2ei16_v_u8mf8_tamu __riscv_vloxseg2ei16_v_u8mf8_mu
#define vloxseg3ei16_v_u8mf8_tamu __riscv_vloxseg3ei16_v_u8mf8_mu
#define vloxseg4ei16_v_u8mf8_tamu __riscv_vloxseg4ei16_v_u8mf8_mu
#define vloxseg5ei16_v_u8mf8_tamu __riscv_vloxseg5ei16_v_u8mf8_mu
#define vloxseg6ei16_v_u8mf8_tamu __riscv_vloxseg6ei16_v_u8mf8_mu
#define vloxseg7ei16_v_u8mf8_tamu __riscv_vloxseg7ei16_v_u8mf8_mu
#define vloxseg8ei16_v_u8mf8_tamu __riscv_vloxseg8ei16_v_u8mf8_mu
#define vloxseg2ei16_v_u8mf4_tamu __riscv_vloxseg2ei16_v_u8mf4_mu
#define vloxseg3ei16_v_u8mf4_tamu __riscv_vloxseg3ei16_v_u8mf4_mu
#define vloxseg4ei16_v_u8mf4_tamu __riscv_vloxseg4ei16_v_u8mf4_mu
#define vloxseg5ei16_v_u8mf4_tamu __riscv_vloxseg5ei16_v_u8mf4_mu
#define vloxseg6ei16_v_u8mf4_tamu __riscv_vloxseg6ei16_v_u8mf4_mu
#define vloxseg7ei16_v_u8mf4_tamu __riscv_vloxseg7ei16_v_u8mf4_mu
#define vloxseg8ei16_v_u8mf4_tamu __riscv_vloxseg8ei16_v_u8mf4_mu
#define vloxseg2ei16_v_u8mf2_tamu __riscv_vloxseg2ei16_v_u8mf2_mu
#define vloxseg3ei16_v_u8mf2_tamu __riscv_vloxseg3ei16_v_u8mf2_mu
#define vloxseg4ei16_v_u8mf2_tamu __riscv_vloxseg4ei16_v_u8mf2_mu
#define vloxseg5ei16_v_u8mf2_tamu __riscv_vloxseg5ei16_v_u8mf2_mu
#define vloxseg6ei16_v_u8mf2_tamu __riscv_vloxseg6ei16_v_u8mf2_mu
#define vloxseg7ei16_v_u8mf2_tamu __riscv_vloxseg7ei16_v_u8mf2_mu
#define vloxseg8ei16_v_u8mf2_tamu __riscv_vloxseg8ei16_v_u8mf2_mu
#define vloxseg2ei16_v_u8m1_tamu __riscv_vloxseg2ei16_v_u8m1_mu
#define vloxseg3ei16_v_u8m1_tamu __riscv_vloxseg3ei16_v_u8m1_mu
#define vloxseg4ei16_v_u8m1_tamu __riscv_vloxseg4ei16_v_u8m1_mu
#define vloxseg5ei16_v_u8m1_tamu __riscv_vloxseg5ei16_v_u8m1_mu
#define vloxseg6ei16_v_u8m1_tamu __riscv_vloxseg6ei16_v_u8m1_mu
#define vloxseg7ei16_v_u8m1_tamu __riscv_vloxseg7ei16_v_u8m1_mu
#define vloxseg8ei16_v_u8m1_tamu __riscv_vloxseg8ei16_v_u8m1_mu
#define vloxseg2ei16_v_u8m2_tamu __riscv_vloxseg2ei16_v_u8m2_mu
#define vloxseg3ei16_v_u8m2_tamu __riscv_vloxseg3ei16_v_u8m2_mu
#define vloxseg4ei16_v_u8m2_tamu __riscv_vloxseg4ei16_v_u8m2_mu
#define vloxseg2ei16_v_u8m4_tamu __riscv_vloxseg2ei16_v_u8m4_mu
#define vloxseg2ei32_v_u8mf8_tamu __riscv_vloxseg2ei32_v_u8mf8_mu
#define vloxseg3ei32_v_u8mf8_tamu __riscv_vloxseg3ei32_v_u8mf8_mu
#define vloxseg4ei32_v_u8mf8_tamu __riscv_vloxseg4ei32_v_u8mf8_mu
#define vloxseg5ei32_v_u8mf8_tamu __riscv_vloxseg5ei32_v_u8mf8_mu
#define vloxseg6ei32_v_u8mf8_tamu __riscv_vloxseg6ei32_v_u8mf8_mu
#define vloxseg7ei32_v_u8mf8_tamu __riscv_vloxseg7ei32_v_u8mf8_mu
#define vloxseg8ei32_v_u8mf8_tamu __riscv_vloxseg8ei32_v_u8mf8_mu
#define vloxseg2ei32_v_u8mf4_tamu __riscv_vloxseg2ei32_v_u8mf4_mu
#define vloxseg3ei32_v_u8mf4_tamu __riscv_vloxseg3ei32_v_u8mf4_mu
#define vloxseg4ei32_v_u8mf4_tamu __riscv_vloxseg4ei32_v_u8mf4_mu
#define vloxseg5ei32_v_u8mf4_tamu __riscv_vloxseg5ei32_v_u8mf4_mu
#define vloxseg6ei32_v_u8mf4_tamu __riscv_vloxseg6ei32_v_u8mf4_mu
#define vloxseg7ei32_v_u8mf4_tamu __riscv_vloxseg7ei32_v_u8mf4_mu
#define vloxseg8ei32_v_u8mf4_tamu __riscv_vloxseg8ei32_v_u8mf4_mu
#define vloxseg2ei32_v_u8mf2_tamu __riscv_vloxseg2ei32_v_u8mf2_mu
#define vloxseg3ei32_v_u8mf2_tamu __riscv_vloxseg3ei32_v_u8mf2_mu
#define vloxseg4ei32_v_u8mf2_tamu __riscv_vloxseg4ei32_v_u8mf2_mu
#define vloxseg5ei32_v_u8mf2_tamu __riscv_vloxseg5ei32_v_u8mf2_mu
#define vloxseg6ei32_v_u8mf2_tamu __riscv_vloxseg6ei32_v_u8mf2_mu
#define vloxseg7ei32_v_u8mf2_tamu __riscv_vloxseg7ei32_v_u8mf2_mu
#define vloxseg8ei32_v_u8mf2_tamu __riscv_vloxseg8ei32_v_u8mf2_mu
#define vloxseg2ei32_v_u8m1_tamu __riscv_vloxseg2ei32_v_u8m1_mu
#define vloxseg3ei32_v_u8m1_tamu __riscv_vloxseg3ei32_v_u8m1_mu
#define vloxseg4ei32_v_u8m1_tamu __riscv_vloxseg4ei32_v_u8m1_mu
#define vloxseg5ei32_v_u8m1_tamu __riscv_vloxseg5ei32_v_u8m1_mu
#define vloxseg6ei32_v_u8m1_tamu __riscv_vloxseg6ei32_v_u8m1_mu
#define vloxseg7ei32_v_u8m1_tamu __riscv_vloxseg7ei32_v_u8m1_mu
#define vloxseg8ei32_v_u8m1_tamu __riscv_vloxseg8ei32_v_u8m1_mu
#define vloxseg2ei32_v_u8m2_tamu __riscv_vloxseg2ei32_v_u8m2_mu
#define vloxseg3ei32_v_u8m2_tamu __riscv_vloxseg3ei32_v_u8m2_mu
#define vloxseg4ei32_v_u8m2_tamu __riscv_vloxseg4ei32_v_u8m2_mu
#define vloxseg2ei64_v_u8mf8_tamu __riscv_vloxseg2ei64_v_u8mf8_mu
#define vloxseg3ei64_v_u8mf8_tamu __riscv_vloxseg3ei64_v_u8mf8_mu
#define vloxseg4ei64_v_u8mf8_tamu __riscv_vloxseg4ei64_v_u8mf8_mu
#define vloxseg5ei64_v_u8mf8_tamu __riscv_vloxseg5ei64_v_u8mf8_mu
#define vloxseg6ei64_v_u8mf8_tamu __riscv_vloxseg6ei64_v_u8mf8_mu
#define vloxseg7ei64_v_u8mf8_tamu __riscv_vloxseg7ei64_v_u8mf8_mu
#define vloxseg8ei64_v_u8mf8_tamu __riscv_vloxseg8ei64_v_u8mf8_mu
#define vloxseg2ei64_v_u8mf4_tamu __riscv_vloxseg2ei64_v_u8mf4_mu
#define vloxseg3ei64_v_u8mf4_tamu __riscv_vloxseg3ei64_v_u8mf4_mu
#define vloxseg4ei64_v_u8mf4_tamu __riscv_vloxseg4ei64_v_u8mf4_mu
#define vloxseg5ei64_v_u8mf4_tamu __riscv_vloxseg5ei64_v_u8mf4_mu
#define vloxseg6ei64_v_u8mf4_tamu __riscv_vloxseg6ei64_v_u8mf4_mu
#define vloxseg7ei64_v_u8mf4_tamu __riscv_vloxseg7ei64_v_u8mf4_mu
#define vloxseg8ei64_v_u8mf4_tamu __riscv_vloxseg8ei64_v_u8mf4_mu
#define vloxseg2ei64_v_u8mf2_tamu __riscv_vloxseg2ei64_v_u8mf2_mu
#define vloxseg3ei64_v_u8mf2_tamu __riscv_vloxseg3ei64_v_u8mf2_mu
#define vloxseg4ei64_v_u8mf2_tamu __riscv_vloxseg4ei64_v_u8mf2_mu
#define vloxseg5ei64_v_u8mf2_tamu __riscv_vloxseg5ei64_v_u8mf2_mu
#define vloxseg6ei64_v_u8mf2_tamu __riscv_vloxseg6ei64_v_u8mf2_mu
#define vloxseg7ei64_v_u8mf2_tamu __riscv_vloxseg7ei64_v_u8mf2_mu
#define vloxseg8ei64_v_u8mf2_tamu __riscv_vloxseg8ei64_v_u8mf2_mu
#define vloxseg2ei64_v_u8m1_tamu __riscv_vloxseg2ei64_v_u8m1_mu
#define vloxseg3ei64_v_u8m1_tamu __riscv_vloxseg3ei64_v_u8m1_mu
#define vloxseg4ei64_v_u8m1_tamu __riscv_vloxseg4ei64_v_u8m1_mu
#define vloxseg5ei64_v_u8m1_tamu __riscv_vloxseg5ei64_v_u8m1_mu
#define vloxseg6ei64_v_u8m1_tamu __riscv_vloxseg6ei64_v_u8m1_mu
#define vloxseg7ei64_v_u8m1_tamu __riscv_vloxseg7ei64_v_u8m1_mu
#define vloxseg8ei64_v_u8m1_tamu __riscv_vloxseg8ei64_v_u8m1_mu
#define vloxseg2ei8_v_u16mf4_tamu __riscv_vloxseg2ei8_v_u16mf4_mu
#define vloxseg3ei8_v_u16mf4_tamu __riscv_vloxseg3ei8_v_u16mf4_mu
#define vloxseg4ei8_v_u16mf4_tamu __riscv_vloxseg4ei8_v_u16mf4_mu
#define vloxseg5ei8_v_u16mf4_tamu __riscv_vloxseg5ei8_v_u16mf4_mu
#define vloxseg6ei8_v_u16mf4_tamu __riscv_vloxseg6ei8_v_u16mf4_mu
#define vloxseg7ei8_v_u16mf4_tamu __riscv_vloxseg7ei8_v_u16mf4_mu
#define vloxseg8ei8_v_u16mf4_tamu __riscv_vloxseg8ei8_v_u16mf4_mu
#define vloxseg2ei8_v_u16mf2_tamu __riscv_vloxseg2ei8_v_u16mf2_mu
#define vloxseg3ei8_v_u16mf2_tamu __riscv_vloxseg3ei8_v_u16mf2_mu
#define vloxseg4ei8_v_u16mf2_tamu __riscv_vloxseg4ei8_v_u16mf2_mu
#define vloxseg5ei8_v_u16mf2_tamu __riscv_vloxseg5ei8_v_u16mf2_mu
#define vloxseg6ei8_v_u16mf2_tamu __riscv_vloxseg6ei8_v_u16mf2_mu
#define vloxseg7ei8_v_u16mf2_tamu __riscv_vloxseg7ei8_v_u16mf2_mu
#define vloxseg8ei8_v_u16mf2_tamu __riscv_vloxseg8ei8_v_u16mf2_mu
#define vloxseg2ei8_v_u16m1_tamu __riscv_vloxseg2ei8_v_u16m1_mu
#define vloxseg3ei8_v_u16m1_tamu __riscv_vloxseg3ei8_v_u16m1_mu
#define vloxseg4ei8_v_u16m1_tamu __riscv_vloxseg4ei8_v_u16m1_mu
#define vloxseg5ei8_v_u16m1_tamu __riscv_vloxseg5ei8_v_u16m1_mu
#define vloxseg6ei8_v_u16m1_tamu __riscv_vloxseg6ei8_v_u16m1_mu
#define vloxseg7ei8_v_u16m1_tamu __riscv_vloxseg7ei8_v_u16m1_mu
#define vloxseg8ei8_v_u16m1_tamu __riscv_vloxseg8ei8_v_u16m1_mu
#define vloxseg2ei8_v_u16m2_tamu __riscv_vloxseg2ei8_v_u16m2_mu
#define vloxseg3ei8_v_u16m2_tamu __riscv_vloxseg3ei8_v_u16m2_mu
#define vloxseg4ei8_v_u16m2_tamu __riscv_vloxseg4ei8_v_u16m2_mu
#define vloxseg2ei8_v_u16m4_tamu __riscv_vloxseg2ei8_v_u16m4_mu
#define vloxseg2ei16_v_u16mf4_tamu __riscv_vloxseg2ei16_v_u16mf4_mu
#define vloxseg3ei16_v_u16mf4_tamu __riscv_vloxseg3ei16_v_u16mf4_mu
#define vloxseg4ei16_v_u16mf4_tamu __riscv_vloxseg4ei16_v_u16mf4_mu
#define vloxseg5ei16_v_u16mf4_tamu __riscv_vloxseg5ei16_v_u16mf4_mu
#define vloxseg6ei16_v_u16mf4_tamu __riscv_vloxseg6ei16_v_u16mf4_mu
#define vloxseg7ei16_v_u16mf4_tamu __riscv_vloxseg7ei16_v_u16mf4_mu
#define vloxseg8ei16_v_u16mf4_tamu __riscv_vloxseg8ei16_v_u16mf4_mu
#define vloxseg2ei16_v_u16mf2_tamu __riscv_vloxseg2ei16_v_u16mf2_mu
#define vloxseg3ei16_v_u16mf2_tamu __riscv_vloxseg3ei16_v_u16mf2_mu
#define vloxseg4ei16_v_u16mf2_tamu __riscv_vloxseg4ei16_v_u16mf2_mu
#define vloxseg5ei16_v_u16mf2_tamu __riscv_vloxseg5ei16_v_u16mf2_mu
#define vloxseg6ei16_v_u16mf2_tamu __riscv_vloxseg6ei16_v_u16mf2_mu
#define vloxseg7ei16_v_u16mf2_tamu __riscv_vloxseg7ei16_v_u16mf2_mu
#define vloxseg8ei16_v_u16mf2_tamu __riscv_vloxseg8ei16_v_u16mf2_mu
#define vloxseg2ei16_v_u16m1_tamu __riscv_vloxseg2ei16_v_u16m1_mu
#define vloxseg3ei16_v_u16m1_tamu __riscv_vloxseg3ei16_v_u16m1_mu
#define vloxseg4ei16_v_u16m1_tamu __riscv_vloxseg4ei16_v_u16m1_mu
#define vloxseg5ei16_v_u16m1_tamu __riscv_vloxseg5ei16_v_u16m1_mu
#define vloxseg6ei16_v_u16m1_tamu __riscv_vloxseg6ei16_v_u16m1_mu
#define vloxseg7ei16_v_u16m1_tamu __riscv_vloxseg7ei16_v_u16m1_mu
#define vloxseg8ei16_v_u16m1_tamu __riscv_vloxseg8ei16_v_u16m1_mu
#define vloxseg2ei16_v_u16m2_tamu __riscv_vloxseg2ei16_v_u16m2_mu
#define vloxseg3ei16_v_u16m2_tamu __riscv_vloxseg3ei16_v_u16m2_mu
#define vloxseg4ei16_v_u16m2_tamu __riscv_vloxseg4ei16_v_u16m2_mu
#define vloxseg2ei16_v_u16m4_tamu __riscv_vloxseg2ei16_v_u16m4_mu
#define vloxseg2ei32_v_u16mf4_tamu __riscv_vloxseg2ei32_v_u16mf4_mu
#define vloxseg3ei32_v_u16mf4_tamu __riscv_vloxseg3ei32_v_u16mf4_mu
#define vloxseg4ei32_v_u16mf4_tamu __riscv_vloxseg4ei32_v_u16mf4_mu
#define vloxseg5ei32_v_u16mf4_tamu __riscv_vloxseg5ei32_v_u16mf4_mu
#define vloxseg6ei32_v_u16mf4_tamu __riscv_vloxseg6ei32_v_u16mf4_mu
#define vloxseg7ei32_v_u16mf4_tamu __riscv_vloxseg7ei32_v_u16mf4_mu
#define vloxseg8ei32_v_u16mf4_tamu __riscv_vloxseg8ei32_v_u16mf4_mu
#define vloxseg2ei32_v_u16mf2_tamu __riscv_vloxseg2ei32_v_u16mf2_mu
#define vloxseg3ei32_v_u16mf2_tamu __riscv_vloxseg3ei32_v_u16mf2_mu
#define vloxseg4ei32_v_u16mf2_tamu __riscv_vloxseg4ei32_v_u16mf2_mu
#define vloxseg5ei32_v_u16mf2_tamu __riscv_vloxseg5ei32_v_u16mf2_mu
#define vloxseg6ei32_v_u16mf2_tamu __riscv_vloxseg6ei32_v_u16mf2_mu
#define vloxseg7ei32_v_u16mf2_tamu __riscv_vloxseg7ei32_v_u16mf2_mu
#define vloxseg8ei32_v_u16mf2_tamu __riscv_vloxseg8ei32_v_u16mf2_mu
#define vloxseg2ei32_v_u16m1_tamu __riscv_vloxseg2ei32_v_u16m1_mu
#define vloxseg3ei32_v_u16m1_tamu __riscv_vloxseg3ei32_v_u16m1_mu
#define vloxseg4ei32_v_u16m1_tamu __riscv_vloxseg4ei32_v_u16m1_mu
#define vloxseg5ei32_v_u16m1_tamu __riscv_vloxseg5ei32_v_u16m1_mu
#define vloxseg6ei32_v_u16m1_tamu __riscv_vloxseg6ei32_v_u16m1_mu
#define vloxseg7ei32_v_u16m1_tamu __riscv_vloxseg7ei32_v_u16m1_mu
#define vloxseg8ei32_v_u16m1_tamu __riscv_vloxseg8ei32_v_u16m1_mu
#define vloxseg2ei32_v_u16m2_tamu __riscv_vloxseg2ei32_v_u16m2_mu
#define vloxseg3ei32_v_u16m2_tamu __riscv_vloxseg3ei32_v_u16m2_mu
#define vloxseg4ei32_v_u16m2_tamu __riscv_vloxseg4ei32_v_u16m2_mu
#define vloxseg2ei32_v_u16m4_tamu __riscv_vloxseg2ei32_v_u16m4_mu
#define vloxseg2ei64_v_u16mf4_tamu __riscv_vloxseg2ei64_v_u16mf4_mu
#define vloxseg3ei64_v_u16mf4_tamu __riscv_vloxseg3ei64_v_u16mf4_mu
#define vloxseg4ei64_v_u16mf4_tamu __riscv_vloxseg4ei64_v_u16mf4_mu
#define vloxseg5ei64_v_u16mf4_tamu __riscv_vloxseg5ei64_v_u16mf4_mu
#define vloxseg6ei64_v_u16mf4_tamu __riscv_vloxseg6ei64_v_u16mf4_mu
#define vloxseg7ei64_v_u16mf4_tamu __riscv_vloxseg7ei64_v_u16mf4_mu
#define vloxseg8ei64_v_u16mf4_tamu __riscv_vloxseg8ei64_v_u16mf4_mu
#define vloxseg2ei64_v_u16mf2_tamu __riscv_vloxseg2ei64_v_u16mf2_mu
#define vloxseg3ei64_v_u16mf2_tamu __riscv_vloxseg3ei64_v_u16mf2_mu
#define vloxseg4ei64_v_u16mf2_tamu __riscv_vloxseg4ei64_v_u16mf2_mu
#define vloxseg5ei64_v_u16mf2_tamu __riscv_vloxseg5ei64_v_u16mf2_mu
#define vloxseg6ei64_v_u16mf2_tamu __riscv_vloxseg6ei64_v_u16mf2_mu
#define vloxseg7ei64_v_u16mf2_tamu __riscv_vloxseg7ei64_v_u16mf2_mu
#define vloxseg8ei64_v_u16mf2_tamu __riscv_vloxseg8ei64_v_u16mf2_mu
#define vloxseg2ei64_v_u16m1_tamu __riscv_vloxseg2ei64_v_u16m1_mu
#define vloxseg3ei64_v_u16m1_tamu __riscv_vloxseg3ei64_v_u16m1_mu
#define vloxseg4ei64_v_u16m1_tamu __riscv_vloxseg4ei64_v_u16m1_mu
#define vloxseg5ei64_v_u16m1_tamu __riscv_vloxseg5ei64_v_u16m1_mu
#define vloxseg6ei64_v_u16m1_tamu __riscv_vloxseg6ei64_v_u16m1_mu
#define vloxseg7ei64_v_u16m1_tamu __riscv_vloxseg7ei64_v_u16m1_mu
#define vloxseg8ei64_v_u16m1_tamu __riscv_vloxseg8ei64_v_u16m1_mu
#define vloxseg2ei64_v_u16m2_tamu __riscv_vloxseg2ei64_v_u16m2_mu
#define vloxseg3ei64_v_u16m2_tamu __riscv_vloxseg3ei64_v_u16m2_mu
#define vloxseg4ei64_v_u16m2_tamu __riscv_vloxseg4ei64_v_u16m2_mu
#define vloxseg2ei8_v_u32mf2_tamu __riscv_vloxseg2ei8_v_u32mf2_mu
#define vloxseg3ei8_v_u32mf2_tamu __riscv_vloxseg3ei8_v_u32mf2_mu
#define vloxseg4ei8_v_u32mf2_tamu __riscv_vloxseg4ei8_v_u32mf2_mu
#define vloxseg5ei8_v_u32mf2_tamu __riscv_vloxseg5ei8_v_u32mf2_mu
#define vloxseg6ei8_v_u32mf2_tamu __riscv_vloxseg6ei8_v_u32mf2_mu
#define vloxseg7ei8_v_u32mf2_tamu __riscv_vloxseg7ei8_v_u32mf2_mu
#define vloxseg8ei8_v_u32mf2_tamu __riscv_vloxseg8ei8_v_u32mf2_mu
#define vloxseg2ei8_v_u32m1_tamu __riscv_vloxseg2ei8_v_u32m1_mu
#define vloxseg3ei8_v_u32m1_tamu __riscv_vloxseg3ei8_v_u32m1_mu
#define vloxseg4ei8_v_u32m1_tamu __riscv_vloxseg4ei8_v_u32m1_mu
#define vloxseg5ei8_v_u32m1_tamu __riscv_vloxseg5ei8_v_u32m1_mu
#define vloxseg6ei8_v_u32m1_tamu __riscv_vloxseg6ei8_v_u32m1_mu
#define vloxseg7ei8_v_u32m1_tamu __riscv_vloxseg7ei8_v_u32m1_mu
#define vloxseg8ei8_v_u32m1_tamu __riscv_vloxseg8ei8_v_u32m1_mu
#define vloxseg2ei8_v_u32m2_tamu __riscv_vloxseg2ei8_v_u32m2_mu
#define vloxseg3ei8_v_u32m2_tamu __riscv_vloxseg3ei8_v_u32m2_mu
#define vloxseg4ei8_v_u32m2_tamu __riscv_vloxseg4ei8_v_u32m2_mu
#define vloxseg2ei8_v_u32m4_tamu __riscv_vloxseg2ei8_v_u32m4_mu
#define vloxseg2ei16_v_u32mf2_tamu __riscv_vloxseg2ei16_v_u32mf2_mu
#define vloxseg3ei16_v_u32mf2_tamu __riscv_vloxseg3ei16_v_u32mf2_mu
#define vloxseg4ei16_v_u32mf2_tamu __riscv_vloxseg4ei16_v_u32mf2_mu
#define vloxseg5ei16_v_u32mf2_tamu __riscv_vloxseg5ei16_v_u32mf2_mu
#define vloxseg6ei16_v_u32mf2_tamu __riscv_vloxseg6ei16_v_u32mf2_mu
#define vloxseg7ei16_v_u32mf2_tamu __riscv_vloxseg7ei16_v_u32mf2_mu
#define vloxseg8ei16_v_u32mf2_tamu __riscv_vloxseg8ei16_v_u32mf2_mu
#define vloxseg2ei16_v_u32m1_tamu __riscv_vloxseg2ei16_v_u32m1_mu
#define vloxseg3ei16_v_u32m1_tamu __riscv_vloxseg3ei16_v_u32m1_mu
#define vloxseg4ei16_v_u32m1_tamu __riscv_vloxseg4ei16_v_u32m1_mu
#define vloxseg5ei16_v_u32m1_tamu __riscv_vloxseg5ei16_v_u32m1_mu
#define vloxseg6ei16_v_u32m1_tamu __riscv_vloxseg6ei16_v_u32m1_mu
#define vloxseg7ei16_v_u32m1_tamu __riscv_vloxseg7ei16_v_u32m1_mu
#define vloxseg8ei16_v_u32m1_tamu __riscv_vloxseg8ei16_v_u32m1_mu
#define vloxseg2ei16_v_u32m2_tamu __riscv_vloxseg2ei16_v_u32m2_mu
#define vloxseg3ei16_v_u32m2_tamu __riscv_vloxseg3ei16_v_u32m2_mu
#define vloxseg4ei16_v_u32m2_tamu __riscv_vloxseg4ei16_v_u32m2_mu
#define vloxseg2ei16_v_u32m4_tamu __riscv_vloxseg2ei16_v_u32m4_mu
#define vloxseg2ei32_v_u32mf2_tamu __riscv_vloxseg2ei32_v_u32mf2_mu
#define vloxseg3ei32_v_u32mf2_tamu __riscv_vloxseg3ei32_v_u32mf2_mu
#define vloxseg4ei32_v_u32mf2_tamu __riscv_vloxseg4ei32_v_u32mf2_mu
#define vloxseg5ei32_v_u32mf2_tamu __riscv_vloxseg5ei32_v_u32mf2_mu
#define vloxseg6ei32_v_u32mf2_tamu __riscv_vloxseg6ei32_v_u32mf2_mu
#define vloxseg7ei32_v_u32mf2_tamu __riscv_vloxseg7ei32_v_u32mf2_mu
#define vloxseg8ei32_v_u32mf2_tamu __riscv_vloxseg8ei32_v_u32mf2_mu
#define vloxseg2ei32_v_u32m1_tamu __riscv_vloxseg2ei32_v_u32m1_mu
#define vloxseg3ei32_v_u32m1_tamu __riscv_vloxseg3ei32_v_u32m1_mu
#define vloxseg4ei32_v_u32m1_tamu __riscv_vloxseg4ei32_v_u32m1_mu
#define vloxseg5ei32_v_u32m1_tamu __riscv_vloxseg5ei32_v_u32m1_mu
#define vloxseg6ei32_v_u32m1_tamu __riscv_vloxseg6ei32_v_u32m1_mu
#define vloxseg7ei32_v_u32m1_tamu __riscv_vloxseg7ei32_v_u32m1_mu
#define vloxseg8ei32_v_u32m1_tamu __riscv_vloxseg8ei32_v_u32m1_mu
#define vloxseg2ei32_v_u32m2_tamu __riscv_vloxseg2ei32_v_u32m2_mu
#define vloxseg3ei32_v_u32m2_tamu __riscv_vloxseg3ei32_v_u32m2_mu
#define vloxseg4ei32_v_u32m2_tamu __riscv_vloxseg4ei32_v_u32m2_mu
#define vloxseg2ei32_v_u32m4_tamu __riscv_vloxseg2ei32_v_u32m4_mu
#define vloxseg2ei64_v_u32mf2_tamu __riscv_vloxseg2ei64_v_u32mf2_mu
#define vloxseg3ei64_v_u32mf2_tamu __riscv_vloxseg3ei64_v_u32mf2_mu
#define vloxseg4ei64_v_u32mf2_tamu __riscv_vloxseg4ei64_v_u32mf2_mu
#define vloxseg5ei64_v_u32mf2_tamu __riscv_vloxseg5ei64_v_u32mf2_mu
#define vloxseg6ei64_v_u32mf2_tamu __riscv_vloxseg6ei64_v_u32mf2_mu
#define vloxseg7ei64_v_u32mf2_tamu __riscv_vloxseg7ei64_v_u32mf2_mu
#define vloxseg8ei64_v_u32mf2_tamu __riscv_vloxseg8ei64_v_u32mf2_mu
#define vloxseg2ei64_v_u32m1_tamu __riscv_vloxseg2ei64_v_u32m1_mu
#define vloxseg3ei64_v_u32m1_tamu __riscv_vloxseg3ei64_v_u32m1_mu
#define vloxseg4ei64_v_u32m1_tamu __riscv_vloxseg4ei64_v_u32m1_mu
#define vloxseg5ei64_v_u32m1_tamu __riscv_vloxseg5ei64_v_u32m1_mu
#define vloxseg6ei64_v_u32m1_tamu __riscv_vloxseg6ei64_v_u32m1_mu
#define vloxseg7ei64_v_u32m1_tamu __riscv_vloxseg7ei64_v_u32m1_mu
#define vloxseg8ei64_v_u32m1_tamu __riscv_vloxseg8ei64_v_u32m1_mu
#define vloxseg2ei64_v_u32m2_tamu __riscv_vloxseg2ei64_v_u32m2_mu
#define vloxseg3ei64_v_u32m2_tamu __riscv_vloxseg3ei64_v_u32m2_mu
#define vloxseg4ei64_v_u32m2_tamu __riscv_vloxseg4ei64_v_u32m2_mu
#define vloxseg2ei64_v_u32m4_tamu __riscv_vloxseg2ei64_v_u32m4_mu
#define vloxseg2ei8_v_u64m1_tamu __riscv_vloxseg2ei8_v_u64m1_mu
#define vloxseg3ei8_v_u64m1_tamu __riscv_vloxseg3ei8_v_u64m1_mu
#define vloxseg4ei8_v_u64m1_tamu __riscv_vloxseg4ei8_v_u64m1_mu
#define vloxseg5ei8_v_u64m1_tamu __riscv_vloxseg5ei8_v_u64m1_mu
#define vloxseg6ei8_v_u64m1_tamu __riscv_vloxseg6ei8_v_u64m1_mu
#define vloxseg7ei8_v_u64m1_tamu __riscv_vloxseg7ei8_v_u64m1_mu
#define vloxseg8ei8_v_u64m1_tamu __riscv_vloxseg8ei8_v_u64m1_mu
#define vloxseg2ei8_v_u64m2_tamu __riscv_vloxseg2ei8_v_u64m2_mu
#define vloxseg3ei8_v_u64m2_tamu __riscv_vloxseg3ei8_v_u64m2_mu
#define vloxseg4ei8_v_u64m2_tamu __riscv_vloxseg4ei8_v_u64m2_mu
#define vloxseg2ei8_v_u64m4_tamu __riscv_vloxseg2ei8_v_u64m4_mu
#define vloxseg2ei16_v_u64m1_tamu __riscv_vloxseg2ei16_v_u64m1_mu
#define vloxseg3ei16_v_u64m1_tamu __riscv_vloxseg3ei16_v_u64m1_mu
#define vloxseg4ei16_v_u64m1_tamu __riscv_vloxseg4ei16_v_u64m1_mu
#define vloxseg5ei16_v_u64m1_tamu __riscv_vloxseg5ei16_v_u64m1_mu
#define vloxseg6ei16_v_u64m1_tamu __riscv_vloxseg6ei16_v_u64m1_mu
#define vloxseg7ei16_v_u64m1_tamu __riscv_vloxseg7ei16_v_u64m1_mu
#define vloxseg8ei16_v_u64m1_tamu __riscv_vloxseg8ei16_v_u64m1_mu
#define vloxseg2ei16_v_u64m2_tamu __riscv_vloxseg2ei16_v_u64m2_mu
#define vloxseg3ei16_v_u64m2_tamu __riscv_vloxseg3ei16_v_u64m2_mu
#define vloxseg4ei16_v_u64m2_tamu __riscv_vloxseg4ei16_v_u64m2_mu
#define vloxseg2ei16_v_u64m4_tamu __riscv_vloxseg2ei16_v_u64m4_mu
#define vloxseg2ei32_v_u64m1_tamu __riscv_vloxseg2ei32_v_u64m1_mu
#define vloxseg3ei32_v_u64m1_tamu __riscv_vloxseg3ei32_v_u64m1_mu
#define vloxseg4ei32_v_u64m1_tamu __riscv_vloxseg4ei32_v_u64m1_mu
#define vloxseg5ei32_v_u64m1_tamu __riscv_vloxseg5ei32_v_u64m1_mu
#define vloxseg6ei32_v_u64m1_tamu __riscv_vloxseg6ei32_v_u64m1_mu
#define vloxseg7ei32_v_u64m1_tamu __riscv_vloxseg7ei32_v_u64m1_mu
#define vloxseg8ei32_v_u64m1_tamu __riscv_vloxseg8ei32_v_u64m1_mu
#define vloxseg2ei32_v_u64m2_tamu __riscv_vloxseg2ei32_v_u64m2_mu
#define vloxseg3ei32_v_u64m2_tamu __riscv_vloxseg3ei32_v_u64m2_mu
#define vloxseg4ei32_v_u64m2_tamu __riscv_vloxseg4ei32_v_u64m2_mu
#define vloxseg2ei32_v_u64m4_tamu __riscv_vloxseg2ei32_v_u64m4_mu
#define vloxseg2ei64_v_u64m1_tamu __riscv_vloxseg2ei64_v_u64m1_mu
#define vloxseg3ei64_v_u64m1_tamu __riscv_vloxseg3ei64_v_u64m1_mu
#define vloxseg4ei64_v_u64m1_tamu __riscv_vloxseg4ei64_v_u64m1_mu
#define vloxseg5ei64_v_u64m1_tamu __riscv_vloxseg5ei64_v_u64m1_mu
#define vloxseg6ei64_v_u64m1_tamu __riscv_vloxseg6ei64_v_u64m1_mu
#define vloxseg7ei64_v_u64m1_tamu __riscv_vloxseg7ei64_v_u64m1_mu
#define vloxseg8ei64_v_u64m1_tamu __riscv_vloxseg8ei64_v_u64m1_mu
#define vloxseg2ei64_v_u64m2_tamu __riscv_vloxseg2ei64_v_u64m2_mu
#define vloxseg3ei64_v_u64m2_tamu __riscv_vloxseg3ei64_v_u64m2_mu
#define vloxseg4ei64_v_u64m2_tamu __riscv_vloxseg4ei64_v_u64m2_mu
#define vloxseg2ei64_v_u64m4_tamu __riscv_vloxseg2ei64_v_u64m4_mu
#define vluxseg2ei8_v_u8mf8_tamu __riscv_vluxseg2ei8_v_u8mf8_mu
#define vluxseg3ei8_v_u8mf8_tamu __riscv_vluxseg3ei8_v_u8mf8_mu
#define vluxseg4ei8_v_u8mf8_tamu __riscv_vluxseg4ei8_v_u8mf8_mu
#define vluxseg5ei8_v_u8mf8_tamu __riscv_vluxseg5ei8_v_u8mf8_mu
#define vluxseg6ei8_v_u8mf8_tamu __riscv_vluxseg6ei8_v_u8mf8_mu
#define vluxseg7ei8_v_u8mf8_tamu __riscv_vluxseg7ei8_v_u8mf8_mu
#define vluxseg8ei8_v_u8mf8_tamu __riscv_vluxseg8ei8_v_u8mf8_mu
#define vluxseg2ei8_v_u8mf4_tamu __riscv_vluxseg2ei8_v_u8mf4_mu
#define vluxseg3ei8_v_u8mf4_tamu __riscv_vluxseg3ei8_v_u8mf4_mu
#define vluxseg4ei8_v_u8mf4_tamu __riscv_vluxseg4ei8_v_u8mf4_mu
#define vluxseg5ei8_v_u8mf4_tamu __riscv_vluxseg5ei8_v_u8mf4_mu
#define vluxseg6ei8_v_u8mf4_tamu __riscv_vluxseg6ei8_v_u8mf4_mu
#define vluxseg7ei8_v_u8mf4_tamu __riscv_vluxseg7ei8_v_u8mf4_mu
#define vluxseg8ei8_v_u8mf4_tamu __riscv_vluxseg8ei8_v_u8mf4_mu
#define vluxseg2ei8_v_u8mf2_tamu __riscv_vluxseg2ei8_v_u8mf2_mu
#define vluxseg3ei8_v_u8mf2_tamu __riscv_vluxseg3ei8_v_u8mf2_mu
#define vluxseg4ei8_v_u8mf2_tamu __riscv_vluxseg4ei8_v_u8mf2_mu
#define vluxseg5ei8_v_u8mf2_tamu __riscv_vluxseg5ei8_v_u8mf2_mu
#define vluxseg6ei8_v_u8mf2_tamu __riscv_vluxseg6ei8_v_u8mf2_mu
#define vluxseg7ei8_v_u8mf2_tamu __riscv_vluxseg7ei8_v_u8mf2_mu
#define vluxseg8ei8_v_u8mf2_tamu __riscv_vluxseg8ei8_v_u8mf2_mu
#define vluxseg2ei8_v_u8m1_tamu __riscv_vluxseg2ei8_v_u8m1_mu
#define vluxseg3ei8_v_u8m1_tamu __riscv_vluxseg3ei8_v_u8m1_mu
#define vluxseg4ei8_v_u8m1_tamu __riscv_vluxseg4ei8_v_u8m1_mu
#define vluxseg5ei8_v_u8m1_tamu __riscv_vluxseg5ei8_v_u8m1_mu
#define vluxseg6ei8_v_u8m1_tamu __riscv_vluxseg6ei8_v_u8m1_mu
#define vluxseg7ei8_v_u8m1_tamu __riscv_vluxseg7ei8_v_u8m1_mu
#define vluxseg8ei8_v_u8m1_tamu __riscv_vluxseg8ei8_v_u8m1_mu
#define vluxseg2ei8_v_u8m2_tamu __riscv_vluxseg2ei8_v_u8m2_mu
#define vluxseg3ei8_v_u8m2_tamu __riscv_vluxseg3ei8_v_u8m2_mu
#define vluxseg4ei8_v_u8m2_tamu __riscv_vluxseg4ei8_v_u8m2_mu
#define vluxseg2ei8_v_u8m4_tamu __riscv_vluxseg2ei8_v_u8m4_mu
#define vluxseg2ei16_v_u8mf8_tamu __riscv_vluxseg2ei16_v_u8mf8_mu
#define vluxseg3ei16_v_u8mf8_tamu __riscv_vluxseg3ei16_v_u8mf8_mu
#define vluxseg4ei16_v_u8mf8_tamu __riscv_vluxseg4ei16_v_u8mf8_mu
#define vluxseg5ei16_v_u8mf8_tamu __riscv_vluxseg5ei16_v_u8mf8_mu
#define vluxseg6ei16_v_u8mf8_tamu __riscv_vluxseg6ei16_v_u8mf8_mu
#define vluxseg7ei16_v_u8mf8_tamu __riscv_vluxseg7ei16_v_u8mf8_mu
#define vluxseg8ei16_v_u8mf8_tamu __riscv_vluxseg8ei16_v_u8mf8_mu
#define vluxseg2ei16_v_u8mf4_tamu __riscv_vluxseg2ei16_v_u8mf4_mu
#define vluxseg3ei16_v_u8mf4_tamu __riscv_vluxseg3ei16_v_u8mf4_mu
#define vluxseg4ei16_v_u8mf4_tamu __riscv_vluxseg4ei16_v_u8mf4_mu
#define vluxseg5ei16_v_u8mf4_tamu __riscv_vluxseg5ei16_v_u8mf4_mu
#define vluxseg6ei16_v_u8mf4_tamu __riscv_vluxseg6ei16_v_u8mf4_mu
#define vluxseg7ei16_v_u8mf4_tamu __riscv_vluxseg7ei16_v_u8mf4_mu
#define vluxseg8ei16_v_u8mf4_tamu __riscv_vluxseg8ei16_v_u8mf4_mu
#define vluxseg2ei16_v_u8mf2_tamu __riscv_vluxseg2ei16_v_u8mf2_mu
#define vluxseg3ei16_v_u8mf2_tamu __riscv_vluxseg3ei16_v_u8mf2_mu
#define vluxseg4ei16_v_u8mf2_tamu __riscv_vluxseg4ei16_v_u8mf2_mu
#define vluxseg5ei16_v_u8mf2_tamu __riscv_vluxseg5ei16_v_u8mf2_mu
#define vluxseg6ei16_v_u8mf2_tamu __riscv_vluxseg6ei16_v_u8mf2_mu
#define vluxseg7ei16_v_u8mf2_tamu __riscv_vluxseg7ei16_v_u8mf2_mu
#define vluxseg8ei16_v_u8mf2_tamu __riscv_vluxseg8ei16_v_u8mf2_mu
#define vluxseg2ei16_v_u8m1_tamu __riscv_vluxseg2ei16_v_u8m1_mu
#define vluxseg3ei16_v_u8m1_tamu __riscv_vluxseg3ei16_v_u8m1_mu
#define vluxseg4ei16_v_u8m1_tamu __riscv_vluxseg4ei16_v_u8m1_mu
#define vluxseg5ei16_v_u8m1_tamu __riscv_vluxseg5ei16_v_u8m1_mu
#define vluxseg6ei16_v_u8m1_tamu __riscv_vluxseg6ei16_v_u8m1_mu
#define vluxseg7ei16_v_u8m1_tamu __riscv_vluxseg7ei16_v_u8m1_mu
#define vluxseg8ei16_v_u8m1_tamu __riscv_vluxseg8ei16_v_u8m1_mu
#define vluxseg2ei16_v_u8m2_tamu __riscv_vluxseg2ei16_v_u8m2_mu
#define vluxseg3ei16_v_u8m2_tamu __riscv_vluxseg3ei16_v_u8m2_mu
#define vluxseg4ei16_v_u8m2_tamu __riscv_vluxseg4ei16_v_u8m2_mu
#define vluxseg2ei16_v_u8m4_tamu __riscv_vluxseg2ei16_v_u8m4_mu
#define vluxseg2ei32_v_u8mf8_tamu __riscv_vluxseg2ei32_v_u8mf8_mu
#define vluxseg3ei32_v_u8mf8_tamu __riscv_vluxseg3ei32_v_u8mf8_mu
#define vluxseg4ei32_v_u8mf8_tamu __riscv_vluxseg4ei32_v_u8mf8_mu
#define vluxseg5ei32_v_u8mf8_tamu __riscv_vluxseg5ei32_v_u8mf8_mu
#define vluxseg6ei32_v_u8mf8_tamu __riscv_vluxseg6ei32_v_u8mf8_mu
#define vluxseg7ei32_v_u8mf8_tamu __riscv_vluxseg7ei32_v_u8mf8_mu
#define vluxseg8ei32_v_u8mf8_tamu __riscv_vluxseg8ei32_v_u8mf8_mu
#define vluxseg2ei32_v_u8mf4_tamu __riscv_vluxseg2ei32_v_u8mf4_mu
#define vluxseg3ei32_v_u8mf4_tamu __riscv_vluxseg3ei32_v_u8mf4_mu
#define vluxseg4ei32_v_u8mf4_tamu __riscv_vluxseg4ei32_v_u8mf4_mu
#define vluxseg5ei32_v_u8mf4_tamu __riscv_vluxseg5ei32_v_u8mf4_mu
#define vluxseg6ei32_v_u8mf4_tamu __riscv_vluxseg6ei32_v_u8mf4_mu
#define vluxseg7ei32_v_u8mf4_tamu __riscv_vluxseg7ei32_v_u8mf4_mu
#define vluxseg8ei32_v_u8mf4_tamu __riscv_vluxseg8ei32_v_u8mf4_mu
#define vluxseg2ei32_v_u8mf2_tamu __riscv_vluxseg2ei32_v_u8mf2_mu
#define vluxseg3ei32_v_u8mf2_tamu __riscv_vluxseg3ei32_v_u8mf2_mu
#define vluxseg4ei32_v_u8mf2_tamu __riscv_vluxseg4ei32_v_u8mf2_mu
#define vluxseg5ei32_v_u8mf2_tamu __riscv_vluxseg5ei32_v_u8mf2_mu
#define vluxseg6ei32_v_u8mf2_tamu __riscv_vluxseg6ei32_v_u8mf2_mu
#define vluxseg7ei32_v_u8mf2_tamu __riscv_vluxseg7ei32_v_u8mf2_mu
#define vluxseg8ei32_v_u8mf2_tamu __riscv_vluxseg8ei32_v_u8mf2_mu
#define vluxseg2ei32_v_u8m1_tamu __riscv_vluxseg2ei32_v_u8m1_mu
#define vluxseg3ei32_v_u8m1_tamu __riscv_vluxseg3ei32_v_u8m1_mu
#define vluxseg4ei32_v_u8m1_tamu __riscv_vluxseg4ei32_v_u8m1_mu
#define vluxseg5ei32_v_u8m1_tamu __riscv_vluxseg5ei32_v_u8m1_mu
#define vluxseg6ei32_v_u8m1_tamu __riscv_vluxseg6ei32_v_u8m1_mu
#define vluxseg7ei32_v_u8m1_tamu __riscv_vluxseg7ei32_v_u8m1_mu
#define vluxseg8ei32_v_u8m1_tamu __riscv_vluxseg8ei32_v_u8m1_mu
#define vluxseg2ei32_v_u8m2_tamu __riscv_vluxseg2ei32_v_u8m2_mu
#define vluxseg3ei32_v_u8m2_tamu __riscv_vluxseg3ei32_v_u8m2_mu
#define vluxseg4ei32_v_u8m2_tamu __riscv_vluxseg4ei32_v_u8m2_mu
#define vluxseg2ei64_v_u8mf8_tamu __riscv_vluxseg2ei64_v_u8mf8_mu
#define vluxseg3ei64_v_u8mf8_tamu __riscv_vluxseg3ei64_v_u8mf8_mu
#define vluxseg4ei64_v_u8mf8_tamu __riscv_vluxseg4ei64_v_u8mf8_mu
#define vluxseg5ei64_v_u8mf8_tamu __riscv_vluxseg5ei64_v_u8mf8_mu
#define vluxseg6ei64_v_u8mf8_tamu __riscv_vluxseg6ei64_v_u8mf8_mu
#define vluxseg7ei64_v_u8mf8_tamu __riscv_vluxseg7ei64_v_u8mf8_mu
#define vluxseg8ei64_v_u8mf8_tamu __riscv_vluxseg8ei64_v_u8mf8_mu
#define vluxseg2ei64_v_u8mf4_tamu __riscv_vluxseg2ei64_v_u8mf4_mu
#define vluxseg3ei64_v_u8mf4_tamu __riscv_vluxseg3ei64_v_u8mf4_mu
#define vluxseg4ei64_v_u8mf4_tamu __riscv_vluxseg4ei64_v_u8mf4_mu
#define vluxseg5ei64_v_u8mf4_tamu __riscv_vluxseg5ei64_v_u8mf4_mu
#define vluxseg6ei64_v_u8mf4_tamu __riscv_vluxseg6ei64_v_u8mf4_mu
#define vluxseg7ei64_v_u8mf4_tamu __riscv_vluxseg7ei64_v_u8mf4_mu
#define vluxseg8ei64_v_u8mf4_tamu __riscv_vluxseg8ei64_v_u8mf4_mu
#define vluxseg2ei64_v_u8mf2_tamu __riscv_vluxseg2ei64_v_u8mf2_mu
#define vluxseg3ei64_v_u8mf2_tamu __riscv_vluxseg3ei64_v_u8mf2_mu
#define vluxseg4ei64_v_u8mf2_tamu __riscv_vluxseg4ei64_v_u8mf2_mu
#define vluxseg5ei64_v_u8mf2_tamu __riscv_vluxseg5ei64_v_u8mf2_mu
#define vluxseg6ei64_v_u8mf2_tamu __riscv_vluxseg6ei64_v_u8mf2_mu
#define vluxseg7ei64_v_u8mf2_tamu __riscv_vluxseg7ei64_v_u8mf2_mu
#define vluxseg8ei64_v_u8mf2_tamu __riscv_vluxseg8ei64_v_u8mf2_mu
#define vluxseg2ei64_v_u8m1_tamu __riscv_vluxseg2ei64_v_u8m1_mu
#define vluxseg3ei64_v_u8m1_tamu __riscv_vluxseg3ei64_v_u8m1_mu
#define vluxseg4ei64_v_u8m1_tamu __riscv_vluxseg4ei64_v_u8m1_mu
#define vluxseg5ei64_v_u8m1_tamu __riscv_vluxseg5ei64_v_u8m1_mu
#define vluxseg6ei64_v_u8m1_tamu __riscv_vluxseg6ei64_v_u8m1_mu
#define vluxseg7ei64_v_u8m1_tamu __riscv_vluxseg7ei64_v_u8m1_mu
#define vluxseg8ei64_v_u8m1_tamu __riscv_vluxseg8ei64_v_u8m1_mu
#define vluxseg2ei8_v_u16mf4_tamu __riscv_vluxseg2ei8_v_u16mf4_mu
#define vluxseg3ei8_v_u16mf4_tamu __riscv_vluxseg3ei8_v_u16mf4_mu
#define vluxseg4ei8_v_u16mf4_tamu __riscv_vluxseg4ei8_v_u16mf4_mu
#define vluxseg5ei8_v_u16mf4_tamu __riscv_vluxseg5ei8_v_u16mf4_mu
#define vluxseg6ei8_v_u16mf4_tamu __riscv_vluxseg6ei8_v_u16mf4_mu
#define vluxseg7ei8_v_u16mf4_tamu __riscv_vluxseg7ei8_v_u16mf4_mu
#define vluxseg8ei8_v_u16mf4_tamu __riscv_vluxseg8ei8_v_u16mf4_mu
#define vluxseg2ei8_v_u16mf2_tamu __riscv_vluxseg2ei8_v_u16mf2_mu
#define vluxseg3ei8_v_u16mf2_tamu __riscv_vluxseg3ei8_v_u16mf2_mu
#define vluxseg4ei8_v_u16mf2_tamu __riscv_vluxseg4ei8_v_u16mf2_mu
#define vluxseg5ei8_v_u16mf2_tamu __riscv_vluxseg5ei8_v_u16mf2_mu
#define vluxseg6ei8_v_u16mf2_tamu __riscv_vluxseg6ei8_v_u16mf2_mu
#define vluxseg7ei8_v_u16mf2_tamu __riscv_vluxseg7ei8_v_u16mf2_mu
#define vluxseg8ei8_v_u16mf2_tamu __riscv_vluxseg8ei8_v_u16mf2_mu
#define vluxseg2ei8_v_u16m1_tamu __riscv_vluxseg2ei8_v_u16m1_mu
#define vluxseg3ei8_v_u16m1_tamu __riscv_vluxseg3ei8_v_u16m1_mu
#define vluxseg4ei8_v_u16m1_tamu __riscv_vluxseg4ei8_v_u16m1_mu
#define vluxseg5ei8_v_u16m1_tamu __riscv_vluxseg5ei8_v_u16m1_mu
#define vluxseg6ei8_v_u16m1_tamu __riscv_vluxseg6ei8_v_u16m1_mu
#define vluxseg7ei8_v_u16m1_tamu __riscv_vluxseg7ei8_v_u16m1_mu
#define vluxseg8ei8_v_u16m1_tamu __riscv_vluxseg8ei8_v_u16m1_mu
#define vluxseg2ei8_v_u16m2_tamu __riscv_vluxseg2ei8_v_u16m2_mu
#define vluxseg3ei8_v_u16m2_tamu __riscv_vluxseg3ei8_v_u16m2_mu
#define vluxseg4ei8_v_u16m2_tamu __riscv_vluxseg4ei8_v_u16m2_mu
#define vluxseg2ei8_v_u16m4_tamu __riscv_vluxseg2ei8_v_u16m4_mu
#define vluxseg2ei16_v_u16mf4_tamu __riscv_vluxseg2ei16_v_u16mf4_mu
#define vluxseg3ei16_v_u16mf4_tamu __riscv_vluxseg3ei16_v_u16mf4_mu
#define vluxseg4ei16_v_u16mf4_tamu __riscv_vluxseg4ei16_v_u16mf4_mu
#define vluxseg5ei16_v_u16mf4_tamu __riscv_vluxseg5ei16_v_u16mf4_mu
#define vluxseg6ei16_v_u16mf4_tamu __riscv_vluxseg6ei16_v_u16mf4_mu
#define vluxseg7ei16_v_u16mf4_tamu __riscv_vluxseg7ei16_v_u16mf4_mu
#define vluxseg8ei16_v_u16mf4_tamu __riscv_vluxseg8ei16_v_u16mf4_mu
#define vluxseg2ei16_v_u16mf2_tamu __riscv_vluxseg2ei16_v_u16mf2_mu
#define vluxseg3ei16_v_u16mf2_tamu __riscv_vluxseg3ei16_v_u16mf2_mu
#define vluxseg4ei16_v_u16mf2_tamu __riscv_vluxseg4ei16_v_u16mf2_mu
#define vluxseg5ei16_v_u16mf2_tamu __riscv_vluxseg5ei16_v_u16mf2_mu
#define vluxseg6ei16_v_u16mf2_tamu __riscv_vluxseg6ei16_v_u16mf2_mu
#define vluxseg7ei16_v_u16mf2_tamu __riscv_vluxseg7ei16_v_u16mf2_mu
#define vluxseg8ei16_v_u16mf2_tamu __riscv_vluxseg8ei16_v_u16mf2_mu
#define vluxseg2ei16_v_u16m1_tamu __riscv_vluxseg2ei16_v_u16m1_mu
#define vluxseg3ei16_v_u16m1_tamu __riscv_vluxseg3ei16_v_u16m1_mu
#define vluxseg4ei16_v_u16m1_tamu __riscv_vluxseg4ei16_v_u16m1_mu
#define vluxseg5ei16_v_u16m1_tamu __riscv_vluxseg5ei16_v_u16m1_mu
#define vluxseg6ei16_v_u16m1_tamu __riscv_vluxseg6ei16_v_u16m1_mu
#define vluxseg7ei16_v_u16m1_tamu __riscv_vluxseg7ei16_v_u16m1_mu
#define vluxseg8ei16_v_u16m1_tamu __riscv_vluxseg8ei16_v_u16m1_mu
#define vluxseg2ei16_v_u16m2_tamu __riscv_vluxseg2ei16_v_u16m2_mu
#define vluxseg3ei16_v_u16m2_tamu __riscv_vluxseg3ei16_v_u16m2_mu
#define vluxseg4ei16_v_u16m2_tamu __riscv_vluxseg4ei16_v_u16m2_mu
#define vluxseg2ei16_v_u16m4_tamu __riscv_vluxseg2ei16_v_u16m4_mu
#define vluxseg2ei32_v_u16mf4_tamu __riscv_vluxseg2ei32_v_u16mf4_mu
#define vluxseg3ei32_v_u16mf4_tamu __riscv_vluxseg3ei32_v_u16mf4_mu
#define vluxseg4ei32_v_u16mf4_tamu __riscv_vluxseg4ei32_v_u16mf4_mu
#define vluxseg5ei32_v_u16mf4_tamu __riscv_vluxseg5ei32_v_u16mf4_mu
#define vluxseg6ei32_v_u16mf4_tamu __riscv_vluxseg6ei32_v_u16mf4_mu
#define vluxseg7ei32_v_u16mf4_tamu __riscv_vluxseg7ei32_v_u16mf4_mu
#define vluxseg8ei32_v_u16mf4_tamu __riscv_vluxseg8ei32_v_u16mf4_mu
#define vluxseg2ei32_v_u16mf2_tamu __riscv_vluxseg2ei32_v_u16mf2_mu
#define vluxseg3ei32_v_u16mf2_tamu __riscv_vluxseg3ei32_v_u16mf2_mu
#define vluxseg4ei32_v_u16mf2_tamu __riscv_vluxseg4ei32_v_u16mf2_mu
#define vluxseg5ei32_v_u16mf2_tamu __riscv_vluxseg5ei32_v_u16mf2_mu
#define vluxseg6ei32_v_u16mf2_tamu __riscv_vluxseg6ei32_v_u16mf2_mu
#define vluxseg7ei32_v_u16mf2_tamu __riscv_vluxseg7ei32_v_u16mf2_mu
#define vluxseg8ei32_v_u16mf2_tamu __riscv_vluxseg8ei32_v_u16mf2_mu
#define vluxseg2ei32_v_u16m1_tamu __riscv_vluxseg2ei32_v_u16m1_mu
#define vluxseg3ei32_v_u16m1_tamu __riscv_vluxseg3ei32_v_u16m1_mu
#define vluxseg4ei32_v_u16m1_tamu __riscv_vluxseg4ei32_v_u16m1_mu
#define vluxseg5ei32_v_u16m1_tamu __riscv_vluxseg5ei32_v_u16m1_mu
#define vluxseg6ei32_v_u16m1_tamu __riscv_vluxseg6ei32_v_u16m1_mu
#define vluxseg7ei32_v_u16m1_tamu __riscv_vluxseg7ei32_v_u16m1_mu
#define vluxseg8ei32_v_u16m1_tamu __riscv_vluxseg8ei32_v_u16m1_mu
#define vluxseg2ei32_v_u16m2_tamu __riscv_vluxseg2ei32_v_u16m2_mu
#define vluxseg3ei32_v_u16m2_tamu __riscv_vluxseg3ei32_v_u16m2_mu
#define vluxseg4ei32_v_u16m2_tamu __riscv_vluxseg4ei32_v_u16m2_mu
#define vluxseg2ei32_v_u16m4_tamu __riscv_vluxseg2ei32_v_u16m4_mu
#define vluxseg2ei64_v_u16mf4_tamu __riscv_vluxseg2ei64_v_u16mf4_mu
#define vluxseg3ei64_v_u16mf4_tamu __riscv_vluxseg3ei64_v_u16mf4_mu
#define vluxseg4ei64_v_u16mf4_tamu __riscv_vluxseg4ei64_v_u16mf4_mu
#define vluxseg5ei64_v_u16mf4_tamu __riscv_vluxseg5ei64_v_u16mf4_mu
#define vluxseg6ei64_v_u16mf4_tamu __riscv_vluxseg6ei64_v_u16mf4_mu
#define vluxseg7ei64_v_u16mf4_tamu __riscv_vluxseg7ei64_v_u16mf4_mu
#define vluxseg8ei64_v_u16mf4_tamu __riscv_vluxseg8ei64_v_u16mf4_mu
#define vluxseg2ei64_v_u16mf2_tamu __riscv_vluxseg2ei64_v_u16mf2_mu
#define vluxseg3ei64_v_u16mf2_tamu __riscv_vluxseg3ei64_v_u16mf2_mu
#define vluxseg4ei64_v_u16mf2_tamu __riscv_vluxseg4ei64_v_u16mf2_mu
#define vluxseg5ei64_v_u16mf2_tamu __riscv_vluxseg5ei64_v_u16mf2_mu
#define vluxseg6ei64_v_u16mf2_tamu __riscv_vluxseg6ei64_v_u16mf2_mu
#define vluxseg7ei64_v_u16mf2_tamu __riscv_vluxseg7ei64_v_u16mf2_mu
#define vluxseg8ei64_v_u16mf2_tamu __riscv_vluxseg8ei64_v_u16mf2_mu
#define vluxseg2ei64_v_u16m1_tamu __riscv_vluxseg2ei64_v_u16m1_mu
#define vluxseg3ei64_v_u16m1_tamu __riscv_vluxseg3ei64_v_u16m1_mu
#define vluxseg4ei64_v_u16m1_tamu __riscv_vluxseg4ei64_v_u16m1_mu
#define vluxseg5ei64_v_u16m1_tamu __riscv_vluxseg5ei64_v_u16m1_mu
#define vluxseg6ei64_v_u16m1_tamu __riscv_vluxseg6ei64_v_u16m1_mu
#define vluxseg7ei64_v_u16m1_tamu __riscv_vluxseg7ei64_v_u16m1_mu
#define vluxseg8ei64_v_u16m1_tamu __riscv_vluxseg8ei64_v_u16m1_mu
#define vluxseg2ei64_v_u16m2_tamu __riscv_vluxseg2ei64_v_u16m2_mu
#define vluxseg3ei64_v_u16m2_tamu __riscv_vluxseg3ei64_v_u16m2_mu
#define vluxseg4ei64_v_u16m2_tamu __riscv_vluxseg4ei64_v_u16m2_mu
#define vluxseg2ei8_v_u32mf2_tamu __riscv_vluxseg2ei8_v_u32mf2_mu
#define vluxseg3ei8_v_u32mf2_tamu __riscv_vluxseg3ei8_v_u32mf2_mu
#define vluxseg4ei8_v_u32mf2_tamu __riscv_vluxseg4ei8_v_u32mf2_mu
#define vluxseg5ei8_v_u32mf2_tamu __riscv_vluxseg5ei8_v_u32mf2_mu
#define vluxseg6ei8_v_u32mf2_tamu __riscv_vluxseg6ei8_v_u32mf2_mu
#define vluxseg7ei8_v_u32mf2_tamu __riscv_vluxseg7ei8_v_u32mf2_mu
#define vluxseg8ei8_v_u32mf2_tamu __riscv_vluxseg8ei8_v_u32mf2_mu
#define vluxseg2ei8_v_u32m1_tamu __riscv_vluxseg2ei8_v_u32m1_mu
#define vluxseg3ei8_v_u32m1_tamu __riscv_vluxseg3ei8_v_u32m1_mu
#define vluxseg4ei8_v_u32m1_tamu __riscv_vluxseg4ei8_v_u32m1_mu
#define vluxseg5ei8_v_u32m1_tamu __riscv_vluxseg5ei8_v_u32m1_mu
#define vluxseg6ei8_v_u32m1_tamu __riscv_vluxseg6ei8_v_u32m1_mu
#define vluxseg7ei8_v_u32m1_tamu __riscv_vluxseg7ei8_v_u32m1_mu
#define vluxseg8ei8_v_u32m1_tamu __riscv_vluxseg8ei8_v_u32m1_mu
#define vluxseg2ei8_v_u32m2_tamu __riscv_vluxseg2ei8_v_u32m2_mu
#define vluxseg3ei8_v_u32m2_tamu __riscv_vluxseg3ei8_v_u32m2_mu
#define vluxseg4ei8_v_u32m2_tamu __riscv_vluxseg4ei8_v_u32m2_mu
#define vluxseg2ei8_v_u32m4_tamu __riscv_vluxseg2ei8_v_u32m4_mu
#define vluxseg2ei16_v_u32mf2_tamu __riscv_vluxseg2ei16_v_u32mf2_mu
#define vluxseg3ei16_v_u32mf2_tamu __riscv_vluxseg3ei16_v_u32mf2_mu
#define vluxseg4ei16_v_u32mf2_tamu __riscv_vluxseg4ei16_v_u32mf2_mu
#define vluxseg5ei16_v_u32mf2_tamu __riscv_vluxseg5ei16_v_u32mf2_mu
#define vluxseg6ei16_v_u32mf2_tamu __riscv_vluxseg6ei16_v_u32mf2_mu
#define vluxseg7ei16_v_u32mf2_tamu __riscv_vluxseg7ei16_v_u32mf2_mu
#define vluxseg8ei16_v_u32mf2_tamu __riscv_vluxseg8ei16_v_u32mf2_mu
#define vluxseg2ei16_v_u32m1_tamu __riscv_vluxseg2ei16_v_u32m1_mu
#define vluxseg3ei16_v_u32m1_tamu __riscv_vluxseg3ei16_v_u32m1_mu
#define vluxseg4ei16_v_u32m1_tamu __riscv_vluxseg4ei16_v_u32m1_mu
#define vluxseg5ei16_v_u32m1_tamu __riscv_vluxseg5ei16_v_u32m1_mu
#define vluxseg6ei16_v_u32m1_tamu __riscv_vluxseg6ei16_v_u32m1_mu
#define vluxseg7ei16_v_u32m1_tamu __riscv_vluxseg7ei16_v_u32m1_mu
#define vluxseg8ei16_v_u32m1_tamu __riscv_vluxseg8ei16_v_u32m1_mu
#define vluxseg2ei16_v_u32m2_tamu __riscv_vluxseg2ei16_v_u32m2_mu
#define vluxseg3ei16_v_u32m2_tamu __riscv_vluxseg3ei16_v_u32m2_mu
#define vluxseg4ei16_v_u32m2_tamu __riscv_vluxseg4ei16_v_u32m2_mu
#define vluxseg2ei16_v_u32m4_tamu __riscv_vluxseg2ei16_v_u32m4_mu
#define vluxseg2ei32_v_u32mf2_tamu __riscv_vluxseg2ei32_v_u32mf2_mu
#define vluxseg3ei32_v_u32mf2_tamu __riscv_vluxseg3ei32_v_u32mf2_mu
#define vluxseg4ei32_v_u32mf2_tamu __riscv_vluxseg4ei32_v_u32mf2_mu
#define vluxseg5ei32_v_u32mf2_tamu __riscv_vluxseg5ei32_v_u32mf2_mu
#define vluxseg6ei32_v_u32mf2_tamu __riscv_vluxseg6ei32_v_u32mf2_mu
#define vluxseg7ei32_v_u32mf2_tamu __riscv_vluxseg7ei32_v_u32mf2_mu
#define vluxseg8ei32_v_u32mf2_tamu __riscv_vluxseg8ei32_v_u32mf2_mu
#define vluxseg2ei32_v_u32m1_tamu __riscv_vluxseg2ei32_v_u32m1_mu
#define vluxseg3ei32_v_u32m1_tamu __riscv_vluxseg3ei32_v_u32m1_mu
#define vluxseg4ei32_v_u32m1_tamu __riscv_vluxseg4ei32_v_u32m1_mu
#define vluxseg5ei32_v_u32m1_tamu __riscv_vluxseg5ei32_v_u32m1_mu
#define vluxseg6ei32_v_u32m1_tamu __riscv_vluxseg6ei32_v_u32m1_mu
#define vluxseg7ei32_v_u32m1_tamu __riscv_vluxseg7ei32_v_u32m1_mu
#define vluxseg8ei32_v_u32m1_tamu __riscv_vluxseg8ei32_v_u32m1_mu
#define vluxseg2ei32_v_u32m2_tamu __riscv_vluxseg2ei32_v_u32m2_mu
#define vluxseg3ei32_v_u32m2_tamu __riscv_vluxseg3ei32_v_u32m2_mu
#define vluxseg4ei32_v_u32m2_tamu __riscv_vluxseg4ei32_v_u32m2_mu
#define vluxseg2ei32_v_u32m4_tamu __riscv_vluxseg2ei32_v_u32m4_mu
#define vluxseg2ei64_v_u32mf2_tamu __riscv_vluxseg2ei64_v_u32mf2_mu
#define vluxseg3ei64_v_u32mf2_tamu __riscv_vluxseg3ei64_v_u32mf2_mu
#define vluxseg4ei64_v_u32mf2_tamu __riscv_vluxseg4ei64_v_u32mf2_mu
#define vluxseg5ei64_v_u32mf2_tamu __riscv_vluxseg5ei64_v_u32mf2_mu
#define vluxseg6ei64_v_u32mf2_tamu __riscv_vluxseg6ei64_v_u32mf2_mu
#define vluxseg7ei64_v_u32mf2_tamu __riscv_vluxseg7ei64_v_u32mf2_mu
#define vluxseg8ei64_v_u32mf2_tamu __riscv_vluxseg8ei64_v_u32mf2_mu
#define vluxseg2ei64_v_u32m1_tamu __riscv_vluxseg2ei64_v_u32m1_mu
#define vluxseg3ei64_v_u32m1_tamu __riscv_vluxseg3ei64_v_u32m1_mu
#define vluxseg4ei64_v_u32m1_tamu __riscv_vluxseg4ei64_v_u32m1_mu
#define vluxseg5ei64_v_u32m1_tamu __riscv_vluxseg5ei64_v_u32m1_mu
#define vluxseg6ei64_v_u32m1_tamu __riscv_vluxseg6ei64_v_u32m1_mu
#define vluxseg7ei64_v_u32m1_tamu __riscv_vluxseg7ei64_v_u32m1_mu
#define vluxseg8ei64_v_u32m1_tamu __riscv_vluxseg8ei64_v_u32m1_mu
#define vluxseg2ei64_v_u32m2_tamu __riscv_vluxseg2ei64_v_u32m2_mu
#define vluxseg3ei64_v_u32m2_tamu __riscv_vluxseg3ei64_v_u32m2_mu
#define vluxseg4ei64_v_u32m2_tamu __riscv_vluxseg4ei64_v_u32m2_mu
#define vluxseg2ei64_v_u32m4_tamu __riscv_vluxseg2ei64_v_u32m4_mu
#define vluxseg2ei8_v_u64m1_tamu __riscv_vluxseg2ei8_v_u64m1_mu
#define vluxseg3ei8_v_u64m1_tamu __riscv_vluxseg3ei8_v_u64m1_mu
#define vluxseg4ei8_v_u64m1_tamu __riscv_vluxseg4ei8_v_u64m1_mu
#define vluxseg5ei8_v_u64m1_tamu __riscv_vluxseg5ei8_v_u64m1_mu
#define vluxseg6ei8_v_u64m1_tamu __riscv_vluxseg6ei8_v_u64m1_mu
#define vluxseg7ei8_v_u64m1_tamu __riscv_vluxseg7ei8_v_u64m1_mu
#define vluxseg8ei8_v_u64m1_tamu __riscv_vluxseg8ei8_v_u64m1_mu
#define vluxseg2ei8_v_u64m2_tamu __riscv_vluxseg2ei8_v_u64m2_mu
#define vluxseg3ei8_v_u64m2_tamu __riscv_vluxseg3ei8_v_u64m2_mu
#define vluxseg4ei8_v_u64m2_tamu __riscv_vluxseg4ei8_v_u64m2_mu
#define vluxseg2ei8_v_u64m4_tamu __riscv_vluxseg2ei8_v_u64m4_mu
#define vluxseg2ei16_v_u64m1_tamu __riscv_vluxseg2ei16_v_u64m1_mu
#define vluxseg3ei16_v_u64m1_tamu __riscv_vluxseg3ei16_v_u64m1_mu
#define vluxseg4ei16_v_u64m1_tamu __riscv_vluxseg4ei16_v_u64m1_mu
#define vluxseg5ei16_v_u64m1_tamu __riscv_vluxseg5ei16_v_u64m1_mu
#define vluxseg6ei16_v_u64m1_tamu __riscv_vluxseg6ei16_v_u64m1_mu
#define vluxseg7ei16_v_u64m1_tamu __riscv_vluxseg7ei16_v_u64m1_mu
#define vluxseg8ei16_v_u64m1_tamu __riscv_vluxseg8ei16_v_u64m1_mu
#define vluxseg2ei16_v_u64m2_tamu __riscv_vluxseg2ei16_v_u64m2_mu
#define vluxseg3ei16_v_u64m2_tamu __riscv_vluxseg3ei16_v_u64m2_mu
#define vluxseg4ei16_v_u64m2_tamu __riscv_vluxseg4ei16_v_u64m2_mu
#define vluxseg2ei16_v_u64m4_tamu __riscv_vluxseg2ei16_v_u64m4_mu
#define vluxseg2ei32_v_u64m1_tamu __riscv_vluxseg2ei32_v_u64m1_mu
#define vluxseg3ei32_v_u64m1_tamu __riscv_vluxseg3ei32_v_u64m1_mu
#define vluxseg4ei32_v_u64m1_tamu __riscv_vluxseg4ei32_v_u64m1_mu
#define vluxseg5ei32_v_u64m1_tamu __riscv_vluxseg5ei32_v_u64m1_mu
#define vluxseg6ei32_v_u64m1_tamu __riscv_vluxseg6ei32_v_u64m1_mu
#define vluxseg7ei32_v_u64m1_tamu __riscv_vluxseg7ei32_v_u64m1_mu
#define vluxseg8ei32_v_u64m1_tamu __riscv_vluxseg8ei32_v_u64m1_mu
#define vluxseg2ei32_v_u64m2_tamu __riscv_vluxseg2ei32_v_u64m2_mu
#define vluxseg3ei32_v_u64m2_tamu __riscv_vluxseg3ei32_v_u64m2_mu
#define vluxseg4ei32_v_u64m2_tamu __riscv_vluxseg4ei32_v_u64m2_mu
#define vluxseg2ei32_v_u64m4_tamu __riscv_vluxseg2ei32_v_u64m4_mu
#define vluxseg2ei64_v_u64m1_tamu __riscv_vluxseg2ei64_v_u64m1_mu
#define vluxseg3ei64_v_u64m1_tamu __riscv_vluxseg3ei64_v_u64m1_mu
#define vluxseg4ei64_v_u64m1_tamu __riscv_vluxseg4ei64_v_u64m1_mu
#define vluxseg5ei64_v_u64m1_tamu __riscv_vluxseg5ei64_v_u64m1_mu
#define vluxseg6ei64_v_u64m1_tamu __riscv_vluxseg6ei64_v_u64m1_mu
#define vluxseg7ei64_v_u64m1_tamu __riscv_vluxseg7ei64_v_u64m1_mu
#define vluxseg8ei64_v_u64m1_tamu __riscv_vluxseg8ei64_v_u64m1_mu
#define vluxseg2ei64_v_u64m2_tamu __riscv_vluxseg2ei64_v_u64m2_mu
#define vluxseg3ei64_v_u64m2_tamu __riscv_vluxseg3ei64_v_u64m2_mu
#define vluxseg4ei64_v_u64m2_tamu __riscv_vluxseg4ei64_v_u64m2_mu
#define vluxseg2ei64_v_u64m4_tamu __riscv_vluxseg2ei64_v_u64m4_mu
#define vadd_vv_i8mf8_tu __riscv_vadd_vv_i8mf8_tu
#define vadd_vx_i8mf8_tu __riscv_vadd_vx_i8mf8_tu
#define vadd_vv_i8mf4_tu __riscv_vadd_vv_i8mf4_tu
#define vadd_vx_i8mf4_tu __riscv_vadd_vx_i8mf4_tu
#define vadd_vv_i8mf2_tu __riscv_vadd_vv_i8mf2_tu
#define vadd_vx_i8mf2_tu __riscv_vadd_vx_i8mf2_tu
#define vadd_vv_i8m1_tu __riscv_vadd_vv_i8m1_tu
#define vadd_vx_i8m1_tu __riscv_vadd_vx_i8m1_tu
#define vadd_vv_i8m2_tu __riscv_vadd_vv_i8m2_tu
#define vadd_vx_i8m2_tu __riscv_vadd_vx_i8m2_tu
#define vadd_vv_i8m4_tu __riscv_vadd_vv_i8m4_tu
#define vadd_vx_i8m4_tu __riscv_vadd_vx_i8m4_tu
#define vadd_vv_i8m8_tu __riscv_vadd_vv_i8m8_tu
#define vadd_vx_i8m8_tu __riscv_vadd_vx_i8m8_tu
#define vadd_vv_i16mf4_tu __riscv_vadd_vv_i16mf4_tu
#define vadd_vx_i16mf4_tu __riscv_vadd_vx_i16mf4_tu
#define vadd_vv_i16mf2_tu __riscv_vadd_vv_i16mf2_tu
#define vadd_vx_i16mf2_tu __riscv_vadd_vx_i16mf2_tu
#define vadd_vv_i16m1_tu __riscv_vadd_vv_i16m1_tu
#define vadd_vx_i16m1_tu __riscv_vadd_vx_i16m1_tu
#define vadd_vv_i16m2_tu __riscv_vadd_vv_i16m2_tu
#define vadd_vx_i16m2_tu __riscv_vadd_vx_i16m2_tu
#define vadd_vv_i16m4_tu __riscv_vadd_vv_i16m4_tu
#define vadd_vx_i16m4_tu __riscv_vadd_vx_i16m4_tu
#define vadd_vv_i16m8_tu __riscv_vadd_vv_i16m8_tu
#define vadd_vx_i16m8_tu __riscv_vadd_vx_i16m8_tu
#define vadd_vv_i32mf2_tu __riscv_vadd_vv_i32mf2_tu
#define vadd_vx_i32mf2_tu __riscv_vadd_vx_i32mf2_tu
#define vadd_vv_i32m1_tu __riscv_vadd_vv_i32m1_tu
#define vadd_vx_i32m1_tu __riscv_vadd_vx_i32m1_tu
#define vadd_vv_i32m2_tu __riscv_vadd_vv_i32m2_tu
#define vadd_vx_i32m2_tu __riscv_vadd_vx_i32m2_tu
#define vadd_vv_i32m4_tu __riscv_vadd_vv_i32m4_tu
#define vadd_vx_i32m4_tu __riscv_vadd_vx_i32m4_tu
#define vadd_vv_i32m8_tu __riscv_vadd_vv_i32m8_tu
#define vadd_vx_i32m8_tu __riscv_vadd_vx_i32m8_tu
#define vadd_vv_i64m1_tu __riscv_vadd_vv_i64m1_tu
#define vadd_vx_i64m1_tu __riscv_vadd_vx_i64m1_tu
#define vadd_vv_i64m2_tu __riscv_vadd_vv_i64m2_tu
#define vadd_vx_i64m2_tu __riscv_vadd_vx_i64m2_tu
#define vadd_vv_i64m4_tu __riscv_vadd_vv_i64m4_tu
#define vadd_vx_i64m4_tu __riscv_vadd_vx_i64m4_tu
#define vadd_vv_i64m8_tu __riscv_vadd_vv_i64m8_tu
#define vadd_vx_i64m8_tu __riscv_vadd_vx_i64m8_tu
#define vsub_vv_i8mf8_tu __riscv_vsub_vv_i8mf8_tu
#define vsub_vx_i8mf8_tu __riscv_vsub_vx_i8mf8_tu
#define vsub_vv_i8mf4_tu __riscv_vsub_vv_i8mf4_tu
#define vsub_vx_i8mf4_tu __riscv_vsub_vx_i8mf4_tu
#define vsub_vv_i8mf2_tu __riscv_vsub_vv_i8mf2_tu
#define vsub_vx_i8mf2_tu __riscv_vsub_vx_i8mf2_tu
#define vsub_vv_i8m1_tu __riscv_vsub_vv_i8m1_tu
#define vsub_vx_i8m1_tu __riscv_vsub_vx_i8m1_tu
#define vsub_vv_i8m2_tu __riscv_vsub_vv_i8m2_tu
#define vsub_vx_i8m2_tu __riscv_vsub_vx_i8m2_tu
#define vsub_vv_i8m4_tu __riscv_vsub_vv_i8m4_tu
#define vsub_vx_i8m4_tu __riscv_vsub_vx_i8m4_tu
#define vsub_vv_i8m8_tu __riscv_vsub_vv_i8m8_tu
#define vsub_vx_i8m8_tu __riscv_vsub_vx_i8m8_tu
#define vsub_vv_i16mf4_tu __riscv_vsub_vv_i16mf4_tu
#define vsub_vx_i16mf4_tu __riscv_vsub_vx_i16mf4_tu
#define vsub_vv_i16mf2_tu __riscv_vsub_vv_i16mf2_tu
#define vsub_vx_i16mf2_tu __riscv_vsub_vx_i16mf2_tu
#define vsub_vv_i16m1_tu __riscv_vsub_vv_i16m1_tu
#define vsub_vx_i16m1_tu __riscv_vsub_vx_i16m1_tu
#define vsub_vv_i16m2_tu __riscv_vsub_vv_i16m2_tu
#define vsub_vx_i16m2_tu __riscv_vsub_vx_i16m2_tu
#define vsub_vv_i16m4_tu __riscv_vsub_vv_i16m4_tu
#define vsub_vx_i16m4_tu __riscv_vsub_vx_i16m4_tu
#define vsub_vv_i16m8_tu __riscv_vsub_vv_i16m8_tu
#define vsub_vx_i16m8_tu __riscv_vsub_vx_i16m8_tu
#define vsub_vv_i32mf2_tu __riscv_vsub_vv_i32mf2_tu
#define vsub_vx_i32mf2_tu __riscv_vsub_vx_i32mf2_tu
#define vsub_vv_i32m1_tu __riscv_vsub_vv_i32m1_tu
#define vsub_vx_i32m1_tu __riscv_vsub_vx_i32m1_tu
#define vsub_vv_i32m2_tu __riscv_vsub_vv_i32m2_tu
#define vsub_vx_i32m2_tu __riscv_vsub_vx_i32m2_tu
#define vsub_vv_i32m4_tu __riscv_vsub_vv_i32m4_tu
#define vsub_vx_i32m4_tu __riscv_vsub_vx_i32m4_tu
#define vsub_vv_i32m8_tu __riscv_vsub_vv_i32m8_tu
#define vsub_vx_i32m8_tu __riscv_vsub_vx_i32m8_tu
#define vsub_vv_i64m1_tu __riscv_vsub_vv_i64m1_tu
#define vsub_vx_i64m1_tu __riscv_vsub_vx_i64m1_tu
#define vsub_vv_i64m2_tu __riscv_vsub_vv_i64m2_tu
#define vsub_vx_i64m2_tu __riscv_vsub_vx_i64m2_tu
#define vsub_vv_i64m4_tu __riscv_vsub_vv_i64m4_tu
#define vsub_vx_i64m4_tu __riscv_vsub_vx_i64m4_tu
#define vsub_vv_i64m8_tu __riscv_vsub_vv_i64m8_tu
#define vsub_vx_i64m8_tu __riscv_vsub_vx_i64m8_tu
#define vrsub_vx_i8mf8_tu __riscv_vrsub_vx_i8mf8_tu
#define vrsub_vx_i8mf4_tu __riscv_vrsub_vx_i8mf4_tu
#define vrsub_vx_i8mf2_tu __riscv_vrsub_vx_i8mf2_tu
#define vrsub_vx_i8m1_tu __riscv_vrsub_vx_i8m1_tu
#define vrsub_vx_i8m2_tu __riscv_vrsub_vx_i8m2_tu
#define vrsub_vx_i8m4_tu __riscv_vrsub_vx_i8m4_tu
#define vrsub_vx_i8m8_tu __riscv_vrsub_vx_i8m8_tu
#define vrsub_vx_i16mf4_tu __riscv_vrsub_vx_i16mf4_tu
#define vrsub_vx_i16mf2_tu __riscv_vrsub_vx_i16mf2_tu
#define vrsub_vx_i16m1_tu __riscv_vrsub_vx_i16m1_tu
#define vrsub_vx_i16m2_tu __riscv_vrsub_vx_i16m2_tu
#define vrsub_vx_i16m4_tu __riscv_vrsub_vx_i16m4_tu
#define vrsub_vx_i16m8_tu __riscv_vrsub_vx_i16m8_tu
#define vrsub_vx_i32mf2_tu __riscv_vrsub_vx_i32mf2_tu
#define vrsub_vx_i32m1_tu __riscv_vrsub_vx_i32m1_tu
#define vrsub_vx_i32m2_tu __riscv_vrsub_vx_i32m2_tu
#define vrsub_vx_i32m4_tu __riscv_vrsub_vx_i32m4_tu
#define vrsub_vx_i32m8_tu __riscv_vrsub_vx_i32m8_tu
#define vrsub_vx_i64m1_tu __riscv_vrsub_vx_i64m1_tu
#define vrsub_vx_i64m2_tu __riscv_vrsub_vx_i64m2_tu
#define vrsub_vx_i64m4_tu __riscv_vrsub_vx_i64m4_tu
#define vrsub_vx_i64m8_tu __riscv_vrsub_vx_i64m8_tu
#define vneg_v_i8mf8_tu __riscv_vneg_v_i8mf8_tu
#define vneg_v_i8mf4_tu __riscv_vneg_v_i8mf4_tu
#define vneg_v_i8mf2_tu __riscv_vneg_v_i8mf2_tu
#define vneg_v_i8m1_tu __riscv_vneg_v_i8m1_tu
#define vneg_v_i8m2_tu __riscv_vneg_v_i8m2_tu
#define vneg_v_i8m4_tu __riscv_vneg_v_i8m4_tu
#define vneg_v_i8m8_tu __riscv_vneg_v_i8m8_tu
#define vneg_v_i16mf4_tu __riscv_vneg_v_i16mf4_tu
#define vneg_v_i16mf2_tu __riscv_vneg_v_i16mf2_tu
#define vneg_v_i16m1_tu __riscv_vneg_v_i16m1_tu
#define vneg_v_i16m2_tu __riscv_vneg_v_i16m2_tu
#define vneg_v_i16m4_tu __riscv_vneg_v_i16m4_tu
#define vneg_v_i16m8_tu __riscv_vneg_v_i16m8_tu
#define vneg_v_i32mf2_tu __riscv_vneg_v_i32mf2_tu
#define vneg_v_i32m1_tu __riscv_vneg_v_i32m1_tu
#define vneg_v_i32m2_tu __riscv_vneg_v_i32m2_tu
#define vneg_v_i32m4_tu __riscv_vneg_v_i32m4_tu
#define vneg_v_i32m8_tu __riscv_vneg_v_i32m8_tu
#define vneg_v_i64m1_tu __riscv_vneg_v_i64m1_tu
#define vneg_v_i64m2_tu __riscv_vneg_v_i64m2_tu
#define vneg_v_i64m4_tu __riscv_vneg_v_i64m4_tu
#define vneg_v_i64m8_tu __riscv_vneg_v_i64m8_tu
#define vadd_vv_u8mf8_tu __riscv_vadd_vv_u8mf8_tu
#define vadd_vx_u8mf8_tu __riscv_vadd_vx_u8mf8_tu
#define vadd_vv_u8mf4_tu __riscv_vadd_vv_u8mf4_tu
#define vadd_vx_u8mf4_tu __riscv_vadd_vx_u8mf4_tu
#define vadd_vv_u8mf2_tu __riscv_vadd_vv_u8mf2_tu
#define vadd_vx_u8mf2_tu __riscv_vadd_vx_u8mf2_tu
#define vadd_vv_u8m1_tu __riscv_vadd_vv_u8m1_tu
#define vadd_vx_u8m1_tu __riscv_vadd_vx_u8m1_tu
#define vadd_vv_u8m2_tu __riscv_vadd_vv_u8m2_tu
#define vadd_vx_u8m2_tu __riscv_vadd_vx_u8m2_tu
#define vadd_vv_u8m4_tu __riscv_vadd_vv_u8m4_tu
#define vadd_vx_u8m4_tu __riscv_vadd_vx_u8m4_tu
#define vadd_vv_u8m8_tu __riscv_vadd_vv_u8m8_tu
#define vadd_vx_u8m8_tu __riscv_vadd_vx_u8m8_tu
#define vadd_vv_u16mf4_tu __riscv_vadd_vv_u16mf4_tu
#define vadd_vx_u16mf4_tu __riscv_vadd_vx_u16mf4_tu
#define vadd_vv_u16mf2_tu __riscv_vadd_vv_u16mf2_tu
#define vadd_vx_u16mf2_tu __riscv_vadd_vx_u16mf2_tu
#define vadd_vv_u16m1_tu __riscv_vadd_vv_u16m1_tu
#define vadd_vx_u16m1_tu __riscv_vadd_vx_u16m1_tu
#define vadd_vv_u16m2_tu __riscv_vadd_vv_u16m2_tu
#define vadd_vx_u16m2_tu __riscv_vadd_vx_u16m2_tu
#define vadd_vv_u16m4_tu __riscv_vadd_vv_u16m4_tu
#define vadd_vx_u16m4_tu __riscv_vadd_vx_u16m4_tu
#define vadd_vv_u16m8_tu __riscv_vadd_vv_u16m8_tu
#define vadd_vx_u16m8_tu __riscv_vadd_vx_u16m8_tu
#define vadd_vv_u32mf2_tu __riscv_vadd_vv_u32mf2_tu
#define vadd_vx_u32mf2_tu __riscv_vadd_vx_u32mf2_tu
#define vadd_vv_u32m1_tu __riscv_vadd_vv_u32m1_tu
#define vadd_vx_u32m1_tu __riscv_vadd_vx_u32m1_tu
#define vadd_vv_u32m2_tu __riscv_vadd_vv_u32m2_tu
#define vadd_vx_u32m2_tu __riscv_vadd_vx_u32m2_tu
#define vadd_vv_u32m4_tu __riscv_vadd_vv_u32m4_tu
#define vadd_vx_u32m4_tu __riscv_vadd_vx_u32m4_tu
#define vadd_vv_u32m8_tu __riscv_vadd_vv_u32m8_tu
#define vadd_vx_u32m8_tu __riscv_vadd_vx_u32m8_tu
#define vadd_vv_u64m1_tu __riscv_vadd_vv_u64m1_tu
#define vadd_vx_u64m1_tu __riscv_vadd_vx_u64m1_tu
#define vadd_vv_u64m2_tu __riscv_vadd_vv_u64m2_tu
#define vadd_vx_u64m2_tu __riscv_vadd_vx_u64m2_tu
#define vadd_vv_u64m4_tu __riscv_vadd_vv_u64m4_tu
#define vadd_vx_u64m4_tu __riscv_vadd_vx_u64m4_tu
#define vadd_vv_u64m8_tu __riscv_vadd_vv_u64m8_tu
#define vadd_vx_u64m8_tu __riscv_vadd_vx_u64m8_tu
#define vsub_vv_u8mf8_tu __riscv_vsub_vv_u8mf8_tu
#define vsub_vx_u8mf8_tu __riscv_vsub_vx_u8mf8_tu
#define vsub_vv_u8mf4_tu __riscv_vsub_vv_u8mf4_tu
#define vsub_vx_u8mf4_tu __riscv_vsub_vx_u8mf4_tu
#define vsub_vv_u8mf2_tu __riscv_vsub_vv_u8mf2_tu
#define vsub_vx_u8mf2_tu __riscv_vsub_vx_u8mf2_tu
#define vsub_vv_u8m1_tu __riscv_vsub_vv_u8m1_tu
#define vsub_vx_u8m1_tu __riscv_vsub_vx_u8m1_tu
#define vsub_vv_u8m2_tu __riscv_vsub_vv_u8m2_tu
#define vsub_vx_u8m2_tu __riscv_vsub_vx_u8m2_tu
#define vsub_vv_u8m4_tu __riscv_vsub_vv_u8m4_tu
#define vsub_vx_u8m4_tu __riscv_vsub_vx_u8m4_tu
#define vsub_vv_u8m8_tu __riscv_vsub_vv_u8m8_tu
#define vsub_vx_u8m8_tu __riscv_vsub_vx_u8m8_tu
#define vsub_vv_u16mf4_tu __riscv_vsub_vv_u16mf4_tu
#define vsub_vx_u16mf4_tu __riscv_vsub_vx_u16mf4_tu
#define vsub_vv_u16mf2_tu __riscv_vsub_vv_u16mf2_tu
#define vsub_vx_u16mf2_tu __riscv_vsub_vx_u16mf2_tu
#define vsub_vv_u16m1_tu __riscv_vsub_vv_u16m1_tu
#define vsub_vx_u16m1_tu __riscv_vsub_vx_u16m1_tu
#define vsub_vv_u16m2_tu __riscv_vsub_vv_u16m2_tu
#define vsub_vx_u16m2_tu __riscv_vsub_vx_u16m2_tu
#define vsub_vv_u16m4_tu __riscv_vsub_vv_u16m4_tu
#define vsub_vx_u16m4_tu __riscv_vsub_vx_u16m4_tu
#define vsub_vv_u16m8_tu __riscv_vsub_vv_u16m8_tu
#define vsub_vx_u16m8_tu __riscv_vsub_vx_u16m8_tu
#define vsub_vv_u32mf2_tu __riscv_vsub_vv_u32mf2_tu
#define vsub_vx_u32mf2_tu __riscv_vsub_vx_u32mf2_tu
#define vsub_vv_u32m1_tu __riscv_vsub_vv_u32m1_tu
#define vsub_vx_u32m1_tu __riscv_vsub_vx_u32m1_tu
#define vsub_vv_u32m2_tu __riscv_vsub_vv_u32m2_tu
#define vsub_vx_u32m2_tu __riscv_vsub_vx_u32m2_tu
#define vsub_vv_u32m4_tu __riscv_vsub_vv_u32m4_tu
#define vsub_vx_u32m4_tu __riscv_vsub_vx_u32m4_tu
#define vsub_vv_u32m8_tu __riscv_vsub_vv_u32m8_tu
#define vsub_vx_u32m8_tu __riscv_vsub_vx_u32m8_tu
#define vsub_vv_u64m1_tu __riscv_vsub_vv_u64m1_tu
#define vsub_vx_u64m1_tu __riscv_vsub_vx_u64m1_tu
#define vsub_vv_u64m2_tu __riscv_vsub_vv_u64m2_tu
#define vsub_vx_u64m2_tu __riscv_vsub_vx_u64m2_tu
#define vsub_vv_u64m4_tu __riscv_vsub_vv_u64m4_tu
#define vsub_vx_u64m4_tu __riscv_vsub_vx_u64m4_tu
#define vsub_vv_u64m8_tu __riscv_vsub_vv_u64m8_tu
#define vsub_vx_u64m8_tu __riscv_vsub_vx_u64m8_tu
#define vrsub_vx_u8mf8_tu __riscv_vrsub_vx_u8mf8_tu
#define vrsub_vx_u8mf4_tu __riscv_vrsub_vx_u8mf4_tu
#define vrsub_vx_u8mf2_tu __riscv_vrsub_vx_u8mf2_tu
#define vrsub_vx_u8m1_tu __riscv_vrsub_vx_u8m1_tu
#define vrsub_vx_u8m2_tu __riscv_vrsub_vx_u8m2_tu
#define vrsub_vx_u8m4_tu __riscv_vrsub_vx_u8m4_tu
#define vrsub_vx_u8m8_tu __riscv_vrsub_vx_u8m8_tu
#define vrsub_vx_u16mf4_tu __riscv_vrsub_vx_u16mf4_tu
#define vrsub_vx_u16mf2_tu __riscv_vrsub_vx_u16mf2_tu
#define vrsub_vx_u16m1_tu __riscv_vrsub_vx_u16m1_tu
#define vrsub_vx_u16m2_tu __riscv_vrsub_vx_u16m2_tu
#define vrsub_vx_u16m4_tu __riscv_vrsub_vx_u16m4_tu
#define vrsub_vx_u16m8_tu __riscv_vrsub_vx_u16m8_tu
#define vrsub_vx_u32mf2_tu __riscv_vrsub_vx_u32mf2_tu
#define vrsub_vx_u32m1_tu __riscv_vrsub_vx_u32m1_tu
#define vrsub_vx_u32m2_tu __riscv_vrsub_vx_u32m2_tu
#define vrsub_vx_u32m4_tu __riscv_vrsub_vx_u32m4_tu
#define vrsub_vx_u32m8_tu __riscv_vrsub_vx_u32m8_tu
#define vrsub_vx_u64m1_tu __riscv_vrsub_vx_u64m1_tu
#define vrsub_vx_u64m2_tu __riscv_vrsub_vx_u64m2_tu
#define vrsub_vx_u64m4_tu __riscv_vrsub_vx_u64m4_tu
#define vrsub_vx_u64m8_tu __riscv_vrsub_vx_u64m8_tu
#define vadd_vv_i8mf8_ta __riscv_vadd_vv_i8mf8
#define vadd_vx_i8mf8_ta __riscv_vadd_vx_i8mf8
#define vadd_vv_i8mf4_ta __riscv_vadd_vv_i8mf4
#define vadd_vx_i8mf4_ta __riscv_vadd_vx_i8mf4
#define vadd_vv_i8mf2_ta __riscv_vadd_vv_i8mf2
#define vadd_vx_i8mf2_ta __riscv_vadd_vx_i8mf2
#define vadd_vv_i8m1_ta __riscv_vadd_vv_i8m1
#define vadd_vx_i8m1_ta __riscv_vadd_vx_i8m1
#define vadd_vv_i8m2_ta __riscv_vadd_vv_i8m2
#define vadd_vx_i8m2_ta __riscv_vadd_vx_i8m2
#define vadd_vv_i8m4_ta __riscv_vadd_vv_i8m4
#define vadd_vx_i8m4_ta __riscv_vadd_vx_i8m4
#define vadd_vv_i8m8_ta __riscv_vadd_vv_i8m8
#define vadd_vx_i8m8_ta __riscv_vadd_vx_i8m8
#define vadd_vv_i16mf4_ta __riscv_vadd_vv_i16mf4
#define vadd_vx_i16mf4_ta __riscv_vadd_vx_i16mf4
#define vadd_vv_i16mf2_ta __riscv_vadd_vv_i16mf2
#define vadd_vx_i16mf2_ta __riscv_vadd_vx_i16mf2
#define vadd_vv_i16m1_ta __riscv_vadd_vv_i16m1
#define vadd_vx_i16m1_ta __riscv_vadd_vx_i16m1
#define vadd_vv_i16m2_ta __riscv_vadd_vv_i16m2
#define vadd_vx_i16m2_ta __riscv_vadd_vx_i16m2
#define vadd_vv_i16m4_ta __riscv_vadd_vv_i16m4
#define vadd_vx_i16m4_ta __riscv_vadd_vx_i16m4
#define vadd_vv_i16m8_ta __riscv_vadd_vv_i16m8
#define vadd_vx_i16m8_ta __riscv_vadd_vx_i16m8
#define vadd_vv_i32mf2_ta __riscv_vadd_vv_i32mf2
#define vadd_vx_i32mf2_ta __riscv_vadd_vx_i32mf2
#define vadd_vv_i32m1_ta __riscv_vadd_vv_i32m1
#define vadd_vx_i32m1_ta __riscv_vadd_vx_i32m1
#define vadd_vv_i32m2_ta __riscv_vadd_vv_i32m2
#define vadd_vx_i32m2_ta __riscv_vadd_vx_i32m2
#define vadd_vv_i32m4_ta __riscv_vadd_vv_i32m4
#define vadd_vx_i32m4_ta __riscv_vadd_vx_i32m4
#define vadd_vv_i32m8_ta __riscv_vadd_vv_i32m8
#define vadd_vx_i32m8_ta __riscv_vadd_vx_i32m8
#define vadd_vv_i64m1_ta __riscv_vadd_vv_i64m1
#define vadd_vx_i64m1_ta __riscv_vadd_vx_i64m1
#define vadd_vv_i64m2_ta __riscv_vadd_vv_i64m2
#define vadd_vx_i64m2_ta __riscv_vadd_vx_i64m2
#define vadd_vv_i64m4_ta __riscv_vadd_vv_i64m4
#define vadd_vx_i64m4_ta __riscv_vadd_vx_i64m4
#define vadd_vv_i64m8_ta __riscv_vadd_vv_i64m8
#define vadd_vx_i64m8_ta __riscv_vadd_vx_i64m8
#define vsub_vv_i8mf8_ta __riscv_vsub_vv_i8mf8
#define vsub_vx_i8mf8_ta __riscv_vsub_vx_i8mf8
#define vsub_vv_i8mf4_ta __riscv_vsub_vv_i8mf4
#define vsub_vx_i8mf4_ta __riscv_vsub_vx_i8mf4
#define vsub_vv_i8mf2_ta __riscv_vsub_vv_i8mf2
#define vsub_vx_i8mf2_ta __riscv_vsub_vx_i8mf2
#define vsub_vv_i8m1_ta __riscv_vsub_vv_i8m1
#define vsub_vx_i8m1_ta __riscv_vsub_vx_i8m1
#define vsub_vv_i8m2_ta __riscv_vsub_vv_i8m2
#define vsub_vx_i8m2_ta __riscv_vsub_vx_i8m2
#define vsub_vv_i8m4_ta __riscv_vsub_vv_i8m4
#define vsub_vx_i8m4_ta __riscv_vsub_vx_i8m4
#define vsub_vv_i8m8_ta __riscv_vsub_vv_i8m8
#define vsub_vx_i8m8_ta __riscv_vsub_vx_i8m8
#define vsub_vv_i16mf4_ta __riscv_vsub_vv_i16mf4
#define vsub_vx_i16mf4_ta __riscv_vsub_vx_i16mf4
#define vsub_vv_i16mf2_ta __riscv_vsub_vv_i16mf2
#define vsub_vx_i16mf2_ta __riscv_vsub_vx_i16mf2
#define vsub_vv_i16m1_ta __riscv_vsub_vv_i16m1
#define vsub_vx_i16m1_ta __riscv_vsub_vx_i16m1
#define vsub_vv_i16m2_ta __riscv_vsub_vv_i16m2
#define vsub_vx_i16m2_ta __riscv_vsub_vx_i16m2
#define vsub_vv_i16m4_ta __riscv_vsub_vv_i16m4
#define vsub_vx_i16m4_ta __riscv_vsub_vx_i16m4
#define vsub_vv_i16m8_ta __riscv_vsub_vv_i16m8
#define vsub_vx_i16m8_ta __riscv_vsub_vx_i16m8
#define vsub_vv_i32mf2_ta __riscv_vsub_vv_i32mf2
#define vsub_vx_i32mf2_ta __riscv_vsub_vx_i32mf2
#define vsub_vv_i32m1_ta __riscv_vsub_vv_i32m1
#define vsub_vx_i32m1_ta __riscv_vsub_vx_i32m1
#define vsub_vv_i32m2_ta __riscv_vsub_vv_i32m2
#define vsub_vx_i32m2_ta __riscv_vsub_vx_i32m2
#define vsub_vv_i32m4_ta __riscv_vsub_vv_i32m4
#define vsub_vx_i32m4_ta __riscv_vsub_vx_i32m4
#define vsub_vv_i32m8_ta __riscv_vsub_vv_i32m8
#define vsub_vx_i32m8_ta __riscv_vsub_vx_i32m8
#define vsub_vv_i64m1_ta __riscv_vsub_vv_i64m1
#define vsub_vx_i64m1_ta __riscv_vsub_vx_i64m1
#define vsub_vv_i64m2_ta __riscv_vsub_vv_i64m2
#define vsub_vx_i64m2_ta __riscv_vsub_vx_i64m2
#define vsub_vv_i64m4_ta __riscv_vsub_vv_i64m4
#define vsub_vx_i64m4_ta __riscv_vsub_vx_i64m4
#define vsub_vv_i64m8_ta __riscv_vsub_vv_i64m8
#define vsub_vx_i64m8_ta __riscv_vsub_vx_i64m8
#define vrsub_vx_i8mf8_ta __riscv_vrsub_vx_i8mf8
#define vrsub_vx_i8mf4_ta __riscv_vrsub_vx_i8mf4
#define vrsub_vx_i8mf2_ta __riscv_vrsub_vx_i8mf2
#define vrsub_vx_i8m1_ta __riscv_vrsub_vx_i8m1
#define vrsub_vx_i8m2_ta __riscv_vrsub_vx_i8m2
#define vrsub_vx_i8m4_ta __riscv_vrsub_vx_i8m4
#define vrsub_vx_i8m8_ta __riscv_vrsub_vx_i8m8
#define vrsub_vx_i16mf4_ta __riscv_vrsub_vx_i16mf4
#define vrsub_vx_i16mf2_ta __riscv_vrsub_vx_i16mf2
#define vrsub_vx_i16m1_ta __riscv_vrsub_vx_i16m1
#define vrsub_vx_i16m2_ta __riscv_vrsub_vx_i16m2
#define vrsub_vx_i16m4_ta __riscv_vrsub_vx_i16m4
#define vrsub_vx_i16m8_ta __riscv_vrsub_vx_i16m8
#define vrsub_vx_i32mf2_ta __riscv_vrsub_vx_i32mf2
#define vrsub_vx_i32m1_ta __riscv_vrsub_vx_i32m1
#define vrsub_vx_i32m2_ta __riscv_vrsub_vx_i32m2
#define vrsub_vx_i32m4_ta __riscv_vrsub_vx_i32m4
#define vrsub_vx_i32m8_ta __riscv_vrsub_vx_i32m8
#define vrsub_vx_i64m1_ta __riscv_vrsub_vx_i64m1
#define vrsub_vx_i64m2_ta __riscv_vrsub_vx_i64m2
#define vrsub_vx_i64m4_ta __riscv_vrsub_vx_i64m4
#define vrsub_vx_i64m8_ta __riscv_vrsub_vx_i64m8
#define vneg_v_i8mf8_ta __riscv_vneg_v_i8mf8
#define vneg_v_i8mf4_ta __riscv_vneg_v_i8mf4
#define vneg_v_i8mf2_ta __riscv_vneg_v_i8mf2
#define vneg_v_i8m1_ta __riscv_vneg_v_i8m1
#define vneg_v_i8m2_ta __riscv_vneg_v_i8m2
#define vneg_v_i8m4_ta __riscv_vneg_v_i8m4
#define vneg_v_i8m8_ta __riscv_vneg_v_i8m8
#define vneg_v_i16mf4_ta __riscv_vneg_v_i16mf4
#define vneg_v_i16mf2_ta __riscv_vneg_v_i16mf2
#define vneg_v_i16m1_ta __riscv_vneg_v_i16m1
#define vneg_v_i16m2_ta __riscv_vneg_v_i16m2
#define vneg_v_i16m4_ta __riscv_vneg_v_i16m4
#define vneg_v_i16m8_ta __riscv_vneg_v_i16m8
#define vneg_v_i32mf2_ta __riscv_vneg_v_i32mf2
#define vneg_v_i32m1_ta __riscv_vneg_v_i32m1
#define vneg_v_i32m2_ta __riscv_vneg_v_i32m2
#define vneg_v_i32m4_ta __riscv_vneg_v_i32m4
#define vneg_v_i32m8_ta __riscv_vneg_v_i32m8
#define vneg_v_i64m1_ta __riscv_vneg_v_i64m1
#define vneg_v_i64m2_ta __riscv_vneg_v_i64m2
#define vneg_v_i64m4_ta __riscv_vneg_v_i64m4
#define vneg_v_i64m8_ta __riscv_vneg_v_i64m8
#define vadd_vv_u8mf8_ta __riscv_vadd_vv_u8mf8
#define vadd_vx_u8mf8_ta __riscv_vadd_vx_u8mf8
#define vadd_vv_u8mf4_ta __riscv_vadd_vv_u8mf4
#define vadd_vx_u8mf4_ta __riscv_vadd_vx_u8mf4
#define vadd_vv_u8mf2_ta __riscv_vadd_vv_u8mf2
#define vadd_vx_u8mf2_ta __riscv_vadd_vx_u8mf2
#define vadd_vv_u8m1_ta __riscv_vadd_vv_u8m1
#define vadd_vx_u8m1_ta __riscv_vadd_vx_u8m1
#define vadd_vv_u8m2_ta __riscv_vadd_vv_u8m2
#define vadd_vx_u8m2_ta __riscv_vadd_vx_u8m2
#define vadd_vv_u8m4_ta __riscv_vadd_vv_u8m4
#define vadd_vx_u8m4_ta __riscv_vadd_vx_u8m4
#define vadd_vv_u8m8_ta __riscv_vadd_vv_u8m8
#define vadd_vx_u8m8_ta __riscv_vadd_vx_u8m8
#define vadd_vv_u16mf4_ta __riscv_vadd_vv_u16mf4
#define vadd_vx_u16mf4_ta __riscv_vadd_vx_u16mf4
#define vadd_vv_u16mf2_ta __riscv_vadd_vv_u16mf2
#define vadd_vx_u16mf2_ta __riscv_vadd_vx_u16mf2
#define vadd_vv_u16m1_ta __riscv_vadd_vv_u16m1
#define vadd_vx_u16m1_ta __riscv_vadd_vx_u16m1
#define vadd_vv_u16m2_ta __riscv_vadd_vv_u16m2
#define vadd_vx_u16m2_ta __riscv_vadd_vx_u16m2
#define vadd_vv_u16m4_ta __riscv_vadd_vv_u16m4
#define vadd_vx_u16m4_ta __riscv_vadd_vx_u16m4
#define vadd_vv_u16m8_ta __riscv_vadd_vv_u16m8
#define vadd_vx_u16m8_ta __riscv_vadd_vx_u16m8
#define vadd_vv_u32mf2_ta __riscv_vadd_vv_u32mf2
#define vadd_vx_u32mf2_ta __riscv_vadd_vx_u32mf2
#define vadd_vv_u32m1_ta __riscv_vadd_vv_u32m1
#define vadd_vx_u32m1_ta __riscv_vadd_vx_u32m1
#define vadd_vv_u32m2_ta __riscv_vadd_vv_u32m2
#define vadd_vx_u32m2_ta __riscv_vadd_vx_u32m2
#define vadd_vv_u32m4_ta __riscv_vadd_vv_u32m4
#define vadd_vx_u32m4_ta __riscv_vadd_vx_u32m4
#define vadd_vv_u32m8_ta __riscv_vadd_vv_u32m8
#define vadd_vx_u32m8_ta __riscv_vadd_vx_u32m8
#define vadd_vv_u64m1_ta __riscv_vadd_vv_u64m1
#define vadd_vx_u64m1_ta __riscv_vadd_vx_u64m1
#define vadd_vv_u64m2_ta __riscv_vadd_vv_u64m2
#define vadd_vx_u64m2_ta __riscv_vadd_vx_u64m2
#define vadd_vv_u64m4_ta __riscv_vadd_vv_u64m4
#define vadd_vx_u64m4_ta __riscv_vadd_vx_u64m4
#define vadd_vv_u64m8_ta __riscv_vadd_vv_u64m8
#define vadd_vx_u64m8_ta __riscv_vadd_vx_u64m8
#define vsub_vv_u8mf8_ta __riscv_vsub_vv_u8mf8
#define vsub_vx_u8mf8_ta __riscv_vsub_vx_u8mf8
#define vsub_vv_u8mf4_ta __riscv_vsub_vv_u8mf4
#define vsub_vx_u8mf4_ta __riscv_vsub_vx_u8mf4
#define vsub_vv_u8mf2_ta __riscv_vsub_vv_u8mf2
#define vsub_vx_u8mf2_ta __riscv_vsub_vx_u8mf2
#define vsub_vv_u8m1_ta __riscv_vsub_vv_u8m1
#define vsub_vx_u8m1_ta __riscv_vsub_vx_u8m1
#define vsub_vv_u8m2_ta __riscv_vsub_vv_u8m2
#define vsub_vx_u8m2_ta __riscv_vsub_vx_u8m2
#define vsub_vv_u8m4_ta __riscv_vsub_vv_u8m4
#define vsub_vx_u8m4_ta __riscv_vsub_vx_u8m4
#define vsub_vv_u8m8_ta __riscv_vsub_vv_u8m8
#define vsub_vx_u8m8_ta __riscv_vsub_vx_u8m8
#define vsub_vv_u16mf4_ta __riscv_vsub_vv_u16mf4
#define vsub_vx_u16mf4_ta __riscv_vsub_vx_u16mf4
#define vsub_vv_u16mf2_ta __riscv_vsub_vv_u16mf2
#define vsub_vx_u16mf2_ta __riscv_vsub_vx_u16mf2
#define vsub_vv_u16m1_ta __riscv_vsub_vv_u16m1
#define vsub_vx_u16m1_ta __riscv_vsub_vx_u16m1
#define vsub_vv_u16m2_ta __riscv_vsub_vv_u16m2
#define vsub_vx_u16m2_ta __riscv_vsub_vx_u16m2
#define vsub_vv_u16m4_ta __riscv_vsub_vv_u16m4
#define vsub_vx_u16m4_ta __riscv_vsub_vx_u16m4
#define vsub_vv_u16m8_ta __riscv_vsub_vv_u16m8
#define vsub_vx_u16m8_ta __riscv_vsub_vx_u16m8
#define vsub_vv_u32mf2_ta __riscv_vsub_vv_u32mf2
#define vsub_vx_u32mf2_ta __riscv_vsub_vx_u32mf2
#define vsub_vv_u32m1_ta __riscv_vsub_vv_u32m1
#define vsub_vx_u32m1_ta __riscv_vsub_vx_u32m1
#define vsub_vv_u32m2_ta __riscv_vsub_vv_u32m2
#define vsub_vx_u32m2_ta __riscv_vsub_vx_u32m2
#define vsub_vv_u32m4_ta __riscv_vsub_vv_u32m4
#define vsub_vx_u32m4_ta __riscv_vsub_vx_u32m4
#define vsub_vv_u32m8_ta __riscv_vsub_vv_u32m8
#define vsub_vx_u32m8_ta __riscv_vsub_vx_u32m8
#define vsub_vv_u64m1_ta __riscv_vsub_vv_u64m1
#define vsub_vx_u64m1_ta __riscv_vsub_vx_u64m1
#define vsub_vv_u64m2_ta __riscv_vsub_vv_u64m2
#define vsub_vx_u64m2_ta __riscv_vsub_vx_u64m2
#define vsub_vv_u64m4_ta __riscv_vsub_vv_u64m4
#define vsub_vx_u64m4_ta __riscv_vsub_vx_u64m4
#define vsub_vv_u64m8_ta __riscv_vsub_vv_u64m8
#define vsub_vx_u64m8_ta __riscv_vsub_vx_u64m8
#define vrsub_vx_u8mf8_ta __riscv_vrsub_vx_u8mf8
#define vrsub_vx_u8mf4_ta __riscv_vrsub_vx_u8mf4
#define vrsub_vx_u8mf2_ta __riscv_vrsub_vx_u8mf2
#define vrsub_vx_u8m1_ta __riscv_vrsub_vx_u8m1
#define vrsub_vx_u8m2_ta __riscv_vrsub_vx_u8m2
#define vrsub_vx_u8m4_ta __riscv_vrsub_vx_u8m4
#define vrsub_vx_u8m8_ta __riscv_vrsub_vx_u8m8
#define vrsub_vx_u16mf4_ta __riscv_vrsub_vx_u16mf4
#define vrsub_vx_u16mf2_ta __riscv_vrsub_vx_u16mf2
#define vrsub_vx_u16m1_ta __riscv_vrsub_vx_u16m1
#define vrsub_vx_u16m2_ta __riscv_vrsub_vx_u16m2
#define vrsub_vx_u16m4_ta __riscv_vrsub_vx_u16m4
#define vrsub_vx_u16m8_ta __riscv_vrsub_vx_u16m8
#define vrsub_vx_u32mf2_ta __riscv_vrsub_vx_u32mf2
#define vrsub_vx_u32m1_ta __riscv_vrsub_vx_u32m1
#define vrsub_vx_u32m2_ta __riscv_vrsub_vx_u32m2
#define vrsub_vx_u32m4_ta __riscv_vrsub_vx_u32m4
#define vrsub_vx_u32m8_ta __riscv_vrsub_vx_u32m8
#define vrsub_vx_u64m1_ta __riscv_vrsub_vx_u64m1
#define vrsub_vx_u64m2_ta __riscv_vrsub_vx_u64m2
#define vrsub_vx_u64m4_ta __riscv_vrsub_vx_u64m4
#define vrsub_vx_u64m8_ta __riscv_vrsub_vx_u64m8
// masked functions
#define vadd_vv_i8mf8_tuma __riscv_vadd_vv_i8mf8_tum
#define vadd_vx_i8mf8_tuma __riscv_vadd_vx_i8mf8_tum
#define vadd_vv_i8mf4_tuma __riscv_vadd_vv_i8mf4_tum
#define vadd_vx_i8mf4_tuma __riscv_vadd_vx_i8mf4_tum
#define vadd_vv_i8mf2_tuma __riscv_vadd_vv_i8mf2_tum
#define vadd_vx_i8mf2_tuma __riscv_vadd_vx_i8mf2_tum
#define vadd_vv_i8m1_tuma __riscv_vadd_vv_i8m1_tum
#define vadd_vx_i8m1_tuma __riscv_vadd_vx_i8m1_tum
#define vadd_vv_i8m2_tuma __riscv_vadd_vv_i8m2_tum
#define vadd_vx_i8m2_tuma __riscv_vadd_vx_i8m2_tum
#define vadd_vv_i8m4_tuma __riscv_vadd_vv_i8m4_tum
#define vadd_vx_i8m4_tuma __riscv_vadd_vx_i8m4_tum
#define vadd_vv_i8m8_tuma __riscv_vadd_vv_i8m8_tum
#define vadd_vx_i8m8_tuma __riscv_vadd_vx_i8m8_tum
#define vadd_vv_i16mf4_tuma __riscv_vadd_vv_i16mf4_tum
#define vadd_vx_i16mf4_tuma __riscv_vadd_vx_i16mf4_tum
#define vadd_vv_i16mf2_tuma __riscv_vadd_vv_i16mf2_tum
#define vadd_vx_i16mf2_tuma __riscv_vadd_vx_i16mf2_tum
#define vadd_vv_i16m1_tuma __riscv_vadd_vv_i16m1_tum
#define vadd_vx_i16m1_tuma __riscv_vadd_vx_i16m1_tum
#define vadd_vv_i16m2_tuma __riscv_vadd_vv_i16m2_tum
#define vadd_vx_i16m2_tuma __riscv_vadd_vx_i16m2_tum
#define vadd_vv_i16m4_tuma __riscv_vadd_vv_i16m4_tum
#define vadd_vx_i16m4_tuma __riscv_vadd_vx_i16m4_tum
#define vadd_vv_i16m8_tuma __riscv_vadd_vv_i16m8_tum
#define vadd_vx_i16m8_tuma __riscv_vadd_vx_i16m8_tum
#define vadd_vv_i32mf2_tuma __riscv_vadd_vv_i32mf2_tum
#define vadd_vx_i32mf2_tuma __riscv_vadd_vx_i32mf2_tum
#define vadd_vv_i32m1_tuma __riscv_vadd_vv_i32m1_tum
#define vadd_vx_i32m1_tuma __riscv_vadd_vx_i32m1_tum
#define vadd_vv_i32m2_tuma __riscv_vadd_vv_i32m2_tum
#define vadd_vx_i32m2_tuma __riscv_vadd_vx_i32m2_tum
#define vadd_vv_i32m4_tuma __riscv_vadd_vv_i32m4_tum
#define vadd_vx_i32m4_tuma __riscv_vadd_vx_i32m4_tum
#define vadd_vv_i32m8_tuma __riscv_vadd_vv_i32m8_tum
#define vadd_vx_i32m8_tuma __riscv_vadd_vx_i32m8_tum
#define vadd_vv_i64m1_tuma __riscv_vadd_vv_i64m1_tum
#define vadd_vx_i64m1_tuma __riscv_vadd_vx_i64m1_tum
#define vadd_vv_i64m2_tuma __riscv_vadd_vv_i64m2_tum
#define vadd_vx_i64m2_tuma __riscv_vadd_vx_i64m2_tum
#define vadd_vv_i64m4_tuma __riscv_vadd_vv_i64m4_tum
#define vadd_vx_i64m4_tuma __riscv_vadd_vx_i64m4_tum
#define vadd_vv_i64m8_tuma __riscv_vadd_vv_i64m8_tum
#define vadd_vx_i64m8_tuma __riscv_vadd_vx_i64m8_tum
#define vsub_vv_i8mf8_tuma __riscv_vsub_vv_i8mf8_tum
#define vsub_vx_i8mf8_tuma __riscv_vsub_vx_i8mf8_tum
#define vsub_vv_i8mf4_tuma __riscv_vsub_vv_i8mf4_tum
#define vsub_vx_i8mf4_tuma __riscv_vsub_vx_i8mf4_tum
#define vsub_vv_i8mf2_tuma __riscv_vsub_vv_i8mf2_tum
#define vsub_vx_i8mf2_tuma __riscv_vsub_vx_i8mf2_tum
#define vsub_vv_i8m1_tuma __riscv_vsub_vv_i8m1_tum
#define vsub_vx_i8m1_tuma __riscv_vsub_vx_i8m1_tum
#define vsub_vv_i8m2_tuma __riscv_vsub_vv_i8m2_tum
#define vsub_vx_i8m2_tuma __riscv_vsub_vx_i8m2_tum
#define vsub_vv_i8m4_tuma __riscv_vsub_vv_i8m4_tum
#define vsub_vx_i8m4_tuma __riscv_vsub_vx_i8m4_tum
#define vsub_vv_i8m8_tuma __riscv_vsub_vv_i8m8_tum
#define vsub_vx_i8m8_tuma __riscv_vsub_vx_i8m8_tum
#define vsub_vv_i16mf4_tuma __riscv_vsub_vv_i16mf4_tum
#define vsub_vx_i16mf4_tuma __riscv_vsub_vx_i16mf4_tum
#define vsub_vv_i16mf2_tuma __riscv_vsub_vv_i16mf2_tum
#define vsub_vx_i16mf2_tuma __riscv_vsub_vx_i16mf2_tum
#define vsub_vv_i16m1_tuma __riscv_vsub_vv_i16m1_tum
#define vsub_vx_i16m1_tuma __riscv_vsub_vx_i16m1_tum
#define vsub_vv_i16m2_tuma __riscv_vsub_vv_i16m2_tum
#define vsub_vx_i16m2_tuma __riscv_vsub_vx_i16m2_tum
#define vsub_vv_i16m4_tuma __riscv_vsub_vv_i16m4_tum
#define vsub_vx_i16m4_tuma __riscv_vsub_vx_i16m4_tum
#define vsub_vv_i16m8_tuma __riscv_vsub_vv_i16m8_tum
#define vsub_vx_i16m8_tuma __riscv_vsub_vx_i16m8_tum
#define vsub_vv_i32mf2_tuma __riscv_vsub_vv_i32mf2_tum
#define vsub_vx_i32mf2_tuma __riscv_vsub_vx_i32mf2_tum
#define vsub_vv_i32m1_tuma __riscv_vsub_vv_i32m1_tum
#define vsub_vx_i32m1_tuma __riscv_vsub_vx_i32m1_tum
#define vsub_vv_i32m2_tuma __riscv_vsub_vv_i32m2_tum
#define vsub_vx_i32m2_tuma __riscv_vsub_vx_i32m2_tum
#define vsub_vv_i32m4_tuma __riscv_vsub_vv_i32m4_tum
#define vsub_vx_i32m4_tuma __riscv_vsub_vx_i32m4_tum
#define vsub_vv_i32m8_tuma __riscv_vsub_vv_i32m8_tum
#define vsub_vx_i32m8_tuma __riscv_vsub_vx_i32m8_tum
#define vsub_vv_i64m1_tuma __riscv_vsub_vv_i64m1_tum
#define vsub_vx_i64m1_tuma __riscv_vsub_vx_i64m1_tum
#define vsub_vv_i64m2_tuma __riscv_vsub_vv_i64m2_tum
#define vsub_vx_i64m2_tuma __riscv_vsub_vx_i64m2_tum
#define vsub_vv_i64m4_tuma __riscv_vsub_vv_i64m4_tum
#define vsub_vx_i64m4_tuma __riscv_vsub_vx_i64m4_tum
#define vsub_vv_i64m8_tuma __riscv_vsub_vv_i64m8_tum
#define vsub_vx_i64m8_tuma __riscv_vsub_vx_i64m8_tum
#define vrsub_vx_i8mf8_tuma __riscv_vrsub_vx_i8mf8_tum
#define vrsub_vx_i8mf4_tuma __riscv_vrsub_vx_i8mf4_tum
#define vrsub_vx_i8mf2_tuma __riscv_vrsub_vx_i8mf2_tum
#define vrsub_vx_i8m1_tuma __riscv_vrsub_vx_i8m1_tum
#define vrsub_vx_i8m2_tuma __riscv_vrsub_vx_i8m2_tum
#define vrsub_vx_i8m4_tuma __riscv_vrsub_vx_i8m4_tum
#define vrsub_vx_i8m8_tuma __riscv_vrsub_vx_i8m8_tum
#define vrsub_vx_i16mf4_tuma __riscv_vrsub_vx_i16mf4_tum
#define vrsub_vx_i16mf2_tuma __riscv_vrsub_vx_i16mf2_tum
#define vrsub_vx_i16m1_tuma __riscv_vrsub_vx_i16m1_tum
#define vrsub_vx_i16m2_tuma __riscv_vrsub_vx_i16m2_tum
#define vrsub_vx_i16m4_tuma __riscv_vrsub_vx_i16m4_tum
#define vrsub_vx_i16m8_tuma __riscv_vrsub_vx_i16m8_tum
#define vrsub_vx_i32mf2_tuma __riscv_vrsub_vx_i32mf2_tum
#define vrsub_vx_i32m1_tuma __riscv_vrsub_vx_i32m1_tum
#define vrsub_vx_i32m2_tuma __riscv_vrsub_vx_i32m2_tum
#define vrsub_vx_i32m4_tuma __riscv_vrsub_vx_i32m4_tum
#define vrsub_vx_i32m8_tuma __riscv_vrsub_vx_i32m8_tum
#define vrsub_vx_i64m1_tuma __riscv_vrsub_vx_i64m1_tum
#define vrsub_vx_i64m2_tuma __riscv_vrsub_vx_i64m2_tum
#define vrsub_vx_i64m4_tuma __riscv_vrsub_vx_i64m4_tum
#define vrsub_vx_i64m8_tuma __riscv_vrsub_vx_i64m8_tum
#define vneg_v_i8mf8_tuma __riscv_vneg_v_i8mf8_tum
#define vneg_v_i8mf4_tuma __riscv_vneg_v_i8mf4_tum
#define vneg_v_i8mf2_tuma __riscv_vneg_v_i8mf2_tum
#define vneg_v_i8m1_tuma __riscv_vneg_v_i8m1_tum
#define vneg_v_i8m2_tuma __riscv_vneg_v_i8m2_tum
#define vneg_v_i8m4_tuma __riscv_vneg_v_i8m4_tum
#define vneg_v_i8m8_tuma __riscv_vneg_v_i8m8_tum
#define vneg_v_i16mf4_tuma __riscv_vneg_v_i16mf4_tum
#define vneg_v_i16mf2_tuma __riscv_vneg_v_i16mf2_tum
#define vneg_v_i16m1_tuma __riscv_vneg_v_i16m1_tum
#define vneg_v_i16m2_tuma __riscv_vneg_v_i16m2_tum
#define vneg_v_i16m4_tuma __riscv_vneg_v_i16m4_tum
#define vneg_v_i16m8_tuma __riscv_vneg_v_i16m8_tum
#define vneg_v_i32mf2_tuma __riscv_vneg_v_i32mf2_tum
#define vneg_v_i32m1_tuma __riscv_vneg_v_i32m1_tum
#define vneg_v_i32m2_tuma __riscv_vneg_v_i32m2_tum
#define vneg_v_i32m4_tuma __riscv_vneg_v_i32m4_tum
#define vneg_v_i32m8_tuma __riscv_vneg_v_i32m8_tum
#define vneg_v_i64m1_tuma __riscv_vneg_v_i64m1_tum
#define vneg_v_i64m2_tuma __riscv_vneg_v_i64m2_tum
#define vneg_v_i64m4_tuma __riscv_vneg_v_i64m4_tum
#define vneg_v_i64m8_tuma __riscv_vneg_v_i64m8_tum
#define vadd_vv_u8mf8_tuma __riscv_vadd_vv_u8mf8_tum
#define vadd_vx_u8mf8_tuma __riscv_vadd_vx_u8mf8_tum
#define vadd_vv_u8mf4_tuma __riscv_vadd_vv_u8mf4_tum
#define vadd_vx_u8mf4_tuma __riscv_vadd_vx_u8mf4_tum
#define vadd_vv_u8mf2_tuma __riscv_vadd_vv_u8mf2_tum
#define vadd_vx_u8mf2_tuma __riscv_vadd_vx_u8mf2_tum
#define vadd_vv_u8m1_tuma __riscv_vadd_vv_u8m1_tum
#define vadd_vx_u8m1_tuma __riscv_vadd_vx_u8m1_tum
#define vadd_vv_u8m2_tuma __riscv_vadd_vv_u8m2_tum
#define vadd_vx_u8m2_tuma __riscv_vadd_vx_u8m2_tum
#define vadd_vv_u8m4_tuma __riscv_vadd_vv_u8m4_tum
#define vadd_vx_u8m4_tuma __riscv_vadd_vx_u8m4_tum
#define vadd_vv_u8m8_tuma __riscv_vadd_vv_u8m8_tum
#define vadd_vx_u8m8_tuma __riscv_vadd_vx_u8m8_tum
#define vadd_vv_u16mf4_tuma __riscv_vadd_vv_u16mf4_tum
#define vadd_vx_u16mf4_tuma __riscv_vadd_vx_u16mf4_tum
#define vadd_vv_u16mf2_tuma __riscv_vadd_vv_u16mf2_tum
#define vadd_vx_u16mf2_tuma __riscv_vadd_vx_u16mf2_tum
#define vadd_vv_u16m1_tuma __riscv_vadd_vv_u16m1_tum
#define vadd_vx_u16m1_tuma __riscv_vadd_vx_u16m1_tum
#define vadd_vv_u16m2_tuma __riscv_vadd_vv_u16m2_tum
#define vadd_vx_u16m2_tuma __riscv_vadd_vx_u16m2_tum
#define vadd_vv_u16m4_tuma __riscv_vadd_vv_u16m4_tum
#define vadd_vx_u16m4_tuma __riscv_vadd_vx_u16m4_tum
#define vadd_vv_u16m8_tuma __riscv_vadd_vv_u16m8_tum
#define vadd_vx_u16m8_tuma __riscv_vadd_vx_u16m8_tum
#define vadd_vv_u32mf2_tuma __riscv_vadd_vv_u32mf2_tum
#define vadd_vx_u32mf2_tuma __riscv_vadd_vx_u32mf2_tum
#define vadd_vv_u32m1_tuma __riscv_vadd_vv_u32m1_tum
#define vadd_vx_u32m1_tuma __riscv_vadd_vx_u32m1_tum
#define vadd_vv_u32m2_tuma __riscv_vadd_vv_u32m2_tum
#define vadd_vx_u32m2_tuma __riscv_vadd_vx_u32m2_tum
#define vadd_vv_u32m4_tuma __riscv_vadd_vv_u32m4_tum
#define vadd_vx_u32m4_tuma __riscv_vadd_vx_u32m4_tum
#define vadd_vv_u32m8_tuma __riscv_vadd_vv_u32m8_tum
#define vadd_vx_u32m8_tuma __riscv_vadd_vx_u32m8_tum
#define vadd_vv_u64m1_tuma __riscv_vadd_vv_u64m1_tum
#define vadd_vx_u64m1_tuma __riscv_vadd_vx_u64m1_tum
#define vadd_vv_u64m2_tuma __riscv_vadd_vv_u64m2_tum
#define vadd_vx_u64m2_tuma __riscv_vadd_vx_u64m2_tum
#define vadd_vv_u64m4_tuma __riscv_vadd_vv_u64m4_tum
#define vadd_vx_u64m4_tuma __riscv_vadd_vx_u64m4_tum
#define vadd_vv_u64m8_tuma __riscv_vadd_vv_u64m8_tum
#define vadd_vx_u64m8_tuma __riscv_vadd_vx_u64m8_tum
#define vsub_vv_u8mf8_tuma __riscv_vsub_vv_u8mf8_tum
#define vsub_vx_u8mf8_tuma __riscv_vsub_vx_u8mf8_tum
#define vsub_vv_u8mf4_tuma __riscv_vsub_vv_u8mf4_tum
#define vsub_vx_u8mf4_tuma __riscv_vsub_vx_u8mf4_tum
#define vsub_vv_u8mf2_tuma __riscv_vsub_vv_u8mf2_tum
#define vsub_vx_u8mf2_tuma __riscv_vsub_vx_u8mf2_tum
#define vsub_vv_u8m1_tuma __riscv_vsub_vv_u8m1_tum
#define vsub_vx_u8m1_tuma __riscv_vsub_vx_u8m1_tum
#define vsub_vv_u8m2_tuma __riscv_vsub_vv_u8m2_tum
#define vsub_vx_u8m2_tuma __riscv_vsub_vx_u8m2_tum
#define vsub_vv_u8m4_tuma __riscv_vsub_vv_u8m4_tum
#define vsub_vx_u8m4_tuma __riscv_vsub_vx_u8m4_tum
#define vsub_vv_u8m8_tuma __riscv_vsub_vv_u8m8_tum
#define vsub_vx_u8m8_tuma __riscv_vsub_vx_u8m8_tum
#define vsub_vv_u16mf4_tuma __riscv_vsub_vv_u16mf4_tum
#define vsub_vx_u16mf4_tuma __riscv_vsub_vx_u16mf4_tum
#define vsub_vv_u16mf2_tuma __riscv_vsub_vv_u16mf2_tum
#define vsub_vx_u16mf2_tuma __riscv_vsub_vx_u16mf2_tum
#define vsub_vv_u16m1_tuma __riscv_vsub_vv_u16m1_tum
#define vsub_vx_u16m1_tuma __riscv_vsub_vx_u16m1_tum
#define vsub_vv_u16m2_tuma __riscv_vsub_vv_u16m2_tum
#define vsub_vx_u16m2_tuma __riscv_vsub_vx_u16m2_tum
#define vsub_vv_u16m4_tuma __riscv_vsub_vv_u16m4_tum
#define vsub_vx_u16m4_tuma __riscv_vsub_vx_u16m4_tum
#define vsub_vv_u16m8_tuma __riscv_vsub_vv_u16m8_tum
#define vsub_vx_u16m8_tuma __riscv_vsub_vx_u16m8_tum
#define vsub_vv_u32mf2_tuma __riscv_vsub_vv_u32mf2_tum
#define vsub_vx_u32mf2_tuma __riscv_vsub_vx_u32mf2_tum
#define vsub_vv_u32m1_tuma __riscv_vsub_vv_u32m1_tum
#define vsub_vx_u32m1_tuma __riscv_vsub_vx_u32m1_tum
#define vsub_vv_u32m2_tuma __riscv_vsub_vv_u32m2_tum
#define vsub_vx_u32m2_tuma __riscv_vsub_vx_u32m2_tum
#define vsub_vv_u32m4_tuma __riscv_vsub_vv_u32m4_tum
#define vsub_vx_u32m4_tuma __riscv_vsub_vx_u32m4_tum
#define vsub_vv_u32m8_tuma __riscv_vsub_vv_u32m8_tum
#define vsub_vx_u32m8_tuma __riscv_vsub_vx_u32m8_tum
#define vsub_vv_u64m1_tuma __riscv_vsub_vv_u64m1_tum
#define vsub_vx_u64m1_tuma __riscv_vsub_vx_u64m1_tum
#define vsub_vv_u64m2_tuma __riscv_vsub_vv_u64m2_tum
#define vsub_vx_u64m2_tuma __riscv_vsub_vx_u64m2_tum
#define vsub_vv_u64m4_tuma __riscv_vsub_vv_u64m4_tum
#define vsub_vx_u64m4_tuma __riscv_vsub_vx_u64m4_tum
#define vsub_vv_u64m8_tuma __riscv_vsub_vv_u64m8_tum
#define vsub_vx_u64m8_tuma __riscv_vsub_vx_u64m8_tum
#define vrsub_vx_u8mf8_tuma __riscv_vrsub_vx_u8mf8_tum
#define vrsub_vx_u8mf4_tuma __riscv_vrsub_vx_u8mf4_tum
#define vrsub_vx_u8mf2_tuma __riscv_vrsub_vx_u8mf2_tum
#define vrsub_vx_u8m1_tuma __riscv_vrsub_vx_u8m1_tum
#define vrsub_vx_u8m2_tuma __riscv_vrsub_vx_u8m2_tum
#define vrsub_vx_u8m4_tuma __riscv_vrsub_vx_u8m4_tum
#define vrsub_vx_u8m8_tuma __riscv_vrsub_vx_u8m8_tum
#define vrsub_vx_u16mf4_tuma __riscv_vrsub_vx_u16mf4_tum
#define vrsub_vx_u16mf2_tuma __riscv_vrsub_vx_u16mf2_tum
#define vrsub_vx_u16m1_tuma __riscv_vrsub_vx_u16m1_tum
#define vrsub_vx_u16m2_tuma __riscv_vrsub_vx_u16m2_tum
#define vrsub_vx_u16m4_tuma __riscv_vrsub_vx_u16m4_tum
#define vrsub_vx_u16m8_tuma __riscv_vrsub_vx_u16m8_tum
#define vrsub_vx_u32mf2_tuma __riscv_vrsub_vx_u32mf2_tum
#define vrsub_vx_u32m1_tuma __riscv_vrsub_vx_u32m1_tum
#define vrsub_vx_u32m2_tuma __riscv_vrsub_vx_u32m2_tum
#define vrsub_vx_u32m4_tuma __riscv_vrsub_vx_u32m4_tum
#define vrsub_vx_u32m8_tuma __riscv_vrsub_vx_u32m8_tum
#define vrsub_vx_u64m1_tuma __riscv_vrsub_vx_u64m1_tum
#define vrsub_vx_u64m2_tuma __riscv_vrsub_vx_u64m2_tum
#define vrsub_vx_u64m4_tuma __riscv_vrsub_vx_u64m4_tum
#define vrsub_vx_u64m8_tuma __riscv_vrsub_vx_u64m8_tum
// masked functions
#define vadd_vv_i8mf8_tumu __riscv_vadd_vv_i8mf8_tumu
#define vadd_vx_i8mf8_tumu __riscv_vadd_vx_i8mf8_tumu
#define vadd_vv_i8mf4_tumu __riscv_vadd_vv_i8mf4_tumu
#define vadd_vx_i8mf4_tumu __riscv_vadd_vx_i8mf4_tumu
#define vadd_vv_i8mf2_tumu __riscv_vadd_vv_i8mf2_tumu
#define vadd_vx_i8mf2_tumu __riscv_vadd_vx_i8mf2_tumu
#define vadd_vv_i8m1_tumu __riscv_vadd_vv_i8m1_tumu
#define vadd_vx_i8m1_tumu __riscv_vadd_vx_i8m1_tumu
#define vadd_vv_i8m2_tumu __riscv_vadd_vv_i8m2_tumu
#define vadd_vx_i8m2_tumu __riscv_vadd_vx_i8m2_tumu
#define vadd_vv_i8m4_tumu __riscv_vadd_vv_i8m4_tumu
#define vadd_vx_i8m4_tumu __riscv_vadd_vx_i8m4_tumu
#define vadd_vv_i8m8_tumu __riscv_vadd_vv_i8m8_tumu
#define vadd_vx_i8m8_tumu __riscv_vadd_vx_i8m8_tumu
#define vadd_vv_i16mf4_tumu __riscv_vadd_vv_i16mf4_tumu
#define vadd_vx_i16mf4_tumu __riscv_vadd_vx_i16mf4_tumu
#define vadd_vv_i16mf2_tumu __riscv_vadd_vv_i16mf2_tumu
#define vadd_vx_i16mf2_tumu __riscv_vadd_vx_i16mf2_tumu
#define vadd_vv_i16m1_tumu __riscv_vadd_vv_i16m1_tumu
#define vadd_vx_i16m1_tumu __riscv_vadd_vx_i16m1_tumu
#define vadd_vv_i16m2_tumu __riscv_vadd_vv_i16m2_tumu
#define vadd_vx_i16m2_tumu __riscv_vadd_vx_i16m2_tumu
#define vadd_vv_i16m4_tumu __riscv_vadd_vv_i16m4_tumu
#define vadd_vx_i16m4_tumu __riscv_vadd_vx_i16m4_tumu
#define vadd_vv_i16m8_tumu __riscv_vadd_vv_i16m8_tumu
#define vadd_vx_i16m8_tumu __riscv_vadd_vx_i16m8_tumu
#define vadd_vv_i32mf2_tumu __riscv_vadd_vv_i32mf2_tumu
#define vadd_vx_i32mf2_tumu __riscv_vadd_vx_i32mf2_tumu
#define vadd_vv_i32m1_tumu __riscv_vadd_vv_i32m1_tumu
#define vadd_vx_i32m1_tumu __riscv_vadd_vx_i32m1_tumu
#define vadd_vv_i32m2_tumu __riscv_vadd_vv_i32m2_tumu
#define vadd_vx_i32m2_tumu __riscv_vadd_vx_i32m2_tumu
#define vadd_vv_i32m4_tumu __riscv_vadd_vv_i32m4_tumu
#define vadd_vx_i32m4_tumu __riscv_vadd_vx_i32m4_tumu
#define vadd_vv_i32m8_tumu __riscv_vadd_vv_i32m8_tumu
#define vadd_vx_i32m8_tumu __riscv_vadd_vx_i32m8_tumu
#define vadd_vv_i64m1_tumu __riscv_vadd_vv_i64m1_tumu
#define vadd_vx_i64m1_tumu __riscv_vadd_vx_i64m1_tumu
#define vadd_vv_i64m2_tumu __riscv_vadd_vv_i64m2_tumu
#define vadd_vx_i64m2_tumu __riscv_vadd_vx_i64m2_tumu
#define vadd_vv_i64m4_tumu __riscv_vadd_vv_i64m4_tumu
#define vadd_vx_i64m4_tumu __riscv_vadd_vx_i64m4_tumu
#define vadd_vv_i64m8_tumu __riscv_vadd_vv_i64m8_tumu
#define vadd_vx_i64m8_tumu __riscv_vadd_vx_i64m8_tumu
#define vsub_vv_i8mf8_tumu __riscv_vsub_vv_i8mf8_tumu
#define vsub_vx_i8mf8_tumu __riscv_vsub_vx_i8mf8_tumu
#define vsub_vv_i8mf4_tumu __riscv_vsub_vv_i8mf4_tumu
#define vsub_vx_i8mf4_tumu __riscv_vsub_vx_i8mf4_tumu
#define vsub_vv_i8mf2_tumu __riscv_vsub_vv_i8mf2_tumu
#define vsub_vx_i8mf2_tumu __riscv_vsub_vx_i8mf2_tumu
#define vsub_vv_i8m1_tumu __riscv_vsub_vv_i8m1_tumu
#define vsub_vx_i8m1_tumu __riscv_vsub_vx_i8m1_tumu
#define vsub_vv_i8m2_tumu __riscv_vsub_vv_i8m2_tumu
#define vsub_vx_i8m2_tumu __riscv_vsub_vx_i8m2_tumu
#define vsub_vv_i8m4_tumu __riscv_vsub_vv_i8m4_tumu
#define vsub_vx_i8m4_tumu __riscv_vsub_vx_i8m4_tumu
#define vsub_vv_i8m8_tumu __riscv_vsub_vv_i8m8_tumu
#define vsub_vx_i8m8_tumu __riscv_vsub_vx_i8m8_tumu
#define vsub_vv_i16mf4_tumu __riscv_vsub_vv_i16mf4_tumu
#define vsub_vx_i16mf4_tumu __riscv_vsub_vx_i16mf4_tumu
#define vsub_vv_i16mf2_tumu __riscv_vsub_vv_i16mf2_tumu
#define vsub_vx_i16mf2_tumu __riscv_vsub_vx_i16mf2_tumu
#define vsub_vv_i16m1_tumu __riscv_vsub_vv_i16m1_tumu
#define vsub_vx_i16m1_tumu __riscv_vsub_vx_i16m1_tumu
#define vsub_vv_i16m2_tumu __riscv_vsub_vv_i16m2_tumu
#define vsub_vx_i16m2_tumu __riscv_vsub_vx_i16m2_tumu
#define vsub_vv_i16m4_tumu __riscv_vsub_vv_i16m4_tumu
#define vsub_vx_i16m4_tumu __riscv_vsub_vx_i16m4_tumu
#define vsub_vv_i16m8_tumu __riscv_vsub_vv_i16m8_tumu
#define vsub_vx_i16m8_tumu __riscv_vsub_vx_i16m8_tumu
#define vsub_vv_i32mf2_tumu __riscv_vsub_vv_i32mf2_tumu
#define vsub_vx_i32mf2_tumu __riscv_vsub_vx_i32mf2_tumu
#define vsub_vv_i32m1_tumu __riscv_vsub_vv_i32m1_tumu
#define vsub_vx_i32m1_tumu __riscv_vsub_vx_i32m1_tumu
#define vsub_vv_i32m2_tumu __riscv_vsub_vv_i32m2_tumu
#define vsub_vx_i32m2_tumu __riscv_vsub_vx_i32m2_tumu
#define vsub_vv_i32m4_tumu __riscv_vsub_vv_i32m4_tumu
#define vsub_vx_i32m4_tumu __riscv_vsub_vx_i32m4_tumu
#define vsub_vv_i32m8_tumu __riscv_vsub_vv_i32m8_tumu
#define vsub_vx_i32m8_tumu __riscv_vsub_vx_i32m8_tumu
#define vsub_vv_i64m1_tumu __riscv_vsub_vv_i64m1_tumu
#define vsub_vx_i64m1_tumu __riscv_vsub_vx_i64m1_tumu
#define vsub_vv_i64m2_tumu __riscv_vsub_vv_i64m2_tumu
#define vsub_vx_i64m2_tumu __riscv_vsub_vx_i64m2_tumu
#define vsub_vv_i64m4_tumu __riscv_vsub_vv_i64m4_tumu
#define vsub_vx_i64m4_tumu __riscv_vsub_vx_i64m4_tumu
#define vsub_vv_i64m8_tumu __riscv_vsub_vv_i64m8_tumu
#define vsub_vx_i64m8_tumu __riscv_vsub_vx_i64m8_tumu
#define vrsub_vx_i8mf8_tumu __riscv_vrsub_vx_i8mf8_tumu
#define vrsub_vx_i8mf4_tumu __riscv_vrsub_vx_i8mf4_tumu
#define vrsub_vx_i8mf2_tumu __riscv_vrsub_vx_i8mf2_tumu
#define vrsub_vx_i8m1_tumu __riscv_vrsub_vx_i8m1_tumu
#define vrsub_vx_i8m2_tumu __riscv_vrsub_vx_i8m2_tumu
#define vrsub_vx_i8m4_tumu __riscv_vrsub_vx_i8m4_tumu
#define vrsub_vx_i8m8_tumu __riscv_vrsub_vx_i8m8_tumu
#define vrsub_vx_i16mf4_tumu __riscv_vrsub_vx_i16mf4_tumu
#define vrsub_vx_i16mf2_tumu __riscv_vrsub_vx_i16mf2_tumu
#define vrsub_vx_i16m1_tumu __riscv_vrsub_vx_i16m1_tumu
#define vrsub_vx_i16m2_tumu __riscv_vrsub_vx_i16m2_tumu
#define vrsub_vx_i16m4_tumu __riscv_vrsub_vx_i16m4_tumu
#define vrsub_vx_i16m8_tumu __riscv_vrsub_vx_i16m8_tumu
#define vrsub_vx_i32mf2_tumu __riscv_vrsub_vx_i32mf2_tumu
#define vrsub_vx_i32m1_tumu __riscv_vrsub_vx_i32m1_tumu
#define vrsub_vx_i32m2_tumu __riscv_vrsub_vx_i32m2_tumu
#define vrsub_vx_i32m4_tumu __riscv_vrsub_vx_i32m4_tumu
#define vrsub_vx_i32m8_tumu __riscv_vrsub_vx_i32m8_tumu
#define vrsub_vx_i64m1_tumu __riscv_vrsub_vx_i64m1_tumu
#define vrsub_vx_i64m2_tumu __riscv_vrsub_vx_i64m2_tumu
#define vrsub_vx_i64m4_tumu __riscv_vrsub_vx_i64m4_tumu
#define vrsub_vx_i64m8_tumu __riscv_vrsub_vx_i64m8_tumu
#define vneg_v_i8mf8_tumu __riscv_vneg_v_i8mf8_tumu
#define vneg_v_i8mf4_tumu __riscv_vneg_v_i8mf4_tumu
#define vneg_v_i8mf2_tumu __riscv_vneg_v_i8mf2_tumu
#define vneg_v_i8m1_tumu __riscv_vneg_v_i8m1_tumu
#define vneg_v_i8m2_tumu __riscv_vneg_v_i8m2_tumu
#define vneg_v_i8m4_tumu __riscv_vneg_v_i8m4_tumu
#define vneg_v_i8m8_tumu __riscv_vneg_v_i8m8_tumu
#define vneg_v_i16mf4_tumu __riscv_vneg_v_i16mf4_tumu
#define vneg_v_i16mf2_tumu __riscv_vneg_v_i16mf2_tumu
#define vneg_v_i16m1_tumu __riscv_vneg_v_i16m1_tumu
#define vneg_v_i16m2_tumu __riscv_vneg_v_i16m2_tumu
#define vneg_v_i16m4_tumu __riscv_vneg_v_i16m4_tumu
#define vneg_v_i16m8_tumu __riscv_vneg_v_i16m8_tumu
#define vneg_v_i32mf2_tumu __riscv_vneg_v_i32mf2_tumu
#define vneg_v_i32m1_tumu __riscv_vneg_v_i32m1_tumu
#define vneg_v_i32m2_tumu __riscv_vneg_v_i32m2_tumu
#define vneg_v_i32m4_tumu __riscv_vneg_v_i32m4_tumu
#define vneg_v_i32m8_tumu __riscv_vneg_v_i32m8_tumu
#define vneg_v_i64m1_tumu __riscv_vneg_v_i64m1_tumu
#define vneg_v_i64m2_tumu __riscv_vneg_v_i64m2_tumu
#define vneg_v_i64m4_tumu __riscv_vneg_v_i64m4_tumu
#define vneg_v_i64m8_tumu __riscv_vneg_v_i64m8_tumu
#define vadd_vv_u8mf8_tumu __riscv_vadd_vv_u8mf8_tumu
#define vadd_vx_u8mf8_tumu __riscv_vadd_vx_u8mf8_tumu
#define vadd_vv_u8mf4_tumu __riscv_vadd_vv_u8mf4_tumu
#define vadd_vx_u8mf4_tumu __riscv_vadd_vx_u8mf4_tumu
#define vadd_vv_u8mf2_tumu __riscv_vadd_vv_u8mf2_tumu
#define vadd_vx_u8mf2_tumu __riscv_vadd_vx_u8mf2_tumu
#define vadd_vv_u8m1_tumu __riscv_vadd_vv_u8m1_tumu
#define vadd_vx_u8m1_tumu __riscv_vadd_vx_u8m1_tumu
#define vadd_vv_u8m2_tumu __riscv_vadd_vv_u8m2_tumu
#define vadd_vx_u8m2_tumu __riscv_vadd_vx_u8m2_tumu
#define vadd_vv_u8m4_tumu __riscv_vadd_vv_u8m4_tumu
#define vadd_vx_u8m4_tumu __riscv_vadd_vx_u8m4_tumu
#define vadd_vv_u8m8_tumu __riscv_vadd_vv_u8m8_tumu
#define vadd_vx_u8m8_tumu __riscv_vadd_vx_u8m8_tumu
#define vadd_vv_u16mf4_tumu __riscv_vadd_vv_u16mf4_tumu
#define vadd_vx_u16mf4_tumu __riscv_vadd_vx_u16mf4_tumu
#define vadd_vv_u16mf2_tumu __riscv_vadd_vv_u16mf2_tumu
#define vadd_vx_u16mf2_tumu __riscv_vadd_vx_u16mf2_tumu
#define vadd_vv_u16m1_tumu __riscv_vadd_vv_u16m1_tumu
#define vadd_vx_u16m1_tumu __riscv_vadd_vx_u16m1_tumu
#define vadd_vv_u16m2_tumu __riscv_vadd_vv_u16m2_tumu
#define vadd_vx_u16m2_tumu __riscv_vadd_vx_u16m2_tumu
#define vadd_vv_u16m4_tumu __riscv_vadd_vv_u16m4_tumu
#define vadd_vx_u16m4_tumu __riscv_vadd_vx_u16m4_tumu
#define vadd_vv_u16m8_tumu __riscv_vadd_vv_u16m8_tumu
#define vadd_vx_u16m8_tumu __riscv_vadd_vx_u16m8_tumu
#define vadd_vv_u32mf2_tumu __riscv_vadd_vv_u32mf2_tumu
#define vadd_vx_u32mf2_tumu __riscv_vadd_vx_u32mf2_tumu
#define vadd_vv_u32m1_tumu __riscv_vadd_vv_u32m1_tumu
#define vadd_vx_u32m1_tumu __riscv_vadd_vx_u32m1_tumu
#define vadd_vv_u32m2_tumu __riscv_vadd_vv_u32m2_tumu
#define vadd_vx_u32m2_tumu __riscv_vadd_vx_u32m2_tumu
#define vadd_vv_u32m4_tumu __riscv_vadd_vv_u32m4_tumu
#define vadd_vx_u32m4_tumu __riscv_vadd_vx_u32m4_tumu
#define vadd_vv_u32m8_tumu __riscv_vadd_vv_u32m8_tumu
#define vadd_vx_u32m8_tumu __riscv_vadd_vx_u32m8_tumu
#define vadd_vv_u64m1_tumu __riscv_vadd_vv_u64m1_tumu
#define vadd_vx_u64m1_tumu __riscv_vadd_vx_u64m1_tumu
#define vadd_vv_u64m2_tumu __riscv_vadd_vv_u64m2_tumu
#define vadd_vx_u64m2_tumu __riscv_vadd_vx_u64m2_tumu
#define vadd_vv_u64m4_tumu __riscv_vadd_vv_u64m4_tumu
#define vadd_vx_u64m4_tumu __riscv_vadd_vx_u64m4_tumu
#define vadd_vv_u64m8_tumu __riscv_vadd_vv_u64m8_tumu
#define vadd_vx_u64m8_tumu __riscv_vadd_vx_u64m8_tumu
#define vsub_vv_u8mf8_tumu __riscv_vsub_vv_u8mf8_tumu
#define vsub_vx_u8mf8_tumu __riscv_vsub_vx_u8mf8_tumu
#define vsub_vv_u8mf4_tumu __riscv_vsub_vv_u8mf4_tumu
#define vsub_vx_u8mf4_tumu __riscv_vsub_vx_u8mf4_tumu
#define vsub_vv_u8mf2_tumu __riscv_vsub_vv_u8mf2_tumu
#define vsub_vx_u8mf2_tumu __riscv_vsub_vx_u8mf2_tumu
#define vsub_vv_u8m1_tumu __riscv_vsub_vv_u8m1_tumu
#define vsub_vx_u8m1_tumu __riscv_vsub_vx_u8m1_tumu
#define vsub_vv_u8m2_tumu __riscv_vsub_vv_u8m2_tumu
#define vsub_vx_u8m2_tumu __riscv_vsub_vx_u8m2_tumu
#define vsub_vv_u8m4_tumu __riscv_vsub_vv_u8m4_tumu
#define vsub_vx_u8m4_tumu __riscv_vsub_vx_u8m4_tumu
#define vsub_vv_u8m8_tumu __riscv_vsub_vv_u8m8_tumu
#define vsub_vx_u8m8_tumu __riscv_vsub_vx_u8m8_tumu
#define vsub_vv_u16mf4_tumu __riscv_vsub_vv_u16mf4_tumu
#define vsub_vx_u16mf4_tumu __riscv_vsub_vx_u16mf4_tumu
#define vsub_vv_u16mf2_tumu __riscv_vsub_vv_u16mf2_tumu
#define vsub_vx_u16mf2_tumu __riscv_vsub_vx_u16mf2_tumu
#define vsub_vv_u16m1_tumu __riscv_vsub_vv_u16m1_tumu
#define vsub_vx_u16m1_tumu __riscv_vsub_vx_u16m1_tumu
#define vsub_vv_u16m2_tumu __riscv_vsub_vv_u16m2_tumu
#define vsub_vx_u16m2_tumu __riscv_vsub_vx_u16m2_tumu
#define vsub_vv_u16m4_tumu __riscv_vsub_vv_u16m4_tumu
#define vsub_vx_u16m4_tumu __riscv_vsub_vx_u16m4_tumu
#define vsub_vv_u16m8_tumu __riscv_vsub_vv_u16m8_tumu
#define vsub_vx_u16m8_tumu __riscv_vsub_vx_u16m8_tumu
#define vsub_vv_u32mf2_tumu __riscv_vsub_vv_u32mf2_tumu
#define vsub_vx_u32mf2_tumu __riscv_vsub_vx_u32mf2_tumu
#define vsub_vv_u32m1_tumu __riscv_vsub_vv_u32m1_tumu
#define vsub_vx_u32m1_tumu __riscv_vsub_vx_u32m1_tumu
#define vsub_vv_u32m2_tumu __riscv_vsub_vv_u32m2_tumu
#define vsub_vx_u32m2_tumu __riscv_vsub_vx_u32m2_tumu
#define vsub_vv_u32m4_tumu __riscv_vsub_vv_u32m4_tumu
#define vsub_vx_u32m4_tumu __riscv_vsub_vx_u32m4_tumu
#define vsub_vv_u32m8_tumu __riscv_vsub_vv_u32m8_tumu
#define vsub_vx_u32m8_tumu __riscv_vsub_vx_u32m8_tumu
#define vsub_vv_u64m1_tumu __riscv_vsub_vv_u64m1_tumu
#define vsub_vx_u64m1_tumu __riscv_vsub_vx_u64m1_tumu
#define vsub_vv_u64m2_tumu __riscv_vsub_vv_u64m2_tumu
#define vsub_vx_u64m2_tumu __riscv_vsub_vx_u64m2_tumu
#define vsub_vv_u64m4_tumu __riscv_vsub_vv_u64m4_tumu
#define vsub_vx_u64m4_tumu __riscv_vsub_vx_u64m4_tumu
#define vsub_vv_u64m8_tumu __riscv_vsub_vv_u64m8_tumu
#define vsub_vx_u64m8_tumu __riscv_vsub_vx_u64m8_tumu
#define vrsub_vx_u8mf8_tumu __riscv_vrsub_vx_u8mf8_tumu
#define vrsub_vx_u8mf4_tumu __riscv_vrsub_vx_u8mf4_tumu
#define vrsub_vx_u8mf2_tumu __riscv_vrsub_vx_u8mf2_tumu
#define vrsub_vx_u8m1_tumu __riscv_vrsub_vx_u8m1_tumu
#define vrsub_vx_u8m2_tumu __riscv_vrsub_vx_u8m2_tumu
#define vrsub_vx_u8m4_tumu __riscv_vrsub_vx_u8m4_tumu
#define vrsub_vx_u8m8_tumu __riscv_vrsub_vx_u8m8_tumu
#define vrsub_vx_u16mf4_tumu __riscv_vrsub_vx_u16mf4_tumu
#define vrsub_vx_u16mf2_tumu __riscv_vrsub_vx_u16mf2_tumu
#define vrsub_vx_u16m1_tumu __riscv_vrsub_vx_u16m1_tumu
#define vrsub_vx_u16m2_tumu __riscv_vrsub_vx_u16m2_tumu
#define vrsub_vx_u16m4_tumu __riscv_vrsub_vx_u16m4_tumu
#define vrsub_vx_u16m8_tumu __riscv_vrsub_vx_u16m8_tumu
#define vrsub_vx_u32mf2_tumu __riscv_vrsub_vx_u32mf2_tumu
#define vrsub_vx_u32m1_tumu __riscv_vrsub_vx_u32m1_tumu
#define vrsub_vx_u32m2_tumu __riscv_vrsub_vx_u32m2_tumu
#define vrsub_vx_u32m4_tumu __riscv_vrsub_vx_u32m4_tumu
#define vrsub_vx_u32m8_tumu __riscv_vrsub_vx_u32m8_tumu
#define vrsub_vx_u64m1_tumu __riscv_vrsub_vx_u64m1_tumu
#define vrsub_vx_u64m2_tumu __riscv_vrsub_vx_u64m2_tumu
#define vrsub_vx_u64m4_tumu __riscv_vrsub_vx_u64m4_tumu
#define vrsub_vx_u64m8_tumu __riscv_vrsub_vx_u64m8_tumu
// masked functions
#define vadd_vv_i8mf8_tama __riscv_vadd_vv_i8mf8_m
#define vadd_vx_i8mf8_tama __riscv_vadd_vx_i8mf8_m
#define vadd_vv_i8mf4_tama __riscv_vadd_vv_i8mf4_m
#define vadd_vx_i8mf4_tama __riscv_vadd_vx_i8mf4_m
#define vadd_vv_i8mf2_tama __riscv_vadd_vv_i8mf2_m
#define vadd_vx_i8mf2_tama __riscv_vadd_vx_i8mf2_m
#define vadd_vv_i8m1_tama __riscv_vadd_vv_i8m1_m
#define vadd_vx_i8m1_tama __riscv_vadd_vx_i8m1_m
#define vadd_vv_i8m2_tama __riscv_vadd_vv_i8m2_m
#define vadd_vx_i8m2_tama __riscv_vadd_vx_i8m2_m
#define vadd_vv_i8m4_tama __riscv_vadd_vv_i8m4_m
#define vadd_vx_i8m4_tama __riscv_vadd_vx_i8m4_m
#define vadd_vv_i8m8_tama __riscv_vadd_vv_i8m8_m
#define vadd_vx_i8m8_tama __riscv_vadd_vx_i8m8_m
#define vadd_vv_i16mf4_tama __riscv_vadd_vv_i16mf4_m
#define vadd_vx_i16mf4_tama __riscv_vadd_vx_i16mf4_m
#define vadd_vv_i16mf2_tama __riscv_vadd_vv_i16mf2_m
#define vadd_vx_i16mf2_tama __riscv_vadd_vx_i16mf2_m
#define vadd_vv_i16m1_tama __riscv_vadd_vv_i16m1_m
#define vadd_vx_i16m1_tama __riscv_vadd_vx_i16m1_m
#define vadd_vv_i16m2_tama __riscv_vadd_vv_i16m2_m
#define vadd_vx_i16m2_tama __riscv_vadd_vx_i16m2_m
#define vadd_vv_i16m4_tama __riscv_vadd_vv_i16m4_m
#define vadd_vx_i16m4_tama __riscv_vadd_vx_i16m4_m
#define vadd_vv_i16m8_tama __riscv_vadd_vv_i16m8_m
#define vadd_vx_i16m8_tama __riscv_vadd_vx_i16m8_m
#define vadd_vv_i32mf2_tama __riscv_vadd_vv_i32mf2_m
#define vadd_vx_i32mf2_tama __riscv_vadd_vx_i32mf2_m
#define vadd_vv_i32m1_tama __riscv_vadd_vv_i32m1_m
#define vadd_vx_i32m1_tama __riscv_vadd_vx_i32m1_m
#define vadd_vv_i32m2_tama __riscv_vadd_vv_i32m2_m
#define vadd_vx_i32m2_tama __riscv_vadd_vx_i32m2_m
#define vadd_vv_i32m4_tama __riscv_vadd_vv_i32m4_m
#define vadd_vx_i32m4_tama __riscv_vadd_vx_i32m4_m
#define vadd_vv_i32m8_tama __riscv_vadd_vv_i32m8_m
#define vadd_vx_i32m8_tama __riscv_vadd_vx_i32m8_m
#define vadd_vv_i64m1_tama __riscv_vadd_vv_i64m1_m
#define vadd_vx_i64m1_tama __riscv_vadd_vx_i64m1_m
#define vadd_vv_i64m2_tama __riscv_vadd_vv_i64m2_m
#define vadd_vx_i64m2_tama __riscv_vadd_vx_i64m2_m
#define vadd_vv_i64m4_tama __riscv_vadd_vv_i64m4_m
#define vadd_vx_i64m4_tama __riscv_vadd_vx_i64m4_m
#define vadd_vv_i64m8_tama __riscv_vadd_vv_i64m8_m
#define vadd_vx_i64m8_tama __riscv_vadd_vx_i64m8_m
#define vsub_vv_i8mf8_tama __riscv_vsub_vv_i8mf8_m
#define vsub_vx_i8mf8_tama __riscv_vsub_vx_i8mf8_m
#define vsub_vv_i8mf4_tama __riscv_vsub_vv_i8mf4_m
#define vsub_vx_i8mf4_tama __riscv_vsub_vx_i8mf4_m
#define vsub_vv_i8mf2_tama __riscv_vsub_vv_i8mf2_m
#define vsub_vx_i8mf2_tama __riscv_vsub_vx_i8mf2_m
#define vsub_vv_i8m1_tama __riscv_vsub_vv_i8m1_m
#define vsub_vx_i8m1_tama __riscv_vsub_vx_i8m1_m
#define vsub_vv_i8m2_tama __riscv_vsub_vv_i8m2_m
#define vsub_vx_i8m2_tama __riscv_vsub_vx_i8m2_m
#define vsub_vv_i8m4_tama __riscv_vsub_vv_i8m4_m
#define vsub_vx_i8m4_tama __riscv_vsub_vx_i8m4_m
#define vsub_vv_i8m8_tama __riscv_vsub_vv_i8m8_m
#define vsub_vx_i8m8_tama __riscv_vsub_vx_i8m8_m
#define vsub_vv_i16mf4_tama __riscv_vsub_vv_i16mf4_m
#define vsub_vx_i16mf4_tama __riscv_vsub_vx_i16mf4_m
#define vsub_vv_i16mf2_tama __riscv_vsub_vv_i16mf2_m
#define vsub_vx_i16mf2_tama __riscv_vsub_vx_i16mf2_m
#define vsub_vv_i16m1_tama __riscv_vsub_vv_i16m1_m
#define vsub_vx_i16m1_tama __riscv_vsub_vx_i16m1_m
#define vsub_vv_i16m2_tama __riscv_vsub_vv_i16m2_m
#define vsub_vx_i16m2_tama __riscv_vsub_vx_i16m2_m
#define vsub_vv_i16m4_tama __riscv_vsub_vv_i16m4_m
#define vsub_vx_i16m4_tama __riscv_vsub_vx_i16m4_m
#define vsub_vv_i16m8_tama __riscv_vsub_vv_i16m8_m
#define vsub_vx_i16m8_tama __riscv_vsub_vx_i16m8_m
#define vsub_vv_i32mf2_tama __riscv_vsub_vv_i32mf2_m
#define vsub_vx_i32mf2_tama __riscv_vsub_vx_i32mf2_m
#define vsub_vv_i32m1_tama __riscv_vsub_vv_i32m1_m
#define vsub_vx_i32m1_tama __riscv_vsub_vx_i32m1_m
#define vsub_vv_i32m2_tama __riscv_vsub_vv_i32m2_m
#define vsub_vx_i32m2_tama __riscv_vsub_vx_i32m2_m
#define vsub_vv_i32m4_tama __riscv_vsub_vv_i32m4_m
#define vsub_vx_i32m4_tama __riscv_vsub_vx_i32m4_m
#define vsub_vv_i32m8_tama __riscv_vsub_vv_i32m8_m
#define vsub_vx_i32m8_tama __riscv_vsub_vx_i32m8_m
#define vsub_vv_i64m1_tama __riscv_vsub_vv_i64m1_m
#define vsub_vx_i64m1_tama __riscv_vsub_vx_i64m1_m
#define vsub_vv_i64m2_tama __riscv_vsub_vv_i64m2_m
#define vsub_vx_i64m2_tama __riscv_vsub_vx_i64m2_m
#define vsub_vv_i64m4_tama __riscv_vsub_vv_i64m4_m
#define vsub_vx_i64m4_tama __riscv_vsub_vx_i64m4_m
#define vsub_vv_i64m8_tama __riscv_vsub_vv_i64m8_m
#define vsub_vx_i64m8_tama __riscv_vsub_vx_i64m8_m
#define vrsub_vx_i8mf8_tama __riscv_vrsub_vx_i8mf8_m
#define vrsub_vx_i8mf4_tama __riscv_vrsub_vx_i8mf4_m
#define vrsub_vx_i8mf2_tama __riscv_vrsub_vx_i8mf2_m
#define vrsub_vx_i8m1_tama __riscv_vrsub_vx_i8m1_m
#define vrsub_vx_i8m2_tama __riscv_vrsub_vx_i8m2_m
#define vrsub_vx_i8m4_tama __riscv_vrsub_vx_i8m4_m
#define vrsub_vx_i8m8_tama __riscv_vrsub_vx_i8m8_m
#define vrsub_vx_i16mf4_tama __riscv_vrsub_vx_i16mf4_m
#define vrsub_vx_i16mf2_tama __riscv_vrsub_vx_i16mf2_m
#define vrsub_vx_i16m1_tama __riscv_vrsub_vx_i16m1_m
#define vrsub_vx_i16m2_tama __riscv_vrsub_vx_i16m2_m
#define vrsub_vx_i16m4_tama __riscv_vrsub_vx_i16m4_m
#define vrsub_vx_i16m8_tama __riscv_vrsub_vx_i16m8_m
#define vrsub_vx_i32mf2_tama __riscv_vrsub_vx_i32mf2_m
#define vrsub_vx_i32m1_tama __riscv_vrsub_vx_i32m1_m
#define vrsub_vx_i32m2_tama __riscv_vrsub_vx_i32m2_m
#define vrsub_vx_i32m4_tama __riscv_vrsub_vx_i32m4_m
#define vrsub_vx_i32m8_tama __riscv_vrsub_vx_i32m8_m
#define vrsub_vx_i64m1_tama __riscv_vrsub_vx_i64m1_m
#define vrsub_vx_i64m2_tama __riscv_vrsub_vx_i64m2_m
#define vrsub_vx_i64m4_tama __riscv_vrsub_vx_i64m4_m
#define vrsub_vx_i64m8_tama __riscv_vrsub_vx_i64m8_m
#define vneg_v_i8mf8_tama __riscv_vneg_v_i8mf8_m
#define vneg_v_i8mf4_tama __riscv_vneg_v_i8mf4_m
#define vneg_v_i8mf2_tama __riscv_vneg_v_i8mf2_m
#define vneg_v_i8m1_tama __riscv_vneg_v_i8m1_m
#define vneg_v_i8m2_tama __riscv_vneg_v_i8m2_m
#define vneg_v_i8m4_tama __riscv_vneg_v_i8m4_m
#define vneg_v_i8m8_tama __riscv_vneg_v_i8m8_m
#define vneg_v_i16mf4_tama __riscv_vneg_v_i16mf4_m
#define vneg_v_i16mf2_tama __riscv_vneg_v_i16mf2_m
#define vneg_v_i16m1_tama __riscv_vneg_v_i16m1_m
#define vneg_v_i16m2_tama __riscv_vneg_v_i16m2_m
#define vneg_v_i16m4_tama __riscv_vneg_v_i16m4_m
#define vneg_v_i16m8_tama __riscv_vneg_v_i16m8_m
#define vneg_v_i32mf2_tama __riscv_vneg_v_i32mf2_m
#define vneg_v_i32m1_tama __riscv_vneg_v_i32m1_m
#define vneg_v_i32m2_tama __riscv_vneg_v_i32m2_m
#define vneg_v_i32m4_tama __riscv_vneg_v_i32m4_m
#define vneg_v_i32m8_tama __riscv_vneg_v_i32m8_m
#define vneg_v_i64m1_tama __riscv_vneg_v_i64m1_m
#define vneg_v_i64m2_tama __riscv_vneg_v_i64m2_m
#define vneg_v_i64m4_tama __riscv_vneg_v_i64m4_m
#define vneg_v_i64m8_tama __riscv_vneg_v_i64m8_m
#define vadd_vv_u8mf8_tama __riscv_vadd_vv_u8mf8_m
#define vadd_vx_u8mf8_tama __riscv_vadd_vx_u8mf8_m
#define vadd_vv_u8mf4_tama __riscv_vadd_vv_u8mf4_m
#define vadd_vx_u8mf4_tama __riscv_vadd_vx_u8mf4_m
#define vadd_vv_u8mf2_tama __riscv_vadd_vv_u8mf2_m
#define vadd_vx_u8mf2_tama __riscv_vadd_vx_u8mf2_m
#define vadd_vv_u8m1_tama __riscv_vadd_vv_u8m1_m
#define vadd_vx_u8m1_tama __riscv_vadd_vx_u8m1_m
#define vadd_vv_u8m2_tama __riscv_vadd_vv_u8m2_m
#define vadd_vx_u8m2_tama __riscv_vadd_vx_u8m2_m
#define vadd_vv_u8m4_tama __riscv_vadd_vv_u8m4_m
#define vadd_vx_u8m4_tama __riscv_vadd_vx_u8m4_m
#define vadd_vv_u8m8_tama __riscv_vadd_vv_u8m8_m
#define vadd_vx_u8m8_tama __riscv_vadd_vx_u8m8_m
#define vadd_vv_u16mf4_tama __riscv_vadd_vv_u16mf4_m
#define vadd_vx_u16mf4_tama __riscv_vadd_vx_u16mf4_m
#define vadd_vv_u16mf2_tama __riscv_vadd_vv_u16mf2_m
#define vadd_vx_u16mf2_tama __riscv_vadd_vx_u16mf2_m
#define vadd_vv_u16m1_tama __riscv_vadd_vv_u16m1_m
#define vadd_vx_u16m1_tama __riscv_vadd_vx_u16m1_m
#define vadd_vv_u16m2_tama __riscv_vadd_vv_u16m2_m
#define vadd_vx_u16m2_tama __riscv_vadd_vx_u16m2_m
#define vadd_vv_u16m4_tama __riscv_vadd_vv_u16m4_m
#define vadd_vx_u16m4_tama __riscv_vadd_vx_u16m4_m
#define vadd_vv_u16m8_tama __riscv_vadd_vv_u16m8_m
#define vadd_vx_u16m8_tama __riscv_vadd_vx_u16m8_m
#define vadd_vv_u32mf2_tama __riscv_vadd_vv_u32mf2_m
#define vadd_vx_u32mf2_tama __riscv_vadd_vx_u32mf2_m
#define vadd_vv_u32m1_tama __riscv_vadd_vv_u32m1_m
#define vadd_vx_u32m1_tama __riscv_vadd_vx_u32m1_m
#define vadd_vv_u32m2_tama __riscv_vadd_vv_u32m2_m
#define vadd_vx_u32m2_tama __riscv_vadd_vx_u32m2_m
#define vadd_vv_u32m4_tama __riscv_vadd_vv_u32m4_m
#define vadd_vx_u32m4_tama __riscv_vadd_vx_u32m4_m
#define vadd_vv_u32m8_tama __riscv_vadd_vv_u32m8_m
#define vadd_vx_u32m8_tama __riscv_vadd_vx_u32m8_m
#define vadd_vv_u64m1_tama __riscv_vadd_vv_u64m1_m
#define vadd_vx_u64m1_tama __riscv_vadd_vx_u64m1_m
#define vadd_vv_u64m2_tama __riscv_vadd_vv_u64m2_m
#define vadd_vx_u64m2_tama __riscv_vadd_vx_u64m2_m
#define vadd_vv_u64m4_tama __riscv_vadd_vv_u64m4_m
#define vadd_vx_u64m4_tama __riscv_vadd_vx_u64m4_m
#define vadd_vv_u64m8_tama __riscv_vadd_vv_u64m8_m
#define vadd_vx_u64m8_tama __riscv_vadd_vx_u64m8_m
#define vsub_vv_u8mf8_tama __riscv_vsub_vv_u8mf8_m
#define vsub_vx_u8mf8_tama __riscv_vsub_vx_u8mf8_m
#define vsub_vv_u8mf4_tama __riscv_vsub_vv_u8mf4_m
#define vsub_vx_u8mf4_tama __riscv_vsub_vx_u8mf4_m
#define vsub_vv_u8mf2_tama __riscv_vsub_vv_u8mf2_m
#define vsub_vx_u8mf2_tama __riscv_vsub_vx_u8mf2_m
#define vsub_vv_u8m1_tama __riscv_vsub_vv_u8m1_m
#define vsub_vx_u8m1_tama __riscv_vsub_vx_u8m1_m
#define vsub_vv_u8m2_tama __riscv_vsub_vv_u8m2_m
#define vsub_vx_u8m2_tama __riscv_vsub_vx_u8m2_m
#define vsub_vv_u8m4_tama __riscv_vsub_vv_u8m4_m
#define vsub_vx_u8m4_tama __riscv_vsub_vx_u8m4_m
#define vsub_vv_u8m8_tama __riscv_vsub_vv_u8m8_m
#define vsub_vx_u8m8_tama __riscv_vsub_vx_u8m8_m
#define vsub_vv_u16mf4_tama __riscv_vsub_vv_u16mf4_m
#define vsub_vx_u16mf4_tama __riscv_vsub_vx_u16mf4_m
#define vsub_vv_u16mf2_tama __riscv_vsub_vv_u16mf2_m
#define vsub_vx_u16mf2_tama __riscv_vsub_vx_u16mf2_m
#define vsub_vv_u16m1_tama __riscv_vsub_vv_u16m1_m
#define vsub_vx_u16m1_tama __riscv_vsub_vx_u16m1_m
#define vsub_vv_u16m2_tama __riscv_vsub_vv_u16m2_m
#define vsub_vx_u16m2_tama __riscv_vsub_vx_u16m2_m
#define vsub_vv_u16m4_tama __riscv_vsub_vv_u16m4_m
#define vsub_vx_u16m4_tama __riscv_vsub_vx_u16m4_m
#define vsub_vv_u16m8_tama __riscv_vsub_vv_u16m8_m
#define vsub_vx_u16m8_tama __riscv_vsub_vx_u16m8_m
#define vsub_vv_u32mf2_tama __riscv_vsub_vv_u32mf2_m
#define vsub_vx_u32mf2_tama __riscv_vsub_vx_u32mf2_m
#define vsub_vv_u32m1_tama __riscv_vsub_vv_u32m1_m
#define vsub_vx_u32m1_tama __riscv_vsub_vx_u32m1_m
#define vsub_vv_u32m2_tama __riscv_vsub_vv_u32m2_m
#define vsub_vx_u32m2_tama __riscv_vsub_vx_u32m2_m
#define vsub_vv_u32m4_tama __riscv_vsub_vv_u32m4_m
#define vsub_vx_u32m4_tama __riscv_vsub_vx_u32m4_m
#define vsub_vv_u32m8_tama __riscv_vsub_vv_u32m8_m
#define vsub_vx_u32m8_tama __riscv_vsub_vx_u32m8_m
#define vsub_vv_u64m1_tama __riscv_vsub_vv_u64m1_m
#define vsub_vx_u64m1_tama __riscv_vsub_vx_u64m1_m
#define vsub_vv_u64m2_tama __riscv_vsub_vv_u64m2_m
#define vsub_vx_u64m2_tama __riscv_vsub_vx_u64m2_m
#define vsub_vv_u64m4_tama __riscv_vsub_vv_u64m4_m
#define vsub_vx_u64m4_tama __riscv_vsub_vx_u64m4_m
#define vsub_vv_u64m8_tama __riscv_vsub_vv_u64m8_m
#define vsub_vx_u64m8_tama __riscv_vsub_vx_u64m8_m
#define vrsub_vx_u8mf8_tama __riscv_vrsub_vx_u8mf8_m
#define vrsub_vx_u8mf4_tama __riscv_vrsub_vx_u8mf4_m
#define vrsub_vx_u8mf2_tama __riscv_vrsub_vx_u8mf2_m
#define vrsub_vx_u8m1_tama __riscv_vrsub_vx_u8m1_m
#define vrsub_vx_u8m2_tama __riscv_vrsub_vx_u8m2_m
#define vrsub_vx_u8m4_tama __riscv_vrsub_vx_u8m4_m
#define vrsub_vx_u8m8_tama __riscv_vrsub_vx_u8m8_m
#define vrsub_vx_u16mf4_tama __riscv_vrsub_vx_u16mf4_m
#define vrsub_vx_u16mf2_tama __riscv_vrsub_vx_u16mf2_m
#define vrsub_vx_u16m1_tama __riscv_vrsub_vx_u16m1_m
#define vrsub_vx_u16m2_tama __riscv_vrsub_vx_u16m2_m
#define vrsub_vx_u16m4_tama __riscv_vrsub_vx_u16m4_m
#define vrsub_vx_u16m8_tama __riscv_vrsub_vx_u16m8_m
#define vrsub_vx_u32mf2_tama __riscv_vrsub_vx_u32mf2_m
#define vrsub_vx_u32m1_tama __riscv_vrsub_vx_u32m1_m
#define vrsub_vx_u32m2_tama __riscv_vrsub_vx_u32m2_m
#define vrsub_vx_u32m4_tama __riscv_vrsub_vx_u32m4_m
#define vrsub_vx_u32m8_tama __riscv_vrsub_vx_u32m8_m
#define vrsub_vx_u64m1_tama __riscv_vrsub_vx_u64m1_m
#define vrsub_vx_u64m2_tama __riscv_vrsub_vx_u64m2_m
#define vrsub_vx_u64m4_tama __riscv_vrsub_vx_u64m4_m
#define vrsub_vx_u64m8_tama __riscv_vrsub_vx_u64m8_m
// masked functions
#define vadd_vv_i8mf8_tamu __riscv_vadd_vv_i8mf8_mu
#define vadd_vx_i8mf8_tamu __riscv_vadd_vx_i8mf8_mu
#define vadd_vv_i8mf4_tamu __riscv_vadd_vv_i8mf4_mu
#define vadd_vx_i8mf4_tamu __riscv_vadd_vx_i8mf4_mu
#define vadd_vv_i8mf2_tamu __riscv_vadd_vv_i8mf2_mu
#define vadd_vx_i8mf2_tamu __riscv_vadd_vx_i8mf2_mu
#define vadd_vv_i8m1_tamu __riscv_vadd_vv_i8m1_mu
#define vadd_vx_i8m1_tamu __riscv_vadd_vx_i8m1_mu
#define vadd_vv_i8m2_tamu __riscv_vadd_vv_i8m2_mu
#define vadd_vx_i8m2_tamu __riscv_vadd_vx_i8m2_mu
#define vadd_vv_i8m4_tamu __riscv_vadd_vv_i8m4_mu
#define vadd_vx_i8m4_tamu __riscv_vadd_vx_i8m4_mu
#define vadd_vv_i8m8_tamu __riscv_vadd_vv_i8m8_mu
#define vadd_vx_i8m8_tamu __riscv_vadd_vx_i8m8_mu
#define vadd_vv_i16mf4_tamu __riscv_vadd_vv_i16mf4_mu
#define vadd_vx_i16mf4_tamu __riscv_vadd_vx_i16mf4_mu
#define vadd_vv_i16mf2_tamu __riscv_vadd_vv_i16mf2_mu
#define vadd_vx_i16mf2_tamu __riscv_vadd_vx_i16mf2_mu
#define vadd_vv_i16m1_tamu __riscv_vadd_vv_i16m1_mu
#define vadd_vx_i16m1_tamu __riscv_vadd_vx_i16m1_mu
#define vadd_vv_i16m2_tamu __riscv_vadd_vv_i16m2_mu
#define vadd_vx_i16m2_tamu __riscv_vadd_vx_i16m2_mu
#define vadd_vv_i16m4_tamu __riscv_vadd_vv_i16m4_mu
#define vadd_vx_i16m4_tamu __riscv_vadd_vx_i16m4_mu
#define vadd_vv_i16m8_tamu __riscv_vadd_vv_i16m8_mu
#define vadd_vx_i16m8_tamu __riscv_vadd_vx_i16m8_mu
#define vadd_vv_i32mf2_tamu __riscv_vadd_vv_i32mf2_mu
#define vadd_vx_i32mf2_tamu __riscv_vadd_vx_i32mf2_mu
#define vadd_vv_i32m1_tamu __riscv_vadd_vv_i32m1_mu
#define vadd_vx_i32m1_tamu __riscv_vadd_vx_i32m1_mu
#define vadd_vv_i32m2_tamu __riscv_vadd_vv_i32m2_mu
#define vadd_vx_i32m2_tamu __riscv_vadd_vx_i32m2_mu
#define vadd_vv_i32m4_tamu __riscv_vadd_vv_i32m4_mu
#define vadd_vx_i32m4_tamu __riscv_vadd_vx_i32m4_mu
#define vadd_vv_i32m8_tamu __riscv_vadd_vv_i32m8_mu
#define vadd_vx_i32m8_tamu __riscv_vadd_vx_i32m8_mu
#define vadd_vv_i64m1_tamu __riscv_vadd_vv_i64m1_mu
#define vadd_vx_i64m1_tamu __riscv_vadd_vx_i64m1_mu
#define vadd_vv_i64m2_tamu __riscv_vadd_vv_i64m2_mu
#define vadd_vx_i64m2_tamu __riscv_vadd_vx_i64m2_mu
#define vadd_vv_i64m4_tamu __riscv_vadd_vv_i64m4_mu
#define vadd_vx_i64m4_tamu __riscv_vadd_vx_i64m4_mu
#define vadd_vv_i64m8_tamu __riscv_vadd_vv_i64m8_mu
#define vadd_vx_i64m8_tamu __riscv_vadd_vx_i64m8_mu
#define vsub_vv_i8mf8_tamu __riscv_vsub_vv_i8mf8_mu
#define vsub_vx_i8mf8_tamu __riscv_vsub_vx_i8mf8_mu
#define vsub_vv_i8mf4_tamu __riscv_vsub_vv_i8mf4_mu
#define vsub_vx_i8mf4_tamu __riscv_vsub_vx_i8mf4_mu
#define vsub_vv_i8mf2_tamu __riscv_vsub_vv_i8mf2_mu
#define vsub_vx_i8mf2_tamu __riscv_vsub_vx_i8mf2_mu
#define vsub_vv_i8m1_tamu __riscv_vsub_vv_i8m1_mu
#define vsub_vx_i8m1_tamu __riscv_vsub_vx_i8m1_mu
#define vsub_vv_i8m2_tamu __riscv_vsub_vv_i8m2_mu
#define vsub_vx_i8m2_tamu __riscv_vsub_vx_i8m2_mu
#define vsub_vv_i8m4_tamu __riscv_vsub_vv_i8m4_mu
#define vsub_vx_i8m4_tamu __riscv_vsub_vx_i8m4_mu
#define vsub_vv_i8m8_tamu __riscv_vsub_vv_i8m8_mu
#define vsub_vx_i8m8_tamu __riscv_vsub_vx_i8m8_mu
#define vsub_vv_i16mf4_tamu __riscv_vsub_vv_i16mf4_mu
#define vsub_vx_i16mf4_tamu __riscv_vsub_vx_i16mf4_mu
#define vsub_vv_i16mf2_tamu __riscv_vsub_vv_i16mf2_mu
#define vsub_vx_i16mf2_tamu __riscv_vsub_vx_i16mf2_mu
#define vsub_vv_i16m1_tamu __riscv_vsub_vv_i16m1_mu
#define vsub_vx_i16m1_tamu __riscv_vsub_vx_i16m1_mu
#define vsub_vv_i16m2_tamu __riscv_vsub_vv_i16m2_mu
#define vsub_vx_i16m2_tamu __riscv_vsub_vx_i16m2_mu
#define vsub_vv_i16m4_tamu __riscv_vsub_vv_i16m4_mu
#define vsub_vx_i16m4_tamu __riscv_vsub_vx_i16m4_mu
#define vsub_vv_i16m8_tamu __riscv_vsub_vv_i16m8_mu
#define vsub_vx_i16m8_tamu __riscv_vsub_vx_i16m8_mu
#define vsub_vv_i32mf2_tamu __riscv_vsub_vv_i32mf2_mu
#define vsub_vx_i32mf2_tamu __riscv_vsub_vx_i32mf2_mu
#define vsub_vv_i32m1_tamu __riscv_vsub_vv_i32m1_mu
#define vsub_vx_i32m1_tamu __riscv_vsub_vx_i32m1_mu
#define vsub_vv_i32m2_tamu __riscv_vsub_vv_i32m2_mu
#define vsub_vx_i32m2_tamu __riscv_vsub_vx_i32m2_mu
#define vsub_vv_i32m4_tamu __riscv_vsub_vv_i32m4_mu
#define vsub_vx_i32m4_tamu __riscv_vsub_vx_i32m4_mu
#define vsub_vv_i32m8_tamu __riscv_vsub_vv_i32m8_mu
#define vsub_vx_i32m8_tamu __riscv_vsub_vx_i32m8_mu
#define vsub_vv_i64m1_tamu __riscv_vsub_vv_i64m1_mu
#define vsub_vx_i64m1_tamu __riscv_vsub_vx_i64m1_mu
#define vsub_vv_i64m2_tamu __riscv_vsub_vv_i64m2_mu
#define vsub_vx_i64m2_tamu __riscv_vsub_vx_i64m2_mu
#define vsub_vv_i64m4_tamu __riscv_vsub_vv_i64m4_mu
#define vsub_vx_i64m4_tamu __riscv_vsub_vx_i64m4_mu
#define vsub_vv_i64m8_tamu __riscv_vsub_vv_i64m8_mu
#define vsub_vx_i64m8_tamu __riscv_vsub_vx_i64m8_mu
#define vrsub_vx_i8mf8_tamu __riscv_vrsub_vx_i8mf8_mu
#define vrsub_vx_i8mf4_tamu __riscv_vrsub_vx_i8mf4_mu
#define vrsub_vx_i8mf2_tamu __riscv_vrsub_vx_i8mf2_mu
#define vrsub_vx_i8m1_tamu __riscv_vrsub_vx_i8m1_mu
#define vrsub_vx_i8m2_tamu __riscv_vrsub_vx_i8m2_mu
#define vrsub_vx_i8m4_tamu __riscv_vrsub_vx_i8m4_mu
#define vrsub_vx_i8m8_tamu __riscv_vrsub_vx_i8m8_mu
#define vrsub_vx_i16mf4_tamu __riscv_vrsub_vx_i16mf4_mu
#define vrsub_vx_i16mf2_tamu __riscv_vrsub_vx_i16mf2_mu
#define vrsub_vx_i16m1_tamu __riscv_vrsub_vx_i16m1_mu
#define vrsub_vx_i16m2_tamu __riscv_vrsub_vx_i16m2_mu
#define vrsub_vx_i16m4_tamu __riscv_vrsub_vx_i16m4_mu
#define vrsub_vx_i16m8_tamu __riscv_vrsub_vx_i16m8_mu
#define vrsub_vx_i32mf2_tamu __riscv_vrsub_vx_i32mf2_mu
#define vrsub_vx_i32m1_tamu __riscv_vrsub_vx_i32m1_mu
#define vrsub_vx_i32m2_tamu __riscv_vrsub_vx_i32m2_mu
#define vrsub_vx_i32m4_tamu __riscv_vrsub_vx_i32m4_mu
#define vrsub_vx_i32m8_tamu __riscv_vrsub_vx_i32m8_mu
#define vrsub_vx_i64m1_tamu __riscv_vrsub_vx_i64m1_mu
#define vrsub_vx_i64m2_tamu __riscv_vrsub_vx_i64m2_mu
#define vrsub_vx_i64m4_tamu __riscv_vrsub_vx_i64m4_mu
#define vrsub_vx_i64m8_tamu __riscv_vrsub_vx_i64m8_mu
#define vneg_v_i8mf8_tamu __riscv_vneg_v_i8mf8_mu
#define vneg_v_i8mf4_tamu __riscv_vneg_v_i8mf4_mu
#define vneg_v_i8mf2_tamu __riscv_vneg_v_i8mf2_mu
#define vneg_v_i8m1_tamu __riscv_vneg_v_i8m1_mu
#define vneg_v_i8m2_tamu __riscv_vneg_v_i8m2_mu
#define vneg_v_i8m4_tamu __riscv_vneg_v_i8m4_mu
#define vneg_v_i8m8_tamu __riscv_vneg_v_i8m8_mu
#define vneg_v_i16mf4_tamu __riscv_vneg_v_i16mf4_mu
#define vneg_v_i16mf2_tamu __riscv_vneg_v_i16mf2_mu
#define vneg_v_i16m1_tamu __riscv_vneg_v_i16m1_mu
#define vneg_v_i16m2_tamu __riscv_vneg_v_i16m2_mu
#define vneg_v_i16m4_tamu __riscv_vneg_v_i16m4_mu
#define vneg_v_i16m8_tamu __riscv_vneg_v_i16m8_mu
#define vneg_v_i32mf2_tamu __riscv_vneg_v_i32mf2_mu
#define vneg_v_i32m1_tamu __riscv_vneg_v_i32m1_mu
#define vneg_v_i32m2_tamu __riscv_vneg_v_i32m2_mu
#define vneg_v_i32m4_tamu __riscv_vneg_v_i32m4_mu
#define vneg_v_i32m8_tamu __riscv_vneg_v_i32m8_mu
#define vneg_v_i64m1_tamu __riscv_vneg_v_i64m1_mu
#define vneg_v_i64m2_tamu __riscv_vneg_v_i64m2_mu
#define vneg_v_i64m4_tamu __riscv_vneg_v_i64m4_mu
#define vneg_v_i64m8_tamu __riscv_vneg_v_i64m8_mu
#define vadd_vv_u8mf8_tamu __riscv_vadd_vv_u8mf8_mu
#define vadd_vx_u8mf8_tamu __riscv_vadd_vx_u8mf8_mu
#define vadd_vv_u8mf4_tamu __riscv_vadd_vv_u8mf4_mu
#define vadd_vx_u8mf4_tamu __riscv_vadd_vx_u8mf4_mu
#define vadd_vv_u8mf2_tamu __riscv_vadd_vv_u8mf2_mu
#define vadd_vx_u8mf2_tamu __riscv_vadd_vx_u8mf2_mu
#define vadd_vv_u8m1_tamu __riscv_vadd_vv_u8m1_mu
#define vadd_vx_u8m1_tamu __riscv_vadd_vx_u8m1_mu
#define vadd_vv_u8m2_tamu __riscv_vadd_vv_u8m2_mu
#define vadd_vx_u8m2_tamu __riscv_vadd_vx_u8m2_mu
#define vadd_vv_u8m4_tamu __riscv_vadd_vv_u8m4_mu
#define vadd_vx_u8m4_tamu __riscv_vadd_vx_u8m4_mu
#define vadd_vv_u8m8_tamu __riscv_vadd_vv_u8m8_mu
#define vadd_vx_u8m8_tamu __riscv_vadd_vx_u8m8_mu
#define vadd_vv_u16mf4_tamu __riscv_vadd_vv_u16mf4_mu
#define vadd_vx_u16mf4_tamu __riscv_vadd_vx_u16mf4_mu
#define vadd_vv_u16mf2_tamu __riscv_vadd_vv_u16mf2_mu
#define vadd_vx_u16mf2_tamu __riscv_vadd_vx_u16mf2_mu
#define vadd_vv_u16m1_tamu __riscv_vadd_vv_u16m1_mu
#define vadd_vx_u16m1_tamu __riscv_vadd_vx_u16m1_mu
#define vadd_vv_u16m2_tamu __riscv_vadd_vv_u16m2_mu
#define vadd_vx_u16m2_tamu __riscv_vadd_vx_u16m2_mu
#define vadd_vv_u16m4_tamu __riscv_vadd_vv_u16m4_mu
#define vadd_vx_u16m4_tamu __riscv_vadd_vx_u16m4_mu
#define vadd_vv_u16m8_tamu __riscv_vadd_vv_u16m8_mu
#define vadd_vx_u16m8_tamu __riscv_vadd_vx_u16m8_mu
#define vadd_vv_u32mf2_tamu __riscv_vadd_vv_u32mf2_mu
#define vadd_vx_u32mf2_tamu __riscv_vadd_vx_u32mf2_mu
#define vadd_vv_u32m1_tamu __riscv_vadd_vv_u32m1_mu
#define vadd_vx_u32m1_tamu __riscv_vadd_vx_u32m1_mu
#define vadd_vv_u32m2_tamu __riscv_vadd_vv_u32m2_mu
#define vadd_vx_u32m2_tamu __riscv_vadd_vx_u32m2_mu
#define vadd_vv_u32m4_tamu __riscv_vadd_vv_u32m4_mu
#define vadd_vx_u32m4_tamu __riscv_vadd_vx_u32m4_mu
#define vadd_vv_u32m8_tamu __riscv_vadd_vv_u32m8_mu
#define vadd_vx_u32m8_tamu __riscv_vadd_vx_u32m8_mu
#define vadd_vv_u64m1_tamu __riscv_vadd_vv_u64m1_mu
#define vadd_vx_u64m1_tamu __riscv_vadd_vx_u64m1_mu
#define vadd_vv_u64m2_tamu __riscv_vadd_vv_u64m2_mu
#define vadd_vx_u64m2_tamu __riscv_vadd_vx_u64m2_mu
#define vadd_vv_u64m4_tamu __riscv_vadd_vv_u64m4_mu
#define vadd_vx_u64m4_tamu __riscv_vadd_vx_u64m4_mu
#define vadd_vv_u64m8_tamu __riscv_vadd_vv_u64m8_mu
#define vadd_vx_u64m8_tamu __riscv_vadd_vx_u64m8_mu
#define vsub_vv_u8mf8_tamu __riscv_vsub_vv_u8mf8_mu
#define vsub_vx_u8mf8_tamu __riscv_vsub_vx_u8mf8_mu
#define vsub_vv_u8mf4_tamu __riscv_vsub_vv_u8mf4_mu
#define vsub_vx_u8mf4_tamu __riscv_vsub_vx_u8mf4_mu
#define vsub_vv_u8mf2_tamu __riscv_vsub_vv_u8mf2_mu
#define vsub_vx_u8mf2_tamu __riscv_vsub_vx_u8mf2_mu
#define vsub_vv_u8m1_tamu __riscv_vsub_vv_u8m1_mu
#define vsub_vx_u8m1_tamu __riscv_vsub_vx_u8m1_mu
#define vsub_vv_u8m2_tamu __riscv_vsub_vv_u8m2_mu
#define vsub_vx_u8m2_tamu __riscv_vsub_vx_u8m2_mu
#define vsub_vv_u8m4_tamu __riscv_vsub_vv_u8m4_mu
#define vsub_vx_u8m4_tamu __riscv_vsub_vx_u8m4_mu
#define vsub_vv_u8m8_tamu __riscv_vsub_vv_u8m8_mu
#define vsub_vx_u8m8_tamu __riscv_vsub_vx_u8m8_mu
#define vsub_vv_u16mf4_tamu __riscv_vsub_vv_u16mf4_mu
#define vsub_vx_u16mf4_tamu __riscv_vsub_vx_u16mf4_mu
#define vsub_vv_u16mf2_tamu __riscv_vsub_vv_u16mf2_mu
#define vsub_vx_u16mf2_tamu __riscv_vsub_vx_u16mf2_mu
#define vsub_vv_u16m1_tamu __riscv_vsub_vv_u16m1_mu
#define vsub_vx_u16m1_tamu __riscv_vsub_vx_u16m1_mu
#define vsub_vv_u16m2_tamu __riscv_vsub_vv_u16m2_mu
#define vsub_vx_u16m2_tamu __riscv_vsub_vx_u16m2_mu
#define vsub_vv_u16m4_tamu __riscv_vsub_vv_u16m4_mu
#define vsub_vx_u16m4_tamu __riscv_vsub_vx_u16m4_mu
#define vsub_vv_u16m8_tamu __riscv_vsub_vv_u16m8_mu
#define vsub_vx_u16m8_tamu __riscv_vsub_vx_u16m8_mu
#define vsub_vv_u32mf2_tamu __riscv_vsub_vv_u32mf2_mu
#define vsub_vx_u32mf2_tamu __riscv_vsub_vx_u32mf2_mu
#define vsub_vv_u32m1_tamu __riscv_vsub_vv_u32m1_mu
#define vsub_vx_u32m1_tamu __riscv_vsub_vx_u32m1_mu
#define vsub_vv_u32m2_tamu __riscv_vsub_vv_u32m2_mu
#define vsub_vx_u32m2_tamu __riscv_vsub_vx_u32m2_mu
#define vsub_vv_u32m4_tamu __riscv_vsub_vv_u32m4_mu
#define vsub_vx_u32m4_tamu __riscv_vsub_vx_u32m4_mu
#define vsub_vv_u32m8_tamu __riscv_vsub_vv_u32m8_mu
#define vsub_vx_u32m8_tamu __riscv_vsub_vx_u32m8_mu
#define vsub_vv_u64m1_tamu __riscv_vsub_vv_u64m1_mu
#define vsub_vx_u64m1_tamu __riscv_vsub_vx_u64m1_mu
#define vsub_vv_u64m2_tamu __riscv_vsub_vv_u64m2_mu
#define vsub_vx_u64m2_tamu __riscv_vsub_vx_u64m2_mu
#define vsub_vv_u64m4_tamu __riscv_vsub_vv_u64m4_mu
#define vsub_vx_u64m4_tamu __riscv_vsub_vx_u64m4_mu
#define vsub_vv_u64m8_tamu __riscv_vsub_vv_u64m8_mu
#define vsub_vx_u64m8_tamu __riscv_vsub_vx_u64m8_mu
#define vrsub_vx_u8mf8_tamu __riscv_vrsub_vx_u8mf8_mu
#define vrsub_vx_u8mf4_tamu __riscv_vrsub_vx_u8mf4_mu
#define vrsub_vx_u8mf2_tamu __riscv_vrsub_vx_u8mf2_mu
#define vrsub_vx_u8m1_tamu __riscv_vrsub_vx_u8m1_mu
#define vrsub_vx_u8m2_tamu __riscv_vrsub_vx_u8m2_mu
#define vrsub_vx_u8m4_tamu __riscv_vrsub_vx_u8m4_mu
#define vrsub_vx_u8m8_tamu __riscv_vrsub_vx_u8m8_mu
#define vrsub_vx_u16mf4_tamu __riscv_vrsub_vx_u16mf4_mu
#define vrsub_vx_u16mf2_tamu __riscv_vrsub_vx_u16mf2_mu
#define vrsub_vx_u16m1_tamu __riscv_vrsub_vx_u16m1_mu
#define vrsub_vx_u16m2_tamu __riscv_vrsub_vx_u16m2_mu
#define vrsub_vx_u16m4_tamu __riscv_vrsub_vx_u16m4_mu
#define vrsub_vx_u16m8_tamu __riscv_vrsub_vx_u16m8_mu
#define vrsub_vx_u32mf2_tamu __riscv_vrsub_vx_u32mf2_mu
#define vrsub_vx_u32m1_tamu __riscv_vrsub_vx_u32m1_mu
#define vrsub_vx_u32m2_tamu __riscv_vrsub_vx_u32m2_mu
#define vrsub_vx_u32m4_tamu __riscv_vrsub_vx_u32m4_mu
#define vrsub_vx_u32m8_tamu __riscv_vrsub_vx_u32m8_mu
#define vrsub_vx_u64m1_tamu __riscv_vrsub_vx_u64m1_mu
#define vrsub_vx_u64m2_tamu __riscv_vrsub_vx_u64m2_mu
#define vrsub_vx_u64m4_tamu __riscv_vrsub_vx_u64m4_mu
#define vrsub_vx_u64m8_tamu __riscv_vrsub_vx_u64m8_mu
#define vwadd_vv_i16mf4_tu __riscv_vwadd_vv_i16mf4_tu
#define vwadd_vx_i16mf4_tu __riscv_vwadd_vx_i16mf4_tu
#define vwadd_wv_i16mf4_tu __riscv_vwadd_wv_i16mf4_tu
#define vwadd_wx_i16mf4_tu __riscv_vwadd_wx_i16mf4_tu
#define vwadd_vv_i16mf2_tu __riscv_vwadd_vv_i16mf2_tu
#define vwadd_vx_i16mf2_tu __riscv_vwadd_vx_i16mf2_tu
#define vwadd_wv_i16mf2_tu __riscv_vwadd_wv_i16mf2_tu
#define vwadd_wx_i16mf2_tu __riscv_vwadd_wx_i16mf2_tu
#define vwadd_vv_i16m1_tu __riscv_vwadd_vv_i16m1_tu
#define vwadd_vx_i16m1_tu __riscv_vwadd_vx_i16m1_tu
#define vwadd_wv_i16m1_tu __riscv_vwadd_wv_i16m1_tu
#define vwadd_wx_i16m1_tu __riscv_vwadd_wx_i16m1_tu
#define vwadd_vv_i16m2_tu __riscv_vwadd_vv_i16m2_tu
#define vwadd_vx_i16m2_tu __riscv_vwadd_vx_i16m2_tu
#define vwadd_wv_i16m2_tu __riscv_vwadd_wv_i16m2_tu
#define vwadd_wx_i16m2_tu __riscv_vwadd_wx_i16m2_tu
#define vwadd_vv_i16m4_tu __riscv_vwadd_vv_i16m4_tu
#define vwadd_vx_i16m4_tu __riscv_vwadd_vx_i16m4_tu
#define vwadd_wv_i16m4_tu __riscv_vwadd_wv_i16m4_tu
#define vwadd_wx_i16m4_tu __riscv_vwadd_wx_i16m4_tu
#define vwadd_vv_i16m8_tu __riscv_vwadd_vv_i16m8_tu
#define vwadd_vx_i16m8_tu __riscv_vwadd_vx_i16m8_tu
#define vwadd_wv_i16m8_tu __riscv_vwadd_wv_i16m8_tu
#define vwadd_wx_i16m8_tu __riscv_vwadd_wx_i16m8_tu
#define vwadd_vv_i32mf2_tu __riscv_vwadd_vv_i32mf2_tu
#define vwadd_vx_i32mf2_tu __riscv_vwadd_vx_i32mf2_tu
#define vwadd_wv_i32mf2_tu __riscv_vwadd_wv_i32mf2_tu
#define vwadd_wx_i32mf2_tu __riscv_vwadd_wx_i32mf2_tu
#define vwadd_vv_i32m1_tu __riscv_vwadd_vv_i32m1_tu
#define vwadd_vx_i32m1_tu __riscv_vwadd_vx_i32m1_tu
#define vwadd_wv_i32m1_tu __riscv_vwadd_wv_i32m1_tu
#define vwadd_wx_i32m1_tu __riscv_vwadd_wx_i32m1_tu
#define vwadd_vv_i32m2_tu __riscv_vwadd_vv_i32m2_tu
#define vwadd_vx_i32m2_tu __riscv_vwadd_vx_i32m2_tu
#define vwadd_wv_i32m2_tu __riscv_vwadd_wv_i32m2_tu
#define vwadd_wx_i32m2_tu __riscv_vwadd_wx_i32m2_tu
#define vwadd_vv_i32m4_tu __riscv_vwadd_vv_i32m4_tu
#define vwadd_vx_i32m4_tu __riscv_vwadd_vx_i32m4_tu
#define vwadd_wv_i32m4_tu __riscv_vwadd_wv_i32m4_tu
#define vwadd_wx_i32m4_tu __riscv_vwadd_wx_i32m4_tu
#define vwadd_vv_i32m8_tu __riscv_vwadd_vv_i32m8_tu
#define vwadd_vx_i32m8_tu __riscv_vwadd_vx_i32m8_tu
#define vwadd_wv_i32m8_tu __riscv_vwadd_wv_i32m8_tu
#define vwadd_wx_i32m8_tu __riscv_vwadd_wx_i32m8_tu
#define vwadd_vv_i64m1_tu __riscv_vwadd_vv_i64m1_tu
#define vwadd_vx_i64m1_tu __riscv_vwadd_vx_i64m1_tu
#define vwadd_wv_i64m1_tu __riscv_vwadd_wv_i64m1_tu
#define vwadd_wx_i64m1_tu __riscv_vwadd_wx_i64m1_tu
#define vwadd_vv_i64m2_tu __riscv_vwadd_vv_i64m2_tu
#define vwadd_vx_i64m2_tu __riscv_vwadd_vx_i64m2_tu
#define vwadd_wv_i64m2_tu __riscv_vwadd_wv_i64m2_tu
#define vwadd_wx_i64m2_tu __riscv_vwadd_wx_i64m2_tu
#define vwadd_vv_i64m4_tu __riscv_vwadd_vv_i64m4_tu
#define vwadd_vx_i64m4_tu __riscv_vwadd_vx_i64m4_tu
#define vwadd_wv_i64m4_tu __riscv_vwadd_wv_i64m4_tu
#define vwadd_wx_i64m4_tu __riscv_vwadd_wx_i64m4_tu
#define vwadd_vv_i64m8_tu __riscv_vwadd_vv_i64m8_tu
#define vwadd_vx_i64m8_tu __riscv_vwadd_vx_i64m8_tu
#define vwadd_wv_i64m8_tu __riscv_vwadd_wv_i64m8_tu
#define vwadd_wx_i64m8_tu __riscv_vwadd_wx_i64m8_tu
#define vwsub_vv_i16mf4_tu __riscv_vwsub_vv_i16mf4_tu
#define vwsub_vx_i16mf4_tu __riscv_vwsub_vx_i16mf4_tu
#define vwsub_wv_i16mf4_tu __riscv_vwsub_wv_i16mf4_tu
#define vwsub_wx_i16mf4_tu __riscv_vwsub_wx_i16mf4_tu
#define vwsub_vv_i16mf2_tu __riscv_vwsub_vv_i16mf2_tu
#define vwsub_vx_i16mf2_tu __riscv_vwsub_vx_i16mf2_tu
#define vwsub_wv_i16mf2_tu __riscv_vwsub_wv_i16mf2_tu
#define vwsub_wx_i16mf2_tu __riscv_vwsub_wx_i16mf2_tu
#define vwsub_vv_i16m1_tu __riscv_vwsub_vv_i16m1_tu
#define vwsub_vx_i16m1_tu __riscv_vwsub_vx_i16m1_tu
#define vwsub_wv_i16m1_tu __riscv_vwsub_wv_i16m1_tu
#define vwsub_wx_i16m1_tu __riscv_vwsub_wx_i16m1_tu
#define vwsub_vv_i16m2_tu __riscv_vwsub_vv_i16m2_tu
#define vwsub_vx_i16m2_tu __riscv_vwsub_vx_i16m2_tu
#define vwsub_wv_i16m2_tu __riscv_vwsub_wv_i16m2_tu
#define vwsub_wx_i16m2_tu __riscv_vwsub_wx_i16m2_tu
#define vwsub_vv_i16m4_tu __riscv_vwsub_vv_i16m4_tu
#define vwsub_vx_i16m4_tu __riscv_vwsub_vx_i16m4_tu
#define vwsub_wv_i16m4_tu __riscv_vwsub_wv_i16m4_tu
#define vwsub_wx_i16m4_tu __riscv_vwsub_wx_i16m4_tu
#define vwsub_vv_i16m8_tu __riscv_vwsub_vv_i16m8_tu
#define vwsub_vx_i16m8_tu __riscv_vwsub_vx_i16m8_tu
#define vwsub_wv_i16m8_tu __riscv_vwsub_wv_i16m8_tu
#define vwsub_wx_i16m8_tu __riscv_vwsub_wx_i16m8_tu
#define vwsub_vv_i32mf2_tu __riscv_vwsub_vv_i32mf2_tu
#define vwsub_vx_i32mf2_tu __riscv_vwsub_vx_i32mf2_tu
#define vwsub_wv_i32mf2_tu __riscv_vwsub_wv_i32mf2_tu
#define vwsub_wx_i32mf2_tu __riscv_vwsub_wx_i32mf2_tu
#define vwsub_vv_i32m1_tu __riscv_vwsub_vv_i32m1_tu
#define vwsub_vx_i32m1_tu __riscv_vwsub_vx_i32m1_tu
#define vwsub_wv_i32m1_tu __riscv_vwsub_wv_i32m1_tu
#define vwsub_wx_i32m1_tu __riscv_vwsub_wx_i32m1_tu
#define vwsub_vv_i32m2_tu __riscv_vwsub_vv_i32m2_tu
#define vwsub_vx_i32m2_tu __riscv_vwsub_vx_i32m2_tu
#define vwsub_wv_i32m2_tu __riscv_vwsub_wv_i32m2_tu
#define vwsub_wx_i32m2_tu __riscv_vwsub_wx_i32m2_tu
#define vwsub_vv_i32m4_tu __riscv_vwsub_vv_i32m4_tu
#define vwsub_vx_i32m4_tu __riscv_vwsub_vx_i32m4_tu
#define vwsub_wv_i32m4_tu __riscv_vwsub_wv_i32m4_tu
#define vwsub_wx_i32m4_tu __riscv_vwsub_wx_i32m4_tu
#define vwsub_vv_i32m8_tu __riscv_vwsub_vv_i32m8_tu
#define vwsub_vx_i32m8_tu __riscv_vwsub_vx_i32m8_tu
#define vwsub_wv_i32m8_tu __riscv_vwsub_wv_i32m8_tu
#define vwsub_wx_i32m8_tu __riscv_vwsub_wx_i32m8_tu
#define vwsub_vv_i64m1_tu __riscv_vwsub_vv_i64m1_tu
#define vwsub_vx_i64m1_tu __riscv_vwsub_vx_i64m1_tu
#define vwsub_wv_i64m1_tu __riscv_vwsub_wv_i64m1_tu
#define vwsub_wx_i64m1_tu __riscv_vwsub_wx_i64m1_tu
#define vwsub_vv_i64m2_tu __riscv_vwsub_vv_i64m2_tu
#define vwsub_vx_i64m2_tu __riscv_vwsub_vx_i64m2_tu
#define vwsub_wv_i64m2_tu __riscv_vwsub_wv_i64m2_tu
#define vwsub_wx_i64m2_tu __riscv_vwsub_wx_i64m2_tu
#define vwsub_vv_i64m4_tu __riscv_vwsub_vv_i64m4_tu
#define vwsub_vx_i64m4_tu __riscv_vwsub_vx_i64m4_tu
#define vwsub_wv_i64m4_tu __riscv_vwsub_wv_i64m4_tu
#define vwsub_wx_i64m4_tu __riscv_vwsub_wx_i64m4_tu
#define vwsub_vv_i64m8_tu __riscv_vwsub_vv_i64m8_tu
#define vwsub_vx_i64m8_tu __riscv_vwsub_vx_i64m8_tu
#define vwsub_wv_i64m8_tu __riscv_vwsub_wv_i64m8_tu
#define vwsub_wx_i64m8_tu __riscv_vwsub_wx_i64m8_tu
#define vwaddu_vv_u16mf4_tu __riscv_vwaddu_vv_u16mf4_tu
#define vwaddu_vx_u16mf4_tu __riscv_vwaddu_vx_u16mf4_tu
#define vwaddu_wv_u16mf4_tu __riscv_vwaddu_wv_u16mf4_tu
#define vwaddu_wx_u16mf4_tu __riscv_vwaddu_wx_u16mf4_tu
#define vwaddu_vv_u16mf2_tu __riscv_vwaddu_vv_u16mf2_tu
#define vwaddu_vx_u16mf2_tu __riscv_vwaddu_vx_u16mf2_tu
#define vwaddu_wv_u16mf2_tu __riscv_vwaddu_wv_u16mf2_tu
#define vwaddu_wx_u16mf2_tu __riscv_vwaddu_wx_u16mf2_tu
#define vwaddu_vv_u16m1_tu __riscv_vwaddu_vv_u16m1_tu
#define vwaddu_vx_u16m1_tu __riscv_vwaddu_vx_u16m1_tu
#define vwaddu_wv_u16m1_tu __riscv_vwaddu_wv_u16m1_tu
#define vwaddu_wx_u16m1_tu __riscv_vwaddu_wx_u16m1_tu
#define vwaddu_vv_u16m2_tu __riscv_vwaddu_vv_u16m2_tu
#define vwaddu_vx_u16m2_tu __riscv_vwaddu_vx_u16m2_tu
#define vwaddu_wv_u16m2_tu __riscv_vwaddu_wv_u16m2_tu
#define vwaddu_wx_u16m2_tu __riscv_vwaddu_wx_u16m2_tu
#define vwaddu_vv_u16m4_tu __riscv_vwaddu_vv_u16m4_tu
#define vwaddu_vx_u16m4_tu __riscv_vwaddu_vx_u16m4_tu
#define vwaddu_wv_u16m4_tu __riscv_vwaddu_wv_u16m4_tu
#define vwaddu_wx_u16m4_tu __riscv_vwaddu_wx_u16m4_tu
#define vwaddu_vv_u16m8_tu __riscv_vwaddu_vv_u16m8_tu
#define vwaddu_vx_u16m8_tu __riscv_vwaddu_vx_u16m8_tu
#define vwaddu_wv_u16m8_tu __riscv_vwaddu_wv_u16m8_tu
#define vwaddu_wx_u16m8_tu __riscv_vwaddu_wx_u16m8_tu
#define vwaddu_vv_u32mf2_tu __riscv_vwaddu_vv_u32mf2_tu
#define vwaddu_vx_u32mf2_tu __riscv_vwaddu_vx_u32mf2_tu
#define vwaddu_wv_u32mf2_tu __riscv_vwaddu_wv_u32mf2_tu
#define vwaddu_wx_u32mf2_tu __riscv_vwaddu_wx_u32mf2_tu
#define vwaddu_vv_u32m1_tu __riscv_vwaddu_vv_u32m1_tu
#define vwaddu_vx_u32m1_tu __riscv_vwaddu_vx_u32m1_tu
#define vwaddu_wv_u32m1_tu __riscv_vwaddu_wv_u32m1_tu
#define vwaddu_wx_u32m1_tu __riscv_vwaddu_wx_u32m1_tu
#define vwaddu_vv_u32m2_tu __riscv_vwaddu_vv_u32m2_tu
#define vwaddu_vx_u32m2_tu __riscv_vwaddu_vx_u32m2_tu
#define vwaddu_wv_u32m2_tu __riscv_vwaddu_wv_u32m2_tu
#define vwaddu_wx_u32m2_tu __riscv_vwaddu_wx_u32m2_tu
#define vwaddu_vv_u32m4_tu __riscv_vwaddu_vv_u32m4_tu
#define vwaddu_vx_u32m4_tu __riscv_vwaddu_vx_u32m4_tu
#define vwaddu_wv_u32m4_tu __riscv_vwaddu_wv_u32m4_tu
#define vwaddu_wx_u32m4_tu __riscv_vwaddu_wx_u32m4_tu
#define vwaddu_vv_u32m8_tu __riscv_vwaddu_vv_u32m8_tu
#define vwaddu_vx_u32m8_tu __riscv_vwaddu_vx_u32m8_tu
#define vwaddu_wv_u32m8_tu __riscv_vwaddu_wv_u32m8_tu
#define vwaddu_wx_u32m8_tu __riscv_vwaddu_wx_u32m8_tu
#define vwaddu_vv_u64m1_tu __riscv_vwaddu_vv_u64m1_tu
#define vwaddu_vx_u64m1_tu __riscv_vwaddu_vx_u64m1_tu
#define vwaddu_wv_u64m1_tu __riscv_vwaddu_wv_u64m1_tu
#define vwaddu_wx_u64m1_tu __riscv_vwaddu_wx_u64m1_tu
#define vwaddu_vv_u64m2_tu __riscv_vwaddu_vv_u64m2_tu
#define vwaddu_vx_u64m2_tu __riscv_vwaddu_vx_u64m2_tu
#define vwaddu_wv_u64m2_tu __riscv_vwaddu_wv_u64m2_tu
#define vwaddu_wx_u64m2_tu __riscv_vwaddu_wx_u64m2_tu
#define vwaddu_vv_u64m4_tu __riscv_vwaddu_vv_u64m4_tu
#define vwaddu_vx_u64m4_tu __riscv_vwaddu_vx_u64m4_tu
#define vwaddu_wv_u64m4_tu __riscv_vwaddu_wv_u64m4_tu
#define vwaddu_wx_u64m4_tu __riscv_vwaddu_wx_u64m4_tu
#define vwaddu_vv_u64m8_tu __riscv_vwaddu_vv_u64m8_tu
#define vwaddu_vx_u64m8_tu __riscv_vwaddu_vx_u64m8_tu
#define vwaddu_wv_u64m8_tu __riscv_vwaddu_wv_u64m8_tu
#define vwaddu_wx_u64m8_tu __riscv_vwaddu_wx_u64m8_tu
#define vwsubu_vv_u16mf4_tu __riscv_vwsubu_vv_u16mf4_tu
#define vwsubu_vx_u16mf4_tu __riscv_vwsubu_vx_u16mf4_tu
#define vwsubu_wv_u16mf4_tu __riscv_vwsubu_wv_u16mf4_tu
#define vwsubu_wx_u16mf4_tu __riscv_vwsubu_wx_u16mf4_tu
#define vwsubu_vv_u16mf2_tu __riscv_vwsubu_vv_u16mf2_tu
#define vwsubu_vx_u16mf2_tu __riscv_vwsubu_vx_u16mf2_tu
#define vwsubu_wv_u16mf2_tu __riscv_vwsubu_wv_u16mf2_tu
#define vwsubu_wx_u16mf2_tu __riscv_vwsubu_wx_u16mf2_tu
#define vwsubu_vv_u16m1_tu __riscv_vwsubu_vv_u16m1_tu
#define vwsubu_vx_u16m1_tu __riscv_vwsubu_vx_u16m1_tu
#define vwsubu_wv_u16m1_tu __riscv_vwsubu_wv_u16m1_tu
#define vwsubu_wx_u16m1_tu __riscv_vwsubu_wx_u16m1_tu
#define vwsubu_vv_u16m2_tu __riscv_vwsubu_vv_u16m2_tu
#define vwsubu_vx_u16m2_tu __riscv_vwsubu_vx_u16m2_tu
#define vwsubu_wv_u16m2_tu __riscv_vwsubu_wv_u16m2_tu
#define vwsubu_wx_u16m2_tu __riscv_vwsubu_wx_u16m2_tu
#define vwsubu_vv_u16m4_tu __riscv_vwsubu_vv_u16m4_tu
#define vwsubu_vx_u16m4_tu __riscv_vwsubu_vx_u16m4_tu
#define vwsubu_wv_u16m4_tu __riscv_vwsubu_wv_u16m4_tu
#define vwsubu_wx_u16m4_tu __riscv_vwsubu_wx_u16m4_tu
#define vwsubu_vv_u16m8_tu __riscv_vwsubu_vv_u16m8_tu
#define vwsubu_vx_u16m8_tu __riscv_vwsubu_vx_u16m8_tu
#define vwsubu_wv_u16m8_tu __riscv_vwsubu_wv_u16m8_tu
#define vwsubu_wx_u16m8_tu __riscv_vwsubu_wx_u16m8_tu
#define vwsubu_vv_u32mf2_tu __riscv_vwsubu_vv_u32mf2_tu
#define vwsubu_vx_u32mf2_tu __riscv_vwsubu_vx_u32mf2_tu
#define vwsubu_wv_u32mf2_tu __riscv_vwsubu_wv_u32mf2_tu
#define vwsubu_wx_u32mf2_tu __riscv_vwsubu_wx_u32mf2_tu
#define vwsubu_vv_u32m1_tu __riscv_vwsubu_vv_u32m1_tu
#define vwsubu_vx_u32m1_tu __riscv_vwsubu_vx_u32m1_tu
#define vwsubu_wv_u32m1_tu __riscv_vwsubu_wv_u32m1_tu
#define vwsubu_wx_u32m1_tu __riscv_vwsubu_wx_u32m1_tu
#define vwsubu_vv_u32m2_tu __riscv_vwsubu_vv_u32m2_tu
#define vwsubu_vx_u32m2_tu __riscv_vwsubu_vx_u32m2_tu
#define vwsubu_wv_u32m2_tu __riscv_vwsubu_wv_u32m2_tu
#define vwsubu_wx_u32m2_tu __riscv_vwsubu_wx_u32m2_tu
#define vwsubu_vv_u32m4_tu __riscv_vwsubu_vv_u32m4_tu
#define vwsubu_vx_u32m4_tu __riscv_vwsubu_vx_u32m4_tu
#define vwsubu_wv_u32m4_tu __riscv_vwsubu_wv_u32m4_tu
#define vwsubu_wx_u32m4_tu __riscv_vwsubu_wx_u32m4_tu
#define vwsubu_vv_u32m8_tu __riscv_vwsubu_vv_u32m8_tu
#define vwsubu_vx_u32m8_tu __riscv_vwsubu_vx_u32m8_tu
#define vwsubu_wv_u32m8_tu __riscv_vwsubu_wv_u32m8_tu
#define vwsubu_wx_u32m8_tu __riscv_vwsubu_wx_u32m8_tu
#define vwsubu_vv_u64m1_tu __riscv_vwsubu_vv_u64m1_tu
#define vwsubu_vx_u64m1_tu __riscv_vwsubu_vx_u64m1_tu
#define vwsubu_wv_u64m1_tu __riscv_vwsubu_wv_u64m1_tu
#define vwsubu_wx_u64m1_tu __riscv_vwsubu_wx_u64m1_tu
#define vwsubu_vv_u64m2_tu __riscv_vwsubu_vv_u64m2_tu
#define vwsubu_vx_u64m2_tu __riscv_vwsubu_vx_u64m2_tu
#define vwsubu_wv_u64m2_tu __riscv_vwsubu_wv_u64m2_tu
#define vwsubu_wx_u64m2_tu __riscv_vwsubu_wx_u64m2_tu
#define vwsubu_vv_u64m4_tu __riscv_vwsubu_vv_u64m4_tu
#define vwsubu_vx_u64m4_tu __riscv_vwsubu_vx_u64m4_tu
#define vwsubu_wv_u64m4_tu __riscv_vwsubu_wv_u64m4_tu
#define vwsubu_wx_u64m4_tu __riscv_vwsubu_wx_u64m4_tu
#define vwsubu_vv_u64m8_tu __riscv_vwsubu_vv_u64m8_tu
#define vwsubu_vx_u64m8_tu __riscv_vwsubu_vx_u64m8_tu
#define vwsubu_wv_u64m8_tu __riscv_vwsubu_wv_u64m8_tu
#define vwsubu_wx_u64m8_tu __riscv_vwsubu_wx_u64m8_tu
#define vwadd_vv_i16mf4_ta __riscv_vwadd_vv_i16mf4
#define vwadd_vx_i16mf4_ta __riscv_vwadd_vx_i16mf4
#define vwadd_wv_i16mf4_ta __riscv_vwadd_wv_i16mf4
#define vwadd_wx_i16mf4_ta __riscv_vwadd_wx_i16mf4
#define vwadd_vv_i16mf2_ta __riscv_vwadd_vv_i16mf2
#define vwadd_vx_i16mf2_ta __riscv_vwadd_vx_i16mf2
#define vwadd_wv_i16mf2_ta __riscv_vwadd_wv_i16mf2
#define vwadd_wx_i16mf2_ta __riscv_vwadd_wx_i16mf2
#define vwadd_vv_i16m1_ta __riscv_vwadd_vv_i16m1
#define vwadd_vx_i16m1_ta __riscv_vwadd_vx_i16m1
#define vwadd_wv_i16m1_ta __riscv_vwadd_wv_i16m1
#define vwadd_wx_i16m1_ta __riscv_vwadd_wx_i16m1
#define vwadd_vv_i16m2_ta __riscv_vwadd_vv_i16m2
#define vwadd_vx_i16m2_ta __riscv_vwadd_vx_i16m2
#define vwadd_wv_i16m2_ta __riscv_vwadd_wv_i16m2
#define vwadd_wx_i16m2_ta __riscv_vwadd_wx_i16m2
#define vwadd_vv_i16m4_ta __riscv_vwadd_vv_i16m4
#define vwadd_vx_i16m4_ta __riscv_vwadd_vx_i16m4
#define vwadd_wv_i16m4_ta __riscv_vwadd_wv_i16m4
#define vwadd_wx_i16m4_ta __riscv_vwadd_wx_i16m4
#define vwadd_vv_i16m8_ta __riscv_vwadd_vv_i16m8
#define vwadd_vx_i16m8_ta __riscv_vwadd_vx_i16m8
#define vwadd_wv_i16m8_ta __riscv_vwadd_wv_i16m8
#define vwadd_wx_i16m8_ta __riscv_vwadd_wx_i16m8
#define vwadd_vv_i32mf2_ta __riscv_vwadd_vv_i32mf2
#define vwadd_vx_i32mf2_ta __riscv_vwadd_vx_i32mf2
#define vwadd_wv_i32mf2_ta __riscv_vwadd_wv_i32mf2
#define vwadd_wx_i32mf2_ta __riscv_vwadd_wx_i32mf2
#define vwadd_vv_i32m1_ta __riscv_vwadd_vv_i32m1
#define vwadd_vx_i32m1_ta __riscv_vwadd_vx_i32m1
#define vwadd_wv_i32m1_ta __riscv_vwadd_wv_i32m1
#define vwadd_wx_i32m1_ta __riscv_vwadd_wx_i32m1
#define vwadd_vv_i32m2_ta __riscv_vwadd_vv_i32m2
#define vwadd_vx_i32m2_ta __riscv_vwadd_vx_i32m2
#define vwadd_wv_i32m2_ta __riscv_vwadd_wv_i32m2
#define vwadd_wx_i32m2_ta __riscv_vwadd_wx_i32m2
#define vwadd_vv_i32m4_ta __riscv_vwadd_vv_i32m4
#define vwadd_vx_i32m4_ta __riscv_vwadd_vx_i32m4
#define vwadd_wv_i32m4_ta __riscv_vwadd_wv_i32m4
#define vwadd_wx_i32m4_ta __riscv_vwadd_wx_i32m4
#define vwadd_vv_i32m8_ta __riscv_vwadd_vv_i32m8
#define vwadd_vx_i32m8_ta __riscv_vwadd_vx_i32m8
#define vwadd_wv_i32m8_ta __riscv_vwadd_wv_i32m8
#define vwadd_wx_i32m8_ta __riscv_vwadd_wx_i32m8
#define vwadd_vv_i64m1_ta __riscv_vwadd_vv_i64m1
#define vwadd_vx_i64m1_ta __riscv_vwadd_vx_i64m1
#define vwadd_wv_i64m1_ta __riscv_vwadd_wv_i64m1
#define vwadd_wx_i64m1_ta __riscv_vwadd_wx_i64m1
#define vwadd_vv_i64m2_ta __riscv_vwadd_vv_i64m2
#define vwadd_vx_i64m2_ta __riscv_vwadd_vx_i64m2
#define vwadd_wv_i64m2_ta __riscv_vwadd_wv_i64m2
#define vwadd_wx_i64m2_ta __riscv_vwadd_wx_i64m2
#define vwadd_vv_i64m4_ta __riscv_vwadd_vv_i64m4
#define vwadd_vx_i64m4_ta __riscv_vwadd_vx_i64m4
#define vwadd_wv_i64m4_ta __riscv_vwadd_wv_i64m4
#define vwadd_wx_i64m4_ta __riscv_vwadd_wx_i64m4
#define vwadd_vv_i64m8_ta __riscv_vwadd_vv_i64m8
#define vwadd_vx_i64m8_ta __riscv_vwadd_vx_i64m8
#define vwadd_wv_i64m8_ta __riscv_vwadd_wv_i64m8
#define vwadd_wx_i64m8_ta __riscv_vwadd_wx_i64m8
#define vwsub_vv_i16mf4_ta __riscv_vwsub_vv_i16mf4
#define vwsub_vx_i16mf4_ta __riscv_vwsub_vx_i16mf4
#define vwsub_wv_i16mf4_ta __riscv_vwsub_wv_i16mf4
#define vwsub_wx_i16mf4_ta __riscv_vwsub_wx_i16mf4
#define vwsub_vv_i16mf2_ta __riscv_vwsub_vv_i16mf2
#define vwsub_vx_i16mf2_ta __riscv_vwsub_vx_i16mf2
#define vwsub_wv_i16mf2_ta __riscv_vwsub_wv_i16mf2
#define vwsub_wx_i16mf2_ta __riscv_vwsub_wx_i16mf2
#define vwsub_vv_i16m1_ta __riscv_vwsub_vv_i16m1
#define vwsub_vx_i16m1_ta __riscv_vwsub_vx_i16m1
#define vwsub_wv_i16m1_ta __riscv_vwsub_wv_i16m1
#define vwsub_wx_i16m1_ta __riscv_vwsub_wx_i16m1
#define vwsub_vv_i16m2_ta __riscv_vwsub_vv_i16m2
#define vwsub_vx_i16m2_ta __riscv_vwsub_vx_i16m2
#define vwsub_wv_i16m2_ta __riscv_vwsub_wv_i16m2
#define vwsub_wx_i16m2_ta __riscv_vwsub_wx_i16m2
#define vwsub_vv_i16m4_ta __riscv_vwsub_vv_i16m4
#define vwsub_vx_i16m4_ta __riscv_vwsub_vx_i16m4
#define vwsub_wv_i16m4_ta __riscv_vwsub_wv_i16m4
#define vwsub_wx_i16m4_ta __riscv_vwsub_wx_i16m4
#define vwsub_vv_i16m8_ta __riscv_vwsub_vv_i16m8
#define vwsub_vx_i16m8_ta __riscv_vwsub_vx_i16m8
#define vwsub_wv_i16m8_ta __riscv_vwsub_wv_i16m8
#define vwsub_wx_i16m8_ta __riscv_vwsub_wx_i16m8
#define vwsub_vv_i32mf2_ta __riscv_vwsub_vv_i32mf2
#define vwsub_vx_i32mf2_ta __riscv_vwsub_vx_i32mf2
#define vwsub_wv_i32mf2_ta __riscv_vwsub_wv_i32mf2
#define vwsub_wx_i32mf2_ta __riscv_vwsub_wx_i32mf2
#define vwsub_vv_i32m1_ta __riscv_vwsub_vv_i32m1
#define vwsub_vx_i32m1_ta __riscv_vwsub_vx_i32m1
#define vwsub_wv_i32m1_ta __riscv_vwsub_wv_i32m1
#define vwsub_wx_i32m1_ta __riscv_vwsub_wx_i32m1
#define vwsub_vv_i32m2_ta __riscv_vwsub_vv_i32m2
#define vwsub_vx_i32m2_ta __riscv_vwsub_vx_i32m2
#define vwsub_wv_i32m2_ta __riscv_vwsub_wv_i32m2
#define vwsub_wx_i32m2_ta __riscv_vwsub_wx_i32m2
#define vwsub_vv_i32m4_ta __riscv_vwsub_vv_i32m4
#define vwsub_vx_i32m4_ta __riscv_vwsub_vx_i32m4
#define vwsub_wv_i32m4_ta __riscv_vwsub_wv_i32m4
#define vwsub_wx_i32m4_ta __riscv_vwsub_wx_i32m4
#define vwsub_vv_i32m8_ta __riscv_vwsub_vv_i32m8
#define vwsub_vx_i32m8_ta __riscv_vwsub_vx_i32m8
#define vwsub_wv_i32m8_ta __riscv_vwsub_wv_i32m8
#define vwsub_wx_i32m8_ta __riscv_vwsub_wx_i32m8
#define vwsub_vv_i64m1_ta __riscv_vwsub_vv_i64m1
#define vwsub_vx_i64m1_ta __riscv_vwsub_vx_i64m1
#define vwsub_wv_i64m1_ta __riscv_vwsub_wv_i64m1
#define vwsub_wx_i64m1_ta __riscv_vwsub_wx_i64m1
#define vwsub_vv_i64m2_ta __riscv_vwsub_vv_i64m2
#define vwsub_vx_i64m2_ta __riscv_vwsub_vx_i64m2
#define vwsub_wv_i64m2_ta __riscv_vwsub_wv_i64m2
#define vwsub_wx_i64m2_ta __riscv_vwsub_wx_i64m2
#define vwsub_vv_i64m4_ta __riscv_vwsub_vv_i64m4
#define vwsub_vx_i64m4_ta __riscv_vwsub_vx_i64m4
#define vwsub_wv_i64m4_ta __riscv_vwsub_wv_i64m4
#define vwsub_wx_i64m4_ta __riscv_vwsub_wx_i64m4
#define vwsub_vv_i64m8_ta __riscv_vwsub_vv_i64m8
#define vwsub_vx_i64m8_ta __riscv_vwsub_vx_i64m8
#define vwsub_wv_i64m8_ta __riscv_vwsub_wv_i64m8
#define vwsub_wx_i64m8_ta __riscv_vwsub_wx_i64m8
#define vwaddu_vv_u16mf4_ta __riscv_vwaddu_vv_u16mf4
#define vwaddu_vx_u16mf4_ta __riscv_vwaddu_vx_u16mf4
#define vwaddu_wv_u16mf4_ta __riscv_vwaddu_wv_u16mf4
#define vwaddu_wx_u16mf4_ta __riscv_vwaddu_wx_u16mf4
#define vwaddu_vv_u16mf2_ta __riscv_vwaddu_vv_u16mf2
#define vwaddu_vx_u16mf2_ta __riscv_vwaddu_vx_u16mf2
#define vwaddu_wv_u16mf2_ta __riscv_vwaddu_wv_u16mf2
#define vwaddu_wx_u16mf2_ta __riscv_vwaddu_wx_u16mf2
#define vwaddu_vv_u16m1_ta __riscv_vwaddu_vv_u16m1
#define vwaddu_vx_u16m1_ta __riscv_vwaddu_vx_u16m1
#define vwaddu_wv_u16m1_ta __riscv_vwaddu_wv_u16m1
#define vwaddu_wx_u16m1_ta __riscv_vwaddu_wx_u16m1
#define vwaddu_vv_u16m2_ta __riscv_vwaddu_vv_u16m2
#define vwaddu_vx_u16m2_ta __riscv_vwaddu_vx_u16m2
#define vwaddu_wv_u16m2_ta __riscv_vwaddu_wv_u16m2
#define vwaddu_wx_u16m2_ta __riscv_vwaddu_wx_u16m2
#define vwaddu_vv_u16m4_ta __riscv_vwaddu_vv_u16m4
#define vwaddu_vx_u16m4_ta __riscv_vwaddu_vx_u16m4
#define vwaddu_wv_u16m4_ta __riscv_vwaddu_wv_u16m4
#define vwaddu_wx_u16m4_ta __riscv_vwaddu_wx_u16m4
#define vwaddu_vv_u16m8_ta __riscv_vwaddu_vv_u16m8
#define vwaddu_vx_u16m8_ta __riscv_vwaddu_vx_u16m8
#define vwaddu_wv_u16m8_ta __riscv_vwaddu_wv_u16m8
#define vwaddu_wx_u16m8_ta __riscv_vwaddu_wx_u16m8
#define vwaddu_vv_u32mf2_ta __riscv_vwaddu_vv_u32mf2
#define vwaddu_vx_u32mf2_ta __riscv_vwaddu_vx_u32mf2
#define vwaddu_wv_u32mf2_ta __riscv_vwaddu_wv_u32mf2
#define vwaddu_wx_u32mf2_ta __riscv_vwaddu_wx_u32mf2
#define vwaddu_vv_u32m1_ta __riscv_vwaddu_vv_u32m1
#define vwaddu_vx_u32m1_ta __riscv_vwaddu_vx_u32m1
#define vwaddu_wv_u32m1_ta __riscv_vwaddu_wv_u32m1
#define vwaddu_wx_u32m1_ta __riscv_vwaddu_wx_u32m1
#define vwaddu_vv_u32m2_ta __riscv_vwaddu_vv_u32m2
#define vwaddu_vx_u32m2_ta __riscv_vwaddu_vx_u32m2
#define vwaddu_wv_u32m2_ta __riscv_vwaddu_wv_u32m2
#define vwaddu_wx_u32m2_ta __riscv_vwaddu_wx_u32m2
#define vwaddu_vv_u32m4_ta __riscv_vwaddu_vv_u32m4
#define vwaddu_vx_u32m4_ta __riscv_vwaddu_vx_u32m4
#define vwaddu_wv_u32m4_ta __riscv_vwaddu_wv_u32m4
#define vwaddu_wx_u32m4_ta __riscv_vwaddu_wx_u32m4
#define vwaddu_vv_u32m8_ta __riscv_vwaddu_vv_u32m8
#define vwaddu_vx_u32m8_ta __riscv_vwaddu_vx_u32m8
#define vwaddu_wv_u32m8_ta __riscv_vwaddu_wv_u32m8
#define vwaddu_wx_u32m8_ta __riscv_vwaddu_wx_u32m8
#define vwaddu_vv_u64m1_ta __riscv_vwaddu_vv_u64m1
#define vwaddu_vx_u64m1_ta __riscv_vwaddu_vx_u64m1
#define vwaddu_wv_u64m1_ta __riscv_vwaddu_wv_u64m1
#define vwaddu_wx_u64m1_ta __riscv_vwaddu_wx_u64m1
#define vwaddu_vv_u64m2_ta __riscv_vwaddu_vv_u64m2
#define vwaddu_vx_u64m2_ta __riscv_vwaddu_vx_u64m2
#define vwaddu_wv_u64m2_ta __riscv_vwaddu_wv_u64m2
#define vwaddu_wx_u64m2_ta __riscv_vwaddu_wx_u64m2
#define vwaddu_vv_u64m4_ta __riscv_vwaddu_vv_u64m4
#define vwaddu_vx_u64m4_ta __riscv_vwaddu_vx_u64m4
#define vwaddu_wv_u64m4_ta __riscv_vwaddu_wv_u64m4
#define vwaddu_wx_u64m4_ta __riscv_vwaddu_wx_u64m4
#define vwaddu_vv_u64m8_ta __riscv_vwaddu_vv_u64m8
#define vwaddu_vx_u64m8_ta __riscv_vwaddu_vx_u64m8
#define vwaddu_wv_u64m8_ta __riscv_vwaddu_wv_u64m8
#define vwaddu_wx_u64m8_ta __riscv_vwaddu_wx_u64m8
#define vwsubu_vv_u16mf4_ta __riscv_vwsubu_vv_u16mf4
#define vwsubu_vx_u16mf4_ta __riscv_vwsubu_vx_u16mf4
#define vwsubu_wv_u16mf4_ta __riscv_vwsubu_wv_u16mf4
#define vwsubu_wx_u16mf4_ta __riscv_vwsubu_wx_u16mf4
#define vwsubu_vv_u16mf2_ta __riscv_vwsubu_vv_u16mf2
#define vwsubu_vx_u16mf2_ta __riscv_vwsubu_vx_u16mf2
#define vwsubu_wv_u16mf2_ta __riscv_vwsubu_wv_u16mf2
#define vwsubu_wx_u16mf2_ta __riscv_vwsubu_wx_u16mf2
#define vwsubu_vv_u16m1_ta __riscv_vwsubu_vv_u16m1
#define vwsubu_vx_u16m1_ta __riscv_vwsubu_vx_u16m1
#define vwsubu_wv_u16m1_ta __riscv_vwsubu_wv_u16m1
#define vwsubu_wx_u16m1_ta __riscv_vwsubu_wx_u16m1
#define vwsubu_vv_u16m2_ta __riscv_vwsubu_vv_u16m2
#define vwsubu_vx_u16m2_ta __riscv_vwsubu_vx_u16m2
#define vwsubu_wv_u16m2_ta __riscv_vwsubu_wv_u16m2
#define vwsubu_wx_u16m2_ta __riscv_vwsubu_wx_u16m2
#define vwsubu_vv_u16m4_ta __riscv_vwsubu_vv_u16m4
#define vwsubu_vx_u16m4_ta __riscv_vwsubu_vx_u16m4
#define vwsubu_wv_u16m4_ta __riscv_vwsubu_wv_u16m4
#define vwsubu_wx_u16m4_ta __riscv_vwsubu_wx_u16m4
#define vwsubu_vv_u16m8_ta __riscv_vwsubu_vv_u16m8
#define vwsubu_vx_u16m8_ta __riscv_vwsubu_vx_u16m8
#define vwsubu_wv_u16m8_ta __riscv_vwsubu_wv_u16m8
#define vwsubu_wx_u16m8_ta __riscv_vwsubu_wx_u16m8
#define vwsubu_vv_u32mf2_ta __riscv_vwsubu_vv_u32mf2
#define vwsubu_vx_u32mf2_ta __riscv_vwsubu_vx_u32mf2
#define vwsubu_wv_u32mf2_ta __riscv_vwsubu_wv_u32mf2
#define vwsubu_wx_u32mf2_ta __riscv_vwsubu_wx_u32mf2
#define vwsubu_vv_u32m1_ta __riscv_vwsubu_vv_u32m1
#define vwsubu_vx_u32m1_ta __riscv_vwsubu_vx_u32m1
#define vwsubu_wv_u32m1_ta __riscv_vwsubu_wv_u32m1
#define vwsubu_wx_u32m1_ta __riscv_vwsubu_wx_u32m1
#define vwsubu_vv_u32m2_ta __riscv_vwsubu_vv_u32m2
#define vwsubu_vx_u32m2_ta __riscv_vwsubu_vx_u32m2
#define vwsubu_wv_u32m2_ta __riscv_vwsubu_wv_u32m2
#define vwsubu_wx_u32m2_ta __riscv_vwsubu_wx_u32m2
#define vwsubu_vv_u32m4_ta __riscv_vwsubu_vv_u32m4
#define vwsubu_vx_u32m4_ta __riscv_vwsubu_vx_u32m4
#define vwsubu_wv_u32m4_ta __riscv_vwsubu_wv_u32m4
#define vwsubu_wx_u32m4_ta __riscv_vwsubu_wx_u32m4
#define vwsubu_vv_u32m8_ta __riscv_vwsubu_vv_u32m8
#define vwsubu_vx_u32m8_ta __riscv_vwsubu_vx_u32m8
#define vwsubu_wv_u32m8_ta __riscv_vwsubu_wv_u32m8
#define vwsubu_wx_u32m8_ta __riscv_vwsubu_wx_u32m8
#define vwsubu_vv_u64m1_ta __riscv_vwsubu_vv_u64m1
#define vwsubu_vx_u64m1_ta __riscv_vwsubu_vx_u64m1
#define vwsubu_wv_u64m1_ta __riscv_vwsubu_wv_u64m1
#define vwsubu_wx_u64m1_ta __riscv_vwsubu_wx_u64m1
#define vwsubu_vv_u64m2_ta __riscv_vwsubu_vv_u64m2
#define vwsubu_vx_u64m2_ta __riscv_vwsubu_vx_u64m2
#define vwsubu_wv_u64m2_ta __riscv_vwsubu_wv_u64m2
#define vwsubu_wx_u64m2_ta __riscv_vwsubu_wx_u64m2
#define vwsubu_vv_u64m4_ta __riscv_vwsubu_vv_u64m4
#define vwsubu_vx_u64m4_ta __riscv_vwsubu_vx_u64m4
#define vwsubu_wv_u64m4_ta __riscv_vwsubu_wv_u64m4
#define vwsubu_wx_u64m4_ta __riscv_vwsubu_wx_u64m4
#define vwsubu_vv_u64m8_ta __riscv_vwsubu_vv_u64m8
#define vwsubu_vx_u64m8_ta __riscv_vwsubu_vx_u64m8
#define vwsubu_wv_u64m8_ta __riscv_vwsubu_wv_u64m8
#define vwsubu_wx_u64m8_ta __riscv_vwsubu_wx_u64m8
// masked functions
#define vwadd_vv_i16mf4_tuma __riscv_vwadd_vv_i16mf4_tum
#define vwadd_vx_i16mf4_tuma __riscv_vwadd_vx_i16mf4_tum
#define vwadd_wv_i16mf4_tuma __riscv_vwadd_wv_i16mf4_tum
#define vwadd_wx_i16mf4_tuma __riscv_vwadd_wx_i16mf4_tum
#define vwadd_vv_i16mf2_tuma __riscv_vwadd_vv_i16mf2_tum
#define vwadd_vx_i16mf2_tuma __riscv_vwadd_vx_i16mf2_tum
#define vwadd_wv_i16mf2_tuma __riscv_vwadd_wv_i16mf2_tum
#define vwadd_wx_i16mf2_tuma __riscv_vwadd_wx_i16mf2_tum
#define vwadd_vv_i16m1_tuma __riscv_vwadd_vv_i16m1_tum
#define vwadd_vx_i16m1_tuma __riscv_vwadd_vx_i16m1_tum
#define vwadd_wv_i16m1_tuma __riscv_vwadd_wv_i16m1_tum
#define vwadd_wx_i16m1_tuma __riscv_vwadd_wx_i16m1_tum
#define vwadd_vv_i16m2_tuma __riscv_vwadd_vv_i16m2_tum
#define vwadd_vx_i16m2_tuma __riscv_vwadd_vx_i16m2_tum
#define vwadd_wv_i16m2_tuma __riscv_vwadd_wv_i16m2_tum
#define vwadd_wx_i16m2_tuma __riscv_vwadd_wx_i16m2_tum
#define vwadd_vv_i16m4_tuma __riscv_vwadd_vv_i16m4_tum
#define vwadd_vx_i16m4_tuma __riscv_vwadd_vx_i16m4_tum
#define vwadd_wv_i16m4_tuma __riscv_vwadd_wv_i16m4_tum
#define vwadd_wx_i16m4_tuma __riscv_vwadd_wx_i16m4_tum
#define vwadd_vv_i16m8_tuma __riscv_vwadd_vv_i16m8_tum
#define vwadd_vx_i16m8_tuma __riscv_vwadd_vx_i16m8_tum
#define vwadd_wv_i16m8_tuma __riscv_vwadd_wv_i16m8_tum
#define vwadd_wx_i16m8_tuma __riscv_vwadd_wx_i16m8_tum
#define vwadd_vv_i32mf2_tuma __riscv_vwadd_vv_i32mf2_tum
#define vwadd_vx_i32mf2_tuma __riscv_vwadd_vx_i32mf2_tum
#define vwadd_wv_i32mf2_tuma __riscv_vwadd_wv_i32mf2_tum
#define vwadd_wx_i32mf2_tuma __riscv_vwadd_wx_i32mf2_tum
#define vwadd_vv_i32m1_tuma __riscv_vwadd_vv_i32m1_tum
#define vwadd_vx_i32m1_tuma __riscv_vwadd_vx_i32m1_tum
#define vwadd_wv_i32m1_tuma __riscv_vwadd_wv_i32m1_tum
#define vwadd_wx_i32m1_tuma __riscv_vwadd_wx_i32m1_tum
#define vwadd_vv_i32m2_tuma __riscv_vwadd_vv_i32m2_tum
#define vwadd_vx_i32m2_tuma __riscv_vwadd_vx_i32m2_tum
#define vwadd_wv_i32m2_tuma __riscv_vwadd_wv_i32m2_tum
#define vwadd_wx_i32m2_tuma __riscv_vwadd_wx_i32m2_tum
#define vwadd_vv_i32m4_tuma __riscv_vwadd_vv_i32m4_tum
#define vwadd_vx_i32m4_tuma __riscv_vwadd_vx_i32m4_tum
#define vwadd_wv_i32m4_tuma __riscv_vwadd_wv_i32m4_tum
#define vwadd_wx_i32m4_tuma __riscv_vwadd_wx_i32m4_tum
#define vwadd_vv_i32m8_tuma __riscv_vwadd_vv_i32m8_tum
#define vwadd_vx_i32m8_tuma __riscv_vwadd_vx_i32m8_tum
#define vwadd_wv_i32m8_tuma __riscv_vwadd_wv_i32m8_tum
#define vwadd_wx_i32m8_tuma __riscv_vwadd_wx_i32m8_tum
#define vwadd_vv_i64m1_tuma __riscv_vwadd_vv_i64m1_tum
#define vwadd_vx_i64m1_tuma __riscv_vwadd_vx_i64m1_tum
#define vwadd_wv_i64m1_tuma __riscv_vwadd_wv_i64m1_tum
#define vwadd_wx_i64m1_tuma __riscv_vwadd_wx_i64m1_tum
#define vwadd_vv_i64m2_tuma __riscv_vwadd_vv_i64m2_tum
#define vwadd_vx_i64m2_tuma __riscv_vwadd_vx_i64m2_tum
#define vwadd_wv_i64m2_tuma __riscv_vwadd_wv_i64m2_tum
#define vwadd_wx_i64m2_tuma __riscv_vwadd_wx_i64m2_tum
#define vwadd_vv_i64m4_tuma __riscv_vwadd_vv_i64m4_tum
#define vwadd_vx_i64m4_tuma __riscv_vwadd_vx_i64m4_tum
#define vwadd_wv_i64m4_tuma __riscv_vwadd_wv_i64m4_tum
#define vwadd_wx_i64m4_tuma __riscv_vwadd_wx_i64m4_tum
#define vwadd_vv_i64m8_tuma __riscv_vwadd_vv_i64m8_tum
#define vwadd_vx_i64m8_tuma __riscv_vwadd_vx_i64m8_tum
#define vwadd_wv_i64m8_tuma __riscv_vwadd_wv_i64m8_tum
#define vwadd_wx_i64m8_tuma __riscv_vwadd_wx_i64m8_tum
#define vwsub_vv_i16mf4_tuma __riscv_vwsub_vv_i16mf4_tum
#define vwsub_vx_i16mf4_tuma __riscv_vwsub_vx_i16mf4_tum
#define vwsub_wv_i16mf4_tuma __riscv_vwsub_wv_i16mf4_tum
#define vwsub_wx_i16mf4_tuma __riscv_vwsub_wx_i16mf4_tum
#define vwsub_vv_i16mf2_tuma __riscv_vwsub_vv_i16mf2_tum
#define vwsub_vx_i16mf2_tuma __riscv_vwsub_vx_i16mf2_tum
#define vwsub_wv_i16mf2_tuma __riscv_vwsub_wv_i16mf2_tum
#define vwsub_wx_i16mf2_tuma __riscv_vwsub_wx_i16mf2_tum
#define vwsub_vv_i16m1_tuma __riscv_vwsub_vv_i16m1_tum
#define vwsub_vx_i16m1_tuma __riscv_vwsub_vx_i16m1_tum
#define vwsub_wv_i16m1_tuma __riscv_vwsub_wv_i16m1_tum
#define vwsub_wx_i16m1_tuma __riscv_vwsub_wx_i16m1_tum
#define vwsub_vv_i16m2_tuma __riscv_vwsub_vv_i16m2_tum
#define vwsub_vx_i16m2_tuma __riscv_vwsub_vx_i16m2_tum
#define vwsub_wv_i16m2_tuma __riscv_vwsub_wv_i16m2_tum
#define vwsub_wx_i16m2_tuma __riscv_vwsub_wx_i16m2_tum
#define vwsub_vv_i16m4_tuma __riscv_vwsub_vv_i16m4_tum
#define vwsub_vx_i16m4_tuma __riscv_vwsub_vx_i16m4_tum
#define vwsub_wv_i16m4_tuma __riscv_vwsub_wv_i16m4_tum
#define vwsub_wx_i16m4_tuma __riscv_vwsub_wx_i16m4_tum
#define vwsub_vv_i16m8_tuma __riscv_vwsub_vv_i16m8_tum
#define vwsub_vx_i16m8_tuma __riscv_vwsub_vx_i16m8_tum
#define vwsub_wv_i16m8_tuma __riscv_vwsub_wv_i16m8_tum
#define vwsub_wx_i16m8_tuma __riscv_vwsub_wx_i16m8_tum
#define vwsub_vv_i32mf2_tuma __riscv_vwsub_vv_i32mf2_tum
#define vwsub_vx_i32mf2_tuma __riscv_vwsub_vx_i32mf2_tum
#define vwsub_wv_i32mf2_tuma __riscv_vwsub_wv_i32mf2_tum
#define vwsub_wx_i32mf2_tuma __riscv_vwsub_wx_i32mf2_tum
#define vwsub_vv_i32m1_tuma __riscv_vwsub_vv_i32m1_tum
#define vwsub_vx_i32m1_tuma __riscv_vwsub_vx_i32m1_tum
#define vwsub_wv_i32m1_tuma __riscv_vwsub_wv_i32m1_tum
#define vwsub_wx_i32m1_tuma __riscv_vwsub_wx_i32m1_tum
#define vwsub_vv_i32m2_tuma __riscv_vwsub_vv_i32m2_tum
#define vwsub_vx_i32m2_tuma __riscv_vwsub_vx_i32m2_tum
#define vwsub_wv_i32m2_tuma __riscv_vwsub_wv_i32m2_tum
#define vwsub_wx_i32m2_tuma __riscv_vwsub_wx_i32m2_tum
#define vwsub_vv_i32m4_tuma __riscv_vwsub_vv_i32m4_tum
#define vwsub_vx_i32m4_tuma __riscv_vwsub_vx_i32m4_tum
#define vwsub_wv_i32m4_tuma __riscv_vwsub_wv_i32m4_tum
#define vwsub_wx_i32m4_tuma __riscv_vwsub_wx_i32m4_tum
#define vwsub_vv_i32m8_tuma __riscv_vwsub_vv_i32m8_tum
#define vwsub_vx_i32m8_tuma __riscv_vwsub_vx_i32m8_tum
#define vwsub_wv_i32m8_tuma __riscv_vwsub_wv_i32m8_tum
#define vwsub_wx_i32m8_tuma __riscv_vwsub_wx_i32m8_tum
#define vwsub_vv_i64m1_tuma __riscv_vwsub_vv_i64m1_tum
#define vwsub_vx_i64m1_tuma __riscv_vwsub_vx_i64m1_tum
#define vwsub_wv_i64m1_tuma __riscv_vwsub_wv_i64m1_tum
#define vwsub_wx_i64m1_tuma __riscv_vwsub_wx_i64m1_tum
#define vwsub_vv_i64m2_tuma __riscv_vwsub_vv_i64m2_tum
#define vwsub_vx_i64m2_tuma __riscv_vwsub_vx_i64m2_tum
#define vwsub_wv_i64m2_tuma __riscv_vwsub_wv_i64m2_tum
#define vwsub_wx_i64m2_tuma __riscv_vwsub_wx_i64m2_tum
#define vwsub_vv_i64m4_tuma __riscv_vwsub_vv_i64m4_tum
#define vwsub_vx_i64m4_tuma __riscv_vwsub_vx_i64m4_tum
#define vwsub_wv_i64m4_tuma __riscv_vwsub_wv_i64m4_tum
#define vwsub_wx_i64m4_tuma __riscv_vwsub_wx_i64m4_tum
#define vwsub_vv_i64m8_tuma __riscv_vwsub_vv_i64m8_tum
#define vwsub_vx_i64m8_tuma __riscv_vwsub_vx_i64m8_tum
#define vwsub_wv_i64m8_tuma __riscv_vwsub_wv_i64m8_tum
#define vwsub_wx_i64m8_tuma __riscv_vwsub_wx_i64m8_tum
#define vwaddu_vv_u16mf4_tuma __riscv_vwaddu_vv_u16mf4_tum
#define vwaddu_vx_u16mf4_tuma __riscv_vwaddu_vx_u16mf4_tum
#define vwaddu_wv_u16mf4_tuma __riscv_vwaddu_wv_u16mf4_tum
#define vwaddu_wx_u16mf4_tuma __riscv_vwaddu_wx_u16mf4_tum
#define vwaddu_vv_u16mf2_tuma __riscv_vwaddu_vv_u16mf2_tum
#define vwaddu_vx_u16mf2_tuma __riscv_vwaddu_vx_u16mf2_tum
#define vwaddu_wv_u16mf2_tuma __riscv_vwaddu_wv_u16mf2_tum
#define vwaddu_wx_u16mf2_tuma __riscv_vwaddu_wx_u16mf2_tum
#define vwaddu_vv_u16m1_tuma __riscv_vwaddu_vv_u16m1_tum
#define vwaddu_vx_u16m1_tuma __riscv_vwaddu_vx_u16m1_tum
#define vwaddu_wv_u16m1_tuma __riscv_vwaddu_wv_u16m1_tum
#define vwaddu_wx_u16m1_tuma __riscv_vwaddu_wx_u16m1_tum
#define vwaddu_vv_u16m2_tuma __riscv_vwaddu_vv_u16m2_tum
#define vwaddu_vx_u16m2_tuma __riscv_vwaddu_vx_u16m2_tum
#define vwaddu_wv_u16m2_tuma __riscv_vwaddu_wv_u16m2_tum
#define vwaddu_wx_u16m2_tuma __riscv_vwaddu_wx_u16m2_tum
#define vwaddu_vv_u16m4_tuma __riscv_vwaddu_vv_u16m4_tum
#define vwaddu_vx_u16m4_tuma __riscv_vwaddu_vx_u16m4_tum
#define vwaddu_wv_u16m4_tuma __riscv_vwaddu_wv_u16m4_tum
#define vwaddu_wx_u16m4_tuma __riscv_vwaddu_wx_u16m4_tum
#define vwaddu_vv_u16m8_tuma __riscv_vwaddu_vv_u16m8_tum
#define vwaddu_vx_u16m8_tuma __riscv_vwaddu_vx_u16m8_tum
#define vwaddu_wv_u16m8_tuma __riscv_vwaddu_wv_u16m8_tum
#define vwaddu_wx_u16m8_tuma __riscv_vwaddu_wx_u16m8_tum
#define vwaddu_vv_u32mf2_tuma __riscv_vwaddu_vv_u32mf2_tum
#define vwaddu_vx_u32mf2_tuma __riscv_vwaddu_vx_u32mf2_tum
#define vwaddu_wv_u32mf2_tuma __riscv_vwaddu_wv_u32mf2_tum
#define vwaddu_wx_u32mf2_tuma __riscv_vwaddu_wx_u32mf2_tum
#define vwaddu_vv_u32m1_tuma __riscv_vwaddu_vv_u32m1_tum
#define vwaddu_vx_u32m1_tuma __riscv_vwaddu_vx_u32m1_tum
#define vwaddu_wv_u32m1_tuma __riscv_vwaddu_wv_u32m1_tum
#define vwaddu_wx_u32m1_tuma __riscv_vwaddu_wx_u32m1_tum
#define vwaddu_vv_u32m2_tuma __riscv_vwaddu_vv_u32m2_tum
#define vwaddu_vx_u32m2_tuma __riscv_vwaddu_vx_u32m2_tum
#define vwaddu_wv_u32m2_tuma __riscv_vwaddu_wv_u32m2_tum
#define vwaddu_wx_u32m2_tuma __riscv_vwaddu_wx_u32m2_tum
#define vwaddu_vv_u32m4_tuma __riscv_vwaddu_vv_u32m4_tum
#define vwaddu_vx_u32m4_tuma __riscv_vwaddu_vx_u32m4_tum
#define vwaddu_wv_u32m4_tuma __riscv_vwaddu_wv_u32m4_tum
#define vwaddu_wx_u32m4_tuma __riscv_vwaddu_wx_u32m4_tum
#define vwaddu_vv_u32m8_tuma __riscv_vwaddu_vv_u32m8_tum
#define vwaddu_vx_u32m8_tuma __riscv_vwaddu_vx_u32m8_tum
#define vwaddu_wv_u32m8_tuma __riscv_vwaddu_wv_u32m8_tum
#define vwaddu_wx_u32m8_tuma __riscv_vwaddu_wx_u32m8_tum
#define vwaddu_vv_u64m1_tuma __riscv_vwaddu_vv_u64m1_tum
#define vwaddu_vx_u64m1_tuma __riscv_vwaddu_vx_u64m1_tum
#define vwaddu_wv_u64m1_tuma __riscv_vwaddu_wv_u64m1_tum
#define vwaddu_wx_u64m1_tuma __riscv_vwaddu_wx_u64m1_tum
#define vwaddu_vv_u64m2_tuma __riscv_vwaddu_vv_u64m2_tum
#define vwaddu_vx_u64m2_tuma __riscv_vwaddu_vx_u64m2_tum
#define vwaddu_wv_u64m2_tuma __riscv_vwaddu_wv_u64m2_tum
#define vwaddu_wx_u64m2_tuma __riscv_vwaddu_wx_u64m2_tum
#define vwaddu_vv_u64m4_tuma __riscv_vwaddu_vv_u64m4_tum
#define vwaddu_vx_u64m4_tuma __riscv_vwaddu_vx_u64m4_tum
#define vwaddu_wv_u64m4_tuma __riscv_vwaddu_wv_u64m4_tum
#define vwaddu_wx_u64m4_tuma __riscv_vwaddu_wx_u64m4_tum
#define vwaddu_vv_u64m8_tuma __riscv_vwaddu_vv_u64m8_tum
#define vwaddu_vx_u64m8_tuma __riscv_vwaddu_vx_u64m8_tum
#define vwaddu_wv_u64m8_tuma __riscv_vwaddu_wv_u64m8_tum
#define vwaddu_wx_u64m8_tuma __riscv_vwaddu_wx_u64m8_tum
#define vwsubu_vv_u16mf4_tuma __riscv_vwsubu_vv_u16mf4_tum
#define vwsubu_vx_u16mf4_tuma __riscv_vwsubu_vx_u16mf4_tum
#define vwsubu_wv_u16mf4_tuma __riscv_vwsubu_wv_u16mf4_tum
#define vwsubu_wx_u16mf4_tuma __riscv_vwsubu_wx_u16mf4_tum
#define vwsubu_vv_u16mf2_tuma __riscv_vwsubu_vv_u16mf2_tum
#define vwsubu_vx_u16mf2_tuma __riscv_vwsubu_vx_u16mf2_tum
#define vwsubu_wv_u16mf2_tuma __riscv_vwsubu_wv_u16mf2_tum
#define vwsubu_wx_u16mf2_tuma __riscv_vwsubu_wx_u16mf2_tum
#define vwsubu_vv_u16m1_tuma __riscv_vwsubu_vv_u16m1_tum
#define vwsubu_vx_u16m1_tuma __riscv_vwsubu_vx_u16m1_tum
#define vwsubu_wv_u16m1_tuma __riscv_vwsubu_wv_u16m1_tum
#define vwsubu_wx_u16m1_tuma __riscv_vwsubu_wx_u16m1_tum
#define vwsubu_vv_u16m2_tuma __riscv_vwsubu_vv_u16m2_tum
#define vwsubu_vx_u16m2_tuma __riscv_vwsubu_vx_u16m2_tum
#define vwsubu_wv_u16m2_tuma __riscv_vwsubu_wv_u16m2_tum
#define vwsubu_wx_u16m2_tuma __riscv_vwsubu_wx_u16m2_tum
#define vwsubu_vv_u16m4_tuma __riscv_vwsubu_vv_u16m4_tum
#define vwsubu_vx_u16m4_tuma __riscv_vwsubu_vx_u16m4_tum
#define vwsubu_wv_u16m4_tuma __riscv_vwsubu_wv_u16m4_tum
#define vwsubu_wx_u16m4_tuma __riscv_vwsubu_wx_u16m4_tum
#define vwsubu_vv_u16m8_tuma __riscv_vwsubu_vv_u16m8_tum
#define vwsubu_vx_u16m8_tuma __riscv_vwsubu_vx_u16m8_tum
#define vwsubu_wv_u16m8_tuma __riscv_vwsubu_wv_u16m8_tum
#define vwsubu_wx_u16m8_tuma __riscv_vwsubu_wx_u16m8_tum
#define vwsubu_vv_u32mf2_tuma __riscv_vwsubu_vv_u32mf2_tum
#define vwsubu_vx_u32mf2_tuma __riscv_vwsubu_vx_u32mf2_tum
#define vwsubu_wv_u32mf2_tuma __riscv_vwsubu_wv_u32mf2_tum
#define vwsubu_wx_u32mf2_tuma __riscv_vwsubu_wx_u32mf2_tum
#define vwsubu_vv_u32m1_tuma __riscv_vwsubu_vv_u32m1_tum
#define vwsubu_vx_u32m1_tuma __riscv_vwsubu_vx_u32m1_tum
#define vwsubu_wv_u32m1_tuma __riscv_vwsubu_wv_u32m1_tum
#define vwsubu_wx_u32m1_tuma __riscv_vwsubu_wx_u32m1_tum
#define vwsubu_vv_u32m2_tuma __riscv_vwsubu_vv_u32m2_tum
#define vwsubu_vx_u32m2_tuma __riscv_vwsubu_vx_u32m2_tum
#define vwsubu_wv_u32m2_tuma __riscv_vwsubu_wv_u32m2_tum
#define vwsubu_wx_u32m2_tuma __riscv_vwsubu_wx_u32m2_tum
#define vwsubu_vv_u32m4_tuma __riscv_vwsubu_vv_u32m4_tum
#define vwsubu_vx_u32m4_tuma __riscv_vwsubu_vx_u32m4_tum
#define vwsubu_wv_u32m4_tuma __riscv_vwsubu_wv_u32m4_tum
#define vwsubu_wx_u32m4_tuma __riscv_vwsubu_wx_u32m4_tum
#define vwsubu_vv_u32m8_tuma __riscv_vwsubu_vv_u32m8_tum
#define vwsubu_vx_u32m8_tuma __riscv_vwsubu_vx_u32m8_tum
#define vwsubu_wv_u32m8_tuma __riscv_vwsubu_wv_u32m8_tum
#define vwsubu_wx_u32m8_tuma __riscv_vwsubu_wx_u32m8_tum
#define vwsubu_vv_u64m1_tuma __riscv_vwsubu_vv_u64m1_tum
#define vwsubu_vx_u64m1_tuma __riscv_vwsubu_vx_u64m1_tum
#define vwsubu_wv_u64m1_tuma __riscv_vwsubu_wv_u64m1_tum
#define vwsubu_wx_u64m1_tuma __riscv_vwsubu_wx_u64m1_tum
#define vwsubu_vv_u64m2_tuma __riscv_vwsubu_vv_u64m2_tum
#define vwsubu_vx_u64m2_tuma __riscv_vwsubu_vx_u64m2_tum
#define vwsubu_wv_u64m2_tuma __riscv_vwsubu_wv_u64m2_tum
#define vwsubu_wx_u64m2_tuma __riscv_vwsubu_wx_u64m2_tum
#define vwsubu_vv_u64m4_tuma __riscv_vwsubu_vv_u64m4_tum
#define vwsubu_vx_u64m4_tuma __riscv_vwsubu_vx_u64m4_tum
#define vwsubu_wv_u64m4_tuma __riscv_vwsubu_wv_u64m4_tum
#define vwsubu_wx_u64m4_tuma __riscv_vwsubu_wx_u64m4_tum
#define vwsubu_vv_u64m8_tuma __riscv_vwsubu_vv_u64m8_tum
#define vwsubu_vx_u64m8_tuma __riscv_vwsubu_vx_u64m8_tum
#define vwsubu_wv_u64m8_tuma __riscv_vwsubu_wv_u64m8_tum
#define vwsubu_wx_u64m8_tuma __riscv_vwsubu_wx_u64m8_tum
// masked functions
#define vwadd_vv_i16mf4_tumu __riscv_vwadd_vv_i16mf4_tumu
#define vwadd_vx_i16mf4_tumu __riscv_vwadd_vx_i16mf4_tumu
#define vwadd_wv_i16mf4_tumu __riscv_vwadd_wv_i16mf4_tumu
#define vwadd_wx_i16mf4_tumu __riscv_vwadd_wx_i16mf4_tumu
#define vwadd_vv_i16mf2_tumu __riscv_vwadd_vv_i16mf2_tumu
#define vwadd_vx_i16mf2_tumu __riscv_vwadd_vx_i16mf2_tumu
#define vwadd_wv_i16mf2_tumu __riscv_vwadd_wv_i16mf2_tumu
#define vwadd_wx_i16mf2_tumu __riscv_vwadd_wx_i16mf2_tumu
#define vwadd_vv_i16m1_tumu __riscv_vwadd_vv_i16m1_tumu
#define vwadd_vx_i16m1_tumu __riscv_vwadd_vx_i16m1_tumu
#define vwadd_wv_i16m1_tumu __riscv_vwadd_wv_i16m1_tumu
#define vwadd_wx_i16m1_tumu __riscv_vwadd_wx_i16m1_tumu
#define vwadd_vv_i16m2_tumu __riscv_vwadd_vv_i16m2_tumu
#define vwadd_vx_i16m2_tumu __riscv_vwadd_vx_i16m2_tumu
#define vwadd_wv_i16m2_tumu __riscv_vwadd_wv_i16m2_tumu
#define vwadd_wx_i16m2_tumu __riscv_vwadd_wx_i16m2_tumu
#define vwadd_vv_i16m4_tumu __riscv_vwadd_vv_i16m4_tumu
#define vwadd_vx_i16m4_tumu __riscv_vwadd_vx_i16m4_tumu
#define vwadd_wv_i16m4_tumu __riscv_vwadd_wv_i16m4_tumu
#define vwadd_wx_i16m4_tumu __riscv_vwadd_wx_i16m4_tumu
#define vwadd_vv_i16m8_tumu __riscv_vwadd_vv_i16m8_tumu
#define vwadd_vx_i16m8_tumu __riscv_vwadd_vx_i16m8_tumu
#define vwadd_wv_i16m8_tumu __riscv_vwadd_wv_i16m8_tumu
#define vwadd_wx_i16m8_tumu __riscv_vwadd_wx_i16m8_tumu
#define vwadd_vv_i32mf2_tumu __riscv_vwadd_vv_i32mf2_tumu
#define vwadd_vx_i32mf2_tumu __riscv_vwadd_vx_i32mf2_tumu
#define vwadd_wv_i32mf2_tumu __riscv_vwadd_wv_i32mf2_tumu
#define vwadd_wx_i32mf2_tumu __riscv_vwadd_wx_i32mf2_tumu
#define vwadd_vv_i32m1_tumu __riscv_vwadd_vv_i32m1_tumu
#define vwadd_vx_i32m1_tumu __riscv_vwadd_vx_i32m1_tumu
#define vwadd_wv_i32m1_tumu __riscv_vwadd_wv_i32m1_tumu
#define vwadd_wx_i32m1_tumu __riscv_vwadd_wx_i32m1_tumu
#define vwadd_vv_i32m2_tumu __riscv_vwadd_vv_i32m2_tumu
#define vwadd_vx_i32m2_tumu __riscv_vwadd_vx_i32m2_tumu
#define vwadd_wv_i32m2_tumu __riscv_vwadd_wv_i32m2_tumu
#define vwadd_wx_i32m2_tumu __riscv_vwadd_wx_i32m2_tumu
#define vwadd_vv_i32m4_tumu __riscv_vwadd_vv_i32m4_tumu
#define vwadd_vx_i32m4_tumu __riscv_vwadd_vx_i32m4_tumu
#define vwadd_wv_i32m4_tumu __riscv_vwadd_wv_i32m4_tumu
#define vwadd_wx_i32m4_tumu __riscv_vwadd_wx_i32m4_tumu
#define vwadd_vv_i32m8_tumu __riscv_vwadd_vv_i32m8_tumu
#define vwadd_vx_i32m8_tumu __riscv_vwadd_vx_i32m8_tumu
#define vwadd_wv_i32m8_tumu __riscv_vwadd_wv_i32m8_tumu
#define vwadd_wx_i32m8_tumu __riscv_vwadd_wx_i32m8_tumu
#define vwadd_vv_i64m1_tumu __riscv_vwadd_vv_i64m1_tumu
#define vwadd_vx_i64m1_tumu __riscv_vwadd_vx_i64m1_tumu
#define vwadd_wv_i64m1_tumu __riscv_vwadd_wv_i64m1_tumu
#define vwadd_wx_i64m1_tumu __riscv_vwadd_wx_i64m1_tumu
#define vwadd_vv_i64m2_tumu __riscv_vwadd_vv_i64m2_tumu
#define vwadd_vx_i64m2_tumu __riscv_vwadd_vx_i64m2_tumu
#define vwadd_wv_i64m2_tumu __riscv_vwadd_wv_i64m2_tumu
#define vwadd_wx_i64m2_tumu __riscv_vwadd_wx_i64m2_tumu
#define vwadd_vv_i64m4_tumu __riscv_vwadd_vv_i64m4_tumu
#define vwadd_vx_i64m4_tumu __riscv_vwadd_vx_i64m4_tumu
#define vwadd_wv_i64m4_tumu __riscv_vwadd_wv_i64m4_tumu
#define vwadd_wx_i64m4_tumu __riscv_vwadd_wx_i64m4_tumu
#define vwadd_vv_i64m8_tumu __riscv_vwadd_vv_i64m8_tumu
#define vwadd_vx_i64m8_tumu __riscv_vwadd_vx_i64m8_tumu
#define vwadd_wv_i64m8_tumu __riscv_vwadd_wv_i64m8_tumu
#define vwadd_wx_i64m8_tumu __riscv_vwadd_wx_i64m8_tumu
#define vwsub_vv_i16mf4_tumu __riscv_vwsub_vv_i16mf4_tumu
#define vwsub_vx_i16mf4_tumu __riscv_vwsub_vx_i16mf4_tumu
#define vwsub_wv_i16mf4_tumu __riscv_vwsub_wv_i16mf4_tumu
#define vwsub_wx_i16mf4_tumu __riscv_vwsub_wx_i16mf4_tumu
#define vwsub_vv_i16mf2_tumu __riscv_vwsub_vv_i16mf2_tumu
#define vwsub_vx_i16mf2_tumu __riscv_vwsub_vx_i16mf2_tumu
#define vwsub_wv_i16mf2_tumu __riscv_vwsub_wv_i16mf2_tumu
#define vwsub_wx_i16mf2_tumu __riscv_vwsub_wx_i16mf2_tumu
#define vwsub_vv_i16m1_tumu __riscv_vwsub_vv_i16m1_tumu
#define vwsub_vx_i16m1_tumu __riscv_vwsub_vx_i16m1_tumu
#define vwsub_wv_i16m1_tumu __riscv_vwsub_wv_i16m1_tumu
#define vwsub_wx_i16m1_tumu __riscv_vwsub_wx_i16m1_tumu
#define vwsub_vv_i16m2_tumu __riscv_vwsub_vv_i16m2_tumu
#define vwsub_vx_i16m2_tumu __riscv_vwsub_vx_i16m2_tumu
#define vwsub_wv_i16m2_tumu __riscv_vwsub_wv_i16m2_tumu
#define vwsub_wx_i16m2_tumu __riscv_vwsub_wx_i16m2_tumu
#define vwsub_vv_i16m4_tumu __riscv_vwsub_vv_i16m4_tumu
#define vwsub_vx_i16m4_tumu __riscv_vwsub_vx_i16m4_tumu
#define vwsub_wv_i16m4_tumu __riscv_vwsub_wv_i16m4_tumu
#define vwsub_wx_i16m4_tumu __riscv_vwsub_wx_i16m4_tumu
#define vwsub_vv_i16m8_tumu __riscv_vwsub_vv_i16m8_tumu
#define vwsub_vx_i16m8_tumu __riscv_vwsub_vx_i16m8_tumu
#define vwsub_wv_i16m8_tumu __riscv_vwsub_wv_i16m8_tumu
#define vwsub_wx_i16m8_tumu __riscv_vwsub_wx_i16m8_tumu
#define vwsub_vv_i32mf2_tumu __riscv_vwsub_vv_i32mf2_tumu
#define vwsub_vx_i32mf2_tumu __riscv_vwsub_vx_i32mf2_tumu
#define vwsub_wv_i32mf2_tumu __riscv_vwsub_wv_i32mf2_tumu
#define vwsub_wx_i32mf2_tumu __riscv_vwsub_wx_i32mf2_tumu
#define vwsub_vv_i32m1_tumu __riscv_vwsub_vv_i32m1_tumu
#define vwsub_vx_i32m1_tumu __riscv_vwsub_vx_i32m1_tumu
#define vwsub_wv_i32m1_tumu __riscv_vwsub_wv_i32m1_tumu
#define vwsub_wx_i32m1_tumu __riscv_vwsub_wx_i32m1_tumu
#define vwsub_vv_i32m2_tumu __riscv_vwsub_vv_i32m2_tumu
#define vwsub_vx_i32m2_tumu __riscv_vwsub_vx_i32m2_tumu
#define vwsub_wv_i32m2_tumu __riscv_vwsub_wv_i32m2_tumu
#define vwsub_wx_i32m2_tumu __riscv_vwsub_wx_i32m2_tumu
#define vwsub_vv_i32m4_tumu __riscv_vwsub_vv_i32m4_tumu
#define vwsub_vx_i32m4_tumu __riscv_vwsub_vx_i32m4_tumu
#define vwsub_wv_i32m4_tumu __riscv_vwsub_wv_i32m4_tumu
#define vwsub_wx_i32m4_tumu __riscv_vwsub_wx_i32m4_tumu
#define vwsub_vv_i32m8_tumu __riscv_vwsub_vv_i32m8_tumu
#define vwsub_vx_i32m8_tumu __riscv_vwsub_vx_i32m8_tumu
#define vwsub_wv_i32m8_tumu __riscv_vwsub_wv_i32m8_tumu
#define vwsub_wx_i32m8_tumu __riscv_vwsub_wx_i32m8_tumu
#define vwsub_vv_i64m1_tumu __riscv_vwsub_vv_i64m1_tumu
#define vwsub_vx_i64m1_tumu __riscv_vwsub_vx_i64m1_tumu
#define vwsub_wv_i64m1_tumu __riscv_vwsub_wv_i64m1_tumu
#define vwsub_wx_i64m1_tumu __riscv_vwsub_wx_i64m1_tumu
#define vwsub_vv_i64m2_tumu __riscv_vwsub_vv_i64m2_tumu
#define vwsub_vx_i64m2_tumu __riscv_vwsub_vx_i64m2_tumu
#define vwsub_wv_i64m2_tumu __riscv_vwsub_wv_i64m2_tumu
#define vwsub_wx_i64m2_tumu __riscv_vwsub_wx_i64m2_tumu
#define vwsub_vv_i64m4_tumu __riscv_vwsub_vv_i64m4_tumu
#define vwsub_vx_i64m4_tumu __riscv_vwsub_vx_i64m4_tumu
#define vwsub_wv_i64m4_tumu __riscv_vwsub_wv_i64m4_tumu
#define vwsub_wx_i64m4_tumu __riscv_vwsub_wx_i64m4_tumu
#define vwsub_vv_i64m8_tumu __riscv_vwsub_vv_i64m8_tumu
#define vwsub_vx_i64m8_tumu __riscv_vwsub_vx_i64m8_tumu
#define vwsub_wv_i64m8_tumu __riscv_vwsub_wv_i64m8_tumu
#define vwsub_wx_i64m8_tumu __riscv_vwsub_wx_i64m8_tumu
#define vwaddu_vv_u16mf4_tumu __riscv_vwaddu_vv_u16mf4_tumu
#define vwaddu_vx_u16mf4_tumu __riscv_vwaddu_vx_u16mf4_tumu
#define vwaddu_wv_u16mf4_tumu __riscv_vwaddu_wv_u16mf4_tumu
#define vwaddu_wx_u16mf4_tumu __riscv_vwaddu_wx_u16mf4_tumu
#define vwaddu_vv_u16mf2_tumu __riscv_vwaddu_vv_u16mf2_tumu
#define vwaddu_vx_u16mf2_tumu __riscv_vwaddu_vx_u16mf2_tumu
#define vwaddu_wv_u16mf2_tumu __riscv_vwaddu_wv_u16mf2_tumu
#define vwaddu_wx_u16mf2_tumu __riscv_vwaddu_wx_u16mf2_tumu
#define vwaddu_vv_u16m1_tumu __riscv_vwaddu_vv_u16m1_tumu
#define vwaddu_vx_u16m1_tumu __riscv_vwaddu_vx_u16m1_tumu
#define vwaddu_wv_u16m1_tumu __riscv_vwaddu_wv_u16m1_tumu
#define vwaddu_wx_u16m1_tumu __riscv_vwaddu_wx_u16m1_tumu
#define vwaddu_vv_u16m2_tumu __riscv_vwaddu_vv_u16m2_tumu
#define vwaddu_vx_u16m2_tumu __riscv_vwaddu_vx_u16m2_tumu
#define vwaddu_wv_u16m2_tumu __riscv_vwaddu_wv_u16m2_tumu
#define vwaddu_wx_u16m2_tumu __riscv_vwaddu_wx_u16m2_tumu
#define vwaddu_vv_u16m4_tumu __riscv_vwaddu_vv_u16m4_tumu
#define vwaddu_vx_u16m4_tumu __riscv_vwaddu_vx_u16m4_tumu
#define vwaddu_wv_u16m4_tumu __riscv_vwaddu_wv_u16m4_tumu
#define vwaddu_wx_u16m4_tumu __riscv_vwaddu_wx_u16m4_tumu
#define vwaddu_vv_u16m8_tumu __riscv_vwaddu_vv_u16m8_tumu
#define vwaddu_vx_u16m8_tumu __riscv_vwaddu_vx_u16m8_tumu
#define vwaddu_wv_u16m8_tumu __riscv_vwaddu_wv_u16m8_tumu
#define vwaddu_wx_u16m8_tumu __riscv_vwaddu_wx_u16m8_tumu
#define vwaddu_vv_u32mf2_tumu __riscv_vwaddu_vv_u32mf2_tumu
#define vwaddu_vx_u32mf2_tumu __riscv_vwaddu_vx_u32mf2_tumu
#define vwaddu_wv_u32mf2_tumu __riscv_vwaddu_wv_u32mf2_tumu
#define vwaddu_wx_u32mf2_tumu __riscv_vwaddu_wx_u32mf2_tumu
#define vwaddu_vv_u32m1_tumu __riscv_vwaddu_vv_u32m1_tumu
#define vwaddu_vx_u32m1_tumu __riscv_vwaddu_vx_u32m1_tumu
#define vwaddu_wv_u32m1_tumu __riscv_vwaddu_wv_u32m1_tumu
#define vwaddu_wx_u32m1_tumu __riscv_vwaddu_wx_u32m1_tumu
#define vwaddu_vv_u32m2_tumu __riscv_vwaddu_vv_u32m2_tumu
#define vwaddu_vx_u32m2_tumu __riscv_vwaddu_vx_u32m2_tumu
#define vwaddu_wv_u32m2_tumu __riscv_vwaddu_wv_u32m2_tumu
#define vwaddu_wx_u32m2_tumu __riscv_vwaddu_wx_u32m2_tumu
#define vwaddu_vv_u32m4_tumu __riscv_vwaddu_vv_u32m4_tumu
#define vwaddu_vx_u32m4_tumu __riscv_vwaddu_vx_u32m4_tumu
#define vwaddu_wv_u32m4_tumu __riscv_vwaddu_wv_u32m4_tumu
#define vwaddu_wx_u32m4_tumu __riscv_vwaddu_wx_u32m4_tumu
#define vwaddu_vv_u32m8_tumu __riscv_vwaddu_vv_u32m8_tumu
#define vwaddu_vx_u32m8_tumu __riscv_vwaddu_vx_u32m8_tumu
#define vwaddu_wv_u32m8_tumu __riscv_vwaddu_wv_u32m8_tumu
#define vwaddu_wx_u32m8_tumu __riscv_vwaddu_wx_u32m8_tumu
#define vwaddu_vv_u64m1_tumu __riscv_vwaddu_vv_u64m1_tumu
#define vwaddu_vx_u64m1_tumu __riscv_vwaddu_vx_u64m1_tumu
#define vwaddu_wv_u64m1_tumu __riscv_vwaddu_wv_u64m1_tumu
#define vwaddu_wx_u64m1_tumu __riscv_vwaddu_wx_u64m1_tumu
#define vwaddu_vv_u64m2_tumu __riscv_vwaddu_vv_u64m2_tumu
#define vwaddu_vx_u64m2_tumu __riscv_vwaddu_vx_u64m2_tumu
#define vwaddu_wv_u64m2_tumu __riscv_vwaddu_wv_u64m2_tumu
#define vwaddu_wx_u64m2_tumu __riscv_vwaddu_wx_u64m2_tumu
#define vwaddu_vv_u64m4_tumu __riscv_vwaddu_vv_u64m4_tumu
#define vwaddu_vx_u64m4_tumu __riscv_vwaddu_vx_u64m4_tumu
#define vwaddu_wv_u64m4_tumu __riscv_vwaddu_wv_u64m4_tumu
#define vwaddu_wx_u64m4_tumu __riscv_vwaddu_wx_u64m4_tumu
#define vwaddu_vv_u64m8_tumu __riscv_vwaddu_vv_u64m8_tumu
#define vwaddu_vx_u64m8_tumu __riscv_vwaddu_vx_u64m8_tumu
#define vwaddu_wv_u64m8_tumu __riscv_vwaddu_wv_u64m8_tumu
#define vwaddu_wx_u64m8_tumu __riscv_vwaddu_wx_u64m8_tumu
#define vwsubu_vv_u16mf4_tumu __riscv_vwsubu_vv_u16mf4_tumu
#define vwsubu_vx_u16mf4_tumu __riscv_vwsubu_vx_u16mf4_tumu
#define vwsubu_wv_u16mf4_tumu __riscv_vwsubu_wv_u16mf4_tumu
#define vwsubu_wx_u16mf4_tumu __riscv_vwsubu_wx_u16mf4_tumu
#define vwsubu_vv_u16mf2_tumu __riscv_vwsubu_vv_u16mf2_tumu
#define vwsubu_vx_u16mf2_tumu __riscv_vwsubu_vx_u16mf2_tumu
#define vwsubu_wv_u16mf2_tumu __riscv_vwsubu_wv_u16mf2_tumu
#define vwsubu_wx_u16mf2_tumu __riscv_vwsubu_wx_u16mf2_tumu
#define vwsubu_vv_u16m1_tumu __riscv_vwsubu_vv_u16m1_tumu
#define vwsubu_vx_u16m1_tumu __riscv_vwsubu_vx_u16m1_tumu
#define vwsubu_wv_u16m1_tumu __riscv_vwsubu_wv_u16m1_tumu
#define vwsubu_wx_u16m1_tumu __riscv_vwsubu_wx_u16m1_tumu
#define vwsubu_vv_u16m2_tumu __riscv_vwsubu_vv_u16m2_tumu
#define vwsubu_vx_u16m2_tumu __riscv_vwsubu_vx_u16m2_tumu
#define vwsubu_wv_u16m2_tumu __riscv_vwsubu_wv_u16m2_tumu
#define vwsubu_wx_u16m2_tumu __riscv_vwsubu_wx_u16m2_tumu
#define vwsubu_vv_u16m4_tumu __riscv_vwsubu_vv_u16m4_tumu
#define vwsubu_vx_u16m4_tumu __riscv_vwsubu_vx_u16m4_tumu
#define vwsubu_wv_u16m4_tumu __riscv_vwsubu_wv_u16m4_tumu
#define vwsubu_wx_u16m4_tumu __riscv_vwsubu_wx_u16m4_tumu
#define vwsubu_vv_u16m8_tumu __riscv_vwsubu_vv_u16m8_tumu
#define vwsubu_vx_u16m8_tumu __riscv_vwsubu_vx_u16m8_tumu
#define vwsubu_wv_u16m8_tumu __riscv_vwsubu_wv_u16m8_tumu
#define vwsubu_wx_u16m8_tumu __riscv_vwsubu_wx_u16m8_tumu
#define vwsubu_vv_u32mf2_tumu __riscv_vwsubu_vv_u32mf2_tumu
#define vwsubu_vx_u32mf2_tumu __riscv_vwsubu_vx_u32mf2_tumu
#define vwsubu_wv_u32mf2_tumu __riscv_vwsubu_wv_u32mf2_tumu
#define vwsubu_wx_u32mf2_tumu __riscv_vwsubu_wx_u32mf2_tumu
#define vwsubu_vv_u32m1_tumu __riscv_vwsubu_vv_u32m1_tumu
#define vwsubu_vx_u32m1_tumu __riscv_vwsubu_vx_u32m1_tumu
#define vwsubu_wv_u32m1_tumu __riscv_vwsubu_wv_u32m1_tumu
#define vwsubu_wx_u32m1_tumu __riscv_vwsubu_wx_u32m1_tumu
#define vwsubu_vv_u32m2_tumu __riscv_vwsubu_vv_u32m2_tumu
#define vwsubu_vx_u32m2_tumu __riscv_vwsubu_vx_u32m2_tumu
#define vwsubu_wv_u32m2_tumu __riscv_vwsubu_wv_u32m2_tumu
#define vwsubu_wx_u32m2_tumu __riscv_vwsubu_wx_u32m2_tumu
#define vwsubu_vv_u32m4_tumu __riscv_vwsubu_vv_u32m4_tumu
#define vwsubu_vx_u32m4_tumu __riscv_vwsubu_vx_u32m4_tumu
#define vwsubu_wv_u32m4_tumu __riscv_vwsubu_wv_u32m4_tumu
#define vwsubu_wx_u32m4_tumu __riscv_vwsubu_wx_u32m4_tumu
#define vwsubu_vv_u32m8_tumu __riscv_vwsubu_vv_u32m8_tumu
#define vwsubu_vx_u32m8_tumu __riscv_vwsubu_vx_u32m8_tumu
#define vwsubu_wv_u32m8_tumu __riscv_vwsubu_wv_u32m8_tumu
#define vwsubu_wx_u32m8_tumu __riscv_vwsubu_wx_u32m8_tumu
#define vwsubu_vv_u64m1_tumu __riscv_vwsubu_vv_u64m1_tumu
#define vwsubu_vx_u64m1_tumu __riscv_vwsubu_vx_u64m1_tumu
#define vwsubu_wv_u64m1_tumu __riscv_vwsubu_wv_u64m1_tumu
#define vwsubu_wx_u64m1_tumu __riscv_vwsubu_wx_u64m1_tumu
#define vwsubu_vv_u64m2_tumu __riscv_vwsubu_vv_u64m2_tumu
#define vwsubu_vx_u64m2_tumu __riscv_vwsubu_vx_u64m2_tumu
#define vwsubu_wv_u64m2_tumu __riscv_vwsubu_wv_u64m2_tumu
#define vwsubu_wx_u64m2_tumu __riscv_vwsubu_wx_u64m2_tumu
#define vwsubu_vv_u64m4_tumu __riscv_vwsubu_vv_u64m4_tumu
#define vwsubu_vx_u64m4_tumu __riscv_vwsubu_vx_u64m4_tumu
#define vwsubu_wv_u64m4_tumu __riscv_vwsubu_wv_u64m4_tumu
#define vwsubu_wx_u64m4_tumu __riscv_vwsubu_wx_u64m4_tumu
#define vwsubu_vv_u64m8_tumu __riscv_vwsubu_vv_u64m8_tumu
#define vwsubu_vx_u64m8_tumu __riscv_vwsubu_vx_u64m8_tumu
#define vwsubu_wv_u64m8_tumu __riscv_vwsubu_wv_u64m8_tumu
#define vwsubu_wx_u64m8_tumu __riscv_vwsubu_wx_u64m8_tumu
// masked functions
#define vwadd_vv_i16mf4_tama __riscv_vwadd_vv_i16mf4_m
#define vwadd_vx_i16mf4_tama __riscv_vwadd_vx_i16mf4_m
#define vwadd_wv_i16mf4_tama __riscv_vwadd_wv_i16mf4_m
#define vwadd_wx_i16mf4_tama __riscv_vwadd_wx_i16mf4_m
#define vwadd_vv_i16mf2_tama __riscv_vwadd_vv_i16mf2_m
#define vwadd_vx_i16mf2_tama __riscv_vwadd_vx_i16mf2_m
#define vwadd_wv_i16mf2_tama __riscv_vwadd_wv_i16mf2_m
#define vwadd_wx_i16mf2_tama __riscv_vwadd_wx_i16mf2_m
#define vwadd_vv_i16m1_tama __riscv_vwadd_vv_i16m1_m
#define vwadd_vx_i16m1_tama __riscv_vwadd_vx_i16m1_m
#define vwadd_wv_i16m1_tama __riscv_vwadd_wv_i16m1_m
#define vwadd_wx_i16m1_tama __riscv_vwadd_wx_i16m1_m
#define vwadd_vv_i16m2_tama __riscv_vwadd_vv_i16m2_m
#define vwadd_vx_i16m2_tama __riscv_vwadd_vx_i16m2_m
#define vwadd_wv_i16m2_tama __riscv_vwadd_wv_i16m2_m
#define vwadd_wx_i16m2_tama __riscv_vwadd_wx_i16m2_m
#define vwadd_vv_i16m4_tama __riscv_vwadd_vv_i16m4_m
#define vwadd_vx_i16m4_tama __riscv_vwadd_vx_i16m4_m
#define vwadd_wv_i16m4_tama __riscv_vwadd_wv_i16m4_m
#define vwadd_wx_i16m4_tama __riscv_vwadd_wx_i16m4_m
#define vwadd_vv_i16m8_tama __riscv_vwadd_vv_i16m8_m
#define vwadd_vx_i16m8_tama __riscv_vwadd_vx_i16m8_m
#define vwadd_wv_i16m8_tama __riscv_vwadd_wv_i16m8_m
#define vwadd_wx_i16m8_tama __riscv_vwadd_wx_i16m8_m
#define vwadd_vv_i32mf2_tama __riscv_vwadd_vv_i32mf2_m
#define vwadd_vx_i32mf2_tama __riscv_vwadd_vx_i32mf2_m
#define vwadd_wv_i32mf2_tama __riscv_vwadd_wv_i32mf2_m
#define vwadd_wx_i32mf2_tama __riscv_vwadd_wx_i32mf2_m
#define vwadd_vv_i32m1_tama __riscv_vwadd_vv_i32m1_m
#define vwadd_vx_i32m1_tama __riscv_vwadd_vx_i32m1_m
#define vwadd_wv_i32m1_tama __riscv_vwadd_wv_i32m1_m
#define vwadd_wx_i32m1_tama __riscv_vwadd_wx_i32m1_m
#define vwadd_vv_i32m2_tama __riscv_vwadd_vv_i32m2_m
#define vwadd_vx_i32m2_tama __riscv_vwadd_vx_i32m2_m
#define vwadd_wv_i32m2_tama __riscv_vwadd_wv_i32m2_m
#define vwadd_wx_i32m2_tama __riscv_vwadd_wx_i32m2_m
#define vwadd_vv_i32m4_tama __riscv_vwadd_vv_i32m4_m
#define vwadd_vx_i32m4_tama __riscv_vwadd_vx_i32m4_m
#define vwadd_wv_i32m4_tama __riscv_vwadd_wv_i32m4_m
#define vwadd_wx_i32m4_tama __riscv_vwadd_wx_i32m4_m
#define vwadd_vv_i32m8_tama __riscv_vwadd_vv_i32m8_m
#define vwadd_vx_i32m8_tama __riscv_vwadd_vx_i32m8_m
#define vwadd_wv_i32m8_tama __riscv_vwadd_wv_i32m8_m
#define vwadd_wx_i32m8_tama __riscv_vwadd_wx_i32m8_m
#define vwadd_vv_i64m1_tama __riscv_vwadd_vv_i64m1_m
#define vwadd_vx_i64m1_tama __riscv_vwadd_vx_i64m1_m
#define vwadd_wv_i64m1_tama __riscv_vwadd_wv_i64m1_m
#define vwadd_wx_i64m1_tama __riscv_vwadd_wx_i64m1_m
#define vwadd_vv_i64m2_tama __riscv_vwadd_vv_i64m2_m
#define vwadd_vx_i64m2_tama __riscv_vwadd_vx_i64m2_m
#define vwadd_wv_i64m2_tama __riscv_vwadd_wv_i64m2_m
#define vwadd_wx_i64m2_tama __riscv_vwadd_wx_i64m2_m
#define vwadd_vv_i64m4_tama __riscv_vwadd_vv_i64m4_m
#define vwadd_vx_i64m4_tama __riscv_vwadd_vx_i64m4_m
#define vwadd_wv_i64m4_tama __riscv_vwadd_wv_i64m4_m
#define vwadd_wx_i64m4_tama __riscv_vwadd_wx_i64m4_m
#define vwadd_vv_i64m8_tama __riscv_vwadd_vv_i64m8_m
#define vwadd_vx_i64m8_tama __riscv_vwadd_vx_i64m8_m
#define vwadd_wv_i64m8_tama __riscv_vwadd_wv_i64m8_m
#define vwadd_wx_i64m8_tama __riscv_vwadd_wx_i64m8_m
#define vwsub_vv_i16mf4_tama __riscv_vwsub_vv_i16mf4_m
#define vwsub_vx_i16mf4_tama __riscv_vwsub_vx_i16mf4_m
#define vwsub_wv_i16mf4_tama __riscv_vwsub_wv_i16mf4_m
#define vwsub_wx_i16mf4_tama __riscv_vwsub_wx_i16mf4_m
#define vwsub_vv_i16mf2_tama __riscv_vwsub_vv_i16mf2_m
#define vwsub_vx_i16mf2_tama __riscv_vwsub_vx_i16mf2_m
#define vwsub_wv_i16mf2_tama __riscv_vwsub_wv_i16mf2_m
#define vwsub_wx_i16mf2_tama __riscv_vwsub_wx_i16mf2_m
#define vwsub_vv_i16m1_tama __riscv_vwsub_vv_i16m1_m
#define vwsub_vx_i16m1_tama __riscv_vwsub_vx_i16m1_m
#define vwsub_wv_i16m1_tama __riscv_vwsub_wv_i16m1_m
#define vwsub_wx_i16m1_tama __riscv_vwsub_wx_i16m1_m
#define vwsub_vv_i16m2_tama __riscv_vwsub_vv_i16m2_m
#define vwsub_vx_i16m2_tama __riscv_vwsub_vx_i16m2_m
#define vwsub_wv_i16m2_tama __riscv_vwsub_wv_i16m2_m
#define vwsub_wx_i16m2_tama __riscv_vwsub_wx_i16m2_m
#define vwsub_vv_i16m4_tama __riscv_vwsub_vv_i16m4_m
#define vwsub_vx_i16m4_tama __riscv_vwsub_vx_i16m4_m
#define vwsub_wv_i16m4_tama __riscv_vwsub_wv_i16m4_m
#define vwsub_wx_i16m4_tama __riscv_vwsub_wx_i16m4_m
#define vwsub_vv_i16m8_tama __riscv_vwsub_vv_i16m8_m
#define vwsub_vx_i16m8_tama __riscv_vwsub_vx_i16m8_m
#define vwsub_wv_i16m8_tama __riscv_vwsub_wv_i16m8_m
#define vwsub_wx_i16m8_tama __riscv_vwsub_wx_i16m8_m
#define vwsub_vv_i32mf2_tama __riscv_vwsub_vv_i32mf2_m
#define vwsub_vx_i32mf2_tama __riscv_vwsub_vx_i32mf2_m
#define vwsub_wv_i32mf2_tama __riscv_vwsub_wv_i32mf2_m
#define vwsub_wx_i32mf2_tama __riscv_vwsub_wx_i32mf2_m
#define vwsub_vv_i32m1_tama __riscv_vwsub_vv_i32m1_m
#define vwsub_vx_i32m1_tama __riscv_vwsub_vx_i32m1_m
#define vwsub_wv_i32m1_tama __riscv_vwsub_wv_i32m1_m
#define vwsub_wx_i32m1_tama __riscv_vwsub_wx_i32m1_m
#define vwsub_vv_i32m2_tama __riscv_vwsub_vv_i32m2_m
#define vwsub_vx_i32m2_tama __riscv_vwsub_vx_i32m2_m
#define vwsub_wv_i32m2_tama __riscv_vwsub_wv_i32m2_m
#define vwsub_wx_i32m2_tama __riscv_vwsub_wx_i32m2_m
#define vwsub_vv_i32m4_tama __riscv_vwsub_vv_i32m4_m
#define vwsub_vx_i32m4_tama __riscv_vwsub_vx_i32m4_m
#define vwsub_wv_i32m4_tama __riscv_vwsub_wv_i32m4_m
#define vwsub_wx_i32m4_tama __riscv_vwsub_wx_i32m4_m
#define vwsub_vv_i32m8_tama __riscv_vwsub_vv_i32m8_m
#define vwsub_vx_i32m8_tama __riscv_vwsub_vx_i32m8_m
#define vwsub_wv_i32m8_tama __riscv_vwsub_wv_i32m8_m
#define vwsub_wx_i32m8_tama __riscv_vwsub_wx_i32m8_m
#define vwsub_vv_i64m1_tama __riscv_vwsub_vv_i64m1_m
#define vwsub_vx_i64m1_tama __riscv_vwsub_vx_i64m1_m
#define vwsub_wv_i64m1_tama __riscv_vwsub_wv_i64m1_m
#define vwsub_wx_i64m1_tama __riscv_vwsub_wx_i64m1_m
#define vwsub_vv_i64m2_tama __riscv_vwsub_vv_i64m2_m
#define vwsub_vx_i64m2_tama __riscv_vwsub_vx_i64m2_m
#define vwsub_wv_i64m2_tama __riscv_vwsub_wv_i64m2_m
#define vwsub_wx_i64m2_tama __riscv_vwsub_wx_i64m2_m
#define vwsub_vv_i64m4_tama __riscv_vwsub_vv_i64m4_m
#define vwsub_vx_i64m4_tama __riscv_vwsub_vx_i64m4_m
#define vwsub_wv_i64m4_tama __riscv_vwsub_wv_i64m4_m
#define vwsub_wx_i64m4_tama __riscv_vwsub_wx_i64m4_m
#define vwsub_vv_i64m8_tama __riscv_vwsub_vv_i64m8_m
#define vwsub_vx_i64m8_tama __riscv_vwsub_vx_i64m8_m
#define vwsub_wv_i64m8_tama __riscv_vwsub_wv_i64m8_m
#define vwsub_wx_i64m8_tama __riscv_vwsub_wx_i64m8_m
#define vwaddu_vv_u16mf4_tama __riscv_vwaddu_vv_u16mf4_m
#define vwaddu_vx_u16mf4_tama __riscv_vwaddu_vx_u16mf4_m
#define vwaddu_wv_u16mf4_tama __riscv_vwaddu_wv_u16mf4_m
#define vwaddu_wx_u16mf4_tama __riscv_vwaddu_wx_u16mf4_m
#define vwaddu_vv_u16mf2_tama __riscv_vwaddu_vv_u16mf2_m
#define vwaddu_vx_u16mf2_tama __riscv_vwaddu_vx_u16mf2_m
#define vwaddu_wv_u16mf2_tama __riscv_vwaddu_wv_u16mf2_m
#define vwaddu_wx_u16mf2_tama __riscv_vwaddu_wx_u16mf2_m
#define vwaddu_vv_u16m1_tama __riscv_vwaddu_vv_u16m1_m
#define vwaddu_vx_u16m1_tama __riscv_vwaddu_vx_u16m1_m
#define vwaddu_wv_u16m1_tama __riscv_vwaddu_wv_u16m1_m
#define vwaddu_wx_u16m1_tama __riscv_vwaddu_wx_u16m1_m
#define vwaddu_vv_u16m2_tama __riscv_vwaddu_vv_u16m2_m
#define vwaddu_vx_u16m2_tama __riscv_vwaddu_vx_u16m2_m
#define vwaddu_wv_u16m2_tama __riscv_vwaddu_wv_u16m2_m
#define vwaddu_wx_u16m2_tama __riscv_vwaddu_wx_u16m2_m
#define vwaddu_vv_u16m4_tama __riscv_vwaddu_vv_u16m4_m
#define vwaddu_vx_u16m4_tama __riscv_vwaddu_vx_u16m4_m
#define vwaddu_wv_u16m4_tama __riscv_vwaddu_wv_u16m4_m
#define vwaddu_wx_u16m4_tama __riscv_vwaddu_wx_u16m4_m
#define vwaddu_vv_u16m8_tama __riscv_vwaddu_vv_u16m8_m
#define vwaddu_vx_u16m8_tama __riscv_vwaddu_vx_u16m8_m
#define vwaddu_wv_u16m8_tama __riscv_vwaddu_wv_u16m8_m
#define vwaddu_wx_u16m8_tama __riscv_vwaddu_wx_u16m8_m
#define vwaddu_vv_u32mf2_tama __riscv_vwaddu_vv_u32mf2_m
#define vwaddu_vx_u32mf2_tama __riscv_vwaddu_vx_u32mf2_m
#define vwaddu_wv_u32mf2_tama __riscv_vwaddu_wv_u32mf2_m
#define vwaddu_wx_u32mf2_tama __riscv_vwaddu_wx_u32mf2_m
#define vwaddu_vv_u32m1_tama __riscv_vwaddu_vv_u32m1_m
#define vwaddu_vx_u32m1_tama __riscv_vwaddu_vx_u32m1_m
#define vwaddu_wv_u32m1_tama __riscv_vwaddu_wv_u32m1_m
#define vwaddu_wx_u32m1_tama __riscv_vwaddu_wx_u32m1_m
#define vwaddu_vv_u32m2_tama __riscv_vwaddu_vv_u32m2_m
#define vwaddu_vx_u32m2_tama __riscv_vwaddu_vx_u32m2_m
#define vwaddu_wv_u32m2_tama __riscv_vwaddu_wv_u32m2_m
#define vwaddu_wx_u32m2_tama __riscv_vwaddu_wx_u32m2_m
#define vwaddu_vv_u32m4_tama __riscv_vwaddu_vv_u32m4_m
#define vwaddu_vx_u32m4_tama __riscv_vwaddu_vx_u32m4_m
#define vwaddu_wv_u32m4_tama __riscv_vwaddu_wv_u32m4_m
#define vwaddu_wx_u32m4_tama __riscv_vwaddu_wx_u32m4_m
#define vwaddu_vv_u32m8_tama __riscv_vwaddu_vv_u32m8_m
#define vwaddu_vx_u32m8_tama __riscv_vwaddu_vx_u32m8_m
#define vwaddu_wv_u32m8_tama __riscv_vwaddu_wv_u32m8_m
#define vwaddu_wx_u32m8_tama __riscv_vwaddu_wx_u32m8_m
#define vwaddu_vv_u64m1_tama __riscv_vwaddu_vv_u64m1_m
#define vwaddu_vx_u64m1_tama __riscv_vwaddu_vx_u64m1_m
#define vwaddu_wv_u64m1_tama __riscv_vwaddu_wv_u64m1_m
#define vwaddu_wx_u64m1_tama __riscv_vwaddu_wx_u64m1_m
#define vwaddu_vv_u64m2_tama __riscv_vwaddu_vv_u64m2_m
#define vwaddu_vx_u64m2_tama __riscv_vwaddu_vx_u64m2_m
#define vwaddu_wv_u64m2_tama __riscv_vwaddu_wv_u64m2_m
#define vwaddu_wx_u64m2_tama __riscv_vwaddu_wx_u64m2_m
#define vwaddu_vv_u64m4_tama __riscv_vwaddu_vv_u64m4_m
#define vwaddu_vx_u64m4_tama __riscv_vwaddu_vx_u64m4_m
#define vwaddu_wv_u64m4_tama __riscv_vwaddu_wv_u64m4_m
#define vwaddu_wx_u64m4_tama __riscv_vwaddu_wx_u64m4_m
#define vwaddu_vv_u64m8_tama __riscv_vwaddu_vv_u64m8_m
#define vwaddu_vx_u64m8_tama __riscv_vwaddu_vx_u64m8_m
#define vwaddu_wv_u64m8_tama __riscv_vwaddu_wv_u64m8_m
#define vwaddu_wx_u64m8_tama __riscv_vwaddu_wx_u64m8_m
#define vwsubu_vv_u16mf4_tama __riscv_vwsubu_vv_u16mf4_m
#define vwsubu_vx_u16mf4_tama __riscv_vwsubu_vx_u16mf4_m
#define vwsubu_wv_u16mf4_tama __riscv_vwsubu_wv_u16mf4_m
#define vwsubu_wx_u16mf4_tama __riscv_vwsubu_wx_u16mf4_m
#define vwsubu_vv_u16mf2_tama __riscv_vwsubu_vv_u16mf2_m
#define vwsubu_vx_u16mf2_tama __riscv_vwsubu_vx_u16mf2_m
#define vwsubu_wv_u16mf2_tama __riscv_vwsubu_wv_u16mf2_m
#define vwsubu_wx_u16mf2_tama __riscv_vwsubu_wx_u16mf2_m
#define vwsubu_vv_u16m1_tama __riscv_vwsubu_vv_u16m1_m
#define vwsubu_vx_u16m1_tama __riscv_vwsubu_vx_u16m1_m
#define vwsubu_wv_u16m1_tama __riscv_vwsubu_wv_u16m1_m
#define vwsubu_wx_u16m1_tama __riscv_vwsubu_wx_u16m1_m
#define vwsubu_vv_u16m2_tama __riscv_vwsubu_vv_u16m2_m
#define vwsubu_vx_u16m2_tama __riscv_vwsubu_vx_u16m2_m
#define vwsubu_wv_u16m2_tama __riscv_vwsubu_wv_u16m2_m
#define vwsubu_wx_u16m2_tama __riscv_vwsubu_wx_u16m2_m
#define vwsubu_vv_u16m4_tama __riscv_vwsubu_vv_u16m4_m
#define vwsubu_vx_u16m4_tama __riscv_vwsubu_vx_u16m4_m
#define vwsubu_wv_u16m4_tama __riscv_vwsubu_wv_u16m4_m
#define vwsubu_wx_u16m4_tama __riscv_vwsubu_wx_u16m4_m
#define vwsubu_vv_u16m8_tama __riscv_vwsubu_vv_u16m8_m
#define vwsubu_vx_u16m8_tama __riscv_vwsubu_vx_u16m8_m
#define vwsubu_wv_u16m8_tama __riscv_vwsubu_wv_u16m8_m
#define vwsubu_wx_u16m8_tama __riscv_vwsubu_wx_u16m8_m
#define vwsubu_vv_u32mf2_tama __riscv_vwsubu_vv_u32mf2_m
#define vwsubu_vx_u32mf2_tama __riscv_vwsubu_vx_u32mf2_m
#define vwsubu_wv_u32mf2_tama __riscv_vwsubu_wv_u32mf2_m
#define vwsubu_wx_u32mf2_tama __riscv_vwsubu_wx_u32mf2_m
#define vwsubu_vv_u32m1_tama __riscv_vwsubu_vv_u32m1_m
#define vwsubu_vx_u32m1_tama __riscv_vwsubu_vx_u32m1_m
#define vwsubu_wv_u32m1_tama __riscv_vwsubu_wv_u32m1_m
#define vwsubu_wx_u32m1_tama __riscv_vwsubu_wx_u32m1_m
#define vwsubu_vv_u32m2_tama __riscv_vwsubu_vv_u32m2_m
#define vwsubu_vx_u32m2_tama __riscv_vwsubu_vx_u32m2_m
#define vwsubu_wv_u32m2_tama __riscv_vwsubu_wv_u32m2_m
#define vwsubu_wx_u32m2_tama __riscv_vwsubu_wx_u32m2_m
#define vwsubu_vv_u32m4_tama __riscv_vwsubu_vv_u32m4_m
#define vwsubu_vx_u32m4_tama __riscv_vwsubu_vx_u32m4_m
#define vwsubu_wv_u32m4_tama __riscv_vwsubu_wv_u32m4_m
#define vwsubu_wx_u32m4_tama __riscv_vwsubu_wx_u32m4_m
#define vwsubu_vv_u32m8_tama __riscv_vwsubu_vv_u32m8_m
#define vwsubu_vx_u32m8_tama __riscv_vwsubu_vx_u32m8_m
#define vwsubu_wv_u32m8_tama __riscv_vwsubu_wv_u32m8_m
#define vwsubu_wx_u32m8_tama __riscv_vwsubu_wx_u32m8_m
#define vwsubu_vv_u64m1_tama __riscv_vwsubu_vv_u64m1_m
#define vwsubu_vx_u64m1_tama __riscv_vwsubu_vx_u64m1_m
#define vwsubu_wv_u64m1_tama __riscv_vwsubu_wv_u64m1_m
#define vwsubu_wx_u64m1_tama __riscv_vwsubu_wx_u64m1_m
#define vwsubu_vv_u64m2_tama __riscv_vwsubu_vv_u64m2_m
#define vwsubu_vx_u64m2_tama __riscv_vwsubu_vx_u64m2_m
#define vwsubu_wv_u64m2_tama __riscv_vwsubu_wv_u64m2_m
#define vwsubu_wx_u64m2_tama __riscv_vwsubu_wx_u64m2_m
#define vwsubu_vv_u64m4_tama __riscv_vwsubu_vv_u64m4_m
#define vwsubu_vx_u64m4_tama __riscv_vwsubu_vx_u64m4_m
#define vwsubu_wv_u64m4_tama __riscv_vwsubu_wv_u64m4_m
#define vwsubu_wx_u64m4_tama __riscv_vwsubu_wx_u64m4_m
#define vwsubu_vv_u64m8_tama __riscv_vwsubu_vv_u64m8_m
#define vwsubu_vx_u64m8_tama __riscv_vwsubu_vx_u64m8_m
#define vwsubu_wv_u64m8_tama __riscv_vwsubu_wv_u64m8_m
#define vwsubu_wx_u64m8_tama __riscv_vwsubu_wx_u64m8_m
// masked functions
#define vwadd_vv_i16mf4_tamu __riscv_vwadd_vv_i16mf4_mu
#define vwadd_vx_i16mf4_tamu __riscv_vwadd_vx_i16mf4_mu
#define vwadd_wv_i16mf4_tamu __riscv_vwadd_wv_i16mf4_mu
#define vwadd_wx_i16mf4_tamu __riscv_vwadd_wx_i16mf4_mu
#define vwadd_vv_i16mf2_tamu __riscv_vwadd_vv_i16mf2_mu
#define vwadd_vx_i16mf2_tamu __riscv_vwadd_vx_i16mf2_mu
#define vwadd_wv_i16mf2_tamu __riscv_vwadd_wv_i16mf2_mu
#define vwadd_wx_i16mf2_tamu __riscv_vwadd_wx_i16mf2_mu
#define vwadd_vv_i16m1_tamu __riscv_vwadd_vv_i16m1_mu
#define vwadd_vx_i16m1_tamu __riscv_vwadd_vx_i16m1_mu
#define vwadd_wv_i16m1_tamu __riscv_vwadd_wv_i16m1_mu
#define vwadd_wx_i16m1_tamu __riscv_vwadd_wx_i16m1_mu
#define vwadd_vv_i16m2_tamu __riscv_vwadd_vv_i16m2_mu
#define vwadd_vx_i16m2_tamu __riscv_vwadd_vx_i16m2_mu
#define vwadd_wv_i16m2_tamu __riscv_vwadd_wv_i16m2_mu
#define vwadd_wx_i16m2_tamu __riscv_vwadd_wx_i16m2_mu
#define vwadd_vv_i16m4_tamu __riscv_vwadd_vv_i16m4_mu
#define vwadd_vx_i16m4_tamu __riscv_vwadd_vx_i16m4_mu
#define vwadd_wv_i16m4_tamu __riscv_vwadd_wv_i16m4_mu
#define vwadd_wx_i16m4_tamu __riscv_vwadd_wx_i16m4_mu
#define vwadd_vv_i16m8_tamu __riscv_vwadd_vv_i16m8_mu
#define vwadd_vx_i16m8_tamu __riscv_vwadd_vx_i16m8_mu
#define vwadd_wv_i16m8_tamu __riscv_vwadd_wv_i16m8_mu
#define vwadd_wx_i16m8_tamu __riscv_vwadd_wx_i16m8_mu
#define vwadd_vv_i32mf2_tamu __riscv_vwadd_vv_i32mf2_mu
#define vwadd_vx_i32mf2_tamu __riscv_vwadd_vx_i32mf2_mu
#define vwadd_wv_i32mf2_tamu __riscv_vwadd_wv_i32mf2_mu
#define vwadd_wx_i32mf2_tamu __riscv_vwadd_wx_i32mf2_mu
#define vwadd_vv_i32m1_tamu __riscv_vwadd_vv_i32m1_mu
#define vwadd_vx_i32m1_tamu __riscv_vwadd_vx_i32m1_mu
#define vwadd_wv_i32m1_tamu __riscv_vwadd_wv_i32m1_mu
#define vwadd_wx_i32m1_tamu __riscv_vwadd_wx_i32m1_mu
#define vwadd_vv_i32m2_tamu __riscv_vwadd_vv_i32m2_mu
#define vwadd_vx_i32m2_tamu __riscv_vwadd_vx_i32m2_mu
#define vwadd_wv_i32m2_tamu __riscv_vwadd_wv_i32m2_mu
#define vwadd_wx_i32m2_tamu __riscv_vwadd_wx_i32m2_mu
#define vwadd_vv_i32m4_tamu __riscv_vwadd_vv_i32m4_mu
#define vwadd_vx_i32m4_tamu __riscv_vwadd_vx_i32m4_mu
#define vwadd_wv_i32m4_tamu __riscv_vwadd_wv_i32m4_mu
#define vwadd_wx_i32m4_tamu __riscv_vwadd_wx_i32m4_mu
#define vwadd_vv_i32m8_tamu __riscv_vwadd_vv_i32m8_mu
#define vwadd_vx_i32m8_tamu __riscv_vwadd_vx_i32m8_mu
#define vwadd_wv_i32m8_tamu __riscv_vwadd_wv_i32m8_mu
#define vwadd_wx_i32m8_tamu __riscv_vwadd_wx_i32m8_mu
#define vwadd_vv_i64m1_tamu __riscv_vwadd_vv_i64m1_mu
#define vwadd_vx_i64m1_tamu __riscv_vwadd_vx_i64m1_mu
#define vwadd_wv_i64m1_tamu __riscv_vwadd_wv_i64m1_mu
#define vwadd_wx_i64m1_tamu __riscv_vwadd_wx_i64m1_mu
#define vwadd_vv_i64m2_tamu __riscv_vwadd_vv_i64m2_mu
#define vwadd_vx_i64m2_tamu __riscv_vwadd_vx_i64m2_mu
#define vwadd_wv_i64m2_tamu __riscv_vwadd_wv_i64m2_mu
#define vwadd_wx_i64m2_tamu __riscv_vwadd_wx_i64m2_mu
#define vwadd_vv_i64m4_tamu __riscv_vwadd_vv_i64m4_mu
#define vwadd_vx_i64m4_tamu __riscv_vwadd_vx_i64m4_mu
#define vwadd_wv_i64m4_tamu __riscv_vwadd_wv_i64m4_mu
#define vwadd_wx_i64m4_tamu __riscv_vwadd_wx_i64m4_mu
#define vwadd_vv_i64m8_tamu __riscv_vwadd_vv_i64m8_mu
#define vwadd_vx_i64m8_tamu __riscv_vwadd_vx_i64m8_mu
#define vwadd_wv_i64m8_tamu __riscv_vwadd_wv_i64m8_mu
#define vwadd_wx_i64m8_tamu __riscv_vwadd_wx_i64m8_mu
#define vwsub_vv_i16mf4_tamu __riscv_vwsub_vv_i16mf4_mu
#define vwsub_vx_i16mf4_tamu __riscv_vwsub_vx_i16mf4_mu
#define vwsub_wv_i16mf4_tamu __riscv_vwsub_wv_i16mf4_mu
#define vwsub_wx_i16mf4_tamu __riscv_vwsub_wx_i16mf4_mu
#define vwsub_vv_i16mf2_tamu __riscv_vwsub_vv_i16mf2_mu
#define vwsub_vx_i16mf2_tamu __riscv_vwsub_vx_i16mf2_mu
#define vwsub_wv_i16mf2_tamu __riscv_vwsub_wv_i16mf2_mu
#define vwsub_wx_i16mf2_tamu __riscv_vwsub_wx_i16mf2_mu
#define vwsub_vv_i16m1_tamu __riscv_vwsub_vv_i16m1_mu
#define vwsub_vx_i16m1_tamu __riscv_vwsub_vx_i16m1_mu
#define vwsub_wv_i16m1_tamu __riscv_vwsub_wv_i16m1_mu
#define vwsub_wx_i16m1_tamu __riscv_vwsub_wx_i16m1_mu
#define vwsub_vv_i16m2_tamu __riscv_vwsub_vv_i16m2_mu
#define vwsub_vx_i16m2_tamu __riscv_vwsub_vx_i16m2_mu
#define vwsub_wv_i16m2_tamu __riscv_vwsub_wv_i16m2_mu
#define vwsub_wx_i16m2_tamu __riscv_vwsub_wx_i16m2_mu
#define vwsub_vv_i16m4_tamu __riscv_vwsub_vv_i16m4_mu
#define vwsub_vx_i16m4_tamu __riscv_vwsub_vx_i16m4_mu
#define vwsub_wv_i16m4_tamu __riscv_vwsub_wv_i16m4_mu
#define vwsub_wx_i16m4_tamu __riscv_vwsub_wx_i16m4_mu
#define vwsub_vv_i16m8_tamu __riscv_vwsub_vv_i16m8_mu
#define vwsub_vx_i16m8_tamu __riscv_vwsub_vx_i16m8_mu
#define vwsub_wv_i16m8_tamu __riscv_vwsub_wv_i16m8_mu
#define vwsub_wx_i16m8_tamu __riscv_vwsub_wx_i16m8_mu
#define vwsub_vv_i32mf2_tamu __riscv_vwsub_vv_i32mf2_mu
#define vwsub_vx_i32mf2_tamu __riscv_vwsub_vx_i32mf2_mu
#define vwsub_wv_i32mf2_tamu __riscv_vwsub_wv_i32mf2_mu
#define vwsub_wx_i32mf2_tamu __riscv_vwsub_wx_i32mf2_mu
#define vwsub_vv_i32m1_tamu __riscv_vwsub_vv_i32m1_mu
#define vwsub_vx_i32m1_tamu __riscv_vwsub_vx_i32m1_mu
#define vwsub_wv_i32m1_tamu __riscv_vwsub_wv_i32m1_mu
#define vwsub_wx_i32m1_tamu __riscv_vwsub_wx_i32m1_mu
#define vwsub_vv_i32m2_tamu __riscv_vwsub_vv_i32m2_mu
#define vwsub_vx_i32m2_tamu __riscv_vwsub_vx_i32m2_mu
#define vwsub_wv_i32m2_tamu __riscv_vwsub_wv_i32m2_mu
#define vwsub_wx_i32m2_tamu __riscv_vwsub_wx_i32m2_mu
#define vwsub_vv_i32m4_tamu __riscv_vwsub_vv_i32m4_mu
#define vwsub_vx_i32m4_tamu __riscv_vwsub_vx_i32m4_mu
#define vwsub_wv_i32m4_tamu __riscv_vwsub_wv_i32m4_mu
#define vwsub_wx_i32m4_tamu __riscv_vwsub_wx_i32m4_mu
#define vwsub_vv_i32m8_tamu __riscv_vwsub_vv_i32m8_mu
#define vwsub_vx_i32m8_tamu __riscv_vwsub_vx_i32m8_mu
#define vwsub_wv_i32m8_tamu __riscv_vwsub_wv_i32m8_mu
#define vwsub_wx_i32m8_tamu __riscv_vwsub_wx_i32m8_mu
#define vwsub_vv_i64m1_tamu __riscv_vwsub_vv_i64m1_mu
#define vwsub_vx_i64m1_tamu __riscv_vwsub_vx_i64m1_mu
#define vwsub_wv_i64m1_tamu __riscv_vwsub_wv_i64m1_mu
#define vwsub_wx_i64m1_tamu __riscv_vwsub_wx_i64m1_mu
#define vwsub_vv_i64m2_tamu __riscv_vwsub_vv_i64m2_mu
#define vwsub_vx_i64m2_tamu __riscv_vwsub_vx_i64m2_mu
#define vwsub_wv_i64m2_tamu __riscv_vwsub_wv_i64m2_mu
#define vwsub_wx_i64m2_tamu __riscv_vwsub_wx_i64m2_mu
#define vwsub_vv_i64m4_tamu __riscv_vwsub_vv_i64m4_mu
#define vwsub_vx_i64m4_tamu __riscv_vwsub_vx_i64m4_mu
#define vwsub_wv_i64m4_tamu __riscv_vwsub_wv_i64m4_mu
#define vwsub_wx_i64m4_tamu __riscv_vwsub_wx_i64m4_mu
#define vwsub_vv_i64m8_tamu __riscv_vwsub_vv_i64m8_mu
#define vwsub_vx_i64m8_tamu __riscv_vwsub_vx_i64m8_mu
#define vwsub_wv_i64m8_tamu __riscv_vwsub_wv_i64m8_mu
#define vwsub_wx_i64m8_tamu __riscv_vwsub_wx_i64m8_mu
#define vwaddu_vv_u16mf4_tamu __riscv_vwaddu_vv_u16mf4_mu
#define vwaddu_vx_u16mf4_tamu __riscv_vwaddu_vx_u16mf4_mu
#define vwaddu_wv_u16mf4_tamu __riscv_vwaddu_wv_u16mf4_mu
#define vwaddu_wx_u16mf4_tamu __riscv_vwaddu_wx_u16mf4_mu
#define vwaddu_vv_u16mf2_tamu __riscv_vwaddu_vv_u16mf2_mu
#define vwaddu_vx_u16mf2_tamu __riscv_vwaddu_vx_u16mf2_mu
#define vwaddu_wv_u16mf2_tamu __riscv_vwaddu_wv_u16mf2_mu
#define vwaddu_wx_u16mf2_tamu __riscv_vwaddu_wx_u16mf2_mu
#define vwaddu_vv_u16m1_tamu __riscv_vwaddu_vv_u16m1_mu
#define vwaddu_vx_u16m1_tamu __riscv_vwaddu_vx_u16m1_mu
#define vwaddu_wv_u16m1_tamu __riscv_vwaddu_wv_u16m1_mu
#define vwaddu_wx_u16m1_tamu __riscv_vwaddu_wx_u16m1_mu
#define vwaddu_vv_u16m2_tamu __riscv_vwaddu_vv_u16m2_mu
#define vwaddu_vx_u16m2_tamu __riscv_vwaddu_vx_u16m2_mu
#define vwaddu_wv_u16m2_tamu __riscv_vwaddu_wv_u16m2_mu
#define vwaddu_wx_u16m2_tamu __riscv_vwaddu_wx_u16m2_mu
#define vwaddu_vv_u16m4_tamu __riscv_vwaddu_vv_u16m4_mu
#define vwaddu_vx_u16m4_tamu __riscv_vwaddu_vx_u16m4_mu
#define vwaddu_wv_u16m4_tamu __riscv_vwaddu_wv_u16m4_mu
#define vwaddu_wx_u16m4_tamu __riscv_vwaddu_wx_u16m4_mu
#define vwaddu_vv_u16m8_tamu __riscv_vwaddu_vv_u16m8_mu
#define vwaddu_vx_u16m8_tamu __riscv_vwaddu_vx_u16m8_mu
#define vwaddu_wv_u16m8_tamu __riscv_vwaddu_wv_u16m8_mu
#define vwaddu_wx_u16m8_tamu __riscv_vwaddu_wx_u16m8_mu
#define vwaddu_vv_u32mf2_tamu __riscv_vwaddu_vv_u32mf2_mu
#define vwaddu_vx_u32mf2_tamu __riscv_vwaddu_vx_u32mf2_mu
#define vwaddu_wv_u32mf2_tamu __riscv_vwaddu_wv_u32mf2_mu
#define vwaddu_wx_u32mf2_tamu __riscv_vwaddu_wx_u32mf2_mu
#define vwaddu_vv_u32m1_tamu __riscv_vwaddu_vv_u32m1_mu
#define vwaddu_vx_u32m1_tamu __riscv_vwaddu_vx_u32m1_mu
#define vwaddu_wv_u32m1_tamu __riscv_vwaddu_wv_u32m1_mu
#define vwaddu_wx_u32m1_tamu __riscv_vwaddu_wx_u32m1_mu
#define vwaddu_vv_u32m2_tamu __riscv_vwaddu_vv_u32m2_mu
#define vwaddu_vx_u32m2_tamu __riscv_vwaddu_vx_u32m2_mu
#define vwaddu_wv_u32m2_tamu __riscv_vwaddu_wv_u32m2_mu
#define vwaddu_wx_u32m2_tamu __riscv_vwaddu_wx_u32m2_mu
#define vwaddu_vv_u32m4_tamu __riscv_vwaddu_vv_u32m4_mu
#define vwaddu_vx_u32m4_tamu __riscv_vwaddu_vx_u32m4_mu
#define vwaddu_wv_u32m4_tamu __riscv_vwaddu_wv_u32m4_mu
#define vwaddu_wx_u32m4_tamu __riscv_vwaddu_wx_u32m4_mu
#define vwaddu_vv_u32m8_tamu __riscv_vwaddu_vv_u32m8_mu
#define vwaddu_vx_u32m8_tamu __riscv_vwaddu_vx_u32m8_mu
#define vwaddu_wv_u32m8_tamu __riscv_vwaddu_wv_u32m8_mu
#define vwaddu_wx_u32m8_tamu __riscv_vwaddu_wx_u32m8_mu
#define vwaddu_vv_u64m1_tamu __riscv_vwaddu_vv_u64m1_mu
#define vwaddu_vx_u64m1_tamu __riscv_vwaddu_vx_u64m1_mu
#define vwaddu_wv_u64m1_tamu __riscv_vwaddu_wv_u64m1_mu
#define vwaddu_wx_u64m1_tamu __riscv_vwaddu_wx_u64m1_mu
#define vwaddu_vv_u64m2_tamu __riscv_vwaddu_vv_u64m2_mu
#define vwaddu_vx_u64m2_tamu __riscv_vwaddu_vx_u64m2_mu
#define vwaddu_wv_u64m2_tamu __riscv_vwaddu_wv_u64m2_mu
#define vwaddu_wx_u64m2_tamu __riscv_vwaddu_wx_u64m2_mu
#define vwaddu_vv_u64m4_tamu __riscv_vwaddu_vv_u64m4_mu
#define vwaddu_vx_u64m4_tamu __riscv_vwaddu_vx_u64m4_mu
#define vwaddu_wv_u64m4_tamu __riscv_vwaddu_wv_u64m4_mu
#define vwaddu_wx_u64m4_tamu __riscv_vwaddu_wx_u64m4_mu
#define vwaddu_vv_u64m8_tamu __riscv_vwaddu_vv_u64m8_mu
#define vwaddu_vx_u64m8_tamu __riscv_vwaddu_vx_u64m8_mu
#define vwaddu_wv_u64m8_tamu __riscv_vwaddu_wv_u64m8_mu
#define vwaddu_wx_u64m8_tamu __riscv_vwaddu_wx_u64m8_mu
#define vwsubu_vv_u16mf4_tamu __riscv_vwsubu_vv_u16mf4_mu
#define vwsubu_vx_u16mf4_tamu __riscv_vwsubu_vx_u16mf4_mu
#define vwsubu_wv_u16mf4_tamu __riscv_vwsubu_wv_u16mf4_mu
#define vwsubu_wx_u16mf4_tamu __riscv_vwsubu_wx_u16mf4_mu
#define vwsubu_vv_u16mf2_tamu __riscv_vwsubu_vv_u16mf2_mu
#define vwsubu_vx_u16mf2_tamu __riscv_vwsubu_vx_u16mf2_mu
#define vwsubu_wv_u16mf2_tamu __riscv_vwsubu_wv_u16mf2_mu
#define vwsubu_wx_u16mf2_tamu __riscv_vwsubu_wx_u16mf2_mu
#define vwsubu_vv_u16m1_tamu __riscv_vwsubu_vv_u16m1_mu
#define vwsubu_vx_u16m1_tamu __riscv_vwsubu_vx_u16m1_mu
#define vwsubu_wv_u16m1_tamu __riscv_vwsubu_wv_u16m1_mu
#define vwsubu_wx_u16m1_tamu __riscv_vwsubu_wx_u16m1_mu
#define vwsubu_vv_u16m2_tamu __riscv_vwsubu_vv_u16m2_mu
#define vwsubu_vx_u16m2_tamu __riscv_vwsubu_vx_u16m2_mu
#define vwsubu_wv_u16m2_tamu __riscv_vwsubu_wv_u16m2_mu
#define vwsubu_wx_u16m2_tamu __riscv_vwsubu_wx_u16m2_mu
#define vwsubu_vv_u16m4_tamu __riscv_vwsubu_vv_u16m4_mu
#define vwsubu_vx_u16m4_tamu __riscv_vwsubu_vx_u16m4_mu
#define vwsubu_wv_u16m4_tamu __riscv_vwsubu_wv_u16m4_mu
#define vwsubu_wx_u16m4_tamu __riscv_vwsubu_wx_u16m4_mu
#define vwsubu_vv_u16m8_tamu __riscv_vwsubu_vv_u16m8_mu
#define vwsubu_vx_u16m8_tamu __riscv_vwsubu_vx_u16m8_mu
#define vwsubu_wv_u16m8_tamu __riscv_vwsubu_wv_u16m8_mu
#define vwsubu_wx_u16m8_tamu __riscv_vwsubu_wx_u16m8_mu
#define vwsubu_vv_u32mf2_tamu __riscv_vwsubu_vv_u32mf2_mu
#define vwsubu_vx_u32mf2_tamu __riscv_vwsubu_vx_u32mf2_mu
#define vwsubu_wv_u32mf2_tamu __riscv_vwsubu_wv_u32mf2_mu
#define vwsubu_wx_u32mf2_tamu __riscv_vwsubu_wx_u32mf2_mu
#define vwsubu_vv_u32m1_tamu __riscv_vwsubu_vv_u32m1_mu
#define vwsubu_vx_u32m1_tamu __riscv_vwsubu_vx_u32m1_mu
#define vwsubu_wv_u32m1_tamu __riscv_vwsubu_wv_u32m1_mu
#define vwsubu_wx_u32m1_tamu __riscv_vwsubu_wx_u32m1_mu
#define vwsubu_vv_u32m2_tamu __riscv_vwsubu_vv_u32m2_mu
#define vwsubu_vx_u32m2_tamu __riscv_vwsubu_vx_u32m2_mu
#define vwsubu_wv_u32m2_tamu __riscv_vwsubu_wv_u32m2_mu
#define vwsubu_wx_u32m2_tamu __riscv_vwsubu_wx_u32m2_mu
#define vwsubu_vv_u32m4_tamu __riscv_vwsubu_vv_u32m4_mu
#define vwsubu_vx_u32m4_tamu __riscv_vwsubu_vx_u32m4_mu
#define vwsubu_wv_u32m4_tamu __riscv_vwsubu_wv_u32m4_mu
#define vwsubu_wx_u32m4_tamu __riscv_vwsubu_wx_u32m4_mu
#define vwsubu_vv_u32m8_tamu __riscv_vwsubu_vv_u32m8_mu
#define vwsubu_vx_u32m8_tamu __riscv_vwsubu_vx_u32m8_mu
#define vwsubu_wv_u32m8_tamu __riscv_vwsubu_wv_u32m8_mu
#define vwsubu_wx_u32m8_tamu __riscv_vwsubu_wx_u32m8_mu
#define vwsubu_vv_u64m1_tamu __riscv_vwsubu_vv_u64m1_mu
#define vwsubu_vx_u64m1_tamu __riscv_vwsubu_vx_u64m1_mu
#define vwsubu_wv_u64m1_tamu __riscv_vwsubu_wv_u64m1_mu
#define vwsubu_wx_u64m1_tamu __riscv_vwsubu_wx_u64m1_mu
#define vwsubu_vv_u64m2_tamu __riscv_vwsubu_vv_u64m2_mu
#define vwsubu_vx_u64m2_tamu __riscv_vwsubu_vx_u64m2_mu
#define vwsubu_wv_u64m2_tamu __riscv_vwsubu_wv_u64m2_mu
#define vwsubu_wx_u64m2_tamu __riscv_vwsubu_wx_u64m2_mu
#define vwsubu_vv_u64m4_tamu __riscv_vwsubu_vv_u64m4_mu
#define vwsubu_vx_u64m4_tamu __riscv_vwsubu_vx_u64m4_mu
#define vwsubu_wv_u64m4_tamu __riscv_vwsubu_wv_u64m4_mu
#define vwsubu_wx_u64m4_tamu __riscv_vwsubu_wx_u64m4_mu
#define vwsubu_vv_u64m8_tamu __riscv_vwsubu_vv_u64m8_mu
#define vwsubu_vx_u64m8_tamu __riscv_vwsubu_vx_u64m8_mu
#define vwsubu_wv_u64m8_tamu __riscv_vwsubu_wv_u64m8_mu
#define vwsubu_wx_u64m8_tamu __riscv_vwsubu_wx_u64m8_mu
#define vsext_vf2_i16mf4_tu __riscv_vsext_vf2_i16mf4_tu
#define vsext_vf2_i16mf2_tu __riscv_vsext_vf2_i16mf2_tu
#define vsext_vf2_i16m1_tu __riscv_vsext_vf2_i16m1_tu
#define vsext_vf2_i16m2_tu __riscv_vsext_vf2_i16m2_tu
#define vsext_vf2_i16m4_tu __riscv_vsext_vf2_i16m4_tu
#define vsext_vf2_i16m8_tu __riscv_vsext_vf2_i16m8_tu
#define vsext_vf4_i32mf2_tu __riscv_vsext_vf4_i32mf2_tu
#define vsext_vf4_i32m1_tu __riscv_vsext_vf4_i32m1_tu
#define vsext_vf4_i32m2_tu __riscv_vsext_vf4_i32m2_tu
#define vsext_vf4_i32m4_tu __riscv_vsext_vf4_i32m4_tu
#define vsext_vf4_i32m8_tu __riscv_vsext_vf4_i32m8_tu
#define vsext_vf8_i64m1_tu __riscv_vsext_vf8_i64m1_tu
#define vsext_vf8_i64m2_tu __riscv_vsext_vf8_i64m2_tu
#define vsext_vf8_i64m4_tu __riscv_vsext_vf8_i64m4_tu
#define vsext_vf8_i64m8_tu __riscv_vsext_vf8_i64m8_tu
#define vsext_vf2_i32mf2_tu __riscv_vsext_vf2_i32mf2_tu
#define vsext_vf2_i32m1_tu __riscv_vsext_vf2_i32m1_tu
#define vsext_vf2_i32m2_tu __riscv_vsext_vf2_i32m2_tu
#define vsext_vf2_i32m4_tu __riscv_vsext_vf2_i32m4_tu
#define vsext_vf2_i32m8_tu __riscv_vsext_vf2_i32m8_tu
#define vsext_vf4_i64m1_tu __riscv_vsext_vf4_i64m1_tu
#define vsext_vf4_i64m2_tu __riscv_vsext_vf4_i64m2_tu
#define vsext_vf4_i64m4_tu __riscv_vsext_vf4_i64m4_tu
#define vsext_vf4_i64m8_tu __riscv_vsext_vf4_i64m8_tu
#define vsext_vf2_i64m1_tu __riscv_vsext_vf2_i64m1_tu
#define vsext_vf2_i64m2_tu __riscv_vsext_vf2_i64m2_tu
#define vsext_vf2_i64m4_tu __riscv_vsext_vf2_i64m4_tu
#define vsext_vf2_i64m8_tu __riscv_vsext_vf2_i64m8_tu
#define vzext_vf2_u16mf4_tu __riscv_vzext_vf2_u16mf4_tu
#define vzext_vf2_u16mf2_tu __riscv_vzext_vf2_u16mf2_tu
#define vzext_vf2_u16m1_tu __riscv_vzext_vf2_u16m1_tu
#define vzext_vf2_u16m2_tu __riscv_vzext_vf2_u16m2_tu
#define vzext_vf2_u16m4_tu __riscv_vzext_vf2_u16m4_tu
#define vzext_vf2_u16m8_tu __riscv_vzext_vf2_u16m8_tu
#define vzext_vf4_u32mf2_tu __riscv_vzext_vf4_u32mf2_tu
#define vzext_vf4_u32m1_tu __riscv_vzext_vf4_u32m1_tu
#define vzext_vf4_u32m2_tu __riscv_vzext_vf4_u32m2_tu
#define vzext_vf4_u32m4_tu __riscv_vzext_vf4_u32m4_tu
#define vzext_vf4_u32m8_tu __riscv_vzext_vf4_u32m8_tu
#define vzext_vf8_u64m1_tu __riscv_vzext_vf8_u64m1_tu
#define vzext_vf8_u64m2_tu __riscv_vzext_vf8_u64m2_tu
#define vzext_vf8_u64m4_tu __riscv_vzext_vf8_u64m4_tu
#define vzext_vf8_u64m8_tu __riscv_vzext_vf8_u64m8_tu
#define vzext_vf2_u32mf2_tu __riscv_vzext_vf2_u32mf2_tu
#define vzext_vf2_u32m1_tu __riscv_vzext_vf2_u32m1_tu
#define vzext_vf2_u32m2_tu __riscv_vzext_vf2_u32m2_tu
#define vzext_vf2_u32m4_tu __riscv_vzext_vf2_u32m4_tu
#define vzext_vf2_u32m8_tu __riscv_vzext_vf2_u32m8_tu
#define vzext_vf4_u64m1_tu __riscv_vzext_vf4_u64m1_tu
#define vzext_vf4_u64m2_tu __riscv_vzext_vf4_u64m2_tu
#define vzext_vf4_u64m4_tu __riscv_vzext_vf4_u64m4_tu
#define vzext_vf4_u64m8_tu __riscv_vzext_vf4_u64m8_tu
#define vzext_vf2_u64m1_tu __riscv_vzext_vf2_u64m1_tu
#define vzext_vf2_u64m2_tu __riscv_vzext_vf2_u64m2_tu
#define vzext_vf2_u64m4_tu __riscv_vzext_vf2_u64m4_tu
#define vzext_vf2_u64m8_tu __riscv_vzext_vf2_u64m8_tu
#define vsext_vf2_i16mf4_ta __riscv_vsext_vf2_i16mf4
#define vsext_vf2_i16mf2_ta __riscv_vsext_vf2_i16mf2
#define vsext_vf2_i16m1_ta __riscv_vsext_vf2_i16m1
#define vsext_vf2_i16m2_ta __riscv_vsext_vf2_i16m2
#define vsext_vf2_i16m4_ta __riscv_vsext_vf2_i16m4
#define vsext_vf2_i16m8_ta __riscv_vsext_vf2_i16m8
#define vsext_vf4_i32mf2_ta __riscv_vsext_vf4_i32mf2
#define vsext_vf4_i32m1_ta __riscv_vsext_vf4_i32m1
#define vsext_vf4_i32m2_ta __riscv_vsext_vf4_i32m2
#define vsext_vf4_i32m4_ta __riscv_vsext_vf4_i32m4
#define vsext_vf4_i32m8_ta __riscv_vsext_vf4_i32m8
#define vsext_vf8_i64m1_ta __riscv_vsext_vf8_i64m1
#define vsext_vf8_i64m2_ta __riscv_vsext_vf8_i64m2
#define vsext_vf8_i64m4_ta __riscv_vsext_vf8_i64m4
#define vsext_vf8_i64m8_ta __riscv_vsext_vf8_i64m8
#define vsext_vf2_i32mf2_ta __riscv_vsext_vf2_i32mf2
#define vsext_vf2_i32m1_ta __riscv_vsext_vf2_i32m1
#define vsext_vf2_i32m2_ta __riscv_vsext_vf2_i32m2
#define vsext_vf2_i32m4_ta __riscv_vsext_vf2_i32m4
#define vsext_vf2_i32m8_ta __riscv_vsext_vf2_i32m8
#define vsext_vf4_i64m1_ta __riscv_vsext_vf4_i64m1
#define vsext_vf4_i64m2_ta __riscv_vsext_vf4_i64m2
#define vsext_vf4_i64m4_ta __riscv_vsext_vf4_i64m4
#define vsext_vf4_i64m8_ta __riscv_vsext_vf4_i64m8
#define vsext_vf2_i64m1_ta __riscv_vsext_vf2_i64m1
#define vsext_vf2_i64m2_ta __riscv_vsext_vf2_i64m2
#define vsext_vf2_i64m4_ta __riscv_vsext_vf2_i64m4
#define vsext_vf2_i64m8_ta __riscv_vsext_vf2_i64m8
#define vzext_vf2_u16mf4_ta __riscv_vzext_vf2_u16mf4
#define vzext_vf2_u16mf2_ta __riscv_vzext_vf2_u16mf2
#define vzext_vf2_u16m1_ta __riscv_vzext_vf2_u16m1
#define vzext_vf2_u16m2_ta __riscv_vzext_vf2_u16m2
#define vzext_vf2_u16m4_ta __riscv_vzext_vf2_u16m4
#define vzext_vf2_u16m8_ta __riscv_vzext_vf2_u16m8
#define vzext_vf4_u32mf2_ta __riscv_vzext_vf4_u32mf2
#define vzext_vf4_u32m1_ta __riscv_vzext_vf4_u32m1
#define vzext_vf4_u32m2_ta __riscv_vzext_vf4_u32m2
#define vzext_vf4_u32m4_ta __riscv_vzext_vf4_u32m4
#define vzext_vf4_u32m8_ta __riscv_vzext_vf4_u32m8
#define vzext_vf8_u64m1_ta __riscv_vzext_vf8_u64m1
#define vzext_vf8_u64m2_ta __riscv_vzext_vf8_u64m2
#define vzext_vf8_u64m4_ta __riscv_vzext_vf8_u64m4
#define vzext_vf8_u64m8_ta __riscv_vzext_vf8_u64m8
#define vzext_vf2_u32mf2_ta __riscv_vzext_vf2_u32mf2
#define vzext_vf2_u32m1_ta __riscv_vzext_vf2_u32m1
#define vzext_vf2_u32m2_ta __riscv_vzext_vf2_u32m2
#define vzext_vf2_u32m4_ta __riscv_vzext_vf2_u32m4
#define vzext_vf2_u32m8_ta __riscv_vzext_vf2_u32m8
#define vzext_vf4_u64m1_ta __riscv_vzext_vf4_u64m1
#define vzext_vf4_u64m2_ta __riscv_vzext_vf4_u64m2
#define vzext_vf4_u64m4_ta __riscv_vzext_vf4_u64m4
#define vzext_vf4_u64m8_ta __riscv_vzext_vf4_u64m8
#define vzext_vf2_u64m1_ta __riscv_vzext_vf2_u64m1
#define vzext_vf2_u64m2_ta __riscv_vzext_vf2_u64m2
#define vzext_vf2_u64m4_ta __riscv_vzext_vf2_u64m4
#define vzext_vf2_u64m8_ta __riscv_vzext_vf2_u64m8
// masked functions
#define vsext_vf2_i16mf4_tuma __riscv_vsext_vf2_i16mf4_tum
#define vsext_vf2_i16mf2_tuma __riscv_vsext_vf2_i16mf2_tum
#define vsext_vf2_i16m1_tuma __riscv_vsext_vf2_i16m1_tum
#define vsext_vf2_i16m2_tuma __riscv_vsext_vf2_i16m2_tum
#define vsext_vf2_i16m4_tuma __riscv_vsext_vf2_i16m4_tum
#define vsext_vf2_i16m8_tuma __riscv_vsext_vf2_i16m8_tum
#define vsext_vf4_i32mf2_tuma __riscv_vsext_vf4_i32mf2_tum
#define vsext_vf4_i32m1_tuma __riscv_vsext_vf4_i32m1_tum
#define vsext_vf4_i32m2_tuma __riscv_vsext_vf4_i32m2_tum
#define vsext_vf4_i32m4_tuma __riscv_vsext_vf4_i32m4_tum
#define vsext_vf4_i32m8_tuma __riscv_vsext_vf4_i32m8_tum
#define vsext_vf8_i64m1_tuma __riscv_vsext_vf8_i64m1_tum
#define vsext_vf8_i64m2_tuma __riscv_vsext_vf8_i64m2_tum
#define vsext_vf8_i64m4_tuma __riscv_vsext_vf8_i64m4_tum
#define vsext_vf8_i64m8_tuma __riscv_vsext_vf8_i64m8_tum
#define vsext_vf2_i32mf2_tuma __riscv_vsext_vf2_i32mf2_tum
#define vsext_vf2_i32m1_tuma __riscv_vsext_vf2_i32m1_tum
#define vsext_vf2_i32m2_tuma __riscv_vsext_vf2_i32m2_tum
#define vsext_vf2_i32m4_tuma __riscv_vsext_vf2_i32m4_tum
#define vsext_vf2_i32m8_tuma __riscv_vsext_vf2_i32m8_tum
#define vsext_vf4_i64m1_tuma __riscv_vsext_vf4_i64m1_tum
#define vsext_vf4_i64m2_tuma __riscv_vsext_vf4_i64m2_tum
#define vsext_vf4_i64m4_tuma __riscv_vsext_vf4_i64m4_tum
#define vsext_vf4_i64m8_tuma __riscv_vsext_vf4_i64m8_tum
#define vsext_vf2_i64m1_tuma __riscv_vsext_vf2_i64m1_tum
#define vsext_vf2_i64m2_tuma __riscv_vsext_vf2_i64m2_tum
#define vsext_vf2_i64m4_tuma __riscv_vsext_vf2_i64m4_tum
#define vsext_vf2_i64m8_tuma __riscv_vsext_vf2_i64m8_tum
#define vzext_vf2_u16mf4_tuma __riscv_vzext_vf2_u16mf4_tum
#define vzext_vf2_u16mf2_tuma __riscv_vzext_vf2_u16mf2_tum
#define vzext_vf2_u16m1_tuma __riscv_vzext_vf2_u16m1_tum
#define vzext_vf2_u16m2_tuma __riscv_vzext_vf2_u16m2_tum
#define vzext_vf2_u16m4_tuma __riscv_vzext_vf2_u16m4_tum
#define vzext_vf2_u16m8_tuma __riscv_vzext_vf2_u16m8_tum
#define vzext_vf4_u32mf2_tuma __riscv_vzext_vf4_u32mf2_tum
#define vzext_vf4_u32m1_tuma __riscv_vzext_vf4_u32m1_tum
#define vzext_vf4_u32m2_tuma __riscv_vzext_vf4_u32m2_tum
#define vzext_vf4_u32m4_tuma __riscv_vzext_vf4_u32m4_tum
#define vzext_vf4_u32m8_tuma __riscv_vzext_vf4_u32m8_tum
#define vzext_vf8_u64m1_tuma __riscv_vzext_vf8_u64m1_tum
#define vzext_vf8_u64m2_tuma __riscv_vzext_vf8_u64m2_tum
#define vzext_vf8_u64m4_tuma __riscv_vzext_vf8_u64m4_tum
#define vzext_vf8_u64m8_tuma __riscv_vzext_vf8_u64m8_tum
#define vzext_vf2_u32mf2_tuma __riscv_vzext_vf2_u32mf2_tum
#define vzext_vf2_u32m1_tuma __riscv_vzext_vf2_u32m1_tum
#define vzext_vf2_u32m2_tuma __riscv_vzext_vf2_u32m2_tum
#define vzext_vf2_u32m4_tuma __riscv_vzext_vf2_u32m4_tum
#define vzext_vf2_u32m8_tuma __riscv_vzext_vf2_u32m8_tum
#define vzext_vf4_u64m1_tuma __riscv_vzext_vf4_u64m1_tum
#define vzext_vf4_u64m2_tuma __riscv_vzext_vf4_u64m2_tum
#define vzext_vf4_u64m4_tuma __riscv_vzext_vf4_u64m4_tum
#define vzext_vf4_u64m8_tuma __riscv_vzext_vf4_u64m8_tum
#define vzext_vf2_u64m1_tuma __riscv_vzext_vf2_u64m1_tum
#define vzext_vf2_u64m2_tuma __riscv_vzext_vf2_u64m2_tum
#define vzext_vf2_u64m4_tuma __riscv_vzext_vf2_u64m4_tum
#define vzext_vf2_u64m8_tuma __riscv_vzext_vf2_u64m8_tum
// masked functions
#define vsext_vf2_i16mf4_tumu __riscv_vsext_vf2_i16mf4_tumu
#define vsext_vf2_i16mf2_tumu __riscv_vsext_vf2_i16mf2_tumu
#define vsext_vf2_i16m1_tumu __riscv_vsext_vf2_i16m1_tumu
#define vsext_vf2_i16m2_tumu __riscv_vsext_vf2_i16m2_tumu
#define vsext_vf2_i16m4_tumu __riscv_vsext_vf2_i16m4_tumu
#define vsext_vf2_i16m8_tumu __riscv_vsext_vf2_i16m8_tumu
#define vsext_vf4_i32mf2_tumu __riscv_vsext_vf4_i32mf2_tumu
#define vsext_vf4_i32m1_tumu __riscv_vsext_vf4_i32m1_tumu
#define vsext_vf4_i32m2_tumu __riscv_vsext_vf4_i32m2_tumu
#define vsext_vf4_i32m4_tumu __riscv_vsext_vf4_i32m4_tumu
#define vsext_vf4_i32m8_tumu __riscv_vsext_vf4_i32m8_tumu
#define vsext_vf8_i64m1_tumu __riscv_vsext_vf8_i64m1_tumu
#define vsext_vf8_i64m2_tumu __riscv_vsext_vf8_i64m2_tumu
#define vsext_vf8_i64m4_tumu __riscv_vsext_vf8_i64m4_tumu
#define vsext_vf8_i64m8_tumu __riscv_vsext_vf8_i64m8_tumu
#define vsext_vf2_i32mf2_tumu __riscv_vsext_vf2_i32mf2_tumu
#define vsext_vf2_i32m1_tumu __riscv_vsext_vf2_i32m1_tumu
#define vsext_vf2_i32m2_tumu __riscv_vsext_vf2_i32m2_tumu
#define vsext_vf2_i32m4_tumu __riscv_vsext_vf2_i32m4_tumu
#define vsext_vf2_i32m8_tumu __riscv_vsext_vf2_i32m8_tumu
#define vsext_vf4_i64m1_tumu __riscv_vsext_vf4_i64m1_tumu
#define vsext_vf4_i64m2_tumu __riscv_vsext_vf4_i64m2_tumu
#define vsext_vf4_i64m4_tumu __riscv_vsext_vf4_i64m4_tumu
#define vsext_vf4_i64m8_tumu __riscv_vsext_vf4_i64m8_tumu
#define vsext_vf2_i64m1_tumu __riscv_vsext_vf2_i64m1_tumu
#define vsext_vf2_i64m2_tumu __riscv_vsext_vf2_i64m2_tumu
#define vsext_vf2_i64m4_tumu __riscv_vsext_vf2_i64m4_tumu
#define vsext_vf2_i64m8_tumu __riscv_vsext_vf2_i64m8_tumu
#define vzext_vf2_u16mf4_tumu __riscv_vzext_vf2_u16mf4_tumu
#define vzext_vf2_u16mf2_tumu __riscv_vzext_vf2_u16mf2_tumu
#define vzext_vf2_u16m1_tumu __riscv_vzext_vf2_u16m1_tumu
#define vzext_vf2_u16m2_tumu __riscv_vzext_vf2_u16m2_tumu
#define vzext_vf2_u16m4_tumu __riscv_vzext_vf2_u16m4_tumu
#define vzext_vf2_u16m8_tumu __riscv_vzext_vf2_u16m8_tumu
#define vzext_vf4_u32mf2_tumu __riscv_vzext_vf4_u32mf2_tumu
#define vzext_vf4_u32m1_tumu __riscv_vzext_vf4_u32m1_tumu
#define vzext_vf4_u32m2_tumu __riscv_vzext_vf4_u32m2_tumu
#define vzext_vf4_u32m4_tumu __riscv_vzext_vf4_u32m4_tumu
#define vzext_vf4_u32m8_tumu __riscv_vzext_vf4_u32m8_tumu
#define vzext_vf8_u64m1_tumu __riscv_vzext_vf8_u64m1_tumu
#define vzext_vf8_u64m2_tumu __riscv_vzext_vf8_u64m2_tumu
#define vzext_vf8_u64m4_tumu __riscv_vzext_vf8_u64m4_tumu
#define vzext_vf8_u64m8_tumu __riscv_vzext_vf8_u64m8_tumu
#define vzext_vf2_u32mf2_tumu __riscv_vzext_vf2_u32mf2_tumu
#define vzext_vf2_u32m1_tumu __riscv_vzext_vf2_u32m1_tumu
#define vzext_vf2_u32m2_tumu __riscv_vzext_vf2_u32m2_tumu
#define vzext_vf2_u32m4_tumu __riscv_vzext_vf2_u32m4_tumu
#define vzext_vf2_u32m8_tumu __riscv_vzext_vf2_u32m8_tumu
#define vzext_vf4_u64m1_tumu __riscv_vzext_vf4_u64m1_tumu
#define vzext_vf4_u64m2_tumu __riscv_vzext_vf4_u64m2_tumu
#define vzext_vf4_u64m4_tumu __riscv_vzext_vf4_u64m4_tumu
#define vzext_vf4_u64m8_tumu __riscv_vzext_vf4_u64m8_tumu
#define vzext_vf2_u64m1_tumu __riscv_vzext_vf2_u64m1_tumu
#define vzext_vf2_u64m2_tumu __riscv_vzext_vf2_u64m2_tumu
#define vzext_vf2_u64m4_tumu __riscv_vzext_vf2_u64m4_tumu
#define vzext_vf2_u64m8_tumu __riscv_vzext_vf2_u64m8_tumu
// masked functions
#define vsext_vf2_i16mf4_tama __riscv_vsext_vf2_i16mf4_m
#define vsext_vf2_i16mf2_tama __riscv_vsext_vf2_i16mf2_m
#define vsext_vf2_i16m1_tama __riscv_vsext_vf2_i16m1_m
#define vsext_vf2_i16m2_tama __riscv_vsext_vf2_i16m2_m
#define vsext_vf2_i16m4_tama __riscv_vsext_vf2_i16m4_m
#define vsext_vf2_i16m8_tama __riscv_vsext_vf2_i16m8_m
#define vsext_vf4_i32mf2_tama __riscv_vsext_vf4_i32mf2_m
#define vsext_vf4_i32m1_tama __riscv_vsext_vf4_i32m1_m
#define vsext_vf4_i32m2_tama __riscv_vsext_vf4_i32m2_m
#define vsext_vf4_i32m4_tama __riscv_vsext_vf4_i32m4_m
#define vsext_vf4_i32m8_tama __riscv_vsext_vf4_i32m8_m
#define vsext_vf8_i64m1_tama __riscv_vsext_vf8_i64m1_m
#define vsext_vf8_i64m2_tama __riscv_vsext_vf8_i64m2_m
#define vsext_vf8_i64m4_tama __riscv_vsext_vf8_i64m4_m
#define vsext_vf8_i64m8_tama __riscv_vsext_vf8_i64m8_m
#define vsext_vf2_i32mf2_tama __riscv_vsext_vf2_i32mf2_m
#define vsext_vf2_i32m1_tama __riscv_vsext_vf2_i32m1_m
#define vsext_vf2_i32m2_tama __riscv_vsext_vf2_i32m2_m
#define vsext_vf2_i32m4_tama __riscv_vsext_vf2_i32m4_m
#define vsext_vf2_i32m8_tama __riscv_vsext_vf2_i32m8_m
#define vsext_vf4_i64m1_tama __riscv_vsext_vf4_i64m1_m
#define vsext_vf4_i64m2_tama __riscv_vsext_vf4_i64m2_m
#define vsext_vf4_i64m4_tama __riscv_vsext_vf4_i64m4_m
#define vsext_vf4_i64m8_tama __riscv_vsext_vf4_i64m8_m
#define vsext_vf2_i64m1_tama __riscv_vsext_vf2_i64m1_m
#define vsext_vf2_i64m2_tama __riscv_vsext_vf2_i64m2_m
#define vsext_vf2_i64m4_tama __riscv_vsext_vf2_i64m4_m
#define vsext_vf2_i64m8_tama __riscv_vsext_vf2_i64m8_m
#define vzext_vf2_u16mf4_tama __riscv_vzext_vf2_u16mf4_m
#define vzext_vf2_u16mf2_tama __riscv_vzext_vf2_u16mf2_m
#define vzext_vf2_u16m1_tama __riscv_vzext_vf2_u16m1_m
#define vzext_vf2_u16m2_tama __riscv_vzext_vf2_u16m2_m
#define vzext_vf2_u16m4_tama __riscv_vzext_vf2_u16m4_m
#define vzext_vf2_u16m8_tama __riscv_vzext_vf2_u16m8_m
#define vzext_vf4_u32mf2_tama __riscv_vzext_vf4_u32mf2_m
#define vzext_vf4_u32m1_tama __riscv_vzext_vf4_u32m1_m
#define vzext_vf4_u32m2_tama __riscv_vzext_vf4_u32m2_m
#define vzext_vf4_u32m4_tama __riscv_vzext_vf4_u32m4_m
#define vzext_vf4_u32m8_tama __riscv_vzext_vf4_u32m8_m
#define vzext_vf8_u64m1_tama __riscv_vzext_vf8_u64m1_m
#define vzext_vf8_u64m2_tama __riscv_vzext_vf8_u64m2_m
#define vzext_vf8_u64m4_tama __riscv_vzext_vf8_u64m4_m
#define vzext_vf8_u64m8_tama __riscv_vzext_vf8_u64m8_m
#define vzext_vf2_u32mf2_tama __riscv_vzext_vf2_u32mf2_m
#define vzext_vf2_u32m1_tama __riscv_vzext_vf2_u32m1_m
#define vzext_vf2_u32m2_tama __riscv_vzext_vf2_u32m2_m
#define vzext_vf2_u32m4_tama __riscv_vzext_vf2_u32m4_m
#define vzext_vf2_u32m8_tama __riscv_vzext_vf2_u32m8_m
#define vzext_vf4_u64m1_tama __riscv_vzext_vf4_u64m1_m
#define vzext_vf4_u64m2_tama __riscv_vzext_vf4_u64m2_m
#define vzext_vf4_u64m4_tama __riscv_vzext_vf4_u64m4_m
#define vzext_vf4_u64m8_tama __riscv_vzext_vf4_u64m8_m
#define vzext_vf2_u64m1_tama __riscv_vzext_vf2_u64m1_m
#define vzext_vf2_u64m2_tama __riscv_vzext_vf2_u64m2_m
#define vzext_vf2_u64m4_tama __riscv_vzext_vf2_u64m4_m
#define vzext_vf2_u64m8_tama __riscv_vzext_vf2_u64m8_m
// masked functions
#define vsext_vf2_i16mf4_tamu __riscv_vsext_vf2_i16mf4_mu
#define vsext_vf2_i16mf2_tamu __riscv_vsext_vf2_i16mf2_mu
#define vsext_vf2_i16m1_tamu __riscv_vsext_vf2_i16m1_mu
#define vsext_vf2_i16m2_tamu __riscv_vsext_vf2_i16m2_mu
#define vsext_vf2_i16m4_tamu __riscv_vsext_vf2_i16m4_mu
#define vsext_vf2_i16m8_tamu __riscv_vsext_vf2_i16m8_mu
#define vsext_vf4_i32mf2_tamu __riscv_vsext_vf4_i32mf2_mu
#define vsext_vf4_i32m1_tamu __riscv_vsext_vf4_i32m1_mu
#define vsext_vf4_i32m2_tamu __riscv_vsext_vf4_i32m2_mu
#define vsext_vf4_i32m4_tamu __riscv_vsext_vf4_i32m4_mu
#define vsext_vf4_i32m8_tamu __riscv_vsext_vf4_i32m8_mu
#define vsext_vf8_i64m1_tamu __riscv_vsext_vf8_i64m1_mu
#define vsext_vf8_i64m2_tamu __riscv_vsext_vf8_i64m2_mu
#define vsext_vf8_i64m4_tamu __riscv_vsext_vf8_i64m4_mu
#define vsext_vf8_i64m8_tamu __riscv_vsext_vf8_i64m8_mu
#define vsext_vf2_i32mf2_tamu __riscv_vsext_vf2_i32mf2_mu
#define vsext_vf2_i32m1_tamu __riscv_vsext_vf2_i32m1_mu
#define vsext_vf2_i32m2_tamu __riscv_vsext_vf2_i32m2_mu
#define vsext_vf2_i32m4_tamu __riscv_vsext_vf2_i32m4_mu
#define vsext_vf2_i32m8_tamu __riscv_vsext_vf2_i32m8_mu
#define vsext_vf4_i64m1_tamu __riscv_vsext_vf4_i64m1_mu
#define vsext_vf4_i64m2_tamu __riscv_vsext_vf4_i64m2_mu
#define vsext_vf4_i64m4_tamu __riscv_vsext_vf4_i64m4_mu
#define vsext_vf4_i64m8_tamu __riscv_vsext_vf4_i64m8_mu
#define vsext_vf2_i64m1_tamu __riscv_vsext_vf2_i64m1_mu
#define vsext_vf2_i64m2_tamu __riscv_vsext_vf2_i64m2_mu
#define vsext_vf2_i64m4_tamu __riscv_vsext_vf2_i64m4_mu
#define vsext_vf2_i64m8_tamu __riscv_vsext_vf2_i64m8_mu
#define vzext_vf2_u16mf4_tamu __riscv_vzext_vf2_u16mf4_mu
#define vzext_vf2_u16mf2_tamu __riscv_vzext_vf2_u16mf2_mu
#define vzext_vf2_u16m1_tamu __riscv_vzext_vf2_u16m1_mu
#define vzext_vf2_u16m2_tamu __riscv_vzext_vf2_u16m2_mu
#define vzext_vf2_u16m4_tamu __riscv_vzext_vf2_u16m4_mu
#define vzext_vf2_u16m8_tamu __riscv_vzext_vf2_u16m8_mu
#define vzext_vf4_u32mf2_tamu __riscv_vzext_vf4_u32mf2_mu
#define vzext_vf4_u32m1_tamu __riscv_vzext_vf4_u32m1_mu
#define vzext_vf4_u32m2_tamu __riscv_vzext_vf4_u32m2_mu
#define vzext_vf4_u32m4_tamu __riscv_vzext_vf4_u32m4_mu
#define vzext_vf4_u32m8_tamu __riscv_vzext_vf4_u32m8_mu
#define vzext_vf8_u64m1_tamu __riscv_vzext_vf8_u64m1_mu
#define vzext_vf8_u64m2_tamu __riscv_vzext_vf8_u64m2_mu
#define vzext_vf8_u64m4_tamu __riscv_vzext_vf8_u64m4_mu
#define vzext_vf8_u64m8_tamu __riscv_vzext_vf8_u64m8_mu
#define vzext_vf2_u32mf2_tamu __riscv_vzext_vf2_u32mf2_mu
#define vzext_vf2_u32m1_tamu __riscv_vzext_vf2_u32m1_mu
#define vzext_vf2_u32m2_tamu __riscv_vzext_vf2_u32m2_mu
#define vzext_vf2_u32m4_tamu __riscv_vzext_vf2_u32m4_mu
#define vzext_vf2_u32m8_tamu __riscv_vzext_vf2_u32m8_mu
#define vzext_vf4_u64m1_tamu __riscv_vzext_vf4_u64m1_mu
#define vzext_vf4_u64m2_tamu __riscv_vzext_vf4_u64m2_mu
#define vzext_vf4_u64m4_tamu __riscv_vzext_vf4_u64m4_mu
#define vzext_vf4_u64m8_tamu __riscv_vzext_vf4_u64m8_mu
#define vzext_vf2_u64m1_tamu __riscv_vzext_vf2_u64m1_mu
#define vzext_vf2_u64m2_tamu __riscv_vzext_vf2_u64m2_mu
#define vzext_vf2_u64m4_tamu __riscv_vzext_vf2_u64m4_mu
#define vzext_vf2_u64m8_tamu __riscv_vzext_vf2_u64m8_mu
#define vadc_vvm_i8mf8_tu __riscv_vadc_vvm_i8mf8_tu
#define vadc_vxm_i8mf8_tu __riscv_vadc_vxm_i8mf8_tu
#define vadc_vvm_i8mf4_tu __riscv_vadc_vvm_i8mf4_tu
#define vadc_vxm_i8mf4_tu __riscv_vadc_vxm_i8mf4_tu
#define vadc_vvm_i8mf2_tu __riscv_vadc_vvm_i8mf2_tu
#define vadc_vxm_i8mf2_tu __riscv_vadc_vxm_i8mf2_tu
#define vadc_vvm_i8m1_tu __riscv_vadc_vvm_i8m1_tu
#define vadc_vxm_i8m1_tu __riscv_vadc_vxm_i8m1_tu
#define vadc_vvm_i8m2_tu __riscv_vadc_vvm_i8m2_tu
#define vadc_vxm_i8m2_tu __riscv_vadc_vxm_i8m2_tu
#define vadc_vvm_i8m4_tu __riscv_vadc_vvm_i8m4_tu
#define vadc_vxm_i8m4_tu __riscv_vadc_vxm_i8m4_tu
#define vadc_vvm_i8m8_tu __riscv_vadc_vvm_i8m8_tu
#define vadc_vxm_i8m8_tu __riscv_vadc_vxm_i8m8_tu
#define vadc_vvm_i16mf4_tu __riscv_vadc_vvm_i16mf4_tu
#define vadc_vxm_i16mf4_tu __riscv_vadc_vxm_i16mf4_tu
#define vadc_vvm_i16mf2_tu __riscv_vadc_vvm_i16mf2_tu
#define vadc_vxm_i16mf2_tu __riscv_vadc_vxm_i16mf2_tu
#define vadc_vvm_i16m1_tu __riscv_vadc_vvm_i16m1_tu
#define vadc_vxm_i16m1_tu __riscv_vadc_vxm_i16m1_tu
#define vadc_vvm_i16m2_tu __riscv_vadc_vvm_i16m2_tu
#define vadc_vxm_i16m2_tu __riscv_vadc_vxm_i16m2_tu
#define vadc_vvm_i16m4_tu __riscv_vadc_vvm_i16m4_tu
#define vadc_vxm_i16m4_tu __riscv_vadc_vxm_i16m4_tu
#define vadc_vvm_i16m8_tu __riscv_vadc_vvm_i16m8_tu
#define vadc_vxm_i16m8_tu __riscv_vadc_vxm_i16m8_tu
#define vadc_vvm_i32mf2_tu __riscv_vadc_vvm_i32mf2_tu
#define vadc_vxm_i32mf2_tu __riscv_vadc_vxm_i32mf2_tu
#define vadc_vvm_i32m1_tu __riscv_vadc_vvm_i32m1_tu
#define vadc_vxm_i32m1_tu __riscv_vadc_vxm_i32m1_tu
#define vadc_vvm_i32m2_tu __riscv_vadc_vvm_i32m2_tu
#define vadc_vxm_i32m2_tu __riscv_vadc_vxm_i32m2_tu
#define vadc_vvm_i32m4_tu __riscv_vadc_vvm_i32m4_tu
#define vadc_vxm_i32m4_tu __riscv_vadc_vxm_i32m4_tu
#define vadc_vvm_i32m8_tu __riscv_vadc_vvm_i32m8_tu
#define vadc_vxm_i32m8_tu __riscv_vadc_vxm_i32m8_tu
#define vadc_vvm_i64m1_tu __riscv_vadc_vvm_i64m1_tu
#define vadc_vxm_i64m1_tu __riscv_vadc_vxm_i64m1_tu
#define vadc_vvm_i64m2_tu __riscv_vadc_vvm_i64m2_tu
#define vadc_vxm_i64m2_tu __riscv_vadc_vxm_i64m2_tu
#define vadc_vvm_i64m4_tu __riscv_vadc_vvm_i64m4_tu
#define vadc_vxm_i64m4_tu __riscv_vadc_vxm_i64m4_tu
#define vadc_vvm_i64m8_tu __riscv_vadc_vvm_i64m8_tu
#define vadc_vxm_i64m8_tu __riscv_vadc_vxm_i64m8_tu
#define vsbc_vvm_i8mf8_tu __riscv_vsbc_vvm_i8mf8_tu
#define vsbc_vxm_i8mf8_tu __riscv_vsbc_vxm_i8mf8_tu
#define vsbc_vvm_i8mf4_tu __riscv_vsbc_vvm_i8mf4_tu
#define vsbc_vxm_i8mf4_tu __riscv_vsbc_vxm_i8mf4_tu
#define vsbc_vvm_i8mf2_tu __riscv_vsbc_vvm_i8mf2_tu
#define vsbc_vxm_i8mf2_tu __riscv_vsbc_vxm_i8mf2_tu
#define vsbc_vvm_i8m1_tu __riscv_vsbc_vvm_i8m1_tu
#define vsbc_vxm_i8m1_tu __riscv_vsbc_vxm_i8m1_tu
#define vsbc_vvm_i8m2_tu __riscv_vsbc_vvm_i8m2_tu
#define vsbc_vxm_i8m2_tu __riscv_vsbc_vxm_i8m2_tu
#define vsbc_vvm_i8m4_tu __riscv_vsbc_vvm_i8m4_tu
#define vsbc_vxm_i8m4_tu __riscv_vsbc_vxm_i8m4_tu
#define vsbc_vvm_i8m8_tu __riscv_vsbc_vvm_i8m8_tu
#define vsbc_vxm_i8m8_tu __riscv_vsbc_vxm_i8m8_tu
#define vsbc_vvm_i16mf4_tu __riscv_vsbc_vvm_i16mf4_tu
#define vsbc_vxm_i16mf4_tu __riscv_vsbc_vxm_i16mf4_tu
#define vsbc_vvm_i16mf2_tu __riscv_vsbc_vvm_i16mf2_tu
#define vsbc_vxm_i16mf2_tu __riscv_vsbc_vxm_i16mf2_tu
#define vsbc_vvm_i16m1_tu __riscv_vsbc_vvm_i16m1_tu
#define vsbc_vxm_i16m1_tu __riscv_vsbc_vxm_i16m1_tu
#define vsbc_vvm_i16m2_tu __riscv_vsbc_vvm_i16m2_tu
#define vsbc_vxm_i16m2_tu __riscv_vsbc_vxm_i16m2_tu
#define vsbc_vvm_i16m4_tu __riscv_vsbc_vvm_i16m4_tu
#define vsbc_vxm_i16m4_tu __riscv_vsbc_vxm_i16m4_tu
#define vsbc_vvm_i16m8_tu __riscv_vsbc_vvm_i16m8_tu
#define vsbc_vxm_i16m8_tu __riscv_vsbc_vxm_i16m8_tu
#define vsbc_vvm_i32mf2_tu __riscv_vsbc_vvm_i32mf2_tu
#define vsbc_vxm_i32mf2_tu __riscv_vsbc_vxm_i32mf2_tu
#define vsbc_vvm_i32m1_tu __riscv_vsbc_vvm_i32m1_tu
#define vsbc_vxm_i32m1_tu __riscv_vsbc_vxm_i32m1_tu
#define vsbc_vvm_i32m2_tu __riscv_vsbc_vvm_i32m2_tu
#define vsbc_vxm_i32m2_tu __riscv_vsbc_vxm_i32m2_tu
#define vsbc_vvm_i32m4_tu __riscv_vsbc_vvm_i32m4_tu
#define vsbc_vxm_i32m4_tu __riscv_vsbc_vxm_i32m4_tu
#define vsbc_vvm_i32m8_tu __riscv_vsbc_vvm_i32m8_tu
#define vsbc_vxm_i32m8_tu __riscv_vsbc_vxm_i32m8_tu
#define vsbc_vvm_i64m1_tu __riscv_vsbc_vvm_i64m1_tu
#define vsbc_vxm_i64m1_tu __riscv_vsbc_vxm_i64m1_tu
#define vsbc_vvm_i64m2_tu __riscv_vsbc_vvm_i64m2_tu
#define vsbc_vxm_i64m2_tu __riscv_vsbc_vxm_i64m2_tu
#define vsbc_vvm_i64m4_tu __riscv_vsbc_vvm_i64m4_tu
#define vsbc_vxm_i64m4_tu __riscv_vsbc_vxm_i64m4_tu
#define vsbc_vvm_i64m8_tu __riscv_vsbc_vvm_i64m8_tu
#define vsbc_vxm_i64m8_tu __riscv_vsbc_vxm_i64m8_tu
#define vadc_vvm_u8mf8_tu __riscv_vadc_vvm_u8mf8_tu
#define vadc_vxm_u8mf8_tu __riscv_vadc_vxm_u8mf8_tu
#define vadc_vvm_u8mf4_tu __riscv_vadc_vvm_u8mf4_tu
#define vadc_vxm_u8mf4_tu __riscv_vadc_vxm_u8mf4_tu
#define vadc_vvm_u8mf2_tu __riscv_vadc_vvm_u8mf2_tu
#define vadc_vxm_u8mf2_tu __riscv_vadc_vxm_u8mf2_tu
#define vadc_vvm_u8m1_tu __riscv_vadc_vvm_u8m1_tu
#define vadc_vxm_u8m1_tu __riscv_vadc_vxm_u8m1_tu
#define vadc_vvm_u8m2_tu __riscv_vadc_vvm_u8m2_tu
#define vadc_vxm_u8m2_tu __riscv_vadc_vxm_u8m2_tu
#define vadc_vvm_u8m4_tu __riscv_vadc_vvm_u8m4_tu
#define vadc_vxm_u8m4_tu __riscv_vadc_vxm_u8m4_tu
#define vadc_vvm_u8m8_tu __riscv_vadc_vvm_u8m8_tu
#define vadc_vxm_u8m8_tu __riscv_vadc_vxm_u8m8_tu
#define vadc_vvm_u16mf4_tu __riscv_vadc_vvm_u16mf4_tu
#define vadc_vxm_u16mf4_tu __riscv_vadc_vxm_u16mf4_tu
#define vadc_vvm_u16mf2_tu __riscv_vadc_vvm_u16mf2_tu
#define vadc_vxm_u16mf2_tu __riscv_vadc_vxm_u16mf2_tu
#define vadc_vvm_u16m1_tu __riscv_vadc_vvm_u16m1_tu
#define vadc_vxm_u16m1_tu __riscv_vadc_vxm_u16m1_tu
#define vadc_vvm_u16m2_tu __riscv_vadc_vvm_u16m2_tu
#define vadc_vxm_u16m2_tu __riscv_vadc_vxm_u16m2_tu
#define vadc_vvm_u16m4_tu __riscv_vadc_vvm_u16m4_tu
#define vadc_vxm_u16m4_tu __riscv_vadc_vxm_u16m4_tu
#define vadc_vvm_u16m8_tu __riscv_vadc_vvm_u16m8_tu
#define vadc_vxm_u16m8_tu __riscv_vadc_vxm_u16m8_tu
#define vadc_vvm_u32mf2_tu __riscv_vadc_vvm_u32mf2_tu
#define vadc_vxm_u32mf2_tu __riscv_vadc_vxm_u32mf2_tu
#define vadc_vvm_u32m1_tu __riscv_vadc_vvm_u32m1_tu
#define vadc_vxm_u32m1_tu __riscv_vadc_vxm_u32m1_tu
#define vadc_vvm_u32m2_tu __riscv_vadc_vvm_u32m2_tu
#define vadc_vxm_u32m2_tu __riscv_vadc_vxm_u32m2_tu
#define vadc_vvm_u32m4_tu __riscv_vadc_vvm_u32m4_tu
#define vadc_vxm_u32m4_tu __riscv_vadc_vxm_u32m4_tu
#define vadc_vvm_u32m8_tu __riscv_vadc_vvm_u32m8_tu
#define vadc_vxm_u32m8_tu __riscv_vadc_vxm_u32m8_tu
#define vadc_vvm_u64m1_tu __riscv_vadc_vvm_u64m1_tu
#define vadc_vxm_u64m1_tu __riscv_vadc_vxm_u64m1_tu
#define vadc_vvm_u64m2_tu __riscv_vadc_vvm_u64m2_tu
#define vadc_vxm_u64m2_tu __riscv_vadc_vxm_u64m2_tu
#define vadc_vvm_u64m4_tu __riscv_vadc_vvm_u64m4_tu
#define vadc_vxm_u64m4_tu __riscv_vadc_vxm_u64m4_tu
#define vadc_vvm_u64m8_tu __riscv_vadc_vvm_u64m8_tu
#define vadc_vxm_u64m8_tu __riscv_vadc_vxm_u64m8_tu
#define vsbc_vvm_u8mf8_tu __riscv_vsbc_vvm_u8mf8_tu
#define vsbc_vxm_u8mf8_tu __riscv_vsbc_vxm_u8mf8_tu
#define vsbc_vvm_u8mf4_tu __riscv_vsbc_vvm_u8mf4_tu
#define vsbc_vxm_u8mf4_tu __riscv_vsbc_vxm_u8mf4_tu
#define vsbc_vvm_u8mf2_tu __riscv_vsbc_vvm_u8mf2_tu
#define vsbc_vxm_u8mf2_tu __riscv_vsbc_vxm_u8mf2_tu
#define vsbc_vvm_u8m1_tu __riscv_vsbc_vvm_u8m1_tu
#define vsbc_vxm_u8m1_tu __riscv_vsbc_vxm_u8m1_tu
#define vsbc_vvm_u8m2_tu __riscv_vsbc_vvm_u8m2_tu
#define vsbc_vxm_u8m2_tu __riscv_vsbc_vxm_u8m2_tu
#define vsbc_vvm_u8m4_tu __riscv_vsbc_vvm_u8m4_tu
#define vsbc_vxm_u8m4_tu __riscv_vsbc_vxm_u8m4_tu
#define vsbc_vvm_u8m8_tu __riscv_vsbc_vvm_u8m8_tu
#define vsbc_vxm_u8m8_tu __riscv_vsbc_vxm_u8m8_tu
#define vsbc_vvm_u16mf4_tu __riscv_vsbc_vvm_u16mf4_tu
#define vsbc_vxm_u16mf4_tu __riscv_vsbc_vxm_u16mf4_tu
#define vsbc_vvm_u16mf2_tu __riscv_vsbc_vvm_u16mf2_tu
#define vsbc_vxm_u16mf2_tu __riscv_vsbc_vxm_u16mf2_tu
#define vsbc_vvm_u16m1_tu __riscv_vsbc_vvm_u16m1_tu
#define vsbc_vxm_u16m1_tu __riscv_vsbc_vxm_u16m1_tu
#define vsbc_vvm_u16m2_tu __riscv_vsbc_vvm_u16m2_tu
#define vsbc_vxm_u16m2_tu __riscv_vsbc_vxm_u16m2_tu
#define vsbc_vvm_u16m4_tu __riscv_vsbc_vvm_u16m4_tu
#define vsbc_vxm_u16m4_tu __riscv_vsbc_vxm_u16m4_tu
#define vsbc_vvm_u16m8_tu __riscv_vsbc_vvm_u16m8_tu
#define vsbc_vxm_u16m8_tu __riscv_vsbc_vxm_u16m8_tu
#define vsbc_vvm_u32mf2_tu __riscv_vsbc_vvm_u32mf2_tu
#define vsbc_vxm_u32mf2_tu __riscv_vsbc_vxm_u32mf2_tu
#define vsbc_vvm_u32m1_tu __riscv_vsbc_vvm_u32m1_tu
#define vsbc_vxm_u32m1_tu __riscv_vsbc_vxm_u32m1_tu
#define vsbc_vvm_u32m2_tu __riscv_vsbc_vvm_u32m2_tu
#define vsbc_vxm_u32m2_tu __riscv_vsbc_vxm_u32m2_tu
#define vsbc_vvm_u32m4_tu __riscv_vsbc_vvm_u32m4_tu
#define vsbc_vxm_u32m4_tu __riscv_vsbc_vxm_u32m4_tu
#define vsbc_vvm_u32m8_tu __riscv_vsbc_vvm_u32m8_tu
#define vsbc_vxm_u32m8_tu __riscv_vsbc_vxm_u32m8_tu
#define vsbc_vvm_u64m1_tu __riscv_vsbc_vvm_u64m1_tu
#define vsbc_vxm_u64m1_tu __riscv_vsbc_vxm_u64m1_tu
#define vsbc_vvm_u64m2_tu __riscv_vsbc_vvm_u64m2_tu
#define vsbc_vxm_u64m2_tu __riscv_vsbc_vxm_u64m2_tu
#define vsbc_vvm_u64m4_tu __riscv_vsbc_vvm_u64m4_tu
#define vsbc_vxm_u64m4_tu __riscv_vsbc_vxm_u64m4_tu
#define vsbc_vvm_u64m8_tu __riscv_vsbc_vvm_u64m8_tu
#define vsbc_vxm_u64m8_tu __riscv_vsbc_vxm_u64m8_tu
#define vadc_vvm_i8mf8_ta __riscv_vadc_vvm_i8mf8
#define vadc_vxm_i8mf8_ta __riscv_vadc_vxm_i8mf8
#define vadc_vvm_i8mf4_ta __riscv_vadc_vvm_i8mf4
#define vadc_vxm_i8mf4_ta __riscv_vadc_vxm_i8mf4
#define vadc_vvm_i8mf2_ta __riscv_vadc_vvm_i8mf2
#define vadc_vxm_i8mf2_ta __riscv_vadc_vxm_i8mf2
#define vadc_vvm_i8m1_ta __riscv_vadc_vvm_i8m1
#define vadc_vxm_i8m1_ta __riscv_vadc_vxm_i8m1
#define vadc_vvm_i8m2_ta __riscv_vadc_vvm_i8m2
#define vadc_vxm_i8m2_ta __riscv_vadc_vxm_i8m2
#define vadc_vvm_i8m4_ta __riscv_vadc_vvm_i8m4
#define vadc_vxm_i8m4_ta __riscv_vadc_vxm_i8m4
#define vadc_vvm_i8m8_ta __riscv_vadc_vvm_i8m8
#define vadc_vxm_i8m8_ta __riscv_vadc_vxm_i8m8
#define vadc_vvm_i16mf4_ta __riscv_vadc_vvm_i16mf4
#define vadc_vxm_i16mf4_ta __riscv_vadc_vxm_i16mf4
#define vadc_vvm_i16mf2_ta __riscv_vadc_vvm_i16mf2
#define vadc_vxm_i16mf2_ta __riscv_vadc_vxm_i16mf2
#define vadc_vvm_i16m1_ta __riscv_vadc_vvm_i16m1
#define vadc_vxm_i16m1_ta __riscv_vadc_vxm_i16m1
#define vadc_vvm_i16m2_ta __riscv_vadc_vvm_i16m2
#define vadc_vxm_i16m2_ta __riscv_vadc_vxm_i16m2
#define vadc_vvm_i16m4_ta __riscv_vadc_vvm_i16m4
#define vadc_vxm_i16m4_ta __riscv_vadc_vxm_i16m4
#define vadc_vvm_i16m8_ta __riscv_vadc_vvm_i16m8
#define vadc_vxm_i16m8_ta __riscv_vadc_vxm_i16m8
#define vadc_vvm_i32mf2_ta __riscv_vadc_vvm_i32mf2
#define vadc_vxm_i32mf2_ta __riscv_vadc_vxm_i32mf2
#define vadc_vvm_i32m1_ta __riscv_vadc_vvm_i32m1
#define vadc_vxm_i32m1_ta __riscv_vadc_vxm_i32m1
#define vadc_vvm_i32m2_ta __riscv_vadc_vvm_i32m2
#define vadc_vxm_i32m2_ta __riscv_vadc_vxm_i32m2
#define vadc_vvm_i32m4_ta __riscv_vadc_vvm_i32m4
#define vadc_vxm_i32m4_ta __riscv_vadc_vxm_i32m4
#define vadc_vvm_i32m8_ta __riscv_vadc_vvm_i32m8
#define vadc_vxm_i32m8_ta __riscv_vadc_vxm_i32m8
#define vadc_vvm_i64m1_ta __riscv_vadc_vvm_i64m1
#define vadc_vxm_i64m1_ta __riscv_vadc_vxm_i64m1
#define vadc_vvm_i64m2_ta __riscv_vadc_vvm_i64m2
#define vadc_vxm_i64m2_ta __riscv_vadc_vxm_i64m2
#define vadc_vvm_i64m4_ta __riscv_vadc_vvm_i64m4
#define vadc_vxm_i64m4_ta __riscv_vadc_vxm_i64m4
#define vadc_vvm_i64m8_ta __riscv_vadc_vvm_i64m8
#define vadc_vxm_i64m8_ta __riscv_vadc_vxm_i64m8
#define vsbc_vvm_i8mf8_ta __riscv_vsbc_vvm_i8mf8
#define vsbc_vxm_i8mf8_ta __riscv_vsbc_vxm_i8mf8
#define vsbc_vvm_i8mf4_ta __riscv_vsbc_vvm_i8mf4
#define vsbc_vxm_i8mf4_ta __riscv_vsbc_vxm_i8mf4
#define vsbc_vvm_i8mf2_ta __riscv_vsbc_vvm_i8mf2
#define vsbc_vxm_i8mf2_ta __riscv_vsbc_vxm_i8mf2
#define vsbc_vvm_i8m1_ta __riscv_vsbc_vvm_i8m1
#define vsbc_vxm_i8m1_ta __riscv_vsbc_vxm_i8m1
#define vsbc_vvm_i8m2_ta __riscv_vsbc_vvm_i8m2
#define vsbc_vxm_i8m2_ta __riscv_vsbc_vxm_i8m2
#define vsbc_vvm_i8m4_ta __riscv_vsbc_vvm_i8m4
#define vsbc_vxm_i8m4_ta __riscv_vsbc_vxm_i8m4
#define vsbc_vvm_i8m8_ta __riscv_vsbc_vvm_i8m8
#define vsbc_vxm_i8m8_ta __riscv_vsbc_vxm_i8m8
#define vsbc_vvm_i16mf4_ta __riscv_vsbc_vvm_i16mf4
#define vsbc_vxm_i16mf4_ta __riscv_vsbc_vxm_i16mf4
#define vsbc_vvm_i16mf2_ta __riscv_vsbc_vvm_i16mf2
#define vsbc_vxm_i16mf2_ta __riscv_vsbc_vxm_i16mf2
#define vsbc_vvm_i16m1_ta __riscv_vsbc_vvm_i16m1
#define vsbc_vxm_i16m1_ta __riscv_vsbc_vxm_i16m1
#define vsbc_vvm_i16m2_ta __riscv_vsbc_vvm_i16m2
#define vsbc_vxm_i16m2_ta __riscv_vsbc_vxm_i16m2
#define vsbc_vvm_i16m4_ta __riscv_vsbc_vvm_i16m4
#define vsbc_vxm_i16m4_ta __riscv_vsbc_vxm_i16m4
#define vsbc_vvm_i16m8_ta __riscv_vsbc_vvm_i16m8
#define vsbc_vxm_i16m8_ta __riscv_vsbc_vxm_i16m8
#define vsbc_vvm_i32mf2_ta __riscv_vsbc_vvm_i32mf2
#define vsbc_vxm_i32mf2_ta __riscv_vsbc_vxm_i32mf2
#define vsbc_vvm_i32m1_ta __riscv_vsbc_vvm_i32m1
#define vsbc_vxm_i32m1_ta __riscv_vsbc_vxm_i32m1
#define vsbc_vvm_i32m2_ta __riscv_vsbc_vvm_i32m2
#define vsbc_vxm_i32m2_ta __riscv_vsbc_vxm_i32m2
#define vsbc_vvm_i32m4_ta __riscv_vsbc_vvm_i32m4
#define vsbc_vxm_i32m4_ta __riscv_vsbc_vxm_i32m4
#define vsbc_vvm_i32m8_ta __riscv_vsbc_vvm_i32m8
#define vsbc_vxm_i32m8_ta __riscv_vsbc_vxm_i32m8
#define vsbc_vvm_i64m1_ta __riscv_vsbc_vvm_i64m1
#define vsbc_vxm_i64m1_ta __riscv_vsbc_vxm_i64m1
#define vsbc_vvm_i64m2_ta __riscv_vsbc_vvm_i64m2
#define vsbc_vxm_i64m2_ta __riscv_vsbc_vxm_i64m2
#define vsbc_vvm_i64m4_ta __riscv_vsbc_vvm_i64m4
#define vsbc_vxm_i64m4_ta __riscv_vsbc_vxm_i64m4
#define vsbc_vvm_i64m8_ta __riscv_vsbc_vvm_i64m8
#define vsbc_vxm_i64m8_ta __riscv_vsbc_vxm_i64m8
#define vadc_vvm_u8mf8_ta __riscv_vadc_vvm_u8mf8
#define vadc_vxm_u8mf8_ta __riscv_vadc_vxm_u8mf8
#define vadc_vvm_u8mf4_ta __riscv_vadc_vvm_u8mf4
#define vadc_vxm_u8mf4_ta __riscv_vadc_vxm_u8mf4
#define vadc_vvm_u8mf2_ta __riscv_vadc_vvm_u8mf2
#define vadc_vxm_u8mf2_ta __riscv_vadc_vxm_u8mf2
#define vadc_vvm_u8m1_ta __riscv_vadc_vvm_u8m1
#define vadc_vxm_u8m1_ta __riscv_vadc_vxm_u8m1
#define vadc_vvm_u8m2_ta __riscv_vadc_vvm_u8m2
#define vadc_vxm_u8m2_ta __riscv_vadc_vxm_u8m2
#define vadc_vvm_u8m4_ta __riscv_vadc_vvm_u8m4
#define vadc_vxm_u8m4_ta __riscv_vadc_vxm_u8m4
#define vadc_vvm_u8m8_ta __riscv_vadc_vvm_u8m8
#define vadc_vxm_u8m8_ta __riscv_vadc_vxm_u8m8
#define vadc_vvm_u16mf4_ta __riscv_vadc_vvm_u16mf4
#define vadc_vxm_u16mf4_ta __riscv_vadc_vxm_u16mf4
#define vadc_vvm_u16mf2_ta __riscv_vadc_vvm_u16mf2
#define vadc_vxm_u16mf2_ta __riscv_vadc_vxm_u16mf2
#define vadc_vvm_u16m1_ta __riscv_vadc_vvm_u16m1
#define vadc_vxm_u16m1_ta __riscv_vadc_vxm_u16m1
#define vadc_vvm_u16m2_ta __riscv_vadc_vvm_u16m2
#define vadc_vxm_u16m2_ta __riscv_vadc_vxm_u16m2
#define vadc_vvm_u16m4_ta __riscv_vadc_vvm_u16m4
#define vadc_vxm_u16m4_ta __riscv_vadc_vxm_u16m4
#define vadc_vvm_u16m8_ta __riscv_vadc_vvm_u16m8
#define vadc_vxm_u16m8_ta __riscv_vadc_vxm_u16m8
#define vadc_vvm_u32mf2_ta __riscv_vadc_vvm_u32mf2
#define vadc_vxm_u32mf2_ta __riscv_vadc_vxm_u32mf2
#define vadc_vvm_u32m1_ta __riscv_vadc_vvm_u32m1
#define vadc_vxm_u32m1_ta __riscv_vadc_vxm_u32m1
#define vadc_vvm_u32m2_ta __riscv_vadc_vvm_u32m2
#define vadc_vxm_u32m2_ta __riscv_vadc_vxm_u32m2
#define vadc_vvm_u32m4_ta __riscv_vadc_vvm_u32m4
#define vadc_vxm_u32m4_ta __riscv_vadc_vxm_u32m4
#define vadc_vvm_u32m8_ta __riscv_vadc_vvm_u32m8
#define vadc_vxm_u32m8_ta __riscv_vadc_vxm_u32m8
#define vadc_vvm_u64m1_ta __riscv_vadc_vvm_u64m1
#define vadc_vxm_u64m1_ta __riscv_vadc_vxm_u64m1
#define vadc_vvm_u64m2_ta __riscv_vadc_vvm_u64m2
#define vadc_vxm_u64m2_ta __riscv_vadc_vxm_u64m2
#define vadc_vvm_u64m4_ta __riscv_vadc_vvm_u64m4
#define vadc_vxm_u64m4_ta __riscv_vadc_vxm_u64m4
#define vadc_vvm_u64m8_ta __riscv_vadc_vvm_u64m8
#define vadc_vxm_u64m8_ta __riscv_vadc_vxm_u64m8
#define vsbc_vvm_u8mf8_ta __riscv_vsbc_vvm_u8mf8
#define vsbc_vxm_u8mf8_ta __riscv_vsbc_vxm_u8mf8
#define vsbc_vvm_u8mf4_ta __riscv_vsbc_vvm_u8mf4
#define vsbc_vxm_u8mf4_ta __riscv_vsbc_vxm_u8mf4
#define vsbc_vvm_u8mf2_ta __riscv_vsbc_vvm_u8mf2
#define vsbc_vxm_u8mf2_ta __riscv_vsbc_vxm_u8mf2
#define vsbc_vvm_u8m1_ta __riscv_vsbc_vvm_u8m1
#define vsbc_vxm_u8m1_ta __riscv_vsbc_vxm_u8m1
#define vsbc_vvm_u8m2_ta __riscv_vsbc_vvm_u8m2
#define vsbc_vxm_u8m2_ta __riscv_vsbc_vxm_u8m2
#define vsbc_vvm_u8m4_ta __riscv_vsbc_vvm_u8m4
#define vsbc_vxm_u8m4_ta __riscv_vsbc_vxm_u8m4
#define vsbc_vvm_u8m8_ta __riscv_vsbc_vvm_u8m8
#define vsbc_vxm_u8m8_ta __riscv_vsbc_vxm_u8m8
#define vsbc_vvm_u16mf4_ta __riscv_vsbc_vvm_u16mf4
#define vsbc_vxm_u16mf4_ta __riscv_vsbc_vxm_u16mf4
#define vsbc_vvm_u16mf2_ta __riscv_vsbc_vvm_u16mf2
#define vsbc_vxm_u16mf2_ta __riscv_vsbc_vxm_u16mf2
#define vsbc_vvm_u16m1_ta __riscv_vsbc_vvm_u16m1
#define vsbc_vxm_u16m1_ta __riscv_vsbc_vxm_u16m1
#define vsbc_vvm_u16m2_ta __riscv_vsbc_vvm_u16m2
#define vsbc_vxm_u16m2_ta __riscv_vsbc_vxm_u16m2
#define vsbc_vvm_u16m4_ta __riscv_vsbc_vvm_u16m4
#define vsbc_vxm_u16m4_ta __riscv_vsbc_vxm_u16m4
#define vsbc_vvm_u16m8_ta __riscv_vsbc_vvm_u16m8
#define vsbc_vxm_u16m8_ta __riscv_vsbc_vxm_u16m8
#define vsbc_vvm_u32mf2_ta __riscv_vsbc_vvm_u32mf2
#define vsbc_vxm_u32mf2_ta __riscv_vsbc_vxm_u32mf2
#define vsbc_vvm_u32m1_ta __riscv_vsbc_vvm_u32m1
#define vsbc_vxm_u32m1_ta __riscv_vsbc_vxm_u32m1
#define vsbc_vvm_u32m2_ta __riscv_vsbc_vvm_u32m2
#define vsbc_vxm_u32m2_ta __riscv_vsbc_vxm_u32m2
#define vsbc_vvm_u32m4_ta __riscv_vsbc_vvm_u32m4
#define vsbc_vxm_u32m4_ta __riscv_vsbc_vxm_u32m4
#define vsbc_vvm_u32m8_ta __riscv_vsbc_vvm_u32m8
#define vsbc_vxm_u32m8_ta __riscv_vsbc_vxm_u32m8
#define vsbc_vvm_u64m1_ta __riscv_vsbc_vvm_u64m1
#define vsbc_vxm_u64m1_ta __riscv_vsbc_vxm_u64m1
#define vsbc_vvm_u64m2_ta __riscv_vsbc_vvm_u64m2
#define vsbc_vxm_u64m2_ta __riscv_vsbc_vxm_u64m2
#define vsbc_vvm_u64m4_ta __riscv_vsbc_vvm_u64m4
#define vsbc_vxm_u64m4_ta __riscv_vsbc_vxm_u64m4
#define vsbc_vvm_u64m8_ta __riscv_vsbc_vvm_u64m8
#define vsbc_vxm_u64m8_ta __riscv_vsbc_vxm_u64m8
#define vand_vv_i8mf8_tu __riscv_vand_vv_i8mf8_tu
#define vand_vx_i8mf8_tu __riscv_vand_vx_i8mf8_tu
#define vand_vv_i8mf4_tu __riscv_vand_vv_i8mf4_tu
#define vand_vx_i8mf4_tu __riscv_vand_vx_i8mf4_tu
#define vand_vv_i8mf2_tu __riscv_vand_vv_i8mf2_tu
#define vand_vx_i8mf2_tu __riscv_vand_vx_i8mf2_tu
#define vand_vv_i8m1_tu __riscv_vand_vv_i8m1_tu
#define vand_vx_i8m1_tu __riscv_vand_vx_i8m1_tu
#define vand_vv_i8m2_tu __riscv_vand_vv_i8m2_tu
#define vand_vx_i8m2_tu __riscv_vand_vx_i8m2_tu
#define vand_vv_i8m4_tu __riscv_vand_vv_i8m4_tu
#define vand_vx_i8m4_tu __riscv_vand_vx_i8m4_tu
#define vand_vv_i8m8_tu __riscv_vand_vv_i8m8_tu
#define vand_vx_i8m8_tu __riscv_vand_vx_i8m8_tu
#define vand_vv_i16mf4_tu __riscv_vand_vv_i16mf4_tu
#define vand_vx_i16mf4_tu __riscv_vand_vx_i16mf4_tu
#define vand_vv_i16mf2_tu __riscv_vand_vv_i16mf2_tu
#define vand_vx_i16mf2_tu __riscv_vand_vx_i16mf2_tu
#define vand_vv_i16m1_tu __riscv_vand_vv_i16m1_tu
#define vand_vx_i16m1_tu __riscv_vand_vx_i16m1_tu
#define vand_vv_i16m2_tu __riscv_vand_vv_i16m2_tu
#define vand_vx_i16m2_tu __riscv_vand_vx_i16m2_tu
#define vand_vv_i16m4_tu __riscv_vand_vv_i16m4_tu
#define vand_vx_i16m4_tu __riscv_vand_vx_i16m4_tu
#define vand_vv_i16m8_tu __riscv_vand_vv_i16m8_tu
#define vand_vx_i16m8_tu __riscv_vand_vx_i16m8_tu
#define vand_vv_i32mf2_tu __riscv_vand_vv_i32mf2_tu
#define vand_vx_i32mf2_tu __riscv_vand_vx_i32mf2_tu
#define vand_vv_i32m1_tu __riscv_vand_vv_i32m1_tu
#define vand_vx_i32m1_tu __riscv_vand_vx_i32m1_tu
#define vand_vv_i32m2_tu __riscv_vand_vv_i32m2_tu
#define vand_vx_i32m2_tu __riscv_vand_vx_i32m2_tu
#define vand_vv_i32m4_tu __riscv_vand_vv_i32m4_tu
#define vand_vx_i32m4_tu __riscv_vand_vx_i32m4_tu
#define vand_vv_i32m8_tu __riscv_vand_vv_i32m8_tu
#define vand_vx_i32m8_tu __riscv_vand_vx_i32m8_tu
#define vand_vv_i64m1_tu __riscv_vand_vv_i64m1_tu
#define vand_vx_i64m1_tu __riscv_vand_vx_i64m1_tu
#define vand_vv_i64m2_tu __riscv_vand_vv_i64m2_tu
#define vand_vx_i64m2_tu __riscv_vand_vx_i64m2_tu
#define vand_vv_i64m4_tu __riscv_vand_vv_i64m4_tu
#define vand_vx_i64m4_tu __riscv_vand_vx_i64m4_tu
#define vand_vv_i64m8_tu __riscv_vand_vv_i64m8_tu
#define vand_vx_i64m8_tu __riscv_vand_vx_i64m8_tu
#define vor_vv_i8mf8_tu __riscv_vor_vv_i8mf8_tu
#define vor_vx_i8mf8_tu __riscv_vor_vx_i8mf8_tu
#define vor_vv_i8mf4_tu __riscv_vor_vv_i8mf4_tu
#define vor_vx_i8mf4_tu __riscv_vor_vx_i8mf4_tu
#define vor_vv_i8mf2_tu __riscv_vor_vv_i8mf2_tu
#define vor_vx_i8mf2_tu __riscv_vor_vx_i8mf2_tu
#define vor_vv_i8m1_tu __riscv_vor_vv_i8m1_tu
#define vor_vx_i8m1_tu __riscv_vor_vx_i8m1_tu
#define vor_vv_i8m2_tu __riscv_vor_vv_i8m2_tu
#define vor_vx_i8m2_tu __riscv_vor_vx_i8m2_tu
#define vor_vv_i8m4_tu __riscv_vor_vv_i8m4_tu
#define vor_vx_i8m4_tu __riscv_vor_vx_i8m4_tu
#define vor_vv_i8m8_tu __riscv_vor_vv_i8m8_tu
#define vor_vx_i8m8_tu __riscv_vor_vx_i8m8_tu
#define vor_vv_i16mf4_tu __riscv_vor_vv_i16mf4_tu
#define vor_vx_i16mf4_tu __riscv_vor_vx_i16mf4_tu
#define vor_vv_i16mf2_tu __riscv_vor_vv_i16mf2_tu
#define vor_vx_i16mf2_tu __riscv_vor_vx_i16mf2_tu
#define vor_vv_i16m1_tu __riscv_vor_vv_i16m1_tu
#define vor_vx_i16m1_tu __riscv_vor_vx_i16m1_tu
#define vor_vv_i16m2_tu __riscv_vor_vv_i16m2_tu
#define vor_vx_i16m2_tu __riscv_vor_vx_i16m2_tu
#define vor_vv_i16m4_tu __riscv_vor_vv_i16m4_tu
#define vor_vx_i16m4_tu __riscv_vor_vx_i16m4_tu
#define vor_vv_i16m8_tu __riscv_vor_vv_i16m8_tu
#define vor_vx_i16m8_tu __riscv_vor_vx_i16m8_tu
#define vor_vv_i32mf2_tu __riscv_vor_vv_i32mf2_tu
#define vor_vx_i32mf2_tu __riscv_vor_vx_i32mf2_tu
#define vor_vv_i32m1_tu __riscv_vor_vv_i32m1_tu
#define vor_vx_i32m1_tu __riscv_vor_vx_i32m1_tu
#define vor_vv_i32m2_tu __riscv_vor_vv_i32m2_tu
#define vor_vx_i32m2_tu __riscv_vor_vx_i32m2_tu
#define vor_vv_i32m4_tu __riscv_vor_vv_i32m4_tu
#define vor_vx_i32m4_tu __riscv_vor_vx_i32m4_tu
#define vor_vv_i32m8_tu __riscv_vor_vv_i32m8_tu
#define vor_vx_i32m8_tu __riscv_vor_vx_i32m8_tu
#define vor_vv_i64m1_tu __riscv_vor_vv_i64m1_tu
#define vor_vx_i64m1_tu __riscv_vor_vx_i64m1_tu
#define vor_vv_i64m2_tu __riscv_vor_vv_i64m2_tu
#define vor_vx_i64m2_tu __riscv_vor_vx_i64m2_tu
#define vor_vv_i64m4_tu __riscv_vor_vv_i64m4_tu
#define vor_vx_i64m4_tu __riscv_vor_vx_i64m4_tu
#define vor_vv_i64m8_tu __riscv_vor_vv_i64m8_tu
#define vor_vx_i64m8_tu __riscv_vor_vx_i64m8_tu
#define vxor_vv_i8mf8_tu __riscv_vxor_vv_i8mf8_tu
#define vxor_vx_i8mf8_tu __riscv_vxor_vx_i8mf8_tu
#define vxor_vv_i8mf4_tu __riscv_vxor_vv_i8mf4_tu
#define vxor_vx_i8mf4_tu __riscv_vxor_vx_i8mf4_tu
#define vxor_vv_i8mf2_tu __riscv_vxor_vv_i8mf2_tu
#define vxor_vx_i8mf2_tu __riscv_vxor_vx_i8mf2_tu
#define vxor_vv_i8m1_tu __riscv_vxor_vv_i8m1_tu
#define vxor_vx_i8m1_tu __riscv_vxor_vx_i8m1_tu
#define vxor_vv_i8m2_tu __riscv_vxor_vv_i8m2_tu
#define vxor_vx_i8m2_tu __riscv_vxor_vx_i8m2_tu
#define vxor_vv_i8m4_tu __riscv_vxor_vv_i8m4_tu
#define vxor_vx_i8m4_tu __riscv_vxor_vx_i8m4_tu
#define vxor_vv_i8m8_tu __riscv_vxor_vv_i8m8_tu
#define vxor_vx_i8m8_tu __riscv_vxor_vx_i8m8_tu
#define vxor_vv_i16mf4_tu __riscv_vxor_vv_i16mf4_tu
#define vxor_vx_i16mf4_tu __riscv_vxor_vx_i16mf4_tu
#define vxor_vv_i16mf2_tu __riscv_vxor_vv_i16mf2_tu
#define vxor_vx_i16mf2_tu __riscv_vxor_vx_i16mf2_tu
#define vxor_vv_i16m1_tu __riscv_vxor_vv_i16m1_tu
#define vxor_vx_i16m1_tu __riscv_vxor_vx_i16m1_tu
#define vxor_vv_i16m2_tu __riscv_vxor_vv_i16m2_tu
#define vxor_vx_i16m2_tu __riscv_vxor_vx_i16m2_tu
#define vxor_vv_i16m4_tu __riscv_vxor_vv_i16m4_tu
#define vxor_vx_i16m4_tu __riscv_vxor_vx_i16m4_tu
#define vxor_vv_i16m8_tu __riscv_vxor_vv_i16m8_tu
#define vxor_vx_i16m8_tu __riscv_vxor_vx_i16m8_tu
#define vxor_vv_i32mf2_tu __riscv_vxor_vv_i32mf2_tu
#define vxor_vx_i32mf2_tu __riscv_vxor_vx_i32mf2_tu
#define vxor_vv_i32m1_tu __riscv_vxor_vv_i32m1_tu
#define vxor_vx_i32m1_tu __riscv_vxor_vx_i32m1_tu
#define vxor_vv_i32m2_tu __riscv_vxor_vv_i32m2_tu
#define vxor_vx_i32m2_tu __riscv_vxor_vx_i32m2_tu
#define vxor_vv_i32m4_tu __riscv_vxor_vv_i32m4_tu
#define vxor_vx_i32m4_tu __riscv_vxor_vx_i32m4_tu
#define vxor_vv_i32m8_tu __riscv_vxor_vv_i32m8_tu
#define vxor_vx_i32m8_tu __riscv_vxor_vx_i32m8_tu
#define vxor_vv_i64m1_tu __riscv_vxor_vv_i64m1_tu
#define vxor_vx_i64m1_tu __riscv_vxor_vx_i64m1_tu
#define vxor_vv_i64m2_tu __riscv_vxor_vv_i64m2_tu
#define vxor_vx_i64m2_tu __riscv_vxor_vx_i64m2_tu
#define vxor_vv_i64m4_tu __riscv_vxor_vv_i64m4_tu
#define vxor_vx_i64m4_tu __riscv_vxor_vx_i64m4_tu
#define vxor_vv_i64m8_tu __riscv_vxor_vv_i64m8_tu
#define vxor_vx_i64m8_tu __riscv_vxor_vx_i64m8_tu
#define vand_vv_u8mf8_tu __riscv_vand_vv_u8mf8_tu
#define vand_vx_u8mf8_tu __riscv_vand_vx_u8mf8_tu
#define vand_vv_u8mf4_tu __riscv_vand_vv_u8mf4_tu
#define vand_vx_u8mf4_tu __riscv_vand_vx_u8mf4_tu
#define vand_vv_u8mf2_tu __riscv_vand_vv_u8mf2_tu
#define vand_vx_u8mf2_tu __riscv_vand_vx_u8mf2_tu
#define vand_vv_u8m1_tu __riscv_vand_vv_u8m1_tu
#define vand_vx_u8m1_tu __riscv_vand_vx_u8m1_tu
#define vand_vv_u8m2_tu __riscv_vand_vv_u8m2_tu
#define vand_vx_u8m2_tu __riscv_vand_vx_u8m2_tu
#define vand_vv_u8m4_tu __riscv_vand_vv_u8m4_tu
#define vand_vx_u8m4_tu __riscv_vand_vx_u8m4_tu
#define vand_vv_u8m8_tu __riscv_vand_vv_u8m8_tu
#define vand_vx_u8m8_tu __riscv_vand_vx_u8m8_tu
#define vand_vv_u16mf4_tu __riscv_vand_vv_u16mf4_tu
#define vand_vx_u16mf4_tu __riscv_vand_vx_u16mf4_tu
#define vand_vv_u16mf2_tu __riscv_vand_vv_u16mf2_tu
#define vand_vx_u16mf2_tu __riscv_vand_vx_u16mf2_tu
#define vand_vv_u16m1_tu __riscv_vand_vv_u16m1_tu
#define vand_vx_u16m1_tu __riscv_vand_vx_u16m1_tu
#define vand_vv_u16m2_tu __riscv_vand_vv_u16m2_tu
#define vand_vx_u16m2_tu __riscv_vand_vx_u16m2_tu
#define vand_vv_u16m4_tu __riscv_vand_vv_u16m4_tu
#define vand_vx_u16m4_tu __riscv_vand_vx_u16m4_tu
#define vand_vv_u16m8_tu __riscv_vand_vv_u16m8_tu
#define vand_vx_u16m8_tu __riscv_vand_vx_u16m8_tu
#define vand_vv_u32mf2_tu __riscv_vand_vv_u32mf2_tu
#define vand_vx_u32mf2_tu __riscv_vand_vx_u32mf2_tu
#define vand_vv_u32m1_tu __riscv_vand_vv_u32m1_tu
#define vand_vx_u32m1_tu __riscv_vand_vx_u32m1_tu
#define vand_vv_u32m2_tu __riscv_vand_vv_u32m2_tu
#define vand_vx_u32m2_tu __riscv_vand_vx_u32m2_tu
#define vand_vv_u32m4_tu __riscv_vand_vv_u32m4_tu
#define vand_vx_u32m4_tu __riscv_vand_vx_u32m4_tu
#define vand_vv_u32m8_tu __riscv_vand_vv_u32m8_tu
#define vand_vx_u32m8_tu __riscv_vand_vx_u32m8_tu
#define vand_vv_u64m1_tu __riscv_vand_vv_u64m1_tu
#define vand_vx_u64m1_tu __riscv_vand_vx_u64m1_tu
#define vand_vv_u64m2_tu __riscv_vand_vv_u64m2_tu
#define vand_vx_u64m2_tu __riscv_vand_vx_u64m2_tu
#define vand_vv_u64m4_tu __riscv_vand_vv_u64m4_tu
#define vand_vx_u64m4_tu __riscv_vand_vx_u64m4_tu
#define vand_vv_u64m8_tu __riscv_vand_vv_u64m8_tu
#define vand_vx_u64m8_tu __riscv_vand_vx_u64m8_tu
#define vor_vv_u8mf8_tu __riscv_vor_vv_u8mf8_tu
#define vor_vx_u8mf8_tu __riscv_vor_vx_u8mf8_tu
#define vor_vv_u8mf4_tu __riscv_vor_vv_u8mf4_tu
#define vor_vx_u8mf4_tu __riscv_vor_vx_u8mf4_tu
#define vor_vv_u8mf2_tu __riscv_vor_vv_u8mf2_tu
#define vor_vx_u8mf2_tu __riscv_vor_vx_u8mf2_tu
#define vor_vv_u8m1_tu __riscv_vor_vv_u8m1_tu
#define vor_vx_u8m1_tu __riscv_vor_vx_u8m1_tu
#define vor_vv_u8m2_tu __riscv_vor_vv_u8m2_tu
#define vor_vx_u8m2_tu __riscv_vor_vx_u8m2_tu
#define vor_vv_u8m4_tu __riscv_vor_vv_u8m4_tu
#define vor_vx_u8m4_tu __riscv_vor_vx_u8m4_tu
#define vor_vv_u8m8_tu __riscv_vor_vv_u8m8_tu
#define vor_vx_u8m8_tu __riscv_vor_vx_u8m8_tu
#define vor_vv_u16mf4_tu __riscv_vor_vv_u16mf4_tu
#define vor_vx_u16mf4_tu __riscv_vor_vx_u16mf4_tu
#define vor_vv_u16mf2_tu __riscv_vor_vv_u16mf2_tu
#define vor_vx_u16mf2_tu __riscv_vor_vx_u16mf2_tu
#define vor_vv_u16m1_tu __riscv_vor_vv_u16m1_tu
#define vor_vx_u16m1_tu __riscv_vor_vx_u16m1_tu
#define vor_vv_u16m2_tu __riscv_vor_vv_u16m2_tu
#define vor_vx_u16m2_tu __riscv_vor_vx_u16m2_tu
#define vor_vv_u16m4_tu __riscv_vor_vv_u16m4_tu
#define vor_vx_u16m4_tu __riscv_vor_vx_u16m4_tu
#define vor_vv_u16m8_tu __riscv_vor_vv_u16m8_tu
#define vor_vx_u16m8_tu __riscv_vor_vx_u16m8_tu
#define vor_vv_u32mf2_tu __riscv_vor_vv_u32mf2_tu
#define vor_vx_u32mf2_tu __riscv_vor_vx_u32mf2_tu
#define vor_vv_u32m1_tu __riscv_vor_vv_u32m1_tu
#define vor_vx_u32m1_tu __riscv_vor_vx_u32m1_tu
#define vor_vv_u32m2_tu __riscv_vor_vv_u32m2_tu
#define vor_vx_u32m2_tu __riscv_vor_vx_u32m2_tu
#define vor_vv_u32m4_tu __riscv_vor_vv_u32m4_tu
#define vor_vx_u32m4_tu __riscv_vor_vx_u32m4_tu
#define vor_vv_u32m8_tu __riscv_vor_vv_u32m8_tu
#define vor_vx_u32m8_tu __riscv_vor_vx_u32m8_tu
#define vor_vv_u64m1_tu __riscv_vor_vv_u64m1_tu
#define vor_vx_u64m1_tu __riscv_vor_vx_u64m1_tu
#define vor_vv_u64m2_tu __riscv_vor_vv_u64m2_tu
#define vor_vx_u64m2_tu __riscv_vor_vx_u64m2_tu
#define vor_vv_u64m4_tu __riscv_vor_vv_u64m4_tu
#define vor_vx_u64m4_tu __riscv_vor_vx_u64m4_tu
#define vor_vv_u64m8_tu __riscv_vor_vv_u64m8_tu
#define vor_vx_u64m8_tu __riscv_vor_vx_u64m8_tu
#define vxor_vv_u8mf8_tu __riscv_vxor_vv_u8mf8_tu
#define vxor_vx_u8mf8_tu __riscv_vxor_vx_u8mf8_tu
#define vxor_vv_u8mf4_tu __riscv_vxor_vv_u8mf4_tu
#define vxor_vx_u8mf4_tu __riscv_vxor_vx_u8mf4_tu
#define vxor_vv_u8mf2_tu __riscv_vxor_vv_u8mf2_tu
#define vxor_vx_u8mf2_tu __riscv_vxor_vx_u8mf2_tu
#define vxor_vv_u8m1_tu __riscv_vxor_vv_u8m1_tu
#define vxor_vx_u8m1_tu __riscv_vxor_vx_u8m1_tu
#define vxor_vv_u8m2_tu __riscv_vxor_vv_u8m2_tu
#define vxor_vx_u8m2_tu __riscv_vxor_vx_u8m2_tu
#define vxor_vv_u8m4_tu __riscv_vxor_vv_u8m4_tu
#define vxor_vx_u8m4_tu __riscv_vxor_vx_u8m4_tu
#define vxor_vv_u8m8_tu __riscv_vxor_vv_u8m8_tu
#define vxor_vx_u8m8_tu __riscv_vxor_vx_u8m8_tu
#define vxor_vv_u16mf4_tu __riscv_vxor_vv_u16mf4_tu
#define vxor_vx_u16mf4_tu __riscv_vxor_vx_u16mf4_tu
#define vxor_vv_u16mf2_tu __riscv_vxor_vv_u16mf2_tu
#define vxor_vx_u16mf2_tu __riscv_vxor_vx_u16mf2_tu
#define vxor_vv_u16m1_tu __riscv_vxor_vv_u16m1_tu
#define vxor_vx_u16m1_tu __riscv_vxor_vx_u16m1_tu
#define vxor_vv_u16m2_tu __riscv_vxor_vv_u16m2_tu
#define vxor_vx_u16m2_tu __riscv_vxor_vx_u16m2_tu
#define vxor_vv_u16m4_tu __riscv_vxor_vv_u16m4_tu
#define vxor_vx_u16m4_tu __riscv_vxor_vx_u16m4_tu
#define vxor_vv_u16m8_tu __riscv_vxor_vv_u16m8_tu
#define vxor_vx_u16m8_tu __riscv_vxor_vx_u16m8_tu
#define vxor_vv_u32mf2_tu __riscv_vxor_vv_u32mf2_tu
#define vxor_vx_u32mf2_tu __riscv_vxor_vx_u32mf2_tu
#define vxor_vv_u32m1_tu __riscv_vxor_vv_u32m1_tu
#define vxor_vx_u32m1_tu __riscv_vxor_vx_u32m1_tu
#define vxor_vv_u32m2_tu __riscv_vxor_vv_u32m2_tu
#define vxor_vx_u32m2_tu __riscv_vxor_vx_u32m2_tu
#define vxor_vv_u32m4_tu __riscv_vxor_vv_u32m4_tu
#define vxor_vx_u32m4_tu __riscv_vxor_vx_u32m4_tu
#define vxor_vv_u32m8_tu __riscv_vxor_vv_u32m8_tu
#define vxor_vx_u32m8_tu __riscv_vxor_vx_u32m8_tu
#define vxor_vv_u64m1_tu __riscv_vxor_vv_u64m1_tu
#define vxor_vx_u64m1_tu __riscv_vxor_vx_u64m1_tu
#define vxor_vv_u64m2_tu __riscv_vxor_vv_u64m2_tu
#define vxor_vx_u64m2_tu __riscv_vxor_vx_u64m2_tu
#define vxor_vv_u64m4_tu __riscv_vxor_vv_u64m4_tu
#define vxor_vx_u64m4_tu __riscv_vxor_vx_u64m4_tu
#define vxor_vv_u64m8_tu __riscv_vxor_vv_u64m8_tu
#define vxor_vx_u64m8_tu __riscv_vxor_vx_u64m8_tu
#define vand_vv_i8mf8_ta __riscv_vand_vv_i8mf8
#define vand_vx_i8mf8_ta __riscv_vand_vx_i8mf8
#define vand_vv_i8mf4_ta __riscv_vand_vv_i8mf4
#define vand_vx_i8mf4_ta __riscv_vand_vx_i8mf4
#define vand_vv_i8mf2_ta __riscv_vand_vv_i8mf2
#define vand_vx_i8mf2_ta __riscv_vand_vx_i8mf2
#define vand_vv_i8m1_ta __riscv_vand_vv_i8m1
#define vand_vx_i8m1_ta __riscv_vand_vx_i8m1
#define vand_vv_i8m2_ta __riscv_vand_vv_i8m2
#define vand_vx_i8m2_ta __riscv_vand_vx_i8m2
#define vand_vv_i8m4_ta __riscv_vand_vv_i8m4
#define vand_vx_i8m4_ta __riscv_vand_vx_i8m4
#define vand_vv_i8m8_ta __riscv_vand_vv_i8m8
#define vand_vx_i8m8_ta __riscv_vand_vx_i8m8
#define vand_vv_i16mf4_ta __riscv_vand_vv_i16mf4
#define vand_vx_i16mf4_ta __riscv_vand_vx_i16mf4
#define vand_vv_i16mf2_ta __riscv_vand_vv_i16mf2
#define vand_vx_i16mf2_ta __riscv_vand_vx_i16mf2
#define vand_vv_i16m1_ta __riscv_vand_vv_i16m1
#define vand_vx_i16m1_ta __riscv_vand_vx_i16m1
#define vand_vv_i16m2_ta __riscv_vand_vv_i16m2
#define vand_vx_i16m2_ta __riscv_vand_vx_i16m2
#define vand_vv_i16m4_ta __riscv_vand_vv_i16m4
#define vand_vx_i16m4_ta __riscv_vand_vx_i16m4
#define vand_vv_i16m8_ta __riscv_vand_vv_i16m8
#define vand_vx_i16m8_ta __riscv_vand_vx_i16m8
#define vand_vv_i32mf2_ta __riscv_vand_vv_i32mf2
#define vand_vx_i32mf2_ta __riscv_vand_vx_i32mf2
#define vand_vv_i32m1_ta __riscv_vand_vv_i32m1
#define vand_vx_i32m1_ta __riscv_vand_vx_i32m1
#define vand_vv_i32m2_ta __riscv_vand_vv_i32m2
#define vand_vx_i32m2_ta __riscv_vand_vx_i32m2
#define vand_vv_i32m4_ta __riscv_vand_vv_i32m4
#define vand_vx_i32m4_ta __riscv_vand_vx_i32m4
#define vand_vv_i32m8_ta __riscv_vand_vv_i32m8
#define vand_vx_i32m8_ta __riscv_vand_vx_i32m8
#define vand_vv_i64m1_ta __riscv_vand_vv_i64m1
#define vand_vx_i64m1_ta __riscv_vand_vx_i64m1
#define vand_vv_i64m2_ta __riscv_vand_vv_i64m2
#define vand_vx_i64m2_ta __riscv_vand_vx_i64m2
#define vand_vv_i64m4_ta __riscv_vand_vv_i64m4
#define vand_vx_i64m4_ta __riscv_vand_vx_i64m4
#define vand_vv_i64m8_ta __riscv_vand_vv_i64m8
#define vand_vx_i64m8_ta __riscv_vand_vx_i64m8
#define vor_vv_i8mf8_ta __riscv_vor_vv_i8mf8
#define vor_vx_i8mf8_ta __riscv_vor_vx_i8mf8
#define vor_vv_i8mf4_ta __riscv_vor_vv_i8mf4
#define vor_vx_i8mf4_ta __riscv_vor_vx_i8mf4
#define vor_vv_i8mf2_ta __riscv_vor_vv_i8mf2
#define vor_vx_i8mf2_ta __riscv_vor_vx_i8mf2
#define vor_vv_i8m1_ta __riscv_vor_vv_i8m1
#define vor_vx_i8m1_ta __riscv_vor_vx_i8m1
#define vor_vv_i8m2_ta __riscv_vor_vv_i8m2
#define vor_vx_i8m2_ta __riscv_vor_vx_i8m2
#define vor_vv_i8m4_ta __riscv_vor_vv_i8m4
#define vor_vx_i8m4_ta __riscv_vor_vx_i8m4
#define vor_vv_i8m8_ta __riscv_vor_vv_i8m8
#define vor_vx_i8m8_ta __riscv_vor_vx_i8m8
#define vor_vv_i16mf4_ta __riscv_vor_vv_i16mf4
#define vor_vx_i16mf4_ta __riscv_vor_vx_i16mf4
#define vor_vv_i16mf2_ta __riscv_vor_vv_i16mf2
#define vor_vx_i16mf2_ta __riscv_vor_vx_i16mf2
#define vor_vv_i16m1_ta __riscv_vor_vv_i16m1
#define vor_vx_i16m1_ta __riscv_vor_vx_i16m1
#define vor_vv_i16m2_ta __riscv_vor_vv_i16m2
#define vor_vx_i16m2_ta __riscv_vor_vx_i16m2
#define vor_vv_i16m4_ta __riscv_vor_vv_i16m4
#define vor_vx_i16m4_ta __riscv_vor_vx_i16m4
#define vor_vv_i16m8_ta __riscv_vor_vv_i16m8
#define vor_vx_i16m8_ta __riscv_vor_vx_i16m8
#define vor_vv_i32mf2_ta __riscv_vor_vv_i32mf2
#define vor_vx_i32mf2_ta __riscv_vor_vx_i32mf2
#define vor_vv_i32m1_ta __riscv_vor_vv_i32m1
#define vor_vx_i32m1_ta __riscv_vor_vx_i32m1
#define vor_vv_i32m2_ta __riscv_vor_vv_i32m2
#define vor_vx_i32m2_ta __riscv_vor_vx_i32m2
#define vor_vv_i32m4_ta __riscv_vor_vv_i32m4
#define vor_vx_i32m4_ta __riscv_vor_vx_i32m4
#define vor_vv_i32m8_ta __riscv_vor_vv_i32m8
#define vor_vx_i32m8_ta __riscv_vor_vx_i32m8
#define vor_vv_i64m1_ta __riscv_vor_vv_i64m1
#define vor_vx_i64m1_ta __riscv_vor_vx_i64m1
#define vor_vv_i64m2_ta __riscv_vor_vv_i64m2
#define vor_vx_i64m2_ta __riscv_vor_vx_i64m2
#define vor_vv_i64m4_ta __riscv_vor_vv_i64m4
#define vor_vx_i64m4_ta __riscv_vor_vx_i64m4
#define vor_vv_i64m8_ta __riscv_vor_vv_i64m8
#define vor_vx_i64m8_ta __riscv_vor_vx_i64m8
#define vxor_vv_i8mf8_ta __riscv_vxor_vv_i8mf8
#define vxor_vx_i8mf8_ta __riscv_vxor_vx_i8mf8
#define vxor_vv_i8mf4_ta __riscv_vxor_vv_i8mf4
#define vxor_vx_i8mf4_ta __riscv_vxor_vx_i8mf4
#define vxor_vv_i8mf2_ta __riscv_vxor_vv_i8mf2
#define vxor_vx_i8mf2_ta __riscv_vxor_vx_i8mf2
#define vxor_vv_i8m1_ta __riscv_vxor_vv_i8m1
#define vxor_vx_i8m1_ta __riscv_vxor_vx_i8m1
#define vxor_vv_i8m2_ta __riscv_vxor_vv_i8m2
#define vxor_vx_i8m2_ta __riscv_vxor_vx_i8m2
#define vxor_vv_i8m4_ta __riscv_vxor_vv_i8m4
#define vxor_vx_i8m4_ta __riscv_vxor_vx_i8m4
#define vxor_vv_i8m8_ta __riscv_vxor_vv_i8m8
#define vxor_vx_i8m8_ta __riscv_vxor_vx_i8m8
#define vxor_vv_i16mf4_ta __riscv_vxor_vv_i16mf4
#define vxor_vx_i16mf4_ta __riscv_vxor_vx_i16mf4
#define vxor_vv_i16mf2_ta __riscv_vxor_vv_i16mf2
#define vxor_vx_i16mf2_ta __riscv_vxor_vx_i16mf2
#define vxor_vv_i16m1_ta __riscv_vxor_vv_i16m1
#define vxor_vx_i16m1_ta __riscv_vxor_vx_i16m1
#define vxor_vv_i16m2_ta __riscv_vxor_vv_i16m2
#define vxor_vx_i16m2_ta __riscv_vxor_vx_i16m2
#define vxor_vv_i16m4_ta __riscv_vxor_vv_i16m4
#define vxor_vx_i16m4_ta __riscv_vxor_vx_i16m4
#define vxor_vv_i16m8_ta __riscv_vxor_vv_i16m8
#define vxor_vx_i16m8_ta __riscv_vxor_vx_i16m8
#define vxor_vv_i32mf2_ta __riscv_vxor_vv_i32mf2
#define vxor_vx_i32mf2_ta __riscv_vxor_vx_i32mf2
#define vxor_vv_i32m1_ta __riscv_vxor_vv_i32m1
#define vxor_vx_i32m1_ta __riscv_vxor_vx_i32m1
#define vxor_vv_i32m2_ta __riscv_vxor_vv_i32m2
#define vxor_vx_i32m2_ta __riscv_vxor_vx_i32m2
#define vxor_vv_i32m4_ta __riscv_vxor_vv_i32m4
#define vxor_vx_i32m4_ta __riscv_vxor_vx_i32m4
#define vxor_vv_i32m8_ta __riscv_vxor_vv_i32m8
#define vxor_vx_i32m8_ta __riscv_vxor_vx_i32m8
#define vxor_vv_i64m1_ta __riscv_vxor_vv_i64m1
#define vxor_vx_i64m1_ta __riscv_vxor_vx_i64m1
#define vxor_vv_i64m2_ta __riscv_vxor_vv_i64m2
#define vxor_vx_i64m2_ta __riscv_vxor_vx_i64m2
#define vxor_vv_i64m4_ta __riscv_vxor_vv_i64m4
#define vxor_vx_i64m4_ta __riscv_vxor_vx_i64m4
#define vxor_vv_i64m8_ta __riscv_vxor_vv_i64m8
#define vxor_vx_i64m8_ta __riscv_vxor_vx_i64m8
#define vand_vv_u8mf8_ta __riscv_vand_vv_u8mf8
#define vand_vx_u8mf8_ta __riscv_vand_vx_u8mf8
#define vand_vv_u8mf4_ta __riscv_vand_vv_u8mf4
#define vand_vx_u8mf4_ta __riscv_vand_vx_u8mf4
#define vand_vv_u8mf2_ta __riscv_vand_vv_u8mf2
#define vand_vx_u8mf2_ta __riscv_vand_vx_u8mf2
#define vand_vv_u8m1_ta __riscv_vand_vv_u8m1
#define vand_vx_u8m1_ta __riscv_vand_vx_u8m1
#define vand_vv_u8m2_ta __riscv_vand_vv_u8m2
#define vand_vx_u8m2_ta __riscv_vand_vx_u8m2
#define vand_vv_u8m4_ta __riscv_vand_vv_u8m4
#define vand_vx_u8m4_ta __riscv_vand_vx_u8m4
#define vand_vv_u8m8_ta __riscv_vand_vv_u8m8
#define vand_vx_u8m8_ta __riscv_vand_vx_u8m8
#define vand_vv_u16mf4_ta __riscv_vand_vv_u16mf4
#define vand_vx_u16mf4_ta __riscv_vand_vx_u16mf4
#define vand_vv_u16mf2_ta __riscv_vand_vv_u16mf2
#define vand_vx_u16mf2_ta __riscv_vand_vx_u16mf2
#define vand_vv_u16m1_ta __riscv_vand_vv_u16m1
#define vand_vx_u16m1_ta __riscv_vand_vx_u16m1
#define vand_vv_u16m2_ta __riscv_vand_vv_u16m2
#define vand_vx_u16m2_ta __riscv_vand_vx_u16m2
#define vand_vv_u16m4_ta __riscv_vand_vv_u16m4
#define vand_vx_u16m4_ta __riscv_vand_vx_u16m4
#define vand_vv_u16m8_ta __riscv_vand_vv_u16m8
#define vand_vx_u16m8_ta __riscv_vand_vx_u16m8
#define vand_vv_u32mf2_ta __riscv_vand_vv_u32mf2
#define vand_vx_u32mf2_ta __riscv_vand_vx_u32mf2
#define vand_vv_u32m1_ta __riscv_vand_vv_u32m1
#define vand_vx_u32m1_ta __riscv_vand_vx_u32m1
#define vand_vv_u32m2_ta __riscv_vand_vv_u32m2
#define vand_vx_u32m2_ta __riscv_vand_vx_u32m2
#define vand_vv_u32m4_ta __riscv_vand_vv_u32m4
#define vand_vx_u32m4_ta __riscv_vand_vx_u32m4
#define vand_vv_u32m8_ta __riscv_vand_vv_u32m8
#define vand_vx_u32m8_ta __riscv_vand_vx_u32m8
#define vand_vv_u64m1_ta __riscv_vand_vv_u64m1
#define vand_vx_u64m1_ta __riscv_vand_vx_u64m1
#define vand_vv_u64m2_ta __riscv_vand_vv_u64m2
#define vand_vx_u64m2_ta __riscv_vand_vx_u64m2
#define vand_vv_u64m4_ta __riscv_vand_vv_u64m4
#define vand_vx_u64m4_ta __riscv_vand_vx_u64m4
#define vand_vv_u64m8_ta __riscv_vand_vv_u64m8
#define vand_vx_u64m8_ta __riscv_vand_vx_u64m8
#define vor_vv_u8mf8_ta __riscv_vor_vv_u8mf8
#define vor_vx_u8mf8_ta __riscv_vor_vx_u8mf8
#define vor_vv_u8mf4_ta __riscv_vor_vv_u8mf4
#define vor_vx_u8mf4_ta __riscv_vor_vx_u8mf4
#define vor_vv_u8mf2_ta __riscv_vor_vv_u8mf2
#define vor_vx_u8mf2_ta __riscv_vor_vx_u8mf2
#define vor_vv_u8m1_ta __riscv_vor_vv_u8m1
#define vor_vx_u8m1_ta __riscv_vor_vx_u8m1
#define vor_vv_u8m2_ta __riscv_vor_vv_u8m2
#define vor_vx_u8m2_ta __riscv_vor_vx_u8m2
#define vor_vv_u8m4_ta __riscv_vor_vv_u8m4
#define vor_vx_u8m4_ta __riscv_vor_vx_u8m4
#define vor_vv_u8m8_ta __riscv_vor_vv_u8m8
#define vor_vx_u8m8_ta __riscv_vor_vx_u8m8
#define vor_vv_u16mf4_ta __riscv_vor_vv_u16mf4
#define vor_vx_u16mf4_ta __riscv_vor_vx_u16mf4
#define vor_vv_u16mf2_ta __riscv_vor_vv_u16mf2
#define vor_vx_u16mf2_ta __riscv_vor_vx_u16mf2
#define vor_vv_u16m1_ta __riscv_vor_vv_u16m1
#define vor_vx_u16m1_ta __riscv_vor_vx_u16m1
#define vor_vv_u16m2_ta __riscv_vor_vv_u16m2
#define vor_vx_u16m2_ta __riscv_vor_vx_u16m2
#define vor_vv_u16m4_ta __riscv_vor_vv_u16m4
#define vor_vx_u16m4_ta __riscv_vor_vx_u16m4
#define vor_vv_u16m8_ta __riscv_vor_vv_u16m8
#define vor_vx_u16m8_ta __riscv_vor_vx_u16m8
#define vor_vv_u32mf2_ta __riscv_vor_vv_u32mf2
#define vor_vx_u32mf2_ta __riscv_vor_vx_u32mf2
#define vor_vv_u32m1_ta __riscv_vor_vv_u32m1
#define vor_vx_u32m1_ta __riscv_vor_vx_u32m1
#define vor_vv_u32m2_ta __riscv_vor_vv_u32m2
#define vor_vx_u32m2_ta __riscv_vor_vx_u32m2
#define vor_vv_u32m4_ta __riscv_vor_vv_u32m4
#define vor_vx_u32m4_ta __riscv_vor_vx_u32m4
#define vor_vv_u32m8_ta __riscv_vor_vv_u32m8
#define vor_vx_u32m8_ta __riscv_vor_vx_u32m8
#define vor_vv_u64m1_ta __riscv_vor_vv_u64m1
#define vor_vx_u64m1_ta __riscv_vor_vx_u64m1
#define vor_vv_u64m2_ta __riscv_vor_vv_u64m2
#define vor_vx_u64m2_ta __riscv_vor_vx_u64m2
#define vor_vv_u64m4_ta __riscv_vor_vv_u64m4
#define vor_vx_u64m4_ta __riscv_vor_vx_u64m4
#define vor_vv_u64m8_ta __riscv_vor_vv_u64m8
#define vor_vx_u64m8_ta __riscv_vor_vx_u64m8
#define vxor_vv_u8mf8_ta __riscv_vxor_vv_u8mf8
#define vxor_vx_u8mf8_ta __riscv_vxor_vx_u8mf8
#define vxor_vv_u8mf4_ta __riscv_vxor_vv_u8mf4
#define vxor_vx_u8mf4_ta __riscv_vxor_vx_u8mf4
#define vxor_vv_u8mf2_ta __riscv_vxor_vv_u8mf2
#define vxor_vx_u8mf2_ta __riscv_vxor_vx_u8mf2
#define vxor_vv_u8m1_ta __riscv_vxor_vv_u8m1
#define vxor_vx_u8m1_ta __riscv_vxor_vx_u8m1
#define vxor_vv_u8m2_ta __riscv_vxor_vv_u8m2
#define vxor_vx_u8m2_ta __riscv_vxor_vx_u8m2
#define vxor_vv_u8m4_ta __riscv_vxor_vv_u8m4
#define vxor_vx_u8m4_ta __riscv_vxor_vx_u8m4
#define vxor_vv_u8m8_ta __riscv_vxor_vv_u8m8
#define vxor_vx_u8m8_ta __riscv_vxor_vx_u8m8
#define vxor_vv_u16mf4_ta __riscv_vxor_vv_u16mf4
#define vxor_vx_u16mf4_ta __riscv_vxor_vx_u16mf4
#define vxor_vv_u16mf2_ta __riscv_vxor_vv_u16mf2
#define vxor_vx_u16mf2_ta __riscv_vxor_vx_u16mf2
#define vxor_vv_u16m1_ta __riscv_vxor_vv_u16m1
#define vxor_vx_u16m1_ta __riscv_vxor_vx_u16m1
#define vxor_vv_u16m2_ta __riscv_vxor_vv_u16m2
#define vxor_vx_u16m2_ta __riscv_vxor_vx_u16m2
#define vxor_vv_u16m4_ta __riscv_vxor_vv_u16m4
#define vxor_vx_u16m4_ta __riscv_vxor_vx_u16m4
#define vxor_vv_u16m8_ta __riscv_vxor_vv_u16m8
#define vxor_vx_u16m8_ta __riscv_vxor_vx_u16m8
#define vxor_vv_u32mf2_ta __riscv_vxor_vv_u32mf2
#define vxor_vx_u32mf2_ta __riscv_vxor_vx_u32mf2
#define vxor_vv_u32m1_ta __riscv_vxor_vv_u32m1
#define vxor_vx_u32m1_ta __riscv_vxor_vx_u32m1
#define vxor_vv_u32m2_ta __riscv_vxor_vv_u32m2
#define vxor_vx_u32m2_ta __riscv_vxor_vx_u32m2
#define vxor_vv_u32m4_ta __riscv_vxor_vv_u32m4
#define vxor_vx_u32m4_ta __riscv_vxor_vx_u32m4
#define vxor_vv_u32m8_ta __riscv_vxor_vv_u32m8
#define vxor_vx_u32m8_ta __riscv_vxor_vx_u32m8
#define vxor_vv_u64m1_ta __riscv_vxor_vv_u64m1
#define vxor_vx_u64m1_ta __riscv_vxor_vx_u64m1
#define vxor_vv_u64m2_ta __riscv_vxor_vv_u64m2
#define vxor_vx_u64m2_ta __riscv_vxor_vx_u64m2
#define vxor_vv_u64m4_ta __riscv_vxor_vv_u64m4
#define vxor_vx_u64m4_ta __riscv_vxor_vx_u64m4
#define vxor_vv_u64m8_ta __riscv_vxor_vv_u64m8
#define vxor_vx_u64m8_ta __riscv_vxor_vx_u64m8
// masked functions
#define vand_vv_i8mf8_tuma __riscv_vand_vv_i8mf8_tum
#define vand_vx_i8mf8_tuma __riscv_vand_vx_i8mf8_tum
#define vand_vv_i8mf4_tuma __riscv_vand_vv_i8mf4_tum
#define vand_vx_i8mf4_tuma __riscv_vand_vx_i8mf4_tum
#define vand_vv_i8mf2_tuma __riscv_vand_vv_i8mf2_tum
#define vand_vx_i8mf2_tuma __riscv_vand_vx_i8mf2_tum
#define vand_vv_i8m1_tuma __riscv_vand_vv_i8m1_tum
#define vand_vx_i8m1_tuma __riscv_vand_vx_i8m1_tum
#define vand_vv_i8m2_tuma __riscv_vand_vv_i8m2_tum
#define vand_vx_i8m2_tuma __riscv_vand_vx_i8m2_tum
#define vand_vv_i8m4_tuma __riscv_vand_vv_i8m4_tum
#define vand_vx_i8m4_tuma __riscv_vand_vx_i8m4_tum
#define vand_vv_i8m8_tuma __riscv_vand_vv_i8m8_tum
#define vand_vx_i8m8_tuma __riscv_vand_vx_i8m8_tum
#define vand_vv_i16mf4_tuma __riscv_vand_vv_i16mf4_tum
#define vand_vx_i16mf4_tuma __riscv_vand_vx_i16mf4_tum
#define vand_vv_i16mf2_tuma __riscv_vand_vv_i16mf2_tum
#define vand_vx_i16mf2_tuma __riscv_vand_vx_i16mf2_tum
#define vand_vv_i16m1_tuma __riscv_vand_vv_i16m1_tum
#define vand_vx_i16m1_tuma __riscv_vand_vx_i16m1_tum
#define vand_vv_i16m2_tuma __riscv_vand_vv_i16m2_tum
#define vand_vx_i16m2_tuma __riscv_vand_vx_i16m2_tum
#define vand_vv_i16m4_tuma __riscv_vand_vv_i16m4_tum
#define vand_vx_i16m4_tuma __riscv_vand_vx_i16m4_tum
#define vand_vv_i16m8_tuma __riscv_vand_vv_i16m8_tum
#define vand_vx_i16m8_tuma __riscv_vand_vx_i16m8_tum
#define vand_vv_i32mf2_tuma __riscv_vand_vv_i32mf2_tum
#define vand_vx_i32mf2_tuma __riscv_vand_vx_i32mf2_tum
#define vand_vv_i32m1_tuma __riscv_vand_vv_i32m1_tum
#define vand_vx_i32m1_tuma __riscv_vand_vx_i32m1_tum
#define vand_vv_i32m2_tuma __riscv_vand_vv_i32m2_tum
#define vand_vx_i32m2_tuma __riscv_vand_vx_i32m2_tum
#define vand_vv_i32m4_tuma __riscv_vand_vv_i32m4_tum
#define vand_vx_i32m4_tuma __riscv_vand_vx_i32m4_tum
#define vand_vv_i32m8_tuma __riscv_vand_vv_i32m8_tum
#define vand_vx_i32m8_tuma __riscv_vand_vx_i32m8_tum
#define vand_vv_i64m1_tuma __riscv_vand_vv_i64m1_tum
#define vand_vx_i64m1_tuma __riscv_vand_vx_i64m1_tum
#define vand_vv_i64m2_tuma __riscv_vand_vv_i64m2_tum
#define vand_vx_i64m2_tuma __riscv_vand_vx_i64m2_tum
#define vand_vv_i64m4_tuma __riscv_vand_vv_i64m4_tum
#define vand_vx_i64m4_tuma __riscv_vand_vx_i64m4_tum
#define vand_vv_i64m8_tuma __riscv_vand_vv_i64m8_tum
#define vand_vx_i64m8_tuma __riscv_vand_vx_i64m8_tum
#define vor_vv_i8mf8_tuma __riscv_vor_vv_i8mf8_tum
#define vor_vx_i8mf8_tuma __riscv_vor_vx_i8mf8_tum
#define vor_vv_i8mf4_tuma __riscv_vor_vv_i8mf4_tum
#define vor_vx_i8mf4_tuma __riscv_vor_vx_i8mf4_tum
#define vor_vv_i8mf2_tuma __riscv_vor_vv_i8mf2_tum
#define vor_vx_i8mf2_tuma __riscv_vor_vx_i8mf2_tum
#define vor_vv_i8m1_tuma __riscv_vor_vv_i8m1_tum
#define vor_vx_i8m1_tuma __riscv_vor_vx_i8m1_tum
#define vor_vv_i8m2_tuma __riscv_vor_vv_i8m2_tum
#define vor_vx_i8m2_tuma __riscv_vor_vx_i8m2_tum
#define vor_vv_i8m4_tuma __riscv_vor_vv_i8m4_tum
#define vor_vx_i8m4_tuma __riscv_vor_vx_i8m4_tum
#define vor_vv_i8m8_tuma __riscv_vor_vv_i8m8_tum
#define vor_vx_i8m8_tuma __riscv_vor_vx_i8m8_tum
#define vor_vv_i16mf4_tuma __riscv_vor_vv_i16mf4_tum
#define vor_vx_i16mf4_tuma __riscv_vor_vx_i16mf4_tum
#define vor_vv_i16mf2_tuma __riscv_vor_vv_i16mf2_tum
#define vor_vx_i16mf2_tuma __riscv_vor_vx_i16mf2_tum
#define vor_vv_i16m1_tuma __riscv_vor_vv_i16m1_tum
#define vor_vx_i16m1_tuma __riscv_vor_vx_i16m1_tum
#define vor_vv_i16m2_tuma __riscv_vor_vv_i16m2_tum
#define vor_vx_i16m2_tuma __riscv_vor_vx_i16m2_tum
#define vor_vv_i16m4_tuma __riscv_vor_vv_i16m4_tum
#define vor_vx_i16m4_tuma __riscv_vor_vx_i16m4_tum
#define vor_vv_i16m8_tuma __riscv_vor_vv_i16m8_tum
#define vor_vx_i16m8_tuma __riscv_vor_vx_i16m8_tum
#define vor_vv_i32mf2_tuma __riscv_vor_vv_i32mf2_tum
#define vor_vx_i32mf2_tuma __riscv_vor_vx_i32mf2_tum
#define vor_vv_i32m1_tuma __riscv_vor_vv_i32m1_tum
#define vor_vx_i32m1_tuma __riscv_vor_vx_i32m1_tum
#define vor_vv_i32m2_tuma __riscv_vor_vv_i32m2_tum
#define vor_vx_i32m2_tuma __riscv_vor_vx_i32m2_tum
#define vor_vv_i32m4_tuma __riscv_vor_vv_i32m4_tum
#define vor_vx_i32m4_tuma __riscv_vor_vx_i32m4_tum
#define vor_vv_i32m8_tuma __riscv_vor_vv_i32m8_tum
#define vor_vx_i32m8_tuma __riscv_vor_vx_i32m8_tum
#define vor_vv_i64m1_tuma __riscv_vor_vv_i64m1_tum
#define vor_vx_i64m1_tuma __riscv_vor_vx_i64m1_tum
#define vor_vv_i64m2_tuma __riscv_vor_vv_i64m2_tum
#define vor_vx_i64m2_tuma __riscv_vor_vx_i64m2_tum
#define vor_vv_i64m4_tuma __riscv_vor_vv_i64m4_tum
#define vor_vx_i64m4_tuma __riscv_vor_vx_i64m4_tum
#define vor_vv_i64m8_tuma __riscv_vor_vv_i64m8_tum
#define vor_vx_i64m8_tuma __riscv_vor_vx_i64m8_tum
#define vxor_vv_i8mf8_tuma __riscv_vxor_vv_i8mf8_tum
#define vxor_vx_i8mf8_tuma __riscv_vxor_vx_i8mf8_tum
#define vxor_vv_i8mf4_tuma __riscv_vxor_vv_i8mf4_tum
#define vxor_vx_i8mf4_tuma __riscv_vxor_vx_i8mf4_tum
#define vxor_vv_i8mf2_tuma __riscv_vxor_vv_i8mf2_tum
#define vxor_vx_i8mf2_tuma __riscv_vxor_vx_i8mf2_tum
#define vxor_vv_i8m1_tuma __riscv_vxor_vv_i8m1_tum
#define vxor_vx_i8m1_tuma __riscv_vxor_vx_i8m1_tum
#define vxor_vv_i8m2_tuma __riscv_vxor_vv_i8m2_tum
#define vxor_vx_i8m2_tuma __riscv_vxor_vx_i8m2_tum
#define vxor_vv_i8m4_tuma __riscv_vxor_vv_i8m4_tum
#define vxor_vx_i8m4_tuma __riscv_vxor_vx_i8m4_tum
#define vxor_vv_i8m8_tuma __riscv_vxor_vv_i8m8_tum
#define vxor_vx_i8m8_tuma __riscv_vxor_vx_i8m8_tum
#define vxor_vv_i16mf4_tuma __riscv_vxor_vv_i16mf4_tum
#define vxor_vx_i16mf4_tuma __riscv_vxor_vx_i16mf4_tum
#define vxor_vv_i16mf2_tuma __riscv_vxor_vv_i16mf2_tum
#define vxor_vx_i16mf2_tuma __riscv_vxor_vx_i16mf2_tum
#define vxor_vv_i16m1_tuma __riscv_vxor_vv_i16m1_tum
#define vxor_vx_i16m1_tuma __riscv_vxor_vx_i16m1_tum
#define vxor_vv_i16m2_tuma __riscv_vxor_vv_i16m2_tum
#define vxor_vx_i16m2_tuma __riscv_vxor_vx_i16m2_tum
#define vxor_vv_i16m4_tuma __riscv_vxor_vv_i16m4_tum
#define vxor_vx_i16m4_tuma __riscv_vxor_vx_i16m4_tum
#define vxor_vv_i16m8_tuma __riscv_vxor_vv_i16m8_tum
#define vxor_vx_i16m8_tuma __riscv_vxor_vx_i16m8_tum
#define vxor_vv_i32mf2_tuma __riscv_vxor_vv_i32mf2_tum
#define vxor_vx_i32mf2_tuma __riscv_vxor_vx_i32mf2_tum
#define vxor_vv_i32m1_tuma __riscv_vxor_vv_i32m1_tum
#define vxor_vx_i32m1_tuma __riscv_vxor_vx_i32m1_tum
#define vxor_vv_i32m2_tuma __riscv_vxor_vv_i32m2_tum
#define vxor_vx_i32m2_tuma __riscv_vxor_vx_i32m2_tum
#define vxor_vv_i32m4_tuma __riscv_vxor_vv_i32m4_tum
#define vxor_vx_i32m4_tuma __riscv_vxor_vx_i32m4_tum
#define vxor_vv_i32m8_tuma __riscv_vxor_vv_i32m8_tum
#define vxor_vx_i32m8_tuma __riscv_vxor_vx_i32m8_tum
#define vxor_vv_i64m1_tuma __riscv_vxor_vv_i64m1_tum
#define vxor_vx_i64m1_tuma __riscv_vxor_vx_i64m1_tum
#define vxor_vv_i64m2_tuma __riscv_vxor_vv_i64m2_tum
#define vxor_vx_i64m2_tuma __riscv_vxor_vx_i64m2_tum
#define vxor_vv_i64m4_tuma __riscv_vxor_vv_i64m4_tum
#define vxor_vx_i64m4_tuma __riscv_vxor_vx_i64m4_tum
#define vxor_vv_i64m8_tuma __riscv_vxor_vv_i64m8_tum
#define vxor_vx_i64m8_tuma __riscv_vxor_vx_i64m8_tum
#define vand_vv_u8mf8_tuma __riscv_vand_vv_u8mf8_tum
#define vand_vx_u8mf8_tuma __riscv_vand_vx_u8mf8_tum
#define vand_vv_u8mf4_tuma __riscv_vand_vv_u8mf4_tum
#define vand_vx_u8mf4_tuma __riscv_vand_vx_u8mf4_tum
#define vand_vv_u8mf2_tuma __riscv_vand_vv_u8mf2_tum
#define vand_vx_u8mf2_tuma __riscv_vand_vx_u8mf2_tum
#define vand_vv_u8m1_tuma __riscv_vand_vv_u8m1_tum
#define vand_vx_u8m1_tuma __riscv_vand_vx_u8m1_tum
#define vand_vv_u8m2_tuma __riscv_vand_vv_u8m2_tum
#define vand_vx_u8m2_tuma __riscv_vand_vx_u8m2_tum
#define vand_vv_u8m4_tuma __riscv_vand_vv_u8m4_tum
#define vand_vx_u8m4_tuma __riscv_vand_vx_u8m4_tum
#define vand_vv_u8m8_tuma __riscv_vand_vv_u8m8_tum
#define vand_vx_u8m8_tuma __riscv_vand_vx_u8m8_tum
#define vand_vv_u16mf4_tuma __riscv_vand_vv_u16mf4_tum
#define vand_vx_u16mf4_tuma __riscv_vand_vx_u16mf4_tum
#define vand_vv_u16mf2_tuma __riscv_vand_vv_u16mf2_tum
#define vand_vx_u16mf2_tuma __riscv_vand_vx_u16mf2_tum
#define vand_vv_u16m1_tuma __riscv_vand_vv_u16m1_tum
#define vand_vx_u16m1_tuma __riscv_vand_vx_u16m1_tum
#define vand_vv_u16m2_tuma __riscv_vand_vv_u16m2_tum
#define vand_vx_u16m2_tuma __riscv_vand_vx_u16m2_tum
#define vand_vv_u16m4_tuma __riscv_vand_vv_u16m4_tum
#define vand_vx_u16m4_tuma __riscv_vand_vx_u16m4_tum
#define vand_vv_u16m8_tuma __riscv_vand_vv_u16m8_tum
#define vand_vx_u16m8_tuma __riscv_vand_vx_u16m8_tum
#define vand_vv_u32mf2_tuma __riscv_vand_vv_u32mf2_tum
#define vand_vx_u32mf2_tuma __riscv_vand_vx_u32mf2_tum
#define vand_vv_u32m1_tuma __riscv_vand_vv_u32m1_tum
#define vand_vx_u32m1_tuma __riscv_vand_vx_u32m1_tum
#define vand_vv_u32m2_tuma __riscv_vand_vv_u32m2_tum
#define vand_vx_u32m2_tuma __riscv_vand_vx_u32m2_tum
#define vand_vv_u32m4_tuma __riscv_vand_vv_u32m4_tum
#define vand_vx_u32m4_tuma __riscv_vand_vx_u32m4_tum
#define vand_vv_u32m8_tuma __riscv_vand_vv_u32m8_tum
#define vand_vx_u32m8_tuma __riscv_vand_vx_u32m8_tum
#define vand_vv_u64m1_tuma __riscv_vand_vv_u64m1_tum
#define vand_vx_u64m1_tuma __riscv_vand_vx_u64m1_tum
#define vand_vv_u64m2_tuma __riscv_vand_vv_u64m2_tum
#define vand_vx_u64m2_tuma __riscv_vand_vx_u64m2_tum
#define vand_vv_u64m4_tuma __riscv_vand_vv_u64m4_tum
#define vand_vx_u64m4_tuma __riscv_vand_vx_u64m4_tum
#define vand_vv_u64m8_tuma __riscv_vand_vv_u64m8_tum
#define vand_vx_u64m8_tuma __riscv_vand_vx_u64m8_tum
#define vor_vv_u8mf8_tuma __riscv_vor_vv_u8mf8_tum
#define vor_vx_u8mf8_tuma __riscv_vor_vx_u8mf8_tum
#define vor_vv_u8mf4_tuma __riscv_vor_vv_u8mf4_tum
#define vor_vx_u8mf4_tuma __riscv_vor_vx_u8mf4_tum
#define vor_vv_u8mf2_tuma __riscv_vor_vv_u8mf2_tum
#define vor_vx_u8mf2_tuma __riscv_vor_vx_u8mf2_tum
#define vor_vv_u8m1_tuma __riscv_vor_vv_u8m1_tum
#define vor_vx_u8m1_tuma __riscv_vor_vx_u8m1_tum
#define vor_vv_u8m2_tuma __riscv_vor_vv_u8m2_tum
#define vor_vx_u8m2_tuma __riscv_vor_vx_u8m2_tum
#define vor_vv_u8m4_tuma __riscv_vor_vv_u8m4_tum
#define vor_vx_u8m4_tuma __riscv_vor_vx_u8m4_tum
#define vor_vv_u8m8_tuma __riscv_vor_vv_u8m8_tum
#define vor_vx_u8m8_tuma __riscv_vor_vx_u8m8_tum
#define vor_vv_u16mf4_tuma __riscv_vor_vv_u16mf4_tum
#define vor_vx_u16mf4_tuma __riscv_vor_vx_u16mf4_tum
#define vor_vv_u16mf2_tuma __riscv_vor_vv_u16mf2_tum
#define vor_vx_u16mf2_tuma __riscv_vor_vx_u16mf2_tum
#define vor_vv_u16m1_tuma __riscv_vor_vv_u16m1_tum
#define vor_vx_u16m1_tuma __riscv_vor_vx_u16m1_tum
#define vor_vv_u16m2_tuma __riscv_vor_vv_u16m2_tum
#define vor_vx_u16m2_tuma __riscv_vor_vx_u16m2_tum
#define vor_vv_u16m4_tuma __riscv_vor_vv_u16m4_tum
#define vor_vx_u16m4_tuma __riscv_vor_vx_u16m4_tum
#define vor_vv_u16m8_tuma __riscv_vor_vv_u16m8_tum
#define vor_vx_u16m8_tuma __riscv_vor_vx_u16m8_tum
#define vor_vv_u32mf2_tuma __riscv_vor_vv_u32mf2_tum
#define vor_vx_u32mf2_tuma __riscv_vor_vx_u32mf2_tum
#define vor_vv_u32m1_tuma __riscv_vor_vv_u32m1_tum
#define vor_vx_u32m1_tuma __riscv_vor_vx_u32m1_tum
#define vor_vv_u32m2_tuma __riscv_vor_vv_u32m2_tum
#define vor_vx_u32m2_tuma __riscv_vor_vx_u32m2_tum
#define vor_vv_u32m4_tuma __riscv_vor_vv_u32m4_tum
#define vor_vx_u32m4_tuma __riscv_vor_vx_u32m4_tum
#define vor_vv_u32m8_tuma __riscv_vor_vv_u32m8_tum
#define vor_vx_u32m8_tuma __riscv_vor_vx_u32m8_tum
#define vor_vv_u64m1_tuma __riscv_vor_vv_u64m1_tum
#define vor_vx_u64m1_tuma __riscv_vor_vx_u64m1_tum
#define vor_vv_u64m2_tuma __riscv_vor_vv_u64m2_tum
#define vor_vx_u64m2_tuma __riscv_vor_vx_u64m2_tum
#define vor_vv_u64m4_tuma __riscv_vor_vv_u64m4_tum
#define vor_vx_u64m4_tuma __riscv_vor_vx_u64m4_tum
#define vor_vv_u64m8_tuma __riscv_vor_vv_u64m8_tum
#define vor_vx_u64m8_tuma __riscv_vor_vx_u64m8_tum
#define vxor_vv_u8mf8_tuma __riscv_vxor_vv_u8mf8_tum
#define vxor_vx_u8mf8_tuma __riscv_vxor_vx_u8mf8_tum
#define vxor_vv_u8mf4_tuma __riscv_vxor_vv_u8mf4_tum
#define vxor_vx_u8mf4_tuma __riscv_vxor_vx_u8mf4_tum
#define vxor_vv_u8mf2_tuma __riscv_vxor_vv_u8mf2_tum
#define vxor_vx_u8mf2_tuma __riscv_vxor_vx_u8mf2_tum
#define vxor_vv_u8m1_tuma __riscv_vxor_vv_u8m1_tum
#define vxor_vx_u8m1_tuma __riscv_vxor_vx_u8m1_tum
#define vxor_vv_u8m2_tuma __riscv_vxor_vv_u8m2_tum
#define vxor_vx_u8m2_tuma __riscv_vxor_vx_u8m2_tum
#define vxor_vv_u8m4_tuma __riscv_vxor_vv_u8m4_tum
#define vxor_vx_u8m4_tuma __riscv_vxor_vx_u8m4_tum
#define vxor_vv_u8m8_tuma __riscv_vxor_vv_u8m8_tum
#define vxor_vx_u8m8_tuma __riscv_vxor_vx_u8m8_tum
#define vxor_vv_u16mf4_tuma __riscv_vxor_vv_u16mf4_tum
#define vxor_vx_u16mf4_tuma __riscv_vxor_vx_u16mf4_tum
#define vxor_vv_u16mf2_tuma __riscv_vxor_vv_u16mf2_tum
#define vxor_vx_u16mf2_tuma __riscv_vxor_vx_u16mf2_tum
#define vxor_vv_u16m1_tuma __riscv_vxor_vv_u16m1_tum
#define vxor_vx_u16m1_tuma __riscv_vxor_vx_u16m1_tum
#define vxor_vv_u16m2_tuma __riscv_vxor_vv_u16m2_tum
#define vxor_vx_u16m2_tuma __riscv_vxor_vx_u16m2_tum
#define vxor_vv_u16m4_tuma __riscv_vxor_vv_u16m4_tum
#define vxor_vx_u16m4_tuma __riscv_vxor_vx_u16m4_tum
#define vxor_vv_u16m8_tuma __riscv_vxor_vv_u16m8_tum
#define vxor_vx_u16m8_tuma __riscv_vxor_vx_u16m8_tum
#define vxor_vv_u32mf2_tuma __riscv_vxor_vv_u32mf2_tum
#define vxor_vx_u32mf2_tuma __riscv_vxor_vx_u32mf2_tum
#define vxor_vv_u32m1_tuma __riscv_vxor_vv_u32m1_tum
#define vxor_vx_u32m1_tuma __riscv_vxor_vx_u32m1_tum
#define vxor_vv_u32m2_tuma __riscv_vxor_vv_u32m2_tum
#define vxor_vx_u32m2_tuma __riscv_vxor_vx_u32m2_tum
#define vxor_vv_u32m4_tuma __riscv_vxor_vv_u32m4_tum
#define vxor_vx_u32m4_tuma __riscv_vxor_vx_u32m4_tum
#define vxor_vv_u32m8_tuma __riscv_vxor_vv_u32m8_tum
#define vxor_vx_u32m8_tuma __riscv_vxor_vx_u32m8_tum
#define vxor_vv_u64m1_tuma __riscv_vxor_vv_u64m1_tum
#define vxor_vx_u64m1_tuma __riscv_vxor_vx_u64m1_tum
#define vxor_vv_u64m2_tuma __riscv_vxor_vv_u64m2_tum
#define vxor_vx_u64m2_tuma __riscv_vxor_vx_u64m2_tum
#define vxor_vv_u64m4_tuma __riscv_vxor_vv_u64m4_tum
#define vxor_vx_u64m4_tuma __riscv_vxor_vx_u64m4_tum
#define vxor_vv_u64m8_tuma __riscv_vxor_vv_u64m8_tum
#define vxor_vx_u64m8_tuma __riscv_vxor_vx_u64m8_tum
// masked functions
#define vand_vv_i8mf8_tumu __riscv_vand_vv_i8mf8_tumu
#define vand_vx_i8mf8_tumu __riscv_vand_vx_i8mf8_tumu
#define vand_vv_i8mf4_tumu __riscv_vand_vv_i8mf4_tumu
#define vand_vx_i8mf4_tumu __riscv_vand_vx_i8mf4_tumu
#define vand_vv_i8mf2_tumu __riscv_vand_vv_i8mf2_tumu
#define vand_vx_i8mf2_tumu __riscv_vand_vx_i8mf2_tumu
#define vand_vv_i8m1_tumu __riscv_vand_vv_i8m1_tumu
#define vand_vx_i8m1_tumu __riscv_vand_vx_i8m1_tumu
#define vand_vv_i8m2_tumu __riscv_vand_vv_i8m2_tumu
#define vand_vx_i8m2_tumu __riscv_vand_vx_i8m2_tumu
#define vand_vv_i8m4_tumu __riscv_vand_vv_i8m4_tumu
#define vand_vx_i8m4_tumu __riscv_vand_vx_i8m4_tumu
#define vand_vv_i8m8_tumu __riscv_vand_vv_i8m8_tumu
#define vand_vx_i8m8_tumu __riscv_vand_vx_i8m8_tumu
#define vand_vv_i16mf4_tumu __riscv_vand_vv_i16mf4_tumu
#define vand_vx_i16mf4_tumu __riscv_vand_vx_i16mf4_tumu
#define vand_vv_i16mf2_tumu __riscv_vand_vv_i16mf2_tumu
#define vand_vx_i16mf2_tumu __riscv_vand_vx_i16mf2_tumu
#define vand_vv_i16m1_tumu __riscv_vand_vv_i16m1_tumu
#define vand_vx_i16m1_tumu __riscv_vand_vx_i16m1_tumu
#define vand_vv_i16m2_tumu __riscv_vand_vv_i16m2_tumu
#define vand_vx_i16m2_tumu __riscv_vand_vx_i16m2_tumu
#define vand_vv_i16m4_tumu __riscv_vand_vv_i16m4_tumu
#define vand_vx_i16m4_tumu __riscv_vand_vx_i16m4_tumu
#define vand_vv_i16m8_tumu __riscv_vand_vv_i16m8_tumu
#define vand_vx_i16m8_tumu __riscv_vand_vx_i16m8_tumu
#define vand_vv_i32mf2_tumu __riscv_vand_vv_i32mf2_tumu
#define vand_vx_i32mf2_tumu __riscv_vand_vx_i32mf2_tumu
#define vand_vv_i32m1_tumu __riscv_vand_vv_i32m1_tumu
#define vand_vx_i32m1_tumu __riscv_vand_vx_i32m1_tumu
#define vand_vv_i32m2_tumu __riscv_vand_vv_i32m2_tumu
#define vand_vx_i32m2_tumu __riscv_vand_vx_i32m2_tumu
#define vand_vv_i32m4_tumu __riscv_vand_vv_i32m4_tumu
#define vand_vx_i32m4_tumu __riscv_vand_vx_i32m4_tumu
#define vand_vv_i32m8_tumu __riscv_vand_vv_i32m8_tumu
#define vand_vx_i32m8_tumu __riscv_vand_vx_i32m8_tumu
#define vand_vv_i64m1_tumu __riscv_vand_vv_i64m1_tumu
#define vand_vx_i64m1_tumu __riscv_vand_vx_i64m1_tumu
#define vand_vv_i64m2_tumu __riscv_vand_vv_i64m2_tumu
#define vand_vx_i64m2_tumu __riscv_vand_vx_i64m2_tumu
#define vand_vv_i64m4_tumu __riscv_vand_vv_i64m4_tumu
#define vand_vx_i64m4_tumu __riscv_vand_vx_i64m4_tumu
#define vand_vv_i64m8_tumu __riscv_vand_vv_i64m8_tumu
#define vand_vx_i64m8_tumu __riscv_vand_vx_i64m8_tumu
#define vor_vv_i8mf8_tumu __riscv_vor_vv_i8mf8_tumu
#define vor_vx_i8mf8_tumu __riscv_vor_vx_i8mf8_tumu
#define vor_vv_i8mf4_tumu __riscv_vor_vv_i8mf4_tumu
#define vor_vx_i8mf4_tumu __riscv_vor_vx_i8mf4_tumu
#define vor_vv_i8mf2_tumu __riscv_vor_vv_i8mf2_tumu
#define vor_vx_i8mf2_tumu __riscv_vor_vx_i8mf2_tumu
#define vor_vv_i8m1_tumu __riscv_vor_vv_i8m1_tumu
#define vor_vx_i8m1_tumu __riscv_vor_vx_i8m1_tumu
#define vor_vv_i8m2_tumu __riscv_vor_vv_i8m2_tumu
#define vor_vx_i8m2_tumu __riscv_vor_vx_i8m2_tumu
#define vor_vv_i8m4_tumu __riscv_vor_vv_i8m4_tumu
#define vor_vx_i8m4_tumu __riscv_vor_vx_i8m4_tumu
#define vor_vv_i8m8_tumu __riscv_vor_vv_i8m8_tumu
#define vor_vx_i8m8_tumu __riscv_vor_vx_i8m8_tumu
#define vor_vv_i16mf4_tumu __riscv_vor_vv_i16mf4_tumu
#define vor_vx_i16mf4_tumu __riscv_vor_vx_i16mf4_tumu
#define vor_vv_i16mf2_tumu __riscv_vor_vv_i16mf2_tumu
#define vor_vx_i16mf2_tumu __riscv_vor_vx_i16mf2_tumu
#define vor_vv_i16m1_tumu __riscv_vor_vv_i16m1_tumu
#define vor_vx_i16m1_tumu __riscv_vor_vx_i16m1_tumu
#define vor_vv_i16m2_tumu __riscv_vor_vv_i16m2_tumu
#define vor_vx_i16m2_tumu __riscv_vor_vx_i16m2_tumu
#define vor_vv_i16m4_tumu __riscv_vor_vv_i16m4_tumu
#define vor_vx_i16m4_tumu __riscv_vor_vx_i16m4_tumu
#define vor_vv_i16m8_tumu __riscv_vor_vv_i16m8_tumu
#define vor_vx_i16m8_tumu __riscv_vor_vx_i16m8_tumu
#define vor_vv_i32mf2_tumu __riscv_vor_vv_i32mf2_tumu
#define vor_vx_i32mf2_tumu __riscv_vor_vx_i32mf2_tumu
#define vor_vv_i32m1_tumu __riscv_vor_vv_i32m1_tumu
#define vor_vx_i32m1_tumu __riscv_vor_vx_i32m1_tumu
#define vor_vv_i32m2_tumu __riscv_vor_vv_i32m2_tumu
#define vor_vx_i32m2_tumu __riscv_vor_vx_i32m2_tumu
#define vor_vv_i32m4_tumu __riscv_vor_vv_i32m4_tumu
#define vor_vx_i32m4_tumu __riscv_vor_vx_i32m4_tumu
#define vor_vv_i32m8_tumu __riscv_vor_vv_i32m8_tumu
#define vor_vx_i32m8_tumu __riscv_vor_vx_i32m8_tumu
#define vor_vv_i64m1_tumu __riscv_vor_vv_i64m1_tumu
#define vor_vx_i64m1_tumu __riscv_vor_vx_i64m1_tumu
#define vor_vv_i64m2_tumu __riscv_vor_vv_i64m2_tumu
#define vor_vx_i64m2_tumu __riscv_vor_vx_i64m2_tumu
#define vor_vv_i64m4_tumu __riscv_vor_vv_i64m4_tumu
#define vor_vx_i64m4_tumu __riscv_vor_vx_i64m4_tumu
#define vor_vv_i64m8_tumu __riscv_vor_vv_i64m8_tumu
#define vor_vx_i64m8_tumu __riscv_vor_vx_i64m8_tumu
#define vxor_vv_i8mf8_tumu __riscv_vxor_vv_i8mf8_tumu
#define vxor_vx_i8mf8_tumu __riscv_vxor_vx_i8mf8_tumu
#define vxor_vv_i8mf4_tumu __riscv_vxor_vv_i8mf4_tumu
#define vxor_vx_i8mf4_tumu __riscv_vxor_vx_i8mf4_tumu
#define vxor_vv_i8mf2_tumu __riscv_vxor_vv_i8mf2_tumu
#define vxor_vx_i8mf2_tumu __riscv_vxor_vx_i8mf2_tumu
#define vxor_vv_i8m1_tumu __riscv_vxor_vv_i8m1_tumu
#define vxor_vx_i8m1_tumu __riscv_vxor_vx_i8m1_tumu
#define vxor_vv_i8m2_tumu __riscv_vxor_vv_i8m2_tumu
#define vxor_vx_i8m2_tumu __riscv_vxor_vx_i8m2_tumu
#define vxor_vv_i8m4_tumu __riscv_vxor_vv_i8m4_tumu
#define vxor_vx_i8m4_tumu __riscv_vxor_vx_i8m4_tumu
#define vxor_vv_i8m8_tumu __riscv_vxor_vv_i8m8_tumu
#define vxor_vx_i8m8_tumu __riscv_vxor_vx_i8m8_tumu
#define vxor_vv_i16mf4_tumu __riscv_vxor_vv_i16mf4_tumu
#define vxor_vx_i16mf4_tumu __riscv_vxor_vx_i16mf4_tumu
#define vxor_vv_i16mf2_tumu __riscv_vxor_vv_i16mf2_tumu
#define vxor_vx_i16mf2_tumu __riscv_vxor_vx_i16mf2_tumu
#define vxor_vv_i16m1_tumu __riscv_vxor_vv_i16m1_tumu
#define vxor_vx_i16m1_tumu __riscv_vxor_vx_i16m1_tumu
#define vxor_vv_i16m2_tumu __riscv_vxor_vv_i16m2_tumu
#define vxor_vx_i16m2_tumu __riscv_vxor_vx_i16m2_tumu
#define vxor_vv_i16m4_tumu __riscv_vxor_vv_i16m4_tumu
#define vxor_vx_i16m4_tumu __riscv_vxor_vx_i16m4_tumu
#define vxor_vv_i16m8_tumu __riscv_vxor_vv_i16m8_tumu
#define vxor_vx_i16m8_tumu __riscv_vxor_vx_i16m8_tumu
#define vxor_vv_i32mf2_tumu __riscv_vxor_vv_i32mf2_tumu
#define vxor_vx_i32mf2_tumu __riscv_vxor_vx_i32mf2_tumu
#define vxor_vv_i32m1_tumu __riscv_vxor_vv_i32m1_tumu
#define vxor_vx_i32m1_tumu __riscv_vxor_vx_i32m1_tumu
#define vxor_vv_i32m2_tumu __riscv_vxor_vv_i32m2_tumu
#define vxor_vx_i32m2_tumu __riscv_vxor_vx_i32m2_tumu
#define vxor_vv_i32m4_tumu __riscv_vxor_vv_i32m4_tumu
#define vxor_vx_i32m4_tumu __riscv_vxor_vx_i32m4_tumu
#define vxor_vv_i32m8_tumu __riscv_vxor_vv_i32m8_tumu
#define vxor_vx_i32m8_tumu __riscv_vxor_vx_i32m8_tumu
#define vxor_vv_i64m1_tumu __riscv_vxor_vv_i64m1_tumu
#define vxor_vx_i64m1_tumu __riscv_vxor_vx_i64m1_tumu
#define vxor_vv_i64m2_tumu __riscv_vxor_vv_i64m2_tumu
#define vxor_vx_i64m2_tumu __riscv_vxor_vx_i64m2_tumu
#define vxor_vv_i64m4_tumu __riscv_vxor_vv_i64m4_tumu
#define vxor_vx_i64m4_tumu __riscv_vxor_vx_i64m4_tumu
#define vxor_vv_i64m8_tumu __riscv_vxor_vv_i64m8_tumu
#define vxor_vx_i64m8_tumu __riscv_vxor_vx_i64m8_tumu
#define vand_vv_u8mf8_tumu __riscv_vand_vv_u8mf8_tumu
#define vand_vx_u8mf8_tumu __riscv_vand_vx_u8mf8_tumu
#define vand_vv_u8mf4_tumu __riscv_vand_vv_u8mf4_tumu
#define vand_vx_u8mf4_tumu __riscv_vand_vx_u8mf4_tumu
#define vand_vv_u8mf2_tumu __riscv_vand_vv_u8mf2_tumu
#define vand_vx_u8mf2_tumu __riscv_vand_vx_u8mf2_tumu
#define vand_vv_u8m1_tumu __riscv_vand_vv_u8m1_tumu
#define vand_vx_u8m1_tumu __riscv_vand_vx_u8m1_tumu
#define vand_vv_u8m2_tumu __riscv_vand_vv_u8m2_tumu
#define vand_vx_u8m2_tumu __riscv_vand_vx_u8m2_tumu
#define vand_vv_u8m4_tumu __riscv_vand_vv_u8m4_tumu
#define vand_vx_u8m4_tumu __riscv_vand_vx_u8m4_tumu
#define vand_vv_u8m8_tumu __riscv_vand_vv_u8m8_tumu
#define vand_vx_u8m8_tumu __riscv_vand_vx_u8m8_tumu
#define vand_vv_u16mf4_tumu __riscv_vand_vv_u16mf4_tumu
#define vand_vx_u16mf4_tumu __riscv_vand_vx_u16mf4_tumu
#define vand_vv_u16mf2_tumu __riscv_vand_vv_u16mf2_tumu
#define vand_vx_u16mf2_tumu __riscv_vand_vx_u16mf2_tumu
#define vand_vv_u16m1_tumu __riscv_vand_vv_u16m1_tumu
#define vand_vx_u16m1_tumu __riscv_vand_vx_u16m1_tumu
#define vand_vv_u16m2_tumu __riscv_vand_vv_u16m2_tumu
#define vand_vx_u16m2_tumu __riscv_vand_vx_u16m2_tumu
#define vand_vv_u16m4_tumu __riscv_vand_vv_u16m4_tumu
#define vand_vx_u16m4_tumu __riscv_vand_vx_u16m4_tumu
#define vand_vv_u16m8_tumu __riscv_vand_vv_u16m8_tumu
#define vand_vx_u16m8_tumu __riscv_vand_vx_u16m8_tumu
#define vand_vv_u32mf2_tumu __riscv_vand_vv_u32mf2_tumu
#define vand_vx_u32mf2_tumu __riscv_vand_vx_u32mf2_tumu
#define vand_vv_u32m1_tumu __riscv_vand_vv_u32m1_tumu
#define vand_vx_u32m1_tumu __riscv_vand_vx_u32m1_tumu
#define vand_vv_u32m2_tumu __riscv_vand_vv_u32m2_tumu
#define vand_vx_u32m2_tumu __riscv_vand_vx_u32m2_tumu
#define vand_vv_u32m4_tumu __riscv_vand_vv_u32m4_tumu
#define vand_vx_u32m4_tumu __riscv_vand_vx_u32m4_tumu
#define vand_vv_u32m8_tumu __riscv_vand_vv_u32m8_tumu
#define vand_vx_u32m8_tumu __riscv_vand_vx_u32m8_tumu
#define vand_vv_u64m1_tumu __riscv_vand_vv_u64m1_tumu
#define vand_vx_u64m1_tumu __riscv_vand_vx_u64m1_tumu
#define vand_vv_u64m2_tumu __riscv_vand_vv_u64m2_tumu
#define vand_vx_u64m2_tumu __riscv_vand_vx_u64m2_tumu
#define vand_vv_u64m4_tumu __riscv_vand_vv_u64m4_tumu
#define vand_vx_u64m4_tumu __riscv_vand_vx_u64m4_tumu
#define vand_vv_u64m8_tumu __riscv_vand_vv_u64m8_tumu
#define vand_vx_u64m8_tumu __riscv_vand_vx_u64m8_tumu
#define vor_vv_u8mf8_tumu __riscv_vor_vv_u8mf8_tumu
#define vor_vx_u8mf8_tumu __riscv_vor_vx_u8mf8_tumu
#define vor_vv_u8mf4_tumu __riscv_vor_vv_u8mf4_tumu
#define vor_vx_u8mf4_tumu __riscv_vor_vx_u8mf4_tumu
#define vor_vv_u8mf2_tumu __riscv_vor_vv_u8mf2_tumu
#define vor_vx_u8mf2_tumu __riscv_vor_vx_u8mf2_tumu
#define vor_vv_u8m1_tumu __riscv_vor_vv_u8m1_tumu
#define vor_vx_u8m1_tumu __riscv_vor_vx_u8m1_tumu
#define vor_vv_u8m2_tumu __riscv_vor_vv_u8m2_tumu
#define vor_vx_u8m2_tumu __riscv_vor_vx_u8m2_tumu
#define vor_vv_u8m4_tumu __riscv_vor_vv_u8m4_tumu
#define vor_vx_u8m4_tumu __riscv_vor_vx_u8m4_tumu
#define vor_vv_u8m8_tumu __riscv_vor_vv_u8m8_tumu
#define vor_vx_u8m8_tumu __riscv_vor_vx_u8m8_tumu
#define vor_vv_u16mf4_tumu __riscv_vor_vv_u16mf4_tumu
#define vor_vx_u16mf4_tumu __riscv_vor_vx_u16mf4_tumu
#define vor_vv_u16mf2_tumu __riscv_vor_vv_u16mf2_tumu
#define vor_vx_u16mf2_tumu __riscv_vor_vx_u16mf2_tumu
#define vor_vv_u16m1_tumu __riscv_vor_vv_u16m1_tumu
#define vor_vx_u16m1_tumu __riscv_vor_vx_u16m1_tumu
#define vor_vv_u16m2_tumu __riscv_vor_vv_u16m2_tumu
#define vor_vx_u16m2_tumu __riscv_vor_vx_u16m2_tumu
#define vor_vv_u16m4_tumu __riscv_vor_vv_u16m4_tumu
#define vor_vx_u16m4_tumu __riscv_vor_vx_u16m4_tumu
#define vor_vv_u16m8_tumu __riscv_vor_vv_u16m8_tumu
#define vor_vx_u16m8_tumu __riscv_vor_vx_u16m8_tumu
#define vor_vv_u32mf2_tumu __riscv_vor_vv_u32mf2_tumu
#define vor_vx_u32mf2_tumu __riscv_vor_vx_u32mf2_tumu
#define vor_vv_u32m1_tumu __riscv_vor_vv_u32m1_tumu
#define vor_vx_u32m1_tumu __riscv_vor_vx_u32m1_tumu
#define vor_vv_u32m2_tumu __riscv_vor_vv_u32m2_tumu
#define vor_vx_u32m2_tumu __riscv_vor_vx_u32m2_tumu
#define vor_vv_u32m4_tumu __riscv_vor_vv_u32m4_tumu
#define vor_vx_u32m4_tumu __riscv_vor_vx_u32m4_tumu
#define vor_vv_u32m8_tumu __riscv_vor_vv_u32m8_tumu
#define vor_vx_u32m8_tumu __riscv_vor_vx_u32m8_tumu
#define vor_vv_u64m1_tumu __riscv_vor_vv_u64m1_tumu
#define vor_vx_u64m1_tumu __riscv_vor_vx_u64m1_tumu
#define vor_vv_u64m2_tumu __riscv_vor_vv_u64m2_tumu
#define vor_vx_u64m2_tumu __riscv_vor_vx_u64m2_tumu
#define vor_vv_u64m4_tumu __riscv_vor_vv_u64m4_tumu
#define vor_vx_u64m4_tumu __riscv_vor_vx_u64m4_tumu
#define vor_vv_u64m8_tumu __riscv_vor_vv_u64m8_tumu
#define vor_vx_u64m8_tumu __riscv_vor_vx_u64m8_tumu
#define vxor_vv_u8mf8_tumu __riscv_vxor_vv_u8mf8_tumu
#define vxor_vx_u8mf8_tumu __riscv_vxor_vx_u8mf8_tumu
#define vxor_vv_u8mf4_tumu __riscv_vxor_vv_u8mf4_tumu
#define vxor_vx_u8mf4_tumu __riscv_vxor_vx_u8mf4_tumu
#define vxor_vv_u8mf2_tumu __riscv_vxor_vv_u8mf2_tumu
#define vxor_vx_u8mf2_tumu __riscv_vxor_vx_u8mf2_tumu
#define vxor_vv_u8m1_tumu __riscv_vxor_vv_u8m1_tumu
#define vxor_vx_u8m1_tumu __riscv_vxor_vx_u8m1_tumu
#define vxor_vv_u8m2_tumu __riscv_vxor_vv_u8m2_tumu
#define vxor_vx_u8m2_tumu __riscv_vxor_vx_u8m2_tumu
#define vxor_vv_u8m4_tumu __riscv_vxor_vv_u8m4_tumu
#define vxor_vx_u8m4_tumu __riscv_vxor_vx_u8m4_tumu
#define vxor_vv_u8m8_tumu __riscv_vxor_vv_u8m8_tumu
#define vxor_vx_u8m8_tumu __riscv_vxor_vx_u8m8_tumu
#define vxor_vv_u16mf4_tumu __riscv_vxor_vv_u16mf4_tumu
#define vxor_vx_u16mf4_tumu __riscv_vxor_vx_u16mf4_tumu
#define vxor_vv_u16mf2_tumu __riscv_vxor_vv_u16mf2_tumu
#define vxor_vx_u16mf2_tumu __riscv_vxor_vx_u16mf2_tumu
#define vxor_vv_u16m1_tumu __riscv_vxor_vv_u16m1_tumu
#define vxor_vx_u16m1_tumu __riscv_vxor_vx_u16m1_tumu
#define vxor_vv_u16m2_tumu __riscv_vxor_vv_u16m2_tumu
#define vxor_vx_u16m2_tumu __riscv_vxor_vx_u16m2_tumu
#define vxor_vv_u16m4_tumu __riscv_vxor_vv_u16m4_tumu
#define vxor_vx_u16m4_tumu __riscv_vxor_vx_u16m4_tumu
#define vxor_vv_u16m8_tumu __riscv_vxor_vv_u16m8_tumu
#define vxor_vx_u16m8_tumu __riscv_vxor_vx_u16m8_tumu
#define vxor_vv_u32mf2_tumu __riscv_vxor_vv_u32mf2_tumu
#define vxor_vx_u32mf2_tumu __riscv_vxor_vx_u32mf2_tumu
#define vxor_vv_u32m1_tumu __riscv_vxor_vv_u32m1_tumu
#define vxor_vx_u32m1_tumu __riscv_vxor_vx_u32m1_tumu
#define vxor_vv_u32m2_tumu __riscv_vxor_vv_u32m2_tumu
#define vxor_vx_u32m2_tumu __riscv_vxor_vx_u32m2_tumu
#define vxor_vv_u32m4_tumu __riscv_vxor_vv_u32m4_tumu
#define vxor_vx_u32m4_tumu __riscv_vxor_vx_u32m4_tumu
#define vxor_vv_u32m8_tumu __riscv_vxor_vv_u32m8_tumu
#define vxor_vx_u32m8_tumu __riscv_vxor_vx_u32m8_tumu
#define vxor_vv_u64m1_tumu __riscv_vxor_vv_u64m1_tumu
#define vxor_vx_u64m1_tumu __riscv_vxor_vx_u64m1_tumu
#define vxor_vv_u64m2_tumu __riscv_vxor_vv_u64m2_tumu
#define vxor_vx_u64m2_tumu __riscv_vxor_vx_u64m2_tumu
#define vxor_vv_u64m4_tumu __riscv_vxor_vv_u64m4_tumu
#define vxor_vx_u64m4_tumu __riscv_vxor_vx_u64m4_tumu
#define vxor_vv_u64m8_tumu __riscv_vxor_vv_u64m8_tumu
#define vxor_vx_u64m8_tumu __riscv_vxor_vx_u64m8_tumu
// masked functions
#define vand_vv_i8mf8_tama __riscv_vand_vv_i8mf8_m
#define vand_vx_i8mf8_tama __riscv_vand_vx_i8mf8_m
#define vand_vv_i8mf4_tama __riscv_vand_vv_i8mf4_m
#define vand_vx_i8mf4_tama __riscv_vand_vx_i8mf4_m
#define vand_vv_i8mf2_tama __riscv_vand_vv_i8mf2_m
#define vand_vx_i8mf2_tama __riscv_vand_vx_i8mf2_m
#define vand_vv_i8m1_tama __riscv_vand_vv_i8m1_m
#define vand_vx_i8m1_tama __riscv_vand_vx_i8m1_m
#define vand_vv_i8m2_tama __riscv_vand_vv_i8m2_m
#define vand_vx_i8m2_tama __riscv_vand_vx_i8m2_m
#define vand_vv_i8m4_tama __riscv_vand_vv_i8m4_m
#define vand_vx_i8m4_tama __riscv_vand_vx_i8m4_m
#define vand_vv_i8m8_tama __riscv_vand_vv_i8m8_m
#define vand_vx_i8m8_tama __riscv_vand_vx_i8m8_m
#define vand_vv_i16mf4_tama __riscv_vand_vv_i16mf4_m
#define vand_vx_i16mf4_tama __riscv_vand_vx_i16mf4_m
#define vand_vv_i16mf2_tama __riscv_vand_vv_i16mf2_m
#define vand_vx_i16mf2_tama __riscv_vand_vx_i16mf2_m
#define vand_vv_i16m1_tama __riscv_vand_vv_i16m1_m
#define vand_vx_i16m1_tama __riscv_vand_vx_i16m1_m
#define vand_vv_i16m2_tama __riscv_vand_vv_i16m2_m
#define vand_vx_i16m2_tama __riscv_vand_vx_i16m2_m
#define vand_vv_i16m4_tama __riscv_vand_vv_i16m4_m
#define vand_vx_i16m4_tama __riscv_vand_vx_i16m4_m
#define vand_vv_i16m8_tama __riscv_vand_vv_i16m8_m
#define vand_vx_i16m8_tama __riscv_vand_vx_i16m8_m
#define vand_vv_i32mf2_tama __riscv_vand_vv_i32mf2_m
#define vand_vx_i32mf2_tama __riscv_vand_vx_i32mf2_m
#define vand_vv_i32m1_tama __riscv_vand_vv_i32m1_m
#define vand_vx_i32m1_tama __riscv_vand_vx_i32m1_m
#define vand_vv_i32m2_tama __riscv_vand_vv_i32m2_m
#define vand_vx_i32m2_tama __riscv_vand_vx_i32m2_m
#define vand_vv_i32m4_tama __riscv_vand_vv_i32m4_m
#define vand_vx_i32m4_tama __riscv_vand_vx_i32m4_m
#define vand_vv_i32m8_tama __riscv_vand_vv_i32m8_m
#define vand_vx_i32m8_tama __riscv_vand_vx_i32m8_m
#define vand_vv_i64m1_tama __riscv_vand_vv_i64m1_m
#define vand_vx_i64m1_tama __riscv_vand_vx_i64m1_m
#define vand_vv_i64m2_tama __riscv_vand_vv_i64m2_m
#define vand_vx_i64m2_tama __riscv_vand_vx_i64m2_m
#define vand_vv_i64m4_tama __riscv_vand_vv_i64m4_m
#define vand_vx_i64m4_tama __riscv_vand_vx_i64m4_m
#define vand_vv_i64m8_tama __riscv_vand_vv_i64m8_m
#define vand_vx_i64m8_tama __riscv_vand_vx_i64m8_m
#define vor_vv_i8mf8_tama __riscv_vor_vv_i8mf8_m
#define vor_vx_i8mf8_tama __riscv_vor_vx_i8mf8_m
#define vor_vv_i8mf4_tama __riscv_vor_vv_i8mf4_m
#define vor_vx_i8mf4_tama __riscv_vor_vx_i8mf4_m
#define vor_vv_i8mf2_tama __riscv_vor_vv_i8mf2_m
#define vor_vx_i8mf2_tama __riscv_vor_vx_i8mf2_m
#define vor_vv_i8m1_tama __riscv_vor_vv_i8m1_m
#define vor_vx_i8m1_tama __riscv_vor_vx_i8m1_m
#define vor_vv_i8m2_tama __riscv_vor_vv_i8m2_m
#define vor_vx_i8m2_tama __riscv_vor_vx_i8m2_m
#define vor_vv_i8m4_tama __riscv_vor_vv_i8m4_m
#define vor_vx_i8m4_tama __riscv_vor_vx_i8m4_m
#define vor_vv_i8m8_tama __riscv_vor_vv_i8m8_m
#define vor_vx_i8m8_tama __riscv_vor_vx_i8m8_m
#define vor_vv_i16mf4_tama __riscv_vor_vv_i16mf4_m
#define vor_vx_i16mf4_tama __riscv_vor_vx_i16mf4_m
#define vor_vv_i16mf2_tama __riscv_vor_vv_i16mf2_m
#define vor_vx_i16mf2_tama __riscv_vor_vx_i16mf2_m
#define vor_vv_i16m1_tama __riscv_vor_vv_i16m1_m
#define vor_vx_i16m1_tama __riscv_vor_vx_i16m1_m
#define vor_vv_i16m2_tama __riscv_vor_vv_i16m2_m
#define vor_vx_i16m2_tama __riscv_vor_vx_i16m2_m
#define vor_vv_i16m4_tama __riscv_vor_vv_i16m4_m
#define vor_vx_i16m4_tama __riscv_vor_vx_i16m4_m
#define vor_vv_i16m8_tama __riscv_vor_vv_i16m8_m
#define vor_vx_i16m8_tama __riscv_vor_vx_i16m8_m
#define vor_vv_i32mf2_tama __riscv_vor_vv_i32mf2_m
#define vor_vx_i32mf2_tama __riscv_vor_vx_i32mf2_m
#define vor_vv_i32m1_tama __riscv_vor_vv_i32m1_m
#define vor_vx_i32m1_tama __riscv_vor_vx_i32m1_m
#define vor_vv_i32m2_tama __riscv_vor_vv_i32m2_m
#define vor_vx_i32m2_tama __riscv_vor_vx_i32m2_m
#define vor_vv_i32m4_tama __riscv_vor_vv_i32m4_m
#define vor_vx_i32m4_tama __riscv_vor_vx_i32m4_m
#define vor_vv_i32m8_tama __riscv_vor_vv_i32m8_m
#define vor_vx_i32m8_tama __riscv_vor_vx_i32m8_m
#define vor_vv_i64m1_tama __riscv_vor_vv_i64m1_m
#define vor_vx_i64m1_tama __riscv_vor_vx_i64m1_m
#define vor_vv_i64m2_tama __riscv_vor_vv_i64m2_m
#define vor_vx_i64m2_tama __riscv_vor_vx_i64m2_m
#define vor_vv_i64m4_tama __riscv_vor_vv_i64m4_m
#define vor_vx_i64m4_tama __riscv_vor_vx_i64m4_m
#define vor_vv_i64m8_tama __riscv_vor_vv_i64m8_m
#define vor_vx_i64m8_tama __riscv_vor_vx_i64m8_m
#define vxor_vv_i8mf8_tama __riscv_vxor_vv_i8mf8_m
#define vxor_vx_i8mf8_tama __riscv_vxor_vx_i8mf8_m
#define vxor_vv_i8mf4_tama __riscv_vxor_vv_i8mf4_m
#define vxor_vx_i8mf4_tama __riscv_vxor_vx_i8mf4_m
#define vxor_vv_i8mf2_tama __riscv_vxor_vv_i8mf2_m
#define vxor_vx_i8mf2_tama __riscv_vxor_vx_i8mf2_m
#define vxor_vv_i8m1_tama __riscv_vxor_vv_i8m1_m
#define vxor_vx_i8m1_tama __riscv_vxor_vx_i8m1_m
#define vxor_vv_i8m2_tama __riscv_vxor_vv_i8m2_m
#define vxor_vx_i8m2_tama __riscv_vxor_vx_i8m2_m
#define vxor_vv_i8m4_tama __riscv_vxor_vv_i8m4_m
#define vxor_vx_i8m4_tama __riscv_vxor_vx_i8m4_m
#define vxor_vv_i8m8_tama __riscv_vxor_vv_i8m8_m
#define vxor_vx_i8m8_tama __riscv_vxor_vx_i8m8_m
#define vxor_vv_i16mf4_tama __riscv_vxor_vv_i16mf4_m
#define vxor_vx_i16mf4_tama __riscv_vxor_vx_i16mf4_m
#define vxor_vv_i16mf2_tama __riscv_vxor_vv_i16mf2_m
#define vxor_vx_i16mf2_tama __riscv_vxor_vx_i16mf2_m
#define vxor_vv_i16m1_tama __riscv_vxor_vv_i16m1_m
#define vxor_vx_i16m1_tama __riscv_vxor_vx_i16m1_m
#define vxor_vv_i16m2_tama __riscv_vxor_vv_i16m2_m
#define vxor_vx_i16m2_tama __riscv_vxor_vx_i16m2_m
#define vxor_vv_i16m4_tama __riscv_vxor_vv_i16m4_m
#define vxor_vx_i16m4_tama __riscv_vxor_vx_i16m4_m
#define vxor_vv_i16m8_tama __riscv_vxor_vv_i16m8_m
#define vxor_vx_i16m8_tama __riscv_vxor_vx_i16m8_m
#define vxor_vv_i32mf2_tama __riscv_vxor_vv_i32mf2_m
#define vxor_vx_i32mf2_tama __riscv_vxor_vx_i32mf2_m
#define vxor_vv_i32m1_tama __riscv_vxor_vv_i32m1_m
#define vxor_vx_i32m1_tama __riscv_vxor_vx_i32m1_m
#define vxor_vv_i32m2_tama __riscv_vxor_vv_i32m2_m
#define vxor_vx_i32m2_tama __riscv_vxor_vx_i32m2_m
#define vxor_vv_i32m4_tama __riscv_vxor_vv_i32m4_m
#define vxor_vx_i32m4_tama __riscv_vxor_vx_i32m4_m
#define vxor_vv_i32m8_tama __riscv_vxor_vv_i32m8_m
#define vxor_vx_i32m8_tama __riscv_vxor_vx_i32m8_m
#define vxor_vv_i64m1_tama __riscv_vxor_vv_i64m1_m
#define vxor_vx_i64m1_tama __riscv_vxor_vx_i64m1_m
#define vxor_vv_i64m2_tama __riscv_vxor_vv_i64m2_m
#define vxor_vx_i64m2_tama __riscv_vxor_vx_i64m2_m
#define vxor_vv_i64m4_tama __riscv_vxor_vv_i64m4_m
#define vxor_vx_i64m4_tama __riscv_vxor_vx_i64m4_m
#define vxor_vv_i64m8_tama __riscv_vxor_vv_i64m8_m
#define vxor_vx_i64m8_tama __riscv_vxor_vx_i64m8_m
#define vand_vv_u8mf8_tama __riscv_vand_vv_u8mf8_m
#define vand_vx_u8mf8_tama __riscv_vand_vx_u8mf8_m
#define vand_vv_u8mf4_tama __riscv_vand_vv_u8mf4_m
#define vand_vx_u8mf4_tama __riscv_vand_vx_u8mf4_m
#define vand_vv_u8mf2_tama __riscv_vand_vv_u8mf2_m
#define vand_vx_u8mf2_tama __riscv_vand_vx_u8mf2_m
#define vand_vv_u8m1_tama __riscv_vand_vv_u8m1_m
#define vand_vx_u8m1_tama __riscv_vand_vx_u8m1_m
#define vand_vv_u8m2_tama __riscv_vand_vv_u8m2_m
#define vand_vx_u8m2_tama __riscv_vand_vx_u8m2_m
#define vand_vv_u8m4_tama __riscv_vand_vv_u8m4_m
#define vand_vx_u8m4_tama __riscv_vand_vx_u8m4_m
#define vand_vv_u8m8_tama __riscv_vand_vv_u8m8_m
#define vand_vx_u8m8_tama __riscv_vand_vx_u8m8_m
#define vand_vv_u16mf4_tama __riscv_vand_vv_u16mf4_m
#define vand_vx_u16mf4_tama __riscv_vand_vx_u16mf4_m
#define vand_vv_u16mf2_tama __riscv_vand_vv_u16mf2_m
#define vand_vx_u16mf2_tama __riscv_vand_vx_u16mf2_m
#define vand_vv_u16m1_tama __riscv_vand_vv_u16m1_m
#define vand_vx_u16m1_tama __riscv_vand_vx_u16m1_m
#define vand_vv_u16m2_tama __riscv_vand_vv_u16m2_m
#define vand_vx_u16m2_tama __riscv_vand_vx_u16m2_m
#define vand_vv_u16m4_tama __riscv_vand_vv_u16m4_m
#define vand_vx_u16m4_tama __riscv_vand_vx_u16m4_m
#define vand_vv_u16m8_tama __riscv_vand_vv_u16m8_m
#define vand_vx_u16m8_tama __riscv_vand_vx_u16m8_m
#define vand_vv_u32mf2_tama __riscv_vand_vv_u32mf2_m
#define vand_vx_u32mf2_tama __riscv_vand_vx_u32mf2_m
#define vand_vv_u32m1_tama __riscv_vand_vv_u32m1_m
#define vand_vx_u32m1_tama __riscv_vand_vx_u32m1_m
#define vand_vv_u32m2_tama __riscv_vand_vv_u32m2_m
#define vand_vx_u32m2_tama __riscv_vand_vx_u32m2_m
#define vand_vv_u32m4_tama __riscv_vand_vv_u32m4_m
#define vand_vx_u32m4_tama __riscv_vand_vx_u32m4_m
#define vand_vv_u32m8_tama __riscv_vand_vv_u32m8_m
#define vand_vx_u32m8_tama __riscv_vand_vx_u32m8_m
#define vand_vv_u64m1_tama __riscv_vand_vv_u64m1_m
#define vand_vx_u64m1_tama __riscv_vand_vx_u64m1_m
#define vand_vv_u64m2_tama __riscv_vand_vv_u64m2_m
#define vand_vx_u64m2_tama __riscv_vand_vx_u64m2_m
#define vand_vv_u64m4_tama __riscv_vand_vv_u64m4_m
#define vand_vx_u64m4_tama __riscv_vand_vx_u64m4_m
#define vand_vv_u64m8_tama __riscv_vand_vv_u64m8_m
#define vand_vx_u64m8_tama __riscv_vand_vx_u64m8_m
#define vor_vv_u8mf8_tama __riscv_vor_vv_u8mf8_m
#define vor_vx_u8mf8_tama __riscv_vor_vx_u8mf8_m
#define vor_vv_u8mf4_tama __riscv_vor_vv_u8mf4_m
#define vor_vx_u8mf4_tama __riscv_vor_vx_u8mf4_m
#define vor_vv_u8mf2_tama __riscv_vor_vv_u8mf2_m
#define vor_vx_u8mf2_tama __riscv_vor_vx_u8mf2_m
#define vor_vv_u8m1_tama __riscv_vor_vv_u8m1_m
#define vor_vx_u8m1_tama __riscv_vor_vx_u8m1_m
#define vor_vv_u8m2_tama __riscv_vor_vv_u8m2_m
#define vor_vx_u8m2_tama __riscv_vor_vx_u8m2_m
#define vor_vv_u8m4_tama __riscv_vor_vv_u8m4_m
#define vor_vx_u8m4_tama __riscv_vor_vx_u8m4_m
#define vor_vv_u8m8_tama __riscv_vor_vv_u8m8_m
#define vor_vx_u8m8_tama __riscv_vor_vx_u8m8_m
#define vor_vv_u16mf4_tama __riscv_vor_vv_u16mf4_m
#define vor_vx_u16mf4_tama __riscv_vor_vx_u16mf4_m
#define vor_vv_u16mf2_tama __riscv_vor_vv_u16mf2_m
#define vor_vx_u16mf2_tama __riscv_vor_vx_u16mf2_m
#define vor_vv_u16m1_tama __riscv_vor_vv_u16m1_m
#define vor_vx_u16m1_tama __riscv_vor_vx_u16m1_m
#define vor_vv_u16m2_tama __riscv_vor_vv_u16m2_m
#define vor_vx_u16m2_tama __riscv_vor_vx_u16m2_m
#define vor_vv_u16m4_tama __riscv_vor_vv_u16m4_m
#define vor_vx_u16m4_tama __riscv_vor_vx_u16m4_m
#define vor_vv_u16m8_tama __riscv_vor_vv_u16m8_m
#define vor_vx_u16m8_tama __riscv_vor_vx_u16m8_m
#define vor_vv_u32mf2_tama __riscv_vor_vv_u32mf2_m
#define vor_vx_u32mf2_tama __riscv_vor_vx_u32mf2_m
#define vor_vv_u32m1_tama __riscv_vor_vv_u32m1_m
#define vor_vx_u32m1_tama __riscv_vor_vx_u32m1_m
#define vor_vv_u32m2_tama __riscv_vor_vv_u32m2_m
#define vor_vx_u32m2_tama __riscv_vor_vx_u32m2_m
#define vor_vv_u32m4_tama __riscv_vor_vv_u32m4_m
#define vor_vx_u32m4_tama __riscv_vor_vx_u32m4_m
#define vor_vv_u32m8_tama __riscv_vor_vv_u32m8_m
#define vor_vx_u32m8_tama __riscv_vor_vx_u32m8_m
#define vor_vv_u64m1_tama __riscv_vor_vv_u64m1_m
#define vor_vx_u64m1_tama __riscv_vor_vx_u64m1_m
#define vor_vv_u64m2_tama __riscv_vor_vv_u64m2_m
#define vor_vx_u64m2_tama __riscv_vor_vx_u64m2_m
#define vor_vv_u64m4_tama __riscv_vor_vv_u64m4_m
#define vor_vx_u64m4_tama __riscv_vor_vx_u64m4_m
#define vor_vv_u64m8_tama __riscv_vor_vv_u64m8_m
#define vor_vx_u64m8_tama __riscv_vor_vx_u64m8_m
#define vxor_vv_u8mf8_tama __riscv_vxor_vv_u8mf8_m
#define vxor_vx_u8mf8_tama __riscv_vxor_vx_u8mf8_m
#define vxor_vv_u8mf4_tama __riscv_vxor_vv_u8mf4_m
#define vxor_vx_u8mf4_tama __riscv_vxor_vx_u8mf4_m
#define vxor_vv_u8mf2_tama __riscv_vxor_vv_u8mf2_m
#define vxor_vx_u8mf2_tama __riscv_vxor_vx_u8mf2_m
#define vxor_vv_u8m1_tama __riscv_vxor_vv_u8m1_m
#define vxor_vx_u8m1_tama __riscv_vxor_vx_u8m1_m
#define vxor_vv_u8m2_tama __riscv_vxor_vv_u8m2_m
#define vxor_vx_u8m2_tama __riscv_vxor_vx_u8m2_m
#define vxor_vv_u8m4_tama __riscv_vxor_vv_u8m4_m
#define vxor_vx_u8m4_tama __riscv_vxor_vx_u8m4_m
#define vxor_vv_u8m8_tama __riscv_vxor_vv_u8m8_m
#define vxor_vx_u8m8_tama __riscv_vxor_vx_u8m8_m
#define vxor_vv_u16mf4_tama __riscv_vxor_vv_u16mf4_m
#define vxor_vx_u16mf4_tama __riscv_vxor_vx_u16mf4_m
#define vxor_vv_u16mf2_tama __riscv_vxor_vv_u16mf2_m
#define vxor_vx_u16mf2_tama __riscv_vxor_vx_u16mf2_m
#define vxor_vv_u16m1_tama __riscv_vxor_vv_u16m1_m
#define vxor_vx_u16m1_tama __riscv_vxor_vx_u16m1_m
#define vxor_vv_u16m2_tama __riscv_vxor_vv_u16m2_m
#define vxor_vx_u16m2_tama __riscv_vxor_vx_u16m2_m
#define vxor_vv_u16m4_tama __riscv_vxor_vv_u16m4_m
#define vxor_vx_u16m4_tama __riscv_vxor_vx_u16m4_m
#define vxor_vv_u16m8_tama __riscv_vxor_vv_u16m8_m
#define vxor_vx_u16m8_tama __riscv_vxor_vx_u16m8_m
#define vxor_vv_u32mf2_tama __riscv_vxor_vv_u32mf2_m
#define vxor_vx_u32mf2_tama __riscv_vxor_vx_u32mf2_m
#define vxor_vv_u32m1_tama __riscv_vxor_vv_u32m1_m
#define vxor_vx_u32m1_tama __riscv_vxor_vx_u32m1_m
#define vxor_vv_u32m2_tama __riscv_vxor_vv_u32m2_m
#define vxor_vx_u32m2_tama __riscv_vxor_vx_u32m2_m
#define vxor_vv_u32m4_tama __riscv_vxor_vv_u32m4_m
#define vxor_vx_u32m4_tama __riscv_vxor_vx_u32m4_m
#define vxor_vv_u32m8_tama __riscv_vxor_vv_u32m8_m
#define vxor_vx_u32m8_tama __riscv_vxor_vx_u32m8_m
#define vxor_vv_u64m1_tama __riscv_vxor_vv_u64m1_m
#define vxor_vx_u64m1_tama __riscv_vxor_vx_u64m1_m
#define vxor_vv_u64m2_tama __riscv_vxor_vv_u64m2_m
#define vxor_vx_u64m2_tama __riscv_vxor_vx_u64m2_m
#define vxor_vv_u64m4_tama __riscv_vxor_vv_u64m4_m
#define vxor_vx_u64m4_tama __riscv_vxor_vx_u64m4_m
#define vxor_vv_u64m8_tama __riscv_vxor_vv_u64m8_m
#define vxor_vx_u64m8_tama __riscv_vxor_vx_u64m8_m
// masked functions
#define vand_vv_i8mf8_tamu __riscv_vand_vv_i8mf8_mu
#define vand_vx_i8mf8_tamu __riscv_vand_vx_i8mf8_mu
#define vand_vv_i8mf4_tamu __riscv_vand_vv_i8mf4_mu
#define vand_vx_i8mf4_tamu __riscv_vand_vx_i8mf4_mu
#define vand_vv_i8mf2_tamu __riscv_vand_vv_i8mf2_mu
#define vand_vx_i8mf2_tamu __riscv_vand_vx_i8mf2_mu
#define vand_vv_i8m1_tamu __riscv_vand_vv_i8m1_mu
#define vand_vx_i8m1_tamu __riscv_vand_vx_i8m1_mu
#define vand_vv_i8m2_tamu __riscv_vand_vv_i8m2_mu
#define vand_vx_i8m2_tamu __riscv_vand_vx_i8m2_mu
#define vand_vv_i8m4_tamu __riscv_vand_vv_i8m4_mu
#define vand_vx_i8m4_tamu __riscv_vand_vx_i8m4_mu
#define vand_vv_i8m8_tamu __riscv_vand_vv_i8m8_mu
#define vand_vx_i8m8_tamu __riscv_vand_vx_i8m8_mu
#define vand_vv_i16mf4_tamu __riscv_vand_vv_i16mf4_mu
#define vand_vx_i16mf4_tamu __riscv_vand_vx_i16mf4_mu
#define vand_vv_i16mf2_tamu __riscv_vand_vv_i16mf2_mu
#define vand_vx_i16mf2_tamu __riscv_vand_vx_i16mf2_mu
#define vand_vv_i16m1_tamu __riscv_vand_vv_i16m1_mu
#define vand_vx_i16m1_tamu __riscv_vand_vx_i16m1_mu
#define vand_vv_i16m2_tamu __riscv_vand_vv_i16m2_mu
#define vand_vx_i16m2_tamu __riscv_vand_vx_i16m2_mu
#define vand_vv_i16m4_tamu __riscv_vand_vv_i16m4_mu
#define vand_vx_i16m4_tamu __riscv_vand_vx_i16m4_mu
#define vand_vv_i16m8_tamu __riscv_vand_vv_i16m8_mu
#define vand_vx_i16m8_tamu __riscv_vand_vx_i16m8_mu
#define vand_vv_i32mf2_tamu __riscv_vand_vv_i32mf2_mu
#define vand_vx_i32mf2_tamu __riscv_vand_vx_i32mf2_mu
#define vand_vv_i32m1_tamu __riscv_vand_vv_i32m1_mu
#define vand_vx_i32m1_tamu __riscv_vand_vx_i32m1_mu
#define vand_vv_i32m2_tamu __riscv_vand_vv_i32m2_mu
#define vand_vx_i32m2_tamu __riscv_vand_vx_i32m2_mu
#define vand_vv_i32m4_tamu __riscv_vand_vv_i32m4_mu
#define vand_vx_i32m4_tamu __riscv_vand_vx_i32m4_mu
#define vand_vv_i32m8_tamu __riscv_vand_vv_i32m8_mu
#define vand_vx_i32m8_tamu __riscv_vand_vx_i32m8_mu
#define vand_vv_i64m1_tamu __riscv_vand_vv_i64m1_mu
#define vand_vx_i64m1_tamu __riscv_vand_vx_i64m1_mu
#define vand_vv_i64m2_tamu __riscv_vand_vv_i64m2_mu
#define vand_vx_i64m2_tamu __riscv_vand_vx_i64m2_mu
#define vand_vv_i64m4_tamu __riscv_vand_vv_i64m4_mu
#define vand_vx_i64m4_tamu __riscv_vand_vx_i64m4_mu
#define vand_vv_i64m8_tamu __riscv_vand_vv_i64m8_mu
#define vand_vx_i64m8_tamu __riscv_vand_vx_i64m8_mu
#define vor_vv_i8mf8_tamu __riscv_vor_vv_i8mf8_mu
#define vor_vx_i8mf8_tamu __riscv_vor_vx_i8mf8_mu
#define vor_vv_i8mf4_tamu __riscv_vor_vv_i8mf4_mu
#define vor_vx_i8mf4_tamu __riscv_vor_vx_i8mf4_mu
#define vor_vv_i8mf2_tamu __riscv_vor_vv_i8mf2_mu
#define vor_vx_i8mf2_tamu __riscv_vor_vx_i8mf2_mu
#define vor_vv_i8m1_tamu __riscv_vor_vv_i8m1_mu
#define vor_vx_i8m1_tamu __riscv_vor_vx_i8m1_mu
#define vor_vv_i8m2_tamu __riscv_vor_vv_i8m2_mu
#define vor_vx_i8m2_tamu __riscv_vor_vx_i8m2_mu
#define vor_vv_i8m4_tamu __riscv_vor_vv_i8m4_mu
#define vor_vx_i8m4_tamu __riscv_vor_vx_i8m4_mu
#define vor_vv_i8m8_tamu __riscv_vor_vv_i8m8_mu
#define vor_vx_i8m8_tamu __riscv_vor_vx_i8m8_mu
#define vor_vv_i16mf4_tamu __riscv_vor_vv_i16mf4_mu
#define vor_vx_i16mf4_tamu __riscv_vor_vx_i16mf4_mu
#define vor_vv_i16mf2_tamu __riscv_vor_vv_i16mf2_mu
#define vor_vx_i16mf2_tamu __riscv_vor_vx_i16mf2_mu
#define vor_vv_i16m1_tamu __riscv_vor_vv_i16m1_mu
#define vor_vx_i16m1_tamu __riscv_vor_vx_i16m1_mu
#define vor_vv_i16m2_tamu __riscv_vor_vv_i16m2_mu
#define vor_vx_i16m2_tamu __riscv_vor_vx_i16m2_mu
#define vor_vv_i16m4_tamu __riscv_vor_vv_i16m4_mu
#define vor_vx_i16m4_tamu __riscv_vor_vx_i16m4_mu
#define vor_vv_i16m8_tamu __riscv_vor_vv_i16m8_mu
#define vor_vx_i16m8_tamu __riscv_vor_vx_i16m8_mu
#define vor_vv_i32mf2_tamu __riscv_vor_vv_i32mf2_mu
#define vor_vx_i32mf2_tamu __riscv_vor_vx_i32mf2_mu
#define vor_vv_i32m1_tamu __riscv_vor_vv_i32m1_mu
#define vor_vx_i32m1_tamu __riscv_vor_vx_i32m1_mu
#define vor_vv_i32m2_tamu __riscv_vor_vv_i32m2_mu
#define vor_vx_i32m2_tamu __riscv_vor_vx_i32m2_mu
#define vor_vv_i32m4_tamu __riscv_vor_vv_i32m4_mu
#define vor_vx_i32m4_tamu __riscv_vor_vx_i32m4_mu
#define vor_vv_i32m8_tamu __riscv_vor_vv_i32m8_mu
#define vor_vx_i32m8_tamu __riscv_vor_vx_i32m8_mu
#define vor_vv_i64m1_tamu __riscv_vor_vv_i64m1_mu
#define vor_vx_i64m1_tamu __riscv_vor_vx_i64m1_mu
#define vor_vv_i64m2_tamu __riscv_vor_vv_i64m2_mu
#define vor_vx_i64m2_tamu __riscv_vor_vx_i64m2_mu
#define vor_vv_i64m4_tamu __riscv_vor_vv_i64m4_mu
#define vor_vx_i64m4_tamu __riscv_vor_vx_i64m4_mu
#define vor_vv_i64m8_tamu __riscv_vor_vv_i64m8_mu
#define vor_vx_i64m8_tamu __riscv_vor_vx_i64m8_mu
#define vxor_vv_i8mf8_tamu __riscv_vxor_vv_i8mf8_mu
#define vxor_vx_i8mf8_tamu __riscv_vxor_vx_i8mf8_mu
#define vxor_vv_i8mf4_tamu __riscv_vxor_vv_i8mf4_mu
#define vxor_vx_i8mf4_tamu __riscv_vxor_vx_i8mf4_mu
#define vxor_vv_i8mf2_tamu __riscv_vxor_vv_i8mf2_mu
#define vxor_vx_i8mf2_tamu __riscv_vxor_vx_i8mf2_mu
#define vxor_vv_i8m1_tamu __riscv_vxor_vv_i8m1_mu
#define vxor_vx_i8m1_tamu __riscv_vxor_vx_i8m1_mu
#define vxor_vv_i8m2_tamu __riscv_vxor_vv_i8m2_mu
#define vxor_vx_i8m2_tamu __riscv_vxor_vx_i8m2_mu
#define vxor_vv_i8m4_tamu __riscv_vxor_vv_i8m4_mu
#define vxor_vx_i8m4_tamu __riscv_vxor_vx_i8m4_mu
#define vxor_vv_i8m8_tamu __riscv_vxor_vv_i8m8_mu
#define vxor_vx_i8m8_tamu __riscv_vxor_vx_i8m8_mu
#define vxor_vv_i16mf4_tamu __riscv_vxor_vv_i16mf4_mu
#define vxor_vx_i16mf4_tamu __riscv_vxor_vx_i16mf4_mu
#define vxor_vv_i16mf2_tamu __riscv_vxor_vv_i16mf2_mu
#define vxor_vx_i16mf2_tamu __riscv_vxor_vx_i16mf2_mu
#define vxor_vv_i16m1_tamu __riscv_vxor_vv_i16m1_mu
#define vxor_vx_i16m1_tamu __riscv_vxor_vx_i16m1_mu
#define vxor_vv_i16m2_tamu __riscv_vxor_vv_i16m2_mu
#define vxor_vx_i16m2_tamu __riscv_vxor_vx_i16m2_mu
#define vxor_vv_i16m4_tamu __riscv_vxor_vv_i16m4_mu
#define vxor_vx_i16m4_tamu __riscv_vxor_vx_i16m4_mu
#define vxor_vv_i16m8_tamu __riscv_vxor_vv_i16m8_mu
#define vxor_vx_i16m8_tamu __riscv_vxor_vx_i16m8_mu
#define vxor_vv_i32mf2_tamu __riscv_vxor_vv_i32mf2_mu
#define vxor_vx_i32mf2_tamu __riscv_vxor_vx_i32mf2_mu
#define vxor_vv_i32m1_tamu __riscv_vxor_vv_i32m1_mu
#define vxor_vx_i32m1_tamu __riscv_vxor_vx_i32m1_mu
#define vxor_vv_i32m2_tamu __riscv_vxor_vv_i32m2_mu
#define vxor_vx_i32m2_tamu __riscv_vxor_vx_i32m2_mu
#define vxor_vv_i32m4_tamu __riscv_vxor_vv_i32m4_mu
#define vxor_vx_i32m4_tamu __riscv_vxor_vx_i32m4_mu
#define vxor_vv_i32m8_tamu __riscv_vxor_vv_i32m8_mu
#define vxor_vx_i32m8_tamu __riscv_vxor_vx_i32m8_mu
#define vxor_vv_i64m1_tamu __riscv_vxor_vv_i64m1_mu
#define vxor_vx_i64m1_tamu __riscv_vxor_vx_i64m1_mu
#define vxor_vv_i64m2_tamu __riscv_vxor_vv_i64m2_mu
#define vxor_vx_i64m2_tamu __riscv_vxor_vx_i64m2_mu
#define vxor_vv_i64m4_tamu __riscv_vxor_vv_i64m4_mu
#define vxor_vx_i64m4_tamu __riscv_vxor_vx_i64m4_mu
#define vxor_vv_i64m8_tamu __riscv_vxor_vv_i64m8_mu
#define vxor_vx_i64m8_tamu __riscv_vxor_vx_i64m8_mu
#define vand_vv_u8mf8_tamu __riscv_vand_vv_u8mf8_mu
#define vand_vx_u8mf8_tamu __riscv_vand_vx_u8mf8_mu
#define vand_vv_u8mf4_tamu __riscv_vand_vv_u8mf4_mu
#define vand_vx_u8mf4_tamu __riscv_vand_vx_u8mf4_mu
#define vand_vv_u8mf2_tamu __riscv_vand_vv_u8mf2_mu
#define vand_vx_u8mf2_tamu __riscv_vand_vx_u8mf2_mu
#define vand_vv_u8m1_tamu __riscv_vand_vv_u8m1_mu
#define vand_vx_u8m1_tamu __riscv_vand_vx_u8m1_mu
#define vand_vv_u8m2_tamu __riscv_vand_vv_u8m2_mu
#define vand_vx_u8m2_tamu __riscv_vand_vx_u8m2_mu
#define vand_vv_u8m4_tamu __riscv_vand_vv_u8m4_mu
#define vand_vx_u8m4_tamu __riscv_vand_vx_u8m4_mu
#define vand_vv_u8m8_tamu __riscv_vand_vv_u8m8_mu
#define vand_vx_u8m8_tamu __riscv_vand_vx_u8m8_mu
#define vand_vv_u16mf4_tamu __riscv_vand_vv_u16mf4_mu
#define vand_vx_u16mf4_tamu __riscv_vand_vx_u16mf4_mu
#define vand_vv_u16mf2_tamu __riscv_vand_vv_u16mf2_mu
#define vand_vx_u16mf2_tamu __riscv_vand_vx_u16mf2_mu
#define vand_vv_u16m1_tamu __riscv_vand_vv_u16m1_mu
#define vand_vx_u16m1_tamu __riscv_vand_vx_u16m1_mu
#define vand_vv_u16m2_tamu __riscv_vand_vv_u16m2_mu
#define vand_vx_u16m2_tamu __riscv_vand_vx_u16m2_mu
#define vand_vv_u16m4_tamu __riscv_vand_vv_u16m4_mu
#define vand_vx_u16m4_tamu __riscv_vand_vx_u16m4_mu
#define vand_vv_u16m8_tamu __riscv_vand_vv_u16m8_mu
#define vand_vx_u16m8_tamu __riscv_vand_vx_u16m8_mu
#define vand_vv_u32mf2_tamu __riscv_vand_vv_u32mf2_mu
#define vand_vx_u32mf2_tamu __riscv_vand_vx_u32mf2_mu
#define vand_vv_u32m1_tamu __riscv_vand_vv_u32m1_mu
#define vand_vx_u32m1_tamu __riscv_vand_vx_u32m1_mu
#define vand_vv_u32m2_tamu __riscv_vand_vv_u32m2_mu
#define vand_vx_u32m2_tamu __riscv_vand_vx_u32m2_mu
#define vand_vv_u32m4_tamu __riscv_vand_vv_u32m4_mu
#define vand_vx_u32m4_tamu __riscv_vand_vx_u32m4_mu
#define vand_vv_u32m8_tamu __riscv_vand_vv_u32m8_mu
#define vand_vx_u32m8_tamu __riscv_vand_vx_u32m8_mu
#define vand_vv_u64m1_tamu __riscv_vand_vv_u64m1_mu
#define vand_vx_u64m1_tamu __riscv_vand_vx_u64m1_mu
#define vand_vv_u64m2_tamu __riscv_vand_vv_u64m2_mu
#define vand_vx_u64m2_tamu __riscv_vand_vx_u64m2_mu
#define vand_vv_u64m4_tamu __riscv_vand_vv_u64m4_mu
#define vand_vx_u64m4_tamu __riscv_vand_vx_u64m4_mu
#define vand_vv_u64m8_tamu __riscv_vand_vv_u64m8_mu
#define vand_vx_u64m8_tamu __riscv_vand_vx_u64m8_mu
#define vor_vv_u8mf8_tamu __riscv_vor_vv_u8mf8_mu
#define vor_vx_u8mf8_tamu __riscv_vor_vx_u8mf8_mu
#define vor_vv_u8mf4_tamu __riscv_vor_vv_u8mf4_mu
#define vor_vx_u8mf4_tamu __riscv_vor_vx_u8mf4_mu
#define vor_vv_u8mf2_tamu __riscv_vor_vv_u8mf2_mu
#define vor_vx_u8mf2_tamu __riscv_vor_vx_u8mf2_mu
#define vor_vv_u8m1_tamu __riscv_vor_vv_u8m1_mu
#define vor_vx_u8m1_tamu __riscv_vor_vx_u8m1_mu
#define vor_vv_u8m2_tamu __riscv_vor_vv_u8m2_mu
#define vor_vx_u8m2_tamu __riscv_vor_vx_u8m2_mu
#define vor_vv_u8m4_tamu __riscv_vor_vv_u8m4_mu
#define vor_vx_u8m4_tamu __riscv_vor_vx_u8m4_mu
#define vor_vv_u8m8_tamu __riscv_vor_vv_u8m8_mu
#define vor_vx_u8m8_tamu __riscv_vor_vx_u8m8_mu
#define vor_vv_u16mf4_tamu __riscv_vor_vv_u16mf4_mu
#define vor_vx_u16mf4_tamu __riscv_vor_vx_u16mf4_mu
#define vor_vv_u16mf2_tamu __riscv_vor_vv_u16mf2_mu
#define vor_vx_u16mf2_tamu __riscv_vor_vx_u16mf2_mu
#define vor_vv_u16m1_tamu __riscv_vor_vv_u16m1_mu
#define vor_vx_u16m1_tamu __riscv_vor_vx_u16m1_mu
#define vor_vv_u16m2_tamu __riscv_vor_vv_u16m2_mu
#define vor_vx_u16m2_tamu __riscv_vor_vx_u16m2_mu
#define vor_vv_u16m4_tamu __riscv_vor_vv_u16m4_mu
#define vor_vx_u16m4_tamu __riscv_vor_vx_u16m4_mu
#define vor_vv_u16m8_tamu __riscv_vor_vv_u16m8_mu
#define vor_vx_u16m8_tamu __riscv_vor_vx_u16m8_mu
#define vor_vv_u32mf2_tamu __riscv_vor_vv_u32mf2_mu
#define vor_vx_u32mf2_tamu __riscv_vor_vx_u32mf2_mu
#define vor_vv_u32m1_tamu __riscv_vor_vv_u32m1_mu
#define vor_vx_u32m1_tamu __riscv_vor_vx_u32m1_mu
#define vor_vv_u32m2_tamu __riscv_vor_vv_u32m2_mu
#define vor_vx_u32m2_tamu __riscv_vor_vx_u32m2_mu
#define vor_vv_u32m4_tamu __riscv_vor_vv_u32m4_mu
#define vor_vx_u32m4_tamu __riscv_vor_vx_u32m4_mu
#define vor_vv_u32m8_tamu __riscv_vor_vv_u32m8_mu
#define vor_vx_u32m8_tamu __riscv_vor_vx_u32m8_mu
#define vor_vv_u64m1_tamu __riscv_vor_vv_u64m1_mu
#define vor_vx_u64m1_tamu __riscv_vor_vx_u64m1_mu
#define vor_vv_u64m2_tamu __riscv_vor_vv_u64m2_mu
#define vor_vx_u64m2_tamu __riscv_vor_vx_u64m2_mu
#define vor_vv_u64m4_tamu __riscv_vor_vv_u64m4_mu
#define vor_vx_u64m4_tamu __riscv_vor_vx_u64m4_mu
#define vor_vv_u64m8_tamu __riscv_vor_vv_u64m8_mu
#define vor_vx_u64m8_tamu __riscv_vor_vx_u64m8_mu
#define vxor_vv_u8mf8_tamu __riscv_vxor_vv_u8mf8_mu
#define vxor_vx_u8mf8_tamu __riscv_vxor_vx_u8mf8_mu
#define vxor_vv_u8mf4_tamu __riscv_vxor_vv_u8mf4_mu
#define vxor_vx_u8mf4_tamu __riscv_vxor_vx_u8mf4_mu
#define vxor_vv_u8mf2_tamu __riscv_vxor_vv_u8mf2_mu
#define vxor_vx_u8mf2_tamu __riscv_vxor_vx_u8mf2_mu
#define vxor_vv_u8m1_tamu __riscv_vxor_vv_u8m1_mu
#define vxor_vx_u8m1_tamu __riscv_vxor_vx_u8m1_mu
#define vxor_vv_u8m2_tamu __riscv_vxor_vv_u8m2_mu
#define vxor_vx_u8m2_tamu __riscv_vxor_vx_u8m2_mu
#define vxor_vv_u8m4_tamu __riscv_vxor_vv_u8m4_mu
#define vxor_vx_u8m4_tamu __riscv_vxor_vx_u8m4_mu
#define vxor_vv_u8m8_tamu __riscv_vxor_vv_u8m8_mu
#define vxor_vx_u8m8_tamu __riscv_vxor_vx_u8m8_mu
#define vxor_vv_u16mf4_tamu __riscv_vxor_vv_u16mf4_mu
#define vxor_vx_u16mf4_tamu __riscv_vxor_vx_u16mf4_mu
#define vxor_vv_u16mf2_tamu __riscv_vxor_vv_u16mf2_mu
#define vxor_vx_u16mf2_tamu __riscv_vxor_vx_u16mf2_mu
#define vxor_vv_u16m1_tamu __riscv_vxor_vv_u16m1_mu
#define vxor_vx_u16m1_tamu __riscv_vxor_vx_u16m1_mu
#define vxor_vv_u16m2_tamu __riscv_vxor_vv_u16m2_mu
#define vxor_vx_u16m2_tamu __riscv_vxor_vx_u16m2_mu
#define vxor_vv_u16m4_tamu __riscv_vxor_vv_u16m4_mu
#define vxor_vx_u16m4_tamu __riscv_vxor_vx_u16m4_mu
#define vxor_vv_u16m8_tamu __riscv_vxor_vv_u16m8_mu
#define vxor_vx_u16m8_tamu __riscv_vxor_vx_u16m8_mu
#define vxor_vv_u32mf2_tamu __riscv_vxor_vv_u32mf2_mu
#define vxor_vx_u32mf2_tamu __riscv_vxor_vx_u32mf2_mu
#define vxor_vv_u32m1_tamu __riscv_vxor_vv_u32m1_mu
#define vxor_vx_u32m1_tamu __riscv_vxor_vx_u32m1_mu
#define vxor_vv_u32m2_tamu __riscv_vxor_vv_u32m2_mu
#define vxor_vx_u32m2_tamu __riscv_vxor_vx_u32m2_mu
#define vxor_vv_u32m4_tamu __riscv_vxor_vv_u32m4_mu
#define vxor_vx_u32m4_tamu __riscv_vxor_vx_u32m4_mu
#define vxor_vv_u32m8_tamu __riscv_vxor_vv_u32m8_mu
#define vxor_vx_u32m8_tamu __riscv_vxor_vx_u32m8_mu
#define vxor_vv_u64m1_tamu __riscv_vxor_vv_u64m1_mu
#define vxor_vx_u64m1_tamu __riscv_vxor_vx_u64m1_mu
#define vxor_vv_u64m2_tamu __riscv_vxor_vv_u64m2_mu
#define vxor_vx_u64m2_tamu __riscv_vxor_vx_u64m2_mu
#define vxor_vv_u64m4_tamu __riscv_vxor_vv_u64m4_mu
#define vxor_vx_u64m4_tamu __riscv_vxor_vx_u64m4_mu
#define vxor_vv_u64m8_tamu __riscv_vxor_vv_u64m8_mu
#define vxor_vx_u64m8_tamu __riscv_vxor_vx_u64m8_mu
#define vnot_v_i8mf8_tu __riscv_vnot_v_i8mf8_tu
#define vnot_v_i8mf4_tu __riscv_vnot_v_i8mf4_tu
#define vnot_v_i8mf2_tu __riscv_vnot_v_i8mf2_tu
#define vnot_v_i8m1_tu __riscv_vnot_v_i8m1_tu
#define vnot_v_i8m2_tu __riscv_vnot_v_i8m2_tu
#define vnot_v_i8m4_tu __riscv_vnot_v_i8m4_tu
#define vnot_v_i8m8_tu __riscv_vnot_v_i8m8_tu
#define vnot_v_i16mf4_tu __riscv_vnot_v_i16mf4_tu
#define vnot_v_i16mf2_tu __riscv_vnot_v_i16mf2_tu
#define vnot_v_i16m1_tu __riscv_vnot_v_i16m1_tu
#define vnot_v_i16m2_tu __riscv_vnot_v_i16m2_tu
#define vnot_v_i16m4_tu __riscv_vnot_v_i16m4_tu
#define vnot_v_i16m8_tu __riscv_vnot_v_i16m8_tu
#define vnot_v_i32mf2_tu __riscv_vnot_v_i32mf2_tu
#define vnot_v_i32m1_tu __riscv_vnot_v_i32m1_tu
#define vnot_v_i32m2_tu __riscv_vnot_v_i32m2_tu
#define vnot_v_i32m4_tu __riscv_vnot_v_i32m4_tu
#define vnot_v_i32m8_tu __riscv_vnot_v_i32m8_tu
#define vnot_v_i64m1_tu __riscv_vnot_v_i64m1_tu
#define vnot_v_i64m2_tu __riscv_vnot_v_i64m2_tu
#define vnot_v_i64m4_tu __riscv_vnot_v_i64m4_tu
#define vnot_v_i64m8_tu __riscv_vnot_v_i64m8_tu
#define vnot_v_u8mf8_tu __riscv_vnot_v_u8mf8_tu
#define vnot_v_u8mf4_tu __riscv_vnot_v_u8mf4_tu
#define vnot_v_u8mf2_tu __riscv_vnot_v_u8mf2_tu
#define vnot_v_u8m1_tu __riscv_vnot_v_u8m1_tu
#define vnot_v_u8m2_tu __riscv_vnot_v_u8m2_tu
#define vnot_v_u8m4_tu __riscv_vnot_v_u8m4_tu
#define vnot_v_u8m8_tu __riscv_vnot_v_u8m8_tu
#define vnot_v_u16mf4_tu __riscv_vnot_v_u16mf4_tu
#define vnot_v_u16mf2_tu __riscv_vnot_v_u16mf2_tu
#define vnot_v_u16m1_tu __riscv_vnot_v_u16m1_tu
#define vnot_v_u16m2_tu __riscv_vnot_v_u16m2_tu
#define vnot_v_u16m4_tu __riscv_vnot_v_u16m4_tu
#define vnot_v_u16m8_tu __riscv_vnot_v_u16m8_tu
#define vnot_v_u32mf2_tu __riscv_vnot_v_u32mf2_tu
#define vnot_v_u32m1_tu __riscv_vnot_v_u32m1_tu
#define vnot_v_u32m2_tu __riscv_vnot_v_u32m2_tu
#define vnot_v_u32m4_tu __riscv_vnot_v_u32m4_tu
#define vnot_v_u32m8_tu __riscv_vnot_v_u32m8_tu
#define vnot_v_u64m1_tu __riscv_vnot_v_u64m1_tu
#define vnot_v_u64m2_tu __riscv_vnot_v_u64m2_tu
#define vnot_v_u64m4_tu __riscv_vnot_v_u64m4_tu
#define vnot_v_u64m8_tu __riscv_vnot_v_u64m8_tu
#define vnot_v_i8mf8_ta __riscv_vnot_v_i8mf8
#define vnot_v_i8mf4_ta __riscv_vnot_v_i8mf4
#define vnot_v_i8mf2_ta __riscv_vnot_v_i8mf2
#define vnot_v_i8m1_ta __riscv_vnot_v_i8m1
#define vnot_v_i8m2_ta __riscv_vnot_v_i8m2
#define vnot_v_i8m4_ta __riscv_vnot_v_i8m4
#define vnot_v_i8m8_ta __riscv_vnot_v_i8m8
#define vnot_v_i16mf4_ta __riscv_vnot_v_i16mf4
#define vnot_v_i16mf2_ta __riscv_vnot_v_i16mf2
#define vnot_v_i16m1_ta __riscv_vnot_v_i16m1
#define vnot_v_i16m2_ta __riscv_vnot_v_i16m2
#define vnot_v_i16m4_ta __riscv_vnot_v_i16m4
#define vnot_v_i16m8_ta __riscv_vnot_v_i16m8
#define vnot_v_i32mf2_ta __riscv_vnot_v_i32mf2
#define vnot_v_i32m1_ta __riscv_vnot_v_i32m1
#define vnot_v_i32m2_ta __riscv_vnot_v_i32m2
#define vnot_v_i32m4_ta __riscv_vnot_v_i32m4
#define vnot_v_i32m8_ta __riscv_vnot_v_i32m8
#define vnot_v_i64m1_ta __riscv_vnot_v_i64m1
#define vnot_v_i64m2_ta __riscv_vnot_v_i64m2
#define vnot_v_i64m4_ta __riscv_vnot_v_i64m4
#define vnot_v_i64m8_ta __riscv_vnot_v_i64m8
#define vnot_v_u8mf8_ta __riscv_vnot_v_u8mf8
#define vnot_v_u8mf4_ta __riscv_vnot_v_u8mf4
#define vnot_v_u8mf2_ta __riscv_vnot_v_u8mf2
#define vnot_v_u8m1_ta __riscv_vnot_v_u8m1
#define vnot_v_u8m2_ta __riscv_vnot_v_u8m2
#define vnot_v_u8m4_ta __riscv_vnot_v_u8m4
#define vnot_v_u8m8_ta __riscv_vnot_v_u8m8
#define vnot_v_u16mf4_ta __riscv_vnot_v_u16mf4
#define vnot_v_u16mf2_ta __riscv_vnot_v_u16mf2
#define vnot_v_u16m1_ta __riscv_vnot_v_u16m1
#define vnot_v_u16m2_ta __riscv_vnot_v_u16m2
#define vnot_v_u16m4_ta __riscv_vnot_v_u16m4
#define vnot_v_u16m8_ta __riscv_vnot_v_u16m8
#define vnot_v_u32mf2_ta __riscv_vnot_v_u32mf2
#define vnot_v_u32m1_ta __riscv_vnot_v_u32m1
#define vnot_v_u32m2_ta __riscv_vnot_v_u32m2
#define vnot_v_u32m4_ta __riscv_vnot_v_u32m4
#define vnot_v_u32m8_ta __riscv_vnot_v_u32m8
#define vnot_v_u64m1_ta __riscv_vnot_v_u64m1
#define vnot_v_u64m2_ta __riscv_vnot_v_u64m2
#define vnot_v_u64m4_ta __riscv_vnot_v_u64m4
#define vnot_v_u64m8_ta __riscv_vnot_v_u64m8
// masked functions
#define vnot_v_i8mf8_tuma __riscv_vnot_v_i8mf8_tum
#define vnot_v_i8mf4_tuma __riscv_vnot_v_i8mf4_tum
#define vnot_v_i8mf2_tuma __riscv_vnot_v_i8mf2_tum
#define vnot_v_i8m1_tuma __riscv_vnot_v_i8m1_tum
#define vnot_v_i8m2_tuma __riscv_vnot_v_i8m2_tum
#define vnot_v_i8m4_tuma __riscv_vnot_v_i8m4_tum
#define vnot_v_i8m8_tuma __riscv_vnot_v_i8m8_tum
#define vnot_v_i16mf4_tuma __riscv_vnot_v_i16mf4_tum
#define vnot_v_i16mf2_tuma __riscv_vnot_v_i16mf2_tum
#define vnot_v_i16m1_tuma __riscv_vnot_v_i16m1_tum
#define vnot_v_i16m2_tuma __riscv_vnot_v_i16m2_tum
#define vnot_v_i16m4_tuma __riscv_vnot_v_i16m4_tum
#define vnot_v_i16m8_tuma __riscv_vnot_v_i16m8_tum
#define vnot_v_i32mf2_tuma __riscv_vnot_v_i32mf2_tum
#define vnot_v_i32m1_tuma __riscv_vnot_v_i32m1_tum
#define vnot_v_i32m2_tuma __riscv_vnot_v_i32m2_tum
#define vnot_v_i32m4_tuma __riscv_vnot_v_i32m4_tum
#define vnot_v_i32m8_tuma __riscv_vnot_v_i32m8_tum
#define vnot_v_i64m1_tuma __riscv_vnot_v_i64m1_tum
#define vnot_v_i64m2_tuma __riscv_vnot_v_i64m2_tum
#define vnot_v_i64m4_tuma __riscv_vnot_v_i64m4_tum
#define vnot_v_i64m8_tuma __riscv_vnot_v_i64m8_tum
#define vnot_v_u8mf8_tuma __riscv_vnot_v_u8mf8_tum
#define vnot_v_u8mf4_tuma __riscv_vnot_v_u8mf4_tum
#define vnot_v_u8mf2_tuma __riscv_vnot_v_u8mf2_tum
#define vnot_v_u8m1_tuma __riscv_vnot_v_u8m1_tum
#define vnot_v_u8m2_tuma __riscv_vnot_v_u8m2_tum
#define vnot_v_u8m4_tuma __riscv_vnot_v_u8m4_tum
#define vnot_v_u8m8_tuma __riscv_vnot_v_u8m8_tum
#define vnot_v_u16mf4_tuma __riscv_vnot_v_u16mf4_tum
#define vnot_v_u16mf2_tuma __riscv_vnot_v_u16mf2_tum
#define vnot_v_u16m1_tuma __riscv_vnot_v_u16m1_tum
#define vnot_v_u16m2_tuma __riscv_vnot_v_u16m2_tum
#define vnot_v_u16m4_tuma __riscv_vnot_v_u16m4_tum
#define vnot_v_u16m8_tuma __riscv_vnot_v_u16m8_tum
#define vnot_v_u32mf2_tuma __riscv_vnot_v_u32mf2_tum
#define vnot_v_u32m1_tuma __riscv_vnot_v_u32m1_tum
#define vnot_v_u32m2_tuma __riscv_vnot_v_u32m2_tum
#define vnot_v_u32m4_tuma __riscv_vnot_v_u32m4_tum
#define vnot_v_u32m8_tuma __riscv_vnot_v_u32m8_tum
#define vnot_v_u64m1_tuma __riscv_vnot_v_u64m1_tum
#define vnot_v_u64m2_tuma __riscv_vnot_v_u64m2_tum
#define vnot_v_u64m4_tuma __riscv_vnot_v_u64m4_tum
#define vnot_v_u64m8_tuma __riscv_vnot_v_u64m8_tum
// masked functions
#define vnot_v_i8mf8_tumu __riscv_vnot_v_i8mf8_tumu
#define vnot_v_i8mf4_tumu __riscv_vnot_v_i8mf4_tumu
#define vnot_v_i8mf2_tumu __riscv_vnot_v_i8mf2_tumu
#define vnot_v_i8m1_tumu __riscv_vnot_v_i8m1_tumu
#define vnot_v_i8m2_tumu __riscv_vnot_v_i8m2_tumu
#define vnot_v_i8m4_tumu __riscv_vnot_v_i8m4_tumu
#define vnot_v_i8m8_tumu __riscv_vnot_v_i8m8_tumu
#define vnot_v_i16mf4_tumu __riscv_vnot_v_i16mf4_tumu
#define vnot_v_i16mf2_tumu __riscv_vnot_v_i16mf2_tumu
#define vnot_v_i16m1_tumu __riscv_vnot_v_i16m1_tumu
#define vnot_v_i16m2_tumu __riscv_vnot_v_i16m2_tumu
#define vnot_v_i16m4_tumu __riscv_vnot_v_i16m4_tumu
#define vnot_v_i16m8_tumu __riscv_vnot_v_i16m8_tumu
#define vnot_v_i32mf2_tumu __riscv_vnot_v_i32mf2_tumu
#define vnot_v_i32m1_tumu __riscv_vnot_v_i32m1_tumu
#define vnot_v_i32m2_tumu __riscv_vnot_v_i32m2_tumu
#define vnot_v_i32m4_tumu __riscv_vnot_v_i32m4_tumu
#define vnot_v_i32m8_tumu __riscv_vnot_v_i32m8_tumu
#define vnot_v_i64m1_tumu __riscv_vnot_v_i64m1_tumu
#define vnot_v_i64m2_tumu __riscv_vnot_v_i64m2_tumu
#define vnot_v_i64m4_tumu __riscv_vnot_v_i64m4_tumu
#define vnot_v_i64m8_tumu __riscv_vnot_v_i64m8_tumu
#define vnot_v_u8mf8_tumu __riscv_vnot_v_u8mf8_tumu
#define vnot_v_u8mf4_tumu __riscv_vnot_v_u8mf4_tumu
#define vnot_v_u8mf2_tumu __riscv_vnot_v_u8mf2_tumu
#define vnot_v_u8m1_tumu __riscv_vnot_v_u8m1_tumu
#define vnot_v_u8m2_tumu __riscv_vnot_v_u8m2_tumu
#define vnot_v_u8m4_tumu __riscv_vnot_v_u8m4_tumu
#define vnot_v_u8m8_tumu __riscv_vnot_v_u8m8_tumu
#define vnot_v_u16mf4_tumu __riscv_vnot_v_u16mf4_tumu
#define vnot_v_u16mf2_tumu __riscv_vnot_v_u16mf2_tumu
#define vnot_v_u16m1_tumu __riscv_vnot_v_u16m1_tumu
#define vnot_v_u16m2_tumu __riscv_vnot_v_u16m2_tumu
#define vnot_v_u16m4_tumu __riscv_vnot_v_u16m4_tumu
#define vnot_v_u16m8_tumu __riscv_vnot_v_u16m8_tumu
#define vnot_v_u32mf2_tumu __riscv_vnot_v_u32mf2_tumu
#define vnot_v_u32m1_tumu __riscv_vnot_v_u32m1_tumu
#define vnot_v_u32m2_tumu __riscv_vnot_v_u32m2_tumu
#define vnot_v_u32m4_tumu __riscv_vnot_v_u32m4_tumu
#define vnot_v_u32m8_tumu __riscv_vnot_v_u32m8_tumu
#define vnot_v_u64m1_tumu __riscv_vnot_v_u64m1_tumu
#define vnot_v_u64m2_tumu __riscv_vnot_v_u64m2_tumu
#define vnot_v_u64m4_tumu __riscv_vnot_v_u64m4_tumu
#define vnot_v_u64m8_tumu __riscv_vnot_v_u64m8_tumu
// masked functions
#define vnot_v_i8mf8_tama __riscv_vnot_v_i8mf8_m
#define vnot_v_i8mf4_tama __riscv_vnot_v_i8mf4_m
#define vnot_v_i8mf2_tama __riscv_vnot_v_i8mf2_m
#define vnot_v_i8m1_tama __riscv_vnot_v_i8m1_m
#define vnot_v_i8m2_tama __riscv_vnot_v_i8m2_m
#define vnot_v_i8m4_tama __riscv_vnot_v_i8m4_m
#define vnot_v_i8m8_tama __riscv_vnot_v_i8m8_m
#define vnot_v_i16mf4_tama __riscv_vnot_v_i16mf4_m
#define vnot_v_i16mf2_tama __riscv_vnot_v_i16mf2_m
#define vnot_v_i16m1_tama __riscv_vnot_v_i16m1_m
#define vnot_v_i16m2_tama __riscv_vnot_v_i16m2_m
#define vnot_v_i16m4_tama __riscv_vnot_v_i16m4_m
#define vnot_v_i16m8_tama __riscv_vnot_v_i16m8_m
#define vnot_v_i32mf2_tama __riscv_vnot_v_i32mf2_m
#define vnot_v_i32m1_tama __riscv_vnot_v_i32m1_m
#define vnot_v_i32m2_tama __riscv_vnot_v_i32m2_m
#define vnot_v_i32m4_tama __riscv_vnot_v_i32m4_m
#define vnot_v_i32m8_tama __riscv_vnot_v_i32m8_m
#define vnot_v_i64m1_tama __riscv_vnot_v_i64m1_m
#define vnot_v_i64m2_tama __riscv_vnot_v_i64m2_m
#define vnot_v_i64m4_tama __riscv_vnot_v_i64m4_m
#define vnot_v_i64m8_tama __riscv_vnot_v_i64m8_m
#define vnot_v_u8mf8_tama __riscv_vnot_v_u8mf8_m
#define vnot_v_u8mf4_tama __riscv_vnot_v_u8mf4_m
#define vnot_v_u8mf2_tama __riscv_vnot_v_u8mf2_m
#define vnot_v_u8m1_tama __riscv_vnot_v_u8m1_m
#define vnot_v_u8m2_tama __riscv_vnot_v_u8m2_m
#define vnot_v_u8m4_tama __riscv_vnot_v_u8m4_m
#define vnot_v_u8m8_tama __riscv_vnot_v_u8m8_m
#define vnot_v_u16mf4_tama __riscv_vnot_v_u16mf4_m
#define vnot_v_u16mf2_tama __riscv_vnot_v_u16mf2_m
#define vnot_v_u16m1_tama __riscv_vnot_v_u16m1_m
#define vnot_v_u16m2_tama __riscv_vnot_v_u16m2_m
#define vnot_v_u16m4_tama __riscv_vnot_v_u16m4_m
#define vnot_v_u16m8_tama __riscv_vnot_v_u16m8_m
#define vnot_v_u32mf2_tama __riscv_vnot_v_u32mf2_m
#define vnot_v_u32m1_tama __riscv_vnot_v_u32m1_m
#define vnot_v_u32m2_tama __riscv_vnot_v_u32m2_m
#define vnot_v_u32m4_tama __riscv_vnot_v_u32m4_m
#define vnot_v_u32m8_tama __riscv_vnot_v_u32m8_m
#define vnot_v_u64m1_tama __riscv_vnot_v_u64m1_m
#define vnot_v_u64m2_tama __riscv_vnot_v_u64m2_m
#define vnot_v_u64m4_tama __riscv_vnot_v_u64m4_m
#define vnot_v_u64m8_tama __riscv_vnot_v_u64m8_m
// masked functions
#define vnot_v_i8mf8_tamu __riscv_vnot_v_i8mf8_mu
#define vnot_v_i8mf4_tamu __riscv_vnot_v_i8mf4_mu
#define vnot_v_i8mf2_tamu __riscv_vnot_v_i8mf2_mu
#define vnot_v_i8m1_tamu __riscv_vnot_v_i8m1_mu
#define vnot_v_i8m2_tamu __riscv_vnot_v_i8m2_mu
#define vnot_v_i8m4_tamu __riscv_vnot_v_i8m4_mu
#define vnot_v_i8m8_tamu __riscv_vnot_v_i8m8_mu
#define vnot_v_i16mf4_tamu __riscv_vnot_v_i16mf4_mu
#define vnot_v_i16mf2_tamu __riscv_vnot_v_i16mf2_mu
#define vnot_v_i16m1_tamu __riscv_vnot_v_i16m1_mu
#define vnot_v_i16m2_tamu __riscv_vnot_v_i16m2_mu
#define vnot_v_i16m4_tamu __riscv_vnot_v_i16m4_mu
#define vnot_v_i16m8_tamu __riscv_vnot_v_i16m8_mu
#define vnot_v_i32mf2_tamu __riscv_vnot_v_i32mf2_mu
#define vnot_v_i32m1_tamu __riscv_vnot_v_i32m1_mu
#define vnot_v_i32m2_tamu __riscv_vnot_v_i32m2_mu
#define vnot_v_i32m4_tamu __riscv_vnot_v_i32m4_mu
#define vnot_v_i32m8_tamu __riscv_vnot_v_i32m8_mu
#define vnot_v_i64m1_tamu __riscv_vnot_v_i64m1_mu
#define vnot_v_i64m2_tamu __riscv_vnot_v_i64m2_mu
#define vnot_v_i64m4_tamu __riscv_vnot_v_i64m4_mu
#define vnot_v_i64m8_tamu __riscv_vnot_v_i64m8_mu
#define vnot_v_u8mf8_tamu __riscv_vnot_v_u8mf8_mu
#define vnot_v_u8mf4_tamu __riscv_vnot_v_u8mf4_mu
#define vnot_v_u8mf2_tamu __riscv_vnot_v_u8mf2_mu
#define vnot_v_u8m1_tamu __riscv_vnot_v_u8m1_mu
#define vnot_v_u8m2_tamu __riscv_vnot_v_u8m2_mu
#define vnot_v_u8m4_tamu __riscv_vnot_v_u8m4_mu
#define vnot_v_u8m8_tamu __riscv_vnot_v_u8m8_mu
#define vnot_v_u16mf4_tamu __riscv_vnot_v_u16mf4_mu
#define vnot_v_u16mf2_tamu __riscv_vnot_v_u16mf2_mu
#define vnot_v_u16m1_tamu __riscv_vnot_v_u16m1_mu
#define vnot_v_u16m2_tamu __riscv_vnot_v_u16m2_mu
#define vnot_v_u16m4_tamu __riscv_vnot_v_u16m4_mu
#define vnot_v_u16m8_tamu __riscv_vnot_v_u16m8_mu
#define vnot_v_u32mf2_tamu __riscv_vnot_v_u32mf2_mu
#define vnot_v_u32m1_tamu __riscv_vnot_v_u32m1_mu
#define vnot_v_u32m2_tamu __riscv_vnot_v_u32m2_mu
#define vnot_v_u32m4_tamu __riscv_vnot_v_u32m4_mu
#define vnot_v_u32m8_tamu __riscv_vnot_v_u32m8_mu
#define vnot_v_u64m1_tamu __riscv_vnot_v_u64m1_mu
#define vnot_v_u64m2_tamu __riscv_vnot_v_u64m2_mu
#define vnot_v_u64m4_tamu __riscv_vnot_v_u64m4_mu
#define vnot_v_u64m8_tamu __riscv_vnot_v_u64m8_mu
#define vsll_vv_i8mf8_tu __riscv_vsll_vv_i8mf8_tu
#define vsll_vx_i8mf8_tu __riscv_vsll_vx_i8mf8_tu
#define vsll_vv_i8mf4_tu __riscv_vsll_vv_i8mf4_tu
#define vsll_vx_i8mf4_tu __riscv_vsll_vx_i8mf4_tu
#define vsll_vv_i8mf2_tu __riscv_vsll_vv_i8mf2_tu
#define vsll_vx_i8mf2_tu __riscv_vsll_vx_i8mf2_tu
#define vsll_vv_i8m1_tu __riscv_vsll_vv_i8m1_tu
#define vsll_vx_i8m1_tu __riscv_vsll_vx_i8m1_tu
#define vsll_vv_i8m2_tu __riscv_vsll_vv_i8m2_tu
#define vsll_vx_i8m2_tu __riscv_vsll_vx_i8m2_tu
#define vsll_vv_i8m4_tu __riscv_vsll_vv_i8m4_tu
#define vsll_vx_i8m4_tu __riscv_vsll_vx_i8m4_tu
#define vsll_vv_i8m8_tu __riscv_vsll_vv_i8m8_tu
#define vsll_vx_i8m8_tu __riscv_vsll_vx_i8m8_tu
#define vsll_vv_i16mf4_tu __riscv_vsll_vv_i16mf4_tu
#define vsll_vx_i16mf4_tu __riscv_vsll_vx_i16mf4_tu
#define vsll_vv_i16mf2_tu __riscv_vsll_vv_i16mf2_tu
#define vsll_vx_i16mf2_tu __riscv_vsll_vx_i16mf2_tu
#define vsll_vv_i16m1_tu __riscv_vsll_vv_i16m1_tu
#define vsll_vx_i16m1_tu __riscv_vsll_vx_i16m1_tu
#define vsll_vv_i16m2_tu __riscv_vsll_vv_i16m2_tu
#define vsll_vx_i16m2_tu __riscv_vsll_vx_i16m2_tu
#define vsll_vv_i16m4_tu __riscv_vsll_vv_i16m4_tu
#define vsll_vx_i16m4_tu __riscv_vsll_vx_i16m4_tu
#define vsll_vv_i16m8_tu __riscv_vsll_vv_i16m8_tu
#define vsll_vx_i16m8_tu __riscv_vsll_vx_i16m8_tu
#define vsll_vv_i32mf2_tu __riscv_vsll_vv_i32mf2_tu
#define vsll_vx_i32mf2_tu __riscv_vsll_vx_i32mf2_tu
#define vsll_vv_i32m1_tu __riscv_vsll_vv_i32m1_tu
#define vsll_vx_i32m1_tu __riscv_vsll_vx_i32m1_tu
#define vsll_vv_i32m2_tu __riscv_vsll_vv_i32m2_tu
#define vsll_vx_i32m2_tu __riscv_vsll_vx_i32m2_tu
#define vsll_vv_i32m4_tu __riscv_vsll_vv_i32m4_tu
#define vsll_vx_i32m4_tu __riscv_vsll_vx_i32m4_tu
#define vsll_vv_i32m8_tu __riscv_vsll_vv_i32m8_tu
#define vsll_vx_i32m8_tu __riscv_vsll_vx_i32m8_tu
#define vsll_vv_i64m1_tu __riscv_vsll_vv_i64m1_tu
#define vsll_vx_i64m1_tu __riscv_vsll_vx_i64m1_tu
#define vsll_vv_i64m2_tu __riscv_vsll_vv_i64m2_tu
#define vsll_vx_i64m2_tu __riscv_vsll_vx_i64m2_tu
#define vsll_vv_i64m4_tu __riscv_vsll_vv_i64m4_tu
#define vsll_vx_i64m4_tu __riscv_vsll_vx_i64m4_tu
#define vsll_vv_i64m8_tu __riscv_vsll_vv_i64m8_tu
#define vsll_vx_i64m8_tu __riscv_vsll_vx_i64m8_tu
#define vsra_vv_i8mf8_tu __riscv_vsra_vv_i8mf8_tu
#define vsra_vx_i8mf8_tu __riscv_vsra_vx_i8mf8_tu
#define vsra_vv_i8mf4_tu __riscv_vsra_vv_i8mf4_tu
#define vsra_vx_i8mf4_tu __riscv_vsra_vx_i8mf4_tu
#define vsra_vv_i8mf2_tu __riscv_vsra_vv_i8mf2_tu
#define vsra_vx_i8mf2_tu __riscv_vsra_vx_i8mf2_tu
#define vsra_vv_i8m1_tu __riscv_vsra_vv_i8m1_tu
#define vsra_vx_i8m1_tu __riscv_vsra_vx_i8m1_tu
#define vsra_vv_i8m2_tu __riscv_vsra_vv_i8m2_tu
#define vsra_vx_i8m2_tu __riscv_vsra_vx_i8m2_tu
#define vsra_vv_i8m4_tu __riscv_vsra_vv_i8m4_tu
#define vsra_vx_i8m4_tu __riscv_vsra_vx_i8m4_tu
#define vsra_vv_i8m8_tu __riscv_vsra_vv_i8m8_tu
#define vsra_vx_i8m8_tu __riscv_vsra_vx_i8m8_tu
#define vsra_vv_i16mf4_tu __riscv_vsra_vv_i16mf4_tu
#define vsra_vx_i16mf4_tu __riscv_vsra_vx_i16mf4_tu
#define vsra_vv_i16mf2_tu __riscv_vsra_vv_i16mf2_tu
#define vsra_vx_i16mf2_tu __riscv_vsra_vx_i16mf2_tu
#define vsra_vv_i16m1_tu __riscv_vsra_vv_i16m1_tu
#define vsra_vx_i16m1_tu __riscv_vsra_vx_i16m1_tu
#define vsra_vv_i16m2_tu __riscv_vsra_vv_i16m2_tu
#define vsra_vx_i16m2_tu __riscv_vsra_vx_i16m2_tu
#define vsra_vv_i16m4_tu __riscv_vsra_vv_i16m4_tu
#define vsra_vx_i16m4_tu __riscv_vsra_vx_i16m4_tu
#define vsra_vv_i16m8_tu __riscv_vsra_vv_i16m8_tu
#define vsra_vx_i16m8_tu __riscv_vsra_vx_i16m8_tu
#define vsra_vv_i32mf2_tu __riscv_vsra_vv_i32mf2_tu
#define vsra_vx_i32mf2_tu __riscv_vsra_vx_i32mf2_tu
#define vsra_vv_i32m1_tu __riscv_vsra_vv_i32m1_tu
#define vsra_vx_i32m1_tu __riscv_vsra_vx_i32m1_tu
#define vsra_vv_i32m2_tu __riscv_vsra_vv_i32m2_tu
#define vsra_vx_i32m2_tu __riscv_vsra_vx_i32m2_tu
#define vsra_vv_i32m4_tu __riscv_vsra_vv_i32m4_tu
#define vsra_vx_i32m4_tu __riscv_vsra_vx_i32m4_tu
#define vsra_vv_i32m8_tu __riscv_vsra_vv_i32m8_tu
#define vsra_vx_i32m8_tu __riscv_vsra_vx_i32m8_tu
#define vsra_vv_i64m1_tu __riscv_vsra_vv_i64m1_tu
#define vsra_vx_i64m1_tu __riscv_vsra_vx_i64m1_tu
#define vsra_vv_i64m2_tu __riscv_vsra_vv_i64m2_tu
#define vsra_vx_i64m2_tu __riscv_vsra_vx_i64m2_tu
#define vsra_vv_i64m4_tu __riscv_vsra_vv_i64m4_tu
#define vsra_vx_i64m4_tu __riscv_vsra_vx_i64m4_tu
#define vsra_vv_i64m8_tu __riscv_vsra_vv_i64m8_tu
#define vsra_vx_i64m8_tu __riscv_vsra_vx_i64m8_tu
#define vsll_vv_u8mf8_tu __riscv_vsll_vv_u8mf8_tu
#define vsll_vx_u8mf8_tu __riscv_vsll_vx_u8mf8_tu
#define vsll_vv_u8mf4_tu __riscv_vsll_vv_u8mf4_tu
#define vsll_vx_u8mf4_tu __riscv_vsll_vx_u8mf4_tu
#define vsll_vv_u8mf2_tu __riscv_vsll_vv_u8mf2_tu
#define vsll_vx_u8mf2_tu __riscv_vsll_vx_u8mf2_tu
#define vsll_vv_u8m1_tu __riscv_vsll_vv_u8m1_tu
#define vsll_vx_u8m1_tu __riscv_vsll_vx_u8m1_tu
#define vsll_vv_u8m2_tu __riscv_vsll_vv_u8m2_tu
#define vsll_vx_u8m2_tu __riscv_vsll_vx_u8m2_tu
#define vsll_vv_u8m4_tu __riscv_vsll_vv_u8m4_tu
#define vsll_vx_u8m4_tu __riscv_vsll_vx_u8m4_tu
#define vsll_vv_u8m8_tu __riscv_vsll_vv_u8m8_tu
#define vsll_vx_u8m8_tu __riscv_vsll_vx_u8m8_tu
#define vsll_vv_u16mf4_tu __riscv_vsll_vv_u16mf4_tu
#define vsll_vx_u16mf4_tu __riscv_vsll_vx_u16mf4_tu
#define vsll_vv_u16mf2_tu __riscv_vsll_vv_u16mf2_tu
#define vsll_vx_u16mf2_tu __riscv_vsll_vx_u16mf2_tu
#define vsll_vv_u16m1_tu __riscv_vsll_vv_u16m1_tu
#define vsll_vx_u16m1_tu __riscv_vsll_vx_u16m1_tu
#define vsll_vv_u16m2_tu __riscv_vsll_vv_u16m2_tu
#define vsll_vx_u16m2_tu __riscv_vsll_vx_u16m2_tu
#define vsll_vv_u16m4_tu __riscv_vsll_vv_u16m4_tu
#define vsll_vx_u16m4_tu __riscv_vsll_vx_u16m4_tu
#define vsll_vv_u16m8_tu __riscv_vsll_vv_u16m8_tu
#define vsll_vx_u16m8_tu __riscv_vsll_vx_u16m8_tu
#define vsll_vv_u32mf2_tu __riscv_vsll_vv_u32mf2_tu
#define vsll_vx_u32mf2_tu __riscv_vsll_vx_u32mf2_tu
#define vsll_vv_u32m1_tu __riscv_vsll_vv_u32m1_tu
#define vsll_vx_u32m1_tu __riscv_vsll_vx_u32m1_tu
#define vsll_vv_u32m2_tu __riscv_vsll_vv_u32m2_tu
#define vsll_vx_u32m2_tu __riscv_vsll_vx_u32m2_tu
#define vsll_vv_u32m4_tu __riscv_vsll_vv_u32m4_tu
#define vsll_vx_u32m4_tu __riscv_vsll_vx_u32m4_tu
#define vsll_vv_u32m8_tu __riscv_vsll_vv_u32m8_tu
#define vsll_vx_u32m8_tu __riscv_vsll_vx_u32m8_tu
#define vsll_vv_u64m1_tu __riscv_vsll_vv_u64m1_tu
#define vsll_vx_u64m1_tu __riscv_vsll_vx_u64m1_tu
#define vsll_vv_u64m2_tu __riscv_vsll_vv_u64m2_tu
#define vsll_vx_u64m2_tu __riscv_vsll_vx_u64m2_tu
#define vsll_vv_u64m4_tu __riscv_vsll_vv_u64m4_tu
#define vsll_vx_u64m4_tu __riscv_vsll_vx_u64m4_tu
#define vsll_vv_u64m8_tu __riscv_vsll_vv_u64m8_tu
#define vsll_vx_u64m8_tu __riscv_vsll_vx_u64m8_tu
#define vsrl_vv_u8mf8_tu __riscv_vsrl_vv_u8mf8_tu
#define vsrl_vx_u8mf8_tu __riscv_vsrl_vx_u8mf8_tu
#define vsrl_vv_u8mf4_tu __riscv_vsrl_vv_u8mf4_tu
#define vsrl_vx_u8mf4_tu __riscv_vsrl_vx_u8mf4_tu
#define vsrl_vv_u8mf2_tu __riscv_vsrl_vv_u8mf2_tu
#define vsrl_vx_u8mf2_tu __riscv_vsrl_vx_u8mf2_tu
#define vsrl_vv_u8m1_tu __riscv_vsrl_vv_u8m1_tu
#define vsrl_vx_u8m1_tu __riscv_vsrl_vx_u8m1_tu
#define vsrl_vv_u8m2_tu __riscv_vsrl_vv_u8m2_tu
#define vsrl_vx_u8m2_tu __riscv_vsrl_vx_u8m2_tu
#define vsrl_vv_u8m4_tu __riscv_vsrl_vv_u8m4_tu
#define vsrl_vx_u8m4_tu __riscv_vsrl_vx_u8m4_tu
#define vsrl_vv_u8m8_tu __riscv_vsrl_vv_u8m8_tu
#define vsrl_vx_u8m8_tu __riscv_vsrl_vx_u8m8_tu
#define vsrl_vv_u16mf4_tu __riscv_vsrl_vv_u16mf4_tu
#define vsrl_vx_u16mf4_tu __riscv_vsrl_vx_u16mf4_tu
#define vsrl_vv_u16mf2_tu __riscv_vsrl_vv_u16mf2_tu
#define vsrl_vx_u16mf2_tu __riscv_vsrl_vx_u16mf2_tu
#define vsrl_vv_u16m1_tu __riscv_vsrl_vv_u16m1_tu
#define vsrl_vx_u16m1_tu __riscv_vsrl_vx_u16m1_tu
#define vsrl_vv_u16m2_tu __riscv_vsrl_vv_u16m2_tu
#define vsrl_vx_u16m2_tu __riscv_vsrl_vx_u16m2_tu
#define vsrl_vv_u16m4_tu __riscv_vsrl_vv_u16m4_tu
#define vsrl_vx_u16m4_tu __riscv_vsrl_vx_u16m4_tu
#define vsrl_vv_u16m8_tu __riscv_vsrl_vv_u16m8_tu
#define vsrl_vx_u16m8_tu __riscv_vsrl_vx_u16m8_tu
#define vsrl_vv_u32mf2_tu __riscv_vsrl_vv_u32mf2_tu
#define vsrl_vx_u32mf2_tu __riscv_vsrl_vx_u32mf2_tu
#define vsrl_vv_u32m1_tu __riscv_vsrl_vv_u32m1_tu
#define vsrl_vx_u32m1_tu __riscv_vsrl_vx_u32m1_tu
#define vsrl_vv_u32m2_tu __riscv_vsrl_vv_u32m2_tu
#define vsrl_vx_u32m2_tu __riscv_vsrl_vx_u32m2_tu
#define vsrl_vv_u32m4_tu __riscv_vsrl_vv_u32m4_tu
#define vsrl_vx_u32m4_tu __riscv_vsrl_vx_u32m4_tu
#define vsrl_vv_u32m8_tu __riscv_vsrl_vv_u32m8_tu
#define vsrl_vx_u32m8_tu __riscv_vsrl_vx_u32m8_tu
#define vsrl_vv_u64m1_tu __riscv_vsrl_vv_u64m1_tu
#define vsrl_vx_u64m1_tu __riscv_vsrl_vx_u64m1_tu
#define vsrl_vv_u64m2_tu __riscv_vsrl_vv_u64m2_tu
#define vsrl_vx_u64m2_tu __riscv_vsrl_vx_u64m2_tu
#define vsrl_vv_u64m4_tu __riscv_vsrl_vv_u64m4_tu
#define vsrl_vx_u64m4_tu __riscv_vsrl_vx_u64m4_tu
#define vsrl_vv_u64m8_tu __riscv_vsrl_vv_u64m8_tu
#define vsrl_vx_u64m8_tu __riscv_vsrl_vx_u64m8_tu
#define vsll_vv_i8mf8_ta __riscv_vsll_vv_i8mf8
#define vsll_vx_i8mf8_ta __riscv_vsll_vx_i8mf8
#define vsll_vv_i8mf4_ta __riscv_vsll_vv_i8mf4
#define vsll_vx_i8mf4_ta __riscv_vsll_vx_i8mf4
#define vsll_vv_i8mf2_ta __riscv_vsll_vv_i8mf2
#define vsll_vx_i8mf2_ta __riscv_vsll_vx_i8mf2
#define vsll_vv_i8m1_ta __riscv_vsll_vv_i8m1
#define vsll_vx_i8m1_ta __riscv_vsll_vx_i8m1
#define vsll_vv_i8m2_ta __riscv_vsll_vv_i8m2
#define vsll_vx_i8m2_ta __riscv_vsll_vx_i8m2
#define vsll_vv_i8m4_ta __riscv_vsll_vv_i8m4
#define vsll_vx_i8m4_ta __riscv_vsll_vx_i8m4
#define vsll_vv_i8m8_ta __riscv_vsll_vv_i8m8
#define vsll_vx_i8m8_ta __riscv_vsll_vx_i8m8
#define vsll_vv_i16mf4_ta __riscv_vsll_vv_i16mf4
#define vsll_vx_i16mf4_ta __riscv_vsll_vx_i16mf4
#define vsll_vv_i16mf2_ta __riscv_vsll_vv_i16mf2
#define vsll_vx_i16mf2_ta __riscv_vsll_vx_i16mf2
#define vsll_vv_i16m1_ta __riscv_vsll_vv_i16m1
#define vsll_vx_i16m1_ta __riscv_vsll_vx_i16m1
#define vsll_vv_i16m2_ta __riscv_vsll_vv_i16m2
#define vsll_vx_i16m2_ta __riscv_vsll_vx_i16m2
#define vsll_vv_i16m4_ta __riscv_vsll_vv_i16m4
#define vsll_vx_i16m4_ta __riscv_vsll_vx_i16m4
#define vsll_vv_i16m8_ta __riscv_vsll_vv_i16m8
#define vsll_vx_i16m8_ta __riscv_vsll_vx_i16m8
#define vsll_vv_i32mf2_ta __riscv_vsll_vv_i32mf2
#define vsll_vx_i32mf2_ta __riscv_vsll_vx_i32mf2
#define vsll_vv_i32m1_ta __riscv_vsll_vv_i32m1
#define vsll_vx_i32m1_ta __riscv_vsll_vx_i32m1
#define vsll_vv_i32m2_ta __riscv_vsll_vv_i32m2
#define vsll_vx_i32m2_ta __riscv_vsll_vx_i32m2
#define vsll_vv_i32m4_ta __riscv_vsll_vv_i32m4
#define vsll_vx_i32m4_ta __riscv_vsll_vx_i32m4
#define vsll_vv_i32m8_ta __riscv_vsll_vv_i32m8
#define vsll_vx_i32m8_ta __riscv_vsll_vx_i32m8
#define vsll_vv_i64m1_ta __riscv_vsll_vv_i64m1
#define vsll_vx_i64m1_ta __riscv_vsll_vx_i64m1
#define vsll_vv_i64m2_ta __riscv_vsll_vv_i64m2
#define vsll_vx_i64m2_ta __riscv_vsll_vx_i64m2
#define vsll_vv_i64m4_ta __riscv_vsll_vv_i64m4
#define vsll_vx_i64m4_ta __riscv_vsll_vx_i64m4
#define vsll_vv_i64m8_ta __riscv_vsll_vv_i64m8
#define vsll_vx_i64m8_ta __riscv_vsll_vx_i64m8
#define vsra_vv_i8mf8_ta __riscv_vsra_vv_i8mf8
#define vsra_vx_i8mf8_ta __riscv_vsra_vx_i8mf8
#define vsra_vv_i8mf4_ta __riscv_vsra_vv_i8mf4
#define vsra_vx_i8mf4_ta __riscv_vsra_vx_i8mf4
#define vsra_vv_i8mf2_ta __riscv_vsra_vv_i8mf2
#define vsra_vx_i8mf2_ta __riscv_vsra_vx_i8mf2
#define vsra_vv_i8m1_ta __riscv_vsra_vv_i8m1
#define vsra_vx_i8m1_ta __riscv_vsra_vx_i8m1
#define vsra_vv_i8m2_ta __riscv_vsra_vv_i8m2
#define vsra_vx_i8m2_ta __riscv_vsra_vx_i8m2
#define vsra_vv_i8m4_ta __riscv_vsra_vv_i8m4
#define vsra_vx_i8m4_ta __riscv_vsra_vx_i8m4
#define vsra_vv_i8m8_ta __riscv_vsra_vv_i8m8
#define vsra_vx_i8m8_ta __riscv_vsra_vx_i8m8
#define vsra_vv_i16mf4_ta __riscv_vsra_vv_i16mf4
#define vsra_vx_i16mf4_ta __riscv_vsra_vx_i16mf4
#define vsra_vv_i16mf2_ta __riscv_vsra_vv_i16mf2
#define vsra_vx_i16mf2_ta __riscv_vsra_vx_i16mf2
#define vsra_vv_i16m1_ta __riscv_vsra_vv_i16m1
#define vsra_vx_i16m1_ta __riscv_vsra_vx_i16m1
#define vsra_vv_i16m2_ta __riscv_vsra_vv_i16m2
#define vsra_vx_i16m2_ta __riscv_vsra_vx_i16m2
#define vsra_vv_i16m4_ta __riscv_vsra_vv_i16m4
#define vsra_vx_i16m4_ta __riscv_vsra_vx_i16m4
#define vsra_vv_i16m8_ta __riscv_vsra_vv_i16m8
#define vsra_vx_i16m8_ta __riscv_vsra_vx_i16m8
#define vsra_vv_i32mf2_ta __riscv_vsra_vv_i32mf2
#define vsra_vx_i32mf2_ta __riscv_vsra_vx_i32mf2
#define vsra_vv_i32m1_ta __riscv_vsra_vv_i32m1
#define vsra_vx_i32m1_ta __riscv_vsra_vx_i32m1
#define vsra_vv_i32m2_ta __riscv_vsra_vv_i32m2
#define vsra_vx_i32m2_ta __riscv_vsra_vx_i32m2
#define vsra_vv_i32m4_ta __riscv_vsra_vv_i32m4
#define vsra_vx_i32m4_ta __riscv_vsra_vx_i32m4
#define vsra_vv_i32m8_ta __riscv_vsra_vv_i32m8
#define vsra_vx_i32m8_ta __riscv_vsra_vx_i32m8
#define vsra_vv_i64m1_ta __riscv_vsra_vv_i64m1
#define vsra_vx_i64m1_ta __riscv_vsra_vx_i64m1
#define vsra_vv_i64m2_ta __riscv_vsra_vv_i64m2
#define vsra_vx_i64m2_ta __riscv_vsra_vx_i64m2
#define vsra_vv_i64m4_ta __riscv_vsra_vv_i64m4
#define vsra_vx_i64m4_ta __riscv_vsra_vx_i64m4
#define vsra_vv_i64m8_ta __riscv_vsra_vv_i64m8
#define vsra_vx_i64m8_ta __riscv_vsra_vx_i64m8
#define vsll_vv_u8mf8_ta __riscv_vsll_vv_u8mf8
#define vsll_vx_u8mf8_ta __riscv_vsll_vx_u8mf8
#define vsll_vv_u8mf4_ta __riscv_vsll_vv_u8mf4
#define vsll_vx_u8mf4_ta __riscv_vsll_vx_u8mf4
#define vsll_vv_u8mf2_ta __riscv_vsll_vv_u8mf2
#define vsll_vx_u8mf2_ta __riscv_vsll_vx_u8mf2
#define vsll_vv_u8m1_ta __riscv_vsll_vv_u8m1
#define vsll_vx_u8m1_ta __riscv_vsll_vx_u8m1
#define vsll_vv_u8m2_ta __riscv_vsll_vv_u8m2
#define vsll_vx_u8m2_ta __riscv_vsll_vx_u8m2
#define vsll_vv_u8m4_ta __riscv_vsll_vv_u8m4
#define vsll_vx_u8m4_ta __riscv_vsll_vx_u8m4
#define vsll_vv_u8m8_ta __riscv_vsll_vv_u8m8
#define vsll_vx_u8m8_ta __riscv_vsll_vx_u8m8
#define vsll_vv_u16mf4_ta __riscv_vsll_vv_u16mf4
#define vsll_vx_u16mf4_ta __riscv_vsll_vx_u16mf4
#define vsll_vv_u16mf2_ta __riscv_vsll_vv_u16mf2
#define vsll_vx_u16mf2_ta __riscv_vsll_vx_u16mf2
#define vsll_vv_u16m1_ta __riscv_vsll_vv_u16m1
#define vsll_vx_u16m1_ta __riscv_vsll_vx_u16m1
#define vsll_vv_u16m2_ta __riscv_vsll_vv_u16m2
#define vsll_vx_u16m2_ta __riscv_vsll_vx_u16m2
#define vsll_vv_u16m4_ta __riscv_vsll_vv_u16m4
#define vsll_vx_u16m4_ta __riscv_vsll_vx_u16m4
#define vsll_vv_u16m8_ta __riscv_vsll_vv_u16m8
#define vsll_vx_u16m8_ta __riscv_vsll_vx_u16m8
#define vsll_vv_u32mf2_ta __riscv_vsll_vv_u32mf2
#define vsll_vx_u32mf2_ta __riscv_vsll_vx_u32mf2
#define vsll_vv_u32m1_ta __riscv_vsll_vv_u32m1
#define vsll_vx_u32m1_ta __riscv_vsll_vx_u32m1
#define vsll_vv_u32m2_ta __riscv_vsll_vv_u32m2
#define vsll_vx_u32m2_ta __riscv_vsll_vx_u32m2
#define vsll_vv_u32m4_ta __riscv_vsll_vv_u32m4
#define vsll_vx_u32m4_ta __riscv_vsll_vx_u32m4
#define vsll_vv_u32m8_ta __riscv_vsll_vv_u32m8
#define vsll_vx_u32m8_ta __riscv_vsll_vx_u32m8
#define vsll_vv_u64m1_ta __riscv_vsll_vv_u64m1
#define vsll_vx_u64m1_ta __riscv_vsll_vx_u64m1
#define vsll_vv_u64m2_ta __riscv_vsll_vv_u64m2
#define vsll_vx_u64m2_ta __riscv_vsll_vx_u64m2
#define vsll_vv_u64m4_ta __riscv_vsll_vv_u64m4
#define vsll_vx_u64m4_ta __riscv_vsll_vx_u64m4
#define vsll_vv_u64m8_ta __riscv_vsll_vv_u64m8
#define vsll_vx_u64m8_ta __riscv_vsll_vx_u64m8
#define vsrl_vv_u8mf8_ta __riscv_vsrl_vv_u8mf8
#define vsrl_vx_u8mf8_ta __riscv_vsrl_vx_u8mf8
#define vsrl_vv_u8mf4_ta __riscv_vsrl_vv_u8mf4
#define vsrl_vx_u8mf4_ta __riscv_vsrl_vx_u8mf4
#define vsrl_vv_u8mf2_ta __riscv_vsrl_vv_u8mf2
#define vsrl_vx_u8mf2_ta __riscv_vsrl_vx_u8mf2
#define vsrl_vv_u8m1_ta __riscv_vsrl_vv_u8m1
#define vsrl_vx_u8m1_ta __riscv_vsrl_vx_u8m1
#define vsrl_vv_u8m2_ta __riscv_vsrl_vv_u8m2
#define vsrl_vx_u8m2_ta __riscv_vsrl_vx_u8m2
#define vsrl_vv_u8m4_ta __riscv_vsrl_vv_u8m4
#define vsrl_vx_u8m4_ta __riscv_vsrl_vx_u8m4
#define vsrl_vv_u8m8_ta __riscv_vsrl_vv_u8m8
#define vsrl_vx_u8m8_ta __riscv_vsrl_vx_u8m8
#define vsrl_vv_u16mf4_ta __riscv_vsrl_vv_u16mf4
#define vsrl_vx_u16mf4_ta __riscv_vsrl_vx_u16mf4
#define vsrl_vv_u16mf2_ta __riscv_vsrl_vv_u16mf2
#define vsrl_vx_u16mf2_ta __riscv_vsrl_vx_u16mf2
#define vsrl_vv_u16m1_ta __riscv_vsrl_vv_u16m1
#define vsrl_vx_u16m1_ta __riscv_vsrl_vx_u16m1
#define vsrl_vv_u16m2_ta __riscv_vsrl_vv_u16m2
#define vsrl_vx_u16m2_ta __riscv_vsrl_vx_u16m2
#define vsrl_vv_u16m4_ta __riscv_vsrl_vv_u16m4
#define vsrl_vx_u16m4_ta __riscv_vsrl_vx_u16m4
#define vsrl_vv_u16m8_ta __riscv_vsrl_vv_u16m8
#define vsrl_vx_u16m8_ta __riscv_vsrl_vx_u16m8
#define vsrl_vv_u32mf2_ta __riscv_vsrl_vv_u32mf2
#define vsrl_vx_u32mf2_ta __riscv_vsrl_vx_u32mf2
#define vsrl_vv_u32m1_ta __riscv_vsrl_vv_u32m1
#define vsrl_vx_u32m1_ta __riscv_vsrl_vx_u32m1
#define vsrl_vv_u32m2_ta __riscv_vsrl_vv_u32m2
#define vsrl_vx_u32m2_ta __riscv_vsrl_vx_u32m2
#define vsrl_vv_u32m4_ta __riscv_vsrl_vv_u32m4
#define vsrl_vx_u32m4_ta __riscv_vsrl_vx_u32m4
#define vsrl_vv_u32m8_ta __riscv_vsrl_vv_u32m8
#define vsrl_vx_u32m8_ta __riscv_vsrl_vx_u32m8
#define vsrl_vv_u64m1_ta __riscv_vsrl_vv_u64m1
#define vsrl_vx_u64m1_ta __riscv_vsrl_vx_u64m1
#define vsrl_vv_u64m2_ta __riscv_vsrl_vv_u64m2
#define vsrl_vx_u64m2_ta __riscv_vsrl_vx_u64m2
#define vsrl_vv_u64m4_ta __riscv_vsrl_vv_u64m4
#define vsrl_vx_u64m4_ta __riscv_vsrl_vx_u64m4
#define vsrl_vv_u64m8_ta __riscv_vsrl_vv_u64m8
#define vsrl_vx_u64m8_ta __riscv_vsrl_vx_u64m8
// masked functions
#define vsll_vv_i8mf8_tuma __riscv_vsll_vv_i8mf8_tum
#define vsll_vx_i8mf8_tuma __riscv_vsll_vx_i8mf8_tum
#define vsll_vv_i8mf4_tuma __riscv_vsll_vv_i8mf4_tum
#define vsll_vx_i8mf4_tuma __riscv_vsll_vx_i8mf4_tum
#define vsll_vv_i8mf2_tuma __riscv_vsll_vv_i8mf2_tum
#define vsll_vx_i8mf2_tuma __riscv_vsll_vx_i8mf2_tum
#define vsll_vv_i8m1_tuma __riscv_vsll_vv_i8m1_tum
#define vsll_vx_i8m1_tuma __riscv_vsll_vx_i8m1_tum
#define vsll_vv_i8m2_tuma __riscv_vsll_vv_i8m2_tum
#define vsll_vx_i8m2_tuma __riscv_vsll_vx_i8m2_tum
#define vsll_vv_i8m4_tuma __riscv_vsll_vv_i8m4_tum
#define vsll_vx_i8m4_tuma __riscv_vsll_vx_i8m4_tum
#define vsll_vv_i8m8_tuma __riscv_vsll_vv_i8m8_tum
#define vsll_vx_i8m8_tuma __riscv_vsll_vx_i8m8_tum
#define vsll_vv_i16mf4_tuma __riscv_vsll_vv_i16mf4_tum
#define vsll_vx_i16mf4_tuma __riscv_vsll_vx_i16mf4_tum
#define vsll_vv_i16mf2_tuma __riscv_vsll_vv_i16mf2_tum
#define vsll_vx_i16mf2_tuma __riscv_vsll_vx_i16mf2_tum
#define vsll_vv_i16m1_tuma __riscv_vsll_vv_i16m1_tum
#define vsll_vx_i16m1_tuma __riscv_vsll_vx_i16m1_tum
#define vsll_vv_i16m2_tuma __riscv_vsll_vv_i16m2_tum
#define vsll_vx_i16m2_tuma __riscv_vsll_vx_i16m2_tum
#define vsll_vv_i16m4_tuma __riscv_vsll_vv_i16m4_tum
#define vsll_vx_i16m4_tuma __riscv_vsll_vx_i16m4_tum
#define vsll_vv_i16m8_tuma __riscv_vsll_vv_i16m8_tum
#define vsll_vx_i16m8_tuma __riscv_vsll_vx_i16m8_tum
#define vsll_vv_i32mf2_tuma __riscv_vsll_vv_i32mf2_tum
#define vsll_vx_i32mf2_tuma __riscv_vsll_vx_i32mf2_tum
#define vsll_vv_i32m1_tuma __riscv_vsll_vv_i32m1_tum
#define vsll_vx_i32m1_tuma __riscv_vsll_vx_i32m1_tum
#define vsll_vv_i32m2_tuma __riscv_vsll_vv_i32m2_tum
#define vsll_vx_i32m2_tuma __riscv_vsll_vx_i32m2_tum
#define vsll_vv_i32m4_tuma __riscv_vsll_vv_i32m4_tum
#define vsll_vx_i32m4_tuma __riscv_vsll_vx_i32m4_tum
#define vsll_vv_i32m8_tuma __riscv_vsll_vv_i32m8_tum
#define vsll_vx_i32m8_tuma __riscv_vsll_vx_i32m8_tum
#define vsll_vv_i64m1_tuma __riscv_vsll_vv_i64m1_tum
#define vsll_vx_i64m1_tuma __riscv_vsll_vx_i64m1_tum
#define vsll_vv_i64m2_tuma __riscv_vsll_vv_i64m2_tum
#define vsll_vx_i64m2_tuma __riscv_vsll_vx_i64m2_tum
#define vsll_vv_i64m4_tuma __riscv_vsll_vv_i64m4_tum
#define vsll_vx_i64m4_tuma __riscv_vsll_vx_i64m4_tum
#define vsll_vv_i64m8_tuma __riscv_vsll_vv_i64m8_tum
#define vsll_vx_i64m8_tuma __riscv_vsll_vx_i64m8_tum
#define vsra_vv_i8mf8_tuma __riscv_vsra_vv_i8mf8_tum
#define vsra_vx_i8mf8_tuma __riscv_vsra_vx_i8mf8_tum
#define vsra_vv_i8mf4_tuma __riscv_vsra_vv_i8mf4_tum
#define vsra_vx_i8mf4_tuma __riscv_vsra_vx_i8mf4_tum
#define vsra_vv_i8mf2_tuma __riscv_vsra_vv_i8mf2_tum
#define vsra_vx_i8mf2_tuma __riscv_vsra_vx_i8mf2_tum
#define vsra_vv_i8m1_tuma __riscv_vsra_vv_i8m1_tum
#define vsra_vx_i8m1_tuma __riscv_vsra_vx_i8m1_tum
#define vsra_vv_i8m2_tuma __riscv_vsra_vv_i8m2_tum
#define vsra_vx_i8m2_tuma __riscv_vsra_vx_i8m2_tum
#define vsra_vv_i8m4_tuma __riscv_vsra_vv_i8m4_tum
#define vsra_vx_i8m4_tuma __riscv_vsra_vx_i8m4_tum
#define vsra_vv_i8m8_tuma __riscv_vsra_vv_i8m8_tum
#define vsra_vx_i8m8_tuma __riscv_vsra_vx_i8m8_tum
#define vsra_vv_i16mf4_tuma __riscv_vsra_vv_i16mf4_tum
#define vsra_vx_i16mf4_tuma __riscv_vsra_vx_i16mf4_tum
#define vsra_vv_i16mf2_tuma __riscv_vsra_vv_i16mf2_tum
#define vsra_vx_i16mf2_tuma __riscv_vsra_vx_i16mf2_tum
#define vsra_vv_i16m1_tuma __riscv_vsra_vv_i16m1_tum
#define vsra_vx_i16m1_tuma __riscv_vsra_vx_i16m1_tum
#define vsra_vv_i16m2_tuma __riscv_vsra_vv_i16m2_tum
#define vsra_vx_i16m2_tuma __riscv_vsra_vx_i16m2_tum
#define vsra_vv_i16m4_tuma __riscv_vsra_vv_i16m4_tum
#define vsra_vx_i16m4_tuma __riscv_vsra_vx_i16m4_tum
#define vsra_vv_i16m8_tuma __riscv_vsra_vv_i16m8_tum
#define vsra_vx_i16m8_tuma __riscv_vsra_vx_i16m8_tum
#define vsra_vv_i32mf2_tuma __riscv_vsra_vv_i32mf2_tum
#define vsra_vx_i32mf2_tuma __riscv_vsra_vx_i32mf2_tum
#define vsra_vv_i32m1_tuma __riscv_vsra_vv_i32m1_tum
#define vsra_vx_i32m1_tuma __riscv_vsra_vx_i32m1_tum
#define vsra_vv_i32m2_tuma __riscv_vsra_vv_i32m2_tum
#define vsra_vx_i32m2_tuma __riscv_vsra_vx_i32m2_tum
#define vsra_vv_i32m4_tuma __riscv_vsra_vv_i32m4_tum
#define vsra_vx_i32m4_tuma __riscv_vsra_vx_i32m4_tum
#define vsra_vv_i32m8_tuma __riscv_vsra_vv_i32m8_tum
#define vsra_vx_i32m8_tuma __riscv_vsra_vx_i32m8_tum
#define vsra_vv_i64m1_tuma __riscv_vsra_vv_i64m1_tum
#define vsra_vx_i64m1_tuma __riscv_vsra_vx_i64m1_tum
#define vsra_vv_i64m2_tuma __riscv_vsra_vv_i64m2_tum
#define vsra_vx_i64m2_tuma __riscv_vsra_vx_i64m2_tum
#define vsra_vv_i64m4_tuma __riscv_vsra_vv_i64m4_tum
#define vsra_vx_i64m4_tuma __riscv_vsra_vx_i64m4_tum
#define vsra_vv_i64m8_tuma __riscv_vsra_vv_i64m8_tum
#define vsra_vx_i64m8_tuma __riscv_vsra_vx_i64m8_tum
#define vsll_vv_u8mf8_tuma __riscv_vsll_vv_u8mf8_tum
#define vsll_vx_u8mf8_tuma __riscv_vsll_vx_u8mf8_tum
#define vsll_vv_u8mf4_tuma __riscv_vsll_vv_u8mf4_tum
#define vsll_vx_u8mf4_tuma __riscv_vsll_vx_u8mf4_tum
#define vsll_vv_u8mf2_tuma __riscv_vsll_vv_u8mf2_tum
#define vsll_vx_u8mf2_tuma __riscv_vsll_vx_u8mf2_tum
#define vsll_vv_u8m1_tuma __riscv_vsll_vv_u8m1_tum
#define vsll_vx_u8m1_tuma __riscv_vsll_vx_u8m1_tum
#define vsll_vv_u8m2_tuma __riscv_vsll_vv_u8m2_tum
#define vsll_vx_u8m2_tuma __riscv_vsll_vx_u8m2_tum
#define vsll_vv_u8m4_tuma __riscv_vsll_vv_u8m4_tum
#define vsll_vx_u8m4_tuma __riscv_vsll_vx_u8m4_tum
#define vsll_vv_u8m8_tuma __riscv_vsll_vv_u8m8_tum
#define vsll_vx_u8m8_tuma __riscv_vsll_vx_u8m8_tum
#define vsll_vv_u16mf4_tuma __riscv_vsll_vv_u16mf4_tum
#define vsll_vx_u16mf4_tuma __riscv_vsll_vx_u16mf4_tum
#define vsll_vv_u16mf2_tuma __riscv_vsll_vv_u16mf2_tum
#define vsll_vx_u16mf2_tuma __riscv_vsll_vx_u16mf2_tum
#define vsll_vv_u16m1_tuma __riscv_vsll_vv_u16m1_tum
#define vsll_vx_u16m1_tuma __riscv_vsll_vx_u16m1_tum
#define vsll_vv_u16m2_tuma __riscv_vsll_vv_u16m2_tum
#define vsll_vx_u16m2_tuma __riscv_vsll_vx_u16m2_tum
#define vsll_vv_u16m4_tuma __riscv_vsll_vv_u16m4_tum
#define vsll_vx_u16m4_tuma __riscv_vsll_vx_u16m4_tum
#define vsll_vv_u16m8_tuma __riscv_vsll_vv_u16m8_tum
#define vsll_vx_u16m8_tuma __riscv_vsll_vx_u16m8_tum
#define vsll_vv_u32mf2_tuma __riscv_vsll_vv_u32mf2_tum
#define vsll_vx_u32mf2_tuma __riscv_vsll_vx_u32mf2_tum
#define vsll_vv_u32m1_tuma __riscv_vsll_vv_u32m1_tum
#define vsll_vx_u32m1_tuma __riscv_vsll_vx_u32m1_tum
#define vsll_vv_u32m2_tuma __riscv_vsll_vv_u32m2_tum
#define vsll_vx_u32m2_tuma __riscv_vsll_vx_u32m2_tum
#define vsll_vv_u32m4_tuma __riscv_vsll_vv_u32m4_tum
#define vsll_vx_u32m4_tuma __riscv_vsll_vx_u32m4_tum
#define vsll_vv_u32m8_tuma __riscv_vsll_vv_u32m8_tum
#define vsll_vx_u32m8_tuma __riscv_vsll_vx_u32m8_tum
#define vsll_vv_u64m1_tuma __riscv_vsll_vv_u64m1_tum
#define vsll_vx_u64m1_tuma __riscv_vsll_vx_u64m1_tum
#define vsll_vv_u64m2_tuma __riscv_vsll_vv_u64m2_tum
#define vsll_vx_u64m2_tuma __riscv_vsll_vx_u64m2_tum
#define vsll_vv_u64m4_tuma __riscv_vsll_vv_u64m4_tum
#define vsll_vx_u64m4_tuma __riscv_vsll_vx_u64m4_tum
#define vsll_vv_u64m8_tuma __riscv_vsll_vv_u64m8_tum
#define vsll_vx_u64m8_tuma __riscv_vsll_vx_u64m8_tum
#define vsrl_vv_u8mf8_tuma __riscv_vsrl_vv_u8mf8_tum
#define vsrl_vx_u8mf8_tuma __riscv_vsrl_vx_u8mf8_tum
#define vsrl_vv_u8mf4_tuma __riscv_vsrl_vv_u8mf4_tum
#define vsrl_vx_u8mf4_tuma __riscv_vsrl_vx_u8mf4_tum
#define vsrl_vv_u8mf2_tuma __riscv_vsrl_vv_u8mf2_tum
#define vsrl_vx_u8mf2_tuma __riscv_vsrl_vx_u8mf2_tum
#define vsrl_vv_u8m1_tuma __riscv_vsrl_vv_u8m1_tum
#define vsrl_vx_u8m1_tuma __riscv_vsrl_vx_u8m1_tum
#define vsrl_vv_u8m2_tuma __riscv_vsrl_vv_u8m2_tum
#define vsrl_vx_u8m2_tuma __riscv_vsrl_vx_u8m2_tum
#define vsrl_vv_u8m4_tuma __riscv_vsrl_vv_u8m4_tum
#define vsrl_vx_u8m4_tuma __riscv_vsrl_vx_u8m4_tum
#define vsrl_vv_u8m8_tuma __riscv_vsrl_vv_u8m8_tum
#define vsrl_vx_u8m8_tuma __riscv_vsrl_vx_u8m8_tum
#define vsrl_vv_u16mf4_tuma __riscv_vsrl_vv_u16mf4_tum
#define vsrl_vx_u16mf4_tuma __riscv_vsrl_vx_u16mf4_tum
#define vsrl_vv_u16mf2_tuma __riscv_vsrl_vv_u16mf2_tum
#define vsrl_vx_u16mf2_tuma __riscv_vsrl_vx_u16mf2_tum
#define vsrl_vv_u16m1_tuma __riscv_vsrl_vv_u16m1_tum
#define vsrl_vx_u16m1_tuma __riscv_vsrl_vx_u16m1_tum
#define vsrl_vv_u16m2_tuma __riscv_vsrl_vv_u16m2_tum
#define vsrl_vx_u16m2_tuma __riscv_vsrl_vx_u16m2_tum
#define vsrl_vv_u16m4_tuma __riscv_vsrl_vv_u16m4_tum
#define vsrl_vx_u16m4_tuma __riscv_vsrl_vx_u16m4_tum
#define vsrl_vv_u16m8_tuma __riscv_vsrl_vv_u16m8_tum
#define vsrl_vx_u16m8_tuma __riscv_vsrl_vx_u16m8_tum
#define vsrl_vv_u32mf2_tuma __riscv_vsrl_vv_u32mf2_tum
#define vsrl_vx_u32mf2_tuma __riscv_vsrl_vx_u32mf2_tum
#define vsrl_vv_u32m1_tuma __riscv_vsrl_vv_u32m1_tum
#define vsrl_vx_u32m1_tuma __riscv_vsrl_vx_u32m1_tum
#define vsrl_vv_u32m2_tuma __riscv_vsrl_vv_u32m2_tum
#define vsrl_vx_u32m2_tuma __riscv_vsrl_vx_u32m2_tum
#define vsrl_vv_u32m4_tuma __riscv_vsrl_vv_u32m4_tum
#define vsrl_vx_u32m4_tuma __riscv_vsrl_vx_u32m4_tum
#define vsrl_vv_u32m8_tuma __riscv_vsrl_vv_u32m8_tum
#define vsrl_vx_u32m8_tuma __riscv_vsrl_vx_u32m8_tum
#define vsrl_vv_u64m1_tuma __riscv_vsrl_vv_u64m1_tum
#define vsrl_vx_u64m1_tuma __riscv_vsrl_vx_u64m1_tum
#define vsrl_vv_u64m2_tuma __riscv_vsrl_vv_u64m2_tum
#define vsrl_vx_u64m2_tuma __riscv_vsrl_vx_u64m2_tum
#define vsrl_vv_u64m4_tuma __riscv_vsrl_vv_u64m4_tum
#define vsrl_vx_u64m4_tuma __riscv_vsrl_vx_u64m4_tum
#define vsrl_vv_u64m8_tuma __riscv_vsrl_vv_u64m8_tum
#define vsrl_vx_u64m8_tuma __riscv_vsrl_vx_u64m8_tum
// masked functions
#define vsll_vv_i8mf8_tumu __riscv_vsll_vv_i8mf8_tumu
#define vsll_vx_i8mf8_tumu __riscv_vsll_vx_i8mf8_tumu
#define vsll_vv_i8mf4_tumu __riscv_vsll_vv_i8mf4_tumu
#define vsll_vx_i8mf4_tumu __riscv_vsll_vx_i8mf4_tumu
#define vsll_vv_i8mf2_tumu __riscv_vsll_vv_i8mf2_tumu
#define vsll_vx_i8mf2_tumu __riscv_vsll_vx_i8mf2_tumu
#define vsll_vv_i8m1_tumu __riscv_vsll_vv_i8m1_tumu
#define vsll_vx_i8m1_tumu __riscv_vsll_vx_i8m1_tumu
#define vsll_vv_i8m2_tumu __riscv_vsll_vv_i8m2_tumu
#define vsll_vx_i8m2_tumu __riscv_vsll_vx_i8m2_tumu
#define vsll_vv_i8m4_tumu __riscv_vsll_vv_i8m4_tumu
#define vsll_vx_i8m4_tumu __riscv_vsll_vx_i8m4_tumu
#define vsll_vv_i8m8_tumu __riscv_vsll_vv_i8m8_tumu
#define vsll_vx_i8m8_tumu __riscv_vsll_vx_i8m8_tumu
#define vsll_vv_i16mf4_tumu __riscv_vsll_vv_i16mf4_tumu
#define vsll_vx_i16mf4_tumu __riscv_vsll_vx_i16mf4_tumu
#define vsll_vv_i16mf2_tumu __riscv_vsll_vv_i16mf2_tumu
#define vsll_vx_i16mf2_tumu __riscv_vsll_vx_i16mf2_tumu
#define vsll_vv_i16m1_tumu __riscv_vsll_vv_i16m1_tumu
#define vsll_vx_i16m1_tumu __riscv_vsll_vx_i16m1_tumu
#define vsll_vv_i16m2_tumu __riscv_vsll_vv_i16m2_tumu
#define vsll_vx_i16m2_tumu __riscv_vsll_vx_i16m2_tumu
#define vsll_vv_i16m4_tumu __riscv_vsll_vv_i16m4_tumu
#define vsll_vx_i16m4_tumu __riscv_vsll_vx_i16m4_tumu
#define vsll_vv_i16m8_tumu __riscv_vsll_vv_i16m8_tumu
#define vsll_vx_i16m8_tumu __riscv_vsll_vx_i16m8_tumu
#define vsll_vv_i32mf2_tumu __riscv_vsll_vv_i32mf2_tumu
#define vsll_vx_i32mf2_tumu __riscv_vsll_vx_i32mf2_tumu
#define vsll_vv_i32m1_tumu __riscv_vsll_vv_i32m1_tumu
#define vsll_vx_i32m1_tumu __riscv_vsll_vx_i32m1_tumu
#define vsll_vv_i32m2_tumu __riscv_vsll_vv_i32m2_tumu
#define vsll_vx_i32m2_tumu __riscv_vsll_vx_i32m2_tumu
#define vsll_vv_i32m4_tumu __riscv_vsll_vv_i32m4_tumu
#define vsll_vx_i32m4_tumu __riscv_vsll_vx_i32m4_tumu
#define vsll_vv_i32m8_tumu __riscv_vsll_vv_i32m8_tumu
#define vsll_vx_i32m8_tumu __riscv_vsll_vx_i32m8_tumu
#define vsll_vv_i64m1_tumu __riscv_vsll_vv_i64m1_tumu
#define vsll_vx_i64m1_tumu __riscv_vsll_vx_i64m1_tumu
#define vsll_vv_i64m2_tumu __riscv_vsll_vv_i64m2_tumu
#define vsll_vx_i64m2_tumu __riscv_vsll_vx_i64m2_tumu
#define vsll_vv_i64m4_tumu __riscv_vsll_vv_i64m4_tumu
#define vsll_vx_i64m4_tumu __riscv_vsll_vx_i64m4_tumu
#define vsll_vv_i64m8_tumu __riscv_vsll_vv_i64m8_tumu
#define vsll_vx_i64m8_tumu __riscv_vsll_vx_i64m8_tumu
#define vsra_vv_i8mf8_tumu __riscv_vsra_vv_i8mf8_tumu
#define vsra_vx_i8mf8_tumu __riscv_vsra_vx_i8mf8_tumu
#define vsra_vv_i8mf4_tumu __riscv_vsra_vv_i8mf4_tumu
#define vsra_vx_i8mf4_tumu __riscv_vsra_vx_i8mf4_tumu
#define vsra_vv_i8mf2_tumu __riscv_vsra_vv_i8mf2_tumu
#define vsra_vx_i8mf2_tumu __riscv_vsra_vx_i8mf2_tumu
#define vsra_vv_i8m1_tumu __riscv_vsra_vv_i8m1_tumu
#define vsra_vx_i8m1_tumu __riscv_vsra_vx_i8m1_tumu
#define vsra_vv_i8m2_tumu __riscv_vsra_vv_i8m2_tumu
#define vsra_vx_i8m2_tumu __riscv_vsra_vx_i8m2_tumu
#define vsra_vv_i8m4_tumu __riscv_vsra_vv_i8m4_tumu
#define vsra_vx_i8m4_tumu __riscv_vsra_vx_i8m4_tumu
#define vsra_vv_i8m8_tumu __riscv_vsra_vv_i8m8_tumu
#define vsra_vx_i8m8_tumu __riscv_vsra_vx_i8m8_tumu
#define vsra_vv_i16mf4_tumu __riscv_vsra_vv_i16mf4_tumu
#define vsra_vx_i16mf4_tumu __riscv_vsra_vx_i16mf4_tumu
#define vsra_vv_i16mf2_tumu __riscv_vsra_vv_i16mf2_tumu
#define vsra_vx_i16mf2_tumu __riscv_vsra_vx_i16mf2_tumu
#define vsra_vv_i16m1_tumu __riscv_vsra_vv_i16m1_tumu
#define vsra_vx_i16m1_tumu __riscv_vsra_vx_i16m1_tumu
#define vsra_vv_i16m2_tumu __riscv_vsra_vv_i16m2_tumu
#define vsra_vx_i16m2_tumu __riscv_vsra_vx_i16m2_tumu
#define vsra_vv_i16m4_tumu __riscv_vsra_vv_i16m4_tumu
#define vsra_vx_i16m4_tumu __riscv_vsra_vx_i16m4_tumu
#define vsra_vv_i16m8_tumu __riscv_vsra_vv_i16m8_tumu
#define vsra_vx_i16m8_tumu __riscv_vsra_vx_i16m8_tumu
#define vsra_vv_i32mf2_tumu __riscv_vsra_vv_i32mf2_tumu
#define vsra_vx_i32mf2_tumu __riscv_vsra_vx_i32mf2_tumu
#define vsra_vv_i32m1_tumu __riscv_vsra_vv_i32m1_tumu
#define vsra_vx_i32m1_tumu __riscv_vsra_vx_i32m1_tumu
#define vsra_vv_i32m2_tumu __riscv_vsra_vv_i32m2_tumu
#define vsra_vx_i32m2_tumu __riscv_vsra_vx_i32m2_tumu
#define vsra_vv_i32m4_tumu __riscv_vsra_vv_i32m4_tumu
#define vsra_vx_i32m4_tumu __riscv_vsra_vx_i32m4_tumu
#define vsra_vv_i32m8_tumu __riscv_vsra_vv_i32m8_tumu
#define vsra_vx_i32m8_tumu __riscv_vsra_vx_i32m8_tumu
#define vsra_vv_i64m1_tumu __riscv_vsra_vv_i64m1_tumu
#define vsra_vx_i64m1_tumu __riscv_vsra_vx_i64m1_tumu
#define vsra_vv_i64m2_tumu __riscv_vsra_vv_i64m2_tumu
#define vsra_vx_i64m2_tumu __riscv_vsra_vx_i64m2_tumu
#define vsra_vv_i64m4_tumu __riscv_vsra_vv_i64m4_tumu
#define vsra_vx_i64m4_tumu __riscv_vsra_vx_i64m4_tumu
#define vsra_vv_i64m8_tumu __riscv_vsra_vv_i64m8_tumu
#define vsra_vx_i64m8_tumu __riscv_vsra_vx_i64m8_tumu
#define vsll_vv_u8mf8_tumu __riscv_vsll_vv_u8mf8_tumu
#define vsll_vx_u8mf8_tumu __riscv_vsll_vx_u8mf8_tumu
#define vsll_vv_u8mf4_tumu __riscv_vsll_vv_u8mf4_tumu
#define vsll_vx_u8mf4_tumu __riscv_vsll_vx_u8mf4_tumu
#define vsll_vv_u8mf2_tumu __riscv_vsll_vv_u8mf2_tumu
#define vsll_vx_u8mf2_tumu __riscv_vsll_vx_u8mf2_tumu
#define vsll_vv_u8m1_tumu __riscv_vsll_vv_u8m1_tumu
#define vsll_vx_u8m1_tumu __riscv_vsll_vx_u8m1_tumu
#define vsll_vv_u8m2_tumu __riscv_vsll_vv_u8m2_tumu
#define vsll_vx_u8m2_tumu __riscv_vsll_vx_u8m2_tumu
#define vsll_vv_u8m4_tumu __riscv_vsll_vv_u8m4_tumu
#define vsll_vx_u8m4_tumu __riscv_vsll_vx_u8m4_tumu
#define vsll_vv_u8m8_tumu __riscv_vsll_vv_u8m8_tumu
#define vsll_vx_u8m8_tumu __riscv_vsll_vx_u8m8_tumu
#define vsll_vv_u16mf4_tumu __riscv_vsll_vv_u16mf4_tumu
#define vsll_vx_u16mf4_tumu __riscv_vsll_vx_u16mf4_tumu
#define vsll_vv_u16mf2_tumu __riscv_vsll_vv_u16mf2_tumu
#define vsll_vx_u16mf2_tumu __riscv_vsll_vx_u16mf2_tumu
#define vsll_vv_u16m1_tumu __riscv_vsll_vv_u16m1_tumu
#define vsll_vx_u16m1_tumu __riscv_vsll_vx_u16m1_tumu
#define vsll_vv_u16m2_tumu __riscv_vsll_vv_u16m2_tumu
#define vsll_vx_u16m2_tumu __riscv_vsll_vx_u16m2_tumu
#define vsll_vv_u16m4_tumu __riscv_vsll_vv_u16m4_tumu
#define vsll_vx_u16m4_tumu __riscv_vsll_vx_u16m4_tumu
#define vsll_vv_u16m8_tumu __riscv_vsll_vv_u16m8_tumu
#define vsll_vx_u16m8_tumu __riscv_vsll_vx_u16m8_tumu
#define vsll_vv_u32mf2_tumu __riscv_vsll_vv_u32mf2_tumu
#define vsll_vx_u32mf2_tumu __riscv_vsll_vx_u32mf2_tumu
#define vsll_vv_u32m1_tumu __riscv_vsll_vv_u32m1_tumu
#define vsll_vx_u32m1_tumu __riscv_vsll_vx_u32m1_tumu
#define vsll_vv_u32m2_tumu __riscv_vsll_vv_u32m2_tumu
#define vsll_vx_u32m2_tumu __riscv_vsll_vx_u32m2_tumu
#define vsll_vv_u32m4_tumu __riscv_vsll_vv_u32m4_tumu
#define vsll_vx_u32m4_tumu __riscv_vsll_vx_u32m4_tumu
#define vsll_vv_u32m8_tumu __riscv_vsll_vv_u32m8_tumu
#define vsll_vx_u32m8_tumu __riscv_vsll_vx_u32m8_tumu
#define vsll_vv_u64m1_tumu __riscv_vsll_vv_u64m1_tumu
#define vsll_vx_u64m1_tumu __riscv_vsll_vx_u64m1_tumu
#define vsll_vv_u64m2_tumu __riscv_vsll_vv_u64m2_tumu
#define vsll_vx_u64m2_tumu __riscv_vsll_vx_u64m2_tumu
#define vsll_vv_u64m4_tumu __riscv_vsll_vv_u64m4_tumu
#define vsll_vx_u64m4_tumu __riscv_vsll_vx_u64m4_tumu
#define vsll_vv_u64m8_tumu __riscv_vsll_vv_u64m8_tumu
#define vsll_vx_u64m8_tumu __riscv_vsll_vx_u64m8_tumu
#define vsrl_vv_u8mf8_tumu __riscv_vsrl_vv_u8mf8_tumu
#define vsrl_vx_u8mf8_tumu __riscv_vsrl_vx_u8mf8_tumu
#define vsrl_vv_u8mf4_tumu __riscv_vsrl_vv_u8mf4_tumu
#define vsrl_vx_u8mf4_tumu __riscv_vsrl_vx_u8mf4_tumu
#define vsrl_vv_u8mf2_tumu __riscv_vsrl_vv_u8mf2_tumu
#define vsrl_vx_u8mf2_tumu __riscv_vsrl_vx_u8mf2_tumu
#define vsrl_vv_u8m1_tumu __riscv_vsrl_vv_u8m1_tumu
#define vsrl_vx_u8m1_tumu __riscv_vsrl_vx_u8m1_tumu
#define vsrl_vv_u8m2_tumu __riscv_vsrl_vv_u8m2_tumu
#define vsrl_vx_u8m2_tumu __riscv_vsrl_vx_u8m2_tumu
#define vsrl_vv_u8m4_tumu __riscv_vsrl_vv_u8m4_tumu
#define vsrl_vx_u8m4_tumu __riscv_vsrl_vx_u8m4_tumu
#define vsrl_vv_u8m8_tumu __riscv_vsrl_vv_u8m8_tumu
#define vsrl_vx_u8m8_tumu __riscv_vsrl_vx_u8m8_tumu
#define vsrl_vv_u16mf4_tumu __riscv_vsrl_vv_u16mf4_tumu
#define vsrl_vx_u16mf4_tumu __riscv_vsrl_vx_u16mf4_tumu
#define vsrl_vv_u16mf2_tumu __riscv_vsrl_vv_u16mf2_tumu
#define vsrl_vx_u16mf2_tumu __riscv_vsrl_vx_u16mf2_tumu
#define vsrl_vv_u16m1_tumu __riscv_vsrl_vv_u16m1_tumu
#define vsrl_vx_u16m1_tumu __riscv_vsrl_vx_u16m1_tumu
#define vsrl_vv_u16m2_tumu __riscv_vsrl_vv_u16m2_tumu
#define vsrl_vx_u16m2_tumu __riscv_vsrl_vx_u16m2_tumu
#define vsrl_vv_u16m4_tumu __riscv_vsrl_vv_u16m4_tumu
#define vsrl_vx_u16m4_tumu __riscv_vsrl_vx_u16m4_tumu
#define vsrl_vv_u16m8_tumu __riscv_vsrl_vv_u16m8_tumu
#define vsrl_vx_u16m8_tumu __riscv_vsrl_vx_u16m8_tumu
#define vsrl_vv_u32mf2_tumu __riscv_vsrl_vv_u32mf2_tumu
#define vsrl_vx_u32mf2_tumu __riscv_vsrl_vx_u32mf2_tumu
#define vsrl_vv_u32m1_tumu __riscv_vsrl_vv_u32m1_tumu
#define vsrl_vx_u32m1_tumu __riscv_vsrl_vx_u32m1_tumu
#define vsrl_vv_u32m2_tumu __riscv_vsrl_vv_u32m2_tumu
#define vsrl_vx_u32m2_tumu __riscv_vsrl_vx_u32m2_tumu
#define vsrl_vv_u32m4_tumu __riscv_vsrl_vv_u32m4_tumu
#define vsrl_vx_u32m4_tumu __riscv_vsrl_vx_u32m4_tumu
#define vsrl_vv_u32m8_tumu __riscv_vsrl_vv_u32m8_tumu
#define vsrl_vx_u32m8_tumu __riscv_vsrl_vx_u32m8_tumu
#define vsrl_vv_u64m1_tumu __riscv_vsrl_vv_u64m1_tumu
#define vsrl_vx_u64m1_tumu __riscv_vsrl_vx_u64m1_tumu
#define vsrl_vv_u64m2_tumu __riscv_vsrl_vv_u64m2_tumu
#define vsrl_vx_u64m2_tumu __riscv_vsrl_vx_u64m2_tumu
#define vsrl_vv_u64m4_tumu __riscv_vsrl_vv_u64m4_tumu
#define vsrl_vx_u64m4_tumu __riscv_vsrl_vx_u64m4_tumu
#define vsrl_vv_u64m8_tumu __riscv_vsrl_vv_u64m8_tumu
#define vsrl_vx_u64m8_tumu __riscv_vsrl_vx_u64m8_tumu
// masked functions
#define vsll_vv_i8mf8_tama __riscv_vsll_vv_i8mf8_m
#define vsll_vx_i8mf8_tama __riscv_vsll_vx_i8mf8_m
#define vsll_vv_i8mf4_tama __riscv_vsll_vv_i8mf4_m
#define vsll_vx_i8mf4_tama __riscv_vsll_vx_i8mf4_m
#define vsll_vv_i8mf2_tama __riscv_vsll_vv_i8mf2_m
#define vsll_vx_i8mf2_tama __riscv_vsll_vx_i8mf2_m
#define vsll_vv_i8m1_tama __riscv_vsll_vv_i8m1_m
#define vsll_vx_i8m1_tama __riscv_vsll_vx_i8m1_m
#define vsll_vv_i8m2_tama __riscv_vsll_vv_i8m2_m
#define vsll_vx_i8m2_tama __riscv_vsll_vx_i8m2_m
#define vsll_vv_i8m4_tama __riscv_vsll_vv_i8m4_m
#define vsll_vx_i8m4_tama __riscv_vsll_vx_i8m4_m
#define vsll_vv_i8m8_tama __riscv_vsll_vv_i8m8_m
#define vsll_vx_i8m8_tama __riscv_vsll_vx_i8m8_m
#define vsll_vv_i16mf4_tama __riscv_vsll_vv_i16mf4_m
#define vsll_vx_i16mf4_tama __riscv_vsll_vx_i16mf4_m
#define vsll_vv_i16mf2_tama __riscv_vsll_vv_i16mf2_m
#define vsll_vx_i16mf2_tama __riscv_vsll_vx_i16mf2_m
#define vsll_vv_i16m1_tama __riscv_vsll_vv_i16m1_m
#define vsll_vx_i16m1_tama __riscv_vsll_vx_i16m1_m
#define vsll_vv_i16m2_tama __riscv_vsll_vv_i16m2_m
#define vsll_vx_i16m2_tama __riscv_vsll_vx_i16m2_m
#define vsll_vv_i16m4_tama __riscv_vsll_vv_i16m4_m
#define vsll_vx_i16m4_tama __riscv_vsll_vx_i16m4_m
#define vsll_vv_i16m8_tama __riscv_vsll_vv_i16m8_m
#define vsll_vx_i16m8_tama __riscv_vsll_vx_i16m8_m
#define vsll_vv_i32mf2_tama __riscv_vsll_vv_i32mf2_m
#define vsll_vx_i32mf2_tama __riscv_vsll_vx_i32mf2_m
#define vsll_vv_i32m1_tama __riscv_vsll_vv_i32m1_m
#define vsll_vx_i32m1_tama __riscv_vsll_vx_i32m1_m
#define vsll_vv_i32m2_tama __riscv_vsll_vv_i32m2_m
#define vsll_vx_i32m2_tama __riscv_vsll_vx_i32m2_m
#define vsll_vv_i32m4_tama __riscv_vsll_vv_i32m4_m
#define vsll_vx_i32m4_tama __riscv_vsll_vx_i32m4_m
#define vsll_vv_i32m8_tama __riscv_vsll_vv_i32m8_m
#define vsll_vx_i32m8_tama __riscv_vsll_vx_i32m8_m
#define vsll_vv_i64m1_tama __riscv_vsll_vv_i64m1_m
#define vsll_vx_i64m1_tama __riscv_vsll_vx_i64m1_m
#define vsll_vv_i64m2_tama __riscv_vsll_vv_i64m2_m
#define vsll_vx_i64m2_tama __riscv_vsll_vx_i64m2_m
#define vsll_vv_i64m4_tama __riscv_vsll_vv_i64m4_m
#define vsll_vx_i64m4_tama __riscv_vsll_vx_i64m4_m
#define vsll_vv_i64m8_tama __riscv_vsll_vv_i64m8_m
#define vsll_vx_i64m8_tama __riscv_vsll_vx_i64m8_m
#define vsra_vv_i8mf8_tama __riscv_vsra_vv_i8mf8_m
#define vsra_vx_i8mf8_tama __riscv_vsra_vx_i8mf8_m
#define vsra_vv_i8mf4_tama __riscv_vsra_vv_i8mf4_m
#define vsra_vx_i8mf4_tama __riscv_vsra_vx_i8mf4_m
#define vsra_vv_i8mf2_tama __riscv_vsra_vv_i8mf2_m
#define vsra_vx_i8mf2_tama __riscv_vsra_vx_i8mf2_m
#define vsra_vv_i8m1_tama __riscv_vsra_vv_i8m1_m
#define vsra_vx_i8m1_tama __riscv_vsra_vx_i8m1_m
#define vsra_vv_i8m2_tama __riscv_vsra_vv_i8m2_m
#define vsra_vx_i8m2_tama __riscv_vsra_vx_i8m2_m
#define vsra_vv_i8m4_tama __riscv_vsra_vv_i8m4_m
#define vsra_vx_i8m4_tama __riscv_vsra_vx_i8m4_m
#define vsra_vv_i8m8_tama __riscv_vsra_vv_i8m8_m
#define vsra_vx_i8m8_tama __riscv_vsra_vx_i8m8_m
#define vsra_vv_i16mf4_tama __riscv_vsra_vv_i16mf4_m
#define vsra_vx_i16mf4_tama __riscv_vsra_vx_i16mf4_m
#define vsra_vv_i16mf2_tama __riscv_vsra_vv_i16mf2_m
#define vsra_vx_i16mf2_tama __riscv_vsra_vx_i16mf2_m
#define vsra_vv_i16m1_tama __riscv_vsra_vv_i16m1_m
#define vsra_vx_i16m1_tama __riscv_vsra_vx_i16m1_m
#define vsra_vv_i16m2_tama __riscv_vsra_vv_i16m2_m
#define vsra_vx_i16m2_tama __riscv_vsra_vx_i16m2_m
#define vsra_vv_i16m4_tama __riscv_vsra_vv_i16m4_m
#define vsra_vx_i16m4_tama __riscv_vsra_vx_i16m4_m
#define vsra_vv_i16m8_tama __riscv_vsra_vv_i16m8_m
#define vsra_vx_i16m8_tama __riscv_vsra_vx_i16m8_m
#define vsra_vv_i32mf2_tama __riscv_vsra_vv_i32mf2_m
#define vsra_vx_i32mf2_tama __riscv_vsra_vx_i32mf2_m
#define vsra_vv_i32m1_tama __riscv_vsra_vv_i32m1_m
#define vsra_vx_i32m1_tama __riscv_vsra_vx_i32m1_m
#define vsra_vv_i32m2_tama __riscv_vsra_vv_i32m2_m
#define vsra_vx_i32m2_tama __riscv_vsra_vx_i32m2_m
#define vsra_vv_i32m4_tama __riscv_vsra_vv_i32m4_m
#define vsra_vx_i32m4_tama __riscv_vsra_vx_i32m4_m
#define vsra_vv_i32m8_tama __riscv_vsra_vv_i32m8_m
#define vsra_vx_i32m8_tama __riscv_vsra_vx_i32m8_m
#define vsra_vv_i64m1_tama __riscv_vsra_vv_i64m1_m
#define vsra_vx_i64m1_tama __riscv_vsra_vx_i64m1_m
#define vsra_vv_i64m2_tama __riscv_vsra_vv_i64m2_m
#define vsra_vx_i64m2_tama __riscv_vsra_vx_i64m2_m
#define vsra_vv_i64m4_tama __riscv_vsra_vv_i64m4_m
#define vsra_vx_i64m4_tama __riscv_vsra_vx_i64m4_m
#define vsra_vv_i64m8_tama __riscv_vsra_vv_i64m8_m
#define vsra_vx_i64m8_tama __riscv_vsra_vx_i64m8_m
#define vsll_vv_u8mf8_tama __riscv_vsll_vv_u8mf8_m
#define vsll_vx_u8mf8_tama __riscv_vsll_vx_u8mf8_m
#define vsll_vv_u8mf4_tama __riscv_vsll_vv_u8mf4_m
#define vsll_vx_u8mf4_tama __riscv_vsll_vx_u8mf4_m
#define vsll_vv_u8mf2_tama __riscv_vsll_vv_u8mf2_m
#define vsll_vx_u8mf2_tama __riscv_vsll_vx_u8mf2_m
#define vsll_vv_u8m1_tama __riscv_vsll_vv_u8m1_m
#define vsll_vx_u8m1_tama __riscv_vsll_vx_u8m1_m
#define vsll_vv_u8m2_tama __riscv_vsll_vv_u8m2_m
#define vsll_vx_u8m2_tama __riscv_vsll_vx_u8m2_m
#define vsll_vv_u8m4_tama __riscv_vsll_vv_u8m4_m
#define vsll_vx_u8m4_tama __riscv_vsll_vx_u8m4_m
#define vsll_vv_u8m8_tama __riscv_vsll_vv_u8m8_m
#define vsll_vx_u8m8_tama __riscv_vsll_vx_u8m8_m
#define vsll_vv_u16mf4_tama __riscv_vsll_vv_u16mf4_m
#define vsll_vx_u16mf4_tama __riscv_vsll_vx_u16mf4_m
#define vsll_vv_u16mf2_tama __riscv_vsll_vv_u16mf2_m
#define vsll_vx_u16mf2_tama __riscv_vsll_vx_u16mf2_m
#define vsll_vv_u16m1_tama __riscv_vsll_vv_u16m1_m
#define vsll_vx_u16m1_tama __riscv_vsll_vx_u16m1_m
#define vsll_vv_u16m2_tama __riscv_vsll_vv_u16m2_m
#define vsll_vx_u16m2_tama __riscv_vsll_vx_u16m2_m
#define vsll_vv_u16m4_tama __riscv_vsll_vv_u16m4_m
#define vsll_vx_u16m4_tama __riscv_vsll_vx_u16m4_m
#define vsll_vv_u16m8_tama __riscv_vsll_vv_u16m8_m
#define vsll_vx_u16m8_tama __riscv_vsll_vx_u16m8_m
#define vsll_vv_u32mf2_tama __riscv_vsll_vv_u32mf2_m
#define vsll_vx_u32mf2_tama __riscv_vsll_vx_u32mf2_m
#define vsll_vv_u32m1_tama __riscv_vsll_vv_u32m1_m
#define vsll_vx_u32m1_tama __riscv_vsll_vx_u32m1_m
#define vsll_vv_u32m2_tama __riscv_vsll_vv_u32m2_m
#define vsll_vx_u32m2_tama __riscv_vsll_vx_u32m2_m
#define vsll_vv_u32m4_tama __riscv_vsll_vv_u32m4_m
#define vsll_vx_u32m4_tama __riscv_vsll_vx_u32m4_m
#define vsll_vv_u32m8_tama __riscv_vsll_vv_u32m8_m
#define vsll_vx_u32m8_tama __riscv_vsll_vx_u32m8_m
#define vsll_vv_u64m1_tama __riscv_vsll_vv_u64m1_m
#define vsll_vx_u64m1_tama __riscv_vsll_vx_u64m1_m
#define vsll_vv_u64m2_tama __riscv_vsll_vv_u64m2_m
#define vsll_vx_u64m2_tama __riscv_vsll_vx_u64m2_m
#define vsll_vv_u64m4_tama __riscv_vsll_vv_u64m4_m
#define vsll_vx_u64m4_tama __riscv_vsll_vx_u64m4_m
#define vsll_vv_u64m8_tama __riscv_vsll_vv_u64m8_m
#define vsll_vx_u64m8_tama __riscv_vsll_vx_u64m8_m
#define vsrl_vv_u8mf8_tama __riscv_vsrl_vv_u8mf8_m
#define vsrl_vx_u8mf8_tama __riscv_vsrl_vx_u8mf8_m
#define vsrl_vv_u8mf4_tama __riscv_vsrl_vv_u8mf4_m
#define vsrl_vx_u8mf4_tama __riscv_vsrl_vx_u8mf4_m
#define vsrl_vv_u8mf2_tama __riscv_vsrl_vv_u8mf2_m
#define vsrl_vx_u8mf2_tama __riscv_vsrl_vx_u8mf2_m
#define vsrl_vv_u8m1_tama __riscv_vsrl_vv_u8m1_m
#define vsrl_vx_u8m1_tama __riscv_vsrl_vx_u8m1_m
#define vsrl_vv_u8m2_tama __riscv_vsrl_vv_u8m2_m
#define vsrl_vx_u8m2_tama __riscv_vsrl_vx_u8m2_m
#define vsrl_vv_u8m4_tama __riscv_vsrl_vv_u8m4_m
#define vsrl_vx_u8m4_tama __riscv_vsrl_vx_u8m4_m
#define vsrl_vv_u8m8_tama __riscv_vsrl_vv_u8m8_m
#define vsrl_vx_u8m8_tama __riscv_vsrl_vx_u8m8_m
#define vsrl_vv_u16mf4_tama __riscv_vsrl_vv_u16mf4_m
#define vsrl_vx_u16mf4_tama __riscv_vsrl_vx_u16mf4_m
#define vsrl_vv_u16mf2_tama __riscv_vsrl_vv_u16mf2_m
#define vsrl_vx_u16mf2_tama __riscv_vsrl_vx_u16mf2_m
#define vsrl_vv_u16m1_tama __riscv_vsrl_vv_u16m1_m
#define vsrl_vx_u16m1_tama __riscv_vsrl_vx_u16m1_m
#define vsrl_vv_u16m2_tama __riscv_vsrl_vv_u16m2_m
#define vsrl_vx_u16m2_tama __riscv_vsrl_vx_u16m2_m
#define vsrl_vv_u16m4_tama __riscv_vsrl_vv_u16m4_m
#define vsrl_vx_u16m4_tama __riscv_vsrl_vx_u16m4_m
#define vsrl_vv_u16m8_tama __riscv_vsrl_vv_u16m8_m
#define vsrl_vx_u16m8_tama __riscv_vsrl_vx_u16m8_m
#define vsrl_vv_u32mf2_tama __riscv_vsrl_vv_u32mf2_m
#define vsrl_vx_u32mf2_tama __riscv_vsrl_vx_u32mf2_m
#define vsrl_vv_u32m1_tama __riscv_vsrl_vv_u32m1_m
#define vsrl_vx_u32m1_tama __riscv_vsrl_vx_u32m1_m
#define vsrl_vv_u32m2_tama __riscv_vsrl_vv_u32m2_m
#define vsrl_vx_u32m2_tama __riscv_vsrl_vx_u32m2_m
#define vsrl_vv_u32m4_tama __riscv_vsrl_vv_u32m4_m
#define vsrl_vx_u32m4_tama __riscv_vsrl_vx_u32m4_m
#define vsrl_vv_u32m8_tama __riscv_vsrl_vv_u32m8_m
#define vsrl_vx_u32m8_tama __riscv_vsrl_vx_u32m8_m
#define vsrl_vv_u64m1_tama __riscv_vsrl_vv_u64m1_m
#define vsrl_vx_u64m1_tama __riscv_vsrl_vx_u64m1_m
#define vsrl_vv_u64m2_tama __riscv_vsrl_vv_u64m2_m
#define vsrl_vx_u64m2_tama __riscv_vsrl_vx_u64m2_m
#define vsrl_vv_u64m4_tama __riscv_vsrl_vv_u64m4_m
#define vsrl_vx_u64m4_tama __riscv_vsrl_vx_u64m4_m
#define vsrl_vv_u64m8_tama __riscv_vsrl_vv_u64m8_m
#define vsrl_vx_u64m8_tama __riscv_vsrl_vx_u64m8_m
// masked functions
#define vsll_vv_i8mf8_tamu __riscv_vsll_vv_i8mf8_mu
#define vsll_vx_i8mf8_tamu __riscv_vsll_vx_i8mf8_mu
#define vsll_vv_i8mf4_tamu __riscv_vsll_vv_i8mf4_mu
#define vsll_vx_i8mf4_tamu __riscv_vsll_vx_i8mf4_mu
#define vsll_vv_i8mf2_tamu __riscv_vsll_vv_i8mf2_mu
#define vsll_vx_i8mf2_tamu __riscv_vsll_vx_i8mf2_mu
#define vsll_vv_i8m1_tamu __riscv_vsll_vv_i8m1_mu
#define vsll_vx_i8m1_tamu __riscv_vsll_vx_i8m1_mu
#define vsll_vv_i8m2_tamu __riscv_vsll_vv_i8m2_mu
#define vsll_vx_i8m2_tamu __riscv_vsll_vx_i8m2_mu
#define vsll_vv_i8m4_tamu __riscv_vsll_vv_i8m4_mu
#define vsll_vx_i8m4_tamu __riscv_vsll_vx_i8m4_mu
#define vsll_vv_i8m8_tamu __riscv_vsll_vv_i8m8_mu
#define vsll_vx_i8m8_tamu __riscv_vsll_vx_i8m8_mu
#define vsll_vv_i16mf4_tamu __riscv_vsll_vv_i16mf4_mu
#define vsll_vx_i16mf4_tamu __riscv_vsll_vx_i16mf4_mu
#define vsll_vv_i16mf2_tamu __riscv_vsll_vv_i16mf2_mu
#define vsll_vx_i16mf2_tamu __riscv_vsll_vx_i16mf2_mu
#define vsll_vv_i16m1_tamu __riscv_vsll_vv_i16m1_mu
#define vsll_vx_i16m1_tamu __riscv_vsll_vx_i16m1_mu
#define vsll_vv_i16m2_tamu __riscv_vsll_vv_i16m2_mu
#define vsll_vx_i16m2_tamu __riscv_vsll_vx_i16m2_mu
#define vsll_vv_i16m4_tamu __riscv_vsll_vv_i16m4_mu
#define vsll_vx_i16m4_tamu __riscv_vsll_vx_i16m4_mu
#define vsll_vv_i16m8_tamu __riscv_vsll_vv_i16m8_mu
#define vsll_vx_i16m8_tamu __riscv_vsll_vx_i16m8_mu
#define vsll_vv_i32mf2_tamu __riscv_vsll_vv_i32mf2_mu
#define vsll_vx_i32mf2_tamu __riscv_vsll_vx_i32mf2_mu
#define vsll_vv_i32m1_tamu __riscv_vsll_vv_i32m1_mu
#define vsll_vx_i32m1_tamu __riscv_vsll_vx_i32m1_mu
#define vsll_vv_i32m2_tamu __riscv_vsll_vv_i32m2_mu
#define vsll_vx_i32m2_tamu __riscv_vsll_vx_i32m2_mu
#define vsll_vv_i32m4_tamu __riscv_vsll_vv_i32m4_mu
#define vsll_vx_i32m4_tamu __riscv_vsll_vx_i32m4_mu
#define vsll_vv_i32m8_tamu __riscv_vsll_vv_i32m8_mu
#define vsll_vx_i32m8_tamu __riscv_vsll_vx_i32m8_mu
#define vsll_vv_i64m1_tamu __riscv_vsll_vv_i64m1_mu
#define vsll_vx_i64m1_tamu __riscv_vsll_vx_i64m1_mu
#define vsll_vv_i64m2_tamu __riscv_vsll_vv_i64m2_mu
#define vsll_vx_i64m2_tamu __riscv_vsll_vx_i64m2_mu
#define vsll_vv_i64m4_tamu __riscv_vsll_vv_i64m4_mu
#define vsll_vx_i64m4_tamu __riscv_vsll_vx_i64m4_mu
#define vsll_vv_i64m8_tamu __riscv_vsll_vv_i64m8_mu
#define vsll_vx_i64m8_tamu __riscv_vsll_vx_i64m8_mu
#define vsra_vv_i8mf8_tamu __riscv_vsra_vv_i8mf8_mu
#define vsra_vx_i8mf8_tamu __riscv_vsra_vx_i8mf8_mu
#define vsra_vv_i8mf4_tamu __riscv_vsra_vv_i8mf4_mu
#define vsra_vx_i8mf4_tamu __riscv_vsra_vx_i8mf4_mu
#define vsra_vv_i8mf2_tamu __riscv_vsra_vv_i8mf2_mu
#define vsra_vx_i8mf2_tamu __riscv_vsra_vx_i8mf2_mu
#define vsra_vv_i8m1_tamu __riscv_vsra_vv_i8m1_mu
#define vsra_vx_i8m1_tamu __riscv_vsra_vx_i8m1_mu
#define vsra_vv_i8m2_tamu __riscv_vsra_vv_i8m2_mu
#define vsra_vx_i8m2_tamu __riscv_vsra_vx_i8m2_mu
#define vsra_vv_i8m4_tamu __riscv_vsra_vv_i8m4_mu
#define vsra_vx_i8m4_tamu __riscv_vsra_vx_i8m4_mu
#define vsra_vv_i8m8_tamu __riscv_vsra_vv_i8m8_mu
#define vsra_vx_i8m8_tamu __riscv_vsra_vx_i8m8_mu
#define vsra_vv_i16mf4_tamu __riscv_vsra_vv_i16mf4_mu
#define vsra_vx_i16mf4_tamu __riscv_vsra_vx_i16mf4_mu
#define vsra_vv_i16mf2_tamu __riscv_vsra_vv_i16mf2_mu
#define vsra_vx_i16mf2_tamu __riscv_vsra_vx_i16mf2_mu
#define vsra_vv_i16m1_tamu __riscv_vsra_vv_i16m1_mu
#define vsra_vx_i16m1_tamu __riscv_vsra_vx_i16m1_mu
#define vsra_vv_i16m2_tamu __riscv_vsra_vv_i16m2_mu
#define vsra_vx_i16m2_tamu __riscv_vsra_vx_i16m2_mu
#define vsra_vv_i16m4_tamu __riscv_vsra_vv_i16m4_mu
#define vsra_vx_i16m4_tamu __riscv_vsra_vx_i16m4_mu
#define vsra_vv_i16m8_tamu __riscv_vsra_vv_i16m8_mu
#define vsra_vx_i16m8_tamu __riscv_vsra_vx_i16m8_mu
#define vsra_vv_i32mf2_tamu __riscv_vsra_vv_i32mf2_mu
#define vsra_vx_i32mf2_tamu __riscv_vsra_vx_i32mf2_mu
#define vsra_vv_i32m1_tamu __riscv_vsra_vv_i32m1_mu
#define vsra_vx_i32m1_tamu __riscv_vsra_vx_i32m1_mu
#define vsra_vv_i32m2_tamu __riscv_vsra_vv_i32m2_mu
#define vsra_vx_i32m2_tamu __riscv_vsra_vx_i32m2_mu
#define vsra_vv_i32m4_tamu __riscv_vsra_vv_i32m4_mu
#define vsra_vx_i32m4_tamu __riscv_vsra_vx_i32m4_mu
#define vsra_vv_i32m8_tamu __riscv_vsra_vv_i32m8_mu
#define vsra_vx_i32m8_tamu __riscv_vsra_vx_i32m8_mu
#define vsra_vv_i64m1_tamu __riscv_vsra_vv_i64m1_mu
#define vsra_vx_i64m1_tamu __riscv_vsra_vx_i64m1_mu
#define vsra_vv_i64m2_tamu __riscv_vsra_vv_i64m2_mu
#define vsra_vx_i64m2_tamu __riscv_vsra_vx_i64m2_mu
#define vsra_vv_i64m4_tamu __riscv_vsra_vv_i64m4_mu
#define vsra_vx_i64m4_tamu __riscv_vsra_vx_i64m4_mu
#define vsra_vv_i64m8_tamu __riscv_vsra_vv_i64m8_mu
#define vsra_vx_i64m8_tamu __riscv_vsra_vx_i64m8_mu
#define vsll_vv_u8mf8_tamu __riscv_vsll_vv_u8mf8_mu
#define vsll_vx_u8mf8_tamu __riscv_vsll_vx_u8mf8_mu
#define vsll_vv_u8mf4_tamu __riscv_vsll_vv_u8mf4_mu
#define vsll_vx_u8mf4_tamu __riscv_vsll_vx_u8mf4_mu
#define vsll_vv_u8mf2_tamu __riscv_vsll_vv_u8mf2_mu
#define vsll_vx_u8mf2_tamu __riscv_vsll_vx_u8mf2_mu
#define vsll_vv_u8m1_tamu __riscv_vsll_vv_u8m1_mu
#define vsll_vx_u8m1_tamu __riscv_vsll_vx_u8m1_mu
#define vsll_vv_u8m2_tamu __riscv_vsll_vv_u8m2_mu
#define vsll_vx_u8m2_tamu __riscv_vsll_vx_u8m2_mu
#define vsll_vv_u8m4_tamu __riscv_vsll_vv_u8m4_mu
#define vsll_vx_u8m4_tamu __riscv_vsll_vx_u8m4_mu
#define vsll_vv_u8m8_tamu __riscv_vsll_vv_u8m8_mu
#define vsll_vx_u8m8_tamu __riscv_vsll_vx_u8m8_mu
#define vsll_vv_u16mf4_tamu __riscv_vsll_vv_u16mf4_mu
#define vsll_vx_u16mf4_tamu __riscv_vsll_vx_u16mf4_mu
#define vsll_vv_u16mf2_tamu __riscv_vsll_vv_u16mf2_mu
#define vsll_vx_u16mf2_tamu __riscv_vsll_vx_u16mf2_mu
#define vsll_vv_u16m1_tamu __riscv_vsll_vv_u16m1_mu
#define vsll_vx_u16m1_tamu __riscv_vsll_vx_u16m1_mu
#define vsll_vv_u16m2_tamu __riscv_vsll_vv_u16m2_mu
#define vsll_vx_u16m2_tamu __riscv_vsll_vx_u16m2_mu
#define vsll_vv_u16m4_tamu __riscv_vsll_vv_u16m4_mu
#define vsll_vx_u16m4_tamu __riscv_vsll_vx_u16m4_mu
#define vsll_vv_u16m8_tamu __riscv_vsll_vv_u16m8_mu
#define vsll_vx_u16m8_tamu __riscv_vsll_vx_u16m8_mu
#define vsll_vv_u32mf2_tamu __riscv_vsll_vv_u32mf2_mu
#define vsll_vx_u32mf2_tamu __riscv_vsll_vx_u32mf2_mu
#define vsll_vv_u32m1_tamu __riscv_vsll_vv_u32m1_mu
#define vsll_vx_u32m1_tamu __riscv_vsll_vx_u32m1_mu
#define vsll_vv_u32m2_tamu __riscv_vsll_vv_u32m2_mu
#define vsll_vx_u32m2_tamu __riscv_vsll_vx_u32m2_mu
#define vsll_vv_u32m4_tamu __riscv_vsll_vv_u32m4_mu
#define vsll_vx_u32m4_tamu __riscv_vsll_vx_u32m4_mu
#define vsll_vv_u32m8_tamu __riscv_vsll_vv_u32m8_mu
#define vsll_vx_u32m8_tamu __riscv_vsll_vx_u32m8_mu
#define vsll_vv_u64m1_tamu __riscv_vsll_vv_u64m1_mu
#define vsll_vx_u64m1_tamu __riscv_vsll_vx_u64m1_mu
#define vsll_vv_u64m2_tamu __riscv_vsll_vv_u64m2_mu
#define vsll_vx_u64m2_tamu __riscv_vsll_vx_u64m2_mu
#define vsll_vv_u64m4_tamu __riscv_vsll_vv_u64m4_mu
#define vsll_vx_u64m4_tamu __riscv_vsll_vx_u64m4_mu
#define vsll_vv_u64m8_tamu __riscv_vsll_vv_u64m8_mu
#define vsll_vx_u64m8_tamu __riscv_vsll_vx_u64m8_mu
#define vsrl_vv_u8mf8_tamu __riscv_vsrl_vv_u8mf8_mu
#define vsrl_vx_u8mf8_tamu __riscv_vsrl_vx_u8mf8_mu
#define vsrl_vv_u8mf4_tamu __riscv_vsrl_vv_u8mf4_mu
#define vsrl_vx_u8mf4_tamu __riscv_vsrl_vx_u8mf4_mu
#define vsrl_vv_u8mf2_tamu __riscv_vsrl_vv_u8mf2_mu
#define vsrl_vx_u8mf2_tamu __riscv_vsrl_vx_u8mf2_mu
#define vsrl_vv_u8m1_tamu __riscv_vsrl_vv_u8m1_mu
#define vsrl_vx_u8m1_tamu __riscv_vsrl_vx_u8m1_mu
#define vsrl_vv_u8m2_tamu __riscv_vsrl_vv_u8m2_mu
#define vsrl_vx_u8m2_tamu __riscv_vsrl_vx_u8m2_mu
#define vsrl_vv_u8m4_tamu __riscv_vsrl_vv_u8m4_mu
#define vsrl_vx_u8m4_tamu __riscv_vsrl_vx_u8m4_mu
#define vsrl_vv_u8m8_tamu __riscv_vsrl_vv_u8m8_mu
#define vsrl_vx_u8m8_tamu __riscv_vsrl_vx_u8m8_mu
#define vsrl_vv_u16mf4_tamu __riscv_vsrl_vv_u16mf4_mu
#define vsrl_vx_u16mf4_tamu __riscv_vsrl_vx_u16mf4_mu
#define vsrl_vv_u16mf2_tamu __riscv_vsrl_vv_u16mf2_mu
#define vsrl_vx_u16mf2_tamu __riscv_vsrl_vx_u16mf2_mu
#define vsrl_vv_u16m1_tamu __riscv_vsrl_vv_u16m1_mu
#define vsrl_vx_u16m1_tamu __riscv_vsrl_vx_u16m1_mu
#define vsrl_vv_u16m2_tamu __riscv_vsrl_vv_u16m2_mu
#define vsrl_vx_u16m2_tamu __riscv_vsrl_vx_u16m2_mu
#define vsrl_vv_u16m4_tamu __riscv_vsrl_vv_u16m4_mu
#define vsrl_vx_u16m4_tamu __riscv_vsrl_vx_u16m4_mu
#define vsrl_vv_u16m8_tamu __riscv_vsrl_vv_u16m8_mu
#define vsrl_vx_u16m8_tamu __riscv_vsrl_vx_u16m8_mu
#define vsrl_vv_u32mf2_tamu __riscv_vsrl_vv_u32mf2_mu
#define vsrl_vx_u32mf2_tamu __riscv_vsrl_vx_u32mf2_mu
#define vsrl_vv_u32m1_tamu __riscv_vsrl_vv_u32m1_mu
#define vsrl_vx_u32m1_tamu __riscv_vsrl_vx_u32m1_mu
#define vsrl_vv_u32m2_tamu __riscv_vsrl_vv_u32m2_mu
#define vsrl_vx_u32m2_tamu __riscv_vsrl_vx_u32m2_mu
#define vsrl_vv_u32m4_tamu __riscv_vsrl_vv_u32m4_mu
#define vsrl_vx_u32m4_tamu __riscv_vsrl_vx_u32m4_mu
#define vsrl_vv_u32m8_tamu __riscv_vsrl_vv_u32m8_mu
#define vsrl_vx_u32m8_tamu __riscv_vsrl_vx_u32m8_mu
#define vsrl_vv_u64m1_tamu __riscv_vsrl_vv_u64m1_mu
#define vsrl_vx_u64m1_tamu __riscv_vsrl_vx_u64m1_mu
#define vsrl_vv_u64m2_tamu __riscv_vsrl_vv_u64m2_mu
#define vsrl_vx_u64m2_tamu __riscv_vsrl_vx_u64m2_mu
#define vsrl_vv_u64m4_tamu __riscv_vsrl_vv_u64m4_mu
#define vsrl_vx_u64m4_tamu __riscv_vsrl_vx_u64m4_mu
#define vsrl_vv_u64m8_tamu __riscv_vsrl_vv_u64m8_mu
#define vsrl_vx_u64m8_tamu __riscv_vsrl_vx_u64m8_mu
#define vnsra_wv_i8mf8_tu __riscv_vnsra_wv_i8mf8_tu
#define vnsra_wx_i8mf8_tu __riscv_vnsra_wx_i8mf8_tu
#define vnsra_wv_i8mf4_tu __riscv_vnsra_wv_i8mf4_tu
#define vnsra_wx_i8mf4_tu __riscv_vnsra_wx_i8mf4_tu
#define vnsra_wv_i8mf2_tu __riscv_vnsra_wv_i8mf2_tu
#define vnsra_wx_i8mf2_tu __riscv_vnsra_wx_i8mf2_tu
#define vnsra_wv_i8m1_tu __riscv_vnsra_wv_i8m1_tu
#define vnsra_wx_i8m1_tu __riscv_vnsra_wx_i8m1_tu
#define vnsra_wv_i8m2_tu __riscv_vnsra_wv_i8m2_tu
#define vnsra_wx_i8m2_tu __riscv_vnsra_wx_i8m2_tu
#define vnsra_wv_i8m4_tu __riscv_vnsra_wv_i8m4_tu
#define vnsra_wx_i8m4_tu __riscv_vnsra_wx_i8m4_tu
#define vnsra_wv_i16mf4_tu __riscv_vnsra_wv_i16mf4_tu
#define vnsra_wx_i16mf4_tu __riscv_vnsra_wx_i16mf4_tu
#define vnsra_wv_i16mf2_tu __riscv_vnsra_wv_i16mf2_tu
#define vnsra_wx_i16mf2_tu __riscv_vnsra_wx_i16mf2_tu
#define vnsra_wv_i16m1_tu __riscv_vnsra_wv_i16m1_tu
#define vnsra_wx_i16m1_tu __riscv_vnsra_wx_i16m1_tu
#define vnsra_wv_i16m2_tu __riscv_vnsra_wv_i16m2_tu
#define vnsra_wx_i16m2_tu __riscv_vnsra_wx_i16m2_tu
#define vnsra_wv_i16m4_tu __riscv_vnsra_wv_i16m4_tu
#define vnsra_wx_i16m4_tu __riscv_vnsra_wx_i16m4_tu
#define vnsra_wv_i32mf2_tu __riscv_vnsra_wv_i32mf2_tu
#define vnsra_wx_i32mf2_tu __riscv_vnsra_wx_i32mf2_tu
#define vnsra_wv_i32m1_tu __riscv_vnsra_wv_i32m1_tu
#define vnsra_wx_i32m1_tu __riscv_vnsra_wx_i32m1_tu
#define vnsra_wv_i32m2_tu __riscv_vnsra_wv_i32m2_tu
#define vnsra_wx_i32m2_tu __riscv_vnsra_wx_i32m2_tu
#define vnsra_wv_i32m4_tu __riscv_vnsra_wv_i32m4_tu
#define vnsra_wx_i32m4_tu __riscv_vnsra_wx_i32m4_tu
#define vnsrl_wv_u8mf8_tu __riscv_vnsrl_wv_u8mf8_tu
#define vnsrl_wx_u8mf8_tu __riscv_vnsrl_wx_u8mf8_tu
#define vnsrl_wv_u8mf4_tu __riscv_vnsrl_wv_u8mf4_tu
#define vnsrl_wx_u8mf4_tu __riscv_vnsrl_wx_u8mf4_tu
#define vnsrl_wv_u8mf2_tu __riscv_vnsrl_wv_u8mf2_tu
#define vnsrl_wx_u8mf2_tu __riscv_vnsrl_wx_u8mf2_tu
#define vnsrl_wv_u8m1_tu __riscv_vnsrl_wv_u8m1_tu
#define vnsrl_wx_u8m1_tu __riscv_vnsrl_wx_u8m1_tu
#define vnsrl_wv_u8m2_tu __riscv_vnsrl_wv_u8m2_tu
#define vnsrl_wx_u8m2_tu __riscv_vnsrl_wx_u8m2_tu
#define vnsrl_wv_u8m4_tu __riscv_vnsrl_wv_u8m4_tu
#define vnsrl_wx_u8m4_tu __riscv_vnsrl_wx_u8m4_tu
#define vnsrl_wv_u16mf4_tu __riscv_vnsrl_wv_u16mf4_tu
#define vnsrl_wx_u16mf4_tu __riscv_vnsrl_wx_u16mf4_tu
#define vnsrl_wv_u16mf2_tu __riscv_vnsrl_wv_u16mf2_tu
#define vnsrl_wx_u16mf2_tu __riscv_vnsrl_wx_u16mf2_tu
#define vnsrl_wv_u16m1_tu __riscv_vnsrl_wv_u16m1_tu
#define vnsrl_wx_u16m1_tu __riscv_vnsrl_wx_u16m1_tu
#define vnsrl_wv_u16m2_tu __riscv_vnsrl_wv_u16m2_tu
#define vnsrl_wx_u16m2_tu __riscv_vnsrl_wx_u16m2_tu
#define vnsrl_wv_u16m4_tu __riscv_vnsrl_wv_u16m4_tu
#define vnsrl_wx_u16m4_tu __riscv_vnsrl_wx_u16m4_tu
#define vnsrl_wv_u32mf2_tu __riscv_vnsrl_wv_u32mf2_tu
#define vnsrl_wx_u32mf2_tu __riscv_vnsrl_wx_u32mf2_tu
#define vnsrl_wv_u32m1_tu __riscv_vnsrl_wv_u32m1_tu
#define vnsrl_wx_u32m1_tu __riscv_vnsrl_wx_u32m1_tu
#define vnsrl_wv_u32m2_tu __riscv_vnsrl_wv_u32m2_tu
#define vnsrl_wx_u32m2_tu __riscv_vnsrl_wx_u32m2_tu
#define vnsrl_wv_u32m4_tu __riscv_vnsrl_wv_u32m4_tu
#define vnsrl_wx_u32m4_tu __riscv_vnsrl_wx_u32m4_tu
#define vnsra_wv_i8mf8_ta __riscv_vnsra_wv_i8mf8
#define vnsra_wx_i8mf8_ta __riscv_vnsra_wx_i8mf8
#define vnsra_wv_i8mf4_ta __riscv_vnsra_wv_i8mf4
#define vnsra_wx_i8mf4_ta __riscv_vnsra_wx_i8mf4
#define vnsra_wv_i8mf2_ta __riscv_vnsra_wv_i8mf2
#define vnsra_wx_i8mf2_ta __riscv_vnsra_wx_i8mf2
#define vnsra_wv_i8m1_ta __riscv_vnsra_wv_i8m1
#define vnsra_wx_i8m1_ta __riscv_vnsra_wx_i8m1
#define vnsra_wv_i8m2_ta __riscv_vnsra_wv_i8m2
#define vnsra_wx_i8m2_ta __riscv_vnsra_wx_i8m2
#define vnsra_wv_i8m4_ta __riscv_vnsra_wv_i8m4
#define vnsra_wx_i8m4_ta __riscv_vnsra_wx_i8m4
#define vnsra_wv_i16mf4_ta __riscv_vnsra_wv_i16mf4
#define vnsra_wx_i16mf4_ta __riscv_vnsra_wx_i16mf4
#define vnsra_wv_i16mf2_ta __riscv_vnsra_wv_i16mf2
#define vnsra_wx_i16mf2_ta __riscv_vnsra_wx_i16mf2
#define vnsra_wv_i16m1_ta __riscv_vnsra_wv_i16m1
#define vnsra_wx_i16m1_ta __riscv_vnsra_wx_i16m1
#define vnsra_wv_i16m2_ta __riscv_vnsra_wv_i16m2
#define vnsra_wx_i16m2_ta __riscv_vnsra_wx_i16m2
#define vnsra_wv_i16m4_ta __riscv_vnsra_wv_i16m4
#define vnsra_wx_i16m4_ta __riscv_vnsra_wx_i16m4
#define vnsra_wv_i32mf2_ta __riscv_vnsra_wv_i32mf2
#define vnsra_wx_i32mf2_ta __riscv_vnsra_wx_i32mf2
#define vnsra_wv_i32m1_ta __riscv_vnsra_wv_i32m1
#define vnsra_wx_i32m1_ta __riscv_vnsra_wx_i32m1
#define vnsra_wv_i32m2_ta __riscv_vnsra_wv_i32m2
#define vnsra_wx_i32m2_ta __riscv_vnsra_wx_i32m2
#define vnsra_wv_i32m4_ta __riscv_vnsra_wv_i32m4
#define vnsra_wx_i32m4_ta __riscv_vnsra_wx_i32m4
#define vnsrl_wv_u8mf8_ta __riscv_vnsrl_wv_u8mf8
#define vnsrl_wx_u8mf8_ta __riscv_vnsrl_wx_u8mf8
#define vnsrl_wv_u8mf4_ta __riscv_vnsrl_wv_u8mf4
#define vnsrl_wx_u8mf4_ta __riscv_vnsrl_wx_u8mf4
#define vnsrl_wv_u8mf2_ta __riscv_vnsrl_wv_u8mf2
#define vnsrl_wx_u8mf2_ta __riscv_vnsrl_wx_u8mf2
#define vnsrl_wv_u8m1_ta __riscv_vnsrl_wv_u8m1
#define vnsrl_wx_u8m1_ta __riscv_vnsrl_wx_u8m1
#define vnsrl_wv_u8m2_ta __riscv_vnsrl_wv_u8m2
#define vnsrl_wx_u8m2_ta __riscv_vnsrl_wx_u8m2
#define vnsrl_wv_u8m4_ta __riscv_vnsrl_wv_u8m4
#define vnsrl_wx_u8m4_ta __riscv_vnsrl_wx_u8m4
#define vnsrl_wv_u16mf4_ta __riscv_vnsrl_wv_u16mf4
#define vnsrl_wx_u16mf4_ta __riscv_vnsrl_wx_u16mf4
#define vnsrl_wv_u16mf2_ta __riscv_vnsrl_wv_u16mf2
#define vnsrl_wx_u16mf2_ta __riscv_vnsrl_wx_u16mf2
#define vnsrl_wv_u16m1_ta __riscv_vnsrl_wv_u16m1
#define vnsrl_wx_u16m1_ta __riscv_vnsrl_wx_u16m1
#define vnsrl_wv_u16m2_ta __riscv_vnsrl_wv_u16m2
#define vnsrl_wx_u16m2_ta __riscv_vnsrl_wx_u16m2
#define vnsrl_wv_u16m4_ta __riscv_vnsrl_wv_u16m4
#define vnsrl_wx_u16m4_ta __riscv_vnsrl_wx_u16m4
#define vnsrl_wv_u32mf2_ta __riscv_vnsrl_wv_u32mf2
#define vnsrl_wx_u32mf2_ta __riscv_vnsrl_wx_u32mf2
#define vnsrl_wv_u32m1_ta __riscv_vnsrl_wv_u32m1
#define vnsrl_wx_u32m1_ta __riscv_vnsrl_wx_u32m1
#define vnsrl_wv_u32m2_ta __riscv_vnsrl_wv_u32m2
#define vnsrl_wx_u32m2_ta __riscv_vnsrl_wx_u32m2
#define vnsrl_wv_u32m4_ta __riscv_vnsrl_wv_u32m4
#define vnsrl_wx_u32m4_ta __riscv_vnsrl_wx_u32m4
// masked functions
#define vnsra_wv_i8mf8_tuma __riscv_vnsra_wv_i8mf8_tum
#define vnsra_wx_i8mf8_tuma __riscv_vnsra_wx_i8mf8_tum
#define vnsra_wv_i8mf4_tuma __riscv_vnsra_wv_i8mf4_tum
#define vnsra_wx_i8mf4_tuma __riscv_vnsra_wx_i8mf4_tum
#define vnsra_wv_i8mf2_tuma __riscv_vnsra_wv_i8mf2_tum
#define vnsra_wx_i8mf2_tuma __riscv_vnsra_wx_i8mf2_tum
#define vnsra_wv_i8m1_tuma __riscv_vnsra_wv_i8m1_tum
#define vnsra_wx_i8m1_tuma __riscv_vnsra_wx_i8m1_tum
#define vnsra_wv_i8m2_tuma __riscv_vnsra_wv_i8m2_tum
#define vnsra_wx_i8m2_tuma __riscv_vnsra_wx_i8m2_tum
#define vnsra_wv_i8m4_tuma __riscv_vnsra_wv_i8m4_tum
#define vnsra_wx_i8m4_tuma __riscv_vnsra_wx_i8m4_tum
#define vnsra_wv_i16mf4_tuma __riscv_vnsra_wv_i16mf4_tum
#define vnsra_wx_i16mf4_tuma __riscv_vnsra_wx_i16mf4_tum
#define vnsra_wv_i16mf2_tuma __riscv_vnsra_wv_i16mf2_tum
#define vnsra_wx_i16mf2_tuma __riscv_vnsra_wx_i16mf2_tum
#define vnsra_wv_i16m1_tuma __riscv_vnsra_wv_i16m1_tum
#define vnsra_wx_i16m1_tuma __riscv_vnsra_wx_i16m1_tum
#define vnsra_wv_i16m2_tuma __riscv_vnsra_wv_i16m2_tum
#define vnsra_wx_i16m2_tuma __riscv_vnsra_wx_i16m2_tum
#define vnsra_wv_i16m4_tuma __riscv_vnsra_wv_i16m4_tum
#define vnsra_wx_i16m4_tuma __riscv_vnsra_wx_i16m4_tum
#define vnsra_wv_i32mf2_tuma __riscv_vnsra_wv_i32mf2_tum
#define vnsra_wx_i32mf2_tuma __riscv_vnsra_wx_i32mf2_tum
#define vnsra_wv_i32m1_tuma __riscv_vnsra_wv_i32m1_tum
#define vnsra_wx_i32m1_tuma __riscv_vnsra_wx_i32m1_tum
#define vnsra_wv_i32m2_tuma __riscv_vnsra_wv_i32m2_tum
#define vnsra_wx_i32m2_tuma __riscv_vnsra_wx_i32m2_tum
#define vnsra_wv_i32m4_tuma __riscv_vnsra_wv_i32m4_tum
#define vnsra_wx_i32m4_tuma __riscv_vnsra_wx_i32m4_tum
#define vnsrl_wv_u8mf8_tuma __riscv_vnsrl_wv_u8mf8_tum
#define vnsrl_wx_u8mf8_tuma __riscv_vnsrl_wx_u8mf8_tum
#define vnsrl_wv_u8mf4_tuma __riscv_vnsrl_wv_u8mf4_tum
#define vnsrl_wx_u8mf4_tuma __riscv_vnsrl_wx_u8mf4_tum
#define vnsrl_wv_u8mf2_tuma __riscv_vnsrl_wv_u8mf2_tum
#define vnsrl_wx_u8mf2_tuma __riscv_vnsrl_wx_u8mf2_tum
#define vnsrl_wv_u8m1_tuma __riscv_vnsrl_wv_u8m1_tum
#define vnsrl_wx_u8m1_tuma __riscv_vnsrl_wx_u8m1_tum
#define vnsrl_wv_u8m2_tuma __riscv_vnsrl_wv_u8m2_tum
#define vnsrl_wx_u8m2_tuma __riscv_vnsrl_wx_u8m2_tum
#define vnsrl_wv_u8m4_tuma __riscv_vnsrl_wv_u8m4_tum
#define vnsrl_wx_u8m4_tuma __riscv_vnsrl_wx_u8m4_tum
#define vnsrl_wv_u16mf4_tuma __riscv_vnsrl_wv_u16mf4_tum
#define vnsrl_wx_u16mf4_tuma __riscv_vnsrl_wx_u16mf4_tum
#define vnsrl_wv_u16mf2_tuma __riscv_vnsrl_wv_u16mf2_tum
#define vnsrl_wx_u16mf2_tuma __riscv_vnsrl_wx_u16mf2_tum
#define vnsrl_wv_u16m1_tuma __riscv_vnsrl_wv_u16m1_tum
#define vnsrl_wx_u16m1_tuma __riscv_vnsrl_wx_u16m1_tum
#define vnsrl_wv_u16m2_tuma __riscv_vnsrl_wv_u16m2_tum
#define vnsrl_wx_u16m2_tuma __riscv_vnsrl_wx_u16m2_tum
#define vnsrl_wv_u16m4_tuma __riscv_vnsrl_wv_u16m4_tum
#define vnsrl_wx_u16m4_tuma __riscv_vnsrl_wx_u16m4_tum
#define vnsrl_wv_u32mf2_tuma __riscv_vnsrl_wv_u32mf2_tum
#define vnsrl_wx_u32mf2_tuma __riscv_vnsrl_wx_u32mf2_tum
#define vnsrl_wv_u32m1_tuma __riscv_vnsrl_wv_u32m1_tum
#define vnsrl_wx_u32m1_tuma __riscv_vnsrl_wx_u32m1_tum
#define vnsrl_wv_u32m2_tuma __riscv_vnsrl_wv_u32m2_tum
#define vnsrl_wx_u32m2_tuma __riscv_vnsrl_wx_u32m2_tum
#define vnsrl_wv_u32m4_tuma __riscv_vnsrl_wv_u32m4_tum
#define vnsrl_wx_u32m4_tuma __riscv_vnsrl_wx_u32m4_tum
// masked functions
#define vnsra_wv_i8mf8_tumu __riscv_vnsra_wv_i8mf8_tumu
#define vnsra_wx_i8mf8_tumu __riscv_vnsra_wx_i8mf8_tumu
#define vnsra_wv_i8mf4_tumu __riscv_vnsra_wv_i8mf4_tumu
#define vnsra_wx_i8mf4_tumu __riscv_vnsra_wx_i8mf4_tumu
#define vnsra_wv_i8mf2_tumu __riscv_vnsra_wv_i8mf2_tumu
#define vnsra_wx_i8mf2_tumu __riscv_vnsra_wx_i8mf2_tumu
#define vnsra_wv_i8m1_tumu __riscv_vnsra_wv_i8m1_tumu
#define vnsra_wx_i8m1_tumu __riscv_vnsra_wx_i8m1_tumu
#define vnsra_wv_i8m2_tumu __riscv_vnsra_wv_i8m2_tumu
#define vnsra_wx_i8m2_tumu __riscv_vnsra_wx_i8m2_tumu
#define vnsra_wv_i8m4_tumu __riscv_vnsra_wv_i8m4_tumu
#define vnsra_wx_i8m4_tumu __riscv_vnsra_wx_i8m4_tumu
#define vnsra_wv_i16mf4_tumu __riscv_vnsra_wv_i16mf4_tumu
#define vnsra_wx_i16mf4_tumu __riscv_vnsra_wx_i16mf4_tumu
#define vnsra_wv_i16mf2_tumu __riscv_vnsra_wv_i16mf2_tumu
#define vnsra_wx_i16mf2_tumu __riscv_vnsra_wx_i16mf2_tumu
#define vnsra_wv_i16m1_tumu __riscv_vnsra_wv_i16m1_tumu
#define vnsra_wx_i16m1_tumu __riscv_vnsra_wx_i16m1_tumu
#define vnsra_wv_i16m2_tumu __riscv_vnsra_wv_i16m2_tumu
#define vnsra_wx_i16m2_tumu __riscv_vnsra_wx_i16m2_tumu
#define vnsra_wv_i16m4_tumu __riscv_vnsra_wv_i16m4_tumu
#define vnsra_wx_i16m4_tumu __riscv_vnsra_wx_i16m4_tumu
#define vnsra_wv_i32mf2_tumu __riscv_vnsra_wv_i32mf2_tumu
#define vnsra_wx_i32mf2_tumu __riscv_vnsra_wx_i32mf2_tumu
#define vnsra_wv_i32m1_tumu __riscv_vnsra_wv_i32m1_tumu
#define vnsra_wx_i32m1_tumu __riscv_vnsra_wx_i32m1_tumu
#define vnsra_wv_i32m2_tumu __riscv_vnsra_wv_i32m2_tumu
#define vnsra_wx_i32m2_tumu __riscv_vnsra_wx_i32m2_tumu
#define vnsra_wv_i32m4_tumu __riscv_vnsra_wv_i32m4_tumu
#define vnsra_wx_i32m4_tumu __riscv_vnsra_wx_i32m4_tumu
#define vnsrl_wv_u8mf8_tumu __riscv_vnsrl_wv_u8mf8_tumu
#define vnsrl_wx_u8mf8_tumu __riscv_vnsrl_wx_u8mf8_tumu
#define vnsrl_wv_u8mf4_tumu __riscv_vnsrl_wv_u8mf4_tumu
#define vnsrl_wx_u8mf4_tumu __riscv_vnsrl_wx_u8mf4_tumu
#define vnsrl_wv_u8mf2_tumu __riscv_vnsrl_wv_u8mf2_tumu
#define vnsrl_wx_u8mf2_tumu __riscv_vnsrl_wx_u8mf2_tumu
#define vnsrl_wv_u8m1_tumu __riscv_vnsrl_wv_u8m1_tumu
#define vnsrl_wx_u8m1_tumu __riscv_vnsrl_wx_u8m1_tumu
#define vnsrl_wv_u8m2_tumu __riscv_vnsrl_wv_u8m2_tumu
#define vnsrl_wx_u8m2_tumu __riscv_vnsrl_wx_u8m2_tumu
#define vnsrl_wv_u8m4_tumu __riscv_vnsrl_wv_u8m4_tumu
#define vnsrl_wx_u8m4_tumu __riscv_vnsrl_wx_u8m4_tumu
#define vnsrl_wv_u16mf4_tumu __riscv_vnsrl_wv_u16mf4_tumu
#define vnsrl_wx_u16mf4_tumu __riscv_vnsrl_wx_u16mf4_tumu
#define vnsrl_wv_u16mf2_tumu __riscv_vnsrl_wv_u16mf2_tumu
#define vnsrl_wx_u16mf2_tumu __riscv_vnsrl_wx_u16mf2_tumu
#define vnsrl_wv_u16m1_tumu __riscv_vnsrl_wv_u16m1_tumu
#define vnsrl_wx_u16m1_tumu __riscv_vnsrl_wx_u16m1_tumu
#define vnsrl_wv_u16m2_tumu __riscv_vnsrl_wv_u16m2_tumu
#define vnsrl_wx_u16m2_tumu __riscv_vnsrl_wx_u16m2_tumu
#define vnsrl_wv_u16m4_tumu __riscv_vnsrl_wv_u16m4_tumu
#define vnsrl_wx_u16m4_tumu __riscv_vnsrl_wx_u16m4_tumu
#define vnsrl_wv_u32mf2_tumu __riscv_vnsrl_wv_u32mf2_tumu
#define vnsrl_wx_u32mf2_tumu __riscv_vnsrl_wx_u32mf2_tumu
#define vnsrl_wv_u32m1_tumu __riscv_vnsrl_wv_u32m1_tumu
#define vnsrl_wx_u32m1_tumu __riscv_vnsrl_wx_u32m1_tumu
#define vnsrl_wv_u32m2_tumu __riscv_vnsrl_wv_u32m2_tumu
#define vnsrl_wx_u32m2_tumu __riscv_vnsrl_wx_u32m2_tumu
#define vnsrl_wv_u32m4_tumu __riscv_vnsrl_wv_u32m4_tumu
#define vnsrl_wx_u32m4_tumu __riscv_vnsrl_wx_u32m4_tumu
// masked functions
#define vnsra_wv_i8mf8_tama __riscv_vnsra_wv_i8mf8_m
#define vnsra_wx_i8mf8_tama __riscv_vnsra_wx_i8mf8_m
#define vnsra_wv_i8mf4_tama __riscv_vnsra_wv_i8mf4_m
#define vnsra_wx_i8mf4_tama __riscv_vnsra_wx_i8mf4_m
#define vnsra_wv_i8mf2_tama __riscv_vnsra_wv_i8mf2_m
#define vnsra_wx_i8mf2_tama __riscv_vnsra_wx_i8mf2_m
#define vnsra_wv_i8m1_tama __riscv_vnsra_wv_i8m1_m
#define vnsra_wx_i8m1_tama __riscv_vnsra_wx_i8m1_m
#define vnsra_wv_i8m2_tama __riscv_vnsra_wv_i8m2_m
#define vnsra_wx_i8m2_tama __riscv_vnsra_wx_i8m2_m
#define vnsra_wv_i8m4_tama __riscv_vnsra_wv_i8m4_m
#define vnsra_wx_i8m4_tama __riscv_vnsra_wx_i8m4_m
#define vnsra_wv_i16mf4_tama __riscv_vnsra_wv_i16mf4_m
#define vnsra_wx_i16mf4_tama __riscv_vnsra_wx_i16mf4_m
#define vnsra_wv_i16mf2_tama __riscv_vnsra_wv_i16mf2_m
#define vnsra_wx_i16mf2_tama __riscv_vnsra_wx_i16mf2_m
#define vnsra_wv_i16m1_tama __riscv_vnsra_wv_i16m1_m
#define vnsra_wx_i16m1_tama __riscv_vnsra_wx_i16m1_m
#define vnsra_wv_i16m2_tama __riscv_vnsra_wv_i16m2_m
#define vnsra_wx_i16m2_tama __riscv_vnsra_wx_i16m2_m
#define vnsra_wv_i16m4_tama __riscv_vnsra_wv_i16m4_m
#define vnsra_wx_i16m4_tama __riscv_vnsra_wx_i16m4_m
#define vnsra_wv_i32mf2_tama __riscv_vnsra_wv_i32mf2_m
#define vnsra_wx_i32mf2_tama __riscv_vnsra_wx_i32mf2_m
#define vnsra_wv_i32m1_tama __riscv_vnsra_wv_i32m1_m
#define vnsra_wx_i32m1_tama __riscv_vnsra_wx_i32m1_m
#define vnsra_wv_i32m2_tama __riscv_vnsra_wv_i32m2_m
#define vnsra_wx_i32m2_tama __riscv_vnsra_wx_i32m2_m
#define vnsra_wv_i32m4_tama __riscv_vnsra_wv_i32m4_m
#define vnsra_wx_i32m4_tama __riscv_vnsra_wx_i32m4_m
#define vnsrl_wv_u8mf8_tama __riscv_vnsrl_wv_u8mf8_m
#define vnsrl_wx_u8mf8_tama __riscv_vnsrl_wx_u8mf8_m
#define vnsrl_wv_u8mf4_tama __riscv_vnsrl_wv_u8mf4_m
#define vnsrl_wx_u8mf4_tama __riscv_vnsrl_wx_u8mf4_m
#define vnsrl_wv_u8mf2_tama __riscv_vnsrl_wv_u8mf2_m
#define vnsrl_wx_u8mf2_tama __riscv_vnsrl_wx_u8mf2_m
#define vnsrl_wv_u8m1_tama __riscv_vnsrl_wv_u8m1_m
#define vnsrl_wx_u8m1_tama __riscv_vnsrl_wx_u8m1_m
#define vnsrl_wv_u8m2_tama __riscv_vnsrl_wv_u8m2_m
#define vnsrl_wx_u8m2_tama __riscv_vnsrl_wx_u8m2_m
#define vnsrl_wv_u8m4_tama __riscv_vnsrl_wv_u8m4_m
#define vnsrl_wx_u8m4_tama __riscv_vnsrl_wx_u8m4_m
#define vnsrl_wv_u16mf4_tama __riscv_vnsrl_wv_u16mf4_m
#define vnsrl_wx_u16mf4_tama __riscv_vnsrl_wx_u16mf4_m
#define vnsrl_wv_u16mf2_tama __riscv_vnsrl_wv_u16mf2_m
#define vnsrl_wx_u16mf2_tama __riscv_vnsrl_wx_u16mf2_m
#define vnsrl_wv_u16m1_tama __riscv_vnsrl_wv_u16m1_m
#define vnsrl_wx_u16m1_tama __riscv_vnsrl_wx_u16m1_m
#define vnsrl_wv_u16m2_tama __riscv_vnsrl_wv_u16m2_m
#define vnsrl_wx_u16m2_tama __riscv_vnsrl_wx_u16m2_m
#define vnsrl_wv_u16m4_tama __riscv_vnsrl_wv_u16m4_m
#define vnsrl_wx_u16m4_tama __riscv_vnsrl_wx_u16m4_m
#define vnsrl_wv_u32mf2_tama __riscv_vnsrl_wv_u32mf2_m
#define vnsrl_wx_u32mf2_tama __riscv_vnsrl_wx_u32mf2_m
#define vnsrl_wv_u32m1_tama __riscv_vnsrl_wv_u32m1_m
#define vnsrl_wx_u32m1_tama __riscv_vnsrl_wx_u32m1_m
#define vnsrl_wv_u32m2_tama __riscv_vnsrl_wv_u32m2_m
#define vnsrl_wx_u32m2_tama __riscv_vnsrl_wx_u32m2_m
#define vnsrl_wv_u32m4_tama __riscv_vnsrl_wv_u32m4_m
#define vnsrl_wx_u32m4_tama __riscv_vnsrl_wx_u32m4_m
// masked functions
#define vnsra_wv_i8mf8_tamu __riscv_vnsra_wv_i8mf8_mu
#define vnsra_wx_i8mf8_tamu __riscv_vnsra_wx_i8mf8_mu
#define vnsra_wv_i8mf4_tamu __riscv_vnsra_wv_i8mf4_mu
#define vnsra_wx_i8mf4_tamu __riscv_vnsra_wx_i8mf4_mu
#define vnsra_wv_i8mf2_tamu __riscv_vnsra_wv_i8mf2_mu
#define vnsra_wx_i8mf2_tamu __riscv_vnsra_wx_i8mf2_mu
#define vnsra_wv_i8m1_tamu __riscv_vnsra_wv_i8m1_mu
#define vnsra_wx_i8m1_tamu __riscv_vnsra_wx_i8m1_mu
#define vnsra_wv_i8m2_tamu __riscv_vnsra_wv_i8m2_mu
#define vnsra_wx_i8m2_tamu __riscv_vnsra_wx_i8m2_mu
#define vnsra_wv_i8m4_tamu __riscv_vnsra_wv_i8m4_mu
#define vnsra_wx_i8m4_tamu __riscv_vnsra_wx_i8m4_mu
#define vnsra_wv_i16mf4_tamu __riscv_vnsra_wv_i16mf4_mu
#define vnsra_wx_i16mf4_tamu __riscv_vnsra_wx_i16mf4_mu
#define vnsra_wv_i16mf2_tamu __riscv_vnsra_wv_i16mf2_mu
#define vnsra_wx_i16mf2_tamu __riscv_vnsra_wx_i16mf2_mu
#define vnsra_wv_i16m1_tamu __riscv_vnsra_wv_i16m1_mu
#define vnsra_wx_i16m1_tamu __riscv_vnsra_wx_i16m1_mu
#define vnsra_wv_i16m2_tamu __riscv_vnsra_wv_i16m2_mu
#define vnsra_wx_i16m2_tamu __riscv_vnsra_wx_i16m2_mu
#define vnsra_wv_i16m4_tamu __riscv_vnsra_wv_i16m4_mu
#define vnsra_wx_i16m4_tamu __riscv_vnsra_wx_i16m4_mu
#define vnsra_wv_i32mf2_tamu __riscv_vnsra_wv_i32mf2_mu
#define vnsra_wx_i32mf2_tamu __riscv_vnsra_wx_i32mf2_mu
#define vnsra_wv_i32m1_tamu __riscv_vnsra_wv_i32m1_mu
#define vnsra_wx_i32m1_tamu __riscv_vnsra_wx_i32m1_mu
#define vnsra_wv_i32m2_tamu __riscv_vnsra_wv_i32m2_mu
#define vnsra_wx_i32m2_tamu __riscv_vnsra_wx_i32m2_mu
#define vnsra_wv_i32m4_tamu __riscv_vnsra_wv_i32m4_mu
#define vnsra_wx_i32m4_tamu __riscv_vnsra_wx_i32m4_mu
#define vnsrl_wv_u8mf8_tamu __riscv_vnsrl_wv_u8mf8_mu
#define vnsrl_wx_u8mf8_tamu __riscv_vnsrl_wx_u8mf8_mu
#define vnsrl_wv_u8mf4_tamu __riscv_vnsrl_wv_u8mf4_mu
#define vnsrl_wx_u8mf4_tamu __riscv_vnsrl_wx_u8mf4_mu
#define vnsrl_wv_u8mf2_tamu __riscv_vnsrl_wv_u8mf2_mu
#define vnsrl_wx_u8mf2_tamu __riscv_vnsrl_wx_u8mf2_mu
#define vnsrl_wv_u8m1_tamu __riscv_vnsrl_wv_u8m1_mu
#define vnsrl_wx_u8m1_tamu __riscv_vnsrl_wx_u8m1_mu
#define vnsrl_wv_u8m2_tamu __riscv_vnsrl_wv_u8m2_mu
#define vnsrl_wx_u8m2_tamu __riscv_vnsrl_wx_u8m2_mu
#define vnsrl_wv_u8m4_tamu __riscv_vnsrl_wv_u8m4_mu
#define vnsrl_wx_u8m4_tamu __riscv_vnsrl_wx_u8m4_mu
#define vnsrl_wv_u16mf4_tamu __riscv_vnsrl_wv_u16mf4_mu
#define vnsrl_wx_u16mf4_tamu __riscv_vnsrl_wx_u16mf4_mu
#define vnsrl_wv_u16mf2_tamu __riscv_vnsrl_wv_u16mf2_mu
#define vnsrl_wx_u16mf2_tamu __riscv_vnsrl_wx_u16mf2_mu
#define vnsrl_wv_u16m1_tamu __riscv_vnsrl_wv_u16m1_mu
#define vnsrl_wx_u16m1_tamu __riscv_vnsrl_wx_u16m1_mu
#define vnsrl_wv_u16m2_tamu __riscv_vnsrl_wv_u16m2_mu
#define vnsrl_wx_u16m2_tamu __riscv_vnsrl_wx_u16m2_mu
#define vnsrl_wv_u16m4_tamu __riscv_vnsrl_wv_u16m4_mu
#define vnsrl_wx_u16m4_tamu __riscv_vnsrl_wx_u16m4_mu
#define vnsrl_wv_u32mf2_tamu __riscv_vnsrl_wv_u32mf2_mu
#define vnsrl_wx_u32mf2_tamu __riscv_vnsrl_wx_u32mf2_mu
#define vnsrl_wv_u32m1_tamu __riscv_vnsrl_wv_u32m1_mu
#define vnsrl_wx_u32m1_tamu __riscv_vnsrl_wx_u32m1_mu
#define vnsrl_wv_u32m2_tamu __riscv_vnsrl_wv_u32m2_mu
#define vnsrl_wx_u32m2_tamu __riscv_vnsrl_wx_u32m2_mu
#define vnsrl_wv_u32m4_tamu __riscv_vnsrl_wv_u32m4_mu
#define vnsrl_wx_u32m4_tamu __riscv_vnsrl_wx_u32m4_mu
// masked functions
#define vmseq_vv_i8mf8_b64_ma __riscv_vmseq_vv_i8mf8_b64_m
#define vmseq_vx_i8mf8_b64_ma __riscv_vmseq_vx_i8mf8_b64_m
#define vmseq_vv_i8mf4_b32_ma __riscv_vmseq_vv_i8mf4_b32_m
#define vmseq_vx_i8mf4_b32_ma __riscv_vmseq_vx_i8mf4_b32_m
#define vmseq_vv_i8mf2_b16_ma __riscv_vmseq_vv_i8mf2_b16_m
#define vmseq_vx_i8mf2_b16_ma __riscv_vmseq_vx_i8mf2_b16_m
#define vmseq_vv_i8m1_b8_ma __riscv_vmseq_vv_i8m1_b8_m
#define vmseq_vx_i8m1_b8_ma __riscv_vmseq_vx_i8m1_b8_m
#define vmseq_vv_i8m2_b4_ma __riscv_vmseq_vv_i8m2_b4_m
#define vmseq_vx_i8m2_b4_ma __riscv_vmseq_vx_i8m2_b4_m
#define vmseq_vv_i8m4_b2_ma __riscv_vmseq_vv_i8m4_b2_m
#define vmseq_vx_i8m4_b2_ma __riscv_vmseq_vx_i8m4_b2_m
#define vmseq_vv_i8m8_b1_ma __riscv_vmseq_vv_i8m8_b1_m
#define vmseq_vx_i8m8_b1_ma __riscv_vmseq_vx_i8m8_b1_m
#define vmseq_vv_i16mf4_b64_ma __riscv_vmseq_vv_i16mf4_b64_m
#define vmseq_vx_i16mf4_b64_ma __riscv_vmseq_vx_i16mf4_b64_m
#define vmseq_vv_i16mf2_b32_ma __riscv_vmseq_vv_i16mf2_b32_m
#define vmseq_vx_i16mf2_b32_ma __riscv_vmseq_vx_i16mf2_b32_m
#define vmseq_vv_i16m1_b16_ma __riscv_vmseq_vv_i16m1_b16_m
#define vmseq_vx_i16m1_b16_ma __riscv_vmseq_vx_i16m1_b16_m
#define vmseq_vv_i16m2_b8_ma __riscv_vmseq_vv_i16m2_b8_m
#define vmseq_vx_i16m2_b8_ma __riscv_vmseq_vx_i16m2_b8_m
#define vmseq_vv_i16m4_b4_ma __riscv_vmseq_vv_i16m4_b4_m
#define vmseq_vx_i16m4_b4_ma __riscv_vmseq_vx_i16m4_b4_m
#define vmseq_vv_i16m8_b2_ma __riscv_vmseq_vv_i16m8_b2_m
#define vmseq_vx_i16m8_b2_ma __riscv_vmseq_vx_i16m8_b2_m
#define vmseq_vv_i32mf2_b64_ma __riscv_vmseq_vv_i32mf2_b64_m
#define vmseq_vx_i32mf2_b64_ma __riscv_vmseq_vx_i32mf2_b64_m
#define vmseq_vv_i32m1_b32_ma __riscv_vmseq_vv_i32m1_b32_m
#define vmseq_vx_i32m1_b32_ma __riscv_vmseq_vx_i32m1_b32_m
#define vmseq_vv_i32m2_b16_ma __riscv_vmseq_vv_i32m2_b16_m
#define vmseq_vx_i32m2_b16_ma __riscv_vmseq_vx_i32m2_b16_m
#define vmseq_vv_i32m4_b8_ma __riscv_vmseq_vv_i32m4_b8_m
#define vmseq_vx_i32m4_b8_ma __riscv_vmseq_vx_i32m4_b8_m
#define vmseq_vv_i32m8_b4_ma __riscv_vmseq_vv_i32m8_b4_m
#define vmseq_vx_i32m8_b4_ma __riscv_vmseq_vx_i32m8_b4_m
#define vmseq_vv_i64m1_b64_ma __riscv_vmseq_vv_i64m1_b64_m
#define vmseq_vx_i64m1_b64_ma __riscv_vmseq_vx_i64m1_b64_m
#define vmseq_vv_i64m2_b32_ma __riscv_vmseq_vv_i64m2_b32_m
#define vmseq_vx_i64m2_b32_ma __riscv_vmseq_vx_i64m2_b32_m
#define vmseq_vv_i64m4_b16_ma __riscv_vmseq_vv_i64m4_b16_m
#define vmseq_vx_i64m4_b16_ma __riscv_vmseq_vx_i64m4_b16_m
#define vmseq_vv_i64m8_b8_ma __riscv_vmseq_vv_i64m8_b8_m
#define vmseq_vx_i64m8_b8_ma __riscv_vmseq_vx_i64m8_b8_m
#define vmsne_vv_i8mf8_b64_ma __riscv_vmsne_vv_i8mf8_b64_m
#define vmsne_vx_i8mf8_b64_ma __riscv_vmsne_vx_i8mf8_b64_m
#define vmsne_vv_i8mf4_b32_ma __riscv_vmsne_vv_i8mf4_b32_m
#define vmsne_vx_i8mf4_b32_ma __riscv_vmsne_vx_i8mf4_b32_m
#define vmsne_vv_i8mf2_b16_ma __riscv_vmsne_vv_i8mf2_b16_m
#define vmsne_vx_i8mf2_b16_ma __riscv_vmsne_vx_i8mf2_b16_m
#define vmsne_vv_i8m1_b8_ma __riscv_vmsne_vv_i8m1_b8_m
#define vmsne_vx_i8m1_b8_ma __riscv_vmsne_vx_i8m1_b8_m
#define vmsne_vv_i8m2_b4_ma __riscv_vmsne_vv_i8m2_b4_m
#define vmsne_vx_i8m2_b4_ma __riscv_vmsne_vx_i8m2_b4_m
#define vmsne_vv_i8m4_b2_ma __riscv_vmsne_vv_i8m4_b2_m
#define vmsne_vx_i8m4_b2_ma __riscv_vmsne_vx_i8m4_b2_m
#define vmsne_vv_i8m8_b1_ma __riscv_vmsne_vv_i8m8_b1_m
#define vmsne_vx_i8m8_b1_ma __riscv_vmsne_vx_i8m8_b1_m
#define vmsne_vv_i16mf4_b64_ma __riscv_vmsne_vv_i16mf4_b64_m
#define vmsne_vx_i16mf4_b64_ma __riscv_vmsne_vx_i16mf4_b64_m
#define vmsne_vv_i16mf2_b32_ma __riscv_vmsne_vv_i16mf2_b32_m
#define vmsne_vx_i16mf2_b32_ma __riscv_vmsne_vx_i16mf2_b32_m
#define vmsne_vv_i16m1_b16_ma __riscv_vmsne_vv_i16m1_b16_m
#define vmsne_vx_i16m1_b16_ma __riscv_vmsne_vx_i16m1_b16_m
#define vmsne_vv_i16m2_b8_ma __riscv_vmsne_vv_i16m2_b8_m
#define vmsne_vx_i16m2_b8_ma __riscv_vmsne_vx_i16m2_b8_m
#define vmsne_vv_i16m4_b4_ma __riscv_vmsne_vv_i16m4_b4_m
#define vmsne_vx_i16m4_b4_ma __riscv_vmsne_vx_i16m4_b4_m
#define vmsne_vv_i16m8_b2_ma __riscv_vmsne_vv_i16m8_b2_m
#define vmsne_vx_i16m8_b2_ma __riscv_vmsne_vx_i16m8_b2_m
#define vmsne_vv_i32mf2_b64_ma __riscv_vmsne_vv_i32mf2_b64_m
#define vmsne_vx_i32mf2_b64_ma __riscv_vmsne_vx_i32mf2_b64_m
#define vmsne_vv_i32m1_b32_ma __riscv_vmsne_vv_i32m1_b32_m
#define vmsne_vx_i32m1_b32_ma __riscv_vmsne_vx_i32m1_b32_m
#define vmsne_vv_i32m2_b16_ma __riscv_vmsne_vv_i32m2_b16_m
#define vmsne_vx_i32m2_b16_ma __riscv_vmsne_vx_i32m2_b16_m
#define vmsne_vv_i32m4_b8_ma __riscv_vmsne_vv_i32m4_b8_m
#define vmsne_vx_i32m4_b8_ma __riscv_vmsne_vx_i32m4_b8_m
#define vmsne_vv_i32m8_b4_ma __riscv_vmsne_vv_i32m8_b4_m
#define vmsne_vx_i32m8_b4_ma __riscv_vmsne_vx_i32m8_b4_m
#define vmsne_vv_i64m1_b64_ma __riscv_vmsne_vv_i64m1_b64_m
#define vmsne_vx_i64m1_b64_ma __riscv_vmsne_vx_i64m1_b64_m
#define vmsne_vv_i64m2_b32_ma __riscv_vmsne_vv_i64m2_b32_m
#define vmsne_vx_i64m2_b32_ma __riscv_vmsne_vx_i64m2_b32_m
#define vmsne_vv_i64m4_b16_ma __riscv_vmsne_vv_i64m4_b16_m
#define vmsne_vx_i64m4_b16_ma __riscv_vmsne_vx_i64m4_b16_m
#define vmsne_vv_i64m8_b8_ma __riscv_vmsne_vv_i64m8_b8_m
#define vmsne_vx_i64m8_b8_ma __riscv_vmsne_vx_i64m8_b8_m
#define vmslt_vv_i8mf8_b64_ma __riscv_vmslt_vv_i8mf8_b64_m
#define vmslt_vx_i8mf8_b64_ma __riscv_vmslt_vx_i8mf8_b64_m
#define vmslt_vv_i8mf4_b32_ma __riscv_vmslt_vv_i8mf4_b32_m
#define vmslt_vx_i8mf4_b32_ma __riscv_vmslt_vx_i8mf4_b32_m
#define vmslt_vv_i8mf2_b16_ma __riscv_vmslt_vv_i8mf2_b16_m
#define vmslt_vx_i8mf2_b16_ma __riscv_vmslt_vx_i8mf2_b16_m
#define vmslt_vv_i8m1_b8_ma __riscv_vmslt_vv_i8m1_b8_m
#define vmslt_vx_i8m1_b8_ma __riscv_vmslt_vx_i8m1_b8_m
#define vmslt_vv_i8m2_b4_ma __riscv_vmslt_vv_i8m2_b4_m
#define vmslt_vx_i8m2_b4_ma __riscv_vmslt_vx_i8m2_b4_m
#define vmslt_vv_i8m4_b2_ma __riscv_vmslt_vv_i8m4_b2_m
#define vmslt_vx_i8m4_b2_ma __riscv_vmslt_vx_i8m4_b2_m
#define vmslt_vv_i8m8_b1_ma __riscv_vmslt_vv_i8m8_b1_m
#define vmslt_vx_i8m8_b1_ma __riscv_vmslt_vx_i8m8_b1_m
#define vmslt_vv_i16mf4_b64_ma __riscv_vmslt_vv_i16mf4_b64_m
#define vmslt_vx_i16mf4_b64_ma __riscv_vmslt_vx_i16mf4_b64_m
#define vmslt_vv_i16mf2_b32_ma __riscv_vmslt_vv_i16mf2_b32_m
#define vmslt_vx_i16mf2_b32_ma __riscv_vmslt_vx_i16mf2_b32_m
#define vmslt_vv_i16m1_b16_ma __riscv_vmslt_vv_i16m1_b16_m
#define vmslt_vx_i16m1_b16_ma __riscv_vmslt_vx_i16m1_b16_m
#define vmslt_vv_i16m2_b8_ma __riscv_vmslt_vv_i16m2_b8_m
#define vmslt_vx_i16m2_b8_ma __riscv_vmslt_vx_i16m2_b8_m
#define vmslt_vv_i16m4_b4_ma __riscv_vmslt_vv_i16m4_b4_m
#define vmslt_vx_i16m4_b4_ma __riscv_vmslt_vx_i16m4_b4_m
#define vmslt_vv_i16m8_b2_ma __riscv_vmslt_vv_i16m8_b2_m
#define vmslt_vx_i16m8_b2_ma __riscv_vmslt_vx_i16m8_b2_m
#define vmslt_vv_i32mf2_b64_ma __riscv_vmslt_vv_i32mf2_b64_m
#define vmslt_vx_i32mf2_b64_ma __riscv_vmslt_vx_i32mf2_b64_m
#define vmslt_vv_i32m1_b32_ma __riscv_vmslt_vv_i32m1_b32_m
#define vmslt_vx_i32m1_b32_ma __riscv_vmslt_vx_i32m1_b32_m
#define vmslt_vv_i32m2_b16_ma __riscv_vmslt_vv_i32m2_b16_m
#define vmslt_vx_i32m2_b16_ma __riscv_vmslt_vx_i32m2_b16_m
#define vmslt_vv_i32m4_b8_ma __riscv_vmslt_vv_i32m4_b8_m
#define vmslt_vx_i32m4_b8_ma __riscv_vmslt_vx_i32m4_b8_m
#define vmslt_vv_i32m8_b4_ma __riscv_vmslt_vv_i32m8_b4_m
#define vmslt_vx_i32m8_b4_ma __riscv_vmslt_vx_i32m8_b4_m
#define vmslt_vv_i64m1_b64_ma __riscv_vmslt_vv_i64m1_b64_m
#define vmslt_vx_i64m1_b64_ma __riscv_vmslt_vx_i64m1_b64_m
#define vmslt_vv_i64m2_b32_ma __riscv_vmslt_vv_i64m2_b32_m
#define vmslt_vx_i64m2_b32_ma __riscv_vmslt_vx_i64m2_b32_m
#define vmslt_vv_i64m4_b16_ma __riscv_vmslt_vv_i64m4_b16_m
#define vmslt_vx_i64m4_b16_ma __riscv_vmslt_vx_i64m4_b16_m
#define vmslt_vv_i64m8_b8_ma __riscv_vmslt_vv_i64m8_b8_m
#define vmslt_vx_i64m8_b8_ma __riscv_vmslt_vx_i64m8_b8_m
#define vmsle_vv_i8mf8_b64_ma __riscv_vmsle_vv_i8mf8_b64_m
#define vmsle_vx_i8mf8_b64_ma __riscv_vmsle_vx_i8mf8_b64_m
#define vmsle_vv_i8mf4_b32_ma __riscv_vmsle_vv_i8mf4_b32_m
#define vmsle_vx_i8mf4_b32_ma __riscv_vmsle_vx_i8mf4_b32_m
#define vmsle_vv_i8mf2_b16_ma __riscv_vmsle_vv_i8mf2_b16_m
#define vmsle_vx_i8mf2_b16_ma __riscv_vmsle_vx_i8mf2_b16_m
#define vmsle_vv_i8m1_b8_ma __riscv_vmsle_vv_i8m1_b8_m
#define vmsle_vx_i8m1_b8_ma __riscv_vmsle_vx_i8m1_b8_m
#define vmsle_vv_i8m2_b4_ma __riscv_vmsle_vv_i8m2_b4_m
#define vmsle_vx_i8m2_b4_ma __riscv_vmsle_vx_i8m2_b4_m
#define vmsle_vv_i8m4_b2_ma __riscv_vmsle_vv_i8m4_b2_m
#define vmsle_vx_i8m4_b2_ma __riscv_vmsle_vx_i8m4_b2_m
#define vmsle_vv_i8m8_b1_ma __riscv_vmsle_vv_i8m8_b1_m
#define vmsle_vx_i8m8_b1_ma __riscv_vmsle_vx_i8m8_b1_m
#define vmsle_vv_i16mf4_b64_ma __riscv_vmsle_vv_i16mf4_b64_m
#define vmsle_vx_i16mf4_b64_ma __riscv_vmsle_vx_i16mf4_b64_m
#define vmsle_vv_i16mf2_b32_ma __riscv_vmsle_vv_i16mf2_b32_m
#define vmsle_vx_i16mf2_b32_ma __riscv_vmsle_vx_i16mf2_b32_m
#define vmsle_vv_i16m1_b16_ma __riscv_vmsle_vv_i16m1_b16_m
#define vmsle_vx_i16m1_b16_ma __riscv_vmsle_vx_i16m1_b16_m
#define vmsle_vv_i16m2_b8_ma __riscv_vmsle_vv_i16m2_b8_m
#define vmsle_vx_i16m2_b8_ma __riscv_vmsle_vx_i16m2_b8_m
#define vmsle_vv_i16m4_b4_ma __riscv_vmsle_vv_i16m4_b4_m
#define vmsle_vx_i16m4_b4_ma __riscv_vmsle_vx_i16m4_b4_m
#define vmsle_vv_i16m8_b2_ma __riscv_vmsle_vv_i16m8_b2_m
#define vmsle_vx_i16m8_b2_ma __riscv_vmsle_vx_i16m8_b2_m
#define vmsle_vv_i32mf2_b64_ma __riscv_vmsle_vv_i32mf2_b64_m
#define vmsle_vx_i32mf2_b64_ma __riscv_vmsle_vx_i32mf2_b64_m
#define vmsle_vv_i32m1_b32_ma __riscv_vmsle_vv_i32m1_b32_m
#define vmsle_vx_i32m1_b32_ma __riscv_vmsle_vx_i32m1_b32_m
#define vmsle_vv_i32m2_b16_ma __riscv_vmsle_vv_i32m2_b16_m
#define vmsle_vx_i32m2_b16_ma __riscv_vmsle_vx_i32m2_b16_m
#define vmsle_vv_i32m4_b8_ma __riscv_vmsle_vv_i32m4_b8_m
#define vmsle_vx_i32m4_b8_ma __riscv_vmsle_vx_i32m4_b8_m
#define vmsle_vv_i32m8_b4_ma __riscv_vmsle_vv_i32m8_b4_m
#define vmsle_vx_i32m8_b4_ma __riscv_vmsle_vx_i32m8_b4_m
#define vmsle_vv_i64m1_b64_ma __riscv_vmsle_vv_i64m1_b64_m
#define vmsle_vx_i64m1_b64_ma __riscv_vmsle_vx_i64m1_b64_m
#define vmsle_vv_i64m2_b32_ma __riscv_vmsle_vv_i64m2_b32_m
#define vmsle_vx_i64m2_b32_ma __riscv_vmsle_vx_i64m2_b32_m
#define vmsle_vv_i64m4_b16_ma __riscv_vmsle_vv_i64m4_b16_m
#define vmsle_vx_i64m4_b16_ma __riscv_vmsle_vx_i64m4_b16_m
#define vmsle_vv_i64m8_b8_ma __riscv_vmsle_vv_i64m8_b8_m
#define vmsle_vx_i64m8_b8_ma __riscv_vmsle_vx_i64m8_b8_m
#define vmsgt_vv_i8mf8_b64_ma __riscv_vmsgt_vv_i8mf8_b64_m
#define vmsgt_vx_i8mf8_b64_ma __riscv_vmsgt_vx_i8mf8_b64_m
#define vmsgt_vv_i8mf4_b32_ma __riscv_vmsgt_vv_i8mf4_b32_m
#define vmsgt_vx_i8mf4_b32_ma __riscv_vmsgt_vx_i8mf4_b32_m
#define vmsgt_vv_i8mf2_b16_ma __riscv_vmsgt_vv_i8mf2_b16_m
#define vmsgt_vx_i8mf2_b16_ma __riscv_vmsgt_vx_i8mf2_b16_m
#define vmsgt_vv_i8m1_b8_ma __riscv_vmsgt_vv_i8m1_b8_m
#define vmsgt_vx_i8m1_b8_ma __riscv_vmsgt_vx_i8m1_b8_m
#define vmsgt_vv_i8m2_b4_ma __riscv_vmsgt_vv_i8m2_b4_m
#define vmsgt_vx_i8m2_b4_ma __riscv_vmsgt_vx_i8m2_b4_m
#define vmsgt_vv_i8m4_b2_ma __riscv_vmsgt_vv_i8m4_b2_m
#define vmsgt_vx_i8m4_b2_ma __riscv_vmsgt_vx_i8m4_b2_m
#define vmsgt_vv_i8m8_b1_ma __riscv_vmsgt_vv_i8m8_b1_m
#define vmsgt_vx_i8m8_b1_ma __riscv_vmsgt_vx_i8m8_b1_m
#define vmsgt_vv_i16mf4_b64_ma __riscv_vmsgt_vv_i16mf4_b64_m
#define vmsgt_vx_i16mf4_b64_ma __riscv_vmsgt_vx_i16mf4_b64_m
#define vmsgt_vv_i16mf2_b32_ma __riscv_vmsgt_vv_i16mf2_b32_m
#define vmsgt_vx_i16mf2_b32_ma __riscv_vmsgt_vx_i16mf2_b32_m
#define vmsgt_vv_i16m1_b16_ma __riscv_vmsgt_vv_i16m1_b16_m
#define vmsgt_vx_i16m1_b16_ma __riscv_vmsgt_vx_i16m1_b16_m
#define vmsgt_vv_i16m2_b8_ma __riscv_vmsgt_vv_i16m2_b8_m
#define vmsgt_vx_i16m2_b8_ma __riscv_vmsgt_vx_i16m2_b8_m
#define vmsgt_vv_i16m4_b4_ma __riscv_vmsgt_vv_i16m4_b4_m
#define vmsgt_vx_i16m4_b4_ma __riscv_vmsgt_vx_i16m4_b4_m
#define vmsgt_vv_i16m8_b2_ma __riscv_vmsgt_vv_i16m8_b2_m
#define vmsgt_vx_i16m8_b2_ma __riscv_vmsgt_vx_i16m8_b2_m
#define vmsgt_vv_i32mf2_b64_ma __riscv_vmsgt_vv_i32mf2_b64_m
#define vmsgt_vx_i32mf2_b64_ma __riscv_vmsgt_vx_i32mf2_b64_m
#define vmsgt_vv_i32m1_b32_ma __riscv_vmsgt_vv_i32m1_b32_m
#define vmsgt_vx_i32m1_b32_ma __riscv_vmsgt_vx_i32m1_b32_m
#define vmsgt_vv_i32m2_b16_ma __riscv_vmsgt_vv_i32m2_b16_m
#define vmsgt_vx_i32m2_b16_ma __riscv_vmsgt_vx_i32m2_b16_m
#define vmsgt_vv_i32m4_b8_ma __riscv_vmsgt_vv_i32m4_b8_m
#define vmsgt_vx_i32m4_b8_ma __riscv_vmsgt_vx_i32m4_b8_m
#define vmsgt_vv_i32m8_b4_ma __riscv_vmsgt_vv_i32m8_b4_m
#define vmsgt_vx_i32m8_b4_ma __riscv_vmsgt_vx_i32m8_b4_m
#define vmsgt_vv_i64m1_b64_ma __riscv_vmsgt_vv_i64m1_b64_m
#define vmsgt_vx_i64m1_b64_ma __riscv_vmsgt_vx_i64m1_b64_m
#define vmsgt_vv_i64m2_b32_ma __riscv_vmsgt_vv_i64m2_b32_m
#define vmsgt_vx_i64m2_b32_ma __riscv_vmsgt_vx_i64m2_b32_m
#define vmsgt_vv_i64m4_b16_ma __riscv_vmsgt_vv_i64m4_b16_m
#define vmsgt_vx_i64m4_b16_ma __riscv_vmsgt_vx_i64m4_b16_m
#define vmsgt_vv_i64m8_b8_ma __riscv_vmsgt_vv_i64m8_b8_m
#define vmsgt_vx_i64m8_b8_ma __riscv_vmsgt_vx_i64m8_b8_m
#define vmsge_vv_i8mf8_b64_ma __riscv_vmsge_vv_i8mf8_b64_m
#define vmsge_vx_i8mf8_b64_ma __riscv_vmsge_vx_i8mf8_b64_m
#define vmsge_vv_i8mf4_b32_ma __riscv_vmsge_vv_i8mf4_b32_m
#define vmsge_vx_i8mf4_b32_ma __riscv_vmsge_vx_i8mf4_b32_m
#define vmsge_vv_i8mf2_b16_ma __riscv_vmsge_vv_i8mf2_b16_m
#define vmsge_vx_i8mf2_b16_ma __riscv_vmsge_vx_i8mf2_b16_m
#define vmsge_vv_i8m1_b8_ma __riscv_vmsge_vv_i8m1_b8_m
#define vmsge_vx_i8m1_b8_ma __riscv_vmsge_vx_i8m1_b8_m
#define vmsge_vv_i8m2_b4_ma __riscv_vmsge_vv_i8m2_b4_m
#define vmsge_vx_i8m2_b4_ma __riscv_vmsge_vx_i8m2_b4_m
#define vmsge_vv_i8m4_b2_ma __riscv_vmsge_vv_i8m4_b2_m
#define vmsge_vx_i8m4_b2_ma __riscv_vmsge_vx_i8m4_b2_m
#define vmsge_vv_i8m8_b1_ma __riscv_vmsge_vv_i8m8_b1_m
#define vmsge_vx_i8m8_b1_ma __riscv_vmsge_vx_i8m8_b1_m
#define vmsge_vv_i16mf4_b64_ma __riscv_vmsge_vv_i16mf4_b64_m
#define vmsge_vx_i16mf4_b64_ma __riscv_vmsge_vx_i16mf4_b64_m
#define vmsge_vv_i16mf2_b32_ma __riscv_vmsge_vv_i16mf2_b32_m
#define vmsge_vx_i16mf2_b32_ma __riscv_vmsge_vx_i16mf2_b32_m
#define vmsge_vv_i16m1_b16_ma __riscv_vmsge_vv_i16m1_b16_m
#define vmsge_vx_i16m1_b16_ma __riscv_vmsge_vx_i16m1_b16_m
#define vmsge_vv_i16m2_b8_ma __riscv_vmsge_vv_i16m2_b8_m
#define vmsge_vx_i16m2_b8_ma __riscv_vmsge_vx_i16m2_b8_m
#define vmsge_vv_i16m4_b4_ma __riscv_vmsge_vv_i16m4_b4_m
#define vmsge_vx_i16m4_b4_ma __riscv_vmsge_vx_i16m4_b4_m
#define vmsge_vv_i16m8_b2_ma __riscv_vmsge_vv_i16m8_b2_m
#define vmsge_vx_i16m8_b2_ma __riscv_vmsge_vx_i16m8_b2_m
#define vmsge_vv_i32mf2_b64_ma __riscv_vmsge_vv_i32mf2_b64_m
#define vmsge_vx_i32mf2_b64_ma __riscv_vmsge_vx_i32mf2_b64_m
#define vmsge_vv_i32m1_b32_ma __riscv_vmsge_vv_i32m1_b32_m
#define vmsge_vx_i32m1_b32_ma __riscv_vmsge_vx_i32m1_b32_m
#define vmsge_vv_i32m2_b16_ma __riscv_vmsge_vv_i32m2_b16_m
#define vmsge_vx_i32m2_b16_ma __riscv_vmsge_vx_i32m2_b16_m
#define vmsge_vv_i32m4_b8_ma __riscv_vmsge_vv_i32m4_b8_m
#define vmsge_vx_i32m4_b8_ma __riscv_vmsge_vx_i32m4_b8_m
#define vmsge_vv_i32m8_b4_ma __riscv_vmsge_vv_i32m8_b4_m
#define vmsge_vx_i32m8_b4_ma __riscv_vmsge_vx_i32m8_b4_m
#define vmsge_vv_i64m1_b64_ma __riscv_vmsge_vv_i64m1_b64_m
#define vmsge_vx_i64m1_b64_ma __riscv_vmsge_vx_i64m1_b64_m
#define vmsge_vv_i64m2_b32_ma __riscv_vmsge_vv_i64m2_b32_m
#define vmsge_vx_i64m2_b32_ma __riscv_vmsge_vx_i64m2_b32_m
#define vmsge_vv_i64m4_b16_ma __riscv_vmsge_vv_i64m4_b16_m
#define vmsge_vx_i64m4_b16_ma __riscv_vmsge_vx_i64m4_b16_m
#define vmsge_vv_i64m8_b8_ma __riscv_vmsge_vv_i64m8_b8_m
#define vmsge_vx_i64m8_b8_ma __riscv_vmsge_vx_i64m8_b8_m
#define vmseq_vv_u8mf8_b64_ma __riscv_vmseq_vv_u8mf8_b64_m
#define vmseq_vx_u8mf8_b64_ma __riscv_vmseq_vx_u8mf8_b64_m
#define vmseq_vv_u8mf4_b32_ma __riscv_vmseq_vv_u8mf4_b32_m
#define vmseq_vx_u8mf4_b32_ma __riscv_vmseq_vx_u8mf4_b32_m
#define vmseq_vv_u8mf2_b16_ma __riscv_vmseq_vv_u8mf2_b16_m
#define vmseq_vx_u8mf2_b16_ma __riscv_vmseq_vx_u8mf2_b16_m
#define vmseq_vv_u8m1_b8_ma __riscv_vmseq_vv_u8m1_b8_m
#define vmseq_vx_u8m1_b8_ma __riscv_vmseq_vx_u8m1_b8_m
#define vmseq_vv_u8m2_b4_ma __riscv_vmseq_vv_u8m2_b4_m
#define vmseq_vx_u8m2_b4_ma __riscv_vmseq_vx_u8m2_b4_m
#define vmseq_vv_u8m4_b2_ma __riscv_vmseq_vv_u8m4_b2_m
#define vmseq_vx_u8m4_b2_ma __riscv_vmseq_vx_u8m4_b2_m
#define vmseq_vv_u8m8_b1_ma __riscv_vmseq_vv_u8m8_b1_m
#define vmseq_vx_u8m8_b1_ma __riscv_vmseq_vx_u8m8_b1_m
#define vmseq_vv_u16mf4_b64_ma __riscv_vmseq_vv_u16mf4_b64_m
#define vmseq_vx_u16mf4_b64_ma __riscv_vmseq_vx_u16mf4_b64_m
#define vmseq_vv_u16mf2_b32_ma __riscv_vmseq_vv_u16mf2_b32_m
#define vmseq_vx_u16mf2_b32_ma __riscv_vmseq_vx_u16mf2_b32_m
#define vmseq_vv_u16m1_b16_ma __riscv_vmseq_vv_u16m1_b16_m
#define vmseq_vx_u16m1_b16_ma __riscv_vmseq_vx_u16m1_b16_m
#define vmseq_vv_u16m2_b8_ma __riscv_vmseq_vv_u16m2_b8_m
#define vmseq_vx_u16m2_b8_ma __riscv_vmseq_vx_u16m2_b8_m
#define vmseq_vv_u16m4_b4_ma __riscv_vmseq_vv_u16m4_b4_m
#define vmseq_vx_u16m4_b4_ma __riscv_vmseq_vx_u16m4_b4_m
#define vmseq_vv_u16m8_b2_ma __riscv_vmseq_vv_u16m8_b2_m
#define vmseq_vx_u16m8_b2_ma __riscv_vmseq_vx_u16m8_b2_m
#define vmseq_vv_u32mf2_b64_ma __riscv_vmseq_vv_u32mf2_b64_m
#define vmseq_vx_u32mf2_b64_ma __riscv_vmseq_vx_u32mf2_b64_m
#define vmseq_vv_u32m1_b32_ma __riscv_vmseq_vv_u32m1_b32_m
#define vmseq_vx_u32m1_b32_ma __riscv_vmseq_vx_u32m1_b32_m
#define vmseq_vv_u32m2_b16_ma __riscv_vmseq_vv_u32m2_b16_m
#define vmseq_vx_u32m2_b16_ma __riscv_vmseq_vx_u32m2_b16_m
#define vmseq_vv_u32m4_b8_ma __riscv_vmseq_vv_u32m4_b8_m
#define vmseq_vx_u32m4_b8_ma __riscv_vmseq_vx_u32m4_b8_m
#define vmseq_vv_u32m8_b4_ma __riscv_vmseq_vv_u32m8_b4_m
#define vmseq_vx_u32m8_b4_ma __riscv_vmseq_vx_u32m8_b4_m
#define vmseq_vv_u64m1_b64_ma __riscv_vmseq_vv_u64m1_b64_m
#define vmseq_vx_u64m1_b64_ma __riscv_vmseq_vx_u64m1_b64_m
#define vmseq_vv_u64m2_b32_ma __riscv_vmseq_vv_u64m2_b32_m
#define vmseq_vx_u64m2_b32_ma __riscv_vmseq_vx_u64m2_b32_m
#define vmseq_vv_u64m4_b16_ma __riscv_vmseq_vv_u64m4_b16_m
#define vmseq_vx_u64m4_b16_ma __riscv_vmseq_vx_u64m4_b16_m
#define vmseq_vv_u64m8_b8_ma __riscv_vmseq_vv_u64m8_b8_m
#define vmseq_vx_u64m8_b8_ma __riscv_vmseq_vx_u64m8_b8_m
#define vmsne_vv_u8mf8_b64_ma __riscv_vmsne_vv_u8mf8_b64_m
#define vmsne_vx_u8mf8_b64_ma __riscv_vmsne_vx_u8mf8_b64_m
#define vmsne_vv_u8mf4_b32_ma __riscv_vmsne_vv_u8mf4_b32_m
#define vmsne_vx_u8mf4_b32_ma __riscv_vmsne_vx_u8mf4_b32_m
#define vmsne_vv_u8mf2_b16_ma __riscv_vmsne_vv_u8mf2_b16_m
#define vmsne_vx_u8mf2_b16_ma __riscv_vmsne_vx_u8mf2_b16_m
#define vmsne_vv_u8m1_b8_ma __riscv_vmsne_vv_u8m1_b8_m
#define vmsne_vx_u8m1_b8_ma __riscv_vmsne_vx_u8m1_b8_m
#define vmsne_vv_u8m2_b4_ma __riscv_vmsne_vv_u8m2_b4_m
#define vmsne_vx_u8m2_b4_ma __riscv_vmsne_vx_u8m2_b4_m
#define vmsne_vv_u8m4_b2_ma __riscv_vmsne_vv_u8m4_b2_m
#define vmsne_vx_u8m4_b2_ma __riscv_vmsne_vx_u8m4_b2_m
#define vmsne_vv_u8m8_b1_ma __riscv_vmsne_vv_u8m8_b1_m
#define vmsne_vx_u8m8_b1_ma __riscv_vmsne_vx_u8m8_b1_m
#define vmsne_vv_u16mf4_b64_ma __riscv_vmsne_vv_u16mf4_b64_m
#define vmsne_vx_u16mf4_b64_ma __riscv_vmsne_vx_u16mf4_b64_m
#define vmsne_vv_u16mf2_b32_ma __riscv_vmsne_vv_u16mf2_b32_m
#define vmsne_vx_u16mf2_b32_ma __riscv_vmsne_vx_u16mf2_b32_m
#define vmsne_vv_u16m1_b16_ma __riscv_vmsne_vv_u16m1_b16_m
#define vmsne_vx_u16m1_b16_ma __riscv_vmsne_vx_u16m1_b16_m
#define vmsne_vv_u16m2_b8_ma __riscv_vmsne_vv_u16m2_b8_m
#define vmsne_vx_u16m2_b8_ma __riscv_vmsne_vx_u16m2_b8_m
#define vmsne_vv_u16m4_b4_ma __riscv_vmsne_vv_u16m4_b4_m
#define vmsne_vx_u16m4_b4_ma __riscv_vmsne_vx_u16m4_b4_m
#define vmsne_vv_u16m8_b2_ma __riscv_vmsne_vv_u16m8_b2_m
#define vmsne_vx_u16m8_b2_ma __riscv_vmsne_vx_u16m8_b2_m
#define vmsne_vv_u32mf2_b64_ma __riscv_vmsne_vv_u32mf2_b64_m
#define vmsne_vx_u32mf2_b64_ma __riscv_vmsne_vx_u32mf2_b64_m
#define vmsne_vv_u32m1_b32_ma __riscv_vmsne_vv_u32m1_b32_m
#define vmsne_vx_u32m1_b32_ma __riscv_vmsne_vx_u32m1_b32_m
#define vmsne_vv_u32m2_b16_ma __riscv_vmsne_vv_u32m2_b16_m
#define vmsne_vx_u32m2_b16_ma __riscv_vmsne_vx_u32m2_b16_m
#define vmsne_vv_u32m4_b8_ma __riscv_vmsne_vv_u32m4_b8_m
#define vmsne_vx_u32m4_b8_ma __riscv_vmsne_vx_u32m4_b8_m
#define vmsne_vv_u32m8_b4_ma __riscv_vmsne_vv_u32m8_b4_m
#define vmsne_vx_u32m8_b4_ma __riscv_vmsne_vx_u32m8_b4_m
#define vmsne_vv_u64m1_b64_ma __riscv_vmsne_vv_u64m1_b64_m
#define vmsne_vx_u64m1_b64_ma __riscv_vmsne_vx_u64m1_b64_m
#define vmsne_vv_u64m2_b32_ma __riscv_vmsne_vv_u64m2_b32_m
#define vmsne_vx_u64m2_b32_ma __riscv_vmsne_vx_u64m2_b32_m
#define vmsne_vv_u64m4_b16_ma __riscv_vmsne_vv_u64m4_b16_m
#define vmsne_vx_u64m4_b16_ma __riscv_vmsne_vx_u64m4_b16_m
#define vmsne_vv_u64m8_b8_ma __riscv_vmsne_vv_u64m8_b8_m
#define vmsne_vx_u64m8_b8_ma __riscv_vmsne_vx_u64m8_b8_m
#define vmsltu_vv_u8mf8_b64_ma __riscv_vmsltu_vv_u8mf8_b64_m
#define vmsltu_vx_u8mf8_b64_ma __riscv_vmsltu_vx_u8mf8_b64_m
#define vmsltu_vv_u8mf4_b32_ma __riscv_vmsltu_vv_u8mf4_b32_m
#define vmsltu_vx_u8mf4_b32_ma __riscv_vmsltu_vx_u8mf4_b32_m
#define vmsltu_vv_u8mf2_b16_ma __riscv_vmsltu_vv_u8mf2_b16_m
#define vmsltu_vx_u8mf2_b16_ma __riscv_vmsltu_vx_u8mf2_b16_m
#define vmsltu_vv_u8m1_b8_ma __riscv_vmsltu_vv_u8m1_b8_m
#define vmsltu_vx_u8m1_b8_ma __riscv_vmsltu_vx_u8m1_b8_m
#define vmsltu_vv_u8m2_b4_ma __riscv_vmsltu_vv_u8m2_b4_m
#define vmsltu_vx_u8m2_b4_ma __riscv_vmsltu_vx_u8m2_b4_m
#define vmsltu_vv_u8m4_b2_ma __riscv_vmsltu_vv_u8m4_b2_m
#define vmsltu_vx_u8m4_b2_ma __riscv_vmsltu_vx_u8m4_b2_m
#define vmsltu_vv_u8m8_b1_ma __riscv_vmsltu_vv_u8m8_b1_m
#define vmsltu_vx_u8m8_b1_ma __riscv_vmsltu_vx_u8m8_b1_m
#define vmsltu_vv_u16mf4_b64_ma __riscv_vmsltu_vv_u16mf4_b64_m
#define vmsltu_vx_u16mf4_b64_ma __riscv_vmsltu_vx_u16mf4_b64_m
#define vmsltu_vv_u16mf2_b32_ma __riscv_vmsltu_vv_u16mf2_b32_m
#define vmsltu_vx_u16mf2_b32_ma __riscv_vmsltu_vx_u16mf2_b32_m
#define vmsltu_vv_u16m1_b16_ma __riscv_vmsltu_vv_u16m1_b16_m
#define vmsltu_vx_u16m1_b16_ma __riscv_vmsltu_vx_u16m1_b16_m
#define vmsltu_vv_u16m2_b8_ma __riscv_vmsltu_vv_u16m2_b8_m
#define vmsltu_vx_u16m2_b8_ma __riscv_vmsltu_vx_u16m2_b8_m
#define vmsltu_vv_u16m4_b4_ma __riscv_vmsltu_vv_u16m4_b4_m
#define vmsltu_vx_u16m4_b4_ma __riscv_vmsltu_vx_u16m4_b4_m
#define vmsltu_vv_u16m8_b2_ma __riscv_vmsltu_vv_u16m8_b2_m
#define vmsltu_vx_u16m8_b2_ma __riscv_vmsltu_vx_u16m8_b2_m
#define vmsltu_vv_u32mf2_b64_ma __riscv_vmsltu_vv_u32mf2_b64_m
#define vmsltu_vx_u32mf2_b64_ma __riscv_vmsltu_vx_u32mf2_b64_m
#define vmsltu_vv_u32m1_b32_ma __riscv_vmsltu_vv_u32m1_b32_m
#define vmsltu_vx_u32m1_b32_ma __riscv_vmsltu_vx_u32m1_b32_m
#define vmsltu_vv_u32m2_b16_ma __riscv_vmsltu_vv_u32m2_b16_m
#define vmsltu_vx_u32m2_b16_ma __riscv_vmsltu_vx_u32m2_b16_m
#define vmsltu_vv_u32m4_b8_ma __riscv_vmsltu_vv_u32m4_b8_m
#define vmsltu_vx_u32m4_b8_ma __riscv_vmsltu_vx_u32m4_b8_m
#define vmsltu_vv_u32m8_b4_ma __riscv_vmsltu_vv_u32m8_b4_m
#define vmsltu_vx_u32m8_b4_ma __riscv_vmsltu_vx_u32m8_b4_m
#define vmsltu_vv_u64m1_b64_ma __riscv_vmsltu_vv_u64m1_b64_m
#define vmsltu_vx_u64m1_b64_ma __riscv_vmsltu_vx_u64m1_b64_m
#define vmsltu_vv_u64m2_b32_ma __riscv_vmsltu_vv_u64m2_b32_m
#define vmsltu_vx_u64m2_b32_ma __riscv_vmsltu_vx_u64m2_b32_m
#define vmsltu_vv_u64m4_b16_ma __riscv_vmsltu_vv_u64m4_b16_m
#define vmsltu_vx_u64m4_b16_ma __riscv_vmsltu_vx_u64m4_b16_m
#define vmsltu_vv_u64m8_b8_ma __riscv_vmsltu_vv_u64m8_b8_m
#define vmsltu_vx_u64m8_b8_ma __riscv_vmsltu_vx_u64m8_b8_m
#define vmsleu_vv_u8mf8_b64_ma __riscv_vmsleu_vv_u8mf8_b64_m
#define vmsleu_vx_u8mf8_b64_ma __riscv_vmsleu_vx_u8mf8_b64_m
#define vmsleu_vv_u8mf4_b32_ma __riscv_vmsleu_vv_u8mf4_b32_m
#define vmsleu_vx_u8mf4_b32_ma __riscv_vmsleu_vx_u8mf4_b32_m
#define vmsleu_vv_u8mf2_b16_ma __riscv_vmsleu_vv_u8mf2_b16_m
#define vmsleu_vx_u8mf2_b16_ma __riscv_vmsleu_vx_u8mf2_b16_m
#define vmsleu_vv_u8m1_b8_ma __riscv_vmsleu_vv_u8m1_b8_m
#define vmsleu_vx_u8m1_b8_ma __riscv_vmsleu_vx_u8m1_b8_m
#define vmsleu_vv_u8m2_b4_ma __riscv_vmsleu_vv_u8m2_b4_m
#define vmsleu_vx_u8m2_b4_ma __riscv_vmsleu_vx_u8m2_b4_m
#define vmsleu_vv_u8m4_b2_ma __riscv_vmsleu_vv_u8m4_b2_m
#define vmsleu_vx_u8m4_b2_ma __riscv_vmsleu_vx_u8m4_b2_m
#define vmsleu_vv_u8m8_b1_ma __riscv_vmsleu_vv_u8m8_b1_m
#define vmsleu_vx_u8m8_b1_ma __riscv_vmsleu_vx_u8m8_b1_m
#define vmsleu_vv_u16mf4_b64_ma __riscv_vmsleu_vv_u16mf4_b64_m
#define vmsleu_vx_u16mf4_b64_ma __riscv_vmsleu_vx_u16mf4_b64_m
#define vmsleu_vv_u16mf2_b32_ma __riscv_vmsleu_vv_u16mf2_b32_m
#define vmsleu_vx_u16mf2_b32_ma __riscv_vmsleu_vx_u16mf2_b32_m
#define vmsleu_vv_u16m1_b16_ma __riscv_vmsleu_vv_u16m1_b16_m
#define vmsleu_vx_u16m1_b16_ma __riscv_vmsleu_vx_u16m1_b16_m
#define vmsleu_vv_u16m2_b8_ma __riscv_vmsleu_vv_u16m2_b8_m
#define vmsleu_vx_u16m2_b8_ma __riscv_vmsleu_vx_u16m2_b8_m
#define vmsleu_vv_u16m4_b4_ma __riscv_vmsleu_vv_u16m4_b4_m
#define vmsleu_vx_u16m4_b4_ma __riscv_vmsleu_vx_u16m4_b4_m
#define vmsleu_vv_u16m8_b2_ma __riscv_vmsleu_vv_u16m8_b2_m
#define vmsleu_vx_u16m8_b2_ma __riscv_vmsleu_vx_u16m8_b2_m
#define vmsleu_vv_u32mf2_b64_ma __riscv_vmsleu_vv_u32mf2_b64_m
#define vmsleu_vx_u32mf2_b64_ma __riscv_vmsleu_vx_u32mf2_b64_m
#define vmsleu_vv_u32m1_b32_ma __riscv_vmsleu_vv_u32m1_b32_m
#define vmsleu_vx_u32m1_b32_ma __riscv_vmsleu_vx_u32m1_b32_m
#define vmsleu_vv_u32m2_b16_ma __riscv_vmsleu_vv_u32m2_b16_m
#define vmsleu_vx_u32m2_b16_ma __riscv_vmsleu_vx_u32m2_b16_m
#define vmsleu_vv_u32m4_b8_ma __riscv_vmsleu_vv_u32m4_b8_m
#define vmsleu_vx_u32m4_b8_ma __riscv_vmsleu_vx_u32m4_b8_m
#define vmsleu_vv_u32m8_b4_ma __riscv_vmsleu_vv_u32m8_b4_m
#define vmsleu_vx_u32m8_b4_ma __riscv_vmsleu_vx_u32m8_b4_m
#define vmsleu_vv_u64m1_b64_ma __riscv_vmsleu_vv_u64m1_b64_m
#define vmsleu_vx_u64m1_b64_ma __riscv_vmsleu_vx_u64m1_b64_m
#define vmsleu_vv_u64m2_b32_ma __riscv_vmsleu_vv_u64m2_b32_m
#define vmsleu_vx_u64m2_b32_ma __riscv_vmsleu_vx_u64m2_b32_m
#define vmsleu_vv_u64m4_b16_ma __riscv_vmsleu_vv_u64m4_b16_m
#define vmsleu_vx_u64m4_b16_ma __riscv_vmsleu_vx_u64m4_b16_m
#define vmsleu_vv_u64m8_b8_ma __riscv_vmsleu_vv_u64m8_b8_m
#define vmsleu_vx_u64m8_b8_ma __riscv_vmsleu_vx_u64m8_b8_m
#define vmsgtu_vv_u8mf8_b64_ma __riscv_vmsgtu_vv_u8mf8_b64_m
#define vmsgtu_vx_u8mf8_b64_ma __riscv_vmsgtu_vx_u8mf8_b64_m
#define vmsgtu_vv_u8mf4_b32_ma __riscv_vmsgtu_vv_u8mf4_b32_m
#define vmsgtu_vx_u8mf4_b32_ma __riscv_vmsgtu_vx_u8mf4_b32_m
#define vmsgtu_vv_u8mf2_b16_ma __riscv_vmsgtu_vv_u8mf2_b16_m
#define vmsgtu_vx_u8mf2_b16_ma __riscv_vmsgtu_vx_u8mf2_b16_m
#define vmsgtu_vv_u8m1_b8_ma __riscv_vmsgtu_vv_u8m1_b8_m
#define vmsgtu_vx_u8m1_b8_ma __riscv_vmsgtu_vx_u8m1_b8_m
#define vmsgtu_vv_u8m2_b4_ma __riscv_vmsgtu_vv_u8m2_b4_m
#define vmsgtu_vx_u8m2_b4_ma __riscv_vmsgtu_vx_u8m2_b4_m
#define vmsgtu_vv_u8m4_b2_ma __riscv_vmsgtu_vv_u8m4_b2_m
#define vmsgtu_vx_u8m4_b2_ma __riscv_vmsgtu_vx_u8m4_b2_m
#define vmsgtu_vv_u8m8_b1_ma __riscv_vmsgtu_vv_u8m8_b1_m
#define vmsgtu_vx_u8m8_b1_ma __riscv_vmsgtu_vx_u8m8_b1_m
#define vmsgtu_vv_u16mf4_b64_ma __riscv_vmsgtu_vv_u16mf4_b64_m
#define vmsgtu_vx_u16mf4_b64_ma __riscv_vmsgtu_vx_u16mf4_b64_m
#define vmsgtu_vv_u16mf2_b32_ma __riscv_vmsgtu_vv_u16mf2_b32_m
#define vmsgtu_vx_u16mf2_b32_ma __riscv_vmsgtu_vx_u16mf2_b32_m
#define vmsgtu_vv_u16m1_b16_ma __riscv_vmsgtu_vv_u16m1_b16_m
#define vmsgtu_vx_u16m1_b16_ma __riscv_vmsgtu_vx_u16m1_b16_m
#define vmsgtu_vv_u16m2_b8_ma __riscv_vmsgtu_vv_u16m2_b8_m
#define vmsgtu_vx_u16m2_b8_ma __riscv_vmsgtu_vx_u16m2_b8_m
#define vmsgtu_vv_u16m4_b4_ma __riscv_vmsgtu_vv_u16m4_b4_m
#define vmsgtu_vx_u16m4_b4_ma __riscv_vmsgtu_vx_u16m4_b4_m
#define vmsgtu_vv_u16m8_b2_ma __riscv_vmsgtu_vv_u16m8_b2_m
#define vmsgtu_vx_u16m8_b2_ma __riscv_vmsgtu_vx_u16m8_b2_m
#define vmsgtu_vv_u32mf2_b64_ma __riscv_vmsgtu_vv_u32mf2_b64_m
#define vmsgtu_vx_u32mf2_b64_ma __riscv_vmsgtu_vx_u32mf2_b64_m
#define vmsgtu_vv_u32m1_b32_ma __riscv_vmsgtu_vv_u32m1_b32_m
#define vmsgtu_vx_u32m1_b32_ma __riscv_vmsgtu_vx_u32m1_b32_m
#define vmsgtu_vv_u32m2_b16_ma __riscv_vmsgtu_vv_u32m2_b16_m
#define vmsgtu_vx_u32m2_b16_ma __riscv_vmsgtu_vx_u32m2_b16_m
#define vmsgtu_vv_u32m4_b8_ma __riscv_vmsgtu_vv_u32m4_b8_m
#define vmsgtu_vx_u32m4_b8_ma __riscv_vmsgtu_vx_u32m4_b8_m
#define vmsgtu_vv_u32m8_b4_ma __riscv_vmsgtu_vv_u32m8_b4_m
#define vmsgtu_vx_u32m8_b4_ma __riscv_vmsgtu_vx_u32m8_b4_m
#define vmsgtu_vv_u64m1_b64_ma __riscv_vmsgtu_vv_u64m1_b64_m
#define vmsgtu_vx_u64m1_b64_ma __riscv_vmsgtu_vx_u64m1_b64_m
#define vmsgtu_vv_u64m2_b32_ma __riscv_vmsgtu_vv_u64m2_b32_m
#define vmsgtu_vx_u64m2_b32_ma __riscv_vmsgtu_vx_u64m2_b32_m
#define vmsgtu_vv_u64m4_b16_ma __riscv_vmsgtu_vv_u64m4_b16_m
#define vmsgtu_vx_u64m4_b16_ma __riscv_vmsgtu_vx_u64m4_b16_m
#define vmsgtu_vv_u64m8_b8_ma __riscv_vmsgtu_vv_u64m8_b8_m
#define vmsgtu_vx_u64m8_b8_ma __riscv_vmsgtu_vx_u64m8_b8_m
#define vmsgeu_vv_u8mf8_b64_ma __riscv_vmsgeu_vv_u8mf8_b64_m
#define vmsgeu_vx_u8mf8_b64_ma __riscv_vmsgeu_vx_u8mf8_b64_m
#define vmsgeu_vv_u8mf4_b32_ma __riscv_vmsgeu_vv_u8mf4_b32_m
#define vmsgeu_vx_u8mf4_b32_ma __riscv_vmsgeu_vx_u8mf4_b32_m
#define vmsgeu_vv_u8mf2_b16_ma __riscv_vmsgeu_vv_u8mf2_b16_m
#define vmsgeu_vx_u8mf2_b16_ma __riscv_vmsgeu_vx_u8mf2_b16_m
#define vmsgeu_vv_u8m1_b8_ma __riscv_vmsgeu_vv_u8m1_b8_m
#define vmsgeu_vx_u8m1_b8_ma __riscv_vmsgeu_vx_u8m1_b8_m
#define vmsgeu_vv_u8m2_b4_ma __riscv_vmsgeu_vv_u8m2_b4_m
#define vmsgeu_vx_u8m2_b4_ma __riscv_vmsgeu_vx_u8m2_b4_m
#define vmsgeu_vv_u8m4_b2_ma __riscv_vmsgeu_vv_u8m4_b2_m
#define vmsgeu_vx_u8m4_b2_ma __riscv_vmsgeu_vx_u8m4_b2_m
#define vmsgeu_vv_u8m8_b1_ma __riscv_vmsgeu_vv_u8m8_b1_m
#define vmsgeu_vx_u8m8_b1_ma __riscv_vmsgeu_vx_u8m8_b1_m
#define vmsgeu_vv_u16mf4_b64_ma __riscv_vmsgeu_vv_u16mf4_b64_m
#define vmsgeu_vx_u16mf4_b64_ma __riscv_vmsgeu_vx_u16mf4_b64_m
#define vmsgeu_vv_u16mf2_b32_ma __riscv_vmsgeu_vv_u16mf2_b32_m
#define vmsgeu_vx_u16mf2_b32_ma __riscv_vmsgeu_vx_u16mf2_b32_m
#define vmsgeu_vv_u16m1_b16_ma __riscv_vmsgeu_vv_u16m1_b16_m
#define vmsgeu_vx_u16m1_b16_ma __riscv_vmsgeu_vx_u16m1_b16_m
#define vmsgeu_vv_u16m2_b8_ma __riscv_vmsgeu_vv_u16m2_b8_m
#define vmsgeu_vx_u16m2_b8_ma __riscv_vmsgeu_vx_u16m2_b8_m
#define vmsgeu_vv_u16m4_b4_ma __riscv_vmsgeu_vv_u16m4_b4_m
#define vmsgeu_vx_u16m4_b4_ma __riscv_vmsgeu_vx_u16m4_b4_m
#define vmsgeu_vv_u16m8_b2_ma __riscv_vmsgeu_vv_u16m8_b2_m
#define vmsgeu_vx_u16m8_b2_ma __riscv_vmsgeu_vx_u16m8_b2_m
#define vmsgeu_vv_u32mf2_b64_ma __riscv_vmsgeu_vv_u32mf2_b64_m
#define vmsgeu_vx_u32mf2_b64_ma __riscv_vmsgeu_vx_u32mf2_b64_m
#define vmsgeu_vv_u32m1_b32_ma __riscv_vmsgeu_vv_u32m1_b32_m
#define vmsgeu_vx_u32m1_b32_ma __riscv_vmsgeu_vx_u32m1_b32_m
#define vmsgeu_vv_u32m2_b16_ma __riscv_vmsgeu_vv_u32m2_b16_m
#define vmsgeu_vx_u32m2_b16_ma __riscv_vmsgeu_vx_u32m2_b16_m
#define vmsgeu_vv_u32m4_b8_ma __riscv_vmsgeu_vv_u32m4_b8_m
#define vmsgeu_vx_u32m4_b8_ma __riscv_vmsgeu_vx_u32m4_b8_m
#define vmsgeu_vv_u32m8_b4_ma __riscv_vmsgeu_vv_u32m8_b4_m
#define vmsgeu_vx_u32m8_b4_ma __riscv_vmsgeu_vx_u32m8_b4_m
#define vmsgeu_vv_u64m1_b64_ma __riscv_vmsgeu_vv_u64m1_b64_m
#define vmsgeu_vx_u64m1_b64_ma __riscv_vmsgeu_vx_u64m1_b64_m
#define vmsgeu_vv_u64m2_b32_ma __riscv_vmsgeu_vv_u64m2_b32_m
#define vmsgeu_vx_u64m2_b32_ma __riscv_vmsgeu_vx_u64m2_b32_m
#define vmsgeu_vv_u64m4_b16_ma __riscv_vmsgeu_vv_u64m4_b16_m
#define vmsgeu_vx_u64m4_b16_ma __riscv_vmsgeu_vx_u64m4_b16_m
#define vmsgeu_vv_u64m8_b8_ma __riscv_vmsgeu_vv_u64m8_b8_m
#define vmsgeu_vx_u64m8_b8_ma __riscv_vmsgeu_vx_u64m8_b8_m
// masked functions
#define vmseq_vv_i8mf8_b64_mu __riscv_vmseq_vv_i8mf8_b64_mu
#define vmseq_vx_i8mf8_b64_mu __riscv_vmseq_vx_i8mf8_b64_mu
#define vmseq_vv_i8mf4_b32_mu __riscv_vmseq_vv_i8mf4_b32_mu
#define vmseq_vx_i8mf4_b32_mu __riscv_vmseq_vx_i8mf4_b32_mu
#define vmseq_vv_i8mf2_b16_mu __riscv_vmseq_vv_i8mf2_b16_mu
#define vmseq_vx_i8mf2_b16_mu __riscv_vmseq_vx_i8mf2_b16_mu
#define vmseq_vv_i8m1_b8_mu __riscv_vmseq_vv_i8m1_b8_mu
#define vmseq_vx_i8m1_b8_mu __riscv_vmseq_vx_i8m1_b8_mu
#define vmseq_vv_i8m2_b4_mu __riscv_vmseq_vv_i8m2_b4_mu
#define vmseq_vx_i8m2_b4_mu __riscv_vmseq_vx_i8m2_b4_mu
#define vmseq_vv_i8m4_b2_mu __riscv_vmseq_vv_i8m4_b2_mu
#define vmseq_vx_i8m4_b2_mu __riscv_vmseq_vx_i8m4_b2_mu
#define vmseq_vv_i8m8_b1_mu __riscv_vmseq_vv_i8m8_b1_mu
#define vmseq_vx_i8m8_b1_mu __riscv_vmseq_vx_i8m8_b1_mu
#define vmseq_vv_i16mf4_b64_mu __riscv_vmseq_vv_i16mf4_b64_mu
#define vmseq_vx_i16mf4_b64_mu __riscv_vmseq_vx_i16mf4_b64_mu
#define vmseq_vv_i16mf2_b32_mu __riscv_vmseq_vv_i16mf2_b32_mu
#define vmseq_vx_i16mf2_b32_mu __riscv_vmseq_vx_i16mf2_b32_mu
#define vmseq_vv_i16m1_b16_mu __riscv_vmseq_vv_i16m1_b16_mu
#define vmseq_vx_i16m1_b16_mu __riscv_vmseq_vx_i16m1_b16_mu
#define vmseq_vv_i16m2_b8_mu __riscv_vmseq_vv_i16m2_b8_mu
#define vmseq_vx_i16m2_b8_mu __riscv_vmseq_vx_i16m2_b8_mu
#define vmseq_vv_i16m4_b4_mu __riscv_vmseq_vv_i16m4_b4_mu
#define vmseq_vx_i16m4_b4_mu __riscv_vmseq_vx_i16m4_b4_mu
#define vmseq_vv_i16m8_b2_mu __riscv_vmseq_vv_i16m8_b2_mu
#define vmseq_vx_i16m8_b2_mu __riscv_vmseq_vx_i16m8_b2_mu
#define vmseq_vv_i32mf2_b64_mu __riscv_vmseq_vv_i32mf2_b64_mu
#define vmseq_vx_i32mf2_b64_mu __riscv_vmseq_vx_i32mf2_b64_mu
#define vmseq_vv_i32m1_b32_mu __riscv_vmseq_vv_i32m1_b32_mu
#define vmseq_vx_i32m1_b32_mu __riscv_vmseq_vx_i32m1_b32_mu
#define vmseq_vv_i32m2_b16_mu __riscv_vmseq_vv_i32m2_b16_mu
#define vmseq_vx_i32m2_b16_mu __riscv_vmseq_vx_i32m2_b16_mu
#define vmseq_vv_i32m4_b8_mu __riscv_vmseq_vv_i32m4_b8_mu
#define vmseq_vx_i32m4_b8_mu __riscv_vmseq_vx_i32m4_b8_mu
#define vmseq_vv_i32m8_b4_mu __riscv_vmseq_vv_i32m8_b4_mu
#define vmseq_vx_i32m8_b4_mu __riscv_vmseq_vx_i32m8_b4_mu
#define vmseq_vv_i64m1_b64_mu __riscv_vmseq_vv_i64m1_b64_mu
#define vmseq_vx_i64m1_b64_mu __riscv_vmseq_vx_i64m1_b64_mu
#define vmseq_vv_i64m2_b32_mu __riscv_vmseq_vv_i64m2_b32_mu
#define vmseq_vx_i64m2_b32_mu __riscv_vmseq_vx_i64m2_b32_mu
#define vmseq_vv_i64m4_b16_mu __riscv_vmseq_vv_i64m4_b16_mu
#define vmseq_vx_i64m4_b16_mu __riscv_vmseq_vx_i64m4_b16_mu
#define vmseq_vv_i64m8_b8_mu __riscv_vmseq_vv_i64m8_b8_mu
#define vmseq_vx_i64m8_b8_mu __riscv_vmseq_vx_i64m8_b8_mu
#define vmsne_vv_i8mf8_b64_mu __riscv_vmsne_vv_i8mf8_b64_mu
#define vmsne_vx_i8mf8_b64_mu __riscv_vmsne_vx_i8mf8_b64_mu
#define vmsne_vv_i8mf4_b32_mu __riscv_vmsne_vv_i8mf4_b32_mu
#define vmsne_vx_i8mf4_b32_mu __riscv_vmsne_vx_i8mf4_b32_mu
#define vmsne_vv_i8mf2_b16_mu __riscv_vmsne_vv_i8mf2_b16_mu
#define vmsne_vx_i8mf2_b16_mu __riscv_vmsne_vx_i8mf2_b16_mu
#define vmsne_vv_i8m1_b8_mu __riscv_vmsne_vv_i8m1_b8_mu
#define vmsne_vx_i8m1_b8_mu __riscv_vmsne_vx_i8m1_b8_mu
#define vmsne_vv_i8m2_b4_mu __riscv_vmsne_vv_i8m2_b4_mu
#define vmsne_vx_i8m2_b4_mu __riscv_vmsne_vx_i8m2_b4_mu
#define vmsne_vv_i8m4_b2_mu __riscv_vmsne_vv_i8m4_b2_mu
#define vmsne_vx_i8m4_b2_mu __riscv_vmsne_vx_i8m4_b2_mu
#define vmsne_vv_i8m8_b1_mu __riscv_vmsne_vv_i8m8_b1_mu
#define vmsne_vx_i8m8_b1_mu __riscv_vmsne_vx_i8m8_b1_mu
#define vmsne_vv_i16mf4_b64_mu __riscv_vmsne_vv_i16mf4_b64_mu
#define vmsne_vx_i16mf4_b64_mu __riscv_vmsne_vx_i16mf4_b64_mu
#define vmsne_vv_i16mf2_b32_mu __riscv_vmsne_vv_i16mf2_b32_mu
#define vmsne_vx_i16mf2_b32_mu __riscv_vmsne_vx_i16mf2_b32_mu
#define vmsne_vv_i16m1_b16_mu __riscv_vmsne_vv_i16m1_b16_mu
#define vmsne_vx_i16m1_b16_mu __riscv_vmsne_vx_i16m1_b16_mu
#define vmsne_vv_i16m2_b8_mu __riscv_vmsne_vv_i16m2_b8_mu
#define vmsne_vx_i16m2_b8_mu __riscv_vmsne_vx_i16m2_b8_mu
#define vmsne_vv_i16m4_b4_mu __riscv_vmsne_vv_i16m4_b4_mu
#define vmsne_vx_i16m4_b4_mu __riscv_vmsne_vx_i16m4_b4_mu
#define vmsne_vv_i16m8_b2_mu __riscv_vmsne_vv_i16m8_b2_mu
#define vmsne_vx_i16m8_b2_mu __riscv_vmsne_vx_i16m8_b2_mu
#define vmsne_vv_i32mf2_b64_mu __riscv_vmsne_vv_i32mf2_b64_mu
#define vmsne_vx_i32mf2_b64_mu __riscv_vmsne_vx_i32mf2_b64_mu
#define vmsne_vv_i32m1_b32_mu __riscv_vmsne_vv_i32m1_b32_mu
#define vmsne_vx_i32m1_b32_mu __riscv_vmsne_vx_i32m1_b32_mu
#define vmsne_vv_i32m2_b16_mu __riscv_vmsne_vv_i32m2_b16_mu
#define vmsne_vx_i32m2_b16_mu __riscv_vmsne_vx_i32m2_b16_mu
#define vmsne_vv_i32m4_b8_mu __riscv_vmsne_vv_i32m4_b8_mu
#define vmsne_vx_i32m4_b8_mu __riscv_vmsne_vx_i32m4_b8_mu
#define vmsne_vv_i32m8_b4_mu __riscv_vmsne_vv_i32m8_b4_mu
#define vmsne_vx_i32m8_b4_mu __riscv_vmsne_vx_i32m8_b4_mu
#define vmsne_vv_i64m1_b64_mu __riscv_vmsne_vv_i64m1_b64_mu
#define vmsne_vx_i64m1_b64_mu __riscv_vmsne_vx_i64m1_b64_mu
#define vmsne_vv_i64m2_b32_mu __riscv_vmsne_vv_i64m2_b32_mu
#define vmsne_vx_i64m2_b32_mu __riscv_vmsne_vx_i64m2_b32_mu
#define vmsne_vv_i64m4_b16_mu __riscv_vmsne_vv_i64m4_b16_mu
#define vmsne_vx_i64m4_b16_mu __riscv_vmsne_vx_i64m4_b16_mu
#define vmsne_vv_i64m8_b8_mu __riscv_vmsne_vv_i64m8_b8_mu
#define vmsne_vx_i64m8_b8_mu __riscv_vmsne_vx_i64m8_b8_mu
#define vmslt_vv_i8mf8_b64_mu __riscv_vmslt_vv_i8mf8_b64_mu
#define vmslt_vx_i8mf8_b64_mu __riscv_vmslt_vx_i8mf8_b64_mu
#define vmslt_vv_i8mf4_b32_mu __riscv_vmslt_vv_i8mf4_b32_mu
#define vmslt_vx_i8mf4_b32_mu __riscv_vmslt_vx_i8mf4_b32_mu
#define vmslt_vv_i8mf2_b16_mu __riscv_vmslt_vv_i8mf2_b16_mu
#define vmslt_vx_i8mf2_b16_mu __riscv_vmslt_vx_i8mf2_b16_mu
#define vmslt_vv_i8m1_b8_mu __riscv_vmslt_vv_i8m1_b8_mu
#define vmslt_vx_i8m1_b8_mu __riscv_vmslt_vx_i8m1_b8_mu
#define vmslt_vv_i8m2_b4_mu __riscv_vmslt_vv_i8m2_b4_mu
#define vmslt_vx_i8m2_b4_mu __riscv_vmslt_vx_i8m2_b4_mu
#define vmslt_vv_i8m4_b2_mu __riscv_vmslt_vv_i8m4_b2_mu
#define vmslt_vx_i8m4_b2_mu __riscv_vmslt_vx_i8m4_b2_mu
#define vmslt_vv_i8m8_b1_mu __riscv_vmslt_vv_i8m8_b1_mu
#define vmslt_vx_i8m8_b1_mu __riscv_vmslt_vx_i8m8_b1_mu
#define vmslt_vv_i16mf4_b64_mu __riscv_vmslt_vv_i16mf4_b64_mu
#define vmslt_vx_i16mf4_b64_mu __riscv_vmslt_vx_i16mf4_b64_mu
#define vmslt_vv_i16mf2_b32_mu __riscv_vmslt_vv_i16mf2_b32_mu
#define vmslt_vx_i16mf2_b32_mu __riscv_vmslt_vx_i16mf2_b32_mu
#define vmslt_vv_i16m1_b16_mu __riscv_vmslt_vv_i16m1_b16_mu
#define vmslt_vx_i16m1_b16_mu __riscv_vmslt_vx_i16m1_b16_mu
#define vmslt_vv_i16m2_b8_mu __riscv_vmslt_vv_i16m2_b8_mu
#define vmslt_vx_i16m2_b8_mu __riscv_vmslt_vx_i16m2_b8_mu
#define vmslt_vv_i16m4_b4_mu __riscv_vmslt_vv_i16m4_b4_mu
#define vmslt_vx_i16m4_b4_mu __riscv_vmslt_vx_i16m4_b4_mu
#define vmslt_vv_i16m8_b2_mu __riscv_vmslt_vv_i16m8_b2_mu
#define vmslt_vx_i16m8_b2_mu __riscv_vmslt_vx_i16m8_b2_mu
#define vmslt_vv_i32mf2_b64_mu __riscv_vmslt_vv_i32mf2_b64_mu
#define vmslt_vx_i32mf2_b64_mu __riscv_vmslt_vx_i32mf2_b64_mu
#define vmslt_vv_i32m1_b32_mu __riscv_vmslt_vv_i32m1_b32_mu
#define vmslt_vx_i32m1_b32_mu __riscv_vmslt_vx_i32m1_b32_mu
#define vmslt_vv_i32m2_b16_mu __riscv_vmslt_vv_i32m2_b16_mu
#define vmslt_vx_i32m2_b16_mu __riscv_vmslt_vx_i32m2_b16_mu
#define vmslt_vv_i32m4_b8_mu __riscv_vmslt_vv_i32m4_b8_mu
#define vmslt_vx_i32m4_b8_mu __riscv_vmslt_vx_i32m4_b8_mu
#define vmslt_vv_i32m8_b4_mu __riscv_vmslt_vv_i32m8_b4_mu
#define vmslt_vx_i32m8_b4_mu __riscv_vmslt_vx_i32m8_b4_mu
#define vmslt_vv_i64m1_b64_mu __riscv_vmslt_vv_i64m1_b64_mu
#define vmslt_vx_i64m1_b64_mu __riscv_vmslt_vx_i64m1_b64_mu
#define vmslt_vv_i64m2_b32_mu __riscv_vmslt_vv_i64m2_b32_mu
#define vmslt_vx_i64m2_b32_mu __riscv_vmslt_vx_i64m2_b32_mu
#define vmslt_vv_i64m4_b16_mu __riscv_vmslt_vv_i64m4_b16_mu
#define vmslt_vx_i64m4_b16_mu __riscv_vmslt_vx_i64m4_b16_mu
#define vmslt_vv_i64m8_b8_mu __riscv_vmslt_vv_i64m8_b8_mu
#define vmslt_vx_i64m8_b8_mu __riscv_vmslt_vx_i64m8_b8_mu
#define vmsle_vv_i8mf8_b64_mu __riscv_vmsle_vv_i8mf8_b64_mu
#define vmsle_vx_i8mf8_b64_mu __riscv_vmsle_vx_i8mf8_b64_mu
#define vmsle_vv_i8mf4_b32_mu __riscv_vmsle_vv_i8mf4_b32_mu
#define vmsle_vx_i8mf4_b32_mu __riscv_vmsle_vx_i8mf4_b32_mu
#define vmsle_vv_i8mf2_b16_mu __riscv_vmsle_vv_i8mf2_b16_mu
#define vmsle_vx_i8mf2_b16_mu __riscv_vmsle_vx_i8mf2_b16_mu
#define vmsle_vv_i8m1_b8_mu __riscv_vmsle_vv_i8m1_b8_mu
#define vmsle_vx_i8m1_b8_mu __riscv_vmsle_vx_i8m1_b8_mu
#define vmsle_vv_i8m2_b4_mu __riscv_vmsle_vv_i8m2_b4_mu
#define vmsle_vx_i8m2_b4_mu __riscv_vmsle_vx_i8m2_b4_mu
#define vmsle_vv_i8m4_b2_mu __riscv_vmsle_vv_i8m4_b2_mu
#define vmsle_vx_i8m4_b2_mu __riscv_vmsle_vx_i8m4_b2_mu
#define vmsle_vv_i8m8_b1_mu __riscv_vmsle_vv_i8m8_b1_mu
#define vmsle_vx_i8m8_b1_mu __riscv_vmsle_vx_i8m8_b1_mu
#define vmsle_vv_i16mf4_b64_mu __riscv_vmsle_vv_i16mf4_b64_mu
#define vmsle_vx_i16mf4_b64_mu __riscv_vmsle_vx_i16mf4_b64_mu
#define vmsle_vv_i16mf2_b32_mu __riscv_vmsle_vv_i16mf2_b32_mu
#define vmsle_vx_i16mf2_b32_mu __riscv_vmsle_vx_i16mf2_b32_mu
#define vmsle_vv_i16m1_b16_mu __riscv_vmsle_vv_i16m1_b16_mu
#define vmsle_vx_i16m1_b16_mu __riscv_vmsle_vx_i16m1_b16_mu
#define vmsle_vv_i16m2_b8_mu __riscv_vmsle_vv_i16m2_b8_mu
#define vmsle_vx_i16m2_b8_mu __riscv_vmsle_vx_i16m2_b8_mu
#define vmsle_vv_i16m4_b4_mu __riscv_vmsle_vv_i16m4_b4_mu
#define vmsle_vx_i16m4_b4_mu __riscv_vmsle_vx_i16m4_b4_mu
#define vmsle_vv_i16m8_b2_mu __riscv_vmsle_vv_i16m8_b2_mu
#define vmsle_vx_i16m8_b2_mu __riscv_vmsle_vx_i16m8_b2_mu
#define vmsle_vv_i32mf2_b64_mu __riscv_vmsle_vv_i32mf2_b64_mu
#define vmsle_vx_i32mf2_b64_mu __riscv_vmsle_vx_i32mf2_b64_mu
#define vmsle_vv_i32m1_b32_mu __riscv_vmsle_vv_i32m1_b32_mu
#define vmsle_vx_i32m1_b32_mu __riscv_vmsle_vx_i32m1_b32_mu
#define vmsle_vv_i32m2_b16_mu __riscv_vmsle_vv_i32m2_b16_mu
#define vmsle_vx_i32m2_b16_mu __riscv_vmsle_vx_i32m2_b16_mu
#define vmsle_vv_i32m4_b8_mu __riscv_vmsle_vv_i32m4_b8_mu
#define vmsle_vx_i32m4_b8_mu __riscv_vmsle_vx_i32m4_b8_mu
#define vmsle_vv_i32m8_b4_mu __riscv_vmsle_vv_i32m8_b4_mu
#define vmsle_vx_i32m8_b4_mu __riscv_vmsle_vx_i32m8_b4_mu
#define vmsle_vv_i64m1_b64_mu __riscv_vmsle_vv_i64m1_b64_mu
#define vmsle_vx_i64m1_b64_mu __riscv_vmsle_vx_i64m1_b64_mu
#define vmsle_vv_i64m2_b32_mu __riscv_vmsle_vv_i64m2_b32_mu
#define vmsle_vx_i64m2_b32_mu __riscv_vmsle_vx_i64m2_b32_mu
#define vmsle_vv_i64m4_b16_mu __riscv_vmsle_vv_i64m4_b16_mu
#define vmsle_vx_i64m4_b16_mu __riscv_vmsle_vx_i64m4_b16_mu
#define vmsle_vv_i64m8_b8_mu __riscv_vmsle_vv_i64m8_b8_mu
#define vmsle_vx_i64m8_b8_mu __riscv_vmsle_vx_i64m8_b8_mu
#define vmsgt_vv_i8mf8_b64_mu __riscv_vmsgt_vv_i8mf8_b64_mu
#define vmsgt_vx_i8mf8_b64_mu __riscv_vmsgt_vx_i8mf8_b64_mu
#define vmsgt_vv_i8mf4_b32_mu __riscv_vmsgt_vv_i8mf4_b32_mu
#define vmsgt_vx_i8mf4_b32_mu __riscv_vmsgt_vx_i8mf4_b32_mu
#define vmsgt_vv_i8mf2_b16_mu __riscv_vmsgt_vv_i8mf2_b16_mu
#define vmsgt_vx_i8mf2_b16_mu __riscv_vmsgt_vx_i8mf2_b16_mu
#define vmsgt_vv_i8m1_b8_mu __riscv_vmsgt_vv_i8m1_b8_mu
#define vmsgt_vx_i8m1_b8_mu __riscv_vmsgt_vx_i8m1_b8_mu
#define vmsgt_vv_i8m2_b4_mu __riscv_vmsgt_vv_i8m2_b4_mu
#define vmsgt_vx_i8m2_b4_mu __riscv_vmsgt_vx_i8m2_b4_mu
#define vmsgt_vv_i8m4_b2_mu __riscv_vmsgt_vv_i8m4_b2_mu
#define vmsgt_vx_i8m4_b2_mu __riscv_vmsgt_vx_i8m4_b2_mu
#define vmsgt_vv_i8m8_b1_mu __riscv_vmsgt_vv_i8m8_b1_mu
#define vmsgt_vx_i8m8_b1_mu __riscv_vmsgt_vx_i8m8_b1_mu
#define vmsgt_vv_i16mf4_b64_mu __riscv_vmsgt_vv_i16mf4_b64_mu
#define vmsgt_vx_i16mf4_b64_mu __riscv_vmsgt_vx_i16mf4_b64_mu
#define vmsgt_vv_i16mf2_b32_mu __riscv_vmsgt_vv_i16mf2_b32_mu
#define vmsgt_vx_i16mf2_b32_mu __riscv_vmsgt_vx_i16mf2_b32_mu
#define vmsgt_vv_i16m1_b16_mu __riscv_vmsgt_vv_i16m1_b16_mu
#define vmsgt_vx_i16m1_b16_mu __riscv_vmsgt_vx_i16m1_b16_mu
#define vmsgt_vv_i16m2_b8_mu __riscv_vmsgt_vv_i16m2_b8_mu
#define vmsgt_vx_i16m2_b8_mu __riscv_vmsgt_vx_i16m2_b8_mu
#define vmsgt_vv_i16m4_b4_mu __riscv_vmsgt_vv_i16m4_b4_mu
#define vmsgt_vx_i16m4_b4_mu __riscv_vmsgt_vx_i16m4_b4_mu
#define vmsgt_vv_i16m8_b2_mu __riscv_vmsgt_vv_i16m8_b2_mu
#define vmsgt_vx_i16m8_b2_mu __riscv_vmsgt_vx_i16m8_b2_mu
#define vmsgt_vv_i32mf2_b64_mu __riscv_vmsgt_vv_i32mf2_b64_mu
#define vmsgt_vx_i32mf2_b64_mu __riscv_vmsgt_vx_i32mf2_b64_mu
#define vmsgt_vv_i32m1_b32_mu __riscv_vmsgt_vv_i32m1_b32_mu
#define vmsgt_vx_i32m1_b32_mu __riscv_vmsgt_vx_i32m1_b32_mu
#define vmsgt_vv_i32m2_b16_mu __riscv_vmsgt_vv_i32m2_b16_mu
#define vmsgt_vx_i32m2_b16_mu __riscv_vmsgt_vx_i32m2_b16_mu
#define vmsgt_vv_i32m4_b8_mu __riscv_vmsgt_vv_i32m4_b8_mu
#define vmsgt_vx_i32m4_b8_mu __riscv_vmsgt_vx_i32m4_b8_mu
#define vmsgt_vv_i32m8_b4_mu __riscv_vmsgt_vv_i32m8_b4_mu
#define vmsgt_vx_i32m8_b4_mu __riscv_vmsgt_vx_i32m8_b4_mu
#define vmsgt_vv_i64m1_b64_mu __riscv_vmsgt_vv_i64m1_b64_mu
#define vmsgt_vx_i64m1_b64_mu __riscv_vmsgt_vx_i64m1_b64_mu
#define vmsgt_vv_i64m2_b32_mu __riscv_vmsgt_vv_i64m2_b32_mu
#define vmsgt_vx_i64m2_b32_mu __riscv_vmsgt_vx_i64m2_b32_mu
#define vmsgt_vv_i64m4_b16_mu __riscv_vmsgt_vv_i64m4_b16_mu
#define vmsgt_vx_i64m4_b16_mu __riscv_vmsgt_vx_i64m4_b16_mu
#define vmsgt_vv_i64m8_b8_mu __riscv_vmsgt_vv_i64m8_b8_mu
#define vmsgt_vx_i64m8_b8_mu __riscv_vmsgt_vx_i64m8_b8_mu
#define vmsge_vv_i8mf8_b64_mu __riscv_vmsge_vv_i8mf8_b64_mu
#define vmsge_vx_i8mf8_b64_mu __riscv_vmsge_vx_i8mf8_b64_mu
#define vmsge_vv_i8mf4_b32_mu __riscv_vmsge_vv_i8mf4_b32_mu
#define vmsge_vx_i8mf4_b32_mu __riscv_vmsge_vx_i8mf4_b32_mu
#define vmsge_vv_i8mf2_b16_mu __riscv_vmsge_vv_i8mf2_b16_mu
#define vmsge_vx_i8mf2_b16_mu __riscv_vmsge_vx_i8mf2_b16_mu
#define vmsge_vv_i8m1_b8_mu __riscv_vmsge_vv_i8m1_b8_mu
#define vmsge_vx_i8m1_b8_mu __riscv_vmsge_vx_i8m1_b8_mu
#define vmsge_vv_i8m2_b4_mu __riscv_vmsge_vv_i8m2_b4_mu
#define vmsge_vx_i8m2_b4_mu __riscv_vmsge_vx_i8m2_b4_mu
#define vmsge_vv_i8m4_b2_mu __riscv_vmsge_vv_i8m4_b2_mu
#define vmsge_vx_i8m4_b2_mu __riscv_vmsge_vx_i8m4_b2_mu
#define vmsge_vv_i8m8_b1_mu __riscv_vmsge_vv_i8m8_b1_mu
#define vmsge_vx_i8m8_b1_mu __riscv_vmsge_vx_i8m8_b1_mu
#define vmsge_vv_i16mf4_b64_mu __riscv_vmsge_vv_i16mf4_b64_mu
#define vmsge_vx_i16mf4_b64_mu __riscv_vmsge_vx_i16mf4_b64_mu
#define vmsge_vv_i16mf2_b32_mu __riscv_vmsge_vv_i16mf2_b32_mu
#define vmsge_vx_i16mf2_b32_mu __riscv_vmsge_vx_i16mf2_b32_mu
#define vmsge_vv_i16m1_b16_mu __riscv_vmsge_vv_i16m1_b16_mu
#define vmsge_vx_i16m1_b16_mu __riscv_vmsge_vx_i16m1_b16_mu
#define vmsge_vv_i16m2_b8_mu __riscv_vmsge_vv_i16m2_b8_mu
#define vmsge_vx_i16m2_b8_mu __riscv_vmsge_vx_i16m2_b8_mu
#define vmsge_vv_i16m4_b4_mu __riscv_vmsge_vv_i16m4_b4_mu
#define vmsge_vx_i16m4_b4_mu __riscv_vmsge_vx_i16m4_b4_mu
#define vmsge_vv_i16m8_b2_mu __riscv_vmsge_vv_i16m8_b2_mu
#define vmsge_vx_i16m8_b2_mu __riscv_vmsge_vx_i16m8_b2_mu
#define vmsge_vv_i32mf2_b64_mu __riscv_vmsge_vv_i32mf2_b64_mu
#define vmsge_vx_i32mf2_b64_mu __riscv_vmsge_vx_i32mf2_b64_mu
#define vmsge_vv_i32m1_b32_mu __riscv_vmsge_vv_i32m1_b32_mu
#define vmsge_vx_i32m1_b32_mu __riscv_vmsge_vx_i32m1_b32_mu
#define vmsge_vv_i32m2_b16_mu __riscv_vmsge_vv_i32m2_b16_mu
#define vmsge_vx_i32m2_b16_mu __riscv_vmsge_vx_i32m2_b16_mu
#define vmsge_vv_i32m4_b8_mu __riscv_vmsge_vv_i32m4_b8_mu
#define vmsge_vx_i32m4_b8_mu __riscv_vmsge_vx_i32m4_b8_mu
#define vmsge_vv_i32m8_b4_mu __riscv_vmsge_vv_i32m8_b4_mu
#define vmsge_vx_i32m8_b4_mu __riscv_vmsge_vx_i32m8_b4_mu
#define vmsge_vv_i64m1_b64_mu __riscv_vmsge_vv_i64m1_b64_mu
#define vmsge_vx_i64m1_b64_mu __riscv_vmsge_vx_i64m1_b64_mu
#define vmsge_vv_i64m2_b32_mu __riscv_vmsge_vv_i64m2_b32_mu
#define vmsge_vx_i64m2_b32_mu __riscv_vmsge_vx_i64m2_b32_mu
#define vmsge_vv_i64m4_b16_mu __riscv_vmsge_vv_i64m4_b16_mu
#define vmsge_vx_i64m4_b16_mu __riscv_vmsge_vx_i64m4_b16_mu
#define vmsge_vv_i64m8_b8_mu __riscv_vmsge_vv_i64m8_b8_mu
#define vmsge_vx_i64m8_b8_mu __riscv_vmsge_vx_i64m8_b8_mu
#define vmseq_vv_u8mf8_b64_mu __riscv_vmseq_vv_u8mf8_b64_mu
#define vmseq_vx_u8mf8_b64_mu __riscv_vmseq_vx_u8mf8_b64_mu
#define vmseq_vv_u8mf4_b32_mu __riscv_vmseq_vv_u8mf4_b32_mu
#define vmseq_vx_u8mf4_b32_mu __riscv_vmseq_vx_u8mf4_b32_mu
#define vmseq_vv_u8mf2_b16_mu __riscv_vmseq_vv_u8mf2_b16_mu
#define vmseq_vx_u8mf2_b16_mu __riscv_vmseq_vx_u8mf2_b16_mu
#define vmseq_vv_u8m1_b8_mu __riscv_vmseq_vv_u8m1_b8_mu
#define vmseq_vx_u8m1_b8_mu __riscv_vmseq_vx_u8m1_b8_mu
#define vmseq_vv_u8m2_b4_mu __riscv_vmseq_vv_u8m2_b4_mu
#define vmseq_vx_u8m2_b4_mu __riscv_vmseq_vx_u8m2_b4_mu
#define vmseq_vv_u8m4_b2_mu __riscv_vmseq_vv_u8m4_b2_mu
#define vmseq_vx_u8m4_b2_mu __riscv_vmseq_vx_u8m4_b2_mu
#define vmseq_vv_u8m8_b1_mu __riscv_vmseq_vv_u8m8_b1_mu
#define vmseq_vx_u8m8_b1_mu __riscv_vmseq_vx_u8m8_b1_mu
#define vmseq_vv_u16mf4_b64_mu __riscv_vmseq_vv_u16mf4_b64_mu
#define vmseq_vx_u16mf4_b64_mu __riscv_vmseq_vx_u16mf4_b64_mu
#define vmseq_vv_u16mf2_b32_mu __riscv_vmseq_vv_u16mf2_b32_mu
#define vmseq_vx_u16mf2_b32_mu __riscv_vmseq_vx_u16mf2_b32_mu
#define vmseq_vv_u16m1_b16_mu __riscv_vmseq_vv_u16m1_b16_mu
#define vmseq_vx_u16m1_b16_mu __riscv_vmseq_vx_u16m1_b16_mu
#define vmseq_vv_u16m2_b8_mu __riscv_vmseq_vv_u16m2_b8_mu
#define vmseq_vx_u16m2_b8_mu __riscv_vmseq_vx_u16m2_b8_mu
#define vmseq_vv_u16m4_b4_mu __riscv_vmseq_vv_u16m4_b4_mu
#define vmseq_vx_u16m4_b4_mu __riscv_vmseq_vx_u16m4_b4_mu
#define vmseq_vv_u16m8_b2_mu __riscv_vmseq_vv_u16m8_b2_mu
#define vmseq_vx_u16m8_b2_mu __riscv_vmseq_vx_u16m8_b2_mu
#define vmseq_vv_u32mf2_b64_mu __riscv_vmseq_vv_u32mf2_b64_mu
#define vmseq_vx_u32mf2_b64_mu __riscv_vmseq_vx_u32mf2_b64_mu
#define vmseq_vv_u32m1_b32_mu __riscv_vmseq_vv_u32m1_b32_mu
#define vmseq_vx_u32m1_b32_mu __riscv_vmseq_vx_u32m1_b32_mu
#define vmseq_vv_u32m2_b16_mu __riscv_vmseq_vv_u32m2_b16_mu
#define vmseq_vx_u32m2_b16_mu __riscv_vmseq_vx_u32m2_b16_mu
#define vmseq_vv_u32m4_b8_mu __riscv_vmseq_vv_u32m4_b8_mu
#define vmseq_vx_u32m4_b8_mu __riscv_vmseq_vx_u32m4_b8_mu
#define vmseq_vv_u32m8_b4_mu __riscv_vmseq_vv_u32m8_b4_mu
#define vmseq_vx_u32m8_b4_mu __riscv_vmseq_vx_u32m8_b4_mu
#define vmseq_vv_u64m1_b64_mu __riscv_vmseq_vv_u64m1_b64_mu
#define vmseq_vx_u64m1_b64_mu __riscv_vmseq_vx_u64m1_b64_mu
#define vmseq_vv_u64m2_b32_mu __riscv_vmseq_vv_u64m2_b32_mu
#define vmseq_vx_u64m2_b32_mu __riscv_vmseq_vx_u64m2_b32_mu
#define vmseq_vv_u64m4_b16_mu __riscv_vmseq_vv_u64m4_b16_mu
#define vmseq_vx_u64m4_b16_mu __riscv_vmseq_vx_u64m4_b16_mu
#define vmseq_vv_u64m8_b8_mu __riscv_vmseq_vv_u64m8_b8_mu
#define vmseq_vx_u64m8_b8_mu __riscv_vmseq_vx_u64m8_b8_mu
#define vmsne_vv_u8mf8_b64_mu __riscv_vmsne_vv_u8mf8_b64_mu
#define vmsne_vx_u8mf8_b64_mu __riscv_vmsne_vx_u8mf8_b64_mu
#define vmsne_vv_u8mf4_b32_mu __riscv_vmsne_vv_u8mf4_b32_mu
#define vmsne_vx_u8mf4_b32_mu __riscv_vmsne_vx_u8mf4_b32_mu
#define vmsne_vv_u8mf2_b16_mu __riscv_vmsne_vv_u8mf2_b16_mu
#define vmsne_vx_u8mf2_b16_mu __riscv_vmsne_vx_u8mf2_b16_mu
#define vmsne_vv_u8m1_b8_mu __riscv_vmsne_vv_u8m1_b8_mu
#define vmsne_vx_u8m1_b8_mu __riscv_vmsne_vx_u8m1_b8_mu
#define vmsne_vv_u8m2_b4_mu __riscv_vmsne_vv_u8m2_b4_mu
#define vmsne_vx_u8m2_b4_mu __riscv_vmsne_vx_u8m2_b4_mu
#define vmsne_vv_u8m4_b2_mu __riscv_vmsne_vv_u8m4_b2_mu
#define vmsne_vx_u8m4_b2_mu __riscv_vmsne_vx_u8m4_b2_mu
#define vmsne_vv_u8m8_b1_mu __riscv_vmsne_vv_u8m8_b1_mu
#define vmsne_vx_u8m8_b1_mu __riscv_vmsne_vx_u8m8_b1_mu
#define vmsne_vv_u16mf4_b64_mu __riscv_vmsne_vv_u16mf4_b64_mu
#define vmsne_vx_u16mf4_b64_mu __riscv_vmsne_vx_u16mf4_b64_mu
#define vmsne_vv_u16mf2_b32_mu __riscv_vmsne_vv_u16mf2_b32_mu
#define vmsne_vx_u16mf2_b32_mu __riscv_vmsne_vx_u16mf2_b32_mu
#define vmsne_vv_u16m1_b16_mu __riscv_vmsne_vv_u16m1_b16_mu
#define vmsne_vx_u16m1_b16_mu __riscv_vmsne_vx_u16m1_b16_mu
#define vmsne_vv_u16m2_b8_mu __riscv_vmsne_vv_u16m2_b8_mu
#define vmsne_vx_u16m2_b8_mu __riscv_vmsne_vx_u16m2_b8_mu
#define vmsne_vv_u16m4_b4_mu __riscv_vmsne_vv_u16m4_b4_mu
#define vmsne_vx_u16m4_b4_mu __riscv_vmsne_vx_u16m4_b4_mu
#define vmsne_vv_u16m8_b2_mu __riscv_vmsne_vv_u16m8_b2_mu
#define vmsne_vx_u16m8_b2_mu __riscv_vmsne_vx_u16m8_b2_mu
#define vmsne_vv_u32mf2_b64_mu __riscv_vmsne_vv_u32mf2_b64_mu
#define vmsne_vx_u32mf2_b64_mu __riscv_vmsne_vx_u32mf2_b64_mu
#define vmsne_vv_u32m1_b32_mu __riscv_vmsne_vv_u32m1_b32_mu
#define vmsne_vx_u32m1_b32_mu __riscv_vmsne_vx_u32m1_b32_mu
#define vmsne_vv_u32m2_b16_mu __riscv_vmsne_vv_u32m2_b16_mu
#define vmsne_vx_u32m2_b16_mu __riscv_vmsne_vx_u32m2_b16_mu
#define vmsne_vv_u32m4_b8_mu __riscv_vmsne_vv_u32m4_b8_mu
#define vmsne_vx_u32m4_b8_mu __riscv_vmsne_vx_u32m4_b8_mu
#define vmsne_vv_u32m8_b4_mu __riscv_vmsne_vv_u32m8_b4_mu
#define vmsne_vx_u32m8_b4_mu __riscv_vmsne_vx_u32m8_b4_mu
#define vmsne_vv_u64m1_b64_mu __riscv_vmsne_vv_u64m1_b64_mu
#define vmsne_vx_u64m1_b64_mu __riscv_vmsne_vx_u64m1_b64_mu
#define vmsne_vv_u64m2_b32_mu __riscv_vmsne_vv_u64m2_b32_mu
#define vmsne_vx_u64m2_b32_mu __riscv_vmsne_vx_u64m2_b32_mu
#define vmsne_vv_u64m4_b16_mu __riscv_vmsne_vv_u64m4_b16_mu
#define vmsne_vx_u64m4_b16_mu __riscv_vmsne_vx_u64m4_b16_mu
#define vmsne_vv_u64m8_b8_mu __riscv_vmsne_vv_u64m8_b8_mu
#define vmsne_vx_u64m8_b8_mu __riscv_vmsne_vx_u64m8_b8_mu
#define vmsltu_vv_u8mf8_b64_mu __riscv_vmsltu_vv_u8mf8_b64_mu
#define vmsltu_vx_u8mf8_b64_mu __riscv_vmsltu_vx_u8mf8_b64_mu
#define vmsltu_vv_u8mf4_b32_mu __riscv_vmsltu_vv_u8mf4_b32_mu
#define vmsltu_vx_u8mf4_b32_mu __riscv_vmsltu_vx_u8mf4_b32_mu
#define vmsltu_vv_u8mf2_b16_mu __riscv_vmsltu_vv_u8mf2_b16_mu
#define vmsltu_vx_u8mf2_b16_mu __riscv_vmsltu_vx_u8mf2_b16_mu
#define vmsltu_vv_u8m1_b8_mu __riscv_vmsltu_vv_u8m1_b8_mu
#define vmsltu_vx_u8m1_b8_mu __riscv_vmsltu_vx_u8m1_b8_mu
#define vmsltu_vv_u8m2_b4_mu __riscv_vmsltu_vv_u8m2_b4_mu
#define vmsltu_vx_u8m2_b4_mu __riscv_vmsltu_vx_u8m2_b4_mu
#define vmsltu_vv_u8m4_b2_mu __riscv_vmsltu_vv_u8m4_b2_mu
#define vmsltu_vx_u8m4_b2_mu __riscv_vmsltu_vx_u8m4_b2_mu
#define vmsltu_vv_u8m8_b1_mu __riscv_vmsltu_vv_u8m8_b1_mu
#define vmsltu_vx_u8m8_b1_mu __riscv_vmsltu_vx_u8m8_b1_mu
#define vmsltu_vv_u16mf4_b64_mu __riscv_vmsltu_vv_u16mf4_b64_mu
#define vmsltu_vx_u16mf4_b64_mu __riscv_vmsltu_vx_u16mf4_b64_mu
#define vmsltu_vv_u16mf2_b32_mu __riscv_vmsltu_vv_u16mf2_b32_mu
#define vmsltu_vx_u16mf2_b32_mu __riscv_vmsltu_vx_u16mf2_b32_mu
#define vmsltu_vv_u16m1_b16_mu __riscv_vmsltu_vv_u16m1_b16_mu
#define vmsltu_vx_u16m1_b16_mu __riscv_vmsltu_vx_u16m1_b16_mu
#define vmsltu_vv_u16m2_b8_mu __riscv_vmsltu_vv_u16m2_b8_mu
#define vmsltu_vx_u16m2_b8_mu __riscv_vmsltu_vx_u16m2_b8_mu
#define vmsltu_vv_u16m4_b4_mu __riscv_vmsltu_vv_u16m4_b4_mu
#define vmsltu_vx_u16m4_b4_mu __riscv_vmsltu_vx_u16m4_b4_mu
#define vmsltu_vv_u16m8_b2_mu __riscv_vmsltu_vv_u16m8_b2_mu
#define vmsltu_vx_u16m8_b2_mu __riscv_vmsltu_vx_u16m8_b2_mu
#define vmsltu_vv_u32mf2_b64_mu __riscv_vmsltu_vv_u32mf2_b64_mu
#define vmsltu_vx_u32mf2_b64_mu __riscv_vmsltu_vx_u32mf2_b64_mu
#define vmsltu_vv_u32m1_b32_mu __riscv_vmsltu_vv_u32m1_b32_mu
#define vmsltu_vx_u32m1_b32_mu __riscv_vmsltu_vx_u32m1_b32_mu
#define vmsltu_vv_u32m2_b16_mu __riscv_vmsltu_vv_u32m2_b16_mu
#define vmsltu_vx_u32m2_b16_mu __riscv_vmsltu_vx_u32m2_b16_mu
#define vmsltu_vv_u32m4_b8_mu __riscv_vmsltu_vv_u32m4_b8_mu
#define vmsltu_vx_u32m4_b8_mu __riscv_vmsltu_vx_u32m4_b8_mu
#define vmsltu_vv_u32m8_b4_mu __riscv_vmsltu_vv_u32m8_b4_mu
#define vmsltu_vx_u32m8_b4_mu __riscv_vmsltu_vx_u32m8_b4_mu
#define vmsltu_vv_u64m1_b64_mu __riscv_vmsltu_vv_u64m1_b64_mu
#define vmsltu_vx_u64m1_b64_mu __riscv_vmsltu_vx_u64m1_b64_mu
#define vmsltu_vv_u64m2_b32_mu __riscv_vmsltu_vv_u64m2_b32_mu
#define vmsltu_vx_u64m2_b32_mu __riscv_vmsltu_vx_u64m2_b32_mu
#define vmsltu_vv_u64m4_b16_mu __riscv_vmsltu_vv_u64m4_b16_mu
#define vmsltu_vx_u64m4_b16_mu __riscv_vmsltu_vx_u64m4_b16_mu
#define vmsltu_vv_u64m8_b8_mu __riscv_vmsltu_vv_u64m8_b8_mu
#define vmsltu_vx_u64m8_b8_mu __riscv_vmsltu_vx_u64m8_b8_mu
#define vmsleu_vv_u8mf8_b64_mu __riscv_vmsleu_vv_u8mf8_b64_mu
#define vmsleu_vx_u8mf8_b64_mu __riscv_vmsleu_vx_u8mf8_b64_mu
#define vmsleu_vv_u8mf4_b32_mu __riscv_vmsleu_vv_u8mf4_b32_mu
#define vmsleu_vx_u8mf4_b32_mu __riscv_vmsleu_vx_u8mf4_b32_mu
#define vmsleu_vv_u8mf2_b16_mu __riscv_vmsleu_vv_u8mf2_b16_mu
#define vmsleu_vx_u8mf2_b16_mu __riscv_vmsleu_vx_u8mf2_b16_mu
#define vmsleu_vv_u8m1_b8_mu __riscv_vmsleu_vv_u8m1_b8_mu
#define vmsleu_vx_u8m1_b8_mu __riscv_vmsleu_vx_u8m1_b8_mu
#define vmsleu_vv_u8m2_b4_mu __riscv_vmsleu_vv_u8m2_b4_mu
#define vmsleu_vx_u8m2_b4_mu __riscv_vmsleu_vx_u8m2_b4_mu
#define vmsleu_vv_u8m4_b2_mu __riscv_vmsleu_vv_u8m4_b2_mu
#define vmsleu_vx_u8m4_b2_mu __riscv_vmsleu_vx_u8m4_b2_mu
#define vmsleu_vv_u8m8_b1_mu __riscv_vmsleu_vv_u8m8_b1_mu
#define vmsleu_vx_u8m8_b1_mu __riscv_vmsleu_vx_u8m8_b1_mu
#define vmsleu_vv_u16mf4_b64_mu __riscv_vmsleu_vv_u16mf4_b64_mu
#define vmsleu_vx_u16mf4_b64_mu __riscv_vmsleu_vx_u16mf4_b64_mu
#define vmsleu_vv_u16mf2_b32_mu __riscv_vmsleu_vv_u16mf2_b32_mu
#define vmsleu_vx_u16mf2_b32_mu __riscv_vmsleu_vx_u16mf2_b32_mu
#define vmsleu_vv_u16m1_b16_mu __riscv_vmsleu_vv_u16m1_b16_mu
#define vmsleu_vx_u16m1_b16_mu __riscv_vmsleu_vx_u16m1_b16_mu
#define vmsleu_vv_u16m2_b8_mu __riscv_vmsleu_vv_u16m2_b8_mu
#define vmsleu_vx_u16m2_b8_mu __riscv_vmsleu_vx_u16m2_b8_mu
#define vmsleu_vv_u16m4_b4_mu __riscv_vmsleu_vv_u16m4_b4_mu
#define vmsleu_vx_u16m4_b4_mu __riscv_vmsleu_vx_u16m4_b4_mu
#define vmsleu_vv_u16m8_b2_mu __riscv_vmsleu_vv_u16m8_b2_mu
#define vmsleu_vx_u16m8_b2_mu __riscv_vmsleu_vx_u16m8_b2_mu
#define vmsleu_vv_u32mf2_b64_mu __riscv_vmsleu_vv_u32mf2_b64_mu
#define vmsleu_vx_u32mf2_b64_mu __riscv_vmsleu_vx_u32mf2_b64_mu
#define vmsleu_vv_u32m1_b32_mu __riscv_vmsleu_vv_u32m1_b32_mu
#define vmsleu_vx_u32m1_b32_mu __riscv_vmsleu_vx_u32m1_b32_mu
#define vmsleu_vv_u32m2_b16_mu __riscv_vmsleu_vv_u32m2_b16_mu
#define vmsleu_vx_u32m2_b16_mu __riscv_vmsleu_vx_u32m2_b16_mu
#define vmsleu_vv_u32m4_b8_mu __riscv_vmsleu_vv_u32m4_b8_mu
#define vmsleu_vx_u32m4_b8_mu __riscv_vmsleu_vx_u32m4_b8_mu
#define vmsleu_vv_u32m8_b4_mu __riscv_vmsleu_vv_u32m8_b4_mu
#define vmsleu_vx_u32m8_b4_mu __riscv_vmsleu_vx_u32m8_b4_mu
#define vmsleu_vv_u64m1_b64_mu __riscv_vmsleu_vv_u64m1_b64_mu
#define vmsleu_vx_u64m1_b64_mu __riscv_vmsleu_vx_u64m1_b64_mu
#define vmsleu_vv_u64m2_b32_mu __riscv_vmsleu_vv_u64m2_b32_mu
#define vmsleu_vx_u64m2_b32_mu __riscv_vmsleu_vx_u64m2_b32_mu
#define vmsleu_vv_u64m4_b16_mu __riscv_vmsleu_vv_u64m4_b16_mu
#define vmsleu_vx_u64m4_b16_mu __riscv_vmsleu_vx_u64m4_b16_mu
#define vmsleu_vv_u64m8_b8_mu __riscv_vmsleu_vv_u64m8_b8_mu
#define vmsleu_vx_u64m8_b8_mu __riscv_vmsleu_vx_u64m8_b8_mu
#define vmsgtu_vv_u8mf8_b64_mu __riscv_vmsgtu_vv_u8mf8_b64_mu
#define vmsgtu_vx_u8mf8_b64_mu __riscv_vmsgtu_vx_u8mf8_b64_mu
#define vmsgtu_vv_u8mf4_b32_mu __riscv_vmsgtu_vv_u8mf4_b32_mu
#define vmsgtu_vx_u8mf4_b32_mu __riscv_vmsgtu_vx_u8mf4_b32_mu
#define vmsgtu_vv_u8mf2_b16_mu __riscv_vmsgtu_vv_u8mf2_b16_mu
#define vmsgtu_vx_u8mf2_b16_mu __riscv_vmsgtu_vx_u8mf2_b16_mu
#define vmsgtu_vv_u8m1_b8_mu __riscv_vmsgtu_vv_u8m1_b8_mu
#define vmsgtu_vx_u8m1_b8_mu __riscv_vmsgtu_vx_u8m1_b8_mu
#define vmsgtu_vv_u8m2_b4_mu __riscv_vmsgtu_vv_u8m2_b4_mu
#define vmsgtu_vx_u8m2_b4_mu __riscv_vmsgtu_vx_u8m2_b4_mu
#define vmsgtu_vv_u8m4_b2_mu __riscv_vmsgtu_vv_u8m4_b2_mu
#define vmsgtu_vx_u8m4_b2_mu __riscv_vmsgtu_vx_u8m4_b2_mu
#define vmsgtu_vv_u8m8_b1_mu __riscv_vmsgtu_vv_u8m8_b1_mu
#define vmsgtu_vx_u8m8_b1_mu __riscv_vmsgtu_vx_u8m8_b1_mu
#define vmsgtu_vv_u16mf4_b64_mu __riscv_vmsgtu_vv_u16mf4_b64_mu
#define vmsgtu_vx_u16mf4_b64_mu __riscv_vmsgtu_vx_u16mf4_b64_mu
#define vmsgtu_vv_u16mf2_b32_mu __riscv_vmsgtu_vv_u16mf2_b32_mu
#define vmsgtu_vx_u16mf2_b32_mu __riscv_vmsgtu_vx_u16mf2_b32_mu
#define vmsgtu_vv_u16m1_b16_mu __riscv_vmsgtu_vv_u16m1_b16_mu
#define vmsgtu_vx_u16m1_b16_mu __riscv_vmsgtu_vx_u16m1_b16_mu
#define vmsgtu_vv_u16m2_b8_mu __riscv_vmsgtu_vv_u16m2_b8_mu
#define vmsgtu_vx_u16m2_b8_mu __riscv_vmsgtu_vx_u16m2_b8_mu
#define vmsgtu_vv_u16m4_b4_mu __riscv_vmsgtu_vv_u16m4_b4_mu
#define vmsgtu_vx_u16m4_b4_mu __riscv_vmsgtu_vx_u16m4_b4_mu
#define vmsgtu_vv_u16m8_b2_mu __riscv_vmsgtu_vv_u16m8_b2_mu
#define vmsgtu_vx_u16m8_b2_mu __riscv_vmsgtu_vx_u16m8_b2_mu
#define vmsgtu_vv_u32mf2_b64_mu __riscv_vmsgtu_vv_u32mf2_b64_mu
#define vmsgtu_vx_u32mf2_b64_mu __riscv_vmsgtu_vx_u32mf2_b64_mu
#define vmsgtu_vv_u32m1_b32_mu __riscv_vmsgtu_vv_u32m1_b32_mu
#define vmsgtu_vx_u32m1_b32_mu __riscv_vmsgtu_vx_u32m1_b32_mu
#define vmsgtu_vv_u32m2_b16_mu __riscv_vmsgtu_vv_u32m2_b16_mu
#define vmsgtu_vx_u32m2_b16_mu __riscv_vmsgtu_vx_u32m2_b16_mu
#define vmsgtu_vv_u32m4_b8_mu __riscv_vmsgtu_vv_u32m4_b8_mu
#define vmsgtu_vx_u32m4_b8_mu __riscv_vmsgtu_vx_u32m4_b8_mu
#define vmsgtu_vv_u32m8_b4_mu __riscv_vmsgtu_vv_u32m8_b4_mu
#define vmsgtu_vx_u32m8_b4_mu __riscv_vmsgtu_vx_u32m8_b4_mu
#define vmsgtu_vv_u64m1_b64_mu __riscv_vmsgtu_vv_u64m1_b64_mu
#define vmsgtu_vx_u64m1_b64_mu __riscv_vmsgtu_vx_u64m1_b64_mu
#define vmsgtu_vv_u64m2_b32_mu __riscv_vmsgtu_vv_u64m2_b32_mu
#define vmsgtu_vx_u64m2_b32_mu __riscv_vmsgtu_vx_u64m2_b32_mu
#define vmsgtu_vv_u64m4_b16_mu __riscv_vmsgtu_vv_u64m4_b16_mu
#define vmsgtu_vx_u64m4_b16_mu __riscv_vmsgtu_vx_u64m4_b16_mu
#define vmsgtu_vv_u64m8_b8_mu __riscv_vmsgtu_vv_u64m8_b8_mu
#define vmsgtu_vx_u64m8_b8_mu __riscv_vmsgtu_vx_u64m8_b8_mu
#define vmsgeu_vv_u8mf8_b64_mu __riscv_vmsgeu_vv_u8mf8_b64_mu
#define vmsgeu_vx_u8mf8_b64_mu __riscv_vmsgeu_vx_u8mf8_b64_mu
#define vmsgeu_vv_u8mf4_b32_mu __riscv_vmsgeu_vv_u8mf4_b32_mu
#define vmsgeu_vx_u8mf4_b32_mu __riscv_vmsgeu_vx_u8mf4_b32_mu
#define vmsgeu_vv_u8mf2_b16_mu __riscv_vmsgeu_vv_u8mf2_b16_mu
#define vmsgeu_vx_u8mf2_b16_mu __riscv_vmsgeu_vx_u8mf2_b16_mu
#define vmsgeu_vv_u8m1_b8_mu __riscv_vmsgeu_vv_u8m1_b8_mu
#define vmsgeu_vx_u8m1_b8_mu __riscv_vmsgeu_vx_u8m1_b8_mu
#define vmsgeu_vv_u8m2_b4_mu __riscv_vmsgeu_vv_u8m2_b4_mu
#define vmsgeu_vx_u8m2_b4_mu __riscv_vmsgeu_vx_u8m2_b4_mu
#define vmsgeu_vv_u8m4_b2_mu __riscv_vmsgeu_vv_u8m4_b2_mu
#define vmsgeu_vx_u8m4_b2_mu __riscv_vmsgeu_vx_u8m4_b2_mu
#define vmsgeu_vv_u8m8_b1_mu __riscv_vmsgeu_vv_u8m8_b1_mu
#define vmsgeu_vx_u8m8_b1_mu __riscv_vmsgeu_vx_u8m8_b1_mu
#define vmsgeu_vv_u16mf4_b64_mu __riscv_vmsgeu_vv_u16mf4_b64_mu
#define vmsgeu_vx_u16mf4_b64_mu __riscv_vmsgeu_vx_u16mf4_b64_mu
#define vmsgeu_vv_u16mf2_b32_mu __riscv_vmsgeu_vv_u16mf2_b32_mu
#define vmsgeu_vx_u16mf2_b32_mu __riscv_vmsgeu_vx_u16mf2_b32_mu
#define vmsgeu_vv_u16m1_b16_mu __riscv_vmsgeu_vv_u16m1_b16_mu
#define vmsgeu_vx_u16m1_b16_mu __riscv_vmsgeu_vx_u16m1_b16_mu
#define vmsgeu_vv_u16m2_b8_mu __riscv_vmsgeu_vv_u16m2_b8_mu
#define vmsgeu_vx_u16m2_b8_mu __riscv_vmsgeu_vx_u16m2_b8_mu
#define vmsgeu_vv_u16m4_b4_mu __riscv_vmsgeu_vv_u16m4_b4_mu
#define vmsgeu_vx_u16m4_b4_mu __riscv_vmsgeu_vx_u16m4_b4_mu
#define vmsgeu_vv_u16m8_b2_mu __riscv_vmsgeu_vv_u16m8_b2_mu
#define vmsgeu_vx_u16m8_b2_mu __riscv_vmsgeu_vx_u16m8_b2_mu
#define vmsgeu_vv_u32mf2_b64_mu __riscv_vmsgeu_vv_u32mf2_b64_mu
#define vmsgeu_vx_u32mf2_b64_mu __riscv_vmsgeu_vx_u32mf2_b64_mu
#define vmsgeu_vv_u32m1_b32_mu __riscv_vmsgeu_vv_u32m1_b32_mu
#define vmsgeu_vx_u32m1_b32_mu __riscv_vmsgeu_vx_u32m1_b32_mu
#define vmsgeu_vv_u32m2_b16_mu __riscv_vmsgeu_vv_u32m2_b16_mu
#define vmsgeu_vx_u32m2_b16_mu __riscv_vmsgeu_vx_u32m2_b16_mu
#define vmsgeu_vv_u32m4_b8_mu __riscv_vmsgeu_vv_u32m4_b8_mu
#define vmsgeu_vx_u32m4_b8_mu __riscv_vmsgeu_vx_u32m4_b8_mu
#define vmsgeu_vv_u32m8_b4_mu __riscv_vmsgeu_vv_u32m8_b4_mu
#define vmsgeu_vx_u32m8_b4_mu __riscv_vmsgeu_vx_u32m8_b4_mu
#define vmsgeu_vv_u64m1_b64_mu __riscv_vmsgeu_vv_u64m1_b64_mu
#define vmsgeu_vx_u64m1_b64_mu __riscv_vmsgeu_vx_u64m1_b64_mu
#define vmsgeu_vv_u64m2_b32_mu __riscv_vmsgeu_vv_u64m2_b32_mu
#define vmsgeu_vx_u64m2_b32_mu __riscv_vmsgeu_vx_u64m2_b32_mu
#define vmsgeu_vv_u64m4_b16_mu __riscv_vmsgeu_vv_u64m4_b16_mu
#define vmsgeu_vx_u64m4_b16_mu __riscv_vmsgeu_vx_u64m4_b16_mu
#define vmsgeu_vv_u64m8_b8_mu __riscv_vmsgeu_vv_u64m8_b8_mu
#define vmsgeu_vx_u64m8_b8_mu __riscv_vmsgeu_vx_u64m8_b8_mu
#define vmin_vv_i8mf8_tu __riscv_vmin_vv_i8mf8_tu
#define vmin_vx_i8mf8_tu __riscv_vmin_vx_i8mf8_tu
#define vmin_vv_i8mf4_tu __riscv_vmin_vv_i8mf4_tu
#define vmin_vx_i8mf4_tu __riscv_vmin_vx_i8mf4_tu
#define vmin_vv_i8mf2_tu __riscv_vmin_vv_i8mf2_tu
#define vmin_vx_i8mf2_tu __riscv_vmin_vx_i8mf2_tu
#define vmin_vv_i8m1_tu __riscv_vmin_vv_i8m1_tu
#define vmin_vx_i8m1_tu __riscv_vmin_vx_i8m1_tu
#define vmin_vv_i8m2_tu __riscv_vmin_vv_i8m2_tu
#define vmin_vx_i8m2_tu __riscv_vmin_vx_i8m2_tu
#define vmin_vv_i8m4_tu __riscv_vmin_vv_i8m4_tu
#define vmin_vx_i8m4_tu __riscv_vmin_vx_i8m4_tu
#define vmin_vv_i8m8_tu __riscv_vmin_vv_i8m8_tu
#define vmin_vx_i8m8_tu __riscv_vmin_vx_i8m8_tu
#define vmin_vv_i16mf4_tu __riscv_vmin_vv_i16mf4_tu
#define vmin_vx_i16mf4_tu __riscv_vmin_vx_i16mf4_tu
#define vmin_vv_i16mf2_tu __riscv_vmin_vv_i16mf2_tu
#define vmin_vx_i16mf2_tu __riscv_vmin_vx_i16mf2_tu
#define vmin_vv_i16m1_tu __riscv_vmin_vv_i16m1_tu
#define vmin_vx_i16m1_tu __riscv_vmin_vx_i16m1_tu
#define vmin_vv_i16m2_tu __riscv_vmin_vv_i16m2_tu
#define vmin_vx_i16m2_tu __riscv_vmin_vx_i16m2_tu
#define vmin_vv_i16m4_tu __riscv_vmin_vv_i16m4_tu
#define vmin_vx_i16m4_tu __riscv_vmin_vx_i16m4_tu
#define vmin_vv_i16m8_tu __riscv_vmin_vv_i16m8_tu
#define vmin_vx_i16m8_tu __riscv_vmin_vx_i16m8_tu
#define vmin_vv_i32mf2_tu __riscv_vmin_vv_i32mf2_tu
#define vmin_vx_i32mf2_tu __riscv_vmin_vx_i32mf2_tu
#define vmin_vv_i32m1_tu __riscv_vmin_vv_i32m1_tu
#define vmin_vx_i32m1_tu __riscv_vmin_vx_i32m1_tu
#define vmin_vv_i32m2_tu __riscv_vmin_vv_i32m2_tu
#define vmin_vx_i32m2_tu __riscv_vmin_vx_i32m2_tu
#define vmin_vv_i32m4_tu __riscv_vmin_vv_i32m4_tu
#define vmin_vx_i32m4_tu __riscv_vmin_vx_i32m4_tu
#define vmin_vv_i32m8_tu __riscv_vmin_vv_i32m8_tu
#define vmin_vx_i32m8_tu __riscv_vmin_vx_i32m8_tu
#define vmin_vv_i64m1_tu __riscv_vmin_vv_i64m1_tu
#define vmin_vx_i64m1_tu __riscv_vmin_vx_i64m1_tu
#define vmin_vv_i64m2_tu __riscv_vmin_vv_i64m2_tu
#define vmin_vx_i64m2_tu __riscv_vmin_vx_i64m2_tu
#define vmin_vv_i64m4_tu __riscv_vmin_vv_i64m4_tu
#define vmin_vx_i64m4_tu __riscv_vmin_vx_i64m4_tu
#define vmin_vv_i64m8_tu __riscv_vmin_vv_i64m8_tu
#define vmin_vx_i64m8_tu __riscv_vmin_vx_i64m8_tu
#define vmax_vv_i8mf8_tu __riscv_vmax_vv_i8mf8_tu
#define vmax_vx_i8mf8_tu __riscv_vmax_vx_i8mf8_tu
#define vmax_vv_i8mf4_tu __riscv_vmax_vv_i8mf4_tu
#define vmax_vx_i8mf4_tu __riscv_vmax_vx_i8mf4_tu
#define vmax_vv_i8mf2_tu __riscv_vmax_vv_i8mf2_tu
#define vmax_vx_i8mf2_tu __riscv_vmax_vx_i8mf2_tu
#define vmax_vv_i8m1_tu __riscv_vmax_vv_i8m1_tu
#define vmax_vx_i8m1_tu __riscv_vmax_vx_i8m1_tu
#define vmax_vv_i8m2_tu __riscv_vmax_vv_i8m2_tu
#define vmax_vx_i8m2_tu __riscv_vmax_vx_i8m2_tu
#define vmax_vv_i8m4_tu __riscv_vmax_vv_i8m4_tu
#define vmax_vx_i8m4_tu __riscv_vmax_vx_i8m4_tu
#define vmax_vv_i8m8_tu __riscv_vmax_vv_i8m8_tu
#define vmax_vx_i8m8_tu __riscv_vmax_vx_i8m8_tu
#define vmax_vv_i16mf4_tu __riscv_vmax_vv_i16mf4_tu
#define vmax_vx_i16mf4_tu __riscv_vmax_vx_i16mf4_tu
#define vmax_vv_i16mf2_tu __riscv_vmax_vv_i16mf2_tu
#define vmax_vx_i16mf2_tu __riscv_vmax_vx_i16mf2_tu
#define vmax_vv_i16m1_tu __riscv_vmax_vv_i16m1_tu
#define vmax_vx_i16m1_tu __riscv_vmax_vx_i16m1_tu
#define vmax_vv_i16m2_tu __riscv_vmax_vv_i16m2_tu
#define vmax_vx_i16m2_tu __riscv_vmax_vx_i16m2_tu
#define vmax_vv_i16m4_tu __riscv_vmax_vv_i16m4_tu
#define vmax_vx_i16m4_tu __riscv_vmax_vx_i16m4_tu
#define vmax_vv_i16m8_tu __riscv_vmax_vv_i16m8_tu
#define vmax_vx_i16m8_tu __riscv_vmax_vx_i16m8_tu
#define vmax_vv_i32mf2_tu __riscv_vmax_vv_i32mf2_tu
#define vmax_vx_i32mf2_tu __riscv_vmax_vx_i32mf2_tu
#define vmax_vv_i32m1_tu __riscv_vmax_vv_i32m1_tu
#define vmax_vx_i32m1_tu __riscv_vmax_vx_i32m1_tu
#define vmax_vv_i32m2_tu __riscv_vmax_vv_i32m2_tu
#define vmax_vx_i32m2_tu __riscv_vmax_vx_i32m2_tu
#define vmax_vv_i32m4_tu __riscv_vmax_vv_i32m4_tu
#define vmax_vx_i32m4_tu __riscv_vmax_vx_i32m4_tu
#define vmax_vv_i32m8_tu __riscv_vmax_vv_i32m8_tu
#define vmax_vx_i32m8_tu __riscv_vmax_vx_i32m8_tu
#define vmax_vv_i64m1_tu __riscv_vmax_vv_i64m1_tu
#define vmax_vx_i64m1_tu __riscv_vmax_vx_i64m1_tu
#define vmax_vv_i64m2_tu __riscv_vmax_vv_i64m2_tu
#define vmax_vx_i64m2_tu __riscv_vmax_vx_i64m2_tu
#define vmax_vv_i64m4_tu __riscv_vmax_vv_i64m4_tu
#define vmax_vx_i64m4_tu __riscv_vmax_vx_i64m4_tu
#define vmax_vv_i64m8_tu __riscv_vmax_vv_i64m8_tu
#define vmax_vx_i64m8_tu __riscv_vmax_vx_i64m8_tu
#define vminu_vv_u8mf8_tu __riscv_vminu_vv_u8mf8_tu
#define vminu_vx_u8mf8_tu __riscv_vminu_vx_u8mf8_tu
#define vminu_vv_u8mf4_tu __riscv_vminu_vv_u8mf4_tu
#define vminu_vx_u8mf4_tu __riscv_vminu_vx_u8mf4_tu
#define vminu_vv_u8mf2_tu __riscv_vminu_vv_u8mf2_tu
#define vminu_vx_u8mf2_tu __riscv_vminu_vx_u8mf2_tu
#define vminu_vv_u8m1_tu __riscv_vminu_vv_u8m1_tu
#define vminu_vx_u8m1_tu __riscv_vminu_vx_u8m1_tu
#define vminu_vv_u8m2_tu __riscv_vminu_vv_u8m2_tu
#define vminu_vx_u8m2_tu __riscv_vminu_vx_u8m2_tu
#define vminu_vv_u8m4_tu __riscv_vminu_vv_u8m4_tu
#define vminu_vx_u8m4_tu __riscv_vminu_vx_u8m4_tu
#define vminu_vv_u8m8_tu __riscv_vminu_vv_u8m8_tu
#define vminu_vx_u8m8_tu __riscv_vminu_vx_u8m8_tu
#define vminu_vv_u16mf4_tu __riscv_vminu_vv_u16mf4_tu
#define vminu_vx_u16mf4_tu __riscv_vminu_vx_u16mf4_tu
#define vminu_vv_u16mf2_tu __riscv_vminu_vv_u16mf2_tu
#define vminu_vx_u16mf2_tu __riscv_vminu_vx_u16mf2_tu
#define vminu_vv_u16m1_tu __riscv_vminu_vv_u16m1_tu
#define vminu_vx_u16m1_tu __riscv_vminu_vx_u16m1_tu
#define vminu_vv_u16m2_tu __riscv_vminu_vv_u16m2_tu
#define vminu_vx_u16m2_tu __riscv_vminu_vx_u16m2_tu
#define vminu_vv_u16m4_tu __riscv_vminu_vv_u16m4_tu
#define vminu_vx_u16m4_tu __riscv_vminu_vx_u16m4_tu
#define vminu_vv_u16m8_tu __riscv_vminu_vv_u16m8_tu
#define vminu_vx_u16m8_tu __riscv_vminu_vx_u16m8_tu
#define vminu_vv_u32mf2_tu __riscv_vminu_vv_u32mf2_tu
#define vminu_vx_u32mf2_tu __riscv_vminu_vx_u32mf2_tu
#define vminu_vv_u32m1_tu __riscv_vminu_vv_u32m1_tu
#define vminu_vx_u32m1_tu __riscv_vminu_vx_u32m1_tu
#define vminu_vv_u32m2_tu __riscv_vminu_vv_u32m2_tu
#define vminu_vx_u32m2_tu __riscv_vminu_vx_u32m2_tu
#define vminu_vv_u32m4_tu __riscv_vminu_vv_u32m4_tu
#define vminu_vx_u32m4_tu __riscv_vminu_vx_u32m4_tu
#define vminu_vv_u32m8_tu __riscv_vminu_vv_u32m8_tu
#define vminu_vx_u32m8_tu __riscv_vminu_vx_u32m8_tu
#define vminu_vv_u64m1_tu __riscv_vminu_vv_u64m1_tu
#define vminu_vx_u64m1_tu __riscv_vminu_vx_u64m1_tu
#define vminu_vv_u64m2_tu __riscv_vminu_vv_u64m2_tu
#define vminu_vx_u64m2_tu __riscv_vminu_vx_u64m2_tu
#define vminu_vv_u64m4_tu __riscv_vminu_vv_u64m4_tu
#define vminu_vx_u64m4_tu __riscv_vminu_vx_u64m4_tu
#define vminu_vv_u64m8_tu __riscv_vminu_vv_u64m8_tu
#define vminu_vx_u64m8_tu __riscv_vminu_vx_u64m8_tu
#define vmaxu_vv_u8mf8_tu __riscv_vmaxu_vv_u8mf8_tu
#define vmaxu_vx_u8mf8_tu __riscv_vmaxu_vx_u8mf8_tu
#define vmaxu_vv_u8mf4_tu __riscv_vmaxu_vv_u8mf4_tu
#define vmaxu_vx_u8mf4_tu __riscv_vmaxu_vx_u8mf4_tu
#define vmaxu_vv_u8mf2_tu __riscv_vmaxu_vv_u8mf2_tu
#define vmaxu_vx_u8mf2_tu __riscv_vmaxu_vx_u8mf2_tu
#define vmaxu_vv_u8m1_tu __riscv_vmaxu_vv_u8m1_tu
#define vmaxu_vx_u8m1_tu __riscv_vmaxu_vx_u8m1_tu
#define vmaxu_vv_u8m2_tu __riscv_vmaxu_vv_u8m2_tu
#define vmaxu_vx_u8m2_tu __riscv_vmaxu_vx_u8m2_tu
#define vmaxu_vv_u8m4_tu __riscv_vmaxu_vv_u8m4_tu
#define vmaxu_vx_u8m4_tu __riscv_vmaxu_vx_u8m4_tu
#define vmaxu_vv_u8m8_tu __riscv_vmaxu_vv_u8m8_tu
#define vmaxu_vx_u8m8_tu __riscv_vmaxu_vx_u8m8_tu
#define vmaxu_vv_u16mf4_tu __riscv_vmaxu_vv_u16mf4_tu
#define vmaxu_vx_u16mf4_tu __riscv_vmaxu_vx_u16mf4_tu
#define vmaxu_vv_u16mf2_tu __riscv_vmaxu_vv_u16mf2_tu
#define vmaxu_vx_u16mf2_tu __riscv_vmaxu_vx_u16mf2_tu
#define vmaxu_vv_u16m1_tu __riscv_vmaxu_vv_u16m1_tu
#define vmaxu_vx_u16m1_tu __riscv_vmaxu_vx_u16m1_tu
#define vmaxu_vv_u16m2_tu __riscv_vmaxu_vv_u16m2_tu
#define vmaxu_vx_u16m2_tu __riscv_vmaxu_vx_u16m2_tu
#define vmaxu_vv_u16m4_tu __riscv_vmaxu_vv_u16m4_tu
#define vmaxu_vx_u16m4_tu __riscv_vmaxu_vx_u16m4_tu
#define vmaxu_vv_u16m8_tu __riscv_vmaxu_vv_u16m8_tu
#define vmaxu_vx_u16m8_tu __riscv_vmaxu_vx_u16m8_tu
#define vmaxu_vv_u32mf2_tu __riscv_vmaxu_vv_u32mf2_tu
#define vmaxu_vx_u32mf2_tu __riscv_vmaxu_vx_u32mf2_tu
#define vmaxu_vv_u32m1_tu __riscv_vmaxu_vv_u32m1_tu
#define vmaxu_vx_u32m1_tu __riscv_vmaxu_vx_u32m1_tu
#define vmaxu_vv_u32m2_tu __riscv_vmaxu_vv_u32m2_tu
#define vmaxu_vx_u32m2_tu __riscv_vmaxu_vx_u32m2_tu
#define vmaxu_vv_u32m4_tu __riscv_vmaxu_vv_u32m4_tu
#define vmaxu_vx_u32m4_tu __riscv_vmaxu_vx_u32m4_tu
#define vmaxu_vv_u32m8_tu __riscv_vmaxu_vv_u32m8_tu
#define vmaxu_vx_u32m8_tu __riscv_vmaxu_vx_u32m8_tu
#define vmaxu_vv_u64m1_tu __riscv_vmaxu_vv_u64m1_tu
#define vmaxu_vx_u64m1_tu __riscv_vmaxu_vx_u64m1_tu
#define vmaxu_vv_u64m2_tu __riscv_vmaxu_vv_u64m2_tu
#define vmaxu_vx_u64m2_tu __riscv_vmaxu_vx_u64m2_tu
#define vmaxu_vv_u64m4_tu __riscv_vmaxu_vv_u64m4_tu
#define vmaxu_vx_u64m4_tu __riscv_vmaxu_vx_u64m4_tu
#define vmaxu_vv_u64m8_tu __riscv_vmaxu_vv_u64m8_tu
#define vmaxu_vx_u64m8_tu __riscv_vmaxu_vx_u64m8_tu
#define vmin_vv_i8mf8_ta __riscv_vmin_vv_i8mf8
#define vmin_vx_i8mf8_ta __riscv_vmin_vx_i8mf8
#define vmin_vv_i8mf4_ta __riscv_vmin_vv_i8mf4
#define vmin_vx_i8mf4_ta __riscv_vmin_vx_i8mf4
#define vmin_vv_i8mf2_ta __riscv_vmin_vv_i8mf2
#define vmin_vx_i8mf2_ta __riscv_vmin_vx_i8mf2
#define vmin_vv_i8m1_ta __riscv_vmin_vv_i8m1
#define vmin_vx_i8m1_ta __riscv_vmin_vx_i8m1
#define vmin_vv_i8m2_ta __riscv_vmin_vv_i8m2
#define vmin_vx_i8m2_ta __riscv_vmin_vx_i8m2
#define vmin_vv_i8m4_ta __riscv_vmin_vv_i8m4
#define vmin_vx_i8m4_ta __riscv_vmin_vx_i8m4
#define vmin_vv_i8m8_ta __riscv_vmin_vv_i8m8
#define vmin_vx_i8m8_ta __riscv_vmin_vx_i8m8
#define vmin_vv_i16mf4_ta __riscv_vmin_vv_i16mf4
#define vmin_vx_i16mf4_ta __riscv_vmin_vx_i16mf4
#define vmin_vv_i16mf2_ta __riscv_vmin_vv_i16mf2
#define vmin_vx_i16mf2_ta __riscv_vmin_vx_i16mf2
#define vmin_vv_i16m1_ta __riscv_vmin_vv_i16m1
#define vmin_vx_i16m1_ta __riscv_vmin_vx_i16m1
#define vmin_vv_i16m2_ta __riscv_vmin_vv_i16m2
#define vmin_vx_i16m2_ta __riscv_vmin_vx_i16m2
#define vmin_vv_i16m4_ta __riscv_vmin_vv_i16m4
#define vmin_vx_i16m4_ta __riscv_vmin_vx_i16m4
#define vmin_vv_i16m8_ta __riscv_vmin_vv_i16m8
#define vmin_vx_i16m8_ta __riscv_vmin_vx_i16m8
#define vmin_vv_i32mf2_ta __riscv_vmin_vv_i32mf2
#define vmin_vx_i32mf2_ta __riscv_vmin_vx_i32mf2
#define vmin_vv_i32m1_ta __riscv_vmin_vv_i32m1
#define vmin_vx_i32m1_ta __riscv_vmin_vx_i32m1
#define vmin_vv_i32m2_ta __riscv_vmin_vv_i32m2
#define vmin_vx_i32m2_ta __riscv_vmin_vx_i32m2
#define vmin_vv_i32m4_ta __riscv_vmin_vv_i32m4
#define vmin_vx_i32m4_ta __riscv_vmin_vx_i32m4
#define vmin_vv_i32m8_ta __riscv_vmin_vv_i32m8
#define vmin_vx_i32m8_ta __riscv_vmin_vx_i32m8
#define vmin_vv_i64m1_ta __riscv_vmin_vv_i64m1
#define vmin_vx_i64m1_ta __riscv_vmin_vx_i64m1
#define vmin_vv_i64m2_ta __riscv_vmin_vv_i64m2
#define vmin_vx_i64m2_ta __riscv_vmin_vx_i64m2
#define vmin_vv_i64m4_ta __riscv_vmin_vv_i64m4
#define vmin_vx_i64m4_ta __riscv_vmin_vx_i64m4
#define vmin_vv_i64m8_ta __riscv_vmin_vv_i64m8
#define vmin_vx_i64m8_ta __riscv_vmin_vx_i64m8
#define vmax_vv_i8mf8_ta __riscv_vmax_vv_i8mf8
#define vmax_vx_i8mf8_ta __riscv_vmax_vx_i8mf8
#define vmax_vv_i8mf4_ta __riscv_vmax_vv_i8mf4
#define vmax_vx_i8mf4_ta __riscv_vmax_vx_i8mf4
#define vmax_vv_i8mf2_ta __riscv_vmax_vv_i8mf2
#define vmax_vx_i8mf2_ta __riscv_vmax_vx_i8mf2
#define vmax_vv_i8m1_ta __riscv_vmax_vv_i8m1
#define vmax_vx_i8m1_ta __riscv_vmax_vx_i8m1
#define vmax_vv_i8m2_ta __riscv_vmax_vv_i8m2
#define vmax_vx_i8m2_ta __riscv_vmax_vx_i8m2
#define vmax_vv_i8m4_ta __riscv_vmax_vv_i8m4
#define vmax_vx_i8m4_ta __riscv_vmax_vx_i8m4
#define vmax_vv_i8m8_ta __riscv_vmax_vv_i8m8
#define vmax_vx_i8m8_ta __riscv_vmax_vx_i8m8
#define vmax_vv_i16mf4_ta __riscv_vmax_vv_i16mf4
#define vmax_vx_i16mf4_ta __riscv_vmax_vx_i16mf4
#define vmax_vv_i16mf2_ta __riscv_vmax_vv_i16mf2
#define vmax_vx_i16mf2_ta __riscv_vmax_vx_i16mf2
#define vmax_vv_i16m1_ta __riscv_vmax_vv_i16m1
#define vmax_vx_i16m1_ta __riscv_vmax_vx_i16m1
#define vmax_vv_i16m2_ta __riscv_vmax_vv_i16m2
#define vmax_vx_i16m2_ta __riscv_vmax_vx_i16m2
#define vmax_vv_i16m4_ta __riscv_vmax_vv_i16m4
#define vmax_vx_i16m4_ta __riscv_vmax_vx_i16m4
#define vmax_vv_i16m8_ta __riscv_vmax_vv_i16m8
#define vmax_vx_i16m8_ta __riscv_vmax_vx_i16m8
#define vmax_vv_i32mf2_ta __riscv_vmax_vv_i32mf2
#define vmax_vx_i32mf2_ta __riscv_vmax_vx_i32mf2
#define vmax_vv_i32m1_ta __riscv_vmax_vv_i32m1
#define vmax_vx_i32m1_ta __riscv_vmax_vx_i32m1
#define vmax_vv_i32m2_ta __riscv_vmax_vv_i32m2
#define vmax_vx_i32m2_ta __riscv_vmax_vx_i32m2
#define vmax_vv_i32m4_ta __riscv_vmax_vv_i32m4
#define vmax_vx_i32m4_ta __riscv_vmax_vx_i32m4
#define vmax_vv_i32m8_ta __riscv_vmax_vv_i32m8
#define vmax_vx_i32m8_ta __riscv_vmax_vx_i32m8
#define vmax_vv_i64m1_ta __riscv_vmax_vv_i64m1
#define vmax_vx_i64m1_ta __riscv_vmax_vx_i64m1
#define vmax_vv_i64m2_ta __riscv_vmax_vv_i64m2
#define vmax_vx_i64m2_ta __riscv_vmax_vx_i64m2
#define vmax_vv_i64m4_ta __riscv_vmax_vv_i64m4
#define vmax_vx_i64m4_ta __riscv_vmax_vx_i64m4
#define vmax_vv_i64m8_ta __riscv_vmax_vv_i64m8
#define vmax_vx_i64m8_ta __riscv_vmax_vx_i64m8
#define vminu_vv_u8mf8_ta __riscv_vminu_vv_u8mf8
#define vminu_vx_u8mf8_ta __riscv_vminu_vx_u8mf8
#define vminu_vv_u8mf4_ta __riscv_vminu_vv_u8mf4
#define vminu_vx_u8mf4_ta __riscv_vminu_vx_u8mf4
#define vminu_vv_u8mf2_ta __riscv_vminu_vv_u8mf2
#define vminu_vx_u8mf2_ta __riscv_vminu_vx_u8mf2
#define vminu_vv_u8m1_ta __riscv_vminu_vv_u8m1
#define vminu_vx_u8m1_ta __riscv_vminu_vx_u8m1
#define vminu_vv_u8m2_ta __riscv_vminu_vv_u8m2
#define vminu_vx_u8m2_ta __riscv_vminu_vx_u8m2
#define vminu_vv_u8m4_ta __riscv_vminu_vv_u8m4
#define vminu_vx_u8m4_ta __riscv_vminu_vx_u8m4
#define vminu_vv_u8m8_ta __riscv_vminu_vv_u8m8
#define vminu_vx_u8m8_ta __riscv_vminu_vx_u8m8
#define vminu_vv_u16mf4_ta __riscv_vminu_vv_u16mf4
#define vminu_vx_u16mf4_ta __riscv_vminu_vx_u16mf4
#define vminu_vv_u16mf2_ta __riscv_vminu_vv_u16mf2
#define vminu_vx_u16mf2_ta __riscv_vminu_vx_u16mf2
#define vminu_vv_u16m1_ta __riscv_vminu_vv_u16m1
#define vminu_vx_u16m1_ta __riscv_vminu_vx_u16m1
#define vminu_vv_u16m2_ta __riscv_vminu_vv_u16m2
#define vminu_vx_u16m2_ta __riscv_vminu_vx_u16m2
#define vminu_vv_u16m4_ta __riscv_vminu_vv_u16m4
#define vminu_vx_u16m4_ta __riscv_vminu_vx_u16m4
#define vminu_vv_u16m8_ta __riscv_vminu_vv_u16m8
#define vminu_vx_u16m8_ta __riscv_vminu_vx_u16m8
#define vminu_vv_u32mf2_ta __riscv_vminu_vv_u32mf2
#define vminu_vx_u32mf2_ta __riscv_vminu_vx_u32mf2
#define vminu_vv_u32m1_ta __riscv_vminu_vv_u32m1
#define vminu_vx_u32m1_ta __riscv_vminu_vx_u32m1
#define vminu_vv_u32m2_ta __riscv_vminu_vv_u32m2
#define vminu_vx_u32m2_ta __riscv_vminu_vx_u32m2
#define vminu_vv_u32m4_ta __riscv_vminu_vv_u32m4
#define vminu_vx_u32m4_ta __riscv_vminu_vx_u32m4
#define vminu_vv_u32m8_ta __riscv_vminu_vv_u32m8
#define vminu_vx_u32m8_ta __riscv_vminu_vx_u32m8
#define vminu_vv_u64m1_ta __riscv_vminu_vv_u64m1
#define vminu_vx_u64m1_ta __riscv_vminu_vx_u64m1
#define vminu_vv_u64m2_ta __riscv_vminu_vv_u64m2
#define vminu_vx_u64m2_ta __riscv_vminu_vx_u64m2
#define vminu_vv_u64m4_ta __riscv_vminu_vv_u64m4
#define vminu_vx_u64m4_ta __riscv_vminu_vx_u64m4
#define vminu_vv_u64m8_ta __riscv_vminu_vv_u64m8
#define vminu_vx_u64m8_ta __riscv_vminu_vx_u64m8
#define vmaxu_vv_u8mf8_ta __riscv_vmaxu_vv_u8mf8
#define vmaxu_vx_u8mf8_ta __riscv_vmaxu_vx_u8mf8
#define vmaxu_vv_u8mf4_ta __riscv_vmaxu_vv_u8mf4
#define vmaxu_vx_u8mf4_ta __riscv_vmaxu_vx_u8mf4
#define vmaxu_vv_u8mf2_ta __riscv_vmaxu_vv_u8mf2
#define vmaxu_vx_u8mf2_ta __riscv_vmaxu_vx_u8mf2
#define vmaxu_vv_u8m1_ta __riscv_vmaxu_vv_u8m1
#define vmaxu_vx_u8m1_ta __riscv_vmaxu_vx_u8m1
#define vmaxu_vv_u8m2_ta __riscv_vmaxu_vv_u8m2
#define vmaxu_vx_u8m2_ta __riscv_vmaxu_vx_u8m2
#define vmaxu_vv_u8m4_ta __riscv_vmaxu_vv_u8m4
#define vmaxu_vx_u8m4_ta __riscv_vmaxu_vx_u8m4
#define vmaxu_vv_u8m8_ta __riscv_vmaxu_vv_u8m8
#define vmaxu_vx_u8m8_ta __riscv_vmaxu_vx_u8m8
#define vmaxu_vv_u16mf4_ta __riscv_vmaxu_vv_u16mf4
#define vmaxu_vx_u16mf4_ta __riscv_vmaxu_vx_u16mf4
#define vmaxu_vv_u16mf2_ta __riscv_vmaxu_vv_u16mf2
#define vmaxu_vx_u16mf2_ta __riscv_vmaxu_vx_u16mf2
#define vmaxu_vv_u16m1_ta __riscv_vmaxu_vv_u16m1
#define vmaxu_vx_u16m1_ta __riscv_vmaxu_vx_u16m1
#define vmaxu_vv_u16m2_ta __riscv_vmaxu_vv_u16m2
#define vmaxu_vx_u16m2_ta __riscv_vmaxu_vx_u16m2
#define vmaxu_vv_u16m4_ta __riscv_vmaxu_vv_u16m4
#define vmaxu_vx_u16m4_ta __riscv_vmaxu_vx_u16m4
#define vmaxu_vv_u16m8_ta __riscv_vmaxu_vv_u16m8
#define vmaxu_vx_u16m8_ta __riscv_vmaxu_vx_u16m8
#define vmaxu_vv_u32mf2_ta __riscv_vmaxu_vv_u32mf2
#define vmaxu_vx_u32mf2_ta __riscv_vmaxu_vx_u32mf2
#define vmaxu_vv_u32m1_ta __riscv_vmaxu_vv_u32m1
#define vmaxu_vx_u32m1_ta __riscv_vmaxu_vx_u32m1
#define vmaxu_vv_u32m2_ta __riscv_vmaxu_vv_u32m2
#define vmaxu_vx_u32m2_ta __riscv_vmaxu_vx_u32m2
#define vmaxu_vv_u32m4_ta __riscv_vmaxu_vv_u32m4
#define vmaxu_vx_u32m4_ta __riscv_vmaxu_vx_u32m4
#define vmaxu_vv_u32m8_ta __riscv_vmaxu_vv_u32m8
#define vmaxu_vx_u32m8_ta __riscv_vmaxu_vx_u32m8
#define vmaxu_vv_u64m1_ta __riscv_vmaxu_vv_u64m1
#define vmaxu_vx_u64m1_ta __riscv_vmaxu_vx_u64m1
#define vmaxu_vv_u64m2_ta __riscv_vmaxu_vv_u64m2
#define vmaxu_vx_u64m2_ta __riscv_vmaxu_vx_u64m2
#define vmaxu_vv_u64m4_ta __riscv_vmaxu_vv_u64m4
#define vmaxu_vx_u64m4_ta __riscv_vmaxu_vx_u64m4
#define vmaxu_vv_u64m8_ta __riscv_vmaxu_vv_u64m8
#define vmaxu_vx_u64m8_ta __riscv_vmaxu_vx_u64m8
// masked functions
#define vmin_vv_i8mf8_tuma __riscv_vmin_vv_i8mf8_tum
#define vmin_vx_i8mf8_tuma __riscv_vmin_vx_i8mf8_tum
#define vmin_vv_i8mf4_tuma __riscv_vmin_vv_i8mf4_tum
#define vmin_vx_i8mf4_tuma __riscv_vmin_vx_i8mf4_tum
#define vmin_vv_i8mf2_tuma __riscv_vmin_vv_i8mf2_tum
#define vmin_vx_i8mf2_tuma __riscv_vmin_vx_i8mf2_tum
#define vmin_vv_i8m1_tuma __riscv_vmin_vv_i8m1_tum
#define vmin_vx_i8m1_tuma __riscv_vmin_vx_i8m1_tum
#define vmin_vv_i8m2_tuma __riscv_vmin_vv_i8m2_tum
#define vmin_vx_i8m2_tuma __riscv_vmin_vx_i8m2_tum
#define vmin_vv_i8m4_tuma __riscv_vmin_vv_i8m4_tum
#define vmin_vx_i8m4_tuma __riscv_vmin_vx_i8m4_tum
#define vmin_vv_i8m8_tuma __riscv_vmin_vv_i8m8_tum
#define vmin_vx_i8m8_tuma __riscv_vmin_vx_i8m8_tum
#define vmin_vv_i16mf4_tuma __riscv_vmin_vv_i16mf4_tum
#define vmin_vx_i16mf4_tuma __riscv_vmin_vx_i16mf4_tum
#define vmin_vv_i16mf2_tuma __riscv_vmin_vv_i16mf2_tum
#define vmin_vx_i16mf2_tuma __riscv_vmin_vx_i16mf2_tum
#define vmin_vv_i16m1_tuma __riscv_vmin_vv_i16m1_tum
#define vmin_vx_i16m1_tuma __riscv_vmin_vx_i16m1_tum
#define vmin_vv_i16m2_tuma __riscv_vmin_vv_i16m2_tum
#define vmin_vx_i16m2_tuma __riscv_vmin_vx_i16m2_tum
#define vmin_vv_i16m4_tuma __riscv_vmin_vv_i16m4_tum
#define vmin_vx_i16m4_tuma __riscv_vmin_vx_i16m4_tum
#define vmin_vv_i16m8_tuma __riscv_vmin_vv_i16m8_tum
#define vmin_vx_i16m8_tuma __riscv_vmin_vx_i16m8_tum
#define vmin_vv_i32mf2_tuma __riscv_vmin_vv_i32mf2_tum
#define vmin_vx_i32mf2_tuma __riscv_vmin_vx_i32mf2_tum
#define vmin_vv_i32m1_tuma __riscv_vmin_vv_i32m1_tum
#define vmin_vx_i32m1_tuma __riscv_vmin_vx_i32m1_tum
#define vmin_vv_i32m2_tuma __riscv_vmin_vv_i32m2_tum
#define vmin_vx_i32m2_tuma __riscv_vmin_vx_i32m2_tum
#define vmin_vv_i32m4_tuma __riscv_vmin_vv_i32m4_tum
#define vmin_vx_i32m4_tuma __riscv_vmin_vx_i32m4_tum
#define vmin_vv_i32m8_tuma __riscv_vmin_vv_i32m8_tum
#define vmin_vx_i32m8_tuma __riscv_vmin_vx_i32m8_tum
#define vmin_vv_i64m1_tuma __riscv_vmin_vv_i64m1_tum
#define vmin_vx_i64m1_tuma __riscv_vmin_vx_i64m1_tum
#define vmin_vv_i64m2_tuma __riscv_vmin_vv_i64m2_tum
#define vmin_vx_i64m2_tuma __riscv_vmin_vx_i64m2_tum
#define vmin_vv_i64m4_tuma __riscv_vmin_vv_i64m4_tum
#define vmin_vx_i64m4_tuma __riscv_vmin_vx_i64m4_tum
#define vmin_vv_i64m8_tuma __riscv_vmin_vv_i64m8_tum
#define vmin_vx_i64m8_tuma __riscv_vmin_vx_i64m8_tum
#define vmax_vv_i8mf8_tuma __riscv_vmax_vv_i8mf8_tum
#define vmax_vx_i8mf8_tuma __riscv_vmax_vx_i8mf8_tum
#define vmax_vv_i8mf4_tuma __riscv_vmax_vv_i8mf4_tum
#define vmax_vx_i8mf4_tuma __riscv_vmax_vx_i8mf4_tum
#define vmax_vv_i8mf2_tuma __riscv_vmax_vv_i8mf2_tum
#define vmax_vx_i8mf2_tuma __riscv_vmax_vx_i8mf2_tum
#define vmax_vv_i8m1_tuma __riscv_vmax_vv_i8m1_tum
#define vmax_vx_i8m1_tuma __riscv_vmax_vx_i8m1_tum
#define vmax_vv_i8m2_tuma __riscv_vmax_vv_i8m2_tum
#define vmax_vx_i8m2_tuma __riscv_vmax_vx_i8m2_tum
#define vmax_vv_i8m4_tuma __riscv_vmax_vv_i8m4_tum
#define vmax_vx_i8m4_tuma __riscv_vmax_vx_i8m4_tum
#define vmax_vv_i8m8_tuma __riscv_vmax_vv_i8m8_tum
#define vmax_vx_i8m8_tuma __riscv_vmax_vx_i8m8_tum
#define vmax_vv_i16mf4_tuma __riscv_vmax_vv_i16mf4_tum
#define vmax_vx_i16mf4_tuma __riscv_vmax_vx_i16mf4_tum
#define vmax_vv_i16mf2_tuma __riscv_vmax_vv_i16mf2_tum
#define vmax_vx_i16mf2_tuma __riscv_vmax_vx_i16mf2_tum
#define vmax_vv_i16m1_tuma __riscv_vmax_vv_i16m1_tum
#define vmax_vx_i16m1_tuma __riscv_vmax_vx_i16m1_tum
#define vmax_vv_i16m2_tuma __riscv_vmax_vv_i16m2_tum
#define vmax_vx_i16m2_tuma __riscv_vmax_vx_i16m2_tum
#define vmax_vv_i16m4_tuma __riscv_vmax_vv_i16m4_tum
#define vmax_vx_i16m4_tuma __riscv_vmax_vx_i16m4_tum
#define vmax_vv_i16m8_tuma __riscv_vmax_vv_i16m8_tum
#define vmax_vx_i16m8_tuma __riscv_vmax_vx_i16m8_tum
#define vmax_vv_i32mf2_tuma __riscv_vmax_vv_i32mf2_tum
#define vmax_vx_i32mf2_tuma __riscv_vmax_vx_i32mf2_tum
#define vmax_vv_i32m1_tuma __riscv_vmax_vv_i32m1_tum
#define vmax_vx_i32m1_tuma __riscv_vmax_vx_i32m1_tum
#define vmax_vv_i32m2_tuma __riscv_vmax_vv_i32m2_tum
#define vmax_vx_i32m2_tuma __riscv_vmax_vx_i32m2_tum
#define vmax_vv_i32m4_tuma __riscv_vmax_vv_i32m4_tum
#define vmax_vx_i32m4_tuma __riscv_vmax_vx_i32m4_tum
#define vmax_vv_i32m8_tuma __riscv_vmax_vv_i32m8_tum
#define vmax_vx_i32m8_tuma __riscv_vmax_vx_i32m8_tum
#define vmax_vv_i64m1_tuma __riscv_vmax_vv_i64m1_tum
#define vmax_vx_i64m1_tuma __riscv_vmax_vx_i64m1_tum
#define vmax_vv_i64m2_tuma __riscv_vmax_vv_i64m2_tum
#define vmax_vx_i64m2_tuma __riscv_vmax_vx_i64m2_tum
#define vmax_vv_i64m4_tuma __riscv_vmax_vv_i64m4_tum
#define vmax_vx_i64m4_tuma __riscv_vmax_vx_i64m4_tum
#define vmax_vv_i64m8_tuma __riscv_vmax_vv_i64m8_tum
#define vmax_vx_i64m8_tuma __riscv_vmax_vx_i64m8_tum
#define vminu_vv_u8mf8_tuma __riscv_vminu_vv_u8mf8_tum
#define vminu_vx_u8mf8_tuma __riscv_vminu_vx_u8mf8_tum
#define vminu_vv_u8mf4_tuma __riscv_vminu_vv_u8mf4_tum
#define vminu_vx_u8mf4_tuma __riscv_vminu_vx_u8mf4_tum
#define vminu_vv_u8mf2_tuma __riscv_vminu_vv_u8mf2_tum
#define vminu_vx_u8mf2_tuma __riscv_vminu_vx_u8mf2_tum
#define vminu_vv_u8m1_tuma __riscv_vminu_vv_u8m1_tum
#define vminu_vx_u8m1_tuma __riscv_vminu_vx_u8m1_tum
#define vminu_vv_u8m2_tuma __riscv_vminu_vv_u8m2_tum
#define vminu_vx_u8m2_tuma __riscv_vminu_vx_u8m2_tum
#define vminu_vv_u8m4_tuma __riscv_vminu_vv_u8m4_tum
#define vminu_vx_u8m4_tuma __riscv_vminu_vx_u8m4_tum
#define vminu_vv_u8m8_tuma __riscv_vminu_vv_u8m8_tum
#define vminu_vx_u8m8_tuma __riscv_vminu_vx_u8m8_tum
#define vminu_vv_u16mf4_tuma __riscv_vminu_vv_u16mf4_tum
#define vminu_vx_u16mf4_tuma __riscv_vminu_vx_u16mf4_tum
#define vminu_vv_u16mf2_tuma __riscv_vminu_vv_u16mf2_tum
#define vminu_vx_u16mf2_tuma __riscv_vminu_vx_u16mf2_tum
#define vminu_vv_u16m1_tuma __riscv_vminu_vv_u16m1_tum
#define vminu_vx_u16m1_tuma __riscv_vminu_vx_u16m1_tum
#define vminu_vv_u16m2_tuma __riscv_vminu_vv_u16m2_tum
#define vminu_vx_u16m2_tuma __riscv_vminu_vx_u16m2_tum
#define vminu_vv_u16m4_tuma __riscv_vminu_vv_u16m4_tum
#define vminu_vx_u16m4_tuma __riscv_vminu_vx_u16m4_tum
#define vminu_vv_u16m8_tuma __riscv_vminu_vv_u16m8_tum
#define vminu_vx_u16m8_tuma __riscv_vminu_vx_u16m8_tum
#define vminu_vv_u32mf2_tuma __riscv_vminu_vv_u32mf2_tum
#define vminu_vx_u32mf2_tuma __riscv_vminu_vx_u32mf2_tum
#define vminu_vv_u32m1_tuma __riscv_vminu_vv_u32m1_tum
#define vminu_vx_u32m1_tuma __riscv_vminu_vx_u32m1_tum
#define vminu_vv_u32m2_tuma __riscv_vminu_vv_u32m2_tum
#define vminu_vx_u32m2_tuma __riscv_vminu_vx_u32m2_tum
#define vminu_vv_u32m4_tuma __riscv_vminu_vv_u32m4_tum
#define vminu_vx_u32m4_tuma __riscv_vminu_vx_u32m4_tum
#define vminu_vv_u32m8_tuma __riscv_vminu_vv_u32m8_tum
#define vminu_vx_u32m8_tuma __riscv_vminu_vx_u32m8_tum
#define vminu_vv_u64m1_tuma __riscv_vminu_vv_u64m1_tum
#define vminu_vx_u64m1_tuma __riscv_vminu_vx_u64m1_tum
#define vminu_vv_u64m2_tuma __riscv_vminu_vv_u64m2_tum
#define vminu_vx_u64m2_tuma __riscv_vminu_vx_u64m2_tum
#define vminu_vv_u64m4_tuma __riscv_vminu_vv_u64m4_tum
#define vminu_vx_u64m4_tuma __riscv_vminu_vx_u64m4_tum
#define vminu_vv_u64m8_tuma __riscv_vminu_vv_u64m8_tum
#define vminu_vx_u64m8_tuma __riscv_vminu_vx_u64m8_tum
#define vmaxu_vv_u8mf8_tuma __riscv_vmaxu_vv_u8mf8_tum
#define vmaxu_vx_u8mf8_tuma __riscv_vmaxu_vx_u8mf8_tum
#define vmaxu_vv_u8mf4_tuma __riscv_vmaxu_vv_u8mf4_tum
#define vmaxu_vx_u8mf4_tuma __riscv_vmaxu_vx_u8mf4_tum
#define vmaxu_vv_u8mf2_tuma __riscv_vmaxu_vv_u8mf2_tum
#define vmaxu_vx_u8mf2_tuma __riscv_vmaxu_vx_u8mf2_tum
#define vmaxu_vv_u8m1_tuma __riscv_vmaxu_vv_u8m1_tum
#define vmaxu_vx_u8m1_tuma __riscv_vmaxu_vx_u8m1_tum
#define vmaxu_vv_u8m2_tuma __riscv_vmaxu_vv_u8m2_tum
#define vmaxu_vx_u8m2_tuma __riscv_vmaxu_vx_u8m2_tum
#define vmaxu_vv_u8m4_tuma __riscv_vmaxu_vv_u8m4_tum
#define vmaxu_vx_u8m4_tuma __riscv_vmaxu_vx_u8m4_tum
#define vmaxu_vv_u8m8_tuma __riscv_vmaxu_vv_u8m8_tum
#define vmaxu_vx_u8m8_tuma __riscv_vmaxu_vx_u8m8_tum
#define vmaxu_vv_u16mf4_tuma __riscv_vmaxu_vv_u16mf4_tum
#define vmaxu_vx_u16mf4_tuma __riscv_vmaxu_vx_u16mf4_tum
#define vmaxu_vv_u16mf2_tuma __riscv_vmaxu_vv_u16mf2_tum
#define vmaxu_vx_u16mf2_tuma __riscv_vmaxu_vx_u16mf2_tum
#define vmaxu_vv_u16m1_tuma __riscv_vmaxu_vv_u16m1_tum
#define vmaxu_vx_u16m1_tuma __riscv_vmaxu_vx_u16m1_tum
#define vmaxu_vv_u16m2_tuma __riscv_vmaxu_vv_u16m2_tum
#define vmaxu_vx_u16m2_tuma __riscv_vmaxu_vx_u16m2_tum
#define vmaxu_vv_u16m4_tuma __riscv_vmaxu_vv_u16m4_tum
#define vmaxu_vx_u16m4_tuma __riscv_vmaxu_vx_u16m4_tum
#define vmaxu_vv_u16m8_tuma __riscv_vmaxu_vv_u16m8_tum
#define vmaxu_vx_u16m8_tuma __riscv_vmaxu_vx_u16m8_tum
#define vmaxu_vv_u32mf2_tuma __riscv_vmaxu_vv_u32mf2_tum
#define vmaxu_vx_u32mf2_tuma __riscv_vmaxu_vx_u32mf2_tum
#define vmaxu_vv_u32m1_tuma __riscv_vmaxu_vv_u32m1_tum
#define vmaxu_vx_u32m1_tuma __riscv_vmaxu_vx_u32m1_tum
#define vmaxu_vv_u32m2_tuma __riscv_vmaxu_vv_u32m2_tum
#define vmaxu_vx_u32m2_tuma __riscv_vmaxu_vx_u32m2_tum
#define vmaxu_vv_u32m4_tuma __riscv_vmaxu_vv_u32m4_tum
#define vmaxu_vx_u32m4_tuma __riscv_vmaxu_vx_u32m4_tum
#define vmaxu_vv_u32m8_tuma __riscv_vmaxu_vv_u32m8_tum
#define vmaxu_vx_u32m8_tuma __riscv_vmaxu_vx_u32m8_tum
#define vmaxu_vv_u64m1_tuma __riscv_vmaxu_vv_u64m1_tum
#define vmaxu_vx_u64m1_tuma __riscv_vmaxu_vx_u64m1_tum
#define vmaxu_vv_u64m2_tuma __riscv_vmaxu_vv_u64m2_tum
#define vmaxu_vx_u64m2_tuma __riscv_vmaxu_vx_u64m2_tum
#define vmaxu_vv_u64m4_tuma __riscv_vmaxu_vv_u64m4_tum
#define vmaxu_vx_u64m4_tuma __riscv_vmaxu_vx_u64m4_tum
#define vmaxu_vv_u64m8_tuma __riscv_vmaxu_vv_u64m8_tum
#define vmaxu_vx_u64m8_tuma __riscv_vmaxu_vx_u64m8_tum
// masked functions
#define vmin_vv_i8mf8_tumu __riscv_vmin_vv_i8mf8_tumu
#define vmin_vx_i8mf8_tumu __riscv_vmin_vx_i8mf8_tumu
#define vmin_vv_i8mf4_tumu __riscv_vmin_vv_i8mf4_tumu
#define vmin_vx_i8mf4_tumu __riscv_vmin_vx_i8mf4_tumu
#define vmin_vv_i8mf2_tumu __riscv_vmin_vv_i8mf2_tumu
#define vmin_vx_i8mf2_tumu __riscv_vmin_vx_i8mf2_tumu
#define vmin_vv_i8m1_tumu __riscv_vmin_vv_i8m1_tumu
#define vmin_vx_i8m1_tumu __riscv_vmin_vx_i8m1_tumu
#define vmin_vv_i8m2_tumu __riscv_vmin_vv_i8m2_tumu
#define vmin_vx_i8m2_tumu __riscv_vmin_vx_i8m2_tumu
#define vmin_vv_i8m4_tumu __riscv_vmin_vv_i8m4_tumu
#define vmin_vx_i8m4_tumu __riscv_vmin_vx_i8m4_tumu
#define vmin_vv_i8m8_tumu __riscv_vmin_vv_i8m8_tumu
#define vmin_vx_i8m8_tumu __riscv_vmin_vx_i8m8_tumu
#define vmin_vv_i16mf4_tumu __riscv_vmin_vv_i16mf4_tumu
#define vmin_vx_i16mf4_tumu __riscv_vmin_vx_i16mf4_tumu
#define vmin_vv_i16mf2_tumu __riscv_vmin_vv_i16mf2_tumu
#define vmin_vx_i16mf2_tumu __riscv_vmin_vx_i16mf2_tumu
#define vmin_vv_i16m1_tumu __riscv_vmin_vv_i16m1_tumu
#define vmin_vx_i16m1_tumu __riscv_vmin_vx_i16m1_tumu
#define vmin_vv_i16m2_tumu __riscv_vmin_vv_i16m2_tumu
#define vmin_vx_i16m2_tumu __riscv_vmin_vx_i16m2_tumu
#define vmin_vv_i16m4_tumu __riscv_vmin_vv_i16m4_tumu
#define vmin_vx_i16m4_tumu __riscv_vmin_vx_i16m4_tumu
#define vmin_vv_i16m8_tumu __riscv_vmin_vv_i16m8_tumu
#define vmin_vx_i16m8_tumu __riscv_vmin_vx_i16m8_tumu
#define vmin_vv_i32mf2_tumu __riscv_vmin_vv_i32mf2_tumu
#define vmin_vx_i32mf2_tumu __riscv_vmin_vx_i32mf2_tumu
#define vmin_vv_i32m1_tumu __riscv_vmin_vv_i32m1_tumu
#define vmin_vx_i32m1_tumu __riscv_vmin_vx_i32m1_tumu
#define vmin_vv_i32m2_tumu __riscv_vmin_vv_i32m2_tumu
#define vmin_vx_i32m2_tumu __riscv_vmin_vx_i32m2_tumu
#define vmin_vv_i32m4_tumu __riscv_vmin_vv_i32m4_tumu
#define vmin_vx_i32m4_tumu __riscv_vmin_vx_i32m4_tumu
#define vmin_vv_i32m8_tumu __riscv_vmin_vv_i32m8_tumu
#define vmin_vx_i32m8_tumu __riscv_vmin_vx_i32m8_tumu
#define vmin_vv_i64m1_tumu __riscv_vmin_vv_i64m1_tumu
#define vmin_vx_i64m1_tumu __riscv_vmin_vx_i64m1_tumu
#define vmin_vv_i64m2_tumu __riscv_vmin_vv_i64m2_tumu
#define vmin_vx_i64m2_tumu __riscv_vmin_vx_i64m2_tumu
#define vmin_vv_i64m4_tumu __riscv_vmin_vv_i64m4_tumu
#define vmin_vx_i64m4_tumu __riscv_vmin_vx_i64m4_tumu
#define vmin_vv_i64m8_tumu __riscv_vmin_vv_i64m8_tumu
#define vmin_vx_i64m8_tumu __riscv_vmin_vx_i64m8_tumu
#define vmax_vv_i8mf8_tumu __riscv_vmax_vv_i8mf8_tumu
#define vmax_vx_i8mf8_tumu __riscv_vmax_vx_i8mf8_tumu
#define vmax_vv_i8mf4_tumu __riscv_vmax_vv_i8mf4_tumu
#define vmax_vx_i8mf4_tumu __riscv_vmax_vx_i8mf4_tumu
#define vmax_vv_i8mf2_tumu __riscv_vmax_vv_i8mf2_tumu
#define vmax_vx_i8mf2_tumu __riscv_vmax_vx_i8mf2_tumu
#define vmax_vv_i8m1_tumu __riscv_vmax_vv_i8m1_tumu
#define vmax_vx_i8m1_tumu __riscv_vmax_vx_i8m1_tumu
#define vmax_vv_i8m2_tumu __riscv_vmax_vv_i8m2_tumu
#define vmax_vx_i8m2_tumu __riscv_vmax_vx_i8m2_tumu
#define vmax_vv_i8m4_tumu __riscv_vmax_vv_i8m4_tumu
#define vmax_vx_i8m4_tumu __riscv_vmax_vx_i8m4_tumu
#define vmax_vv_i8m8_tumu __riscv_vmax_vv_i8m8_tumu
#define vmax_vx_i8m8_tumu __riscv_vmax_vx_i8m8_tumu
#define vmax_vv_i16mf4_tumu __riscv_vmax_vv_i16mf4_tumu
#define vmax_vx_i16mf4_tumu __riscv_vmax_vx_i16mf4_tumu
#define vmax_vv_i16mf2_tumu __riscv_vmax_vv_i16mf2_tumu
#define vmax_vx_i16mf2_tumu __riscv_vmax_vx_i16mf2_tumu
#define vmax_vv_i16m1_tumu __riscv_vmax_vv_i16m1_tumu
#define vmax_vx_i16m1_tumu __riscv_vmax_vx_i16m1_tumu
#define vmax_vv_i16m2_tumu __riscv_vmax_vv_i16m2_tumu
#define vmax_vx_i16m2_tumu __riscv_vmax_vx_i16m2_tumu
#define vmax_vv_i16m4_tumu __riscv_vmax_vv_i16m4_tumu
#define vmax_vx_i16m4_tumu __riscv_vmax_vx_i16m4_tumu
#define vmax_vv_i16m8_tumu __riscv_vmax_vv_i16m8_tumu
#define vmax_vx_i16m8_tumu __riscv_vmax_vx_i16m8_tumu
#define vmax_vv_i32mf2_tumu __riscv_vmax_vv_i32mf2_tumu
#define vmax_vx_i32mf2_tumu __riscv_vmax_vx_i32mf2_tumu
#define vmax_vv_i32m1_tumu __riscv_vmax_vv_i32m1_tumu
#define vmax_vx_i32m1_tumu __riscv_vmax_vx_i32m1_tumu
#define vmax_vv_i32m2_tumu __riscv_vmax_vv_i32m2_tumu
#define vmax_vx_i32m2_tumu __riscv_vmax_vx_i32m2_tumu
#define vmax_vv_i32m4_tumu __riscv_vmax_vv_i32m4_tumu
#define vmax_vx_i32m4_tumu __riscv_vmax_vx_i32m4_tumu
#define vmax_vv_i32m8_tumu __riscv_vmax_vv_i32m8_tumu
#define vmax_vx_i32m8_tumu __riscv_vmax_vx_i32m8_tumu
#define vmax_vv_i64m1_tumu __riscv_vmax_vv_i64m1_tumu
#define vmax_vx_i64m1_tumu __riscv_vmax_vx_i64m1_tumu
#define vmax_vv_i64m2_tumu __riscv_vmax_vv_i64m2_tumu
#define vmax_vx_i64m2_tumu __riscv_vmax_vx_i64m2_tumu
#define vmax_vv_i64m4_tumu __riscv_vmax_vv_i64m4_tumu
#define vmax_vx_i64m4_tumu __riscv_vmax_vx_i64m4_tumu
#define vmax_vv_i64m8_tumu __riscv_vmax_vv_i64m8_tumu
#define vmax_vx_i64m8_tumu __riscv_vmax_vx_i64m8_tumu
#define vminu_vv_u8mf8_tumu __riscv_vminu_vv_u8mf8_tumu
#define vminu_vx_u8mf8_tumu __riscv_vminu_vx_u8mf8_tumu
#define vminu_vv_u8mf4_tumu __riscv_vminu_vv_u8mf4_tumu
#define vminu_vx_u8mf4_tumu __riscv_vminu_vx_u8mf4_tumu
#define vminu_vv_u8mf2_tumu __riscv_vminu_vv_u8mf2_tumu
#define vminu_vx_u8mf2_tumu __riscv_vminu_vx_u8mf2_tumu
#define vminu_vv_u8m1_tumu __riscv_vminu_vv_u8m1_tumu
#define vminu_vx_u8m1_tumu __riscv_vminu_vx_u8m1_tumu
#define vminu_vv_u8m2_tumu __riscv_vminu_vv_u8m2_tumu
#define vminu_vx_u8m2_tumu __riscv_vminu_vx_u8m2_tumu
#define vminu_vv_u8m4_tumu __riscv_vminu_vv_u8m4_tumu
#define vminu_vx_u8m4_tumu __riscv_vminu_vx_u8m4_tumu
#define vminu_vv_u8m8_tumu __riscv_vminu_vv_u8m8_tumu
#define vminu_vx_u8m8_tumu __riscv_vminu_vx_u8m8_tumu
#define vminu_vv_u16mf4_tumu __riscv_vminu_vv_u16mf4_tumu
#define vminu_vx_u16mf4_tumu __riscv_vminu_vx_u16mf4_tumu
#define vminu_vv_u16mf2_tumu __riscv_vminu_vv_u16mf2_tumu
#define vminu_vx_u16mf2_tumu __riscv_vminu_vx_u16mf2_tumu
#define vminu_vv_u16m1_tumu __riscv_vminu_vv_u16m1_tumu
#define vminu_vx_u16m1_tumu __riscv_vminu_vx_u16m1_tumu
#define vminu_vv_u16m2_tumu __riscv_vminu_vv_u16m2_tumu
#define vminu_vx_u16m2_tumu __riscv_vminu_vx_u16m2_tumu
#define vminu_vv_u16m4_tumu __riscv_vminu_vv_u16m4_tumu
#define vminu_vx_u16m4_tumu __riscv_vminu_vx_u16m4_tumu
#define vminu_vv_u16m8_tumu __riscv_vminu_vv_u16m8_tumu
#define vminu_vx_u16m8_tumu __riscv_vminu_vx_u16m8_tumu
#define vminu_vv_u32mf2_tumu __riscv_vminu_vv_u32mf2_tumu
#define vminu_vx_u32mf2_tumu __riscv_vminu_vx_u32mf2_tumu
#define vminu_vv_u32m1_tumu __riscv_vminu_vv_u32m1_tumu
#define vminu_vx_u32m1_tumu __riscv_vminu_vx_u32m1_tumu
#define vminu_vv_u32m2_tumu __riscv_vminu_vv_u32m2_tumu
#define vminu_vx_u32m2_tumu __riscv_vminu_vx_u32m2_tumu
#define vminu_vv_u32m4_tumu __riscv_vminu_vv_u32m4_tumu
#define vminu_vx_u32m4_tumu __riscv_vminu_vx_u32m4_tumu
#define vminu_vv_u32m8_tumu __riscv_vminu_vv_u32m8_tumu
#define vminu_vx_u32m8_tumu __riscv_vminu_vx_u32m8_tumu
#define vminu_vv_u64m1_tumu __riscv_vminu_vv_u64m1_tumu
#define vminu_vx_u64m1_tumu __riscv_vminu_vx_u64m1_tumu
#define vminu_vv_u64m2_tumu __riscv_vminu_vv_u64m2_tumu
#define vminu_vx_u64m2_tumu __riscv_vminu_vx_u64m2_tumu
#define vminu_vv_u64m4_tumu __riscv_vminu_vv_u64m4_tumu
#define vminu_vx_u64m4_tumu __riscv_vminu_vx_u64m4_tumu
#define vminu_vv_u64m8_tumu __riscv_vminu_vv_u64m8_tumu
#define vminu_vx_u64m8_tumu __riscv_vminu_vx_u64m8_tumu
#define vmaxu_vv_u8mf8_tumu __riscv_vmaxu_vv_u8mf8_tumu
#define vmaxu_vx_u8mf8_tumu __riscv_vmaxu_vx_u8mf8_tumu
#define vmaxu_vv_u8mf4_tumu __riscv_vmaxu_vv_u8mf4_tumu
#define vmaxu_vx_u8mf4_tumu __riscv_vmaxu_vx_u8mf4_tumu
#define vmaxu_vv_u8mf2_tumu __riscv_vmaxu_vv_u8mf2_tumu
#define vmaxu_vx_u8mf2_tumu __riscv_vmaxu_vx_u8mf2_tumu
#define vmaxu_vv_u8m1_tumu __riscv_vmaxu_vv_u8m1_tumu
#define vmaxu_vx_u8m1_tumu __riscv_vmaxu_vx_u8m1_tumu
#define vmaxu_vv_u8m2_tumu __riscv_vmaxu_vv_u8m2_tumu
#define vmaxu_vx_u8m2_tumu __riscv_vmaxu_vx_u8m2_tumu
#define vmaxu_vv_u8m4_tumu __riscv_vmaxu_vv_u8m4_tumu
#define vmaxu_vx_u8m4_tumu __riscv_vmaxu_vx_u8m4_tumu
#define vmaxu_vv_u8m8_tumu __riscv_vmaxu_vv_u8m8_tumu
#define vmaxu_vx_u8m8_tumu __riscv_vmaxu_vx_u8m8_tumu
#define vmaxu_vv_u16mf4_tumu __riscv_vmaxu_vv_u16mf4_tumu
#define vmaxu_vx_u16mf4_tumu __riscv_vmaxu_vx_u16mf4_tumu
#define vmaxu_vv_u16mf2_tumu __riscv_vmaxu_vv_u16mf2_tumu
#define vmaxu_vx_u16mf2_tumu __riscv_vmaxu_vx_u16mf2_tumu
#define vmaxu_vv_u16m1_tumu __riscv_vmaxu_vv_u16m1_tumu
#define vmaxu_vx_u16m1_tumu __riscv_vmaxu_vx_u16m1_tumu
#define vmaxu_vv_u16m2_tumu __riscv_vmaxu_vv_u16m2_tumu
#define vmaxu_vx_u16m2_tumu __riscv_vmaxu_vx_u16m2_tumu
#define vmaxu_vv_u16m4_tumu __riscv_vmaxu_vv_u16m4_tumu
#define vmaxu_vx_u16m4_tumu __riscv_vmaxu_vx_u16m4_tumu
#define vmaxu_vv_u16m8_tumu __riscv_vmaxu_vv_u16m8_tumu
#define vmaxu_vx_u16m8_tumu __riscv_vmaxu_vx_u16m8_tumu
#define vmaxu_vv_u32mf2_tumu __riscv_vmaxu_vv_u32mf2_tumu
#define vmaxu_vx_u32mf2_tumu __riscv_vmaxu_vx_u32mf2_tumu
#define vmaxu_vv_u32m1_tumu __riscv_vmaxu_vv_u32m1_tumu
#define vmaxu_vx_u32m1_tumu __riscv_vmaxu_vx_u32m1_tumu
#define vmaxu_vv_u32m2_tumu __riscv_vmaxu_vv_u32m2_tumu
#define vmaxu_vx_u32m2_tumu __riscv_vmaxu_vx_u32m2_tumu
#define vmaxu_vv_u32m4_tumu __riscv_vmaxu_vv_u32m4_tumu
#define vmaxu_vx_u32m4_tumu __riscv_vmaxu_vx_u32m4_tumu
#define vmaxu_vv_u32m8_tumu __riscv_vmaxu_vv_u32m8_tumu
#define vmaxu_vx_u32m8_tumu __riscv_vmaxu_vx_u32m8_tumu
#define vmaxu_vv_u64m1_tumu __riscv_vmaxu_vv_u64m1_tumu
#define vmaxu_vx_u64m1_tumu __riscv_vmaxu_vx_u64m1_tumu
#define vmaxu_vv_u64m2_tumu __riscv_vmaxu_vv_u64m2_tumu
#define vmaxu_vx_u64m2_tumu __riscv_vmaxu_vx_u64m2_tumu
#define vmaxu_vv_u64m4_tumu __riscv_vmaxu_vv_u64m4_tumu
#define vmaxu_vx_u64m4_tumu __riscv_vmaxu_vx_u64m4_tumu
#define vmaxu_vv_u64m8_tumu __riscv_vmaxu_vv_u64m8_tumu
#define vmaxu_vx_u64m8_tumu __riscv_vmaxu_vx_u64m8_tumu
// masked functions
#define vmin_vv_i8mf8_tama __riscv_vmin_vv_i8mf8_m
#define vmin_vx_i8mf8_tama __riscv_vmin_vx_i8mf8_m
#define vmin_vv_i8mf4_tama __riscv_vmin_vv_i8mf4_m
#define vmin_vx_i8mf4_tama __riscv_vmin_vx_i8mf4_m
#define vmin_vv_i8mf2_tama __riscv_vmin_vv_i8mf2_m
#define vmin_vx_i8mf2_tama __riscv_vmin_vx_i8mf2_m
#define vmin_vv_i8m1_tama __riscv_vmin_vv_i8m1_m
#define vmin_vx_i8m1_tama __riscv_vmin_vx_i8m1_m
#define vmin_vv_i8m2_tama __riscv_vmin_vv_i8m2_m
#define vmin_vx_i8m2_tama __riscv_vmin_vx_i8m2_m
#define vmin_vv_i8m4_tama __riscv_vmin_vv_i8m4_m
#define vmin_vx_i8m4_tama __riscv_vmin_vx_i8m4_m
#define vmin_vv_i8m8_tama __riscv_vmin_vv_i8m8_m
#define vmin_vx_i8m8_tama __riscv_vmin_vx_i8m8_m
#define vmin_vv_i16mf4_tama __riscv_vmin_vv_i16mf4_m
#define vmin_vx_i16mf4_tama __riscv_vmin_vx_i16mf4_m
#define vmin_vv_i16mf2_tama __riscv_vmin_vv_i16mf2_m
#define vmin_vx_i16mf2_tama __riscv_vmin_vx_i16mf2_m
#define vmin_vv_i16m1_tama __riscv_vmin_vv_i16m1_m
#define vmin_vx_i16m1_tama __riscv_vmin_vx_i16m1_m
#define vmin_vv_i16m2_tama __riscv_vmin_vv_i16m2_m
#define vmin_vx_i16m2_tama __riscv_vmin_vx_i16m2_m
#define vmin_vv_i16m4_tama __riscv_vmin_vv_i16m4_m
#define vmin_vx_i16m4_tama __riscv_vmin_vx_i16m4_m
#define vmin_vv_i16m8_tama __riscv_vmin_vv_i16m8_m
#define vmin_vx_i16m8_tama __riscv_vmin_vx_i16m8_m
#define vmin_vv_i32mf2_tama __riscv_vmin_vv_i32mf2_m
#define vmin_vx_i32mf2_tama __riscv_vmin_vx_i32mf2_m
#define vmin_vv_i32m1_tama __riscv_vmin_vv_i32m1_m
#define vmin_vx_i32m1_tama __riscv_vmin_vx_i32m1_m
#define vmin_vv_i32m2_tama __riscv_vmin_vv_i32m2_m
#define vmin_vx_i32m2_tama __riscv_vmin_vx_i32m2_m
#define vmin_vv_i32m4_tama __riscv_vmin_vv_i32m4_m
#define vmin_vx_i32m4_tama __riscv_vmin_vx_i32m4_m
#define vmin_vv_i32m8_tama __riscv_vmin_vv_i32m8_m
#define vmin_vx_i32m8_tama __riscv_vmin_vx_i32m8_m
#define vmin_vv_i64m1_tama __riscv_vmin_vv_i64m1_m
#define vmin_vx_i64m1_tama __riscv_vmin_vx_i64m1_m
#define vmin_vv_i64m2_tama __riscv_vmin_vv_i64m2_m
#define vmin_vx_i64m2_tama __riscv_vmin_vx_i64m2_m
#define vmin_vv_i64m4_tama __riscv_vmin_vv_i64m4_m
#define vmin_vx_i64m4_tama __riscv_vmin_vx_i64m4_m
#define vmin_vv_i64m8_tama __riscv_vmin_vv_i64m8_m
#define vmin_vx_i64m8_tama __riscv_vmin_vx_i64m8_m
#define vmax_vv_i8mf8_tama __riscv_vmax_vv_i8mf8_m
#define vmax_vx_i8mf8_tama __riscv_vmax_vx_i8mf8_m
#define vmax_vv_i8mf4_tama __riscv_vmax_vv_i8mf4_m
#define vmax_vx_i8mf4_tama __riscv_vmax_vx_i8mf4_m
#define vmax_vv_i8mf2_tama __riscv_vmax_vv_i8mf2_m
#define vmax_vx_i8mf2_tama __riscv_vmax_vx_i8mf2_m
#define vmax_vv_i8m1_tama __riscv_vmax_vv_i8m1_m
#define vmax_vx_i8m1_tama __riscv_vmax_vx_i8m1_m
#define vmax_vv_i8m2_tama __riscv_vmax_vv_i8m2_m
#define vmax_vx_i8m2_tama __riscv_vmax_vx_i8m2_m
#define vmax_vv_i8m4_tama __riscv_vmax_vv_i8m4_m
#define vmax_vx_i8m4_tama __riscv_vmax_vx_i8m4_m
#define vmax_vv_i8m8_tama __riscv_vmax_vv_i8m8_m
#define vmax_vx_i8m8_tama __riscv_vmax_vx_i8m8_m
#define vmax_vv_i16mf4_tama __riscv_vmax_vv_i16mf4_m
#define vmax_vx_i16mf4_tama __riscv_vmax_vx_i16mf4_m
#define vmax_vv_i16mf2_tama __riscv_vmax_vv_i16mf2_m
#define vmax_vx_i16mf2_tama __riscv_vmax_vx_i16mf2_m
#define vmax_vv_i16m1_tama __riscv_vmax_vv_i16m1_m
#define vmax_vx_i16m1_tama __riscv_vmax_vx_i16m1_m
#define vmax_vv_i16m2_tama __riscv_vmax_vv_i16m2_m
#define vmax_vx_i16m2_tama __riscv_vmax_vx_i16m2_m
#define vmax_vv_i16m4_tama __riscv_vmax_vv_i16m4_m
#define vmax_vx_i16m4_tama __riscv_vmax_vx_i16m4_m
#define vmax_vv_i16m8_tama __riscv_vmax_vv_i16m8_m
#define vmax_vx_i16m8_tama __riscv_vmax_vx_i16m8_m
#define vmax_vv_i32mf2_tama __riscv_vmax_vv_i32mf2_m
#define vmax_vx_i32mf2_tama __riscv_vmax_vx_i32mf2_m
#define vmax_vv_i32m1_tama __riscv_vmax_vv_i32m1_m
#define vmax_vx_i32m1_tama __riscv_vmax_vx_i32m1_m
#define vmax_vv_i32m2_tama __riscv_vmax_vv_i32m2_m
#define vmax_vx_i32m2_tama __riscv_vmax_vx_i32m2_m
#define vmax_vv_i32m4_tama __riscv_vmax_vv_i32m4_m
#define vmax_vx_i32m4_tama __riscv_vmax_vx_i32m4_m
#define vmax_vv_i32m8_tama __riscv_vmax_vv_i32m8_m
#define vmax_vx_i32m8_tama __riscv_vmax_vx_i32m8_m
#define vmax_vv_i64m1_tama __riscv_vmax_vv_i64m1_m
#define vmax_vx_i64m1_tama __riscv_vmax_vx_i64m1_m
#define vmax_vv_i64m2_tama __riscv_vmax_vv_i64m2_m
#define vmax_vx_i64m2_tama __riscv_vmax_vx_i64m2_m
#define vmax_vv_i64m4_tama __riscv_vmax_vv_i64m4_m
#define vmax_vx_i64m4_tama __riscv_vmax_vx_i64m4_m
#define vmax_vv_i64m8_tama __riscv_vmax_vv_i64m8_m
#define vmax_vx_i64m8_tama __riscv_vmax_vx_i64m8_m
#define vminu_vv_u8mf8_tama __riscv_vminu_vv_u8mf8_m
#define vminu_vx_u8mf8_tama __riscv_vminu_vx_u8mf8_m
#define vminu_vv_u8mf4_tama __riscv_vminu_vv_u8mf4_m
#define vminu_vx_u8mf4_tama __riscv_vminu_vx_u8mf4_m
#define vminu_vv_u8mf2_tama __riscv_vminu_vv_u8mf2_m
#define vminu_vx_u8mf2_tama __riscv_vminu_vx_u8mf2_m
#define vminu_vv_u8m1_tama __riscv_vminu_vv_u8m1_m
#define vminu_vx_u8m1_tama __riscv_vminu_vx_u8m1_m
#define vminu_vv_u8m2_tama __riscv_vminu_vv_u8m2_m
#define vminu_vx_u8m2_tama __riscv_vminu_vx_u8m2_m
#define vminu_vv_u8m4_tama __riscv_vminu_vv_u8m4_m
#define vminu_vx_u8m4_tama __riscv_vminu_vx_u8m4_m
#define vminu_vv_u8m8_tama __riscv_vminu_vv_u8m8_m
#define vminu_vx_u8m8_tama __riscv_vminu_vx_u8m8_m
#define vminu_vv_u16mf4_tama __riscv_vminu_vv_u16mf4_m
#define vminu_vx_u16mf4_tama __riscv_vminu_vx_u16mf4_m
#define vminu_vv_u16mf2_tama __riscv_vminu_vv_u16mf2_m
#define vminu_vx_u16mf2_tama __riscv_vminu_vx_u16mf2_m
#define vminu_vv_u16m1_tama __riscv_vminu_vv_u16m1_m
#define vminu_vx_u16m1_tama __riscv_vminu_vx_u16m1_m
#define vminu_vv_u16m2_tama __riscv_vminu_vv_u16m2_m
#define vminu_vx_u16m2_tama __riscv_vminu_vx_u16m2_m
#define vminu_vv_u16m4_tama __riscv_vminu_vv_u16m4_m
#define vminu_vx_u16m4_tama __riscv_vminu_vx_u16m4_m
#define vminu_vv_u16m8_tama __riscv_vminu_vv_u16m8_m
#define vminu_vx_u16m8_tama __riscv_vminu_vx_u16m8_m
#define vminu_vv_u32mf2_tama __riscv_vminu_vv_u32mf2_m
#define vminu_vx_u32mf2_tama __riscv_vminu_vx_u32mf2_m
#define vminu_vv_u32m1_tama __riscv_vminu_vv_u32m1_m
#define vminu_vx_u32m1_tama __riscv_vminu_vx_u32m1_m
#define vminu_vv_u32m2_tama __riscv_vminu_vv_u32m2_m
#define vminu_vx_u32m2_tama __riscv_vminu_vx_u32m2_m
#define vminu_vv_u32m4_tama __riscv_vminu_vv_u32m4_m
#define vminu_vx_u32m4_tama __riscv_vminu_vx_u32m4_m
#define vminu_vv_u32m8_tama __riscv_vminu_vv_u32m8_m
#define vminu_vx_u32m8_tama __riscv_vminu_vx_u32m8_m
#define vminu_vv_u64m1_tama __riscv_vminu_vv_u64m1_m
#define vminu_vx_u64m1_tama __riscv_vminu_vx_u64m1_m
#define vminu_vv_u64m2_tama __riscv_vminu_vv_u64m2_m
#define vminu_vx_u64m2_tama __riscv_vminu_vx_u64m2_m
#define vminu_vv_u64m4_tama __riscv_vminu_vv_u64m4_m
#define vminu_vx_u64m4_tama __riscv_vminu_vx_u64m4_m
#define vminu_vv_u64m8_tama __riscv_vminu_vv_u64m8_m
#define vminu_vx_u64m8_tama __riscv_vminu_vx_u64m8_m
#define vmaxu_vv_u8mf8_tama __riscv_vmaxu_vv_u8mf8_m
#define vmaxu_vx_u8mf8_tama __riscv_vmaxu_vx_u8mf8_m
#define vmaxu_vv_u8mf4_tama __riscv_vmaxu_vv_u8mf4_m
#define vmaxu_vx_u8mf4_tama __riscv_vmaxu_vx_u8mf4_m
#define vmaxu_vv_u8mf2_tama __riscv_vmaxu_vv_u8mf2_m
#define vmaxu_vx_u8mf2_tama __riscv_vmaxu_vx_u8mf2_m
#define vmaxu_vv_u8m1_tama __riscv_vmaxu_vv_u8m1_m
#define vmaxu_vx_u8m1_tama __riscv_vmaxu_vx_u8m1_m
#define vmaxu_vv_u8m2_tama __riscv_vmaxu_vv_u8m2_m
#define vmaxu_vx_u8m2_tama __riscv_vmaxu_vx_u8m2_m
#define vmaxu_vv_u8m4_tama __riscv_vmaxu_vv_u8m4_m
#define vmaxu_vx_u8m4_tama __riscv_vmaxu_vx_u8m4_m
#define vmaxu_vv_u8m8_tama __riscv_vmaxu_vv_u8m8_m
#define vmaxu_vx_u8m8_tama __riscv_vmaxu_vx_u8m8_m
#define vmaxu_vv_u16mf4_tama __riscv_vmaxu_vv_u16mf4_m
#define vmaxu_vx_u16mf4_tama __riscv_vmaxu_vx_u16mf4_m
#define vmaxu_vv_u16mf2_tama __riscv_vmaxu_vv_u16mf2_m
#define vmaxu_vx_u16mf2_tama __riscv_vmaxu_vx_u16mf2_m
#define vmaxu_vv_u16m1_tama __riscv_vmaxu_vv_u16m1_m
#define vmaxu_vx_u16m1_tama __riscv_vmaxu_vx_u16m1_m
#define vmaxu_vv_u16m2_tama __riscv_vmaxu_vv_u16m2_m
#define vmaxu_vx_u16m2_tama __riscv_vmaxu_vx_u16m2_m
#define vmaxu_vv_u16m4_tama __riscv_vmaxu_vv_u16m4_m
#define vmaxu_vx_u16m4_tama __riscv_vmaxu_vx_u16m4_m
#define vmaxu_vv_u16m8_tama __riscv_vmaxu_vv_u16m8_m
#define vmaxu_vx_u16m8_tama __riscv_vmaxu_vx_u16m8_m
#define vmaxu_vv_u32mf2_tama __riscv_vmaxu_vv_u32mf2_m
#define vmaxu_vx_u32mf2_tama __riscv_vmaxu_vx_u32mf2_m
#define vmaxu_vv_u32m1_tama __riscv_vmaxu_vv_u32m1_m
#define vmaxu_vx_u32m1_tama __riscv_vmaxu_vx_u32m1_m
#define vmaxu_vv_u32m2_tama __riscv_vmaxu_vv_u32m2_m
#define vmaxu_vx_u32m2_tama __riscv_vmaxu_vx_u32m2_m
#define vmaxu_vv_u32m4_tama __riscv_vmaxu_vv_u32m4_m
#define vmaxu_vx_u32m4_tama __riscv_vmaxu_vx_u32m4_m
#define vmaxu_vv_u32m8_tama __riscv_vmaxu_vv_u32m8_m
#define vmaxu_vx_u32m8_tama __riscv_vmaxu_vx_u32m8_m
#define vmaxu_vv_u64m1_tama __riscv_vmaxu_vv_u64m1_m
#define vmaxu_vx_u64m1_tama __riscv_vmaxu_vx_u64m1_m
#define vmaxu_vv_u64m2_tama __riscv_vmaxu_vv_u64m2_m
#define vmaxu_vx_u64m2_tama __riscv_vmaxu_vx_u64m2_m
#define vmaxu_vv_u64m4_tama __riscv_vmaxu_vv_u64m4_m
#define vmaxu_vx_u64m4_tama __riscv_vmaxu_vx_u64m4_m
#define vmaxu_vv_u64m8_tama __riscv_vmaxu_vv_u64m8_m
#define vmaxu_vx_u64m8_tama __riscv_vmaxu_vx_u64m8_m
// masked functions
#define vmin_vv_i8mf8_tamu __riscv_vmin_vv_i8mf8_mu
#define vmin_vx_i8mf8_tamu __riscv_vmin_vx_i8mf8_mu
#define vmin_vv_i8mf4_tamu __riscv_vmin_vv_i8mf4_mu
#define vmin_vx_i8mf4_tamu __riscv_vmin_vx_i8mf4_mu
#define vmin_vv_i8mf2_tamu __riscv_vmin_vv_i8mf2_mu
#define vmin_vx_i8mf2_tamu __riscv_vmin_vx_i8mf2_mu
#define vmin_vv_i8m1_tamu __riscv_vmin_vv_i8m1_mu
#define vmin_vx_i8m1_tamu __riscv_vmin_vx_i8m1_mu
#define vmin_vv_i8m2_tamu __riscv_vmin_vv_i8m2_mu
#define vmin_vx_i8m2_tamu __riscv_vmin_vx_i8m2_mu
#define vmin_vv_i8m4_tamu __riscv_vmin_vv_i8m4_mu
#define vmin_vx_i8m4_tamu __riscv_vmin_vx_i8m4_mu
#define vmin_vv_i8m8_tamu __riscv_vmin_vv_i8m8_mu
#define vmin_vx_i8m8_tamu __riscv_vmin_vx_i8m8_mu
#define vmin_vv_i16mf4_tamu __riscv_vmin_vv_i16mf4_mu
#define vmin_vx_i16mf4_tamu __riscv_vmin_vx_i16mf4_mu
#define vmin_vv_i16mf2_tamu __riscv_vmin_vv_i16mf2_mu
#define vmin_vx_i16mf2_tamu __riscv_vmin_vx_i16mf2_mu
#define vmin_vv_i16m1_tamu __riscv_vmin_vv_i16m1_mu
#define vmin_vx_i16m1_tamu __riscv_vmin_vx_i16m1_mu
#define vmin_vv_i16m2_tamu __riscv_vmin_vv_i16m2_mu
#define vmin_vx_i16m2_tamu __riscv_vmin_vx_i16m2_mu
#define vmin_vv_i16m4_tamu __riscv_vmin_vv_i16m4_mu
#define vmin_vx_i16m4_tamu __riscv_vmin_vx_i16m4_mu
#define vmin_vv_i16m8_tamu __riscv_vmin_vv_i16m8_mu
#define vmin_vx_i16m8_tamu __riscv_vmin_vx_i16m8_mu
#define vmin_vv_i32mf2_tamu __riscv_vmin_vv_i32mf2_mu
#define vmin_vx_i32mf2_tamu __riscv_vmin_vx_i32mf2_mu
#define vmin_vv_i32m1_tamu __riscv_vmin_vv_i32m1_mu
#define vmin_vx_i32m1_tamu __riscv_vmin_vx_i32m1_mu
#define vmin_vv_i32m2_tamu __riscv_vmin_vv_i32m2_mu
#define vmin_vx_i32m2_tamu __riscv_vmin_vx_i32m2_mu
#define vmin_vv_i32m4_tamu __riscv_vmin_vv_i32m4_mu
#define vmin_vx_i32m4_tamu __riscv_vmin_vx_i32m4_mu
#define vmin_vv_i32m8_tamu __riscv_vmin_vv_i32m8_mu
#define vmin_vx_i32m8_tamu __riscv_vmin_vx_i32m8_mu
#define vmin_vv_i64m1_tamu __riscv_vmin_vv_i64m1_mu
#define vmin_vx_i64m1_tamu __riscv_vmin_vx_i64m1_mu
#define vmin_vv_i64m2_tamu __riscv_vmin_vv_i64m2_mu
#define vmin_vx_i64m2_tamu __riscv_vmin_vx_i64m2_mu
#define vmin_vv_i64m4_tamu __riscv_vmin_vv_i64m4_mu
#define vmin_vx_i64m4_tamu __riscv_vmin_vx_i64m4_mu
#define vmin_vv_i64m8_tamu __riscv_vmin_vv_i64m8_mu
#define vmin_vx_i64m8_tamu __riscv_vmin_vx_i64m8_mu
#define vmax_vv_i8mf8_tamu __riscv_vmax_vv_i8mf8_mu
#define vmax_vx_i8mf8_tamu __riscv_vmax_vx_i8mf8_mu
#define vmax_vv_i8mf4_tamu __riscv_vmax_vv_i8mf4_mu
#define vmax_vx_i8mf4_tamu __riscv_vmax_vx_i8mf4_mu
#define vmax_vv_i8mf2_tamu __riscv_vmax_vv_i8mf2_mu
#define vmax_vx_i8mf2_tamu __riscv_vmax_vx_i8mf2_mu
#define vmax_vv_i8m1_tamu __riscv_vmax_vv_i8m1_mu
#define vmax_vx_i8m1_tamu __riscv_vmax_vx_i8m1_mu
#define vmax_vv_i8m2_tamu __riscv_vmax_vv_i8m2_mu
#define vmax_vx_i8m2_tamu __riscv_vmax_vx_i8m2_mu
#define vmax_vv_i8m4_tamu __riscv_vmax_vv_i8m4_mu
#define vmax_vx_i8m4_tamu __riscv_vmax_vx_i8m4_mu
#define vmax_vv_i8m8_tamu __riscv_vmax_vv_i8m8_mu
#define vmax_vx_i8m8_tamu __riscv_vmax_vx_i8m8_mu
#define vmax_vv_i16mf4_tamu __riscv_vmax_vv_i16mf4_mu
#define vmax_vx_i16mf4_tamu __riscv_vmax_vx_i16mf4_mu
#define vmax_vv_i16mf2_tamu __riscv_vmax_vv_i16mf2_mu
#define vmax_vx_i16mf2_tamu __riscv_vmax_vx_i16mf2_mu
#define vmax_vv_i16m1_tamu __riscv_vmax_vv_i16m1_mu
#define vmax_vx_i16m1_tamu __riscv_vmax_vx_i16m1_mu
#define vmax_vv_i16m2_tamu __riscv_vmax_vv_i16m2_mu
#define vmax_vx_i16m2_tamu __riscv_vmax_vx_i16m2_mu
#define vmax_vv_i16m4_tamu __riscv_vmax_vv_i16m4_mu
#define vmax_vx_i16m4_tamu __riscv_vmax_vx_i16m4_mu
#define vmax_vv_i16m8_tamu __riscv_vmax_vv_i16m8_mu
#define vmax_vx_i16m8_tamu __riscv_vmax_vx_i16m8_mu
#define vmax_vv_i32mf2_tamu __riscv_vmax_vv_i32mf2_mu
#define vmax_vx_i32mf2_tamu __riscv_vmax_vx_i32mf2_mu
#define vmax_vv_i32m1_tamu __riscv_vmax_vv_i32m1_mu
#define vmax_vx_i32m1_tamu __riscv_vmax_vx_i32m1_mu
#define vmax_vv_i32m2_tamu __riscv_vmax_vv_i32m2_mu
#define vmax_vx_i32m2_tamu __riscv_vmax_vx_i32m2_mu
#define vmax_vv_i32m4_tamu __riscv_vmax_vv_i32m4_mu
#define vmax_vx_i32m4_tamu __riscv_vmax_vx_i32m4_mu
#define vmax_vv_i32m8_tamu __riscv_vmax_vv_i32m8_mu
#define vmax_vx_i32m8_tamu __riscv_vmax_vx_i32m8_mu
#define vmax_vv_i64m1_tamu __riscv_vmax_vv_i64m1_mu
#define vmax_vx_i64m1_tamu __riscv_vmax_vx_i64m1_mu
#define vmax_vv_i64m2_tamu __riscv_vmax_vv_i64m2_mu
#define vmax_vx_i64m2_tamu __riscv_vmax_vx_i64m2_mu
#define vmax_vv_i64m4_tamu __riscv_vmax_vv_i64m4_mu
#define vmax_vx_i64m4_tamu __riscv_vmax_vx_i64m4_mu
#define vmax_vv_i64m8_tamu __riscv_vmax_vv_i64m8_mu
#define vmax_vx_i64m8_tamu __riscv_vmax_vx_i64m8_mu
#define vminu_vv_u8mf8_tamu __riscv_vminu_vv_u8mf8_mu
#define vminu_vx_u8mf8_tamu __riscv_vminu_vx_u8mf8_mu
#define vminu_vv_u8mf4_tamu __riscv_vminu_vv_u8mf4_mu
#define vminu_vx_u8mf4_tamu __riscv_vminu_vx_u8mf4_mu
#define vminu_vv_u8mf2_tamu __riscv_vminu_vv_u8mf2_mu
#define vminu_vx_u8mf2_tamu __riscv_vminu_vx_u8mf2_mu
#define vminu_vv_u8m1_tamu __riscv_vminu_vv_u8m1_mu
#define vminu_vx_u8m1_tamu __riscv_vminu_vx_u8m1_mu
#define vminu_vv_u8m2_tamu __riscv_vminu_vv_u8m2_mu
#define vminu_vx_u8m2_tamu __riscv_vminu_vx_u8m2_mu
#define vminu_vv_u8m4_tamu __riscv_vminu_vv_u8m4_mu
#define vminu_vx_u8m4_tamu __riscv_vminu_vx_u8m4_mu
#define vminu_vv_u8m8_tamu __riscv_vminu_vv_u8m8_mu
#define vminu_vx_u8m8_tamu __riscv_vminu_vx_u8m8_mu
#define vminu_vv_u16mf4_tamu __riscv_vminu_vv_u16mf4_mu
#define vminu_vx_u16mf4_tamu __riscv_vminu_vx_u16mf4_mu
#define vminu_vv_u16mf2_tamu __riscv_vminu_vv_u16mf2_mu
#define vminu_vx_u16mf2_tamu __riscv_vminu_vx_u16mf2_mu
#define vminu_vv_u16m1_tamu __riscv_vminu_vv_u16m1_mu
#define vminu_vx_u16m1_tamu __riscv_vminu_vx_u16m1_mu
#define vminu_vv_u16m2_tamu __riscv_vminu_vv_u16m2_mu
#define vminu_vx_u16m2_tamu __riscv_vminu_vx_u16m2_mu
#define vminu_vv_u16m4_tamu __riscv_vminu_vv_u16m4_mu
#define vminu_vx_u16m4_tamu __riscv_vminu_vx_u16m4_mu
#define vminu_vv_u16m8_tamu __riscv_vminu_vv_u16m8_mu
#define vminu_vx_u16m8_tamu __riscv_vminu_vx_u16m8_mu
#define vminu_vv_u32mf2_tamu __riscv_vminu_vv_u32mf2_mu
#define vminu_vx_u32mf2_tamu __riscv_vminu_vx_u32mf2_mu
#define vminu_vv_u32m1_tamu __riscv_vminu_vv_u32m1_mu
#define vminu_vx_u32m1_tamu __riscv_vminu_vx_u32m1_mu
#define vminu_vv_u32m2_tamu __riscv_vminu_vv_u32m2_mu
#define vminu_vx_u32m2_tamu __riscv_vminu_vx_u32m2_mu
#define vminu_vv_u32m4_tamu __riscv_vminu_vv_u32m4_mu
#define vminu_vx_u32m4_tamu __riscv_vminu_vx_u32m4_mu
#define vminu_vv_u32m8_tamu __riscv_vminu_vv_u32m8_mu
#define vminu_vx_u32m8_tamu __riscv_vminu_vx_u32m8_mu
#define vminu_vv_u64m1_tamu __riscv_vminu_vv_u64m1_mu
#define vminu_vx_u64m1_tamu __riscv_vminu_vx_u64m1_mu
#define vminu_vv_u64m2_tamu __riscv_vminu_vv_u64m2_mu
#define vminu_vx_u64m2_tamu __riscv_vminu_vx_u64m2_mu
#define vminu_vv_u64m4_tamu __riscv_vminu_vv_u64m4_mu
#define vminu_vx_u64m4_tamu __riscv_vminu_vx_u64m4_mu
#define vminu_vv_u64m8_tamu __riscv_vminu_vv_u64m8_mu
#define vminu_vx_u64m8_tamu __riscv_vminu_vx_u64m8_mu
#define vmaxu_vv_u8mf8_tamu __riscv_vmaxu_vv_u8mf8_mu
#define vmaxu_vx_u8mf8_tamu __riscv_vmaxu_vx_u8mf8_mu
#define vmaxu_vv_u8mf4_tamu __riscv_vmaxu_vv_u8mf4_mu
#define vmaxu_vx_u8mf4_tamu __riscv_vmaxu_vx_u8mf4_mu
#define vmaxu_vv_u8mf2_tamu __riscv_vmaxu_vv_u8mf2_mu
#define vmaxu_vx_u8mf2_tamu __riscv_vmaxu_vx_u8mf2_mu
#define vmaxu_vv_u8m1_tamu __riscv_vmaxu_vv_u8m1_mu
#define vmaxu_vx_u8m1_tamu __riscv_vmaxu_vx_u8m1_mu
#define vmaxu_vv_u8m2_tamu __riscv_vmaxu_vv_u8m2_mu
#define vmaxu_vx_u8m2_tamu __riscv_vmaxu_vx_u8m2_mu
#define vmaxu_vv_u8m4_tamu __riscv_vmaxu_vv_u8m4_mu
#define vmaxu_vx_u8m4_tamu __riscv_vmaxu_vx_u8m4_mu
#define vmaxu_vv_u8m8_tamu __riscv_vmaxu_vv_u8m8_mu
#define vmaxu_vx_u8m8_tamu __riscv_vmaxu_vx_u8m8_mu
#define vmaxu_vv_u16mf4_tamu __riscv_vmaxu_vv_u16mf4_mu
#define vmaxu_vx_u16mf4_tamu __riscv_vmaxu_vx_u16mf4_mu
#define vmaxu_vv_u16mf2_tamu __riscv_vmaxu_vv_u16mf2_mu
#define vmaxu_vx_u16mf2_tamu __riscv_vmaxu_vx_u16mf2_mu
#define vmaxu_vv_u16m1_tamu __riscv_vmaxu_vv_u16m1_mu
#define vmaxu_vx_u16m1_tamu __riscv_vmaxu_vx_u16m1_mu
#define vmaxu_vv_u16m2_tamu __riscv_vmaxu_vv_u16m2_mu
#define vmaxu_vx_u16m2_tamu __riscv_vmaxu_vx_u16m2_mu
#define vmaxu_vv_u16m4_tamu __riscv_vmaxu_vv_u16m4_mu
#define vmaxu_vx_u16m4_tamu __riscv_vmaxu_vx_u16m4_mu
#define vmaxu_vv_u16m8_tamu __riscv_vmaxu_vv_u16m8_mu
#define vmaxu_vx_u16m8_tamu __riscv_vmaxu_vx_u16m8_mu
#define vmaxu_vv_u32mf2_tamu __riscv_vmaxu_vv_u32mf2_mu
#define vmaxu_vx_u32mf2_tamu __riscv_vmaxu_vx_u32mf2_mu
#define vmaxu_vv_u32m1_tamu __riscv_vmaxu_vv_u32m1_mu
#define vmaxu_vx_u32m1_tamu __riscv_vmaxu_vx_u32m1_mu
#define vmaxu_vv_u32m2_tamu __riscv_vmaxu_vv_u32m2_mu
#define vmaxu_vx_u32m2_tamu __riscv_vmaxu_vx_u32m2_mu
#define vmaxu_vv_u32m4_tamu __riscv_vmaxu_vv_u32m4_mu
#define vmaxu_vx_u32m4_tamu __riscv_vmaxu_vx_u32m4_mu
#define vmaxu_vv_u32m8_tamu __riscv_vmaxu_vv_u32m8_mu
#define vmaxu_vx_u32m8_tamu __riscv_vmaxu_vx_u32m8_mu
#define vmaxu_vv_u64m1_tamu __riscv_vmaxu_vv_u64m1_mu
#define vmaxu_vx_u64m1_tamu __riscv_vmaxu_vx_u64m1_mu
#define vmaxu_vv_u64m2_tamu __riscv_vmaxu_vv_u64m2_mu
#define vmaxu_vx_u64m2_tamu __riscv_vmaxu_vx_u64m2_mu
#define vmaxu_vv_u64m4_tamu __riscv_vmaxu_vv_u64m4_mu
#define vmaxu_vx_u64m4_tamu __riscv_vmaxu_vx_u64m4_mu
#define vmaxu_vv_u64m8_tamu __riscv_vmaxu_vv_u64m8_mu
#define vmaxu_vx_u64m8_tamu __riscv_vmaxu_vx_u64m8_mu
#define vmul_vv_i8mf8_tu __riscv_vmul_vv_i8mf8_tu
#define vmul_vx_i8mf8_tu __riscv_vmul_vx_i8mf8_tu
#define vmul_vv_i8mf4_tu __riscv_vmul_vv_i8mf4_tu
#define vmul_vx_i8mf4_tu __riscv_vmul_vx_i8mf4_tu
#define vmul_vv_i8mf2_tu __riscv_vmul_vv_i8mf2_tu
#define vmul_vx_i8mf2_tu __riscv_vmul_vx_i8mf2_tu
#define vmul_vv_i8m1_tu __riscv_vmul_vv_i8m1_tu
#define vmul_vx_i8m1_tu __riscv_vmul_vx_i8m1_tu
#define vmul_vv_i8m2_tu __riscv_vmul_vv_i8m2_tu
#define vmul_vx_i8m2_tu __riscv_vmul_vx_i8m2_tu
#define vmul_vv_i8m4_tu __riscv_vmul_vv_i8m4_tu
#define vmul_vx_i8m4_tu __riscv_vmul_vx_i8m4_tu
#define vmul_vv_i8m8_tu __riscv_vmul_vv_i8m8_tu
#define vmul_vx_i8m8_tu __riscv_vmul_vx_i8m8_tu
#define vmul_vv_i16mf4_tu __riscv_vmul_vv_i16mf4_tu
#define vmul_vx_i16mf4_tu __riscv_vmul_vx_i16mf4_tu
#define vmul_vv_i16mf2_tu __riscv_vmul_vv_i16mf2_tu
#define vmul_vx_i16mf2_tu __riscv_vmul_vx_i16mf2_tu
#define vmul_vv_i16m1_tu __riscv_vmul_vv_i16m1_tu
#define vmul_vx_i16m1_tu __riscv_vmul_vx_i16m1_tu
#define vmul_vv_i16m2_tu __riscv_vmul_vv_i16m2_tu
#define vmul_vx_i16m2_tu __riscv_vmul_vx_i16m2_tu
#define vmul_vv_i16m4_tu __riscv_vmul_vv_i16m4_tu
#define vmul_vx_i16m4_tu __riscv_vmul_vx_i16m4_tu
#define vmul_vv_i16m8_tu __riscv_vmul_vv_i16m8_tu
#define vmul_vx_i16m8_tu __riscv_vmul_vx_i16m8_tu
#define vmul_vv_i32mf2_tu __riscv_vmul_vv_i32mf2_tu
#define vmul_vx_i32mf2_tu __riscv_vmul_vx_i32mf2_tu
#define vmul_vv_i32m1_tu __riscv_vmul_vv_i32m1_tu
#define vmul_vx_i32m1_tu __riscv_vmul_vx_i32m1_tu
#define vmul_vv_i32m2_tu __riscv_vmul_vv_i32m2_tu
#define vmul_vx_i32m2_tu __riscv_vmul_vx_i32m2_tu
#define vmul_vv_i32m4_tu __riscv_vmul_vv_i32m4_tu
#define vmul_vx_i32m4_tu __riscv_vmul_vx_i32m4_tu
#define vmul_vv_i32m8_tu __riscv_vmul_vv_i32m8_tu
#define vmul_vx_i32m8_tu __riscv_vmul_vx_i32m8_tu
#define vmul_vv_i64m1_tu __riscv_vmul_vv_i64m1_tu
#define vmul_vx_i64m1_tu __riscv_vmul_vx_i64m1_tu
#define vmul_vv_i64m2_tu __riscv_vmul_vv_i64m2_tu
#define vmul_vx_i64m2_tu __riscv_vmul_vx_i64m2_tu
#define vmul_vv_i64m4_tu __riscv_vmul_vv_i64m4_tu
#define vmul_vx_i64m4_tu __riscv_vmul_vx_i64m4_tu
#define vmul_vv_i64m8_tu __riscv_vmul_vv_i64m8_tu
#define vmul_vx_i64m8_tu __riscv_vmul_vx_i64m8_tu
#define vmulh_vv_i8mf8_tu __riscv_vmulh_vv_i8mf8_tu
#define vmulh_vx_i8mf8_tu __riscv_vmulh_vx_i8mf8_tu
#define vmulh_vv_i8mf4_tu __riscv_vmulh_vv_i8mf4_tu
#define vmulh_vx_i8mf4_tu __riscv_vmulh_vx_i8mf4_tu
#define vmulh_vv_i8mf2_tu __riscv_vmulh_vv_i8mf2_tu
#define vmulh_vx_i8mf2_tu __riscv_vmulh_vx_i8mf2_tu
#define vmulh_vv_i8m1_tu __riscv_vmulh_vv_i8m1_tu
#define vmulh_vx_i8m1_tu __riscv_vmulh_vx_i8m1_tu
#define vmulh_vv_i8m2_tu __riscv_vmulh_vv_i8m2_tu
#define vmulh_vx_i8m2_tu __riscv_vmulh_vx_i8m2_tu
#define vmulh_vv_i8m4_tu __riscv_vmulh_vv_i8m4_tu
#define vmulh_vx_i8m4_tu __riscv_vmulh_vx_i8m4_tu
#define vmulh_vv_i8m8_tu __riscv_vmulh_vv_i8m8_tu
#define vmulh_vx_i8m8_tu __riscv_vmulh_vx_i8m8_tu
#define vmulh_vv_i16mf4_tu __riscv_vmulh_vv_i16mf4_tu
#define vmulh_vx_i16mf4_tu __riscv_vmulh_vx_i16mf4_tu
#define vmulh_vv_i16mf2_tu __riscv_vmulh_vv_i16mf2_tu
#define vmulh_vx_i16mf2_tu __riscv_vmulh_vx_i16mf2_tu
#define vmulh_vv_i16m1_tu __riscv_vmulh_vv_i16m1_tu
#define vmulh_vx_i16m1_tu __riscv_vmulh_vx_i16m1_tu
#define vmulh_vv_i16m2_tu __riscv_vmulh_vv_i16m2_tu
#define vmulh_vx_i16m2_tu __riscv_vmulh_vx_i16m2_tu
#define vmulh_vv_i16m4_tu __riscv_vmulh_vv_i16m4_tu
#define vmulh_vx_i16m4_tu __riscv_vmulh_vx_i16m4_tu
#define vmulh_vv_i16m8_tu __riscv_vmulh_vv_i16m8_tu
#define vmulh_vx_i16m8_tu __riscv_vmulh_vx_i16m8_tu
#define vmulh_vv_i32mf2_tu __riscv_vmulh_vv_i32mf2_tu
#define vmulh_vx_i32mf2_tu __riscv_vmulh_vx_i32mf2_tu
#define vmulh_vv_i32m1_tu __riscv_vmulh_vv_i32m1_tu
#define vmulh_vx_i32m1_tu __riscv_vmulh_vx_i32m1_tu
#define vmulh_vv_i32m2_tu __riscv_vmulh_vv_i32m2_tu
#define vmulh_vx_i32m2_tu __riscv_vmulh_vx_i32m2_tu
#define vmulh_vv_i32m4_tu __riscv_vmulh_vv_i32m4_tu
#define vmulh_vx_i32m4_tu __riscv_vmulh_vx_i32m4_tu
#define vmulh_vv_i32m8_tu __riscv_vmulh_vv_i32m8_tu
#define vmulh_vx_i32m8_tu __riscv_vmulh_vx_i32m8_tu
#define vmulh_vv_i64m1_tu __riscv_vmulh_vv_i64m1_tu
#define vmulh_vx_i64m1_tu __riscv_vmulh_vx_i64m1_tu
#define vmulh_vv_i64m2_tu __riscv_vmulh_vv_i64m2_tu
#define vmulh_vx_i64m2_tu __riscv_vmulh_vx_i64m2_tu
#define vmulh_vv_i64m4_tu __riscv_vmulh_vv_i64m4_tu
#define vmulh_vx_i64m4_tu __riscv_vmulh_vx_i64m4_tu
#define vmulh_vv_i64m8_tu __riscv_vmulh_vv_i64m8_tu
#define vmulh_vx_i64m8_tu __riscv_vmulh_vx_i64m8_tu
#define vmulhsu_vv_i8mf8_tu __riscv_vmulhsu_vv_i8mf8_tu
#define vmulhsu_vx_i8mf8_tu __riscv_vmulhsu_vx_i8mf8_tu
#define vmulhsu_vv_i8mf4_tu __riscv_vmulhsu_vv_i8mf4_tu
#define vmulhsu_vx_i8mf4_tu __riscv_vmulhsu_vx_i8mf4_tu
#define vmulhsu_vv_i8mf2_tu __riscv_vmulhsu_vv_i8mf2_tu
#define vmulhsu_vx_i8mf2_tu __riscv_vmulhsu_vx_i8mf2_tu
#define vmulhsu_vv_i8m1_tu __riscv_vmulhsu_vv_i8m1_tu
#define vmulhsu_vx_i8m1_tu __riscv_vmulhsu_vx_i8m1_tu
#define vmulhsu_vv_i8m2_tu __riscv_vmulhsu_vv_i8m2_tu
#define vmulhsu_vx_i8m2_tu __riscv_vmulhsu_vx_i8m2_tu
#define vmulhsu_vv_i8m4_tu __riscv_vmulhsu_vv_i8m4_tu
#define vmulhsu_vx_i8m4_tu __riscv_vmulhsu_vx_i8m4_tu
#define vmulhsu_vv_i8m8_tu __riscv_vmulhsu_vv_i8m8_tu
#define vmulhsu_vx_i8m8_tu __riscv_vmulhsu_vx_i8m8_tu
#define vmulhsu_vv_i16mf4_tu __riscv_vmulhsu_vv_i16mf4_tu
#define vmulhsu_vx_i16mf4_tu __riscv_vmulhsu_vx_i16mf4_tu
#define vmulhsu_vv_i16mf2_tu __riscv_vmulhsu_vv_i16mf2_tu
#define vmulhsu_vx_i16mf2_tu __riscv_vmulhsu_vx_i16mf2_tu
#define vmulhsu_vv_i16m1_tu __riscv_vmulhsu_vv_i16m1_tu
#define vmulhsu_vx_i16m1_tu __riscv_vmulhsu_vx_i16m1_tu
#define vmulhsu_vv_i16m2_tu __riscv_vmulhsu_vv_i16m2_tu
#define vmulhsu_vx_i16m2_tu __riscv_vmulhsu_vx_i16m2_tu
#define vmulhsu_vv_i16m4_tu __riscv_vmulhsu_vv_i16m4_tu
#define vmulhsu_vx_i16m4_tu __riscv_vmulhsu_vx_i16m4_tu
#define vmulhsu_vv_i16m8_tu __riscv_vmulhsu_vv_i16m8_tu
#define vmulhsu_vx_i16m8_tu __riscv_vmulhsu_vx_i16m8_tu
#define vmulhsu_vv_i32mf2_tu __riscv_vmulhsu_vv_i32mf2_tu
#define vmulhsu_vx_i32mf2_tu __riscv_vmulhsu_vx_i32mf2_tu
#define vmulhsu_vv_i32m1_tu __riscv_vmulhsu_vv_i32m1_tu
#define vmulhsu_vx_i32m1_tu __riscv_vmulhsu_vx_i32m1_tu
#define vmulhsu_vv_i32m2_tu __riscv_vmulhsu_vv_i32m2_tu
#define vmulhsu_vx_i32m2_tu __riscv_vmulhsu_vx_i32m2_tu
#define vmulhsu_vv_i32m4_tu __riscv_vmulhsu_vv_i32m4_tu
#define vmulhsu_vx_i32m4_tu __riscv_vmulhsu_vx_i32m4_tu
#define vmulhsu_vv_i32m8_tu __riscv_vmulhsu_vv_i32m8_tu
#define vmulhsu_vx_i32m8_tu __riscv_vmulhsu_vx_i32m8_tu
#define vmulhsu_vv_i64m1_tu __riscv_vmulhsu_vv_i64m1_tu
#define vmulhsu_vx_i64m1_tu __riscv_vmulhsu_vx_i64m1_tu
#define vmulhsu_vv_i64m2_tu __riscv_vmulhsu_vv_i64m2_tu
#define vmulhsu_vx_i64m2_tu __riscv_vmulhsu_vx_i64m2_tu
#define vmulhsu_vv_i64m4_tu __riscv_vmulhsu_vv_i64m4_tu
#define vmulhsu_vx_i64m4_tu __riscv_vmulhsu_vx_i64m4_tu
#define vmulhsu_vv_i64m8_tu __riscv_vmulhsu_vv_i64m8_tu
#define vmulhsu_vx_i64m8_tu __riscv_vmulhsu_vx_i64m8_tu
#define vmul_vv_u8mf8_tu __riscv_vmul_vv_u8mf8_tu
#define vmul_vx_u8mf8_tu __riscv_vmul_vx_u8mf8_tu
#define vmul_vv_u8mf4_tu __riscv_vmul_vv_u8mf4_tu
#define vmul_vx_u8mf4_tu __riscv_vmul_vx_u8mf4_tu
#define vmul_vv_u8mf2_tu __riscv_vmul_vv_u8mf2_tu
#define vmul_vx_u8mf2_tu __riscv_vmul_vx_u8mf2_tu
#define vmul_vv_u8m1_tu __riscv_vmul_vv_u8m1_tu
#define vmul_vx_u8m1_tu __riscv_vmul_vx_u8m1_tu
#define vmul_vv_u8m2_tu __riscv_vmul_vv_u8m2_tu
#define vmul_vx_u8m2_tu __riscv_vmul_vx_u8m2_tu
#define vmul_vv_u8m4_tu __riscv_vmul_vv_u8m4_tu
#define vmul_vx_u8m4_tu __riscv_vmul_vx_u8m4_tu
#define vmul_vv_u8m8_tu __riscv_vmul_vv_u8m8_tu
#define vmul_vx_u8m8_tu __riscv_vmul_vx_u8m8_tu
#define vmul_vv_u16mf4_tu __riscv_vmul_vv_u16mf4_tu
#define vmul_vx_u16mf4_tu __riscv_vmul_vx_u16mf4_tu
#define vmul_vv_u16mf2_tu __riscv_vmul_vv_u16mf2_tu
#define vmul_vx_u16mf2_tu __riscv_vmul_vx_u16mf2_tu
#define vmul_vv_u16m1_tu __riscv_vmul_vv_u16m1_tu
#define vmul_vx_u16m1_tu __riscv_vmul_vx_u16m1_tu
#define vmul_vv_u16m2_tu __riscv_vmul_vv_u16m2_tu
#define vmul_vx_u16m2_tu __riscv_vmul_vx_u16m2_tu
#define vmul_vv_u16m4_tu __riscv_vmul_vv_u16m4_tu
#define vmul_vx_u16m4_tu __riscv_vmul_vx_u16m4_tu
#define vmul_vv_u16m8_tu __riscv_vmul_vv_u16m8_tu
#define vmul_vx_u16m8_tu __riscv_vmul_vx_u16m8_tu
#define vmul_vv_u32mf2_tu __riscv_vmul_vv_u32mf2_tu
#define vmul_vx_u32mf2_tu __riscv_vmul_vx_u32mf2_tu
#define vmul_vv_u32m1_tu __riscv_vmul_vv_u32m1_tu
#define vmul_vx_u32m1_tu __riscv_vmul_vx_u32m1_tu
#define vmul_vv_u32m2_tu __riscv_vmul_vv_u32m2_tu
#define vmul_vx_u32m2_tu __riscv_vmul_vx_u32m2_tu
#define vmul_vv_u32m4_tu __riscv_vmul_vv_u32m4_tu
#define vmul_vx_u32m4_tu __riscv_vmul_vx_u32m4_tu
#define vmul_vv_u32m8_tu __riscv_vmul_vv_u32m8_tu
#define vmul_vx_u32m8_tu __riscv_vmul_vx_u32m8_tu
#define vmul_vv_u64m1_tu __riscv_vmul_vv_u64m1_tu
#define vmul_vx_u64m1_tu __riscv_vmul_vx_u64m1_tu
#define vmul_vv_u64m2_tu __riscv_vmul_vv_u64m2_tu
#define vmul_vx_u64m2_tu __riscv_vmul_vx_u64m2_tu
#define vmul_vv_u64m4_tu __riscv_vmul_vv_u64m4_tu
#define vmul_vx_u64m4_tu __riscv_vmul_vx_u64m4_tu
#define vmul_vv_u64m8_tu __riscv_vmul_vv_u64m8_tu
#define vmul_vx_u64m8_tu __riscv_vmul_vx_u64m8_tu
#define vmulhu_vv_u8mf8_tu __riscv_vmulhu_vv_u8mf8_tu
#define vmulhu_vx_u8mf8_tu __riscv_vmulhu_vx_u8mf8_tu
#define vmulhu_vv_u8mf4_tu __riscv_vmulhu_vv_u8mf4_tu
#define vmulhu_vx_u8mf4_tu __riscv_vmulhu_vx_u8mf4_tu
#define vmulhu_vv_u8mf2_tu __riscv_vmulhu_vv_u8mf2_tu
#define vmulhu_vx_u8mf2_tu __riscv_vmulhu_vx_u8mf2_tu
#define vmulhu_vv_u8m1_tu __riscv_vmulhu_vv_u8m1_tu
#define vmulhu_vx_u8m1_tu __riscv_vmulhu_vx_u8m1_tu
#define vmulhu_vv_u8m2_tu __riscv_vmulhu_vv_u8m2_tu
#define vmulhu_vx_u8m2_tu __riscv_vmulhu_vx_u8m2_tu
#define vmulhu_vv_u8m4_tu __riscv_vmulhu_vv_u8m4_tu
#define vmulhu_vx_u8m4_tu __riscv_vmulhu_vx_u8m4_tu
#define vmulhu_vv_u8m8_tu __riscv_vmulhu_vv_u8m8_tu
#define vmulhu_vx_u8m8_tu __riscv_vmulhu_vx_u8m8_tu
#define vmulhu_vv_u16mf4_tu __riscv_vmulhu_vv_u16mf4_tu
#define vmulhu_vx_u16mf4_tu __riscv_vmulhu_vx_u16mf4_tu
#define vmulhu_vv_u16mf2_tu __riscv_vmulhu_vv_u16mf2_tu
#define vmulhu_vx_u16mf2_tu __riscv_vmulhu_vx_u16mf2_tu
#define vmulhu_vv_u16m1_tu __riscv_vmulhu_vv_u16m1_tu
#define vmulhu_vx_u16m1_tu __riscv_vmulhu_vx_u16m1_tu
#define vmulhu_vv_u16m2_tu __riscv_vmulhu_vv_u16m2_tu
#define vmulhu_vx_u16m2_tu __riscv_vmulhu_vx_u16m2_tu
#define vmulhu_vv_u16m4_tu __riscv_vmulhu_vv_u16m4_tu
#define vmulhu_vx_u16m4_tu __riscv_vmulhu_vx_u16m4_tu
#define vmulhu_vv_u16m8_tu __riscv_vmulhu_vv_u16m8_tu
#define vmulhu_vx_u16m8_tu __riscv_vmulhu_vx_u16m8_tu
#define vmulhu_vv_u32mf2_tu __riscv_vmulhu_vv_u32mf2_tu
#define vmulhu_vx_u32mf2_tu __riscv_vmulhu_vx_u32mf2_tu
#define vmulhu_vv_u32m1_tu __riscv_vmulhu_vv_u32m1_tu
#define vmulhu_vx_u32m1_tu __riscv_vmulhu_vx_u32m1_tu
#define vmulhu_vv_u32m2_tu __riscv_vmulhu_vv_u32m2_tu
#define vmulhu_vx_u32m2_tu __riscv_vmulhu_vx_u32m2_tu
#define vmulhu_vv_u32m4_tu __riscv_vmulhu_vv_u32m4_tu
#define vmulhu_vx_u32m4_tu __riscv_vmulhu_vx_u32m4_tu
#define vmulhu_vv_u32m8_tu __riscv_vmulhu_vv_u32m8_tu
#define vmulhu_vx_u32m8_tu __riscv_vmulhu_vx_u32m8_tu
#define vmulhu_vv_u64m1_tu __riscv_vmulhu_vv_u64m1_tu
#define vmulhu_vx_u64m1_tu __riscv_vmulhu_vx_u64m1_tu
#define vmulhu_vv_u64m2_tu __riscv_vmulhu_vv_u64m2_tu
#define vmulhu_vx_u64m2_tu __riscv_vmulhu_vx_u64m2_tu
#define vmulhu_vv_u64m4_tu __riscv_vmulhu_vv_u64m4_tu
#define vmulhu_vx_u64m4_tu __riscv_vmulhu_vx_u64m4_tu
#define vmulhu_vv_u64m8_tu __riscv_vmulhu_vv_u64m8_tu
#define vmulhu_vx_u64m8_tu __riscv_vmulhu_vx_u64m8_tu
#define vmul_vv_i8mf8_ta __riscv_vmul_vv_i8mf8
#define vmul_vx_i8mf8_ta __riscv_vmul_vx_i8mf8
#define vmul_vv_i8mf4_ta __riscv_vmul_vv_i8mf4
#define vmul_vx_i8mf4_ta __riscv_vmul_vx_i8mf4
#define vmul_vv_i8mf2_ta __riscv_vmul_vv_i8mf2
#define vmul_vx_i8mf2_ta __riscv_vmul_vx_i8mf2
#define vmul_vv_i8m1_ta __riscv_vmul_vv_i8m1
#define vmul_vx_i8m1_ta __riscv_vmul_vx_i8m1
#define vmul_vv_i8m2_ta __riscv_vmul_vv_i8m2
#define vmul_vx_i8m2_ta __riscv_vmul_vx_i8m2
#define vmul_vv_i8m4_ta __riscv_vmul_vv_i8m4
#define vmul_vx_i8m4_ta __riscv_vmul_vx_i8m4
#define vmul_vv_i8m8_ta __riscv_vmul_vv_i8m8
#define vmul_vx_i8m8_ta __riscv_vmul_vx_i8m8
#define vmul_vv_i16mf4_ta __riscv_vmul_vv_i16mf4
#define vmul_vx_i16mf4_ta __riscv_vmul_vx_i16mf4
#define vmul_vv_i16mf2_ta __riscv_vmul_vv_i16mf2
#define vmul_vx_i16mf2_ta __riscv_vmul_vx_i16mf2
#define vmul_vv_i16m1_ta __riscv_vmul_vv_i16m1
#define vmul_vx_i16m1_ta __riscv_vmul_vx_i16m1
#define vmul_vv_i16m2_ta __riscv_vmul_vv_i16m2
#define vmul_vx_i16m2_ta __riscv_vmul_vx_i16m2
#define vmul_vv_i16m4_ta __riscv_vmul_vv_i16m4
#define vmul_vx_i16m4_ta __riscv_vmul_vx_i16m4
#define vmul_vv_i16m8_ta __riscv_vmul_vv_i16m8
#define vmul_vx_i16m8_ta __riscv_vmul_vx_i16m8
#define vmul_vv_i32mf2_ta __riscv_vmul_vv_i32mf2
#define vmul_vx_i32mf2_ta __riscv_vmul_vx_i32mf2
#define vmul_vv_i32m1_ta __riscv_vmul_vv_i32m1
#define vmul_vx_i32m1_ta __riscv_vmul_vx_i32m1
#define vmul_vv_i32m2_ta __riscv_vmul_vv_i32m2
#define vmul_vx_i32m2_ta __riscv_vmul_vx_i32m2
#define vmul_vv_i32m4_ta __riscv_vmul_vv_i32m4
#define vmul_vx_i32m4_ta __riscv_vmul_vx_i32m4
#define vmul_vv_i32m8_ta __riscv_vmul_vv_i32m8
#define vmul_vx_i32m8_ta __riscv_vmul_vx_i32m8
#define vmul_vv_i64m1_ta __riscv_vmul_vv_i64m1
#define vmul_vx_i64m1_ta __riscv_vmul_vx_i64m1
#define vmul_vv_i64m2_ta __riscv_vmul_vv_i64m2
#define vmul_vx_i64m2_ta __riscv_vmul_vx_i64m2
#define vmul_vv_i64m4_ta __riscv_vmul_vv_i64m4
#define vmul_vx_i64m4_ta __riscv_vmul_vx_i64m4
#define vmul_vv_i64m8_ta __riscv_vmul_vv_i64m8
#define vmul_vx_i64m8_ta __riscv_vmul_vx_i64m8
#define vmulh_vv_i8mf8_ta __riscv_vmulh_vv_i8mf8
#define vmulh_vx_i8mf8_ta __riscv_vmulh_vx_i8mf8
#define vmulh_vv_i8mf4_ta __riscv_vmulh_vv_i8mf4
#define vmulh_vx_i8mf4_ta __riscv_vmulh_vx_i8mf4
#define vmulh_vv_i8mf2_ta __riscv_vmulh_vv_i8mf2
#define vmulh_vx_i8mf2_ta __riscv_vmulh_vx_i8mf2
#define vmulh_vv_i8m1_ta __riscv_vmulh_vv_i8m1
#define vmulh_vx_i8m1_ta __riscv_vmulh_vx_i8m1
#define vmulh_vv_i8m2_ta __riscv_vmulh_vv_i8m2
#define vmulh_vx_i8m2_ta __riscv_vmulh_vx_i8m2
#define vmulh_vv_i8m4_ta __riscv_vmulh_vv_i8m4
#define vmulh_vx_i8m4_ta __riscv_vmulh_vx_i8m4
#define vmulh_vv_i8m8_ta __riscv_vmulh_vv_i8m8
#define vmulh_vx_i8m8_ta __riscv_vmulh_vx_i8m8
#define vmulh_vv_i16mf4_ta __riscv_vmulh_vv_i16mf4
#define vmulh_vx_i16mf4_ta __riscv_vmulh_vx_i16mf4
#define vmulh_vv_i16mf2_ta __riscv_vmulh_vv_i16mf2
#define vmulh_vx_i16mf2_ta __riscv_vmulh_vx_i16mf2
#define vmulh_vv_i16m1_ta __riscv_vmulh_vv_i16m1
#define vmulh_vx_i16m1_ta __riscv_vmulh_vx_i16m1
#define vmulh_vv_i16m2_ta __riscv_vmulh_vv_i16m2
#define vmulh_vx_i16m2_ta __riscv_vmulh_vx_i16m2
#define vmulh_vv_i16m4_ta __riscv_vmulh_vv_i16m4
#define vmulh_vx_i16m4_ta __riscv_vmulh_vx_i16m4
#define vmulh_vv_i16m8_ta __riscv_vmulh_vv_i16m8
#define vmulh_vx_i16m8_ta __riscv_vmulh_vx_i16m8
#define vmulh_vv_i32mf2_ta __riscv_vmulh_vv_i32mf2
#define vmulh_vx_i32mf2_ta __riscv_vmulh_vx_i32mf2
#define vmulh_vv_i32m1_ta __riscv_vmulh_vv_i32m1
#define vmulh_vx_i32m1_ta __riscv_vmulh_vx_i32m1
#define vmulh_vv_i32m2_ta __riscv_vmulh_vv_i32m2
#define vmulh_vx_i32m2_ta __riscv_vmulh_vx_i32m2
#define vmulh_vv_i32m4_ta __riscv_vmulh_vv_i32m4
#define vmulh_vx_i32m4_ta __riscv_vmulh_vx_i32m4
#define vmulh_vv_i32m8_ta __riscv_vmulh_vv_i32m8
#define vmulh_vx_i32m8_ta __riscv_vmulh_vx_i32m8
#define vmulh_vv_i64m1_ta __riscv_vmulh_vv_i64m1
#define vmulh_vx_i64m1_ta __riscv_vmulh_vx_i64m1
#define vmulh_vv_i64m2_ta __riscv_vmulh_vv_i64m2
#define vmulh_vx_i64m2_ta __riscv_vmulh_vx_i64m2
#define vmulh_vv_i64m4_ta __riscv_vmulh_vv_i64m4
#define vmulh_vx_i64m4_ta __riscv_vmulh_vx_i64m4
#define vmulh_vv_i64m8_ta __riscv_vmulh_vv_i64m8
#define vmulh_vx_i64m8_ta __riscv_vmulh_vx_i64m8
#define vmulhsu_vv_i8mf8_ta __riscv_vmulhsu_vv_i8mf8
#define vmulhsu_vx_i8mf8_ta __riscv_vmulhsu_vx_i8mf8
#define vmulhsu_vv_i8mf4_ta __riscv_vmulhsu_vv_i8mf4
#define vmulhsu_vx_i8mf4_ta __riscv_vmulhsu_vx_i8mf4
#define vmulhsu_vv_i8mf2_ta __riscv_vmulhsu_vv_i8mf2
#define vmulhsu_vx_i8mf2_ta __riscv_vmulhsu_vx_i8mf2
#define vmulhsu_vv_i8m1_ta __riscv_vmulhsu_vv_i8m1
#define vmulhsu_vx_i8m1_ta __riscv_vmulhsu_vx_i8m1
#define vmulhsu_vv_i8m2_ta __riscv_vmulhsu_vv_i8m2
#define vmulhsu_vx_i8m2_ta __riscv_vmulhsu_vx_i8m2
#define vmulhsu_vv_i8m4_ta __riscv_vmulhsu_vv_i8m4
#define vmulhsu_vx_i8m4_ta __riscv_vmulhsu_vx_i8m4
#define vmulhsu_vv_i8m8_ta __riscv_vmulhsu_vv_i8m8
#define vmulhsu_vx_i8m8_ta __riscv_vmulhsu_vx_i8m8
#define vmulhsu_vv_i16mf4_ta __riscv_vmulhsu_vv_i16mf4
#define vmulhsu_vx_i16mf4_ta __riscv_vmulhsu_vx_i16mf4
#define vmulhsu_vv_i16mf2_ta __riscv_vmulhsu_vv_i16mf2
#define vmulhsu_vx_i16mf2_ta __riscv_vmulhsu_vx_i16mf2
#define vmulhsu_vv_i16m1_ta __riscv_vmulhsu_vv_i16m1
#define vmulhsu_vx_i16m1_ta __riscv_vmulhsu_vx_i16m1
#define vmulhsu_vv_i16m2_ta __riscv_vmulhsu_vv_i16m2
#define vmulhsu_vx_i16m2_ta __riscv_vmulhsu_vx_i16m2
#define vmulhsu_vv_i16m4_ta __riscv_vmulhsu_vv_i16m4
#define vmulhsu_vx_i16m4_ta __riscv_vmulhsu_vx_i16m4
#define vmulhsu_vv_i16m8_ta __riscv_vmulhsu_vv_i16m8
#define vmulhsu_vx_i16m8_ta __riscv_vmulhsu_vx_i16m8
#define vmulhsu_vv_i32mf2_ta __riscv_vmulhsu_vv_i32mf2
#define vmulhsu_vx_i32mf2_ta __riscv_vmulhsu_vx_i32mf2
#define vmulhsu_vv_i32m1_ta __riscv_vmulhsu_vv_i32m1
#define vmulhsu_vx_i32m1_ta __riscv_vmulhsu_vx_i32m1
#define vmulhsu_vv_i32m2_ta __riscv_vmulhsu_vv_i32m2
#define vmulhsu_vx_i32m2_ta __riscv_vmulhsu_vx_i32m2
#define vmulhsu_vv_i32m4_ta __riscv_vmulhsu_vv_i32m4
#define vmulhsu_vx_i32m4_ta __riscv_vmulhsu_vx_i32m4
#define vmulhsu_vv_i32m8_ta __riscv_vmulhsu_vv_i32m8
#define vmulhsu_vx_i32m8_ta __riscv_vmulhsu_vx_i32m8
#define vmulhsu_vv_i64m1_ta __riscv_vmulhsu_vv_i64m1
#define vmulhsu_vx_i64m1_ta __riscv_vmulhsu_vx_i64m1
#define vmulhsu_vv_i64m2_ta __riscv_vmulhsu_vv_i64m2
#define vmulhsu_vx_i64m2_ta __riscv_vmulhsu_vx_i64m2
#define vmulhsu_vv_i64m4_ta __riscv_vmulhsu_vv_i64m4
#define vmulhsu_vx_i64m4_ta __riscv_vmulhsu_vx_i64m4
#define vmulhsu_vv_i64m8_ta __riscv_vmulhsu_vv_i64m8
#define vmulhsu_vx_i64m8_ta __riscv_vmulhsu_vx_i64m8
#define vmul_vv_u8mf8_ta __riscv_vmul_vv_u8mf8
#define vmul_vx_u8mf8_ta __riscv_vmul_vx_u8mf8
#define vmul_vv_u8mf4_ta __riscv_vmul_vv_u8mf4
#define vmul_vx_u8mf4_ta __riscv_vmul_vx_u8mf4
#define vmul_vv_u8mf2_ta __riscv_vmul_vv_u8mf2
#define vmul_vx_u8mf2_ta __riscv_vmul_vx_u8mf2
#define vmul_vv_u8m1_ta __riscv_vmul_vv_u8m1
#define vmul_vx_u8m1_ta __riscv_vmul_vx_u8m1
#define vmul_vv_u8m2_ta __riscv_vmul_vv_u8m2
#define vmul_vx_u8m2_ta __riscv_vmul_vx_u8m2
#define vmul_vv_u8m4_ta __riscv_vmul_vv_u8m4
#define vmul_vx_u8m4_ta __riscv_vmul_vx_u8m4
#define vmul_vv_u8m8_ta __riscv_vmul_vv_u8m8
#define vmul_vx_u8m8_ta __riscv_vmul_vx_u8m8
#define vmul_vv_u16mf4_ta __riscv_vmul_vv_u16mf4
#define vmul_vx_u16mf4_ta __riscv_vmul_vx_u16mf4
#define vmul_vv_u16mf2_ta __riscv_vmul_vv_u16mf2
#define vmul_vx_u16mf2_ta __riscv_vmul_vx_u16mf2
#define vmul_vv_u16m1_ta __riscv_vmul_vv_u16m1
#define vmul_vx_u16m1_ta __riscv_vmul_vx_u16m1
#define vmul_vv_u16m2_ta __riscv_vmul_vv_u16m2
#define vmul_vx_u16m2_ta __riscv_vmul_vx_u16m2
#define vmul_vv_u16m4_ta __riscv_vmul_vv_u16m4
#define vmul_vx_u16m4_ta __riscv_vmul_vx_u16m4
#define vmul_vv_u16m8_ta __riscv_vmul_vv_u16m8
#define vmul_vx_u16m8_ta __riscv_vmul_vx_u16m8
#define vmul_vv_u32mf2_ta __riscv_vmul_vv_u32mf2
#define vmul_vx_u32mf2_ta __riscv_vmul_vx_u32mf2
#define vmul_vv_u32m1_ta __riscv_vmul_vv_u32m1
#define vmul_vx_u32m1_ta __riscv_vmul_vx_u32m1
#define vmul_vv_u32m2_ta __riscv_vmul_vv_u32m2
#define vmul_vx_u32m2_ta __riscv_vmul_vx_u32m2
#define vmul_vv_u32m4_ta __riscv_vmul_vv_u32m4
#define vmul_vx_u32m4_ta __riscv_vmul_vx_u32m4
#define vmul_vv_u32m8_ta __riscv_vmul_vv_u32m8
#define vmul_vx_u32m8_ta __riscv_vmul_vx_u32m8
#define vmul_vv_u64m1_ta __riscv_vmul_vv_u64m1
#define vmul_vx_u64m1_ta __riscv_vmul_vx_u64m1
#define vmul_vv_u64m2_ta __riscv_vmul_vv_u64m2
#define vmul_vx_u64m2_ta __riscv_vmul_vx_u64m2
#define vmul_vv_u64m4_ta __riscv_vmul_vv_u64m4
#define vmul_vx_u64m4_ta __riscv_vmul_vx_u64m4
#define vmul_vv_u64m8_ta __riscv_vmul_vv_u64m8
#define vmul_vx_u64m8_ta __riscv_vmul_vx_u64m8
#define vmulhu_vv_u8mf8_ta __riscv_vmulhu_vv_u8mf8
#define vmulhu_vx_u8mf8_ta __riscv_vmulhu_vx_u8mf8
#define vmulhu_vv_u8mf4_ta __riscv_vmulhu_vv_u8mf4
#define vmulhu_vx_u8mf4_ta __riscv_vmulhu_vx_u8mf4
#define vmulhu_vv_u8mf2_ta __riscv_vmulhu_vv_u8mf2
#define vmulhu_vx_u8mf2_ta __riscv_vmulhu_vx_u8mf2
#define vmulhu_vv_u8m1_ta __riscv_vmulhu_vv_u8m1
#define vmulhu_vx_u8m1_ta __riscv_vmulhu_vx_u8m1
#define vmulhu_vv_u8m2_ta __riscv_vmulhu_vv_u8m2
#define vmulhu_vx_u8m2_ta __riscv_vmulhu_vx_u8m2
#define vmulhu_vv_u8m4_ta __riscv_vmulhu_vv_u8m4
#define vmulhu_vx_u8m4_ta __riscv_vmulhu_vx_u8m4
#define vmulhu_vv_u8m8_ta __riscv_vmulhu_vv_u8m8
#define vmulhu_vx_u8m8_ta __riscv_vmulhu_vx_u8m8
#define vmulhu_vv_u16mf4_ta __riscv_vmulhu_vv_u16mf4
#define vmulhu_vx_u16mf4_ta __riscv_vmulhu_vx_u16mf4
#define vmulhu_vv_u16mf2_ta __riscv_vmulhu_vv_u16mf2
#define vmulhu_vx_u16mf2_ta __riscv_vmulhu_vx_u16mf2
#define vmulhu_vv_u16m1_ta __riscv_vmulhu_vv_u16m1
#define vmulhu_vx_u16m1_ta __riscv_vmulhu_vx_u16m1
#define vmulhu_vv_u16m2_ta __riscv_vmulhu_vv_u16m2
#define vmulhu_vx_u16m2_ta __riscv_vmulhu_vx_u16m2
#define vmulhu_vv_u16m4_ta __riscv_vmulhu_vv_u16m4
#define vmulhu_vx_u16m4_ta __riscv_vmulhu_vx_u16m4
#define vmulhu_vv_u16m8_ta __riscv_vmulhu_vv_u16m8
#define vmulhu_vx_u16m8_ta __riscv_vmulhu_vx_u16m8
#define vmulhu_vv_u32mf2_ta __riscv_vmulhu_vv_u32mf2
#define vmulhu_vx_u32mf2_ta __riscv_vmulhu_vx_u32mf2
#define vmulhu_vv_u32m1_ta __riscv_vmulhu_vv_u32m1
#define vmulhu_vx_u32m1_ta __riscv_vmulhu_vx_u32m1
#define vmulhu_vv_u32m2_ta __riscv_vmulhu_vv_u32m2
#define vmulhu_vx_u32m2_ta __riscv_vmulhu_vx_u32m2
#define vmulhu_vv_u32m4_ta __riscv_vmulhu_vv_u32m4
#define vmulhu_vx_u32m4_ta __riscv_vmulhu_vx_u32m4
#define vmulhu_vv_u32m8_ta __riscv_vmulhu_vv_u32m8
#define vmulhu_vx_u32m8_ta __riscv_vmulhu_vx_u32m8
#define vmulhu_vv_u64m1_ta __riscv_vmulhu_vv_u64m1
#define vmulhu_vx_u64m1_ta __riscv_vmulhu_vx_u64m1
#define vmulhu_vv_u64m2_ta __riscv_vmulhu_vv_u64m2
#define vmulhu_vx_u64m2_ta __riscv_vmulhu_vx_u64m2
#define vmulhu_vv_u64m4_ta __riscv_vmulhu_vv_u64m4
#define vmulhu_vx_u64m4_ta __riscv_vmulhu_vx_u64m4
#define vmulhu_vv_u64m8_ta __riscv_vmulhu_vv_u64m8
#define vmulhu_vx_u64m8_ta __riscv_vmulhu_vx_u64m8
// masked functions
#define vmul_vv_i8mf8_tuma __riscv_vmul_vv_i8mf8_tum
#define vmul_vx_i8mf8_tuma __riscv_vmul_vx_i8mf8_tum
#define vmul_vv_i8mf4_tuma __riscv_vmul_vv_i8mf4_tum
#define vmul_vx_i8mf4_tuma __riscv_vmul_vx_i8mf4_tum
#define vmul_vv_i8mf2_tuma __riscv_vmul_vv_i8mf2_tum
#define vmul_vx_i8mf2_tuma __riscv_vmul_vx_i8mf2_tum
#define vmul_vv_i8m1_tuma __riscv_vmul_vv_i8m1_tum
#define vmul_vx_i8m1_tuma __riscv_vmul_vx_i8m1_tum
#define vmul_vv_i8m2_tuma __riscv_vmul_vv_i8m2_tum
#define vmul_vx_i8m2_tuma __riscv_vmul_vx_i8m2_tum
#define vmul_vv_i8m4_tuma __riscv_vmul_vv_i8m4_tum
#define vmul_vx_i8m4_tuma __riscv_vmul_vx_i8m4_tum
#define vmul_vv_i8m8_tuma __riscv_vmul_vv_i8m8_tum
#define vmul_vx_i8m8_tuma __riscv_vmul_vx_i8m8_tum
#define vmul_vv_i16mf4_tuma __riscv_vmul_vv_i16mf4_tum
#define vmul_vx_i16mf4_tuma __riscv_vmul_vx_i16mf4_tum
#define vmul_vv_i16mf2_tuma __riscv_vmul_vv_i16mf2_tum
#define vmul_vx_i16mf2_tuma __riscv_vmul_vx_i16mf2_tum
#define vmul_vv_i16m1_tuma __riscv_vmul_vv_i16m1_tum
#define vmul_vx_i16m1_tuma __riscv_vmul_vx_i16m1_tum
#define vmul_vv_i16m2_tuma __riscv_vmul_vv_i16m2_tum
#define vmul_vx_i16m2_tuma __riscv_vmul_vx_i16m2_tum
#define vmul_vv_i16m4_tuma __riscv_vmul_vv_i16m4_tum
#define vmul_vx_i16m4_tuma __riscv_vmul_vx_i16m4_tum
#define vmul_vv_i16m8_tuma __riscv_vmul_vv_i16m8_tum
#define vmul_vx_i16m8_tuma __riscv_vmul_vx_i16m8_tum
#define vmul_vv_i32mf2_tuma __riscv_vmul_vv_i32mf2_tum
#define vmul_vx_i32mf2_tuma __riscv_vmul_vx_i32mf2_tum
#define vmul_vv_i32m1_tuma __riscv_vmul_vv_i32m1_tum
#define vmul_vx_i32m1_tuma __riscv_vmul_vx_i32m1_tum
#define vmul_vv_i32m2_tuma __riscv_vmul_vv_i32m2_tum
#define vmul_vx_i32m2_tuma __riscv_vmul_vx_i32m2_tum
#define vmul_vv_i32m4_tuma __riscv_vmul_vv_i32m4_tum
#define vmul_vx_i32m4_tuma __riscv_vmul_vx_i32m4_tum
#define vmul_vv_i32m8_tuma __riscv_vmul_vv_i32m8_tum
#define vmul_vx_i32m8_tuma __riscv_vmul_vx_i32m8_tum
#define vmul_vv_i64m1_tuma __riscv_vmul_vv_i64m1_tum
#define vmul_vx_i64m1_tuma __riscv_vmul_vx_i64m1_tum
#define vmul_vv_i64m2_tuma __riscv_vmul_vv_i64m2_tum
#define vmul_vx_i64m2_tuma __riscv_vmul_vx_i64m2_tum
#define vmul_vv_i64m4_tuma __riscv_vmul_vv_i64m4_tum
#define vmul_vx_i64m4_tuma __riscv_vmul_vx_i64m4_tum
#define vmul_vv_i64m8_tuma __riscv_vmul_vv_i64m8_tum
#define vmul_vx_i64m8_tuma __riscv_vmul_vx_i64m8_tum
#define vmulh_vv_i8mf8_tuma __riscv_vmulh_vv_i8mf8_tum
#define vmulh_vx_i8mf8_tuma __riscv_vmulh_vx_i8mf8_tum
#define vmulh_vv_i8mf4_tuma __riscv_vmulh_vv_i8mf4_tum
#define vmulh_vx_i8mf4_tuma __riscv_vmulh_vx_i8mf4_tum
#define vmulh_vv_i8mf2_tuma __riscv_vmulh_vv_i8mf2_tum
#define vmulh_vx_i8mf2_tuma __riscv_vmulh_vx_i8mf2_tum
#define vmulh_vv_i8m1_tuma __riscv_vmulh_vv_i8m1_tum
#define vmulh_vx_i8m1_tuma __riscv_vmulh_vx_i8m1_tum
#define vmulh_vv_i8m2_tuma __riscv_vmulh_vv_i8m2_tum
#define vmulh_vx_i8m2_tuma __riscv_vmulh_vx_i8m2_tum
#define vmulh_vv_i8m4_tuma __riscv_vmulh_vv_i8m4_tum
#define vmulh_vx_i8m4_tuma __riscv_vmulh_vx_i8m4_tum
#define vmulh_vv_i8m8_tuma __riscv_vmulh_vv_i8m8_tum
#define vmulh_vx_i8m8_tuma __riscv_vmulh_vx_i8m8_tum
#define vmulh_vv_i16mf4_tuma __riscv_vmulh_vv_i16mf4_tum
#define vmulh_vx_i16mf4_tuma __riscv_vmulh_vx_i16mf4_tum
#define vmulh_vv_i16mf2_tuma __riscv_vmulh_vv_i16mf2_tum
#define vmulh_vx_i16mf2_tuma __riscv_vmulh_vx_i16mf2_tum
#define vmulh_vv_i16m1_tuma __riscv_vmulh_vv_i16m1_tum
#define vmulh_vx_i16m1_tuma __riscv_vmulh_vx_i16m1_tum
#define vmulh_vv_i16m2_tuma __riscv_vmulh_vv_i16m2_tum
#define vmulh_vx_i16m2_tuma __riscv_vmulh_vx_i16m2_tum
#define vmulh_vv_i16m4_tuma __riscv_vmulh_vv_i16m4_tum
#define vmulh_vx_i16m4_tuma __riscv_vmulh_vx_i16m4_tum
#define vmulh_vv_i16m8_tuma __riscv_vmulh_vv_i16m8_tum
#define vmulh_vx_i16m8_tuma __riscv_vmulh_vx_i16m8_tum
#define vmulh_vv_i32mf2_tuma __riscv_vmulh_vv_i32mf2_tum
#define vmulh_vx_i32mf2_tuma __riscv_vmulh_vx_i32mf2_tum
#define vmulh_vv_i32m1_tuma __riscv_vmulh_vv_i32m1_tum
#define vmulh_vx_i32m1_tuma __riscv_vmulh_vx_i32m1_tum
#define vmulh_vv_i32m2_tuma __riscv_vmulh_vv_i32m2_tum
#define vmulh_vx_i32m2_tuma __riscv_vmulh_vx_i32m2_tum
#define vmulh_vv_i32m4_tuma __riscv_vmulh_vv_i32m4_tum
#define vmulh_vx_i32m4_tuma __riscv_vmulh_vx_i32m4_tum
#define vmulh_vv_i32m8_tuma __riscv_vmulh_vv_i32m8_tum
#define vmulh_vx_i32m8_tuma __riscv_vmulh_vx_i32m8_tum
#define vmulh_vv_i64m1_tuma __riscv_vmulh_vv_i64m1_tum
#define vmulh_vx_i64m1_tuma __riscv_vmulh_vx_i64m1_tum
#define vmulh_vv_i64m2_tuma __riscv_vmulh_vv_i64m2_tum
#define vmulh_vx_i64m2_tuma __riscv_vmulh_vx_i64m2_tum
#define vmulh_vv_i64m4_tuma __riscv_vmulh_vv_i64m4_tum
#define vmulh_vx_i64m4_tuma __riscv_vmulh_vx_i64m4_tum
#define vmulh_vv_i64m8_tuma __riscv_vmulh_vv_i64m8_tum
#define vmulh_vx_i64m8_tuma __riscv_vmulh_vx_i64m8_tum
#define vmulhsu_vv_i8mf8_tuma __riscv_vmulhsu_vv_i8mf8_tum
#define vmulhsu_vx_i8mf8_tuma __riscv_vmulhsu_vx_i8mf8_tum
#define vmulhsu_vv_i8mf4_tuma __riscv_vmulhsu_vv_i8mf4_tum
#define vmulhsu_vx_i8mf4_tuma __riscv_vmulhsu_vx_i8mf4_tum
#define vmulhsu_vv_i8mf2_tuma __riscv_vmulhsu_vv_i8mf2_tum
#define vmulhsu_vx_i8mf2_tuma __riscv_vmulhsu_vx_i8mf2_tum
#define vmulhsu_vv_i8m1_tuma __riscv_vmulhsu_vv_i8m1_tum
#define vmulhsu_vx_i8m1_tuma __riscv_vmulhsu_vx_i8m1_tum
#define vmulhsu_vv_i8m2_tuma __riscv_vmulhsu_vv_i8m2_tum
#define vmulhsu_vx_i8m2_tuma __riscv_vmulhsu_vx_i8m2_tum
#define vmulhsu_vv_i8m4_tuma __riscv_vmulhsu_vv_i8m4_tum
#define vmulhsu_vx_i8m4_tuma __riscv_vmulhsu_vx_i8m4_tum
#define vmulhsu_vv_i8m8_tuma __riscv_vmulhsu_vv_i8m8_tum
#define vmulhsu_vx_i8m8_tuma __riscv_vmulhsu_vx_i8m8_tum
#define vmulhsu_vv_i16mf4_tuma __riscv_vmulhsu_vv_i16mf4_tum
#define vmulhsu_vx_i16mf4_tuma __riscv_vmulhsu_vx_i16mf4_tum
#define vmulhsu_vv_i16mf2_tuma __riscv_vmulhsu_vv_i16mf2_tum
#define vmulhsu_vx_i16mf2_tuma __riscv_vmulhsu_vx_i16mf2_tum
#define vmulhsu_vv_i16m1_tuma __riscv_vmulhsu_vv_i16m1_tum
#define vmulhsu_vx_i16m1_tuma __riscv_vmulhsu_vx_i16m1_tum
#define vmulhsu_vv_i16m2_tuma __riscv_vmulhsu_vv_i16m2_tum
#define vmulhsu_vx_i16m2_tuma __riscv_vmulhsu_vx_i16m2_tum
#define vmulhsu_vv_i16m4_tuma __riscv_vmulhsu_vv_i16m4_tum
#define vmulhsu_vx_i16m4_tuma __riscv_vmulhsu_vx_i16m4_tum
#define vmulhsu_vv_i16m8_tuma __riscv_vmulhsu_vv_i16m8_tum
#define vmulhsu_vx_i16m8_tuma __riscv_vmulhsu_vx_i16m8_tum
#define vmulhsu_vv_i32mf2_tuma __riscv_vmulhsu_vv_i32mf2_tum
#define vmulhsu_vx_i32mf2_tuma __riscv_vmulhsu_vx_i32mf2_tum
#define vmulhsu_vv_i32m1_tuma __riscv_vmulhsu_vv_i32m1_tum
#define vmulhsu_vx_i32m1_tuma __riscv_vmulhsu_vx_i32m1_tum
#define vmulhsu_vv_i32m2_tuma __riscv_vmulhsu_vv_i32m2_tum
#define vmulhsu_vx_i32m2_tuma __riscv_vmulhsu_vx_i32m2_tum
#define vmulhsu_vv_i32m4_tuma __riscv_vmulhsu_vv_i32m4_tum
#define vmulhsu_vx_i32m4_tuma __riscv_vmulhsu_vx_i32m4_tum
#define vmulhsu_vv_i32m8_tuma __riscv_vmulhsu_vv_i32m8_tum
#define vmulhsu_vx_i32m8_tuma __riscv_vmulhsu_vx_i32m8_tum
#define vmulhsu_vv_i64m1_tuma __riscv_vmulhsu_vv_i64m1_tum
#define vmulhsu_vx_i64m1_tuma __riscv_vmulhsu_vx_i64m1_tum
#define vmulhsu_vv_i64m2_tuma __riscv_vmulhsu_vv_i64m2_tum
#define vmulhsu_vx_i64m2_tuma __riscv_vmulhsu_vx_i64m2_tum
#define vmulhsu_vv_i64m4_tuma __riscv_vmulhsu_vv_i64m4_tum
#define vmulhsu_vx_i64m4_tuma __riscv_vmulhsu_vx_i64m4_tum
#define vmulhsu_vv_i64m8_tuma __riscv_vmulhsu_vv_i64m8_tum
#define vmulhsu_vx_i64m8_tuma __riscv_vmulhsu_vx_i64m8_tum
#define vmul_vv_u8mf8_tuma __riscv_vmul_vv_u8mf8_tum
#define vmul_vx_u8mf8_tuma __riscv_vmul_vx_u8mf8_tum
#define vmul_vv_u8mf4_tuma __riscv_vmul_vv_u8mf4_tum
#define vmul_vx_u8mf4_tuma __riscv_vmul_vx_u8mf4_tum
#define vmul_vv_u8mf2_tuma __riscv_vmul_vv_u8mf2_tum
#define vmul_vx_u8mf2_tuma __riscv_vmul_vx_u8mf2_tum
#define vmul_vv_u8m1_tuma __riscv_vmul_vv_u8m1_tum
#define vmul_vx_u8m1_tuma __riscv_vmul_vx_u8m1_tum
#define vmul_vv_u8m2_tuma __riscv_vmul_vv_u8m2_tum
#define vmul_vx_u8m2_tuma __riscv_vmul_vx_u8m2_tum
#define vmul_vv_u8m4_tuma __riscv_vmul_vv_u8m4_tum
#define vmul_vx_u8m4_tuma __riscv_vmul_vx_u8m4_tum
#define vmul_vv_u8m8_tuma __riscv_vmul_vv_u8m8_tum
#define vmul_vx_u8m8_tuma __riscv_vmul_vx_u8m8_tum
#define vmul_vv_u16mf4_tuma __riscv_vmul_vv_u16mf4_tum
#define vmul_vx_u16mf4_tuma __riscv_vmul_vx_u16mf4_tum
#define vmul_vv_u16mf2_tuma __riscv_vmul_vv_u16mf2_tum
#define vmul_vx_u16mf2_tuma __riscv_vmul_vx_u16mf2_tum
#define vmul_vv_u16m1_tuma __riscv_vmul_vv_u16m1_tum
#define vmul_vx_u16m1_tuma __riscv_vmul_vx_u16m1_tum
#define vmul_vv_u16m2_tuma __riscv_vmul_vv_u16m2_tum
#define vmul_vx_u16m2_tuma __riscv_vmul_vx_u16m2_tum
#define vmul_vv_u16m4_tuma __riscv_vmul_vv_u16m4_tum
#define vmul_vx_u16m4_tuma __riscv_vmul_vx_u16m4_tum
#define vmul_vv_u16m8_tuma __riscv_vmul_vv_u16m8_tum
#define vmul_vx_u16m8_tuma __riscv_vmul_vx_u16m8_tum
#define vmul_vv_u32mf2_tuma __riscv_vmul_vv_u32mf2_tum
#define vmul_vx_u32mf2_tuma __riscv_vmul_vx_u32mf2_tum
#define vmul_vv_u32m1_tuma __riscv_vmul_vv_u32m1_tum
#define vmul_vx_u32m1_tuma __riscv_vmul_vx_u32m1_tum
#define vmul_vv_u32m2_tuma __riscv_vmul_vv_u32m2_tum
#define vmul_vx_u32m2_tuma __riscv_vmul_vx_u32m2_tum
#define vmul_vv_u32m4_tuma __riscv_vmul_vv_u32m4_tum
#define vmul_vx_u32m4_tuma __riscv_vmul_vx_u32m4_tum
#define vmul_vv_u32m8_tuma __riscv_vmul_vv_u32m8_tum
#define vmul_vx_u32m8_tuma __riscv_vmul_vx_u32m8_tum
#define vmul_vv_u64m1_tuma __riscv_vmul_vv_u64m1_tum
#define vmul_vx_u64m1_tuma __riscv_vmul_vx_u64m1_tum
#define vmul_vv_u64m2_tuma __riscv_vmul_vv_u64m2_tum
#define vmul_vx_u64m2_tuma __riscv_vmul_vx_u64m2_tum
#define vmul_vv_u64m4_tuma __riscv_vmul_vv_u64m4_tum
#define vmul_vx_u64m4_tuma __riscv_vmul_vx_u64m4_tum
#define vmul_vv_u64m8_tuma __riscv_vmul_vv_u64m8_tum
#define vmul_vx_u64m8_tuma __riscv_vmul_vx_u64m8_tum
#define vmulhu_vv_u8mf8_tuma __riscv_vmulhu_vv_u8mf8_tum
#define vmulhu_vx_u8mf8_tuma __riscv_vmulhu_vx_u8mf8_tum
#define vmulhu_vv_u8mf4_tuma __riscv_vmulhu_vv_u8mf4_tum
#define vmulhu_vx_u8mf4_tuma __riscv_vmulhu_vx_u8mf4_tum
#define vmulhu_vv_u8mf2_tuma __riscv_vmulhu_vv_u8mf2_tum
#define vmulhu_vx_u8mf2_tuma __riscv_vmulhu_vx_u8mf2_tum
#define vmulhu_vv_u8m1_tuma __riscv_vmulhu_vv_u8m1_tum
#define vmulhu_vx_u8m1_tuma __riscv_vmulhu_vx_u8m1_tum
#define vmulhu_vv_u8m2_tuma __riscv_vmulhu_vv_u8m2_tum
#define vmulhu_vx_u8m2_tuma __riscv_vmulhu_vx_u8m2_tum
#define vmulhu_vv_u8m4_tuma __riscv_vmulhu_vv_u8m4_tum
#define vmulhu_vx_u8m4_tuma __riscv_vmulhu_vx_u8m4_tum
#define vmulhu_vv_u8m8_tuma __riscv_vmulhu_vv_u8m8_tum
#define vmulhu_vx_u8m8_tuma __riscv_vmulhu_vx_u8m8_tum
#define vmulhu_vv_u16mf4_tuma __riscv_vmulhu_vv_u16mf4_tum
#define vmulhu_vx_u16mf4_tuma __riscv_vmulhu_vx_u16mf4_tum
#define vmulhu_vv_u16mf2_tuma __riscv_vmulhu_vv_u16mf2_tum
#define vmulhu_vx_u16mf2_tuma __riscv_vmulhu_vx_u16mf2_tum
#define vmulhu_vv_u16m1_tuma __riscv_vmulhu_vv_u16m1_tum
#define vmulhu_vx_u16m1_tuma __riscv_vmulhu_vx_u16m1_tum
#define vmulhu_vv_u16m2_tuma __riscv_vmulhu_vv_u16m2_tum
#define vmulhu_vx_u16m2_tuma __riscv_vmulhu_vx_u16m2_tum
#define vmulhu_vv_u16m4_tuma __riscv_vmulhu_vv_u16m4_tum
#define vmulhu_vx_u16m4_tuma __riscv_vmulhu_vx_u16m4_tum
#define vmulhu_vv_u16m8_tuma __riscv_vmulhu_vv_u16m8_tum
#define vmulhu_vx_u16m8_tuma __riscv_vmulhu_vx_u16m8_tum
#define vmulhu_vv_u32mf2_tuma __riscv_vmulhu_vv_u32mf2_tum
#define vmulhu_vx_u32mf2_tuma __riscv_vmulhu_vx_u32mf2_tum
#define vmulhu_vv_u32m1_tuma __riscv_vmulhu_vv_u32m1_tum
#define vmulhu_vx_u32m1_tuma __riscv_vmulhu_vx_u32m1_tum
#define vmulhu_vv_u32m2_tuma __riscv_vmulhu_vv_u32m2_tum
#define vmulhu_vx_u32m2_tuma __riscv_vmulhu_vx_u32m2_tum
#define vmulhu_vv_u32m4_tuma __riscv_vmulhu_vv_u32m4_tum
#define vmulhu_vx_u32m4_tuma __riscv_vmulhu_vx_u32m4_tum
#define vmulhu_vv_u32m8_tuma __riscv_vmulhu_vv_u32m8_tum
#define vmulhu_vx_u32m8_tuma __riscv_vmulhu_vx_u32m8_tum
#define vmulhu_vv_u64m1_tuma __riscv_vmulhu_vv_u64m1_tum
#define vmulhu_vx_u64m1_tuma __riscv_vmulhu_vx_u64m1_tum
#define vmulhu_vv_u64m2_tuma __riscv_vmulhu_vv_u64m2_tum
#define vmulhu_vx_u64m2_tuma __riscv_vmulhu_vx_u64m2_tum
#define vmulhu_vv_u64m4_tuma __riscv_vmulhu_vv_u64m4_tum
#define vmulhu_vx_u64m4_tuma __riscv_vmulhu_vx_u64m4_tum
#define vmulhu_vv_u64m8_tuma __riscv_vmulhu_vv_u64m8_tum
#define vmulhu_vx_u64m8_tuma __riscv_vmulhu_vx_u64m8_tum
// masked functions
#define vmul_vv_i8mf8_tumu __riscv_vmul_vv_i8mf8_tumu
#define vmul_vx_i8mf8_tumu __riscv_vmul_vx_i8mf8_tumu
#define vmul_vv_i8mf4_tumu __riscv_vmul_vv_i8mf4_tumu
#define vmul_vx_i8mf4_tumu __riscv_vmul_vx_i8mf4_tumu
#define vmul_vv_i8mf2_tumu __riscv_vmul_vv_i8mf2_tumu
#define vmul_vx_i8mf2_tumu __riscv_vmul_vx_i8mf2_tumu
#define vmul_vv_i8m1_tumu __riscv_vmul_vv_i8m1_tumu
#define vmul_vx_i8m1_tumu __riscv_vmul_vx_i8m1_tumu
#define vmul_vv_i8m2_tumu __riscv_vmul_vv_i8m2_tumu
#define vmul_vx_i8m2_tumu __riscv_vmul_vx_i8m2_tumu
#define vmul_vv_i8m4_tumu __riscv_vmul_vv_i8m4_tumu
#define vmul_vx_i8m4_tumu __riscv_vmul_vx_i8m4_tumu
#define vmul_vv_i8m8_tumu __riscv_vmul_vv_i8m8_tumu
#define vmul_vx_i8m8_tumu __riscv_vmul_vx_i8m8_tumu
#define vmul_vv_i16mf4_tumu __riscv_vmul_vv_i16mf4_tumu
#define vmul_vx_i16mf4_tumu __riscv_vmul_vx_i16mf4_tumu
#define vmul_vv_i16mf2_tumu __riscv_vmul_vv_i16mf2_tumu
#define vmul_vx_i16mf2_tumu __riscv_vmul_vx_i16mf2_tumu
#define vmul_vv_i16m1_tumu __riscv_vmul_vv_i16m1_tumu
#define vmul_vx_i16m1_tumu __riscv_vmul_vx_i16m1_tumu
#define vmul_vv_i16m2_tumu __riscv_vmul_vv_i16m2_tumu
#define vmul_vx_i16m2_tumu __riscv_vmul_vx_i16m2_tumu
#define vmul_vv_i16m4_tumu __riscv_vmul_vv_i16m4_tumu
#define vmul_vx_i16m4_tumu __riscv_vmul_vx_i16m4_tumu
#define vmul_vv_i16m8_tumu __riscv_vmul_vv_i16m8_tumu
#define vmul_vx_i16m8_tumu __riscv_vmul_vx_i16m8_tumu
#define vmul_vv_i32mf2_tumu __riscv_vmul_vv_i32mf2_tumu
#define vmul_vx_i32mf2_tumu __riscv_vmul_vx_i32mf2_tumu
#define vmul_vv_i32m1_tumu __riscv_vmul_vv_i32m1_tumu
#define vmul_vx_i32m1_tumu __riscv_vmul_vx_i32m1_tumu
#define vmul_vv_i32m2_tumu __riscv_vmul_vv_i32m2_tumu
#define vmul_vx_i32m2_tumu __riscv_vmul_vx_i32m2_tumu
#define vmul_vv_i32m4_tumu __riscv_vmul_vv_i32m4_tumu
#define vmul_vx_i32m4_tumu __riscv_vmul_vx_i32m4_tumu
#define vmul_vv_i32m8_tumu __riscv_vmul_vv_i32m8_tumu
#define vmul_vx_i32m8_tumu __riscv_vmul_vx_i32m8_tumu
#define vmul_vv_i64m1_tumu __riscv_vmul_vv_i64m1_tumu
#define vmul_vx_i64m1_tumu __riscv_vmul_vx_i64m1_tumu
#define vmul_vv_i64m2_tumu __riscv_vmul_vv_i64m2_tumu
#define vmul_vx_i64m2_tumu __riscv_vmul_vx_i64m2_tumu
#define vmul_vv_i64m4_tumu __riscv_vmul_vv_i64m4_tumu
#define vmul_vx_i64m4_tumu __riscv_vmul_vx_i64m4_tumu
#define vmul_vv_i64m8_tumu __riscv_vmul_vv_i64m8_tumu
#define vmul_vx_i64m8_tumu __riscv_vmul_vx_i64m8_tumu
#define vmulh_vv_i8mf8_tumu __riscv_vmulh_vv_i8mf8_tumu
#define vmulh_vx_i8mf8_tumu __riscv_vmulh_vx_i8mf8_tumu
#define vmulh_vv_i8mf4_tumu __riscv_vmulh_vv_i8mf4_tumu
#define vmulh_vx_i8mf4_tumu __riscv_vmulh_vx_i8mf4_tumu
#define vmulh_vv_i8mf2_tumu __riscv_vmulh_vv_i8mf2_tumu
#define vmulh_vx_i8mf2_tumu __riscv_vmulh_vx_i8mf2_tumu
#define vmulh_vv_i8m1_tumu __riscv_vmulh_vv_i8m1_tumu
#define vmulh_vx_i8m1_tumu __riscv_vmulh_vx_i8m1_tumu
#define vmulh_vv_i8m2_tumu __riscv_vmulh_vv_i8m2_tumu
#define vmulh_vx_i8m2_tumu __riscv_vmulh_vx_i8m2_tumu
#define vmulh_vv_i8m4_tumu __riscv_vmulh_vv_i8m4_tumu
#define vmulh_vx_i8m4_tumu __riscv_vmulh_vx_i8m4_tumu
#define vmulh_vv_i8m8_tumu __riscv_vmulh_vv_i8m8_tumu
#define vmulh_vx_i8m8_tumu __riscv_vmulh_vx_i8m8_tumu
#define vmulh_vv_i16mf4_tumu __riscv_vmulh_vv_i16mf4_tumu
#define vmulh_vx_i16mf4_tumu __riscv_vmulh_vx_i16mf4_tumu
#define vmulh_vv_i16mf2_tumu __riscv_vmulh_vv_i16mf2_tumu
#define vmulh_vx_i16mf2_tumu __riscv_vmulh_vx_i16mf2_tumu
#define vmulh_vv_i16m1_tumu __riscv_vmulh_vv_i16m1_tumu
#define vmulh_vx_i16m1_tumu __riscv_vmulh_vx_i16m1_tumu
#define vmulh_vv_i16m2_tumu __riscv_vmulh_vv_i16m2_tumu
#define vmulh_vx_i16m2_tumu __riscv_vmulh_vx_i16m2_tumu
#define vmulh_vv_i16m4_tumu __riscv_vmulh_vv_i16m4_tumu
#define vmulh_vx_i16m4_tumu __riscv_vmulh_vx_i16m4_tumu
#define vmulh_vv_i16m8_tumu __riscv_vmulh_vv_i16m8_tumu
#define vmulh_vx_i16m8_tumu __riscv_vmulh_vx_i16m8_tumu
#define vmulh_vv_i32mf2_tumu __riscv_vmulh_vv_i32mf2_tumu
#define vmulh_vx_i32mf2_tumu __riscv_vmulh_vx_i32mf2_tumu
#define vmulh_vv_i32m1_tumu __riscv_vmulh_vv_i32m1_tumu
#define vmulh_vx_i32m1_tumu __riscv_vmulh_vx_i32m1_tumu
#define vmulh_vv_i32m2_tumu __riscv_vmulh_vv_i32m2_tumu
#define vmulh_vx_i32m2_tumu __riscv_vmulh_vx_i32m2_tumu
#define vmulh_vv_i32m4_tumu __riscv_vmulh_vv_i32m4_tumu
#define vmulh_vx_i32m4_tumu __riscv_vmulh_vx_i32m4_tumu
#define vmulh_vv_i32m8_tumu __riscv_vmulh_vv_i32m8_tumu
#define vmulh_vx_i32m8_tumu __riscv_vmulh_vx_i32m8_tumu
#define vmulh_vv_i64m1_tumu __riscv_vmulh_vv_i64m1_tumu
#define vmulh_vx_i64m1_tumu __riscv_vmulh_vx_i64m1_tumu
#define vmulh_vv_i64m2_tumu __riscv_vmulh_vv_i64m2_tumu
#define vmulh_vx_i64m2_tumu __riscv_vmulh_vx_i64m2_tumu
#define vmulh_vv_i64m4_tumu __riscv_vmulh_vv_i64m4_tumu
#define vmulh_vx_i64m4_tumu __riscv_vmulh_vx_i64m4_tumu
#define vmulh_vv_i64m8_tumu __riscv_vmulh_vv_i64m8_tumu
#define vmulh_vx_i64m8_tumu __riscv_vmulh_vx_i64m8_tumu
#define vmulhsu_vv_i8mf8_tumu __riscv_vmulhsu_vv_i8mf8_tumu
#define vmulhsu_vx_i8mf8_tumu __riscv_vmulhsu_vx_i8mf8_tumu
#define vmulhsu_vv_i8mf4_tumu __riscv_vmulhsu_vv_i8mf4_tumu
#define vmulhsu_vx_i8mf4_tumu __riscv_vmulhsu_vx_i8mf4_tumu
#define vmulhsu_vv_i8mf2_tumu __riscv_vmulhsu_vv_i8mf2_tumu
#define vmulhsu_vx_i8mf2_tumu __riscv_vmulhsu_vx_i8mf2_tumu
#define vmulhsu_vv_i8m1_tumu __riscv_vmulhsu_vv_i8m1_tumu
#define vmulhsu_vx_i8m1_tumu __riscv_vmulhsu_vx_i8m1_tumu
#define vmulhsu_vv_i8m2_tumu __riscv_vmulhsu_vv_i8m2_tumu
#define vmulhsu_vx_i8m2_tumu __riscv_vmulhsu_vx_i8m2_tumu
#define vmulhsu_vv_i8m4_tumu __riscv_vmulhsu_vv_i8m4_tumu
#define vmulhsu_vx_i8m4_tumu __riscv_vmulhsu_vx_i8m4_tumu
#define vmulhsu_vv_i8m8_tumu __riscv_vmulhsu_vv_i8m8_tumu
#define vmulhsu_vx_i8m8_tumu __riscv_vmulhsu_vx_i8m8_tumu
#define vmulhsu_vv_i16mf4_tumu __riscv_vmulhsu_vv_i16mf4_tumu
#define vmulhsu_vx_i16mf4_tumu __riscv_vmulhsu_vx_i16mf4_tumu
#define vmulhsu_vv_i16mf2_tumu __riscv_vmulhsu_vv_i16mf2_tumu
#define vmulhsu_vx_i16mf2_tumu __riscv_vmulhsu_vx_i16mf2_tumu
#define vmulhsu_vv_i16m1_tumu __riscv_vmulhsu_vv_i16m1_tumu
#define vmulhsu_vx_i16m1_tumu __riscv_vmulhsu_vx_i16m1_tumu
#define vmulhsu_vv_i16m2_tumu __riscv_vmulhsu_vv_i16m2_tumu
#define vmulhsu_vx_i16m2_tumu __riscv_vmulhsu_vx_i16m2_tumu
#define vmulhsu_vv_i16m4_tumu __riscv_vmulhsu_vv_i16m4_tumu
#define vmulhsu_vx_i16m4_tumu __riscv_vmulhsu_vx_i16m4_tumu
#define vmulhsu_vv_i16m8_tumu __riscv_vmulhsu_vv_i16m8_tumu
#define vmulhsu_vx_i16m8_tumu __riscv_vmulhsu_vx_i16m8_tumu
#define vmulhsu_vv_i32mf2_tumu __riscv_vmulhsu_vv_i32mf2_tumu
#define vmulhsu_vx_i32mf2_tumu __riscv_vmulhsu_vx_i32mf2_tumu
#define vmulhsu_vv_i32m1_tumu __riscv_vmulhsu_vv_i32m1_tumu
#define vmulhsu_vx_i32m1_tumu __riscv_vmulhsu_vx_i32m1_tumu
#define vmulhsu_vv_i32m2_tumu __riscv_vmulhsu_vv_i32m2_tumu
#define vmulhsu_vx_i32m2_tumu __riscv_vmulhsu_vx_i32m2_tumu
#define vmulhsu_vv_i32m4_tumu __riscv_vmulhsu_vv_i32m4_tumu
#define vmulhsu_vx_i32m4_tumu __riscv_vmulhsu_vx_i32m4_tumu
#define vmulhsu_vv_i32m8_tumu __riscv_vmulhsu_vv_i32m8_tumu
#define vmulhsu_vx_i32m8_tumu __riscv_vmulhsu_vx_i32m8_tumu
#define vmulhsu_vv_i64m1_tumu __riscv_vmulhsu_vv_i64m1_tumu
#define vmulhsu_vx_i64m1_tumu __riscv_vmulhsu_vx_i64m1_tumu
#define vmulhsu_vv_i64m2_tumu __riscv_vmulhsu_vv_i64m2_tumu
#define vmulhsu_vx_i64m2_tumu __riscv_vmulhsu_vx_i64m2_tumu
#define vmulhsu_vv_i64m4_tumu __riscv_vmulhsu_vv_i64m4_tumu
#define vmulhsu_vx_i64m4_tumu __riscv_vmulhsu_vx_i64m4_tumu
#define vmulhsu_vv_i64m8_tumu __riscv_vmulhsu_vv_i64m8_tumu
#define vmulhsu_vx_i64m8_tumu __riscv_vmulhsu_vx_i64m8_tumu
#define vmul_vv_u8mf8_tumu __riscv_vmul_vv_u8mf8_tumu
#define vmul_vx_u8mf8_tumu __riscv_vmul_vx_u8mf8_tumu
#define vmul_vv_u8mf4_tumu __riscv_vmul_vv_u8mf4_tumu
#define vmul_vx_u8mf4_tumu __riscv_vmul_vx_u8mf4_tumu
#define vmul_vv_u8mf2_tumu __riscv_vmul_vv_u8mf2_tumu
#define vmul_vx_u8mf2_tumu __riscv_vmul_vx_u8mf2_tumu
#define vmul_vv_u8m1_tumu __riscv_vmul_vv_u8m1_tumu
#define vmul_vx_u8m1_tumu __riscv_vmul_vx_u8m1_tumu
#define vmul_vv_u8m2_tumu __riscv_vmul_vv_u8m2_tumu
#define vmul_vx_u8m2_tumu __riscv_vmul_vx_u8m2_tumu
#define vmul_vv_u8m4_tumu __riscv_vmul_vv_u8m4_tumu
#define vmul_vx_u8m4_tumu __riscv_vmul_vx_u8m4_tumu
#define vmul_vv_u8m8_tumu __riscv_vmul_vv_u8m8_tumu
#define vmul_vx_u8m8_tumu __riscv_vmul_vx_u8m8_tumu
#define vmul_vv_u16mf4_tumu __riscv_vmul_vv_u16mf4_tumu
#define vmul_vx_u16mf4_tumu __riscv_vmul_vx_u16mf4_tumu
#define vmul_vv_u16mf2_tumu __riscv_vmul_vv_u16mf2_tumu
#define vmul_vx_u16mf2_tumu __riscv_vmul_vx_u16mf2_tumu
#define vmul_vv_u16m1_tumu __riscv_vmul_vv_u16m1_tumu
#define vmul_vx_u16m1_tumu __riscv_vmul_vx_u16m1_tumu
#define vmul_vv_u16m2_tumu __riscv_vmul_vv_u16m2_tumu
#define vmul_vx_u16m2_tumu __riscv_vmul_vx_u16m2_tumu
#define vmul_vv_u16m4_tumu __riscv_vmul_vv_u16m4_tumu
#define vmul_vx_u16m4_tumu __riscv_vmul_vx_u16m4_tumu
#define vmul_vv_u16m8_tumu __riscv_vmul_vv_u16m8_tumu
#define vmul_vx_u16m8_tumu __riscv_vmul_vx_u16m8_tumu
#define vmul_vv_u32mf2_tumu __riscv_vmul_vv_u32mf2_tumu
#define vmul_vx_u32mf2_tumu __riscv_vmul_vx_u32mf2_tumu
#define vmul_vv_u32m1_tumu __riscv_vmul_vv_u32m1_tumu
#define vmul_vx_u32m1_tumu __riscv_vmul_vx_u32m1_tumu
#define vmul_vv_u32m2_tumu __riscv_vmul_vv_u32m2_tumu
#define vmul_vx_u32m2_tumu __riscv_vmul_vx_u32m2_tumu
#define vmul_vv_u32m4_tumu __riscv_vmul_vv_u32m4_tumu
#define vmul_vx_u32m4_tumu __riscv_vmul_vx_u32m4_tumu
#define vmul_vv_u32m8_tumu __riscv_vmul_vv_u32m8_tumu
#define vmul_vx_u32m8_tumu __riscv_vmul_vx_u32m8_tumu
#define vmul_vv_u64m1_tumu __riscv_vmul_vv_u64m1_tumu
#define vmul_vx_u64m1_tumu __riscv_vmul_vx_u64m1_tumu
#define vmul_vv_u64m2_tumu __riscv_vmul_vv_u64m2_tumu
#define vmul_vx_u64m2_tumu __riscv_vmul_vx_u64m2_tumu
#define vmul_vv_u64m4_tumu __riscv_vmul_vv_u64m4_tumu
#define vmul_vx_u64m4_tumu __riscv_vmul_vx_u64m4_tumu
#define vmul_vv_u64m8_tumu __riscv_vmul_vv_u64m8_tumu
#define vmul_vx_u64m8_tumu __riscv_vmul_vx_u64m8_tumu
#define vmulhu_vv_u8mf8_tumu __riscv_vmulhu_vv_u8mf8_tumu
#define vmulhu_vx_u8mf8_tumu __riscv_vmulhu_vx_u8mf8_tumu
#define vmulhu_vv_u8mf4_tumu __riscv_vmulhu_vv_u8mf4_tumu
#define vmulhu_vx_u8mf4_tumu __riscv_vmulhu_vx_u8mf4_tumu
#define vmulhu_vv_u8mf2_tumu __riscv_vmulhu_vv_u8mf2_tumu
#define vmulhu_vx_u8mf2_tumu __riscv_vmulhu_vx_u8mf2_tumu
#define vmulhu_vv_u8m1_tumu __riscv_vmulhu_vv_u8m1_tumu
#define vmulhu_vx_u8m1_tumu __riscv_vmulhu_vx_u8m1_tumu
#define vmulhu_vv_u8m2_tumu __riscv_vmulhu_vv_u8m2_tumu
#define vmulhu_vx_u8m2_tumu __riscv_vmulhu_vx_u8m2_tumu
#define vmulhu_vv_u8m4_tumu __riscv_vmulhu_vv_u8m4_tumu
#define vmulhu_vx_u8m4_tumu __riscv_vmulhu_vx_u8m4_tumu
#define vmulhu_vv_u8m8_tumu __riscv_vmulhu_vv_u8m8_tumu
#define vmulhu_vx_u8m8_tumu __riscv_vmulhu_vx_u8m8_tumu
#define vmulhu_vv_u16mf4_tumu __riscv_vmulhu_vv_u16mf4_tumu
#define vmulhu_vx_u16mf4_tumu __riscv_vmulhu_vx_u16mf4_tumu
#define vmulhu_vv_u16mf2_tumu __riscv_vmulhu_vv_u16mf2_tumu
#define vmulhu_vx_u16mf2_tumu __riscv_vmulhu_vx_u16mf2_tumu
#define vmulhu_vv_u16m1_tumu __riscv_vmulhu_vv_u16m1_tumu
#define vmulhu_vx_u16m1_tumu __riscv_vmulhu_vx_u16m1_tumu
#define vmulhu_vv_u16m2_tumu __riscv_vmulhu_vv_u16m2_tumu
#define vmulhu_vx_u16m2_tumu __riscv_vmulhu_vx_u16m2_tumu
#define vmulhu_vv_u16m4_tumu __riscv_vmulhu_vv_u16m4_tumu
#define vmulhu_vx_u16m4_tumu __riscv_vmulhu_vx_u16m4_tumu
#define vmulhu_vv_u16m8_tumu __riscv_vmulhu_vv_u16m8_tumu
#define vmulhu_vx_u16m8_tumu __riscv_vmulhu_vx_u16m8_tumu
#define vmulhu_vv_u32mf2_tumu __riscv_vmulhu_vv_u32mf2_tumu
#define vmulhu_vx_u32mf2_tumu __riscv_vmulhu_vx_u32mf2_tumu
#define vmulhu_vv_u32m1_tumu __riscv_vmulhu_vv_u32m1_tumu
#define vmulhu_vx_u32m1_tumu __riscv_vmulhu_vx_u32m1_tumu
#define vmulhu_vv_u32m2_tumu __riscv_vmulhu_vv_u32m2_tumu
#define vmulhu_vx_u32m2_tumu __riscv_vmulhu_vx_u32m2_tumu
#define vmulhu_vv_u32m4_tumu __riscv_vmulhu_vv_u32m4_tumu
#define vmulhu_vx_u32m4_tumu __riscv_vmulhu_vx_u32m4_tumu
#define vmulhu_vv_u32m8_tumu __riscv_vmulhu_vv_u32m8_tumu
#define vmulhu_vx_u32m8_tumu __riscv_vmulhu_vx_u32m8_tumu
#define vmulhu_vv_u64m1_tumu __riscv_vmulhu_vv_u64m1_tumu
#define vmulhu_vx_u64m1_tumu __riscv_vmulhu_vx_u64m1_tumu
#define vmulhu_vv_u64m2_tumu __riscv_vmulhu_vv_u64m2_tumu
#define vmulhu_vx_u64m2_tumu __riscv_vmulhu_vx_u64m2_tumu
#define vmulhu_vv_u64m4_tumu __riscv_vmulhu_vv_u64m4_tumu
#define vmulhu_vx_u64m4_tumu __riscv_vmulhu_vx_u64m4_tumu
#define vmulhu_vv_u64m8_tumu __riscv_vmulhu_vv_u64m8_tumu
#define vmulhu_vx_u64m8_tumu __riscv_vmulhu_vx_u64m8_tumu
// masked functions
#define vmul_vv_i8mf8_tama __riscv_vmul_vv_i8mf8_m
#define vmul_vx_i8mf8_tama __riscv_vmul_vx_i8mf8_m
#define vmul_vv_i8mf4_tama __riscv_vmul_vv_i8mf4_m
#define vmul_vx_i8mf4_tama __riscv_vmul_vx_i8mf4_m
#define vmul_vv_i8mf2_tama __riscv_vmul_vv_i8mf2_m
#define vmul_vx_i8mf2_tama __riscv_vmul_vx_i8mf2_m
#define vmul_vv_i8m1_tama __riscv_vmul_vv_i8m1_m
#define vmul_vx_i8m1_tama __riscv_vmul_vx_i8m1_m
#define vmul_vv_i8m2_tama __riscv_vmul_vv_i8m2_m
#define vmul_vx_i8m2_tama __riscv_vmul_vx_i8m2_m
#define vmul_vv_i8m4_tama __riscv_vmul_vv_i8m4_m
#define vmul_vx_i8m4_tama __riscv_vmul_vx_i8m4_m
#define vmul_vv_i8m8_tama __riscv_vmul_vv_i8m8_m
#define vmul_vx_i8m8_tama __riscv_vmul_vx_i8m8_m
#define vmul_vv_i16mf4_tama __riscv_vmul_vv_i16mf4_m
#define vmul_vx_i16mf4_tama __riscv_vmul_vx_i16mf4_m
#define vmul_vv_i16mf2_tama __riscv_vmul_vv_i16mf2_m
#define vmul_vx_i16mf2_tama __riscv_vmul_vx_i16mf2_m
#define vmul_vv_i16m1_tama __riscv_vmul_vv_i16m1_m
#define vmul_vx_i16m1_tama __riscv_vmul_vx_i16m1_m
#define vmul_vv_i16m2_tama __riscv_vmul_vv_i16m2_m
#define vmul_vx_i16m2_tama __riscv_vmul_vx_i16m2_m
#define vmul_vv_i16m4_tama __riscv_vmul_vv_i16m4_m
#define vmul_vx_i16m4_tama __riscv_vmul_vx_i16m4_m
#define vmul_vv_i16m8_tama __riscv_vmul_vv_i16m8_m
#define vmul_vx_i16m8_tama __riscv_vmul_vx_i16m8_m
#define vmul_vv_i32mf2_tama __riscv_vmul_vv_i32mf2_m
#define vmul_vx_i32mf2_tama __riscv_vmul_vx_i32mf2_m
#define vmul_vv_i32m1_tama __riscv_vmul_vv_i32m1_m
#define vmul_vx_i32m1_tama __riscv_vmul_vx_i32m1_m
#define vmul_vv_i32m2_tama __riscv_vmul_vv_i32m2_m
#define vmul_vx_i32m2_tama __riscv_vmul_vx_i32m2_m
#define vmul_vv_i32m4_tama __riscv_vmul_vv_i32m4_m
#define vmul_vx_i32m4_tama __riscv_vmul_vx_i32m4_m
#define vmul_vv_i32m8_tama __riscv_vmul_vv_i32m8_m
#define vmul_vx_i32m8_tama __riscv_vmul_vx_i32m8_m
#define vmul_vv_i64m1_tama __riscv_vmul_vv_i64m1_m
#define vmul_vx_i64m1_tama __riscv_vmul_vx_i64m1_m
#define vmul_vv_i64m2_tama __riscv_vmul_vv_i64m2_m
#define vmul_vx_i64m2_tama __riscv_vmul_vx_i64m2_m
#define vmul_vv_i64m4_tama __riscv_vmul_vv_i64m4_m
#define vmul_vx_i64m4_tama __riscv_vmul_vx_i64m4_m
#define vmul_vv_i64m8_tama __riscv_vmul_vv_i64m8_m
#define vmul_vx_i64m8_tama __riscv_vmul_vx_i64m8_m
#define vmulh_vv_i8mf8_tama __riscv_vmulh_vv_i8mf8_m
#define vmulh_vx_i8mf8_tama __riscv_vmulh_vx_i8mf8_m
#define vmulh_vv_i8mf4_tama __riscv_vmulh_vv_i8mf4_m
#define vmulh_vx_i8mf4_tama __riscv_vmulh_vx_i8mf4_m
#define vmulh_vv_i8mf2_tama __riscv_vmulh_vv_i8mf2_m
#define vmulh_vx_i8mf2_tama __riscv_vmulh_vx_i8mf2_m
#define vmulh_vv_i8m1_tama __riscv_vmulh_vv_i8m1_m
#define vmulh_vx_i8m1_tama __riscv_vmulh_vx_i8m1_m
#define vmulh_vv_i8m2_tama __riscv_vmulh_vv_i8m2_m
#define vmulh_vx_i8m2_tama __riscv_vmulh_vx_i8m2_m
#define vmulh_vv_i8m4_tama __riscv_vmulh_vv_i8m4_m
#define vmulh_vx_i8m4_tama __riscv_vmulh_vx_i8m4_m
#define vmulh_vv_i8m8_tama __riscv_vmulh_vv_i8m8_m
#define vmulh_vx_i8m8_tama __riscv_vmulh_vx_i8m8_m
#define vmulh_vv_i16mf4_tama __riscv_vmulh_vv_i16mf4_m
#define vmulh_vx_i16mf4_tama __riscv_vmulh_vx_i16mf4_m
#define vmulh_vv_i16mf2_tama __riscv_vmulh_vv_i16mf2_m
#define vmulh_vx_i16mf2_tama __riscv_vmulh_vx_i16mf2_m
#define vmulh_vv_i16m1_tama __riscv_vmulh_vv_i16m1_m
#define vmulh_vx_i16m1_tama __riscv_vmulh_vx_i16m1_m
#define vmulh_vv_i16m2_tama __riscv_vmulh_vv_i16m2_m
#define vmulh_vx_i16m2_tama __riscv_vmulh_vx_i16m2_m
#define vmulh_vv_i16m4_tama __riscv_vmulh_vv_i16m4_m
#define vmulh_vx_i16m4_tama __riscv_vmulh_vx_i16m4_m
#define vmulh_vv_i16m8_tama __riscv_vmulh_vv_i16m8_m
#define vmulh_vx_i16m8_tama __riscv_vmulh_vx_i16m8_m
#define vmulh_vv_i32mf2_tama __riscv_vmulh_vv_i32mf2_m
#define vmulh_vx_i32mf2_tama __riscv_vmulh_vx_i32mf2_m
#define vmulh_vv_i32m1_tama __riscv_vmulh_vv_i32m1_m
#define vmulh_vx_i32m1_tama __riscv_vmulh_vx_i32m1_m
#define vmulh_vv_i32m2_tama __riscv_vmulh_vv_i32m2_m
#define vmulh_vx_i32m2_tama __riscv_vmulh_vx_i32m2_m
#define vmulh_vv_i32m4_tama __riscv_vmulh_vv_i32m4_m
#define vmulh_vx_i32m4_tama __riscv_vmulh_vx_i32m4_m
#define vmulh_vv_i32m8_tama __riscv_vmulh_vv_i32m8_m
#define vmulh_vx_i32m8_tama __riscv_vmulh_vx_i32m8_m
#define vmulh_vv_i64m1_tama __riscv_vmulh_vv_i64m1_m
#define vmulh_vx_i64m1_tama __riscv_vmulh_vx_i64m1_m
#define vmulh_vv_i64m2_tama __riscv_vmulh_vv_i64m2_m
#define vmulh_vx_i64m2_tama __riscv_vmulh_vx_i64m2_m
#define vmulh_vv_i64m4_tama __riscv_vmulh_vv_i64m4_m
#define vmulh_vx_i64m4_tama __riscv_vmulh_vx_i64m4_m
#define vmulh_vv_i64m8_tama __riscv_vmulh_vv_i64m8_m
#define vmulh_vx_i64m8_tama __riscv_vmulh_vx_i64m8_m
#define vmulhsu_vv_i8mf8_tama __riscv_vmulhsu_vv_i8mf8_m
#define vmulhsu_vx_i8mf8_tama __riscv_vmulhsu_vx_i8mf8_m
#define vmulhsu_vv_i8mf4_tama __riscv_vmulhsu_vv_i8mf4_m
#define vmulhsu_vx_i8mf4_tama __riscv_vmulhsu_vx_i8mf4_m
#define vmulhsu_vv_i8mf2_tama __riscv_vmulhsu_vv_i8mf2_m
#define vmulhsu_vx_i8mf2_tama __riscv_vmulhsu_vx_i8mf2_m
#define vmulhsu_vv_i8m1_tama __riscv_vmulhsu_vv_i8m1_m
#define vmulhsu_vx_i8m1_tama __riscv_vmulhsu_vx_i8m1_m
#define vmulhsu_vv_i8m2_tama __riscv_vmulhsu_vv_i8m2_m
#define vmulhsu_vx_i8m2_tama __riscv_vmulhsu_vx_i8m2_m
#define vmulhsu_vv_i8m4_tama __riscv_vmulhsu_vv_i8m4_m
#define vmulhsu_vx_i8m4_tama __riscv_vmulhsu_vx_i8m4_m
#define vmulhsu_vv_i8m8_tama __riscv_vmulhsu_vv_i8m8_m
#define vmulhsu_vx_i8m8_tama __riscv_vmulhsu_vx_i8m8_m
#define vmulhsu_vv_i16mf4_tama __riscv_vmulhsu_vv_i16mf4_m
#define vmulhsu_vx_i16mf4_tama __riscv_vmulhsu_vx_i16mf4_m
#define vmulhsu_vv_i16mf2_tama __riscv_vmulhsu_vv_i16mf2_m
#define vmulhsu_vx_i16mf2_tama __riscv_vmulhsu_vx_i16mf2_m
#define vmulhsu_vv_i16m1_tama __riscv_vmulhsu_vv_i16m1_m
#define vmulhsu_vx_i16m1_tama __riscv_vmulhsu_vx_i16m1_m
#define vmulhsu_vv_i16m2_tama __riscv_vmulhsu_vv_i16m2_m
#define vmulhsu_vx_i16m2_tama __riscv_vmulhsu_vx_i16m2_m
#define vmulhsu_vv_i16m4_tama __riscv_vmulhsu_vv_i16m4_m
#define vmulhsu_vx_i16m4_tama __riscv_vmulhsu_vx_i16m4_m
#define vmulhsu_vv_i16m8_tama __riscv_vmulhsu_vv_i16m8_m
#define vmulhsu_vx_i16m8_tama __riscv_vmulhsu_vx_i16m8_m
#define vmulhsu_vv_i32mf2_tama __riscv_vmulhsu_vv_i32mf2_m
#define vmulhsu_vx_i32mf2_tama __riscv_vmulhsu_vx_i32mf2_m
#define vmulhsu_vv_i32m1_tama __riscv_vmulhsu_vv_i32m1_m
#define vmulhsu_vx_i32m1_tama __riscv_vmulhsu_vx_i32m1_m
#define vmulhsu_vv_i32m2_tama __riscv_vmulhsu_vv_i32m2_m
#define vmulhsu_vx_i32m2_tama __riscv_vmulhsu_vx_i32m2_m
#define vmulhsu_vv_i32m4_tama __riscv_vmulhsu_vv_i32m4_m
#define vmulhsu_vx_i32m4_tama __riscv_vmulhsu_vx_i32m4_m
#define vmulhsu_vv_i32m8_tama __riscv_vmulhsu_vv_i32m8_m
#define vmulhsu_vx_i32m8_tama __riscv_vmulhsu_vx_i32m8_m
#define vmulhsu_vv_i64m1_tama __riscv_vmulhsu_vv_i64m1_m
#define vmulhsu_vx_i64m1_tama __riscv_vmulhsu_vx_i64m1_m
#define vmulhsu_vv_i64m2_tama __riscv_vmulhsu_vv_i64m2_m
#define vmulhsu_vx_i64m2_tama __riscv_vmulhsu_vx_i64m2_m
#define vmulhsu_vv_i64m4_tama __riscv_vmulhsu_vv_i64m4_m
#define vmulhsu_vx_i64m4_tama __riscv_vmulhsu_vx_i64m4_m
#define vmulhsu_vv_i64m8_tama __riscv_vmulhsu_vv_i64m8_m
#define vmulhsu_vx_i64m8_tama __riscv_vmulhsu_vx_i64m8_m
#define vmul_vv_u8mf8_tama __riscv_vmul_vv_u8mf8_m
#define vmul_vx_u8mf8_tama __riscv_vmul_vx_u8mf8_m
#define vmul_vv_u8mf4_tama __riscv_vmul_vv_u8mf4_m
#define vmul_vx_u8mf4_tama __riscv_vmul_vx_u8mf4_m
#define vmul_vv_u8mf2_tama __riscv_vmul_vv_u8mf2_m
#define vmul_vx_u8mf2_tama __riscv_vmul_vx_u8mf2_m
#define vmul_vv_u8m1_tama __riscv_vmul_vv_u8m1_m
#define vmul_vx_u8m1_tama __riscv_vmul_vx_u8m1_m
#define vmul_vv_u8m2_tama __riscv_vmul_vv_u8m2_m
#define vmul_vx_u8m2_tama __riscv_vmul_vx_u8m2_m
#define vmul_vv_u8m4_tama __riscv_vmul_vv_u8m4_m
#define vmul_vx_u8m4_tama __riscv_vmul_vx_u8m4_m
#define vmul_vv_u8m8_tama __riscv_vmul_vv_u8m8_m
#define vmul_vx_u8m8_tama __riscv_vmul_vx_u8m8_m
#define vmul_vv_u16mf4_tama __riscv_vmul_vv_u16mf4_m
#define vmul_vx_u16mf4_tama __riscv_vmul_vx_u16mf4_m
#define vmul_vv_u16mf2_tama __riscv_vmul_vv_u16mf2_m
#define vmul_vx_u16mf2_tama __riscv_vmul_vx_u16mf2_m
#define vmul_vv_u16m1_tama __riscv_vmul_vv_u16m1_m
#define vmul_vx_u16m1_tama __riscv_vmul_vx_u16m1_m
#define vmul_vv_u16m2_tama __riscv_vmul_vv_u16m2_m
#define vmul_vx_u16m2_tama __riscv_vmul_vx_u16m2_m
#define vmul_vv_u16m4_tama __riscv_vmul_vv_u16m4_m
#define vmul_vx_u16m4_tama __riscv_vmul_vx_u16m4_m
#define vmul_vv_u16m8_tama __riscv_vmul_vv_u16m8_m
#define vmul_vx_u16m8_tama __riscv_vmul_vx_u16m8_m
#define vmul_vv_u32mf2_tama __riscv_vmul_vv_u32mf2_m
#define vmul_vx_u32mf2_tama __riscv_vmul_vx_u32mf2_m
#define vmul_vv_u32m1_tama __riscv_vmul_vv_u32m1_m
#define vmul_vx_u32m1_tama __riscv_vmul_vx_u32m1_m
#define vmul_vv_u32m2_tama __riscv_vmul_vv_u32m2_m
#define vmul_vx_u32m2_tama __riscv_vmul_vx_u32m2_m
#define vmul_vv_u32m4_tama __riscv_vmul_vv_u32m4_m
#define vmul_vx_u32m4_tama __riscv_vmul_vx_u32m4_m
#define vmul_vv_u32m8_tama __riscv_vmul_vv_u32m8_m
#define vmul_vx_u32m8_tama __riscv_vmul_vx_u32m8_m
#define vmul_vv_u64m1_tama __riscv_vmul_vv_u64m1_m
#define vmul_vx_u64m1_tama __riscv_vmul_vx_u64m1_m
#define vmul_vv_u64m2_tama __riscv_vmul_vv_u64m2_m
#define vmul_vx_u64m2_tama __riscv_vmul_vx_u64m2_m
#define vmul_vv_u64m4_tama __riscv_vmul_vv_u64m4_m
#define vmul_vx_u64m4_tama __riscv_vmul_vx_u64m4_m
#define vmul_vv_u64m8_tama __riscv_vmul_vv_u64m8_m
#define vmul_vx_u64m8_tama __riscv_vmul_vx_u64m8_m
#define vmulhu_vv_u8mf8_tama __riscv_vmulhu_vv_u8mf8_m
#define vmulhu_vx_u8mf8_tama __riscv_vmulhu_vx_u8mf8_m
#define vmulhu_vv_u8mf4_tama __riscv_vmulhu_vv_u8mf4_m
#define vmulhu_vx_u8mf4_tama __riscv_vmulhu_vx_u8mf4_m
#define vmulhu_vv_u8mf2_tama __riscv_vmulhu_vv_u8mf2_m
#define vmulhu_vx_u8mf2_tama __riscv_vmulhu_vx_u8mf2_m
#define vmulhu_vv_u8m1_tama __riscv_vmulhu_vv_u8m1_m
#define vmulhu_vx_u8m1_tama __riscv_vmulhu_vx_u8m1_m
#define vmulhu_vv_u8m2_tama __riscv_vmulhu_vv_u8m2_m
#define vmulhu_vx_u8m2_tama __riscv_vmulhu_vx_u8m2_m
#define vmulhu_vv_u8m4_tama __riscv_vmulhu_vv_u8m4_m
#define vmulhu_vx_u8m4_tama __riscv_vmulhu_vx_u8m4_m
#define vmulhu_vv_u8m8_tama __riscv_vmulhu_vv_u8m8_m
#define vmulhu_vx_u8m8_tama __riscv_vmulhu_vx_u8m8_m
#define vmulhu_vv_u16mf4_tama __riscv_vmulhu_vv_u16mf4_m
#define vmulhu_vx_u16mf4_tama __riscv_vmulhu_vx_u16mf4_m
#define vmulhu_vv_u16mf2_tama __riscv_vmulhu_vv_u16mf2_m
#define vmulhu_vx_u16mf2_tama __riscv_vmulhu_vx_u16mf2_m
#define vmulhu_vv_u16m1_tama __riscv_vmulhu_vv_u16m1_m
#define vmulhu_vx_u16m1_tama __riscv_vmulhu_vx_u16m1_m
#define vmulhu_vv_u16m2_tama __riscv_vmulhu_vv_u16m2_m
#define vmulhu_vx_u16m2_tama __riscv_vmulhu_vx_u16m2_m
#define vmulhu_vv_u16m4_tama __riscv_vmulhu_vv_u16m4_m
#define vmulhu_vx_u16m4_tama __riscv_vmulhu_vx_u16m4_m
#define vmulhu_vv_u16m8_tama __riscv_vmulhu_vv_u16m8_m
#define vmulhu_vx_u16m8_tama __riscv_vmulhu_vx_u16m8_m
#define vmulhu_vv_u32mf2_tama __riscv_vmulhu_vv_u32mf2_m
#define vmulhu_vx_u32mf2_tama __riscv_vmulhu_vx_u32mf2_m
#define vmulhu_vv_u32m1_tama __riscv_vmulhu_vv_u32m1_m
#define vmulhu_vx_u32m1_tama __riscv_vmulhu_vx_u32m1_m
#define vmulhu_vv_u32m2_tama __riscv_vmulhu_vv_u32m2_m
#define vmulhu_vx_u32m2_tama __riscv_vmulhu_vx_u32m2_m
#define vmulhu_vv_u32m4_tama __riscv_vmulhu_vv_u32m4_m
#define vmulhu_vx_u32m4_tama __riscv_vmulhu_vx_u32m4_m
#define vmulhu_vv_u32m8_tama __riscv_vmulhu_vv_u32m8_m
#define vmulhu_vx_u32m8_tama __riscv_vmulhu_vx_u32m8_m
#define vmulhu_vv_u64m1_tama __riscv_vmulhu_vv_u64m1_m
#define vmulhu_vx_u64m1_tama __riscv_vmulhu_vx_u64m1_m
#define vmulhu_vv_u64m2_tama __riscv_vmulhu_vv_u64m2_m
#define vmulhu_vx_u64m2_tama __riscv_vmulhu_vx_u64m2_m
#define vmulhu_vv_u64m4_tama __riscv_vmulhu_vv_u64m4_m
#define vmulhu_vx_u64m4_tama __riscv_vmulhu_vx_u64m4_m
#define vmulhu_vv_u64m8_tama __riscv_vmulhu_vv_u64m8_m
#define vmulhu_vx_u64m8_tama __riscv_vmulhu_vx_u64m8_m
// masked functions
#define vmul_vv_i8mf8_tamu __riscv_vmul_vv_i8mf8_mu
#define vmul_vx_i8mf8_tamu __riscv_vmul_vx_i8mf8_mu
#define vmul_vv_i8mf4_tamu __riscv_vmul_vv_i8mf4_mu
#define vmul_vx_i8mf4_tamu __riscv_vmul_vx_i8mf4_mu
#define vmul_vv_i8mf2_tamu __riscv_vmul_vv_i8mf2_mu
#define vmul_vx_i8mf2_tamu __riscv_vmul_vx_i8mf2_mu
#define vmul_vv_i8m1_tamu __riscv_vmul_vv_i8m1_mu
#define vmul_vx_i8m1_tamu __riscv_vmul_vx_i8m1_mu
#define vmul_vv_i8m2_tamu __riscv_vmul_vv_i8m2_mu
#define vmul_vx_i8m2_tamu __riscv_vmul_vx_i8m2_mu
#define vmul_vv_i8m4_tamu __riscv_vmul_vv_i8m4_mu
#define vmul_vx_i8m4_tamu __riscv_vmul_vx_i8m4_mu
#define vmul_vv_i8m8_tamu __riscv_vmul_vv_i8m8_mu
#define vmul_vx_i8m8_tamu __riscv_vmul_vx_i8m8_mu
#define vmul_vv_i16mf4_tamu __riscv_vmul_vv_i16mf4_mu
#define vmul_vx_i16mf4_tamu __riscv_vmul_vx_i16mf4_mu
#define vmul_vv_i16mf2_tamu __riscv_vmul_vv_i16mf2_mu
#define vmul_vx_i16mf2_tamu __riscv_vmul_vx_i16mf2_mu
#define vmul_vv_i16m1_tamu __riscv_vmul_vv_i16m1_mu
#define vmul_vx_i16m1_tamu __riscv_vmul_vx_i16m1_mu
#define vmul_vv_i16m2_tamu __riscv_vmul_vv_i16m2_mu
#define vmul_vx_i16m2_tamu __riscv_vmul_vx_i16m2_mu
#define vmul_vv_i16m4_tamu __riscv_vmul_vv_i16m4_mu
#define vmul_vx_i16m4_tamu __riscv_vmul_vx_i16m4_mu
#define vmul_vv_i16m8_tamu __riscv_vmul_vv_i16m8_mu
#define vmul_vx_i16m8_tamu __riscv_vmul_vx_i16m8_mu
#define vmul_vv_i32mf2_tamu __riscv_vmul_vv_i32mf2_mu
#define vmul_vx_i32mf2_tamu __riscv_vmul_vx_i32mf2_mu
#define vmul_vv_i32m1_tamu __riscv_vmul_vv_i32m1_mu
#define vmul_vx_i32m1_tamu __riscv_vmul_vx_i32m1_mu
#define vmul_vv_i32m2_tamu __riscv_vmul_vv_i32m2_mu
#define vmul_vx_i32m2_tamu __riscv_vmul_vx_i32m2_mu
#define vmul_vv_i32m4_tamu __riscv_vmul_vv_i32m4_mu
#define vmul_vx_i32m4_tamu __riscv_vmul_vx_i32m4_mu
#define vmul_vv_i32m8_tamu __riscv_vmul_vv_i32m8_mu
#define vmul_vx_i32m8_tamu __riscv_vmul_vx_i32m8_mu
#define vmul_vv_i64m1_tamu __riscv_vmul_vv_i64m1_mu
#define vmul_vx_i64m1_tamu __riscv_vmul_vx_i64m1_mu
#define vmul_vv_i64m2_tamu __riscv_vmul_vv_i64m2_mu
#define vmul_vx_i64m2_tamu __riscv_vmul_vx_i64m2_mu
#define vmul_vv_i64m4_tamu __riscv_vmul_vv_i64m4_mu
#define vmul_vx_i64m4_tamu __riscv_vmul_vx_i64m4_mu
#define vmul_vv_i64m8_tamu __riscv_vmul_vv_i64m8_mu
#define vmul_vx_i64m8_tamu __riscv_vmul_vx_i64m8_mu
#define vmulh_vv_i8mf8_tamu __riscv_vmulh_vv_i8mf8_mu
#define vmulh_vx_i8mf8_tamu __riscv_vmulh_vx_i8mf8_mu
#define vmulh_vv_i8mf4_tamu __riscv_vmulh_vv_i8mf4_mu
#define vmulh_vx_i8mf4_tamu __riscv_vmulh_vx_i8mf4_mu
#define vmulh_vv_i8mf2_tamu __riscv_vmulh_vv_i8mf2_mu
#define vmulh_vx_i8mf2_tamu __riscv_vmulh_vx_i8mf2_mu
#define vmulh_vv_i8m1_tamu __riscv_vmulh_vv_i8m1_mu
#define vmulh_vx_i8m1_tamu __riscv_vmulh_vx_i8m1_mu
#define vmulh_vv_i8m2_tamu __riscv_vmulh_vv_i8m2_mu
#define vmulh_vx_i8m2_tamu __riscv_vmulh_vx_i8m2_mu
#define vmulh_vv_i8m4_tamu __riscv_vmulh_vv_i8m4_mu
#define vmulh_vx_i8m4_tamu __riscv_vmulh_vx_i8m4_mu
#define vmulh_vv_i8m8_tamu __riscv_vmulh_vv_i8m8_mu
#define vmulh_vx_i8m8_tamu __riscv_vmulh_vx_i8m8_mu
#define vmulh_vv_i16mf4_tamu __riscv_vmulh_vv_i16mf4_mu
#define vmulh_vx_i16mf4_tamu __riscv_vmulh_vx_i16mf4_mu
#define vmulh_vv_i16mf2_tamu __riscv_vmulh_vv_i16mf2_mu
#define vmulh_vx_i16mf2_tamu __riscv_vmulh_vx_i16mf2_mu
#define vmulh_vv_i16m1_tamu __riscv_vmulh_vv_i16m1_mu
#define vmulh_vx_i16m1_tamu __riscv_vmulh_vx_i16m1_mu
#define vmulh_vv_i16m2_tamu __riscv_vmulh_vv_i16m2_mu
#define vmulh_vx_i16m2_tamu __riscv_vmulh_vx_i16m2_mu
#define vmulh_vv_i16m4_tamu __riscv_vmulh_vv_i16m4_mu
#define vmulh_vx_i16m4_tamu __riscv_vmulh_vx_i16m4_mu
#define vmulh_vv_i16m8_tamu __riscv_vmulh_vv_i16m8_mu
#define vmulh_vx_i16m8_tamu __riscv_vmulh_vx_i16m8_mu
#define vmulh_vv_i32mf2_tamu __riscv_vmulh_vv_i32mf2_mu
#define vmulh_vx_i32mf2_tamu __riscv_vmulh_vx_i32mf2_mu
#define vmulh_vv_i32m1_tamu __riscv_vmulh_vv_i32m1_mu
#define vmulh_vx_i32m1_tamu __riscv_vmulh_vx_i32m1_mu
#define vmulh_vv_i32m2_tamu __riscv_vmulh_vv_i32m2_mu
#define vmulh_vx_i32m2_tamu __riscv_vmulh_vx_i32m2_mu
#define vmulh_vv_i32m4_tamu __riscv_vmulh_vv_i32m4_mu
#define vmulh_vx_i32m4_tamu __riscv_vmulh_vx_i32m4_mu
#define vmulh_vv_i32m8_tamu __riscv_vmulh_vv_i32m8_mu
#define vmulh_vx_i32m8_tamu __riscv_vmulh_vx_i32m8_mu
#define vmulh_vv_i64m1_tamu __riscv_vmulh_vv_i64m1_mu
#define vmulh_vx_i64m1_tamu __riscv_vmulh_vx_i64m1_mu
#define vmulh_vv_i64m2_tamu __riscv_vmulh_vv_i64m2_mu
#define vmulh_vx_i64m2_tamu __riscv_vmulh_vx_i64m2_mu
#define vmulh_vv_i64m4_tamu __riscv_vmulh_vv_i64m4_mu
#define vmulh_vx_i64m4_tamu __riscv_vmulh_vx_i64m4_mu
#define vmulh_vv_i64m8_tamu __riscv_vmulh_vv_i64m8_mu
#define vmulh_vx_i64m8_tamu __riscv_vmulh_vx_i64m8_mu
#define vmulhsu_vv_i8mf8_tamu __riscv_vmulhsu_vv_i8mf8_mu
#define vmulhsu_vx_i8mf8_tamu __riscv_vmulhsu_vx_i8mf8_mu
#define vmulhsu_vv_i8mf4_tamu __riscv_vmulhsu_vv_i8mf4_mu
#define vmulhsu_vx_i8mf4_tamu __riscv_vmulhsu_vx_i8mf4_mu
#define vmulhsu_vv_i8mf2_tamu __riscv_vmulhsu_vv_i8mf2_mu
#define vmulhsu_vx_i8mf2_tamu __riscv_vmulhsu_vx_i8mf2_mu
#define vmulhsu_vv_i8m1_tamu __riscv_vmulhsu_vv_i8m1_mu
#define vmulhsu_vx_i8m1_tamu __riscv_vmulhsu_vx_i8m1_mu
#define vmulhsu_vv_i8m2_tamu __riscv_vmulhsu_vv_i8m2_mu
#define vmulhsu_vx_i8m2_tamu __riscv_vmulhsu_vx_i8m2_mu
#define vmulhsu_vv_i8m4_tamu __riscv_vmulhsu_vv_i8m4_mu
#define vmulhsu_vx_i8m4_tamu __riscv_vmulhsu_vx_i8m4_mu
#define vmulhsu_vv_i8m8_tamu __riscv_vmulhsu_vv_i8m8_mu
#define vmulhsu_vx_i8m8_tamu __riscv_vmulhsu_vx_i8m8_mu
#define vmulhsu_vv_i16mf4_tamu __riscv_vmulhsu_vv_i16mf4_mu
#define vmulhsu_vx_i16mf4_tamu __riscv_vmulhsu_vx_i16mf4_mu
#define vmulhsu_vv_i16mf2_tamu __riscv_vmulhsu_vv_i16mf2_mu
#define vmulhsu_vx_i16mf2_tamu __riscv_vmulhsu_vx_i16mf2_mu
#define vmulhsu_vv_i16m1_tamu __riscv_vmulhsu_vv_i16m1_mu
#define vmulhsu_vx_i16m1_tamu __riscv_vmulhsu_vx_i16m1_mu
#define vmulhsu_vv_i16m2_tamu __riscv_vmulhsu_vv_i16m2_mu
#define vmulhsu_vx_i16m2_tamu __riscv_vmulhsu_vx_i16m2_mu
#define vmulhsu_vv_i16m4_tamu __riscv_vmulhsu_vv_i16m4_mu
#define vmulhsu_vx_i16m4_tamu __riscv_vmulhsu_vx_i16m4_mu
#define vmulhsu_vv_i16m8_tamu __riscv_vmulhsu_vv_i16m8_mu
#define vmulhsu_vx_i16m8_tamu __riscv_vmulhsu_vx_i16m8_mu
#define vmulhsu_vv_i32mf2_tamu __riscv_vmulhsu_vv_i32mf2_mu
#define vmulhsu_vx_i32mf2_tamu __riscv_vmulhsu_vx_i32mf2_mu
#define vmulhsu_vv_i32m1_tamu __riscv_vmulhsu_vv_i32m1_mu
#define vmulhsu_vx_i32m1_tamu __riscv_vmulhsu_vx_i32m1_mu
#define vmulhsu_vv_i32m2_tamu __riscv_vmulhsu_vv_i32m2_mu
#define vmulhsu_vx_i32m2_tamu __riscv_vmulhsu_vx_i32m2_mu
#define vmulhsu_vv_i32m4_tamu __riscv_vmulhsu_vv_i32m4_mu
#define vmulhsu_vx_i32m4_tamu __riscv_vmulhsu_vx_i32m4_mu
#define vmulhsu_vv_i32m8_tamu __riscv_vmulhsu_vv_i32m8_mu
#define vmulhsu_vx_i32m8_tamu __riscv_vmulhsu_vx_i32m8_mu
#define vmulhsu_vv_i64m1_tamu __riscv_vmulhsu_vv_i64m1_mu
#define vmulhsu_vx_i64m1_tamu __riscv_vmulhsu_vx_i64m1_mu
#define vmulhsu_vv_i64m2_tamu __riscv_vmulhsu_vv_i64m2_mu
#define vmulhsu_vx_i64m2_tamu __riscv_vmulhsu_vx_i64m2_mu
#define vmulhsu_vv_i64m4_tamu __riscv_vmulhsu_vv_i64m4_mu
#define vmulhsu_vx_i64m4_tamu __riscv_vmulhsu_vx_i64m4_mu
#define vmulhsu_vv_i64m8_tamu __riscv_vmulhsu_vv_i64m8_mu
#define vmulhsu_vx_i64m8_tamu __riscv_vmulhsu_vx_i64m8_mu
#define vmul_vv_u8mf8_tamu __riscv_vmul_vv_u8mf8_mu
#define vmul_vx_u8mf8_tamu __riscv_vmul_vx_u8mf8_mu
#define vmul_vv_u8mf4_tamu __riscv_vmul_vv_u8mf4_mu
#define vmul_vx_u8mf4_tamu __riscv_vmul_vx_u8mf4_mu
#define vmul_vv_u8mf2_tamu __riscv_vmul_vv_u8mf2_mu
#define vmul_vx_u8mf2_tamu __riscv_vmul_vx_u8mf2_mu
#define vmul_vv_u8m1_tamu __riscv_vmul_vv_u8m1_mu
#define vmul_vx_u8m1_tamu __riscv_vmul_vx_u8m1_mu
#define vmul_vv_u8m2_tamu __riscv_vmul_vv_u8m2_mu
#define vmul_vx_u8m2_tamu __riscv_vmul_vx_u8m2_mu
#define vmul_vv_u8m4_tamu __riscv_vmul_vv_u8m4_mu
#define vmul_vx_u8m4_tamu __riscv_vmul_vx_u8m4_mu
#define vmul_vv_u8m8_tamu __riscv_vmul_vv_u8m8_mu
#define vmul_vx_u8m8_tamu __riscv_vmul_vx_u8m8_mu
#define vmul_vv_u16mf4_tamu __riscv_vmul_vv_u16mf4_mu
#define vmul_vx_u16mf4_tamu __riscv_vmul_vx_u16mf4_mu
#define vmul_vv_u16mf2_tamu __riscv_vmul_vv_u16mf2_mu
#define vmul_vx_u16mf2_tamu __riscv_vmul_vx_u16mf2_mu
#define vmul_vv_u16m1_tamu __riscv_vmul_vv_u16m1_mu
#define vmul_vx_u16m1_tamu __riscv_vmul_vx_u16m1_mu
#define vmul_vv_u16m2_tamu __riscv_vmul_vv_u16m2_mu
#define vmul_vx_u16m2_tamu __riscv_vmul_vx_u16m2_mu
#define vmul_vv_u16m4_tamu __riscv_vmul_vv_u16m4_mu
#define vmul_vx_u16m4_tamu __riscv_vmul_vx_u16m4_mu
#define vmul_vv_u16m8_tamu __riscv_vmul_vv_u16m8_mu
#define vmul_vx_u16m8_tamu __riscv_vmul_vx_u16m8_mu
#define vmul_vv_u32mf2_tamu __riscv_vmul_vv_u32mf2_mu
#define vmul_vx_u32mf2_tamu __riscv_vmul_vx_u32mf2_mu
#define vmul_vv_u32m1_tamu __riscv_vmul_vv_u32m1_mu
#define vmul_vx_u32m1_tamu __riscv_vmul_vx_u32m1_mu
#define vmul_vv_u32m2_tamu __riscv_vmul_vv_u32m2_mu
#define vmul_vx_u32m2_tamu __riscv_vmul_vx_u32m2_mu
#define vmul_vv_u32m4_tamu __riscv_vmul_vv_u32m4_mu
#define vmul_vx_u32m4_tamu __riscv_vmul_vx_u32m4_mu
#define vmul_vv_u32m8_tamu __riscv_vmul_vv_u32m8_mu
#define vmul_vx_u32m8_tamu __riscv_vmul_vx_u32m8_mu
#define vmul_vv_u64m1_tamu __riscv_vmul_vv_u64m1_mu
#define vmul_vx_u64m1_tamu __riscv_vmul_vx_u64m1_mu
#define vmul_vv_u64m2_tamu __riscv_vmul_vv_u64m2_mu
#define vmul_vx_u64m2_tamu __riscv_vmul_vx_u64m2_mu
#define vmul_vv_u64m4_tamu __riscv_vmul_vv_u64m4_mu
#define vmul_vx_u64m4_tamu __riscv_vmul_vx_u64m4_mu
#define vmul_vv_u64m8_tamu __riscv_vmul_vv_u64m8_mu
#define vmul_vx_u64m8_tamu __riscv_vmul_vx_u64m8_mu
#define vmulhu_vv_u8mf8_tamu __riscv_vmulhu_vv_u8mf8_mu
#define vmulhu_vx_u8mf8_tamu __riscv_vmulhu_vx_u8mf8_mu
#define vmulhu_vv_u8mf4_tamu __riscv_vmulhu_vv_u8mf4_mu
#define vmulhu_vx_u8mf4_tamu __riscv_vmulhu_vx_u8mf4_mu
#define vmulhu_vv_u8mf2_tamu __riscv_vmulhu_vv_u8mf2_mu
#define vmulhu_vx_u8mf2_tamu __riscv_vmulhu_vx_u8mf2_mu
#define vmulhu_vv_u8m1_tamu __riscv_vmulhu_vv_u8m1_mu
#define vmulhu_vx_u8m1_tamu __riscv_vmulhu_vx_u8m1_mu
#define vmulhu_vv_u8m2_tamu __riscv_vmulhu_vv_u8m2_mu
#define vmulhu_vx_u8m2_tamu __riscv_vmulhu_vx_u8m2_mu
#define vmulhu_vv_u8m4_tamu __riscv_vmulhu_vv_u8m4_mu
#define vmulhu_vx_u8m4_tamu __riscv_vmulhu_vx_u8m4_mu
#define vmulhu_vv_u8m8_tamu __riscv_vmulhu_vv_u8m8_mu
#define vmulhu_vx_u8m8_tamu __riscv_vmulhu_vx_u8m8_mu
#define vmulhu_vv_u16mf4_tamu __riscv_vmulhu_vv_u16mf4_mu
#define vmulhu_vx_u16mf4_tamu __riscv_vmulhu_vx_u16mf4_mu
#define vmulhu_vv_u16mf2_tamu __riscv_vmulhu_vv_u16mf2_mu
#define vmulhu_vx_u16mf2_tamu __riscv_vmulhu_vx_u16mf2_mu
#define vmulhu_vv_u16m1_tamu __riscv_vmulhu_vv_u16m1_mu
#define vmulhu_vx_u16m1_tamu __riscv_vmulhu_vx_u16m1_mu
#define vmulhu_vv_u16m2_tamu __riscv_vmulhu_vv_u16m2_mu
#define vmulhu_vx_u16m2_tamu __riscv_vmulhu_vx_u16m2_mu
#define vmulhu_vv_u16m4_tamu __riscv_vmulhu_vv_u16m4_mu
#define vmulhu_vx_u16m4_tamu __riscv_vmulhu_vx_u16m4_mu
#define vmulhu_vv_u16m8_tamu __riscv_vmulhu_vv_u16m8_mu
#define vmulhu_vx_u16m8_tamu __riscv_vmulhu_vx_u16m8_mu
#define vmulhu_vv_u32mf2_tamu __riscv_vmulhu_vv_u32mf2_mu
#define vmulhu_vx_u32mf2_tamu __riscv_vmulhu_vx_u32mf2_mu
#define vmulhu_vv_u32m1_tamu __riscv_vmulhu_vv_u32m1_mu
#define vmulhu_vx_u32m1_tamu __riscv_vmulhu_vx_u32m1_mu
#define vmulhu_vv_u32m2_tamu __riscv_vmulhu_vv_u32m2_mu
#define vmulhu_vx_u32m2_tamu __riscv_vmulhu_vx_u32m2_mu
#define vmulhu_vv_u32m4_tamu __riscv_vmulhu_vv_u32m4_mu
#define vmulhu_vx_u32m4_tamu __riscv_vmulhu_vx_u32m4_mu
#define vmulhu_vv_u32m8_tamu __riscv_vmulhu_vv_u32m8_mu
#define vmulhu_vx_u32m8_tamu __riscv_vmulhu_vx_u32m8_mu
#define vmulhu_vv_u64m1_tamu __riscv_vmulhu_vv_u64m1_mu
#define vmulhu_vx_u64m1_tamu __riscv_vmulhu_vx_u64m1_mu
#define vmulhu_vv_u64m2_tamu __riscv_vmulhu_vv_u64m2_mu
#define vmulhu_vx_u64m2_tamu __riscv_vmulhu_vx_u64m2_mu
#define vmulhu_vv_u64m4_tamu __riscv_vmulhu_vv_u64m4_mu
#define vmulhu_vx_u64m4_tamu __riscv_vmulhu_vx_u64m4_mu
#define vmulhu_vv_u64m8_tamu __riscv_vmulhu_vv_u64m8_mu
#define vmulhu_vx_u64m8_tamu __riscv_vmulhu_vx_u64m8_mu
#define vdiv_vv_i8mf8_tu __riscv_vdiv_vv_i8mf8_tu
#define vdiv_vx_i8mf8_tu __riscv_vdiv_vx_i8mf8_tu
#define vdiv_vv_i8mf4_tu __riscv_vdiv_vv_i8mf4_tu
#define vdiv_vx_i8mf4_tu __riscv_vdiv_vx_i8mf4_tu
#define vdiv_vv_i8mf2_tu __riscv_vdiv_vv_i8mf2_tu
#define vdiv_vx_i8mf2_tu __riscv_vdiv_vx_i8mf2_tu
#define vdiv_vv_i8m1_tu __riscv_vdiv_vv_i8m1_tu
#define vdiv_vx_i8m1_tu __riscv_vdiv_vx_i8m1_tu
#define vdiv_vv_i8m2_tu __riscv_vdiv_vv_i8m2_tu
#define vdiv_vx_i8m2_tu __riscv_vdiv_vx_i8m2_tu
#define vdiv_vv_i8m4_tu __riscv_vdiv_vv_i8m4_tu
#define vdiv_vx_i8m4_tu __riscv_vdiv_vx_i8m4_tu
#define vdiv_vv_i8m8_tu __riscv_vdiv_vv_i8m8_tu
#define vdiv_vx_i8m8_tu __riscv_vdiv_vx_i8m8_tu
#define vdiv_vv_i16mf4_tu __riscv_vdiv_vv_i16mf4_tu
#define vdiv_vx_i16mf4_tu __riscv_vdiv_vx_i16mf4_tu
#define vdiv_vv_i16mf2_tu __riscv_vdiv_vv_i16mf2_tu
#define vdiv_vx_i16mf2_tu __riscv_vdiv_vx_i16mf2_tu
#define vdiv_vv_i16m1_tu __riscv_vdiv_vv_i16m1_tu
#define vdiv_vx_i16m1_tu __riscv_vdiv_vx_i16m1_tu
#define vdiv_vv_i16m2_tu __riscv_vdiv_vv_i16m2_tu
#define vdiv_vx_i16m2_tu __riscv_vdiv_vx_i16m2_tu
#define vdiv_vv_i16m4_tu __riscv_vdiv_vv_i16m4_tu
#define vdiv_vx_i16m4_tu __riscv_vdiv_vx_i16m4_tu
#define vdiv_vv_i16m8_tu __riscv_vdiv_vv_i16m8_tu
#define vdiv_vx_i16m8_tu __riscv_vdiv_vx_i16m8_tu
#define vdiv_vv_i32mf2_tu __riscv_vdiv_vv_i32mf2_tu
#define vdiv_vx_i32mf2_tu __riscv_vdiv_vx_i32mf2_tu
#define vdiv_vv_i32m1_tu __riscv_vdiv_vv_i32m1_tu
#define vdiv_vx_i32m1_tu __riscv_vdiv_vx_i32m1_tu
#define vdiv_vv_i32m2_tu __riscv_vdiv_vv_i32m2_tu
#define vdiv_vx_i32m2_tu __riscv_vdiv_vx_i32m2_tu
#define vdiv_vv_i32m4_tu __riscv_vdiv_vv_i32m4_tu
#define vdiv_vx_i32m4_tu __riscv_vdiv_vx_i32m4_tu
#define vdiv_vv_i32m8_tu __riscv_vdiv_vv_i32m8_tu
#define vdiv_vx_i32m8_tu __riscv_vdiv_vx_i32m8_tu
#define vdiv_vv_i64m1_tu __riscv_vdiv_vv_i64m1_tu
#define vdiv_vx_i64m1_tu __riscv_vdiv_vx_i64m1_tu
#define vdiv_vv_i64m2_tu __riscv_vdiv_vv_i64m2_tu
#define vdiv_vx_i64m2_tu __riscv_vdiv_vx_i64m2_tu
#define vdiv_vv_i64m4_tu __riscv_vdiv_vv_i64m4_tu
#define vdiv_vx_i64m4_tu __riscv_vdiv_vx_i64m4_tu
#define vdiv_vv_i64m8_tu __riscv_vdiv_vv_i64m8_tu
#define vdiv_vx_i64m8_tu __riscv_vdiv_vx_i64m8_tu
#define vrem_vv_i8mf8_tu __riscv_vrem_vv_i8mf8_tu
#define vrem_vx_i8mf8_tu __riscv_vrem_vx_i8mf8_tu
#define vrem_vv_i8mf4_tu __riscv_vrem_vv_i8mf4_tu
#define vrem_vx_i8mf4_tu __riscv_vrem_vx_i8mf4_tu
#define vrem_vv_i8mf2_tu __riscv_vrem_vv_i8mf2_tu
#define vrem_vx_i8mf2_tu __riscv_vrem_vx_i8mf2_tu
#define vrem_vv_i8m1_tu __riscv_vrem_vv_i8m1_tu
#define vrem_vx_i8m1_tu __riscv_vrem_vx_i8m1_tu
#define vrem_vv_i8m2_tu __riscv_vrem_vv_i8m2_tu
#define vrem_vx_i8m2_tu __riscv_vrem_vx_i8m2_tu
#define vrem_vv_i8m4_tu __riscv_vrem_vv_i8m4_tu
#define vrem_vx_i8m4_tu __riscv_vrem_vx_i8m4_tu
#define vrem_vv_i8m8_tu __riscv_vrem_vv_i8m8_tu
#define vrem_vx_i8m8_tu __riscv_vrem_vx_i8m8_tu
#define vrem_vv_i16mf4_tu __riscv_vrem_vv_i16mf4_tu
#define vrem_vx_i16mf4_tu __riscv_vrem_vx_i16mf4_tu
#define vrem_vv_i16mf2_tu __riscv_vrem_vv_i16mf2_tu
#define vrem_vx_i16mf2_tu __riscv_vrem_vx_i16mf2_tu
#define vrem_vv_i16m1_tu __riscv_vrem_vv_i16m1_tu
#define vrem_vx_i16m1_tu __riscv_vrem_vx_i16m1_tu
#define vrem_vv_i16m2_tu __riscv_vrem_vv_i16m2_tu
#define vrem_vx_i16m2_tu __riscv_vrem_vx_i16m2_tu
#define vrem_vv_i16m4_tu __riscv_vrem_vv_i16m4_tu
#define vrem_vx_i16m4_tu __riscv_vrem_vx_i16m4_tu
#define vrem_vv_i16m8_tu __riscv_vrem_vv_i16m8_tu
#define vrem_vx_i16m8_tu __riscv_vrem_vx_i16m8_tu
#define vrem_vv_i32mf2_tu __riscv_vrem_vv_i32mf2_tu
#define vrem_vx_i32mf2_tu __riscv_vrem_vx_i32mf2_tu
#define vrem_vv_i32m1_tu __riscv_vrem_vv_i32m1_tu
#define vrem_vx_i32m1_tu __riscv_vrem_vx_i32m1_tu
#define vrem_vv_i32m2_tu __riscv_vrem_vv_i32m2_tu
#define vrem_vx_i32m2_tu __riscv_vrem_vx_i32m2_tu
#define vrem_vv_i32m4_tu __riscv_vrem_vv_i32m4_tu
#define vrem_vx_i32m4_tu __riscv_vrem_vx_i32m4_tu
#define vrem_vv_i32m8_tu __riscv_vrem_vv_i32m8_tu
#define vrem_vx_i32m8_tu __riscv_vrem_vx_i32m8_tu
#define vrem_vv_i64m1_tu __riscv_vrem_vv_i64m1_tu
#define vrem_vx_i64m1_tu __riscv_vrem_vx_i64m1_tu
#define vrem_vv_i64m2_tu __riscv_vrem_vv_i64m2_tu
#define vrem_vx_i64m2_tu __riscv_vrem_vx_i64m2_tu
#define vrem_vv_i64m4_tu __riscv_vrem_vv_i64m4_tu
#define vrem_vx_i64m4_tu __riscv_vrem_vx_i64m4_tu
#define vrem_vv_i64m8_tu __riscv_vrem_vv_i64m8_tu
#define vrem_vx_i64m8_tu __riscv_vrem_vx_i64m8_tu
#define vdivu_vv_u8mf8_tu __riscv_vdivu_vv_u8mf8_tu
#define vdivu_vx_u8mf8_tu __riscv_vdivu_vx_u8mf8_tu
#define vdivu_vv_u8mf4_tu __riscv_vdivu_vv_u8mf4_tu
#define vdivu_vx_u8mf4_tu __riscv_vdivu_vx_u8mf4_tu
#define vdivu_vv_u8mf2_tu __riscv_vdivu_vv_u8mf2_tu
#define vdivu_vx_u8mf2_tu __riscv_vdivu_vx_u8mf2_tu
#define vdivu_vv_u8m1_tu __riscv_vdivu_vv_u8m1_tu
#define vdivu_vx_u8m1_tu __riscv_vdivu_vx_u8m1_tu
#define vdivu_vv_u8m2_tu __riscv_vdivu_vv_u8m2_tu
#define vdivu_vx_u8m2_tu __riscv_vdivu_vx_u8m2_tu
#define vdivu_vv_u8m4_tu __riscv_vdivu_vv_u8m4_tu
#define vdivu_vx_u8m4_tu __riscv_vdivu_vx_u8m4_tu
#define vdivu_vv_u8m8_tu __riscv_vdivu_vv_u8m8_tu
#define vdivu_vx_u8m8_tu __riscv_vdivu_vx_u8m8_tu
#define vdivu_vv_u16mf4_tu __riscv_vdivu_vv_u16mf4_tu
#define vdivu_vx_u16mf4_tu __riscv_vdivu_vx_u16mf4_tu
#define vdivu_vv_u16mf2_tu __riscv_vdivu_vv_u16mf2_tu
#define vdivu_vx_u16mf2_tu __riscv_vdivu_vx_u16mf2_tu
#define vdivu_vv_u16m1_tu __riscv_vdivu_vv_u16m1_tu
#define vdivu_vx_u16m1_tu __riscv_vdivu_vx_u16m1_tu
#define vdivu_vv_u16m2_tu __riscv_vdivu_vv_u16m2_tu
#define vdivu_vx_u16m2_tu __riscv_vdivu_vx_u16m2_tu
#define vdivu_vv_u16m4_tu __riscv_vdivu_vv_u16m4_tu
#define vdivu_vx_u16m4_tu __riscv_vdivu_vx_u16m4_tu
#define vdivu_vv_u16m8_tu __riscv_vdivu_vv_u16m8_tu
#define vdivu_vx_u16m8_tu __riscv_vdivu_vx_u16m8_tu
#define vdivu_vv_u32mf2_tu __riscv_vdivu_vv_u32mf2_tu
#define vdivu_vx_u32mf2_tu __riscv_vdivu_vx_u32mf2_tu
#define vdivu_vv_u32m1_tu __riscv_vdivu_vv_u32m1_tu
#define vdivu_vx_u32m1_tu __riscv_vdivu_vx_u32m1_tu
#define vdivu_vv_u32m2_tu __riscv_vdivu_vv_u32m2_tu
#define vdivu_vx_u32m2_tu __riscv_vdivu_vx_u32m2_tu
#define vdivu_vv_u32m4_tu __riscv_vdivu_vv_u32m4_tu
#define vdivu_vx_u32m4_tu __riscv_vdivu_vx_u32m4_tu
#define vdivu_vv_u32m8_tu __riscv_vdivu_vv_u32m8_tu
#define vdivu_vx_u32m8_tu __riscv_vdivu_vx_u32m8_tu
#define vdivu_vv_u64m1_tu __riscv_vdivu_vv_u64m1_tu
#define vdivu_vx_u64m1_tu __riscv_vdivu_vx_u64m1_tu
#define vdivu_vv_u64m2_tu __riscv_vdivu_vv_u64m2_tu
#define vdivu_vx_u64m2_tu __riscv_vdivu_vx_u64m2_tu
#define vdivu_vv_u64m4_tu __riscv_vdivu_vv_u64m4_tu
#define vdivu_vx_u64m4_tu __riscv_vdivu_vx_u64m4_tu
#define vdivu_vv_u64m8_tu __riscv_vdivu_vv_u64m8_tu
#define vdivu_vx_u64m8_tu __riscv_vdivu_vx_u64m8_tu
#define vremu_vv_u8mf8_tu __riscv_vremu_vv_u8mf8_tu
#define vremu_vx_u8mf8_tu __riscv_vremu_vx_u8mf8_tu
#define vremu_vv_u8mf4_tu __riscv_vremu_vv_u8mf4_tu
#define vremu_vx_u8mf4_tu __riscv_vremu_vx_u8mf4_tu
#define vremu_vv_u8mf2_tu __riscv_vremu_vv_u8mf2_tu
#define vremu_vx_u8mf2_tu __riscv_vremu_vx_u8mf2_tu
#define vremu_vv_u8m1_tu __riscv_vremu_vv_u8m1_tu
#define vremu_vx_u8m1_tu __riscv_vremu_vx_u8m1_tu
#define vremu_vv_u8m2_tu __riscv_vremu_vv_u8m2_tu
#define vremu_vx_u8m2_tu __riscv_vremu_vx_u8m2_tu
#define vremu_vv_u8m4_tu __riscv_vremu_vv_u8m4_tu
#define vremu_vx_u8m4_tu __riscv_vremu_vx_u8m4_tu
#define vremu_vv_u8m8_tu __riscv_vremu_vv_u8m8_tu
#define vremu_vx_u8m8_tu __riscv_vremu_vx_u8m8_tu
#define vremu_vv_u16mf4_tu __riscv_vremu_vv_u16mf4_tu
#define vremu_vx_u16mf4_tu __riscv_vremu_vx_u16mf4_tu
#define vremu_vv_u16mf2_tu __riscv_vremu_vv_u16mf2_tu
#define vremu_vx_u16mf2_tu __riscv_vremu_vx_u16mf2_tu
#define vremu_vv_u16m1_tu __riscv_vremu_vv_u16m1_tu
#define vremu_vx_u16m1_tu __riscv_vremu_vx_u16m1_tu
#define vremu_vv_u16m2_tu __riscv_vremu_vv_u16m2_tu
#define vremu_vx_u16m2_tu __riscv_vremu_vx_u16m2_tu
#define vremu_vv_u16m4_tu __riscv_vremu_vv_u16m4_tu
#define vremu_vx_u16m4_tu __riscv_vremu_vx_u16m4_tu
#define vremu_vv_u16m8_tu __riscv_vremu_vv_u16m8_tu
#define vremu_vx_u16m8_tu __riscv_vremu_vx_u16m8_tu
#define vremu_vv_u32mf2_tu __riscv_vremu_vv_u32mf2_tu
#define vremu_vx_u32mf2_tu __riscv_vremu_vx_u32mf2_tu
#define vremu_vv_u32m1_tu __riscv_vremu_vv_u32m1_tu
#define vremu_vx_u32m1_tu __riscv_vremu_vx_u32m1_tu
#define vremu_vv_u32m2_tu __riscv_vremu_vv_u32m2_tu
#define vremu_vx_u32m2_tu __riscv_vremu_vx_u32m2_tu
#define vremu_vv_u32m4_tu __riscv_vremu_vv_u32m4_tu
#define vremu_vx_u32m4_tu __riscv_vremu_vx_u32m4_tu
#define vremu_vv_u32m8_tu __riscv_vremu_vv_u32m8_tu
#define vremu_vx_u32m8_tu __riscv_vremu_vx_u32m8_tu
#define vremu_vv_u64m1_tu __riscv_vremu_vv_u64m1_tu
#define vremu_vx_u64m1_tu __riscv_vremu_vx_u64m1_tu
#define vremu_vv_u64m2_tu __riscv_vremu_vv_u64m2_tu
#define vremu_vx_u64m2_tu __riscv_vremu_vx_u64m2_tu
#define vremu_vv_u64m4_tu __riscv_vremu_vv_u64m4_tu
#define vremu_vx_u64m4_tu __riscv_vremu_vx_u64m4_tu
#define vremu_vv_u64m8_tu __riscv_vremu_vv_u64m8_tu
#define vremu_vx_u64m8_tu __riscv_vremu_vx_u64m8_tu
#define vdiv_vv_i8mf8_ta __riscv_vdiv_vv_i8mf8
#define vdiv_vx_i8mf8_ta __riscv_vdiv_vx_i8mf8
#define vdiv_vv_i8mf4_ta __riscv_vdiv_vv_i8mf4
#define vdiv_vx_i8mf4_ta __riscv_vdiv_vx_i8mf4
#define vdiv_vv_i8mf2_ta __riscv_vdiv_vv_i8mf2
#define vdiv_vx_i8mf2_ta __riscv_vdiv_vx_i8mf2
#define vdiv_vv_i8m1_ta __riscv_vdiv_vv_i8m1
#define vdiv_vx_i8m1_ta __riscv_vdiv_vx_i8m1
#define vdiv_vv_i8m2_ta __riscv_vdiv_vv_i8m2
#define vdiv_vx_i8m2_ta __riscv_vdiv_vx_i8m2
#define vdiv_vv_i8m4_ta __riscv_vdiv_vv_i8m4
#define vdiv_vx_i8m4_ta __riscv_vdiv_vx_i8m4
#define vdiv_vv_i8m8_ta __riscv_vdiv_vv_i8m8
#define vdiv_vx_i8m8_ta __riscv_vdiv_vx_i8m8
#define vdiv_vv_i16mf4_ta __riscv_vdiv_vv_i16mf4
#define vdiv_vx_i16mf4_ta __riscv_vdiv_vx_i16mf4
#define vdiv_vv_i16mf2_ta __riscv_vdiv_vv_i16mf2
#define vdiv_vx_i16mf2_ta __riscv_vdiv_vx_i16mf2
#define vdiv_vv_i16m1_ta __riscv_vdiv_vv_i16m1
#define vdiv_vx_i16m1_ta __riscv_vdiv_vx_i16m1
#define vdiv_vv_i16m2_ta __riscv_vdiv_vv_i16m2
#define vdiv_vx_i16m2_ta __riscv_vdiv_vx_i16m2
#define vdiv_vv_i16m4_ta __riscv_vdiv_vv_i16m4
#define vdiv_vx_i16m4_ta __riscv_vdiv_vx_i16m4
#define vdiv_vv_i16m8_ta __riscv_vdiv_vv_i16m8
#define vdiv_vx_i16m8_ta __riscv_vdiv_vx_i16m8
#define vdiv_vv_i32mf2_ta __riscv_vdiv_vv_i32mf2
#define vdiv_vx_i32mf2_ta __riscv_vdiv_vx_i32mf2
#define vdiv_vv_i32m1_ta __riscv_vdiv_vv_i32m1
#define vdiv_vx_i32m1_ta __riscv_vdiv_vx_i32m1
#define vdiv_vv_i32m2_ta __riscv_vdiv_vv_i32m2
#define vdiv_vx_i32m2_ta __riscv_vdiv_vx_i32m2
#define vdiv_vv_i32m4_ta __riscv_vdiv_vv_i32m4
#define vdiv_vx_i32m4_ta __riscv_vdiv_vx_i32m4
#define vdiv_vv_i32m8_ta __riscv_vdiv_vv_i32m8
#define vdiv_vx_i32m8_ta __riscv_vdiv_vx_i32m8
#define vdiv_vv_i64m1_ta __riscv_vdiv_vv_i64m1
#define vdiv_vx_i64m1_ta __riscv_vdiv_vx_i64m1
#define vdiv_vv_i64m2_ta __riscv_vdiv_vv_i64m2
#define vdiv_vx_i64m2_ta __riscv_vdiv_vx_i64m2
#define vdiv_vv_i64m4_ta __riscv_vdiv_vv_i64m4
#define vdiv_vx_i64m4_ta __riscv_vdiv_vx_i64m4
#define vdiv_vv_i64m8_ta __riscv_vdiv_vv_i64m8
#define vdiv_vx_i64m8_ta __riscv_vdiv_vx_i64m8
#define vrem_vv_i8mf8_ta __riscv_vrem_vv_i8mf8
#define vrem_vx_i8mf8_ta __riscv_vrem_vx_i8mf8
#define vrem_vv_i8mf4_ta __riscv_vrem_vv_i8mf4
#define vrem_vx_i8mf4_ta __riscv_vrem_vx_i8mf4
#define vrem_vv_i8mf2_ta __riscv_vrem_vv_i8mf2
#define vrem_vx_i8mf2_ta __riscv_vrem_vx_i8mf2
#define vrem_vv_i8m1_ta __riscv_vrem_vv_i8m1
#define vrem_vx_i8m1_ta __riscv_vrem_vx_i8m1
#define vrem_vv_i8m2_ta __riscv_vrem_vv_i8m2
#define vrem_vx_i8m2_ta __riscv_vrem_vx_i8m2
#define vrem_vv_i8m4_ta __riscv_vrem_vv_i8m4
#define vrem_vx_i8m4_ta __riscv_vrem_vx_i8m4
#define vrem_vv_i8m8_ta __riscv_vrem_vv_i8m8
#define vrem_vx_i8m8_ta __riscv_vrem_vx_i8m8
#define vrem_vv_i16mf4_ta __riscv_vrem_vv_i16mf4
#define vrem_vx_i16mf4_ta __riscv_vrem_vx_i16mf4
#define vrem_vv_i16mf2_ta __riscv_vrem_vv_i16mf2
#define vrem_vx_i16mf2_ta __riscv_vrem_vx_i16mf2
#define vrem_vv_i16m1_ta __riscv_vrem_vv_i16m1
#define vrem_vx_i16m1_ta __riscv_vrem_vx_i16m1
#define vrem_vv_i16m2_ta __riscv_vrem_vv_i16m2
#define vrem_vx_i16m2_ta __riscv_vrem_vx_i16m2
#define vrem_vv_i16m4_ta __riscv_vrem_vv_i16m4
#define vrem_vx_i16m4_ta __riscv_vrem_vx_i16m4
#define vrem_vv_i16m8_ta __riscv_vrem_vv_i16m8
#define vrem_vx_i16m8_ta __riscv_vrem_vx_i16m8
#define vrem_vv_i32mf2_ta __riscv_vrem_vv_i32mf2
#define vrem_vx_i32mf2_ta __riscv_vrem_vx_i32mf2
#define vrem_vv_i32m1_ta __riscv_vrem_vv_i32m1
#define vrem_vx_i32m1_ta __riscv_vrem_vx_i32m1
#define vrem_vv_i32m2_ta __riscv_vrem_vv_i32m2
#define vrem_vx_i32m2_ta __riscv_vrem_vx_i32m2
#define vrem_vv_i32m4_ta __riscv_vrem_vv_i32m4
#define vrem_vx_i32m4_ta __riscv_vrem_vx_i32m4
#define vrem_vv_i32m8_ta __riscv_vrem_vv_i32m8
#define vrem_vx_i32m8_ta __riscv_vrem_vx_i32m8
#define vrem_vv_i64m1_ta __riscv_vrem_vv_i64m1
#define vrem_vx_i64m1_ta __riscv_vrem_vx_i64m1
#define vrem_vv_i64m2_ta __riscv_vrem_vv_i64m2
#define vrem_vx_i64m2_ta __riscv_vrem_vx_i64m2
#define vrem_vv_i64m4_ta __riscv_vrem_vv_i64m4
#define vrem_vx_i64m4_ta __riscv_vrem_vx_i64m4
#define vrem_vv_i64m8_ta __riscv_vrem_vv_i64m8
#define vrem_vx_i64m8_ta __riscv_vrem_vx_i64m8
#define vdivu_vv_u8mf8_ta __riscv_vdivu_vv_u8mf8
#define vdivu_vx_u8mf8_ta __riscv_vdivu_vx_u8mf8
#define vdivu_vv_u8mf4_ta __riscv_vdivu_vv_u8mf4
#define vdivu_vx_u8mf4_ta __riscv_vdivu_vx_u8mf4
#define vdivu_vv_u8mf2_ta __riscv_vdivu_vv_u8mf2
#define vdivu_vx_u8mf2_ta __riscv_vdivu_vx_u8mf2
#define vdivu_vv_u8m1_ta __riscv_vdivu_vv_u8m1
#define vdivu_vx_u8m1_ta __riscv_vdivu_vx_u8m1
#define vdivu_vv_u8m2_ta __riscv_vdivu_vv_u8m2
#define vdivu_vx_u8m2_ta __riscv_vdivu_vx_u8m2
#define vdivu_vv_u8m4_ta __riscv_vdivu_vv_u8m4
#define vdivu_vx_u8m4_ta __riscv_vdivu_vx_u8m4
#define vdivu_vv_u8m8_ta __riscv_vdivu_vv_u8m8
#define vdivu_vx_u8m8_ta __riscv_vdivu_vx_u8m8
#define vdivu_vv_u16mf4_ta __riscv_vdivu_vv_u16mf4
#define vdivu_vx_u16mf4_ta __riscv_vdivu_vx_u16mf4
#define vdivu_vv_u16mf2_ta __riscv_vdivu_vv_u16mf2
#define vdivu_vx_u16mf2_ta __riscv_vdivu_vx_u16mf2
#define vdivu_vv_u16m1_ta __riscv_vdivu_vv_u16m1
#define vdivu_vx_u16m1_ta __riscv_vdivu_vx_u16m1
#define vdivu_vv_u16m2_ta __riscv_vdivu_vv_u16m2
#define vdivu_vx_u16m2_ta __riscv_vdivu_vx_u16m2
#define vdivu_vv_u16m4_ta __riscv_vdivu_vv_u16m4
#define vdivu_vx_u16m4_ta __riscv_vdivu_vx_u16m4
#define vdivu_vv_u16m8_ta __riscv_vdivu_vv_u16m8
#define vdivu_vx_u16m8_ta __riscv_vdivu_vx_u16m8
#define vdivu_vv_u32mf2_ta __riscv_vdivu_vv_u32mf2
#define vdivu_vx_u32mf2_ta __riscv_vdivu_vx_u32mf2
#define vdivu_vv_u32m1_ta __riscv_vdivu_vv_u32m1
#define vdivu_vx_u32m1_ta __riscv_vdivu_vx_u32m1
#define vdivu_vv_u32m2_ta __riscv_vdivu_vv_u32m2
#define vdivu_vx_u32m2_ta __riscv_vdivu_vx_u32m2
#define vdivu_vv_u32m4_ta __riscv_vdivu_vv_u32m4
#define vdivu_vx_u32m4_ta __riscv_vdivu_vx_u32m4
#define vdivu_vv_u32m8_ta __riscv_vdivu_vv_u32m8
#define vdivu_vx_u32m8_ta __riscv_vdivu_vx_u32m8
#define vdivu_vv_u64m1_ta __riscv_vdivu_vv_u64m1
#define vdivu_vx_u64m1_ta __riscv_vdivu_vx_u64m1
#define vdivu_vv_u64m2_ta __riscv_vdivu_vv_u64m2
#define vdivu_vx_u64m2_ta __riscv_vdivu_vx_u64m2
#define vdivu_vv_u64m4_ta __riscv_vdivu_vv_u64m4
#define vdivu_vx_u64m4_ta __riscv_vdivu_vx_u64m4
#define vdivu_vv_u64m8_ta __riscv_vdivu_vv_u64m8
#define vdivu_vx_u64m8_ta __riscv_vdivu_vx_u64m8
#define vremu_vv_u8mf8_ta __riscv_vremu_vv_u8mf8
#define vremu_vx_u8mf8_ta __riscv_vremu_vx_u8mf8
#define vremu_vv_u8mf4_ta __riscv_vremu_vv_u8mf4
#define vremu_vx_u8mf4_ta __riscv_vremu_vx_u8mf4
#define vremu_vv_u8mf2_ta __riscv_vremu_vv_u8mf2
#define vremu_vx_u8mf2_ta __riscv_vremu_vx_u8mf2
#define vremu_vv_u8m1_ta __riscv_vremu_vv_u8m1
#define vremu_vx_u8m1_ta __riscv_vremu_vx_u8m1
#define vremu_vv_u8m2_ta __riscv_vremu_vv_u8m2
#define vremu_vx_u8m2_ta __riscv_vremu_vx_u8m2
#define vremu_vv_u8m4_ta __riscv_vremu_vv_u8m4
#define vremu_vx_u8m4_ta __riscv_vremu_vx_u8m4
#define vremu_vv_u8m8_ta __riscv_vremu_vv_u8m8
#define vremu_vx_u8m8_ta __riscv_vremu_vx_u8m8
#define vremu_vv_u16mf4_ta __riscv_vremu_vv_u16mf4
#define vremu_vx_u16mf4_ta __riscv_vremu_vx_u16mf4
#define vremu_vv_u16mf2_ta __riscv_vremu_vv_u16mf2
#define vremu_vx_u16mf2_ta __riscv_vremu_vx_u16mf2
#define vremu_vv_u16m1_ta __riscv_vremu_vv_u16m1
#define vremu_vx_u16m1_ta __riscv_vremu_vx_u16m1
#define vremu_vv_u16m2_ta __riscv_vremu_vv_u16m2
#define vremu_vx_u16m2_ta __riscv_vremu_vx_u16m2
#define vremu_vv_u16m4_ta __riscv_vremu_vv_u16m4
#define vremu_vx_u16m4_ta __riscv_vremu_vx_u16m4
#define vremu_vv_u16m8_ta __riscv_vremu_vv_u16m8
#define vremu_vx_u16m8_ta __riscv_vremu_vx_u16m8
#define vremu_vv_u32mf2_ta __riscv_vremu_vv_u32mf2
#define vremu_vx_u32mf2_ta __riscv_vremu_vx_u32mf2
#define vremu_vv_u32m1_ta __riscv_vremu_vv_u32m1
#define vremu_vx_u32m1_ta __riscv_vremu_vx_u32m1
#define vremu_vv_u32m2_ta __riscv_vremu_vv_u32m2
#define vremu_vx_u32m2_ta __riscv_vremu_vx_u32m2
#define vremu_vv_u32m4_ta __riscv_vremu_vv_u32m4
#define vremu_vx_u32m4_ta __riscv_vremu_vx_u32m4
#define vremu_vv_u32m8_ta __riscv_vremu_vv_u32m8
#define vremu_vx_u32m8_ta __riscv_vremu_vx_u32m8
#define vremu_vv_u64m1_ta __riscv_vremu_vv_u64m1
#define vremu_vx_u64m1_ta __riscv_vremu_vx_u64m1
#define vremu_vv_u64m2_ta __riscv_vremu_vv_u64m2
#define vremu_vx_u64m2_ta __riscv_vremu_vx_u64m2
#define vremu_vv_u64m4_ta __riscv_vremu_vv_u64m4
#define vremu_vx_u64m4_ta __riscv_vremu_vx_u64m4
#define vremu_vv_u64m8_ta __riscv_vremu_vv_u64m8
#define vremu_vx_u64m8_ta __riscv_vremu_vx_u64m8
// masked functions
#define vdiv_vv_i8mf8_tuma __riscv_vdiv_vv_i8mf8_tum
#define vdiv_vx_i8mf8_tuma __riscv_vdiv_vx_i8mf8_tum
#define vdiv_vv_i8mf4_tuma __riscv_vdiv_vv_i8mf4_tum
#define vdiv_vx_i8mf4_tuma __riscv_vdiv_vx_i8mf4_tum
#define vdiv_vv_i8mf2_tuma __riscv_vdiv_vv_i8mf2_tum
#define vdiv_vx_i8mf2_tuma __riscv_vdiv_vx_i8mf2_tum
#define vdiv_vv_i8m1_tuma __riscv_vdiv_vv_i8m1_tum
#define vdiv_vx_i8m1_tuma __riscv_vdiv_vx_i8m1_tum
#define vdiv_vv_i8m2_tuma __riscv_vdiv_vv_i8m2_tum
#define vdiv_vx_i8m2_tuma __riscv_vdiv_vx_i8m2_tum
#define vdiv_vv_i8m4_tuma __riscv_vdiv_vv_i8m4_tum
#define vdiv_vx_i8m4_tuma __riscv_vdiv_vx_i8m4_tum
#define vdiv_vv_i8m8_tuma __riscv_vdiv_vv_i8m8_tum
#define vdiv_vx_i8m8_tuma __riscv_vdiv_vx_i8m8_tum
#define vdiv_vv_i16mf4_tuma __riscv_vdiv_vv_i16mf4_tum
#define vdiv_vx_i16mf4_tuma __riscv_vdiv_vx_i16mf4_tum
#define vdiv_vv_i16mf2_tuma __riscv_vdiv_vv_i16mf2_tum
#define vdiv_vx_i16mf2_tuma __riscv_vdiv_vx_i16mf2_tum
#define vdiv_vv_i16m1_tuma __riscv_vdiv_vv_i16m1_tum
#define vdiv_vx_i16m1_tuma __riscv_vdiv_vx_i16m1_tum
#define vdiv_vv_i16m2_tuma __riscv_vdiv_vv_i16m2_tum
#define vdiv_vx_i16m2_tuma __riscv_vdiv_vx_i16m2_tum
#define vdiv_vv_i16m4_tuma __riscv_vdiv_vv_i16m4_tum
#define vdiv_vx_i16m4_tuma __riscv_vdiv_vx_i16m4_tum
#define vdiv_vv_i16m8_tuma __riscv_vdiv_vv_i16m8_tum
#define vdiv_vx_i16m8_tuma __riscv_vdiv_vx_i16m8_tum
#define vdiv_vv_i32mf2_tuma __riscv_vdiv_vv_i32mf2_tum
#define vdiv_vx_i32mf2_tuma __riscv_vdiv_vx_i32mf2_tum
#define vdiv_vv_i32m1_tuma __riscv_vdiv_vv_i32m1_tum
#define vdiv_vx_i32m1_tuma __riscv_vdiv_vx_i32m1_tum
#define vdiv_vv_i32m2_tuma __riscv_vdiv_vv_i32m2_tum
#define vdiv_vx_i32m2_tuma __riscv_vdiv_vx_i32m2_tum
#define vdiv_vv_i32m4_tuma __riscv_vdiv_vv_i32m4_tum
#define vdiv_vx_i32m4_tuma __riscv_vdiv_vx_i32m4_tum
#define vdiv_vv_i32m8_tuma __riscv_vdiv_vv_i32m8_tum
#define vdiv_vx_i32m8_tuma __riscv_vdiv_vx_i32m8_tum
#define vdiv_vv_i64m1_tuma __riscv_vdiv_vv_i64m1_tum
#define vdiv_vx_i64m1_tuma __riscv_vdiv_vx_i64m1_tum
#define vdiv_vv_i64m2_tuma __riscv_vdiv_vv_i64m2_tum
#define vdiv_vx_i64m2_tuma __riscv_vdiv_vx_i64m2_tum
#define vdiv_vv_i64m4_tuma __riscv_vdiv_vv_i64m4_tum
#define vdiv_vx_i64m4_tuma __riscv_vdiv_vx_i64m4_tum
#define vdiv_vv_i64m8_tuma __riscv_vdiv_vv_i64m8_tum
#define vdiv_vx_i64m8_tuma __riscv_vdiv_vx_i64m8_tum
#define vrem_vv_i8mf8_tuma __riscv_vrem_vv_i8mf8_tum
#define vrem_vx_i8mf8_tuma __riscv_vrem_vx_i8mf8_tum
#define vrem_vv_i8mf4_tuma __riscv_vrem_vv_i8mf4_tum
#define vrem_vx_i8mf4_tuma __riscv_vrem_vx_i8mf4_tum
#define vrem_vv_i8mf2_tuma __riscv_vrem_vv_i8mf2_tum
#define vrem_vx_i8mf2_tuma __riscv_vrem_vx_i8mf2_tum
#define vrem_vv_i8m1_tuma __riscv_vrem_vv_i8m1_tum
#define vrem_vx_i8m1_tuma __riscv_vrem_vx_i8m1_tum
#define vrem_vv_i8m2_tuma __riscv_vrem_vv_i8m2_tum
#define vrem_vx_i8m2_tuma __riscv_vrem_vx_i8m2_tum
#define vrem_vv_i8m4_tuma __riscv_vrem_vv_i8m4_tum
#define vrem_vx_i8m4_tuma __riscv_vrem_vx_i8m4_tum
#define vrem_vv_i8m8_tuma __riscv_vrem_vv_i8m8_tum
#define vrem_vx_i8m8_tuma __riscv_vrem_vx_i8m8_tum
#define vrem_vv_i16mf4_tuma __riscv_vrem_vv_i16mf4_tum
#define vrem_vx_i16mf4_tuma __riscv_vrem_vx_i16mf4_tum
#define vrem_vv_i16mf2_tuma __riscv_vrem_vv_i16mf2_tum
#define vrem_vx_i16mf2_tuma __riscv_vrem_vx_i16mf2_tum
#define vrem_vv_i16m1_tuma __riscv_vrem_vv_i16m1_tum
#define vrem_vx_i16m1_tuma __riscv_vrem_vx_i16m1_tum
#define vrem_vv_i16m2_tuma __riscv_vrem_vv_i16m2_tum
#define vrem_vx_i16m2_tuma __riscv_vrem_vx_i16m2_tum
#define vrem_vv_i16m4_tuma __riscv_vrem_vv_i16m4_tum
#define vrem_vx_i16m4_tuma __riscv_vrem_vx_i16m4_tum
#define vrem_vv_i16m8_tuma __riscv_vrem_vv_i16m8_tum
#define vrem_vx_i16m8_tuma __riscv_vrem_vx_i16m8_tum
#define vrem_vv_i32mf2_tuma __riscv_vrem_vv_i32mf2_tum
#define vrem_vx_i32mf2_tuma __riscv_vrem_vx_i32mf2_tum
#define vrem_vv_i32m1_tuma __riscv_vrem_vv_i32m1_tum
#define vrem_vx_i32m1_tuma __riscv_vrem_vx_i32m1_tum
#define vrem_vv_i32m2_tuma __riscv_vrem_vv_i32m2_tum
#define vrem_vx_i32m2_tuma __riscv_vrem_vx_i32m2_tum
#define vrem_vv_i32m4_tuma __riscv_vrem_vv_i32m4_tum
#define vrem_vx_i32m4_tuma __riscv_vrem_vx_i32m4_tum
#define vrem_vv_i32m8_tuma __riscv_vrem_vv_i32m8_tum
#define vrem_vx_i32m8_tuma __riscv_vrem_vx_i32m8_tum
#define vrem_vv_i64m1_tuma __riscv_vrem_vv_i64m1_tum
#define vrem_vx_i64m1_tuma __riscv_vrem_vx_i64m1_tum
#define vrem_vv_i64m2_tuma __riscv_vrem_vv_i64m2_tum
#define vrem_vx_i64m2_tuma __riscv_vrem_vx_i64m2_tum
#define vrem_vv_i64m4_tuma __riscv_vrem_vv_i64m4_tum
#define vrem_vx_i64m4_tuma __riscv_vrem_vx_i64m4_tum
#define vrem_vv_i64m8_tuma __riscv_vrem_vv_i64m8_tum
#define vrem_vx_i64m8_tuma __riscv_vrem_vx_i64m8_tum
#define vdivu_vv_u8mf8_tuma __riscv_vdivu_vv_u8mf8_tum
#define vdivu_vx_u8mf8_tuma __riscv_vdivu_vx_u8mf8_tum
#define vdivu_vv_u8mf4_tuma __riscv_vdivu_vv_u8mf4_tum
#define vdivu_vx_u8mf4_tuma __riscv_vdivu_vx_u8mf4_tum
#define vdivu_vv_u8mf2_tuma __riscv_vdivu_vv_u8mf2_tum
#define vdivu_vx_u8mf2_tuma __riscv_vdivu_vx_u8mf2_tum
#define vdivu_vv_u8m1_tuma __riscv_vdivu_vv_u8m1_tum
#define vdivu_vx_u8m1_tuma __riscv_vdivu_vx_u8m1_tum
#define vdivu_vv_u8m2_tuma __riscv_vdivu_vv_u8m2_tum
#define vdivu_vx_u8m2_tuma __riscv_vdivu_vx_u8m2_tum
#define vdivu_vv_u8m4_tuma __riscv_vdivu_vv_u8m4_tum
#define vdivu_vx_u8m4_tuma __riscv_vdivu_vx_u8m4_tum
#define vdivu_vv_u8m8_tuma __riscv_vdivu_vv_u8m8_tum
#define vdivu_vx_u8m8_tuma __riscv_vdivu_vx_u8m8_tum
#define vdivu_vv_u16mf4_tuma __riscv_vdivu_vv_u16mf4_tum
#define vdivu_vx_u16mf4_tuma __riscv_vdivu_vx_u16mf4_tum
#define vdivu_vv_u16mf2_tuma __riscv_vdivu_vv_u16mf2_tum
#define vdivu_vx_u16mf2_tuma __riscv_vdivu_vx_u16mf2_tum
#define vdivu_vv_u16m1_tuma __riscv_vdivu_vv_u16m1_tum
#define vdivu_vx_u16m1_tuma __riscv_vdivu_vx_u16m1_tum
#define vdivu_vv_u16m2_tuma __riscv_vdivu_vv_u16m2_tum
#define vdivu_vx_u16m2_tuma __riscv_vdivu_vx_u16m2_tum
#define vdivu_vv_u16m4_tuma __riscv_vdivu_vv_u16m4_tum
#define vdivu_vx_u16m4_tuma __riscv_vdivu_vx_u16m4_tum
#define vdivu_vv_u16m8_tuma __riscv_vdivu_vv_u16m8_tum
#define vdivu_vx_u16m8_tuma __riscv_vdivu_vx_u16m8_tum
#define vdivu_vv_u32mf2_tuma __riscv_vdivu_vv_u32mf2_tum
#define vdivu_vx_u32mf2_tuma __riscv_vdivu_vx_u32mf2_tum
#define vdivu_vv_u32m1_tuma __riscv_vdivu_vv_u32m1_tum
#define vdivu_vx_u32m1_tuma __riscv_vdivu_vx_u32m1_tum
#define vdivu_vv_u32m2_tuma __riscv_vdivu_vv_u32m2_tum
#define vdivu_vx_u32m2_tuma __riscv_vdivu_vx_u32m2_tum
#define vdivu_vv_u32m4_tuma __riscv_vdivu_vv_u32m4_tum
#define vdivu_vx_u32m4_tuma __riscv_vdivu_vx_u32m4_tum
#define vdivu_vv_u32m8_tuma __riscv_vdivu_vv_u32m8_tum
#define vdivu_vx_u32m8_tuma __riscv_vdivu_vx_u32m8_tum
#define vdivu_vv_u64m1_tuma __riscv_vdivu_vv_u64m1_tum
#define vdivu_vx_u64m1_tuma __riscv_vdivu_vx_u64m1_tum
#define vdivu_vv_u64m2_tuma __riscv_vdivu_vv_u64m2_tum
#define vdivu_vx_u64m2_tuma __riscv_vdivu_vx_u64m2_tum
#define vdivu_vv_u64m4_tuma __riscv_vdivu_vv_u64m4_tum
#define vdivu_vx_u64m4_tuma __riscv_vdivu_vx_u64m4_tum
#define vdivu_vv_u64m8_tuma __riscv_vdivu_vv_u64m8_tum
#define vdivu_vx_u64m8_tuma __riscv_vdivu_vx_u64m8_tum
#define vremu_vv_u8mf8_tuma __riscv_vremu_vv_u8mf8_tum
#define vremu_vx_u8mf8_tuma __riscv_vremu_vx_u8mf8_tum
#define vremu_vv_u8mf4_tuma __riscv_vremu_vv_u8mf4_tum
#define vremu_vx_u8mf4_tuma __riscv_vremu_vx_u8mf4_tum
#define vremu_vv_u8mf2_tuma __riscv_vremu_vv_u8mf2_tum
#define vremu_vx_u8mf2_tuma __riscv_vremu_vx_u8mf2_tum
#define vremu_vv_u8m1_tuma __riscv_vremu_vv_u8m1_tum
#define vremu_vx_u8m1_tuma __riscv_vremu_vx_u8m1_tum
#define vremu_vv_u8m2_tuma __riscv_vremu_vv_u8m2_tum
#define vremu_vx_u8m2_tuma __riscv_vremu_vx_u8m2_tum
#define vremu_vv_u8m4_tuma __riscv_vremu_vv_u8m4_tum
#define vremu_vx_u8m4_tuma __riscv_vremu_vx_u8m4_tum
#define vremu_vv_u8m8_tuma __riscv_vremu_vv_u8m8_tum
#define vremu_vx_u8m8_tuma __riscv_vremu_vx_u8m8_tum
#define vremu_vv_u16mf4_tuma __riscv_vremu_vv_u16mf4_tum
#define vremu_vx_u16mf4_tuma __riscv_vremu_vx_u16mf4_tum
#define vremu_vv_u16mf2_tuma __riscv_vremu_vv_u16mf2_tum
#define vremu_vx_u16mf2_tuma __riscv_vremu_vx_u16mf2_tum
#define vremu_vv_u16m1_tuma __riscv_vremu_vv_u16m1_tum
#define vremu_vx_u16m1_tuma __riscv_vremu_vx_u16m1_tum
#define vremu_vv_u16m2_tuma __riscv_vremu_vv_u16m2_tum
#define vremu_vx_u16m2_tuma __riscv_vremu_vx_u16m2_tum
#define vremu_vv_u16m4_tuma __riscv_vremu_vv_u16m4_tum
#define vremu_vx_u16m4_tuma __riscv_vremu_vx_u16m4_tum
#define vremu_vv_u16m8_tuma __riscv_vremu_vv_u16m8_tum
#define vremu_vx_u16m8_tuma __riscv_vremu_vx_u16m8_tum
#define vremu_vv_u32mf2_tuma __riscv_vremu_vv_u32mf2_tum
#define vremu_vx_u32mf2_tuma __riscv_vremu_vx_u32mf2_tum
#define vremu_vv_u32m1_tuma __riscv_vremu_vv_u32m1_tum
#define vremu_vx_u32m1_tuma __riscv_vremu_vx_u32m1_tum
#define vremu_vv_u32m2_tuma __riscv_vremu_vv_u32m2_tum
#define vremu_vx_u32m2_tuma __riscv_vremu_vx_u32m2_tum
#define vremu_vv_u32m4_tuma __riscv_vremu_vv_u32m4_tum
#define vremu_vx_u32m4_tuma __riscv_vremu_vx_u32m4_tum
#define vremu_vv_u32m8_tuma __riscv_vremu_vv_u32m8_tum
#define vremu_vx_u32m8_tuma __riscv_vremu_vx_u32m8_tum
#define vremu_vv_u64m1_tuma __riscv_vremu_vv_u64m1_tum
#define vremu_vx_u64m1_tuma __riscv_vremu_vx_u64m1_tum
#define vremu_vv_u64m2_tuma __riscv_vremu_vv_u64m2_tum
#define vremu_vx_u64m2_tuma __riscv_vremu_vx_u64m2_tum
#define vremu_vv_u64m4_tuma __riscv_vremu_vv_u64m4_tum
#define vremu_vx_u64m4_tuma __riscv_vremu_vx_u64m4_tum
#define vremu_vv_u64m8_tuma __riscv_vremu_vv_u64m8_tum
#define vremu_vx_u64m8_tuma __riscv_vremu_vx_u64m8_tum
// masked functions
#define vdiv_vv_i8mf8_tumu __riscv_vdiv_vv_i8mf8_tumu
#define vdiv_vx_i8mf8_tumu __riscv_vdiv_vx_i8mf8_tumu
#define vdiv_vv_i8mf4_tumu __riscv_vdiv_vv_i8mf4_tumu
#define vdiv_vx_i8mf4_tumu __riscv_vdiv_vx_i8mf4_tumu
#define vdiv_vv_i8mf2_tumu __riscv_vdiv_vv_i8mf2_tumu
#define vdiv_vx_i8mf2_tumu __riscv_vdiv_vx_i8mf2_tumu
#define vdiv_vv_i8m1_tumu __riscv_vdiv_vv_i8m1_tumu
#define vdiv_vx_i8m1_tumu __riscv_vdiv_vx_i8m1_tumu
#define vdiv_vv_i8m2_tumu __riscv_vdiv_vv_i8m2_tumu
#define vdiv_vx_i8m2_tumu __riscv_vdiv_vx_i8m2_tumu
#define vdiv_vv_i8m4_tumu __riscv_vdiv_vv_i8m4_tumu
#define vdiv_vx_i8m4_tumu __riscv_vdiv_vx_i8m4_tumu
#define vdiv_vv_i8m8_tumu __riscv_vdiv_vv_i8m8_tumu
#define vdiv_vx_i8m8_tumu __riscv_vdiv_vx_i8m8_tumu
#define vdiv_vv_i16mf4_tumu __riscv_vdiv_vv_i16mf4_tumu
#define vdiv_vx_i16mf4_tumu __riscv_vdiv_vx_i16mf4_tumu
#define vdiv_vv_i16mf2_tumu __riscv_vdiv_vv_i16mf2_tumu
#define vdiv_vx_i16mf2_tumu __riscv_vdiv_vx_i16mf2_tumu
#define vdiv_vv_i16m1_tumu __riscv_vdiv_vv_i16m1_tumu
#define vdiv_vx_i16m1_tumu __riscv_vdiv_vx_i16m1_tumu
#define vdiv_vv_i16m2_tumu __riscv_vdiv_vv_i16m2_tumu
#define vdiv_vx_i16m2_tumu __riscv_vdiv_vx_i16m2_tumu
#define vdiv_vv_i16m4_tumu __riscv_vdiv_vv_i16m4_tumu
#define vdiv_vx_i16m4_tumu __riscv_vdiv_vx_i16m4_tumu
#define vdiv_vv_i16m8_tumu __riscv_vdiv_vv_i16m8_tumu
#define vdiv_vx_i16m8_tumu __riscv_vdiv_vx_i16m8_tumu
#define vdiv_vv_i32mf2_tumu __riscv_vdiv_vv_i32mf2_tumu
#define vdiv_vx_i32mf2_tumu __riscv_vdiv_vx_i32mf2_tumu
#define vdiv_vv_i32m1_tumu __riscv_vdiv_vv_i32m1_tumu
#define vdiv_vx_i32m1_tumu __riscv_vdiv_vx_i32m1_tumu
#define vdiv_vv_i32m2_tumu __riscv_vdiv_vv_i32m2_tumu
#define vdiv_vx_i32m2_tumu __riscv_vdiv_vx_i32m2_tumu
#define vdiv_vv_i32m4_tumu __riscv_vdiv_vv_i32m4_tumu
#define vdiv_vx_i32m4_tumu __riscv_vdiv_vx_i32m4_tumu
#define vdiv_vv_i32m8_tumu __riscv_vdiv_vv_i32m8_tumu
#define vdiv_vx_i32m8_tumu __riscv_vdiv_vx_i32m8_tumu
#define vdiv_vv_i64m1_tumu __riscv_vdiv_vv_i64m1_tumu
#define vdiv_vx_i64m1_tumu __riscv_vdiv_vx_i64m1_tumu
#define vdiv_vv_i64m2_tumu __riscv_vdiv_vv_i64m2_tumu
#define vdiv_vx_i64m2_tumu __riscv_vdiv_vx_i64m2_tumu
#define vdiv_vv_i64m4_tumu __riscv_vdiv_vv_i64m4_tumu
#define vdiv_vx_i64m4_tumu __riscv_vdiv_vx_i64m4_tumu
#define vdiv_vv_i64m8_tumu __riscv_vdiv_vv_i64m8_tumu
#define vdiv_vx_i64m8_tumu __riscv_vdiv_vx_i64m8_tumu
#define vrem_vv_i8mf8_tumu __riscv_vrem_vv_i8mf8_tumu
#define vrem_vx_i8mf8_tumu __riscv_vrem_vx_i8mf8_tumu
#define vrem_vv_i8mf4_tumu __riscv_vrem_vv_i8mf4_tumu
#define vrem_vx_i8mf4_tumu __riscv_vrem_vx_i8mf4_tumu
#define vrem_vv_i8mf2_tumu __riscv_vrem_vv_i8mf2_tumu
#define vrem_vx_i8mf2_tumu __riscv_vrem_vx_i8mf2_tumu
#define vrem_vv_i8m1_tumu __riscv_vrem_vv_i8m1_tumu
#define vrem_vx_i8m1_tumu __riscv_vrem_vx_i8m1_tumu
#define vrem_vv_i8m2_tumu __riscv_vrem_vv_i8m2_tumu
#define vrem_vx_i8m2_tumu __riscv_vrem_vx_i8m2_tumu
#define vrem_vv_i8m4_tumu __riscv_vrem_vv_i8m4_tumu
#define vrem_vx_i8m4_tumu __riscv_vrem_vx_i8m4_tumu
#define vrem_vv_i8m8_tumu __riscv_vrem_vv_i8m8_tumu
#define vrem_vx_i8m8_tumu __riscv_vrem_vx_i8m8_tumu
#define vrem_vv_i16mf4_tumu __riscv_vrem_vv_i16mf4_tumu
#define vrem_vx_i16mf4_tumu __riscv_vrem_vx_i16mf4_tumu
#define vrem_vv_i16mf2_tumu __riscv_vrem_vv_i16mf2_tumu
#define vrem_vx_i16mf2_tumu __riscv_vrem_vx_i16mf2_tumu
#define vrem_vv_i16m1_tumu __riscv_vrem_vv_i16m1_tumu
#define vrem_vx_i16m1_tumu __riscv_vrem_vx_i16m1_tumu
#define vrem_vv_i16m2_tumu __riscv_vrem_vv_i16m2_tumu
#define vrem_vx_i16m2_tumu __riscv_vrem_vx_i16m2_tumu
#define vrem_vv_i16m4_tumu __riscv_vrem_vv_i16m4_tumu
#define vrem_vx_i16m4_tumu __riscv_vrem_vx_i16m4_tumu
#define vrem_vv_i16m8_tumu __riscv_vrem_vv_i16m8_tumu
#define vrem_vx_i16m8_tumu __riscv_vrem_vx_i16m8_tumu
#define vrem_vv_i32mf2_tumu __riscv_vrem_vv_i32mf2_tumu
#define vrem_vx_i32mf2_tumu __riscv_vrem_vx_i32mf2_tumu
#define vrem_vv_i32m1_tumu __riscv_vrem_vv_i32m1_tumu
#define vrem_vx_i32m1_tumu __riscv_vrem_vx_i32m1_tumu
#define vrem_vv_i32m2_tumu __riscv_vrem_vv_i32m2_tumu
#define vrem_vx_i32m2_tumu __riscv_vrem_vx_i32m2_tumu
#define vrem_vv_i32m4_tumu __riscv_vrem_vv_i32m4_tumu
#define vrem_vx_i32m4_tumu __riscv_vrem_vx_i32m4_tumu
#define vrem_vv_i32m8_tumu __riscv_vrem_vv_i32m8_tumu
#define vrem_vx_i32m8_tumu __riscv_vrem_vx_i32m8_tumu
#define vrem_vv_i64m1_tumu __riscv_vrem_vv_i64m1_tumu
#define vrem_vx_i64m1_tumu __riscv_vrem_vx_i64m1_tumu
#define vrem_vv_i64m2_tumu __riscv_vrem_vv_i64m2_tumu
#define vrem_vx_i64m2_tumu __riscv_vrem_vx_i64m2_tumu
#define vrem_vv_i64m4_tumu __riscv_vrem_vv_i64m4_tumu
#define vrem_vx_i64m4_tumu __riscv_vrem_vx_i64m4_tumu
#define vrem_vv_i64m8_tumu __riscv_vrem_vv_i64m8_tumu
#define vrem_vx_i64m8_tumu __riscv_vrem_vx_i64m8_tumu
#define vdivu_vv_u8mf8_tumu __riscv_vdivu_vv_u8mf8_tumu
#define vdivu_vx_u8mf8_tumu __riscv_vdivu_vx_u8mf8_tumu
#define vdivu_vv_u8mf4_tumu __riscv_vdivu_vv_u8mf4_tumu
#define vdivu_vx_u8mf4_tumu __riscv_vdivu_vx_u8mf4_tumu
#define vdivu_vv_u8mf2_tumu __riscv_vdivu_vv_u8mf2_tumu
#define vdivu_vx_u8mf2_tumu __riscv_vdivu_vx_u8mf2_tumu
#define vdivu_vv_u8m1_tumu __riscv_vdivu_vv_u8m1_tumu
#define vdivu_vx_u8m1_tumu __riscv_vdivu_vx_u8m1_tumu
#define vdivu_vv_u8m2_tumu __riscv_vdivu_vv_u8m2_tumu
#define vdivu_vx_u8m2_tumu __riscv_vdivu_vx_u8m2_tumu
#define vdivu_vv_u8m4_tumu __riscv_vdivu_vv_u8m4_tumu
#define vdivu_vx_u8m4_tumu __riscv_vdivu_vx_u8m4_tumu
#define vdivu_vv_u8m8_tumu __riscv_vdivu_vv_u8m8_tumu
#define vdivu_vx_u8m8_tumu __riscv_vdivu_vx_u8m8_tumu
#define vdivu_vv_u16mf4_tumu __riscv_vdivu_vv_u16mf4_tumu
#define vdivu_vx_u16mf4_tumu __riscv_vdivu_vx_u16mf4_tumu
#define vdivu_vv_u16mf2_tumu __riscv_vdivu_vv_u16mf2_tumu
#define vdivu_vx_u16mf2_tumu __riscv_vdivu_vx_u16mf2_tumu
#define vdivu_vv_u16m1_tumu __riscv_vdivu_vv_u16m1_tumu
#define vdivu_vx_u16m1_tumu __riscv_vdivu_vx_u16m1_tumu
#define vdivu_vv_u16m2_tumu __riscv_vdivu_vv_u16m2_tumu
#define vdivu_vx_u16m2_tumu __riscv_vdivu_vx_u16m2_tumu
#define vdivu_vv_u16m4_tumu __riscv_vdivu_vv_u16m4_tumu
#define vdivu_vx_u16m4_tumu __riscv_vdivu_vx_u16m4_tumu
#define vdivu_vv_u16m8_tumu __riscv_vdivu_vv_u16m8_tumu
#define vdivu_vx_u16m8_tumu __riscv_vdivu_vx_u16m8_tumu
#define vdivu_vv_u32mf2_tumu __riscv_vdivu_vv_u32mf2_tumu
#define vdivu_vx_u32mf2_tumu __riscv_vdivu_vx_u32mf2_tumu
#define vdivu_vv_u32m1_tumu __riscv_vdivu_vv_u32m1_tumu
#define vdivu_vx_u32m1_tumu __riscv_vdivu_vx_u32m1_tumu
#define vdivu_vv_u32m2_tumu __riscv_vdivu_vv_u32m2_tumu
#define vdivu_vx_u32m2_tumu __riscv_vdivu_vx_u32m2_tumu
#define vdivu_vv_u32m4_tumu __riscv_vdivu_vv_u32m4_tumu
#define vdivu_vx_u32m4_tumu __riscv_vdivu_vx_u32m4_tumu
#define vdivu_vv_u32m8_tumu __riscv_vdivu_vv_u32m8_tumu
#define vdivu_vx_u32m8_tumu __riscv_vdivu_vx_u32m8_tumu
#define vdivu_vv_u64m1_tumu __riscv_vdivu_vv_u64m1_tumu
#define vdivu_vx_u64m1_tumu __riscv_vdivu_vx_u64m1_tumu
#define vdivu_vv_u64m2_tumu __riscv_vdivu_vv_u64m2_tumu
#define vdivu_vx_u64m2_tumu __riscv_vdivu_vx_u64m2_tumu
#define vdivu_vv_u64m4_tumu __riscv_vdivu_vv_u64m4_tumu
#define vdivu_vx_u64m4_tumu __riscv_vdivu_vx_u64m4_tumu
#define vdivu_vv_u64m8_tumu __riscv_vdivu_vv_u64m8_tumu
#define vdivu_vx_u64m8_tumu __riscv_vdivu_vx_u64m8_tumu
#define vremu_vv_u8mf8_tumu __riscv_vremu_vv_u8mf8_tumu
#define vremu_vx_u8mf8_tumu __riscv_vremu_vx_u8mf8_tumu
#define vremu_vv_u8mf4_tumu __riscv_vremu_vv_u8mf4_tumu
#define vremu_vx_u8mf4_tumu __riscv_vremu_vx_u8mf4_tumu
#define vremu_vv_u8mf2_tumu __riscv_vremu_vv_u8mf2_tumu
#define vremu_vx_u8mf2_tumu __riscv_vremu_vx_u8mf2_tumu
#define vremu_vv_u8m1_tumu __riscv_vremu_vv_u8m1_tumu
#define vremu_vx_u8m1_tumu __riscv_vremu_vx_u8m1_tumu
#define vremu_vv_u8m2_tumu __riscv_vremu_vv_u8m2_tumu
#define vremu_vx_u8m2_tumu __riscv_vremu_vx_u8m2_tumu
#define vremu_vv_u8m4_tumu __riscv_vremu_vv_u8m4_tumu
#define vremu_vx_u8m4_tumu __riscv_vremu_vx_u8m4_tumu
#define vremu_vv_u8m8_tumu __riscv_vremu_vv_u8m8_tumu
#define vremu_vx_u8m8_tumu __riscv_vremu_vx_u8m8_tumu
#define vremu_vv_u16mf4_tumu __riscv_vremu_vv_u16mf4_tumu
#define vremu_vx_u16mf4_tumu __riscv_vremu_vx_u16mf4_tumu
#define vremu_vv_u16mf2_tumu __riscv_vremu_vv_u16mf2_tumu
#define vremu_vx_u16mf2_tumu __riscv_vremu_vx_u16mf2_tumu
#define vremu_vv_u16m1_tumu __riscv_vremu_vv_u16m1_tumu
#define vremu_vx_u16m1_tumu __riscv_vremu_vx_u16m1_tumu
#define vremu_vv_u16m2_tumu __riscv_vremu_vv_u16m2_tumu
#define vremu_vx_u16m2_tumu __riscv_vremu_vx_u16m2_tumu
#define vremu_vv_u16m4_tumu __riscv_vremu_vv_u16m4_tumu
#define vremu_vx_u16m4_tumu __riscv_vremu_vx_u16m4_tumu
#define vremu_vv_u16m8_tumu __riscv_vremu_vv_u16m8_tumu
#define vremu_vx_u16m8_tumu __riscv_vremu_vx_u16m8_tumu
#define vremu_vv_u32mf2_tumu __riscv_vremu_vv_u32mf2_tumu
#define vremu_vx_u32mf2_tumu __riscv_vremu_vx_u32mf2_tumu
#define vremu_vv_u32m1_tumu __riscv_vremu_vv_u32m1_tumu
#define vremu_vx_u32m1_tumu __riscv_vremu_vx_u32m1_tumu
#define vremu_vv_u32m2_tumu __riscv_vremu_vv_u32m2_tumu
#define vremu_vx_u32m2_tumu __riscv_vremu_vx_u32m2_tumu
#define vremu_vv_u32m4_tumu __riscv_vremu_vv_u32m4_tumu
#define vremu_vx_u32m4_tumu __riscv_vremu_vx_u32m4_tumu
#define vremu_vv_u32m8_tumu __riscv_vremu_vv_u32m8_tumu
#define vremu_vx_u32m8_tumu __riscv_vremu_vx_u32m8_tumu
#define vremu_vv_u64m1_tumu __riscv_vremu_vv_u64m1_tumu
#define vremu_vx_u64m1_tumu __riscv_vremu_vx_u64m1_tumu
#define vremu_vv_u64m2_tumu __riscv_vremu_vv_u64m2_tumu
#define vremu_vx_u64m2_tumu __riscv_vremu_vx_u64m2_tumu
#define vremu_vv_u64m4_tumu __riscv_vremu_vv_u64m4_tumu
#define vremu_vx_u64m4_tumu __riscv_vremu_vx_u64m4_tumu
#define vremu_vv_u64m8_tumu __riscv_vremu_vv_u64m8_tumu
#define vremu_vx_u64m8_tumu __riscv_vremu_vx_u64m8_tumu
// masked functions
#define vdiv_vv_i8mf8_tama __riscv_vdiv_vv_i8mf8_m
#define vdiv_vx_i8mf8_tama __riscv_vdiv_vx_i8mf8_m
#define vdiv_vv_i8mf4_tama __riscv_vdiv_vv_i8mf4_m
#define vdiv_vx_i8mf4_tama __riscv_vdiv_vx_i8mf4_m
#define vdiv_vv_i8mf2_tama __riscv_vdiv_vv_i8mf2_m
#define vdiv_vx_i8mf2_tama __riscv_vdiv_vx_i8mf2_m
#define vdiv_vv_i8m1_tama __riscv_vdiv_vv_i8m1_m
#define vdiv_vx_i8m1_tama __riscv_vdiv_vx_i8m1_m
#define vdiv_vv_i8m2_tama __riscv_vdiv_vv_i8m2_m
#define vdiv_vx_i8m2_tama __riscv_vdiv_vx_i8m2_m
#define vdiv_vv_i8m4_tama __riscv_vdiv_vv_i8m4_m
#define vdiv_vx_i8m4_tama __riscv_vdiv_vx_i8m4_m
#define vdiv_vv_i8m8_tama __riscv_vdiv_vv_i8m8_m
#define vdiv_vx_i8m8_tama __riscv_vdiv_vx_i8m8_m
#define vdiv_vv_i16mf4_tama __riscv_vdiv_vv_i16mf4_m
#define vdiv_vx_i16mf4_tama __riscv_vdiv_vx_i16mf4_m
#define vdiv_vv_i16mf2_tama __riscv_vdiv_vv_i16mf2_m
#define vdiv_vx_i16mf2_tama __riscv_vdiv_vx_i16mf2_m
#define vdiv_vv_i16m1_tama __riscv_vdiv_vv_i16m1_m
#define vdiv_vx_i16m1_tama __riscv_vdiv_vx_i16m1_m
#define vdiv_vv_i16m2_tama __riscv_vdiv_vv_i16m2_m
#define vdiv_vx_i16m2_tama __riscv_vdiv_vx_i16m2_m
#define vdiv_vv_i16m4_tama __riscv_vdiv_vv_i16m4_m
#define vdiv_vx_i16m4_tama __riscv_vdiv_vx_i16m4_m
#define vdiv_vv_i16m8_tama __riscv_vdiv_vv_i16m8_m
#define vdiv_vx_i16m8_tama __riscv_vdiv_vx_i16m8_m
#define vdiv_vv_i32mf2_tama __riscv_vdiv_vv_i32mf2_m
#define vdiv_vx_i32mf2_tama __riscv_vdiv_vx_i32mf2_m
#define vdiv_vv_i32m1_tama __riscv_vdiv_vv_i32m1_m
#define vdiv_vx_i32m1_tama __riscv_vdiv_vx_i32m1_m
#define vdiv_vv_i32m2_tama __riscv_vdiv_vv_i32m2_m
#define vdiv_vx_i32m2_tama __riscv_vdiv_vx_i32m2_m
#define vdiv_vv_i32m4_tama __riscv_vdiv_vv_i32m4_m
#define vdiv_vx_i32m4_tama __riscv_vdiv_vx_i32m4_m
#define vdiv_vv_i32m8_tama __riscv_vdiv_vv_i32m8_m
#define vdiv_vx_i32m8_tama __riscv_vdiv_vx_i32m8_m
#define vdiv_vv_i64m1_tama __riscv_vdiv_vv_i64m1_m
#define vdiv_vx_i64m1_tama __riscv_vdiv_vx_i64m1_m
#define vdiv_vv_i64m2_tama __riscv_vdiv_vv_i64m2_m
#define vdiv_vx_i64m2_tama __riscv_vdiv_vx_i64m2_m
#define vdiv_vv_i64m4_tama __riscv_vdiv_vv_i64m4_m
#define vdiv_vx_i64m4_tama __riscv_vdiv_vx_i64m4_m
#define vdiv_vv_i64m8_tama __riscv_vdiv_vv_i64m8_m
#define vdiv_vx_i64m8_tama __riscv_vdiv_vx_i64m8_m
#define vrem_vv_i8mf8_tama __riscv_vrem_vv_i8mf8_m
#define vrem_vx_i8mf8_tama __riscv_vrem_vx_i8mf8_m
#define vrem_vv_i8mf4_tama __riscv_vrem_vv_i8mf4_m
#define vrem_vx_i8mf4_tama __riscv_vrem_vx_i8mf4_m
#define vrem_vv_i8mf2_tama __riscv_vrem_vv_i8mf2_m
#define vrem_vx_i8mf2_tama __riscv_vrem_vx_i8mf2_m
#define vrem_vv_i8m1_tama __riscv_vrem_vv_i8m1_m
#define vrem_vx_i8m1_tama __riscv_vrem_vx_i8m1_m
#define vrem_vv_i8m2_tama __riscv_vrem_vv_i8m2_m
#define vrem_vx_i8m2_tama __riscv_vrem_vx_i8m2_m
#define vrem_vv_i8m4_tama __riscv_vrem_vv_i8m4_m
#define vrem_vx_i8m4_tama __riscv_vrem_vx_i8m4_m
#define vrem_vv_i8m8_tama __riscv_vrem_vv_i8m8_m
#define vrem_vx_i8m8_tama __riscv_vrem_vx_i8m8_m
#define vrem_vv_i16mf4_tama __riscv_vrem_vv_i16mf4_m
#define vrem_vx_i16mf4_tama __riscv_vrem_vx_i16mf4_m
#define vrem_vv_i16mf2_tama __riscv_vrem_vv_i16mf2_m
#define vrem_vx_i16mf2_tama __riscv_vrem_vx_i16mf2_m
#define vrem_vv_i16m1_tama __riscv_vrem_vv_i16m1_m
#define vrem_vx_i16m1_tama __riscv_vrem_vx_i16m1_m
#define vrem_vv_i16m2_tama __riscv_vrem_vv_i16m2_m
#define vrem_vx_i16m2_tama __riscv_vrem_vx_i16m2_m
#define vrem_vv_i16m4_tama __riscv_vrem_vv_i16m4_m
#define vrem_vx_i16m4_tama __riscv_vrem_vx_i16m4_m
#define vrem_vv_i16m8_tama __riscv_vrem_vv_i16m8_m
#define vrem_vx_i16m8_tama __riscv_vrem_vx_i16m8_m
#define vrem_vv_i32mf2_tama __riscv_vrem_vv_i32mf2_m
#define vrem_vx_i32mf2_tama __riscv_vrem_vx_i32mf2_m
#define vrem_vv_i32m1_tama __riscv_vrem_vv_i32m1_m
#define vrem_vx_i32m1_tama __riscv_vrem_vx_i32m1_m
#define vrem_vv_i32m2_tama __riscv_vrem_vv_i32m2_m
#define vrem_vx_i32m2_tama __riscv_vrem_vx_i32m2_m
#define vrem_vv_i32m4_tama __riscv_vrem_vv_i32m4_m
#define vrem_vx_i32m4_tama __riscv_vrem_vx_i32m4_m
#define vrem_vv_i32m8_tama __riscv_vrem_vv_i32m8_m
#define vrem_vx_i32m8_tama __riscv_vrem_vx_i32m8_m
#define vrem_vv_i64m1_tama __riscv_vrem_vv_i64m1_m
#define vrem_vx_i64m1_tama __riscv_vrem_vx_i64m1_m
#define vrem_vv_i64m2_tama __riscv_vrem_vv_i64m2_m
#define vrem_vx_i64m2_tama __riscv_vrem_vx_i64m2_m
#define vrem_vv_i64m4_tama __riscv_vrem_vv_i64m4_m
#define vrem_vx_i64m4_tama __riscv_vrem_vx_i64m4_m
#define vrem_vv_i64m8_tama __riscv_vrem_vv_i64m8_m
#define vrem_vx_i64m8_tama __riscv_vrem_vx_i64m8_m
#define vdivu_vv_u8mf8_tama __riscv_vdivu_vv_u8mf8_m
#define vdivu_vx_u8mf8_tama __riscv_vdivu_vx_u8mf8_m
#define vdivu_vv_u8mf4_tama __riscv_vdivu_vv_u8mf4_m
#define vdivu_vx_u8mf4_tama __riscv_vdivu_vx_u8mf4_m
#define vdivu_vv_u8mf2_tama __riscv_vdivu_vv_u8mf2_m
#define vdivu_vx_u8mf2_tama __riscv_vdivu_vx_u8mf2_m
#define vdivu_vv_u8m1_tama __riscv_vdivu_vv_u8m1_m
#define vdivu_vx_u8m1_tama __riscv_vdivu_vx_u8m1_m
#define vdivu_vv_u8m2_tama __riscv_vdivu_vv_u8m2_m
#define vdivu_vx_u8m2_tama __riscv_vdivu_vx_u8m2_m
#define vdivu_vv_u8m4_tama __riscv_vdivu_vv_u8m4_m
#define vdivu_vx_u8m4_tama __riscv_vdivu_vx_u8m4_m
#define vdivu_vv_u8m8_tama __riscv_vdivu_vv_u8m8_m
#define vdivu_vx_u8m8_tama __riscv_vdivu_vx_u8m8_m
#define vdivu_vv_u16mf4_tama __riscv_vdivu_vv_u16mf4_m
#define vdivu_vx_u16mf4_tama __riscv_vdivu_vx_u16mf4_m
#define vdivu_vv_u16mf2_tama __riscv_vdivu_vv_u16mf2_m
#define vdivu_vx_u16mf2_tama __riscv_vdivu_vx_u16mf2_m
#define vdivu_vv_u16m1_tama __riscv_vdivu_vv_u16m1_m
#define vdivu_vx_u16m1_tama __riscv_vdivu_vx_u16m1_m
#define vdivu_vv_u16m2_tama __riscv_vdivu_vv_u16m2_m
#define vdivu_vx_u16m2_tama __riscv_vdivu_vx_u16m2_m
#define vdivu_vv_u16m4_tama __riscv_vdivu_vv_u16m4_m
#define vdivu_vx_u16m4_tama __riscv_vdivu_vx_u16m4_m
#define vdivu_vv_u16m8_tama __riscv_vdivu_vv_u16m8_m
#define vdivu_vx_u16m8_tama __riscv_vdivu_vx_u16m8_m
#define vdivu_vv_u32mf2_tama __riscv_vdivu_vv_u32mf2_m
#define vdivu_vx_u32mf2_tama __riscv_vdivu_vx_u32mf2_m
#define vdivu_vv_u32m1_tama __riscv_vdivu_vv_u32m1_m
#define vdivu_vx_u32m1_tama __riscv_vdivu_vx_u32m1_m
#define vdivu_vv_u32m2_tama __riscv_vdivu_vv_u32m2_m
#define vdivu_vx_u32m2_tama __riscv_vdivu_vx_u32m2_m
#define vdivu_vv_u32m4_tama __riscv_vdivu_vv_u32m4_m
#define vdivu_vx_u32m4_tama __riscv_vdivu_vx_u32m4_m
#define vdivu_vv_u32m8_tama __riscv_vdivu_vv_u32m8_m
#define vdivu_vx_u32m8_tama __riscv_vdivu_vx_u32m8_m
#define vdivu_vv_u64m1_tama __riscv_vdivu_vv_u64m1_m
#define vdivu_vx_u64m1_tama __riscv_vdivu_vx_u64m1_m
#define vdivu_vv_u64m2_tama __riscv_vdivu_vv_u64m2_m
#define vdivu_vx_u64m2_tama __riscv_vdivu_vx_u64m2_m
#define vdivu_vv_u64m4_tama __riscv_vdivu_vv_u64m4_m
#define vdivu_vx_u64m4_tama __riscv_vdivu_vx_u64m4_m
#define vdivu_vv_u64m8_tama __riscv_vdivu_vv_u64m8_m
#define vdivu_vx_u64m8_tama __riscv_vdivu_vx_u64m8_m
#define vremu_vv_u8mf8_tama __riscv_vremu_vv_u8mf8_m
#define vremu_vx_u8mf8_tama __riscv_vremu_vx_u8mf8_m
#define vremu_vv_u8mf4_tama __riscv_vremu_vv_u8mf4_m
#define vremu_vx_u8mf4_tama __riscv_vremu_vx_u8mf4_m
#define vremu_vv_u8mf2_tama __riscv_vremu_vv_u8mf2_m
#define vremu_vx_u8mf2_tama __riscv_vremu_vx_u8mf2_m
#define vremu_vv_u8m1_tama __riscv_vremu_vv_u8m1_m
#define vremu_vx_u8m1_tama __riscv_vremu_vx_u8m1_m
#define vremu_vv_u8m2_tama __riscv_vremu_vv_u8m2_m
#define vremu_vx_u8m2_tama __riscv_vremu_vx_u8m2_m
#define vremu_vv_u8m4_tama __riscv_vremu_vv_u8m4_m
#define vremu_vx_u8m4_tama __riscv_vremu_vx_u8m4_m
#define vremu_vv_u8m8_tama __riscv_vremu_vv_u8m8_m
#define vremu_vx_u8m8_tama __riscv_vremu_vx_u8m8_m
#define vremu_vv_u16mf4_tama __riscv_vremu_vv_u16mf4_m
#define vremu_vx_u16mf4_tama __riscv_vremu_vx_u16mf4_m
#define vremu_vv_u16mf2_tama __riscv_vremu_vv_u16mf2_m
#define vremu_vx_u16mf2_tama __riscv_vremu_vx_u16mf2_m
#define vremu_vv_u16m1_tama __riscv_vremu_vv_u16m1_m
#define vremu_vx_u16m1_tama __riscv_vremu_vx_u16m1_m
#define vremu_vv_u16m2_tama __riscv_vremu_vv_u16m2_m
#define vremu_vx_u16m2_tama __riscv_vremu_vx_u16m2_m
#define vremu_vv_u16m4_tama __riscv_vremu_vv_u16m4_m
#define vremu_vx_u16m4_tama __riscv_vremu_vx_u16m4_m
#define vremu_vv_u16m8_tama __riscv_vremu_vv_u16m8_m
#define vremu_vx_u16m8_tama __riscv_vremu_vx_u16m8_m
#define vremu_vv_u32mf2_tama __riscv_vremu_vv_u32mf2_m
#define vremu_vx_u32mf2_tama __riscv_vremu_vx_u32mf2_m
#define vremu_vv_u32m1_tama __riscv_vremu_vv_u32m1_m
#define vremu_vx_u32m1_tama __riscv_vremu_vx_u32m1_m
#define vremu_vv_u32m2_tama __riscv_vremu_vv_u32m2_m
#define vremu_vx_u32m2_tama __riscv_vremu_vx_u32m2_m
#define vremu_vv_u32m4_tama __riscv_vremu_vv_u32m4_m
#define vremu_vx_u32m4_tama __riscv_vremu_vx_u32m4_m
#define vremu_vv_u32m8_tama __riscv_vremu_vv_u32m8_m
#define vremu_vx_u32m8_tama __riscv_vremu_vx_u32m8_m
#define vremu_vv_u64m1_tama __riscv_vremu_vv_u64m1_m
#define vremu_vx_u64m1_tama __riscv_vremu_vx_u64m1_m
#define vremu_vv_u64m2_tama __riscv_vremu_vv_u64m2_m
#define vremu_vx_u64m2_tama __riscv_vremu_vx_u64m2_m
#define vremu_vv_u64m4_tama __riscv_vremu_vv_u64m4_m
#define vremu_vx_u64m4_tama __riscv_vremu_vx_u64m4_m
#define vremu_vv_u64m8_tama __riscv_vremu_vv_u64m8_m
#define vremu_vx_u64m8_tama __riscv_vremu_vx_u64m8_m
// masked functions
#define vdiv_vv_i8mf8_tamu __riscv_vdiv_vv_i8mf8_mu
#define vdiv_vx_i8mf8_tamu __riscv_vdiv_vx_i8mf8_mu
#define vdiv_vv_i8mf4_tamu __riscv_vdiv_vv_i8mf4_mu
#define vdiv_vx_i8mf4_tamu __riscv_vdiv_vx_i8mf4_mu
#define vdiv_vv_i8mf2_tamu __riscv_vdiv_vv_i8mf2_mu
#define vdiv_vx_i8mf2_tamu __riscv_vdiv_vx_i8mf2_mu
#define vdiv_vv_i8m1_tamu __riscv_vdiv_vv_i8m1_mu
#define vdiv_vx_i8m1_tamu __riscv_vdiv_vx_i8m1_mu
#define vdiv_vv_i8m2_tamu __riscv_vdiv_vv_i8m2_mu
#define vdiv_vx_i8m2_tamu __riscv_vdiv_vx_i8m2_mu
#define vdiv_vv_i8m4_tamu __riscv_vdiv_vv_i8m4_mu
#define vdiv_vx_i8m4_tamu __riscv_vdiv_vx_i8m4_mu
#define vdiv_vv_i8m8_tamu __riscv_vdiv_vv_i8m8_mu
#define vdiv_vx_i8m8_tamu __riscv_vdiv_vx_i8m8_mu
#define vdiv_vv_i16mf4_tamu __riscv_vdiv_vv_i16mf4_mu
#define vdiv_vx_i16mf4_tamu __riscv_vdiv_vx_i16mf4_mu
#define vdiv_vv_i16mf2_tamu __riscv_vdiv_vv_i16mf2_mu
#define vdiv_vx_i16mf2_tamu __riscv_vdiv_vx_i16mf2_mu
#define vdiv_vv_i16m1_tamu __riscv_vdiv_vv_i16m1_mu
#define vdiv_vx_i16m1_tamu __riscv_vdiv_vx_i16m1_mu
#define vdiv_vv_i16m2_tamu __riscv_vdiv_vv_i16m2_mu
#define vdiv_vx_i16m2_tamu __riscv_vdiv_vx_i16m2_mu
#define vdiv_vv_i16m4_tamu __riscv_vdiv_vv_i16m4_mu
#define vdiv_vx_i16m4_tamu __riscv_vdiv_vx_i16m4_mu
#define vdiv_vv_i16m8_tamu __riscv_vdiv_vv_i16m8_mu
#define vdiv_vx_i16m8_tamu __riscv_vdiv_vx_i16m8_mu
#define vdiv_vv_i32mf2_tamu __riscv_vdiv_vv_i32mf2_mu
#define vdiv_vx_i32mf2_tamu __riscv_vdiv_vx_i32mf2_mu
#define vdiv_vv_i32m1_tamu __riscv_vdiv_vv_i32m1_mu
#define vdiv_vx_i32m1_tamu __riscv_vdiv_vx_i32m1_mu
#define vdiv_vv_i32m2_tamu __riscv_vdiv_vv_i32m2_mu
#define vdiv_vx_i32m2_tamu __riscv_vdiv_vx_i32m2_mu
#define vdiv_vv_i32m4_tamu __riscv_vdiv_vv_i32m4_mu
#define vdiv_vx_i32m4_tamu __riscv_vdiv_vx_i32m4_mu
#define vdiv_vv_i32m8_tamu __riscv_vdiv_vv_i32m8_mu
#define vdiv_vx_i32m8_tamu __riscv_vdiv_vx_i32m8_mu
#define vdiv_vv_i64m1_tamu __riscv_vdiv_vv_i64m1_mu
#define vdiv_vx_i64m1_tamu __riscv_vdiv_vx_i64m1_mu
#define vdiv_vv_i64m2_tamu __riscv_vdiv_vv_i64m2_mu
#define vdiv_vx_i64m2_tamu __riscv_vdiv_vx_i64m2_mu
#define vdiv_vv_i64m4_tamu __riscv_vdiv_vv_i64m4_mu
#define vdiv_vx_i64m4_tamu __riscv_vdiv_vx_i64m4_mu
#define vdiv_vv_i64m8_tamu __riscv_vdiv_vv_i64m8_mu
#define vdiv_vx_i64m8_tamu __riscv_vdiv_vx_i64m8_mu
#define vrem_vv_i8mf8_tamu __riscv_vrem_vv_i8mf8_mu
#define vrem_vx_i8mf8_tamu __riscv_vrem_vx_i8mf8_mu
#define vrem_vv_i8mf4_tamu __riscv_vrem_vv_i8mf4_mu
#define vrem_vx_i8mf4_tamu __riscv_vrem_vx_i8mf4_mu
#define vrem_vv_i8mf2_tamu __riscv_vrem_vv_i8mf2_mu
#define vrem_vx_i8mf2_tamu __riscv_vrem_vx_i8mf2_mu
#define vrem_vv_i8m1_tamu __riscv_vrem_vv_i8m1_mu
#define vrem_vx_i8m1_tamu __riscv_vrem_vx_i8m1_mu
#define vrem_vv_i8m2_tamu __riscv_vrem_vv_i8m2_mu
#define vrem_vx_i8m2_tamu __riscv_vrem_vx_i8m2_mu
#define vrem_vv_i8m4_tamu __riscv_vrem_vv_i8m4_mu
#define vrem_vx_i8m4_tamu __riscv_vrem_vx_i8m4_mu
#define vrem_vv_i8m8_tamu __riscv_vrem_vv_i8m8_mu
#define vrem_vx_i8m8_tamu __riscv_vrem_vx_i8m8_mu
#define vrem_vv_i16mf4_tamu __riscv_vrem_vv_i16mf4_mu
#define vrem_vx_i16mf4_tamu __riscv_vrem_vx_i16mf4_mu
#define vrem_vv_i16mf2_tamu __riscv_vrem_vv_i16mf2_mu
#define vrem_vx_i16mf2_tamu __riscv_vrem_vx_i16mf2_mu
#define vrem_vv_i16m1_tamu __riscv_vrem_vv_i16m1_mu
#define vrem_vx_i16m1_tamu __riscv_vrem_vx_i16m1_mu
#define vrem_vv_i16m2_tamu __riscv_vrem_vv_i16m2_mu
#define vrem_vx_i16m2_tamu __riscv_vrem_vx_i16m2_mu
#define vrem_vv_i16m4_tamu __riscv_vrem_vv_i16m4_mu
#define vrem_vx_i16m4_tamu __riscv_vrem_vx_i16m4_mu
#define vrem_vv_i16m8_tamu __riscv_vrem_vv_i16m8_mu
#define vrem_vx_i16m8_tamu __riscv_vrem_vx_i16m8_mu
#define vrem_vv_i32mf2_tamu __riscv_vrem_vv_i32mf2_mu
#define vrem_vx_i32mf2_tamu __riscv_vrem_vx_i32mf2_mu
#define vrem_vv_i32m1_tamu __riscv_vrem_vv_i32m1_mu
#define vrem_vx_i32m1_tamu __riscv_vrem_vx_i32m1_mu
#define vrem_vv_i32m2_tamu __riscv_vrem_vv_i32m2_mu
#define vrem_vx_i32m2_tamu __riscv_vrem_vx_i32m2_mu
#define vrem_vv_i32m4_tamu __riscv_vrem_vv_i32m4_mu
#define vrem_vx_i32m4_tamu __riscv_vrem_vx_i32m4_mu
#define vrem_vv_i32m8_tamu __riscv_vrem_vv_i32m8_mu
#define vrem_vx_i32m8_tamu __riscv_vrem_vx_i32m8_mu
#define vrem_vv_i64m1_tamu __riscv_vrem_vv_i64m1_mu
#define vrem_vx_i64m1_tamu __riscv_vrem_vx_i64m1_mu
#define vrem_vv_i64m2_tamu __riscv_vrem_vv_i64m2_mu
#define vrem_vx_i64m2_tamu __riscv_vrem_vx_i64m2_mu
#define vrem_vv_i64m4_tamu __riscv_vrem_vv_i64m4_mu
#define vrem_vx_i64m4_tamu __riscv_vrem_vx_i64m4_mu
#define vrem_vv_i64m8_tamu __riscv_vrem_vv_i64m8_mu
#define vrem_vx_i64m8_tamu __riscv_vrem_vx_i64m8_mu
#define vdivu_vv_u8mf8_tamu __riscv_vdivu_vv_u8mf8_mu
#define vdivu_vx_u8mf8_tamu __riscv_vdivu_vx_u8mf8_mu
#define vdivu_vv_u8mf4_tamu __riscv_vdivu_vv_u8mf4_mu
#define vdivu_vx_u8mf4_tamu __riscv_vdivu_vx_u8mf4_mu
#define vdivu_vv_u8mf2_tamu __riscv_vdivu_vv_u8mf2_mu
#define vdivu_vx_u8mf2_tamu __riscv_vdivu_vx_u8mf2_mu
#define vdivu_vv_u8m1_tamu __riscv_vdivu_vv_u8m1_mu
#define vdivu_vx_u8m1_tamu __riscv_vdivu_vx_u8m1_mu
#define vdivu_vv_u8m2_tamu __riscv_vdivu_vv_u8m2_mu
#define vdivu_vx_u8m2_tamu __riscv_vdivu_vx_u8m2_mu
#define vdivu_vv_u8m4_tamu __riscv_vdivu_vv_u8m4_mu
#define vdivu_vx_u8m4_tamu __riscv_vdivu_vx_u8m4_mu
#define vdivu_vv_u8m8_tamu __riscv_vdivu_vv_u8m8_mu
#define vdivu_vx_u8m8_tamu __riscv_vdivu_vx_u8m8_mu
#define vdivu_vv_u16mf4_tamu __riscv_vdivu_vv_u16mf4_mu
#define vdivu_vx_u16mf4_tamu __riscv_vdivu_vx_u16mf4_mu
#define vdivu_vv_u16mf2_tamu __riscv_vdivu_vv_u16mf2_mu
#define vdivu_vx_u16mf2_tamu __riscv_vdivu_vx_u16mf2_mu
#define vdivu_vv_u16m1_tamu __riscv_vdivu_vv_u16m1_mu
#define vdivu_vx_u16m1_tamu __riscv_vdivu_vx_u16m1_mu
#define vdivu_vv_u16m2_tamu __riscv_vdivu_vv_u16m2_mu
#define vdivu_vx_u16m2_tamu __riscv_vdivu_vx_u16m2_mu
#define vdivu_vv_u16m4_tamu __riscv_vdivu_vv_u16m4_mu
#define vdivu_vx_u16m4_tamu __riscv_vdivu_vx_u16m4_mu
#define vdivu_vv_u16m8_tamu __riscv_vdivu_vv_u16m8_mu
#define vdivu_vx_u16m8_tamu __riscv_vdivu_vx_u16m8_mu
#define vdivu_vv_u32mf2_tamu __riscv_vdivu_vv_u32mf2_mu
#define vdivu_vx_u32mf2_tamu __riscv_vdivu_vx_u32mf2_mu
#define vdivu_vv_u32m1_tamu __riscv_vdivu_vv_u32m1_mu
#define vdivu_vx_u32m1_tamu __riscv_vdivu_vx_u32m1_mu
#define vdivu_vv_u32m2_tamu __riscv_vdivu_vv_u32m2_mu
#define vdivu_vx_u32m2_tamu __riscv_vdivu_vx_u32m2_mu
#define vdivu_vv_u32m4_tamu __riscv_vdivu_vv_u32m4_mu
#define vdivu_vx_u32m4_tamu __riscv_vdivu_vx_u32m4_mu
#define vdivu_vv_u32m8_tamu __riscv_vdivu_vv_u32m8_mu
#define vdivu_vx_u32m8_tamu __riscv_vdivu_vx_u32m8_mu
#define vdivu_vv_u64m1_tamu __riscv_vdivu_vv_u64m1_mu
#define vdivu_vx_u64m1_tamu __riscv_vdivu_vx_u64m1_mu
#define vdivu_vv_u64m2_tamu __riscv_vdivu_vv_u64m2_mu
#define vdivu_vx_u64m2_tamu __riscv_vdivu_vx_u64m2_mu
#define vdivu_vv_u64m4_tamu __riscv_vdivu_vv_u64m4_mu
#define vdivu_vx_u64m4_tamu __riscv_vdivu_vx_u64m4_mu
#define vdivu_vv_u64m8_tamu __riscv_vdivu_vv_u64m8_mu
#define vdivu_vx_u64m8_tamu __riscv_vdivu_vx_u64m8_mu
#define vremu_vv_u8mf8_tamu __riscv_vremu_vv_u8mf8_mu
#define vremu_vx_u8mf8_tamu __riscv_vremu_vx_u8mf8_mu
#define vremu_vv_u8mf4_tamu __riscv_vremu_vv_u8mf4_mu
#define vremu_vx_u8mf4_tamu __riscv_vremu_vx_u8mf4_mu
#define vremu_vv_u8mf2_tamu __riscv_vremu_vv_u8mf2_mu
#define vremu_vx_u8mf2_tamu __riscv_vremu_vx_u8mf2_mu
#define vremu_vv_u8m1_tamu __riscv_vremu_vv_u8m1_mu
#define vremu_vx_u8m1_tamu __riscv_vremu_vx_u8m1_mu
#define vremu_vv_u8m2_tamu __riscv_vremu_vv_u8m2_mu
#define vremu_vx_u8m2_tamu __riscv_vremu_vx_u8m2_mu
#define vremu_vv_u8m4_tamu __riscv_vremu_vv_u8m4_mu
#define vremu_vx_u8m4_tamu __riscv_vremu_vx_u8m4_mu
#define vremu_vv_u8m8_tamu __riscv_vremu_vv_u8m8_mu
#define vremu_vx_u8m8_tamu __riscv_vremu_vx_u8m8_mu
#define vremu_vv_u16mf4_tamu __riscv_vremu_vv_u16mf4_mu
#define vremu_vx_u16mf4_tamu __riscv_vremu_vx_u16mf4_mu
#define vremu_vv_u16mf2_tamu __riscv_vremu_vv_u16mf2_mu
#define vremu_vx_u16mf2_tamu __riscv_vremu_vx_u16mf2_mu
#define vremu_vv_u16m1_tamu __riscv_vremu_vv_u16m1_mu
#define vremu_vx_u16m1_tamu __riscv_vremu_vx_u16m1_mu
#define vremu_vv_u16m2_tamu __riscv_vremu_vv_u16m2_mu
#define vremu_vx_u16m2_tamu __riscv_vremu_vx_u16m2_mu
#define vremu_vv_u16m4_tamu __riscv_vremu_vv_u16m4_mu
#define vremu_vx_u16m4_tamu __riscv_vremu_vx_u16m4_mu
#define vremu_vv_u16m8_tamu __riscv_vremu_vv_u16m8_mu
#define vremu_vx_u16m8_tamu __riscv_vremu_vx_u16m8_mu
#define vremu_vv_u32mf2_tamu __riscv_vremu_vv_u32mf2_mu
#define vremu_vx_u32mf2_tamu __riscv_vremu_vx_u32mf2_mu
#define vremu_vv_u32m1_tamu __riscv_vremu_vv_u32m1_mu
#define vremu_vx_u32m1_tamu __riscv_vremu_vx_u32m1_mu
#define vremu_vv_u32m2_tamu __riscv_vremu_vv_u32m2_mu
#define vremu_vx_u32m2_tamu __riscv_vremu_vx_u32m2_mu
#define vremu_vv_u32m4_tamu __riscv_vremu_vv_u32m4_mu
#define vremu_vx_u32m4_tamu __riscv_vremu_vx_u32m4_mu
#define vremu_vv_u32m8_tamu __riscv_vremu_vv_u32m8_mu
#define vremu_vx_u32m8_tamu __riscv_vremu_vx_u32m8_mu
#define vremu_vv_u64m1_tamu __riscv_vremu_vv_u64m1_mu
#define vremu_vx_u64m1_tamu __riscv_vremu_vx_u64m1_mu
#define vremu_vv_u64m2_tamu __riscv_vremu_vv_u64m2_mu
#define vremu_vx_u64m2_tamu __riscv_vremu_vx_u64m2_mu
#define vremu_vv_u64m4_tamu __riscv_vremu_vv_u64m4_mu
#define vremu_vx_u64m4_tamu __riscv_vremu_vx_u64m4_mu
#define vremu_vv_u64m8_tamu __riscv_vremu_vv_u64m8_mu
#define vremu_vx_u64m8_tamu __riscv_vremu_vx_u64m8_mu
#define vwmul_vv_i16mf4_tu __riscv_vwmul_vv_i16mf4_tu
#define vwmul_vx_i16mf4_tu __riscv_vwmul_vx_i16mf4_tu
#define vwmul_vv_i16mf2_tu __riscv_vwmul_vv_i16mf2_tu
#define vwmul_vx_i16mf2_tu __riscv_vwmul_vx_i16mf2_tu
#define vwmul_vv_i16m1_tu __riscv_vwmul_vv_i16m1_tu
#define vwmul_vx_i16m1_tu __riscv_vwmul_vx_i16m1_tu
#define vwmul_vv_i16m2_tu __riscv_vwmul_vv_i16m2_tu
#define vwmul_vx_i16m2_tu __riscv_vwmul_vx_i16m2_tu
#define vwmul_vv_i16m4_tu __riscv_vwmul_vv_i16m4_tu
#define vwmul_vx_i16m4_tu __riscv_vwmul_vx_i16m4_tu
#define vwmul_vv_i16m8_tu __riscv_vwmul_vv_i16m8_tu
#define vwmul_vx_i16m8_tu __riscv_vwmul_vx_i16m8_tu
#define vwmul_vv_i32mf2_tu __riscv_vwmul_vv_i32mf2_tu
#define vwmul_vx_i32mf2_tu __riscv_vwmul_vx_i32mf2_tu
#define vwmul_vv_i32m1_tu __riscv_vwmul_vv_i32m1_tu
#define vwmul_vx_i32m1_tu __riscv_vwmul_vx_i32m1_tu
#define vwmul_vv_i32m2_tu __riscv_vwmul_vv_i32m2_tu
#define vwmul_vx_i32m2_tu __riscv_vwmul_vx_i32m2_tu
#define vwmul_vv_i32m4_tu __riscv_vwmul_vv_i32m4_tu
#define vwmul_vx_i32m4_tu __riscv_vwmul_vx_i32m4_tu
#define vwmul_vv_i32m8_tu __riscv_vwmul_vv_i32m8_tu
#define vwmul_vx_i32m8_tu __riscv_vwmul_vx_i32m8_tu
#define vwmul_vv_i64m1_tu __riscv_vwmul_vv_i64m1_tu
#define vwmul_vx_i64m1_tu __riscv_vwmul_vx_i64m1_tu
#define vwmul_vv_i64m2_tu __riscv_vwmul_vv_i64m2_tu
#define vwmul_vx_i64m2_tu __riscv_vwmul_vx_i64m2_tu
#define vwmul_vv_i64m4_tu __riscv_vwmul_vv_i64m4_tu
#define vwmul_vx_i64m4_tu __riscv_vwmul_vx_i64m4_tu
#define vwmul_vv_i64m8_tu __riscv_vwmul_vv_i64m8_tu
#define vwmul_vx_i64m8_tu __riscv_vwmul_vx_i64m8_tu
#define vwmulsu_vv_i16mf4_tu __riscv_vwmulsu_vv_i16mf4_tu
#define vwmulsu_vx_i16mf4_tu __riscv_vwmulsu_vx_i16mf4_tu
#define vwmulsu_vv_i16mf2_tu __riscv_vwmulsu_vv_i16mf2_tu
#define vwmulsu_vx_i16mf2_tu __riscv_vwmulsu_vx_i16mf2_tu
#define vwmulsu_vv_i16m1_tu __riscv_vwmulsu_vv_i16m1_tu
#define vwmulsu_vx_i16m1_tu __riscv_vwmulsu_vx_i16m1_tu
#define vwmulsu_vv_i16m2_tu __riscv_vwmulsu_vv_i16m2_tu
#define vwmulsu_vx_i16m2_tu __riscv_vwmulsu_vx_i16m2_tu
#define vwmulsu_vv_i16m4_tu __riscv_vwmulsu_vv_i16m4_tu
#define vwmulsu_vx_i16m4_tu __riscv_vwmulsu_vx_i16m4_tu
#define vwmulsu_vv_i16m8_tu __riscv_vwmulsu_vv_i16m8_tu
#define vwmulsu_vx_i16m8_tu __riscv_vwmulsu_vx_i16m8_tu
#define vwmulsu_vv_i32mf2_tu __riscv_vwmulsu_vv_i32mf2_tu
#define vwmulsu_vx_i32mf2_tu __riscv_vwmulsu_vx_i32mf2_tu
#define vwmulsu_vv_i32m1_tu __riscv_vwmulsu_vv_i32m1_tu
#define vwmulsu_vx_i32m1_tu __riscv_vwmulsu_vx_i32m1_tu
#define vwmulsu_vv_i32m2_tu __riscv_vwmulsu_vv_i32m2_tu
#define vwmulsu_vx_i32m2_tu __riscv_vwmulsu_vx_i32m2_tu
#define vwmulsu_vv_i32m4_tu __riscv_vwmulsu_vv_i32m4_tu
#define vwmulsu_vx_i32m4_tu __riscv_vwmulsu_vx_i32m4_tu
#define vwmulsu_vv_i32m8_tu __riscv_vwmulsu_vv_i32m8_tu
#define vwmulsu_vx_i32m8_tu __riscv_vwmulsu_vx_i32m8_tu
#define vwmulsu_vv_i64m1_tu __riscv_vwmulsu_vv_i64m1_tu
#define vwmulsu_vx_i64m1_tu __riscv_vwmulsu_vx_i64m1_tu
#define vwmulsu_vv_i64m2_tu __riscv_vwmulsu_vv_i64m2_tu
#define vwmulsu_vx_i64m2_tu __riscv_vwmulsu_vx_i64m2_tu
#define vwmulsu_vv_i64m4_tu __riscv_vwmulsu_vv_i64m4_tu
#define vwmulsu_vx_i64m4_tu __riscv_vwmulsu_vx_i64m4_tu
#define vwmulsu_vv_i64m8_tu __riscv_vwmulsu_vv_i64m8_tu
#define vwmulsu_vx_i64m8_tu __riscv_vwmulsu_vx_i64m8_tu
#define vwmulu_vv_u16mf4_tu __riscv_vwmulu_vv_u16mf4_tu
#define vwmulu_vx_u16mf4_tu __riscv_vwmulu_vx_u16mf4_tu
#define vwmulu_vv_u16mf2_tu __riscv_vwmulu_vv_u16mf2_tu
#define vwmulu_vx_u16mf2_tu __riscv_vwmulu_vx_u16mf2_tu
#define vwmulu_vv_u16m1_tu __riscv_vwmulu_vv_u16m1_tu
#define vwmulu_vx_u16m1_tu __riscv_vwmulu_vx_u16m1_tu
#define vwmulu_vv_u16m2_tu __riscv_vwmulu_vv_u16m2_tu
#define vwmulu_vx_u16m2_tu __riscv_vwmulu_vx_u16m2_tu
#define vwmulu_vv_u16m4_tu __riscv_vwmulu_vv_u16m4_tu
#define vwmulu_vx_u16m4_tu __riscv_vwmulu_vx_u16m4_tu
#define vwmulu_vv_u16m8_tu __riscv_vwmulu_vv_u16m8_tu
#define vwmulu_vx_u16m8_tu __riscv_vwmulu_vx_u16m8_tu
#define vwmulu_vv_u32mf2_tu __riscv_vwmulu_vv_u32mf2_tu
#define vwmulu_vx_u32mf2_tu __riscv_vwmulu_vx_u32mf2_tu
#define vwmulu_vv_u32m1_tu __riscv_vwmulu_vv_u32m1_tu
#define vwmulu_vx_u32m1_tu __riscv_vwmulu_vx_u32m1_tu
#define vwmulu_vv_u32m2_tu __riscv_vwmulu_vv_u32m2_tu
#define vwmulu_vx_u32m2_tu __riscv_vwmulu_vx_u32m2_tu
#define vwmulu_vv_u32m4_tu __riscv_vwmulu_vv_u32m4_tu
#define vwmulu_vx_u32m4_tu __riscv_vwmulu_vx_u32m4_tu
#define vwmulu_vv_u32m8_tu __riscv_vwmulu_vv_u32m8_tu
#define vwmulu_vx_u32m8_tu __riscv_vwmulu_vx_u32m8_tu
#define vwmulu_vv_u64m1_tu __riscv_vwmulu_vv_u64m1_tu
#define vwmulu_vx_u64m1_tu __riscv_vwmulu_vx_u64m1_tu
#define vwmulu_vv_u64m2_tu __riscv_vwmulu_vv_u64m2_tu
#define vwmulu_vx_u64m2_tu __riscv_vwmulu_vx_u64m2_tu
#define vwmulu_vv_u64m4_tu __riscv_vwmulu_vv_u64m4_tu
#define vwmulu_vx_u64m4_tu __riscv_vwmulu_vx_u64m4_tu
#define vwmulu_vv_u64m8_tu __riscv_vwmulu_vv_u64m8_tu
#define vwmulu_vx_u64m8_tu __riscv_vwmulu_vx_u64m8_tu
#define vwmul_vv_i16mf4_ta __riscv_vwmul_vv_i16mf4
#define vwmul_vx_i16mf4_ta __riscv_vwmul_vx_i16mf4
#define vwmul_vv_i16mf2_ta __riscv_vwmul_vv_i16mf2
#define vwmul_vx_i16mf2_ta __riscv_vwmul_vx_i16mf2
#define vwmul_vv_i16m1_ta __riscv_vwmul_vv_i16m1
#define vwmul_vx_i16m1_ta __riscv_vwmul_vx_i16m1
#define vwmul_vv_i16m2_ta __riscv_vwmul_vv_i16m2
#define vwmul_vx_i16m2_ta __riscv_vwmul_vx_i16m2
#define vwmul_vv_i16m4_ta __riscv_vwmul_vv_i16m4
#define vwmul_vx_i16m4_ta __riscv_vwmul_vx_i16m4
#define vwmul_vv_i16m8_ta __riscv_vwmul_vv_i16m8
#define vwmul_vx_i16m8_ta __riscv_vwmul_vx_i16m8
#define vwmul_vv_i32mf2_ta __riscv_vwmul_vv_i32mf2
#define vwmul_vx_i32mf2_ta __riscv_vwmul_vx_i32mf2
#define vwmul_vv_i32m1_ta __riscv_vwmul_vv_i32m1
#define vwmul_vx_i32m1_ta __riscv_vwmul_vx_i32m1
#define vwmul_vv_i32m2_ta __riscv_vwmul_vv_i32m2
#define vwmul_vx_i32m2_ta __riscv_vwmul_vx_i32m2
#define vwmul_vv_i32m4_ta __riscv_vwmul_vv_i32m4
#define vwmul_vx_i32m4_ta __riscv_vwmul_vx_i32m4
#define vwmul_vv_i32m8_ta __riscv_vwmul_vv_i32m8
#define vwmul_vx_i32m8_ta __riscv_vwmul_vx_i32m8
#define vwmul_vv_i64m1_ta __riscv_vwmul_vv_i64m1
#define vwmul_vx_i64m1_ta __riscv_vwmul_vx_i64m1
#define vwmul_vv_i64m2_ta __riscv_vwmul_vv_i64m2
#define vwmul_vx_i64m2_ta __riscv_vwmul_vx_i64m2
#define vwmul_vv_i64m4_ta __riscv_vwmul_vv_i64m4
#define vwmul_vx_i64m4_ta __riscv_vwmul_vx_i64m4
#define vwmul_vv_i64m8_ta __riscv_vwmul_vv_i64m8
#define vwmul_vx_i64m8_ta __riscv_vwmul_vx_i64m8
#define vwmulsu_vv_i16mf4_ta __riscv_vwmulsu_vv_i16mf4
#define vwmulsu_vx_i16mf4_ta __riscv_vwmulsu_vx_i16mf4
#define vwmulsu_vv_i16mf2_ta __riscv_vwmulsu_vv_i16mf2
#define vwmulsu_vx_i16mf2_ta __riscv_vwmulsu_vx_i16mf2
#define vwmulsu_vv_i16m1_ta __riscv_vwmulsu_vv_i16m1
#define vwmulsu_vx_i16m1_ta __riscv_vwmulsu_vx_i16m1
#define vwmulsu_vv_i16m2_ta __riscv_vwmulsu_vv_i16m2
#define vwmulsu_vx_i16m2_ta __riscv_vwmulsu_vx_i16m2
#define vwmulsu_vv_i16m4_ta __riscv_vwmulsu_vv_i16m4
#define vwmulsu_vx_i16m4_ta __riscv_vwmulsu_vx_i16m4
#define vwmulsu_vv_i16m8_ta __riscv_vwmulsu_vv_i16m8
#define vwmulsu_vx_i16m8_ta __riscv_vwmulsu_vx_i16m8
#define vwmulsu_vv_i32mf2_ta __riscv_vwmulsu_vv_i32mf2
#define vwmulsu_vx_i32mf2_ta __riscv_vwmulsu_vx_i32mf2
#define vwmulsu_vv_i32m1_ta __riscv_vwmulsu_vv_i32m1
#define vwmulsu_vx_i32m1_ta __riscv_vwmulsu_vx_i32m1
#define vwmulsu_vv_i32m2_ta __riscv_vwmulsu_vv_i32m2
#define vwmulsu_vx_i32m2_ta __riscv_vwmulsu_vx_i32m2
#define vwmulsu_vv_i32m4_ta __riscv_vwmulsu_vv_i32m4
#define vwmulsu_vx_i32m4_ta __riscv_vwmulsu_vx_i32m4
#define vwmulsu_vv_i32m8_ta __riscv_vwmulsu_vv_i32m8
#define vwmulsu_vx_i32m8_ta __riscv_vwmulsu_vx_i32m8
#define vwmulsu_vv_i64m1_ta __riscv_vwmulsu_vv_i64m1
#define vwmulsu_vx_i64m1_ta __riscv_vwmulsu_vx_i64m1
#define vwmulsu_vv_i64m2_ta __riscv_vwmulsu_vv_i64m2
#define vwmulsu_vx_i64m2_ta __riscv_vwmulsu_vx_i64m2
#define vwmulsu_vv_i64m4_ta __riscv_vwmulsu_vv_i64m4
#define vwmulsu_vx_i64m4_ta __riscv_vwmulsu_vx_i64m4
#define vwmulsu_vv_i64m8_ta __riscv_vwmulsu_vv_i64m8
#define vwmulsu_vx_i64m8_ta __riscv_vwmulsu_vx_i64m8
#define vwmulu_vv_u16mf4_ta __riscv_vwmulu_vv_u16mf4
#define vwmulu_vx_u16mf4_ta __riscv_vwmulu_vx_u16mf4
#define vwmulu_vv_u16mf2_ta __riscv_vwmulu_vv_u16mf2
#define vwmulu_vx_u16mf2_ta __riscv_vwmulu_vx_u16mf2
#define vwmulu_vv_u16m1_ta __riscv_vwmulu_vv_u16m1
#define vwmulu_vx_u16m1_ta __riscv_vwmulu_vx_u16m1
#define vwmulu_vv_u16m2_ta __riscv_vwmulu_vv_u16m2
#define vwmulu_vx_u16m2_ta __riscv_vwmulu_vx_u16m2
#define vwmulu_vv_u16m4_ta __riscv_vwmulu_vv_u16m4
#define vwmulu_vx_u16m4_ta __riscv_vwmulu_vx_u16m4
#define vwmulu_vv_u16m8_ta __riscv_vwmulu_vv_u16m8
#define vwmulu_vx_u16m8_ta __riscv_vwmulu_vx_u16m8
#define vwmulu_vv_u32mf2_ta __riscv_vwmulu_vv_u32mf2
#define vwmulu_vx_u32mf2_ta __riscv_vwmulu_vx_u32mf2
#define vwmulu_vv_u32m1_ta __riscv_vwmulu_vv_u32m1
#define vwmulu_vx_u32m1_ta __riscv_vwmulu_vx_u32m1
#define vwmulu_vv_u32m2_ta __riscv_vwmulu_vv_u32m2
#define vwmulu_vx_u32m2_ta __riscv_vwmulu_vx_u32m2
#define vwmulu_vv_u32m4_ta __riscv_vwmulu_vv_u32m4
#define vwmulu_vx_u32m4_ta __riscv_vwmulu_vx_u32m4
#define vwmulu_vv_u32m8_ta __riscv_vwmulu_vv_u32m8
#define vwmulu_vx_u32m8_ta __riscv_vwmulu_vx_u32m8
#define vwmulu_vv_u64m1_ta __riscv_vwmulu_vv_u64m1
#define vwmulu_vx_u64m1_ta __riscv_vwmulu_vx_u64m1
#define vwmulu_vv_u64m2_ta __riscv_vwmulu_vv_u64m2
#define vwmulu_vx_u64m2_ta __riscv_vwmulu_vx_u64m2
#define vwmulu_vv_u64m4_ta __riscv_vwmulu_vv_u64m4
#define vwmulu_vx_u64m4_ta __riscv_vwmulu_vx_u64m4
#define vwmulu_vv_u64m8_ta __riscv_vwmulu_vv_u64m8
#define vwmulu_vx_u64m8_ta __riscv_vwmulu_vx_u64m8
// masked functions
#define vwmul_vv_i16mf4_tuma __riscv_vwmul_vv_i16mf4_tum
#define vwmul_vx_i16mf4_tuma __riscv_vwmul_vx_i16mf4_tum
#define vwmul_vv_i16mf2_tuma __riscv_vwmul_vv_i16mf2_tum
#define vwmul_vx_i16mf2_tuma __riscv_vwmul_vx_i16mf2_tum
#define vwmul_vv_i16m1_tuma __riscv_vwmul_vv_i16m1_tum
#define vwmul_vx_i16m1_tuma __riscv_vwmul_vx_i16m1_tum
#define vwmul_vv_i16m2_tuma __riscv_vwmul_vv_i16m2_tum
#define vwmul_vx_i16m2_tuma __riscv_vwmul_vx_i16m2_tum
#define vwmul_vv_i16m4_tuma __riscv_vwmul_vv_i16m4_tum
#define vwmul_vx_i16m4_tuma __riscv_vwmul_vx_i16m4_tum
#define vwmul_vv_i16m8_tuma __riscv_vwmul_vv_i16m8_tum
#define vwmul_vx_i16m8_tuma __riscv_vwmul_vx_i16m8_tum
#define vwmul_vv_i32mf2_tuma __riscv_vwmul_vv_i32mf2_tum
#define vwmul_vx_i32mf2_tuma __riscv_vwmul_vx_i32mf2_tum
#define vwmul_vv_i32m1_tuma __riscv_vwmul_vv_i32m1_tum
#define vwmul_vx_i32m1_tuma __riscv_vwmul_vx_i32m1_tum
#define vwmul_vv_i32m2_tuma __riscv_vwmul_vv_i32m2_tum
#define vwmul_vx_i32m2_tuma __riscv_vwmul_vx_i32m2_tum
#define vwmul_vv_i32m4_tuma __riscv_vwmul_vv_i32m4_tum
#define vwmul_vx_i32m4_tuma __riscv_vwmul_vx_i32m4_tum
#define vwmul_vv_i32m8_tuma __riscv_vwmul_vv_i32m8_tum
#define vwmul_vx_i32m8_tuma __riscv_vwmul_vx_i32m8_tum
#define vwmul_vv_i64m1_tuma __riscv_vwmul_vv_i64m1_tum
#define vwmul_vx_i64m1_tuma __riscv_vwmul_vx_i64m1_tum
#define vwmul_vv_i64m2_tuma __riscv_vwmul_vv_i64m2_tum
#define vwmul_vx_i64m2_tuma __riscv_vwmul_vx_i64m2_tum
#define vwmul_vv_i64m4_tuma __riscv_vwmul_vv_i64m4_tum
#define vwmul_vx_i64m4_tuma __riscv_vwmul_vx_i64m4_tum
#define vwmul_vv_i64m8_tuma __riscv_vwmul_vv_i64m8_tum
#define vwmul_vx_i64m8_tuma __riscv_vwmul_vx_i64m8_tum
#define vwmulsu_vv_i16mf4_tuma __riscv_vwmulsu_vv_i16mf4_tum
#define vwmulsu_vx_i16mf4_tuma __riscv_vwmulsu_vx_i16mf4_tum
#define vwmulsu_vv_i16mf2_tuma __riscv_vwmulsu_vv_i16mf2_tum
#define vwmulsu_vx_i16mf2_tuma __riscv_vwmulsu_vx_i16mf2_tum
#define vwmulsu_vv_i16m1_tuma __riscv_vwmulsu_vv_i16m1_tum
#define vwmulsu_vx_i16m1_tuma __riscv_vwmulsu_vx_i16m1_tum
#define vwmulsu_vv_i16m2_tuma __riscv_vwmulsu_vv_i16m2_tum
#define vwmulsu_vx_i16m2_tuma __riscv_vwmulsu_vx_i16m2_tum
#define vwmulsu_vv_i16m4_tuma __riscv_vwmulsu_vv_i16m4_tum
#define vwmulsu_vx_i16m4_tuma __riscv_vwmulsu_vx_i16m4_tum
#define vwmulsu_vv_i16m8_tuma __riscv_vwmulsu_vv_i16m8_tum
#define vwmulsu_vx_i16m8_tuma __riscv_vwmulsu_vx_i16m8_tum
#define vwmulsu_vv_i32mf2_tuma __riscv_vwmulsu_vv_i32mf2_tum
#define vwmulsu_vx_i32mf2_tuma __riscv_vwmulsu_vx_i32mf2_tum
#define vwmulsu_vv_i32m1_tuma __riscv_vwmulsu_vv_i32m1_tum
#define vwmulsu_vx_i32m1_tuma __riscv_vwmulsu_vx_i32m1_tum
#define vwmulsu_vv_i32m2_tuma __riscv_vwmulsu_vv_i32m2_tum
#define vwmulsu_vx_i32m2_tuma __riscv_vwmulsu_vx_i32m2_tum
#define vwmulsu_vv_i32m4_tuma __riscv_vwmulsu_vv_i32m4_tum
#define vwmulsu_vx_i32m4_tuma __riscv_vwmulsu_vx_i32m4_tum
#define vwmulsu_vv_i32m8_tuma __riscv_vwmulsu_vv_i32m8_tum
#define vwmulsu_vx_i32m8_tuma __riscv_vwmulsu_vx_i32m8_tum
#define vwmulsu_vv_i64m1_tuma __riscv_vwmulsu_vv_i64m1_tum
#define vwmulsu_vx_i64m1_tuma __riscv_vwmulsu_vx_i64m1_tum
#define vwmulsu_vv_i64m2_tuma __riscv_vwmulsu_vv_i64m2_tum
#define vwmulsu_vx_i64m2_tuma __riscv_vwmulsu_vx_i64m2_tum
#define vwmulsu_vv_i64m4_tuma __riscv_vwmulsu_vv_i64m4_tum
#define vwmulsu_vx_i64m4_tuma __riscv_vwmulsu_vx_i64m4_tum
#define vwmulsu_vv_i64m8_tuma __riscv_vwmulsu_vv_i64m8_tum
#define vwmulsu_vx_i64m8_tuma __riscv_vwmulsu_vx_i64m8_tum
#define vwmulu_vv_u16mf4_tuma __riscv_vwmulu_vv_u16mf4_tum
#define vwmulu_vx_u16mf4_tuma __riscv_vwmulu_vx_u16mf4_tum
#define vwmulu_vv_u16mf2_tuma __riscv_vwmulu_vv_u16mf2_tum
#define vwmulu_vx_u16mf2_tuma __riscv_vwmulu_vx_u16mf2_tum
#define vwmulu_vv_u16m1_tuma __riscv_vwmulu_vv_u16m1_tum
#define vwmulu_vx_u16m1_tuma __riscv_vwmulu_vx_u16m1_tum
#define vwmulu_vv_u16m2_tuma __riscv_vwmulu_vv_u16m2_tum
#define vwmulu_vx_u16m2_tuma __riscv_vwmulu_vx_u16m2_tum
#define vwmulu_vv_u16m4_tuma __riscv_vwmulu_vv_u16m4_tum
#define vwmulu_vx_u16m4_tuma __riscv_vwmulu_vx_u16m4_tum
#define vwmulu_vv_u16m8_tuma __riscv_vwmulu_vv_u16m8_tum
#define vwmulu_vx_u16m8_tuma __riscv_vwmulu_vx_u16m8_tum
#define vwmulu_vv_u32mf2_tuma __riscv_vwmulu_vv_u32mf2_tum
#define vwmulu_vx_u32mf2_tuma __riscv_vwmulu_vx_u32mf2_tum
#define vwmulu_vv_u32m1_tuma __riscv_vwmulu_vv_u32m1_tum
#define vwmulu_vx_u32m1_tuma __riscv_vwmulu_vx_u32m1_tum
#define vwmulu_vv_u32m2_tuma __riscv_vwmulu_vv_u32m2_tum
#define vwmulu_vx_u32m2_tuma __riscv_vwmulu_vx_u32m2_tum
#define vwmulu_vv_u32m4_tuma __riscv_vwmulu_vv_u32m4_tum
#define vwmulu_vx_u32m4_tuma __riscv_vwmulu_vx_u32m4_tum
#define vwmulu_vv_u32m8_tuma __riscv_vwmulu_vv_u32m8_tum
#define vwmulu_vx_u32m8_tuma __riscv_vwmulu_vx_u32m8_tum
#define vwmulu_vv_u64m1_tuma __riscv_vwmulu_vv_u64m1_tum
#define vwmulu_vx_u64m1_tuma __riscv_vwmulu_vx_u64m1_tum
#define vwmulu_vv_u64m2_tuma __riscv_vwmulu_vv_u64m2_tum
#define vwmulu_vx_u64m2_tuma __riscv_vwmulu_vx_u64m2_tum
#define vwmulu_vv_u64m4_tuma __riscv_vwmulu_vv_u64m4_tum
#define vwmulu_vx_u64m4_tuma __riscv_vwmulu_vx_u64m4_tum
#define vwmulu_vv_u64m8_tuma __riscv_vwmulu_vv_u64m8_tum
#define vwmulu_vx_u64m8_tuma __riscv_vwmulu_vx_u64m8_tum
// masked functions
#define vwmul_vv_i16mf4_tumu __riscv_vwmul_vv_i16mf4_tumu
#define vwmul_vx_i16mf4_tumu __riscv_vwmul_vx_i16mf4_tumu
#define vwmul_vv_i16mf2_tumu __riscv_vwmul_vv_i16mf2_tumu
#define vwmul_vx_i16mf2_tumu __riscv_vwmul_vx_i16mf2_tumu
#define vwmul_vv_i16m1_tumu __riscv_vwmul_vv_i16m1_tumu
#define vwmul_vx_i16m1_tumu __riscv_vwmul_vx_i16m1_tumu
#define vwmul_vv_i16m2_tumu __riscv_vwmul_vv_i16m2_tumu
#define vwmul_vx_i16m2_tumu __riscv_vwmul_vx_i16m2_tumu
#define vwmul_vv_i16m4_tumu __riscv_vwmul_vv_i16m4_tumu
#define vwmul_vx_i16m4_tumu __riscv_vwmul_vx_i16m4_tumu
#define vwmul_vv_i16m8_tumu __riscv_vwmul_vv_i16m8_tumu
#define vwmul_vx_i16m8_tumu __riscv_vwmul_vx_i16m8_tumu
#define vwmul_vv_i32mf2_tumu __riscv_vwmul_vv_i32mf2_tumu
#define vwmul_vx_i32mf2_tumu __riscv_vwmul_vx_i32mf2_tumu
#define vwmul_vv_i32m1_tumu __riscv_vwmul_vv_i32m1_tumu
#define vwmul_vx_i32m1_tumu __riscv_vwmul_vx_i32m1_tumu
#define vwmul_vv_i32m2_tumu __riscv_vwmul_vv_i32m2_tumu
#define vwmul_vx_i32m2_tumu __riscv_vwmul_vx_i32m2_tumu
#define vwmul_vv_i32m4_tumu __riscv_vwmul_vv_i32m4_tumu
#define vwmul_vx_i32m4_tumu __riscv_vwmul_vx_i32m4_tumu
#define vwmul_vv_i32m8_tumu __riscv_vwmul_vv_i32m8_tumu
#define vwmul_vx_i32m8_tumu __riscv_vwmul_vx_i32m8_tumu
#define vwmul_vv_i64m1_tumu __riscv_vwmul_vv_i64m1_tumu
#define vwmul_vx_i64m1_tumu __riscv_vwmul_vx_i64m1_tumu
#define vwmul_vv_i64m2_tumu __riscv_vwmul_vv_i64m2_tumu
#define vwmul_vx_i64m2_tumu __riscv_vwmul_vx_i64m2_tumu
#define vwmul_vv_i64m4_tumu __riscv_vwmul_vv_i64m4_tumu
#define vwmul_vx_i64m4_tumu __riscv_vwmul_vx_i64m4_tumu
#define vwmul_vv_i64m8_tumu __riscv_vwmul_vv_i64m8_tumu
#define vwmul_vx_i64m8_tumu __riscv_vwmul_vx_i64m8_tumu
#define vwmulsu_vv_i16mf4_tumu __riscv_vwmulsu_vv_i16mf4_tumu
#define vwmulsu_vx_i16mf4_tumu __riscv_vwmulsu_vx_i16mf4_tumu
#define vwmulsu_vv_i16mf2_tumu __riscv_vwmulsu_vv_i16mf2_tumu
#define vwmulsu_vx_i16mf2_tumu __riscv_vwmulsu_vx_i16mf2_tumu
#define vwmulsu_vv_i16m1_tumu __riscv_vwmulsu_vv_i16m1_tumu
#define vwmulsu_vx_i16m1_tumu __riscv_vwmulsu_vx_i16m1_tumu
#define vwmulsu_vv_i16m2_tumu __riscv_vwmulsu_vv_i16m2_tumu
#define vwmulsu_vx_i16m2_tumu __riscv_vwmulsu_vx_i16m2_tumu
#define vwmulsu_vv_i16m4_tumu __riscv_vwmulsu_vv_i16m4_tumu
#define vwmulsu_vx_i16m4_tumu __riscv_vwmulsu_vx_i16m4_tumu
#define vwmulsu_vv_i16m8_tumu __riscv_vwmulsu_vv_i16m8_tumu
#define vwmulsu_vx_i16m8_tumu __riscv_vwmulsu_vx_i16m8_tumu
#define vwmulsu_vv_i32mf2_tumu __riscv_vwmulsu_vv_i32mf2_tumu
#define vwmulsu_vx_i32mf2_tumu __riscv_vwmulsu_vx_i32mf2_tumu
#define vwmulsu_vv_i32m1_tumu __riscv_vwmulsu_vv_i32m1_tumu
#define vwmulsu_vx_i32m1_tumu __riscv_vwmulsu_vx_i32m1_tumu
#define vwmulsu_vv_i32m2_tumu __riscv_vwmulsu_vv_i32m2_tumu
#define vwmulsu_vx_i32m2_tumu __riscv_vwmulsu_vx_i32m2_tumu
#define vwmulsu_vv_i32m4_tumu __riscv_vwmulsu_vv_i32m4_tumu
#define vwmulsu_vx_i32m4_tumu __riscv_vwmulsu_vx_i32m4_tumu
#define vwmulsu_vv_i32m8_tumu __riscv_vwmulsu_vv_i32m8_tumu
#define vwmulsu_vx_i32m8_tumu __riscv_vwmulsu_vx_i32m8_tumu
#define vwmulsu_vv_i64m1_tumu __riscv_vwmulsu_vv_i64m1_tumu
#define vwmulsu_vx_i64m1_tumu __riscv_vwmulsu_vx_i64m1_tumu
#define vwmulsu_vv_i64m2_tumu __riscv_vwmulsu_vv_i64m2_tumu
#define vwmulsu_vx_i64m2_tumu __riscv_vwmulsu_vx_i64m2_tumu
#define vwmulsu_vv_i64m4_tumu __riscv_vwmulsu_vv_i64m4_tumu
#define vwmulsu_vx_i64m4_tumu __riscv_vwmulsu_vx_i64m4_tumu
#define vwmulsu_vv_i64m8_tumu __riscv_vwmulsu_vv_i64m8_tumu
#define vwmulsu_vx_i64m8_tumu __riscv_vwmulsu_vx_i64m8_tumu
#define vwmulu_vv_u16mf4_tumu __riscv_vwmulu_vv_u16mf4_tumu
#define vwmulu_vx_u16mf4_tumu __riscv_vwmulu_vx_u16mf4_tumu
#define vwmulu_vv_u16mf2_tumu __riscv_vwmulu_vv_u16mf2_tumu
#define vwmulu_vx_u16mf2_tumu __riscv_vwmulu_vx_u16mf2_tumu
#define vwmulu_vv_u16m1_tumu __riscv_vwmulu_vv_u16m1_tumu
#define vwmulu_vx_u16m1_tumu __riscv_vwmulu_vx_u16m1_tumu
#define vwmulu_vv_u16m2_tumu __riscv_vwmulu_vv_u16m2_tumu
#define vwmulu_vx_u16m2_tumu __riscv_vwmulu_vx_u16m2_tumu
#define vwmulu_vv_u16m4_tumu __riscv_vwmulu_vv_u16m4_tumu
#define vwmulu_vx_u16m4_tumu __riscv_vwmulu_vx_u16m4_tumu
#define vwmulu_vv_u16m8_tumu __riscv_vwmulu_vv_u16m8_tumu
#define vwmulu_vx_u16m8_tumu __riscv_vwmulu_vx_u16m8_tumu
#define vwmulu_vv_u32mf2_tumu __riscv_vwmulu_vv_u32mf2_tumu
#define vwmulu_vx_u32mf2_tumu __riscv_vwmulu_vx_u32mf2_tumu
#define vwmulu_vv_u32m1_tumu __riscv_vwmulu_vv_u32m1_tumu
#define vwmulu_vx_u32m1_tumu __riscv_vwmulu_vx_u32m1_tumu
#define vwmulu_vv_u32m2_tumu __riscv_vwmulu_vv_u32m2_tumu
#define vwmulu_vx_u32m2_tumu __riscv_vwmulu_vx_u32m2_tumu
#define vwmulu_vv_u32m4_tumu __riscv_vwmulu_vv_u32m4_tumu
#define vwmulu_vx_u32m4_tumu __riscv_vwmulu_vx_u32m4_tumu
#define vwmulu_vv_u32m8_tumu __riscv_vwmulu_vv_u32m8_tumu
#define vwmulu_vx_u32m8_tumu __riscv_vwmulu_vx_u32m8_tumu
#define vwmulu_vv_u64m1_tumu __riscv_vwmulu_vv_u64m1_tumu
#define vwmulu_vx_u64m1_tumu __riscv_vwmulu_vx_u64m1_tumu
#define vwmulu_vv_u64m2_tumu __riscv_vwmulu_vv_u64m2_tumu
#define vwmulu_vx_u64m2_tumu __riscv_vwmulu_vx_u64m2_tumu
#define vwmulu_vv_u64m4_tumu __riscv_vwmulu_vv_u64m4_tumu
#define vwmulu_vx_u64m4_tumu __riscv_vwmulu_vx_u64m4_tumu
#define vwmulu_vv_u64m8_tumu __riscv_vwmulu_vv_u64m8_tumu
#define vwmulu_vx_u64m8_tumu __riscv_vwmulu_vx_u64m8_tumu
// masked functions
#define vwmul_vv_i16mf4_tama __riscv_vwmul_vv_i16mf4_m
#define vwmul_vx_i16mf4_tama __riscv_vwmul_vx_i16mf4_m
#define vwmul_vv_i16mf2_tama __riscv_vwmul_vv_i16mf2_m
#define vwmul_vx_i16mf2_tama __riscv_vwmul_vx_i16mf2_m
#define vwmul_vv_i16m1_tama __riscv_vwmul_vv_i16m1_m
#define vwmul_vx_i16m1_tama __riscv_vwmul_vx_i16m1_m
#define vwmul_vv_i16m2_tama __riscv_vwmul_vv_i16m2_m
#define vwmul_vx_i16m2_tama __riscv_vwmul_vx_i16m2_m
#define vwmul_vv_i16m4_tama __riscv_vwmul_vv_i16m4_m
#define vwmul_vx_i16m4_tama __riscv_vwmul_vx_i16m4_m
#define vwmul_vv_i16m8_tama __riscv_vwmul_vv_i16m8_m
#define vwmul_vx_i16m8_tama __riscv_vwmul_vx_i16m8_m
#define vwmul_vv_i32mf2_tama __riscv_vwmul_vv_i32mf2_m
#define vwmul_vx_i32mf2_tama __riscv_vwmul_vx_i32mf2_m
#define vwmul_vv_i32m1_tama __riscv_vwmul_vv_i32m1_m
#define vwmul_vx_i32m1_tama __riscv_vwmul_vx_i32m1_m
#define vwmul_vv_i32m2_tama __riscv_vwmul_vv_i32m2_m
#define vwmul_vx_i32m2_tama __riscv_vwmul_vx_i32m2_m
#define vwmul_vv_i32m4_tama __riscv_vwmul_vv_i32m4_m
#define vwmul_vx_i32m4_tama __riscv_vwmul_vx_i32m4_m
#define vwmul_vv_i32m8_tama __riscv_vwmul_vv_i32m8_m
#define vwmul_vx_i32m8_tama __riscv_vwmul_vx_i32m8_m
#define vwmul_vv_i64m1_tama __riscv_vwmul_vv_i64m1_m
#define vwmul_vx_i64m1_tama __riscv_vwmul_vx_i64m1_m
#define vwmul_vv_i64m2_tama __riscv_vwmul_vv_i64m2_m
#define vwmul_vx_i64m2_tama __riscv_vwmul_vx_i64m2_m
#define vwmul_vv_i64m4_tama __riscv_vwmul_vv_i64m4_m
#define vwmul_vx_i64m4_tama __riscv_vwmul_vx_i64m4_m
#define vwmul_vv_i64m8_tama __riscv_vwmul_vv_i64m8_m
#define vwmul_vx_i64m8_tama __riscv_vwmul_vx_i64m8_m
#define vwmulsu_vv_i16mf4_tama __riscv_vwmulsu_vv_i16mf4_m
#define vwmulsu_vx_i16mf4_tama __riscv_vwmulsu_vx_i16mf4_m
#define vwmulsu_vv_i16mf2_tama __riscv_vwmulsu_vv_i16mf2_m
#define vwmulsu_vx_i16mf2_tama __riscv_vwmulsu_vx_i16mf2_m
#define vwmulsu_vv_i16m1_tama __riscv_vwmulsu_vv_i16m1_m
#define vwmulsu_vx_i16m1_tama __riscv_vwmulsu_vx_i16m1_m
#define vwmulsu_vv_i16m2_tama __riscv_vwmulsu_vv_i16m2_m
#define vwmulsu_vx_i16m2_tama __riscv_vwmulsu_vx_i16m2_m
#define vwmulsu_vv_i16m4_tama __riscv_vwmulsu_vv_i16m4_m
#define vwmulsu_vx_i16m4_tama __riscv_vwmulsu_vx_i16m4_m
#define vwmulsu_vv_i16m8_tama __riscv_vwmulsu_vv_i16m8_m
#define vwmulsu_vx_i16m8_tama __riscv_vwmulsu_vx_i16m8_m
#define vwmulsu_vv_i32mf2_tama __riscv_vwmulsu_vv_i32mf2_m
#define vwmulsu_vx_i32mf2_tama __riscv_vwmulsu_vx_i32mf2_m
#define vwmulsu_vv_i32m1_tama __riscv_vwmulsu_vv_i32m1_m
#define vwmulsu_vx_i32m1_tama __riscv_vwmulsu_vx_i32m1_m
#define vwmulsu_vv_i32m2_tama __riscv_vwmulsu_vv_i32m2_m
#define vwmulsu_vx_i32m2_tama __riscv_vwmulsu_vx_i32m2_m
#define vwmulsu_vv_i32m4_tama __riscv_vwmulsu_vv_i32m4_m
#define vwmulsu_vx_i32m4_tama __riscv_vwmulsu_vx_i32m4_m
#define vwmulsu_vv_i32m8_tama __riscv_vwmulsu_vv_i32m8_m
#define vwmulsu_vx_i32m8_tama __riscv_vwmulsu_vx_i32m8_m
#define vwmulsu_vv_i64m1_tama __riscv_vwmulsu_vv_i64m1_m
#define vwmulsu_vx_i64m1_tama __riscv_vwmulsu_vx_i64m1_m
#define vwmulsu_vv_i64m2_tama __riscv_vwmulsu_vv_i64m2_m
#define vwmulsu_vx_i64m2_tama __riscv_vwmulsu_vx_i64m2_m
#define vwmulsu_vv_i64m4_tama __riscv_vwmulsu_vv_i64m4_m
#define vwmulsu_vx_i64m4_tama __riscv_vwmulsu_vx_i64m4_m
#define vwmulsu_vv_i64m8_tama __riscv_vwmulsu_vv_i64m8_m
#define vwmulsu_vx_i64m8_tama __riscv_vwmulsu_vx_i64m8_m
#define vwmulu_vv_u16mf4_tama __riscv_vwmulu_vv_u16mf4_m
#define vwmulu_vx_u16mf4_tama __riscv_vwmulu_vx_u16mf4_m
#define vwmulu_vv_u16mf2_tama __riscv_vwmulu_vv_u16mf2_m
#define vwmulu_vx_u16mf2_tama __riscv_vwmulu_vx_u16mf2_m
#define vwmulu_vv_u16m1_tama __riscv_vwmulu_vv_u16m1_m
#define vwmulu_vx_u16m1_tama __riscv_vwmulu_vx_u16m1_m
#define vwmulu_vv_u16m2_tama __riscv_vwmulu_vv_u16m2_m
#define vwmulu_vx_u16m2_tama __riscv_vwmulu_vx_u16m2_m
#define vwmulu_vv_u16m4_tama __riscv_vwmulu_vv_u16m4_m
#define vwmulu_vx_u16m4_tama __riscv_vwmulu_vx_u16m4_m
#define vwmulu_vv_u16m8_tama __riscv_vwmulu_vv_u16m8_m
#define vwmulu_vx_u16m8_tama __riscv_vwmulu_vx_u16m8_m
#define vwmulu_vv_u32mf2_tama __riscv_vwmulu_vv_u32mf2_m
#define vwmulu_vx_u32mf2_tama __riscv_vwmulu_vx_u32mf2_m
#define vwmulu_vv_u32m1_tama __riscv_vwmulu_vv_u32m1_m
#define vwmulu_vx_u32m1_tama __riscv_vwmulu_vx_u32m1_m
#define vwmulu_vv_u32m2_tama __riscv_vwmulu_vv_u32m2_m
#define vwmulu_vx_u32m2_tama __riscv_vwmulu_vx_u32m2_m
#define vwmulu_vv_u32m4_tama __riscv_vwmulu_vv_u32m4_m
#define vwmulu_vx_u32m4_tama __riscv_vwmulu_vx_u32m4_m
#define vwmulu_vv_u32m8_tama __riscv_vwmulu_vv_u32m8_m
#define vwmulu_vx_u32m8_tama __riscv_vwmulu_vx_u32m8_m
#define vwmulu_vv_u64m1_tama __riscv_vwmulu_vv_u64m1_m
#define vwmulu_vx_u64m1_tama __riscv_vwmulu_vx_u64m1_m
#define vwmulu_vv_u64m2_tama __riscv_vwmulu_vv_u64m2_m
#define vwmulu_vx_u64m2_tama __riscv_vwmulu_vx_u64m2_m
#define vwmulu_vv_u64m4_tama __riscv_vwmulu_vv_u64m4_m
#define vwmulu_vx_u64m4_tama __riscv_vwmulu_vx_u64m4_m
#define vwmulu_vv_u64m8_tama __riscv_vwmulu_vv_u64m8_m
#define vwmulu_vx_u64m8_tama __riscv_vwmulu_vx_u64m8_m
// masked functions
#define vwmul_vv_i16mf4_tamu __riscv_vwmul_vv_i16mf4_mu
#define vwmul_vx_i16mf4_tamu __riscv_vwmul_vx_i16mf4_mu
#define vwmul_vv_i16mf2_tamu __riscv_vwmul_vv_i16mf2_mu
#define vwmul_vx_i16mf2_tamu __riscv_vwmul_vx_i16mf2_mu
#define vwmul_vv_i16m1_tamu __riscv_vwmul_vv_i16m1_mu
#define vwmul_vx_i16m1_tamu __riscv_vwmul_vx_i16m1_mu
#define vwmul_vv_i16m2_tamu __riscv_vwmul_vv_i16m2_mu
#define vwmul_vx_i16m2_tamu __riscv_vwmul_vx_i16m2_mu
#define vwmul_vv_i16m4_tamu __riscv_vwmul_vv_i16m4_mu
#define vwmul_vx_i16m4_tamu __riscv_vwmul_vx_i16m4_mu
#define vwmul_vv_i16m8_tamu __riscv_vwmul_vv_i16m8_mu
#define vwmul_vx_i16m8_tamu __riscv_vwmul_vx_i16m8_mu
#define vwmul_vv_i32mf2_tamu __riscv_vwmul_vv_i32mf2_mu
#define vwmul_vx_i32mf2_tamu __riscv_vwmul_vx_i32mf2_mu
#define vwmul_vv_i32m1_tamu __riscv_vwmul_vv_i32m1_mu
#define vwmul_vx_i32m1_tamu __riscv_vwmul_vx_i32m1_mu
#define vwmul_vv_i32m2_tamu __riscv_vwmul_vv_i32m2_mu
#define vwmul_vx_i32m2_tamu __riscv_vwmul_vx_i32m2_mu
#define vwmul_vv_i32m4_tamu __riscv_vwmul_vv_i32m4_mu
#define vwmul_vx_i32m4_tamu __riscv_vwmul_vx_i32m4_mu
#define vwmul_vv_i32m8_tamu __riscv_vwmul_vv_i32m8_mu
#define vwmul_vx_i32m8_tamu __riscv_vwmul_vx_i32m8_mu
#define vwmul_vv_i64m1_tamu __riscv_vwmul_vv_i64m1_mu
#define vwmul_vx_i64m1_tamu __riscv_vwmul_vx_i64m1_mu
#define vwmul_vv_i64m2_tamu __riscv_vwmul_vv_i64m2_mu
#define vwmul_vx_i64m2_tamu __riscv_vwmul_vx_i64m2_mu
#define vwmul_vv_i64m4_tamu __riscv_vwmul_vv_i64m4_mu
#define vwmul_vx_i64m4_tamu __riscv_vwmul_vx_i64m4_mu
#define vwmul_vv_i64m8_tamu __riscv_vwmul_vv_i64m8_mu
#define vwmul_vx_i64m8_tamu __riscv_vwmul_vx_i64m8_mu
#define vwmulsu_vv_i16mf4_tamu __riscv_vwmulsu_vv_i16mf4_mu
#define vwmulsu_vx_i16mf4_tamu __riscv_vwmulsu_vx_i16mf4_mu
#define vwmulsu_vv_i16mf2_tamu __riscv_vwmulsu_vv_i16mf2_mu
#define vwmulsu_vx_i16mf2_tamu __riscv_vwmulsu_vx_i16mf2_mu
#define vwmulsu_vv_i16m1_tamu __riscv_vwmulsu_vv_i16m1_mu
#define vwmulsu_vx_i16m1_tamu __riscv_vwmulsu_vx_i16m1_mu
#define vwmulsu_vv_i16m2_tamu __riscv_vwmulsu_vv_i16m2_mu
#define vwmulsu_vx_i16m2_tamu __riscv_vwmulsu_vx_i16m2_mu
#define vwmulsu_vv_i16m4_tamu __riscv_vwmulsu_vv_i16m4_mu
#define vwmulsu_vx_i16m4_tamu __riscv_vwmulsu_vx_i16m4_mu
#define vwmulsu_vv_i16m8_tamu __riscv_vwmulsu_vv_i16m8_mu
#define vwmulsu_vx_i16m8_tamu __riscv_vwmulsu_vx_i16m8_mu
#define vwmulsu_vv_i32mf2_tamu __riscv_vwmulsu_vv_i32mf2_mu
#define vwmulsu_vx_i32mf2_tamu __riscv_vwmulsu_vx_i32mf2_mu
#define vwmulsu_vv_i32m1_tamu __riscv_vwmulsu_vv_i32m1_mu
#define vwmulsu_vx_i32m1_tamu __riscv_vwmulsu_vx_i32m1_mu
#define vwmulsu_vv_i32m2_tamu __riscv_vwmulsu_vv_i32m2_mu
#define vwmulsu_vx_i32m2_tamu __riscv_vwmulsu_vx_i32m2_mu
#define vwmulsu_vv_i32m4_tamu __riscv_vwmulsu_vv_i32m4_mu
#define vwmulsu_vx_i32m4_tamu __riscv_vwmulsu_vx_i32m4_mu
#define vwmulsu_vv_i32m8_tamu __riscv_vwmulsu_vv_i32m8_mu
#define vwmulsu_vx_i32m8_tamu __riscv_vwmulsu_vx_i32m8_mu
#define vwmulsu_vv_i64m1_tamu __riscv_vwmulsu_vv_i64m1_mu
#define vwmulsu_vx_i64m1_tamu __riscv_vwmulsu_vx_i64m1_mu
#define vwmulsu_vv_i64m2_tamu __riscv_vwmulsu_vv_i64m2_mu
#define vwmulsu_vx_i64m2_tamu __riscv_vwmulsu_vx_i64m2_mu
#define vwmulsu_vv_i64m4_tamu __riscv_vwmulsu_vv_i64m4_mu
#define vwmulsu_vx_i64m4_tamu __riscv_vwmulsu_vx_i64m4_mu
#define vwmulsu_vv_i64m8_tamu __riscv_vwmulsu_vv_i64m8_mu
#define vwmulsu_vx_i64m8_tamu __riscv_vwmulsu_vx_i64m8_mu
#define vwmulu_vv_u16mf4_tamu __riscv_vwmulu_vv_u16mf4_mu
#define vwmulu_vx_u16mf4_tamu __riscv_vwmulu_vx_u16mf4_mu
#define vwmulu_vv_u16mf2_tamu __riscv_vwmulu_vv_u16mf2_mu
#define vwmulu_vx_u16mf2_tamu __riscv_vwmulu_vx_u16mf2_mu
#define vwmulu_vv_u16m1_tamu __riscv_vwmulu_vv_u16m1_mu
#define vwmulu_vx_u16m1_tamu __riscv_vwmulu_vx_u16m1_mu
#define vwmulu_vv_u16m2_tamu __riscv_vwmulu_vv_u16m2_mu
#define vwmulu_vx_u16m2_tamu __riscv_vwmulu_vx_u16m2_mu
#define vwmulu_vv_u16m4_tamu __riscv_vwmulu_vv_u16m4_mu
#define vwmulu_vx_u16m4_tamu __riscv_vwmulu_vx_u16m4_mu
#define vwmulu_vv_u16m8_tamu __riscv_vwmulu_vv_u16m8_mu
#define vwmulu_vx_u16m8_tamu __riscv_vwmulu_vx_u16m8_mu
#define vwmulu_vv_u32mf2_tamu __riscv_vwmulu_vv_u32mf2_mu
#define vwmulu_vx_u32mf2_tamu __riscv_vwmulu_vx_u32mf2_mu
#define vwmulu_vv_u32m1_tamu __riscv_vwmulu_vv_u32m1_mu
#define vwmulu_vx_u32m1_tamu __riscv_vwmulu_vx_u32m1_mu
#define vwmulu_vv_u32m2_tamu __riscv_vwmulu_vv_u32m2_mu
#define vwmulu_vx_u32m2_tamu __riscv_vwmulu_vx_u32m2_mu
#define vwmulu_vv_u32m4_tamu __riscv_vwmulu_vv_u32m4_mu
#define vwmulu_vx_u32m4_tamu __riscv_vwmulu_vx_u32m4_mu
#define vwmulu_vv_u32m8_tamu __riscv_vwmulu_vv_u32m8_mu
#define vwmulu_vx_u32m8_tamu __riscv_vwmulu_vx_u32m8_mu
#define vwmulu_vv_u64m1_tamu __riscv_vwmulu_vv_u64m1_mu
#define vwmulu_vx_u64m1_tamu __riscv_vwmulu_vx_u64m1_mu
#define vwmulu_vv_u64m2_tamu __riscv_vwmulu_vv_u64m2_mu
#define vwmulu_vx_u64m2_tamu __riscv_vwmulu_vx_u64m2_mu
#define vwmulu_vv_u64m4_tamu __riscv_vwmulu_vv_u64m4_mu
#define vwmulu_vx_u64m4_tamu __riscv_vwmulu_vx_u64m4_mu
#define vwmulu_vv_u64m8_tamu __riscv_vwmulu_vv_u64m8_mu
#define vwmulu_vx_u64m8_tamu __riscv_vwmulu_vx_u64m8_mu
#define vmacc_vv_i8mf8_tu __riscv_vmacc_vv_i8mf8_tu
#define vmacc_vx_i8mf8_tu __riscv_vmacc_vx_i8mf8_tu
#define vmacc_vv_i8mf4_tu __riscv_vmacc_vv_i8mf4_tu
#define vmacc_vx_i8mf4_tu __riscv_vmacc_vx_i8mf4_tu
#define vmacc_vv_i8mf2_tu __riscv_vmacc_vv_i8mf2_tu
#define vmacc_vx_i8mf2_tu __riscv_vmacc_vx_i8mf2_tu
#define vmacc_vv_i8m1_tu __riscv_vmacc_vv_i8m1_tu
#define vmacc_vx_i8m1_tu __riscv_vmacc_vx_i8m1_tu
#define vmacc_vv_i8m2_tu __riscv_vmacc_vv_i8m2_tu
#define vmacc_vx_i8m2_tu __riscv_vmacc_vx_i8m2_tu
#define vmacc_vv_i8m4_tu __riscv_vmacc_vv_i8m4_tu
#define vmacc_vx_i8m4_tu __riscv_vmacc_vx_i8m4_tu
#define vmacc_vv_i8m8_tu __riscv_vmacc_vv_i8m8_tu
#define vmacc_vx_i8m8_tu __riscv_vmacc_vx_i8m8_tu
#define vmacc_vv_i16mf4_tu __riscv_vmacc_vv_i16mf4_tu
#define vmacc_vx_i16mf4_tu __riscv_vmacc_vx_i16mf4_tu
#define vmacc_vv_i16mf2_tu __riscv_vmacc_vv_i16mf2_tu
#define vmacc_vx_i16mf2_tu __riscv_vmacc_vx_i16mf2_tu
#define vmacc_vv_i16m1_tu __riscv_vmacc_vv_i16m1_tu
#define vmacc_vx_i16m1_tu __riscv_vmacc_vx_i16m1_tu
#define vmacc_vv_i16m2_tu __riscv_vmacc_vv_i16m2_tu
#define vmacc_vx_i16m2_tu __riscv_vmacc_vx_i16m2_tu
#define vmacc_vv_i16m4_tu __riscv_vmacc_vv_i16m4_tu
#define vmacc_vx_i16m4_tu __riscv_vmacc_vx_i16m4_tu
#define vmacc_vv_i16m8_tu __riscv_vmacc_vv_i16m8_tu
#define vmacc_vx_i16m8_tu __riscv_vmacc_vx_i16m8_tu
#define vmacc_vv_i32mf2_tu __riscv_vmacc_vv_i32mf2_tu
#define vmacc_vx_i32mf2_tu __riscv_vmacc_vx_i32mf2_tu
#define vmacc_vv_i32m1_tu __riscv_vmacc_vv_i32m1_tu
#define vmacc_vx_i32m1_tu __riscv_vmacc_vx_i32m1_tu
#define vmacc_vv_i32m2_tu __riscv_vmacc_vv_i32m2_tu
#define vmacc_vx_i32m2_tu __riscv_vmacc_vx_i32m2_tu
#define vmacc_vv_i32m4_tu __riscv_vmacc_vv_i32m4_tu
#define vmacc_vx_i32m4_tu __riscv_vmacc_vx_i32m4_tu
#define vmacc_vv_i32m8_tu __riscv_vmacc_vv_i32m8_tu
#define vmacc_vx_i32m8_tu __riscv_vmacc_vx_i32m8_tu
#define vmacc_vv_i64m1_tu __riscv_vmacc_vv_i64m1_tu
#define vmacc_vx_i64m1_tu __riscv_vmacc_vx_i64m1_tu
#define vmacc_vv_i64m2_tu __riscv_vmacc_vv_i64m2_tu
#define vmacc_vx_i64m2_tu __riscv_vmacc_vx_i64m2_tu
#define vmacc_vv_i64m4_tu __riscv_vmacc_vv_i64m4_tu
#define vmacc_vx_i64m4_tu __riscv_vmacc_vx_i64m4_tu
#define vmacc_vv_i64m8_tu __riscv_vmacc_vv_i64m8_tu
#define vmacc_vx_i64m8_tu __riscv_vmacc_vx_i64m8_tu
#define vnmsac_vv_i8mf8_tu __riscv_vnmsac_vv_i8mf8_tu
#define vnmsac_vx_i8mf8_tu __riscv_vnmsac_vx_i8mf8_tu
#define vnmsac_vv_i8mf4_tu __riscv_vnmsac_vv_i8mf4_tu
#define vnmsac_vx_i8mf4_tu __riscv_vnmsac_vx_i8mf4_tu
#define vnmsac_vv_i8mf2_tu __riscv_vnmsac_vv_i8mf2_tu
#define vnmsac_vx_i8mf2_tu __riscv_vnmsac_vx_i8mf2_tu
#define vnmsac_vv_i8m1_tu __riscv_vnmsac_vv_i8m1_tu
#define vnmsac_vx_i8m1_tu __riscv_vnmsac_vx_i8m1_tu
#define vnmsac_vv_i8m2_tu __riscv_vnmsac_vv_i8m2_tu
#define vnmsac_vx_i8m2_tu __riscv_vnmsac_vx_i8m2_tu
#define vnmsac_vv_i8m4_tu __riscv_vnmsac_vv_i8m4_tu
#define vnmsac_vx_i8m4_tu __riscv_vnmsac_vx_i8m4_tu
#define vnmsac_vv_i8m8_tu __riscv_vnmsac_vv_i8m8_tu
#define vnmsac_vx_i8m8_tu __riscv_vnmsac_vx_i8m8_tu
#define vnmsac_vv_i16mf4_tu __riscv_vnmsac_vv_i16mf4_tu
#define vnmsac_vx_i16mf4_tu __riscv_vnmsac_vx_i16mf4_tu
#define vnmsac_vv_i16mf2_tu __riscv_vnmsac_vv_i16mf2_tu
#define vnmsac_vx_i16mf2_tu __riscv_vnmsac_vx_i16mf2_tu
#define vnmsac_vv_i16m1_tu __riscv_vnmsac_vv_i16m1_tu
#define vnmsac_vx_i16m1_tu __riscv_vnmsac_vx_i16m1_tu
#define vnmsac_vv_i16m2_tu __riscv_vnmsac_vv_i16m2_tu
#define vnmsac_vx_i16m2_tu __riscv_vnmsac_vx_i16m2_tu
#define vnmsac_vv_i16m4_tu __riscv_vnmsac_vv_i16m4_tu
#define vnmsac_vx_i16m4_tu __riscv_vnmsac_vx_i16m4_tu
#define vnmsac_vv_i16m8_tu __riscv_vnmsac_vv_i16m8_tu
#define vnmsac_vx_i16m8_tu __riscv_vnmsac_vx_i16m8_tu
#define vnmsac_vv_i32mf2_tu __riscv_vnmsac_vv_i32mf2_tu
#define vnmsac_vx_i32mf2_tu __riscv_vnmsac_vx_i32mf2_tu
#define vnmsac_vv_i32m1_tu __riscv_vnmsac_vv_i32m1_tu
#define vnmsac_vx_i32m1_tu __riscv_vnmsac_vx_i32m1_tu
#define vnmsac_vv_i32m2_tu __riscv_vnmsac_vv_i32m2_tu
#define vnmsac_vx_i32m2_tu __riscv_vnmsac_vx_i32m2_tu
#define vnmsac_vv_i32m4_tu __riscv_vnmsac_vv_i32m4_tu
#define vnmsac_vx_i32m4_tu __riscv_vnmsac_vx_i32m4_tu
#define vnmsac_vv_i32m8_tu __riscv_vnmsac_vv_i32m8_tu
#define vnmsac_vx_i32m8_tu __riscv_vnmsac_vx_i32m8_tu
#define vnmsac_vv_i64m1_tu __riscv_vnmsac_vv_i64m1_tu
#define vnmsac_vx_i64m1_tu __riscv_vnmsac_vx_i64m1_tu
#define vnmsac_vv_i64m2_tu __riscv_vnmsac_vv_i64m2_tu
#define vnmsac_vx_i64m2_tu __riscv_vnmsac_vx_i64m2_tu
#define vnmsac_vv_i64m4_tu __riscv_vnmsac_vv_i64m4_tu
#define vnmsac_vx_i64m4_tu __riscv_vnmsac_vx_i64m4_tu
#define vnmsac_vv_i64m8_tu __riscv_vnmsac_vv_i64m8_tu
#define vnmsac_vx_i64m8_tu __riscv_vnmsac_vx_i64m8_tu
#define vmadd_vv_i8mf8_tu __riscv_vmadd_vv_i8mf8_tu
#define vmadd_vx_i8mf8_tu __riscv_vmadd_vx_i8mf8_tu
#define vmadd_vv_i8mf4_tu __riscv_vmadd_vv_i8mf4_tu
#define vmadd_vx_i8mf4_tu __riscv_vmadd_vx_i8mf4_tu
#define vmadd_vv_i8mf2_tu __riscv_vmadd_vv_i8mf2_tu
#define vmadd_vx_i8mf2_tu __riscv_vmadd_vx_i8mf2_tu
#define vmadd_vv_i8m1_tu __riscv_vmadd_vv_i8m1_tu
#define vmadd_vx_i8m1_tu __riscv_vmadd_vx_i8m1_tu
#define vmadd_vv_i8m2_tu __riscv_vmadd_vv_i8m2_tu
#define vmadd_vx_i8m2_tu __riscv_vmadd_vx_i8m2_tu
#define vmadd_vv_i8m4_tu __riscv_vmadd_vv_i8m4_tu
#define vmadd_vx_i8m4_tu __riscv_vmadd_vx_i8m4_tu
#define vmadd_vv_i8m8_tu __riscv_vmadd_vv_i8m8_tu
#define vmadd_vx_i8m8_tu __riscv_vmadd_vx_i8m8_tu
#define vmadd_vv_i16mf4_tu __riscv_vmadd_vv_i16mf4_tu
#define vmadd_vx_i16mf4_tu __riscv_vmadd_vx_i16mf4_tu
#define vmadd_vv_i16mf2_tu __riscv_vmadd_vv_i16mf2_tu
#define vmadd_vx_i16mf2_tu __riscv_vmadd_vx_i16mf2_tu
#define vmadd_vv_i16m1_tu __riscv_vmadd_vv_i16m1_tu
#define vmadd_vx_i16m1_tu __riscv_vmadd_vx_i16m1_tu
#define vmadd_vv_i16m2_tu __riscv_vmadd_vv_i16m2_tu
#define vmadd_vx_i16m2_tu __riscv_vmadd_vx_i16m2_tu
#define vmadd_vv_i16m4_tu __riscv_vmadd_vv_i16m4_tu
#define vmadd_vx_i16m4_tu __riscv_vmadd_vx_i16m4_tu
#define vmadd_vv_i16m8_tu __riscv_vmadd_vv_i16m8_tu
#define vmadd_vx_i16m8_tu __riscv_vmadd_vx_i16m8_tu
#define vmadd_vv_i32mf2_tu __riscv_vmadd_vv_i32mf2_tu
#define vmadd_vx_i32mf2_tu __riscv_vmadd_vx_i32mf2_tu
#define vmadd_vv_i32m1_tu __riscv_vmadd_vv_i32m1_tu
#define vmadd_vx_i32m1_tu __riscv_vmadd_vx_i32m1_tu
#define vmadd_vv_i32m2_tu __riscv_vmadd_vv_i32m2_tu
#define vmadd_vx_i32m2_tu __riscv_vmadd_vx_i32m2_tu
#define vmadd_vv_i32m4_tu __riscv_vmadd_vv_i32m4_tu
#define vmadd_vx_i32m4_tu __riscv_vmadd_vx_i32m4_tu
#define vmadd_vv_i32m8_tu __riscv_vmadd_vv_i32m8_tu
#define vmadd_vx_i32m8_tu __riscv_vmadd_vx_i32m8_tu
#define vmadd_vv_i64m1_tu __riscv_vmadd_vv_i64m1_tu
#define vmadd_vx_i64m1_tu __riscv_vmadd_vx_i64m1_tu
#define vmadd_vv_i64m2_tu __riscv_vmadd_vv_i64m2_tu
#define vmadd_vx_i64m2_tu __riscv_vmadd_vx_i64m2_tu
#define vmadd_vv_i64m4_tu __riscv_vmadd_vv_i64m4_tu
#define vmadd_vx_i64m4_tu __riscv_vmadd_vx_i64m4_tu
#define vmadd_vv_i64m8_tu __riscv_vmadd_vv_i64m8_tu
#define vmadd_vx_i64m8_tu __riscv_vmadd_vx_i64m8_tu
#define vnmsub_vv_i8mf8_tu __riscv_vnmsub_vv_i8mf8_tu
#define vnmsub_vx_i8mf8_tu __riscv_vnmsub_vx_i8mf8_tu
#define vnmsub_vv_i8mf4_tu __riscv_vnmsub_vv_i8mf4_tu
#define vnmsub_vx_i8mf4_tu __riscv_vnmsub_vx_i8mf4_tu
#define vnmsub_vv_i8mf2_tu __riscv_vnmsub_vv_i8mf2_tu
#define vnmsub_vx_i8mf2_tu __riscv_vnmsub_vx_i8mf2_tu
#define vnmsub_vv_i8m1_tu __riscv_vnmsub_vv_i8m1_tu
#define vnmsub_vx_i8m1_tu __riscv_vnmsub_vx_i8m1_tu
#define vnmsub_vv_i8m2_tu __riscv_vnmsub_vv_i8m2_tu
#define vnmsub_vx_i8m2_tu __riscv_vnmsub_vx_i8m2_tu
#define vnmsub_vv_i8m4_tu __riscv_vnmsub_vv_i8m4_tu
#define vnmsub_vx_i8m4_tu __riscv_vnmsub_vx_i8m4_tu
#define vnmsub_vv_i8m8_tu __riscv_vnmsub_vv_i8m8_tu
#define vnmsub_vx_i8m8_tu __riscv_vnmsub_vx_i8m8_tu
#define vnmsub_vv_i16mf4_tu __riscv_vnmsub_vv_i16mf4_tu
#define vnmsub_vx_i16mf4_tu __riscv_vnmsub_vx_i16mf4_tu
#define vnmsub_vv_i16mf2_tu __riscv_vnmsub_vv_i16mf2_tu
#define vnmsub_vx_i16mf2_tu __riscv_vnmsub_vx_i16mf2_tu
#define vnmsub_vv_i16m1_tu __riscv_vnmsub_vv_i16m1_tu
#define vnmsub_vx_i16m1_tu __riscv_vnmsub_vx_i16m1_tu
#define vnmsub_vv_i16m2_tu __riscv_vnmsub_vv_i16m2_tu
#define vnmsub_vx_i16m2_tu __riscv_vnmsub_vx_i16m2_tu
#define vnmsub_vv_i16m4_tu __riscv_vnmsub_vv_i16m4_tu
#define vnmsub_vx_i16m4_tu __riscv_vnmsub_vx_i16m4_tu
#define vnmsub_vv_i16m8_tu __riscv_vnmsub_vv_i16m8_tu
#define vnmsub_vx_i16m8_tu __riscv_vnmsub_vx_i16m8_tu
#define vnmsub_vv_i32mf2_tu __riscv_vnmsub_vv_i32mf2_tu
#define vnmsub_vx_i32mf2_tu __riscv_vnmsub_vx_i32mf2_tu
#define vnmsub_vv_i32m1_tu __riscv_vnmsub_vv_i32m1_tu
#define vnmsub_vx_i32m1_tu __riscv_vnmsub_vx_i32m1_tu
#define vnmsub_vv_i32m2_tu __riscv_vnmsub_vv_i32m2_tu
#define vnmsub_vx_i32m2_tu __riscv_vnmsub_vx_i32m2_tu
#define vnmsub_vv_i32m4_tu __riscv_vnmsub_vv_i32m4_tu
#define vnmsub_vx_i32m4_tu __riscv_vnmsub_vx_i32m4_tu
#define vnmsub_vv_i32m8_tu __riscv_vnmsub_vv_i32m8_tu
#define vnmsub_vx_i32m8_tu __riscv_vnmsub_vx_i32m8_tu
#define vnmsub_vv_i64m1_tu __riscv_vnmsub_vv_i64m1_tu
#define vnmsub_vx_i64m1_tu __riscv_vnmsub_vx_i64m1_tu
#define vnmsub_vv_i64m2_tu __riscv_vnmsub_vv_i64m2_tu
#define vnmsub_vx_i64m2_tu __riscv_vnmsub_vx_i64m2_tu
#define vnmsub_vv_i64m4_tu __riscv_vnmsub_vv_i64m4_tu
#define vnmsub_vx_i64m4_tu __riscv_vnmsub_vx_i64m4_tu
#define vnmsub_vv_i64m8_tu __riscv_vnmsub_vv_i64m8_tu
#define vnmsub_vx_i64m8_tu __riscv_vnmsub_vx_i64m8_tu
#define vmacc_vv_u8mf8_tu __riscv_vmacc_vv_u8mf8_tu
#define vmacc_vx_u8mf8_tu __riscv_vmacc_vx_u8mf8_tu
#define vmacc_vv_u8mf4_tu __riscv_vmacc_vv_u8mf4_tu
#define vmacc_vx_u8mf4_tu __riscv_vmacc_vx_u8mf4_tu
#define vmacc_vv_u8mf2_tu __riscv_vmacc_vv_u8mf2_tu
#define vmacc_vx_u8mf2_tu __riscv_vmacc_vx_u8mf2_tu
#define vmacc_vv_u8m1_tu __riscv_vmacc_vv_u8m1_tu
#define vmacc_vx_u8m1_tu __riscv_vmacc_vx_u8m1_tu
#define vmacc_vv_u8m2_tu __riscv_vmacc_vv_u8m2_tu
#define vmacc_vx_u8m2_tu __riscv_vmacc_vx_u8m2_tu
#define vmacc_vv_u8m4_tu __riscv_vmacc_vv_u8m4_tu
#define vmacc_vx_u8m4_tu __riscv_vmacc_vx_u8m4_tu
#define vmacc_vv_u8m8_tu __riscv_vmacc_vv_u8m8_tu
#define vmacc_vx_u8m8_tu __riscv_vmacc_vx_u8m8_tu
#define vmacc_vv_u16mf4_tu __riscv_vmacc_vv_u16mf4_tu
#define vmacc_vx_u16mf4_tu __riscv_vmacc_vx_u16mf4_tu
#define vmacc_vv_u16mf2_tu __riscv_vmacc_vv_u16mf2_tu
#define vmacc_vx_u16mf2_tu __riscv_vmacc_vx_u16mf2_tu
#define vmacc_vv_u16m1_tu __riscv_vmacc_vv_u16m1_tu
#define vmacc_vx_u16m1_tu __riscv_vmacc_vx_u16m1_tu
#define vmacc_vv_u16m2_tu __riscv_vmacc_vv_u16m2_tu
#define vmacc_vx_u16m2_tu __riscv_vmacc_vx_u16m2_tu
#define vmacc_vv_u16m4_tu __riscv_vmacc_vv_u16m4_tu
#define vmacc_vx_u16m4_tu __riscv_vmacc_vx_u16m4_tu
#define vmacc_vv_u16m8_tu __riscv_vmacc_vv_u16m8_tu
#define vmacc_vx_u16m8_tu __riscv_vmacc_vx_u16m8_tu
#define vmacc_vv_u32mf2_tu __riscv_vmacc_vv_u32mf2_tu
#define vmacc_vx_u32mf2_tu __riscv_vmacc_vx_u32mf2_tu
#define vmacc_vv_u32m1_tu __riscv_vmacc_vv_u32m1_tu
#define vmacc_vx_u32m1_tu __riscv_vmacc_vx_u32m1_tu
#define vmacc_vv_u32m2_tu __riscv_vmacc_vv_u32m2_tu
#define vmacc_vx_u32m2_tu __riscv_vmacc_vx_u32m2_tu
#define vmacc_vv_u32m4_tu __riscv_vmacc_vv_u32m4_tu
#define vmacc_vx_u32m4_tu __riscv_vmacc_vx_u32m4_tu
#define vmacc_vv_u32m8_tu __riscv_vmacc_vv_u32m8_tu
#define vmacc_vx_u32m8_tu __riscv_vmacc_vx_u32m8_tu
#define vmacc_vv_u64m1_tu __riscv_vmacc_vv_u64m1_tu
#define vmacc_vx_u64m1_tu __riscv_vmacc_vx_u64m1_tu
#define vmacc_vv_u64m2_tu __riscv_vmacc_vv_u64m2_tu
#define vmacc_vx_u64m2_tu __riscv_vmacc_vx_u64m2_tu
#define vmacc_vv_u64m4_tu __riscv_vmacc_vv_u64m4_tu
#define vmacc_vx_u64m4_tu __riscv_vmacc_vx_u64m4_tu
#define vmacc_vv_u64m8_tu __riscv_vmacc_vv_u64m8_tu
#define vmacc_vx_u64m8_tu __riscv_vmacc_vx_u64m8_tu
#define vnmsac_vv_u8mf8_tu __riscv_vnmsac_vv_u8mf8_tu
#define vnmsac_vx_u8mf8_tu __riscv_vnmsac_vx_u8mf8_tu
#define vnmsac_vv_u8mf4_tu __riscv_vnmsac_vv_u8mf4_tu
#define vnmsac_vx_u8mf4_tu __riscv_vnmsac_vx_u8mf4_tu
#define vnmsac_vv_u8mf2_tu __riscv_vnmsac_vv_u8mf2_tu
#define vnmsac_vx_u8mf2_tu __riscv_vnmsac_vx_u8mf2_tu
#define vnmsac_vv_u8m1_tu __riscv_vnmsac_vv_u8m1_tu
#define vnmsac_vx_u8m1_tu __riscv_vnmsac_vx_u8m1_tu
#define vnmsac_vv_u8m2_tu __riscv_vnmsac_vv_u8m2_tu
#define vnmsac_vx_u8m2_tu __riscv_vnmsac_vx_u8m2_tu
#define vnmsac_vv_u8m4_tu __riscv_vnmsac_vv_u8m4_tu
#define vnmsac_vx_u8m4_tu __riscv_vnmsac_vx_u8m4_tu
#define vnmsac_vv_u8m8_tu __riscv_vnmsac_vv_u8m8_tu
#define vnmsac_vx_u8m8_tu __riscv_vnmsac_vx_u8m8_tu
#define vnmsac_vv_u16mf4_tu __riscv_vnmsac_vv_u16mf4_tu
#define vnmsac_vx_u16mf4_tu __riscv_vnmsac_vx_u16mf4_tu
#define vnmsac_vv_u16mf2_tu __riscv_vnmsac_vv_u16mf2_tu
#define vnmsac_vx_u16mf2_tu __riscv_vnmsac_vx_u16mf2_tu
#define vnmsac_vv_u16m1_tu __riscv_vnmsac_vv_u16m1_tu
#define vnmsac_vx_u16m1_tu __riscv_vnmsac_vx_u16m1_tu
#define vnmsac_vv_u16m2_tu __riscv_vnmsac_vv_u16m2_tu
#define vnmsac_vx_u16m2_tu __riscv_vnmsac_vx_u16m2_tu
#define vnmsac_vv_u16m4_tu __riscv_vnmsac_vv_u16m4_tu
#define vnmsac_vx_u16m4_tu __riscv_vnmsac_vx_u16m4_tu
#define vnmsac_vv_u16m8_tu __riscv_vnmsac_vv_u16m8_tu
#define vnmsac_vx_u16m8_tu __riscv_vnmsac_vx_u16m8_tu
#define vnmsac_vv_u32mf2_tu __riscv_vnmsac_vv_u32mf2_tu
#define vnmsac_vx_u32mf2_tu __riscv_vnmsac_vx_u32mf2_tu
#define vnmsac_vv_u32m1_tu __riscv_vnmsac_vv_u32m1_tu
#define vnmsac_vx_u32m1_tu __riscv_vnmsac_vx_u32m1_tu
#define vnmsac_vv_u32m2_tu __riscv_vnmsac_vv_u32m2_tu
#define vnmsac_vx_u32m2_tu __riscv_vnmsac_vx_u32m2_tu
#define vnmsac_vv_u32m4_tu __riscv_vnmsac_vv_u32m4_tu
#define vnmsac_vx_u32m4_tu __riscv_vnmsac_vx_u32m4_tu
#define vnmsac_vv_u32m8_tu __riscv_vnmsac_vv_u32m8_tu
#define vnmsac_vx_u32m8_tu __riscv_vnmsac_vx_u32m8_tu
#define vnmsac_vv_u64m1_tu __riscv_vnmsac_vv_u64m1_tu
#define vnmsac_vx_u64m1_tu __riscv_vnmsac_vx_u64m1_tu
#define vnmsac_vv_u64m2_tu __riscv_vnmsac_vv_u64m2_tu
#define vnmsac_vx_u64m2_tu __riscv_vnmsac_vx_u64m2_tu
#define vnmsac_vv_u64m4_tu __riscv_vnmsac_vv_u64m4_tu
#define vnmsac_vx_u64m4_tu __riscv_vnmsac_vx_u64m4_tu
#define vnmsac_vv_u64m8_tu __riscv_vnmsac_vv_u64m8_tu
#define vnmsac_vx_u64m8_tu __riscv_vnmsac_vx_u64m8_tu
#define vmadd_vv_u8mf8_tu __riscv_vmadd_vv_u8mf8_tu
#define vmadd_vx_u8mf8_tu __riscv_vmadd_vx_u8mf8_tu
#define vmadd_vv_u8mf4_tu __riscv_vmadd_vv_u8mf4_tu
#define vmadd_vx_u8mf4_tu __riscv_vmadd_vx_u8mf4_tu
#define vmadd_vv_u8mf2_tu __riscv_vmadd_vv_u8mf2_tu
#define vmadd_vx_u8mf2_tu __riscv_vmadd_vx_u8mf2_tu
#define vmadd_vv_u8m1_tu __riscv_vmadd_vv_u8m1_tu
#define vmadd_vx_u8m1_tu __riscv_vmadd_vx_u8m1_tu
#define vmadd_vv_u8m2_tu __riscv_vmadd_vv_u8m2_tu
#define vmadd_vx_u8m2_tu __riscv_vmadd_vx_u8m2_tu
#define vmadd_vv_u8m4_tu __riscv_vmadd_vv_u8m4_tu
#define vmadd_vx_u8m4_tu __riscv_vmadd_vx_u8m4_tu
#define vmadd_vv_u8m8_tu __riscv_vmadd_vv_u8m8_tu
#define vmadd_vx_u8m8_tu __riscv_vmadd_vx_u8m8_tu
#define vmadd_vv_u16mf4_tu __riscv_vmadd_vv_u16mf4_tu
#define vmadd_vx_u16mf4_tu __riscv_vmadd_vx_u16mf4_tu
#define vmadd_vv_u16mf2_tu __riscv_vmadd_vv_u16mf2_tu
#define vmadd_vx_u16mf2_tu __riscv_vmadd_vx_u16mf2_tu
#define vmadd_vv_u16m1_tu __riscv_vmadd_vv_u16m1_tu
#define vmadd_vx_u16m1_tu __riscv_vmadd_vx_u16m1_tu
#define vmadd_vv_u16m2_tu __riscv_vmadd_vv_u16m2_tu
#define vmadd_vx_u16m2_tu __riscv_vmadd_vx_u16m2_tu
#define vmadd_vv_u16m4_tu __riscv_vmadd_vv_u16m4_tu
#define vmadd_vx_u16m4_tu __riscv_vmadd_vx_u16m4_tu
#define vmadd_vv_u16m8_tu __riscv_vmadd_vv_u16m8_tu
#define vmadd_vx_u16m8_tu __riscv_vmadd_vx_u16m8_tu
#define vmadd_vv_u32mf2_tu __riscv_vmadd_vv_u32mf2_tu
#define vmadd_vx_u32mf2_tu __riscv_vmadd_vx_u32mf2_tu
#define vmadd_vv_u32m1_tu __riscv_vmadd_vv_u32m1_tu
#define vmadd_vx_u32m1_tu __riscv_vmadd_vx_u32m1_tu
#define vmadd_vv_u32m2_tu __riscv_vmadd_vv_u32m2_tu
#define vmadd_vx_u32m2_tu __riscv_vmadd_vx_u32m2_tu
#define vmadd_vv_u32m4_tu __riscv_vmadd_vv_u32m4_tu
#define vmadd_vx_u32m4_tu __riscv_vmadd_vx_u32m4_tu
#define vmadd_vv_u32m8_tu __riscv_vmadd_vv_u32m8_tu
#define vmadd_vx_u32m8_tu __riscv_vmadd_vx_u32m8_tu
#define vmadd_vv_u64m1_tu __riscv_vmadd_vv_u64m1_tu
#define vmadd_vx_u64m1_tu __riscv_vmadd_vx_u64m1_tu
#define vmadd_vv_u64m2_tu __riscv_vmadd_vv_u64m2_tu
#define vmadd_vx_u64m2_tu __riscv_vmadd_vx_u64m2_tu
#define vmadd_vv_u64m4_tu __riscv_vmadd_vv_u64m4_tu
#define vmadd_vx_u64m4_tu __riscv_vmadd_vx_u64m4_tu
#define vmadd_vv_u64m8_tu __riscv_vmadd_vv_u64m8_tu
#define vmadd_vx_u64m8_tu __riscv_vmadd_vx_u64m8_tu
#define vnmsub_vv_u8mf8_tu __riscv_vnmsub_vv_u8mf8_tu
#define vnmsub_vx_u8mf8_tu __riscv_vnmsub_vx_u8mf8_tu
#define vnmsub_vv_u8mf4_tu __riscv_vnmsub_vv_u8mf4_tu
#define vnmsub_vx_u8mf4_tu __riscv_vnmsub_vx_u8mf4_tu
#define vnmsub_vv_u8mf2_tu __riscv_vnmsub_vv_u8mf2_tu
#define vnmsub_vx_u8mf2_tu __riscv_vnmsub_vx_u8mf2_tu
#define vnmsub_vv_u8m1_tu __riscv_vnmsub_vv_u8m1_tu
#define vnmsub_vx_u8m1_tu __riscv_vnmsub_vx_u8m1_tu
#define vnmsub_vv_u8m2_tu __riscv_vnmsub_vv_u8m2_tu
#define vnmsub_vx_u8m2_tu __riscv_vnmsub_vx_u8m2_tu
#define vnmsub_vv_u8m4_tu __riscv_vnmsub_vv_u8m4_tu
#define vnmsub_vx_u8m4_tu __riscv_vnmsub_vx_u8m4_tu
#define vnmsub_vv_u8m8_tu __riscv_vnmsub_vv_u8m8_tu
#define vnmsub_vx_u8m8_tu __riscv_vnmsub_vx_u8m8_tu
#define vnmsub_vv_u16mf4_tu __riscv_vnmsub_vv_u16mf4_tu
#define vnmsub_vx_u16mf4_tu __riscv_vnmsub_vx_u16mf4_tu
#define vnmsub_vv_u16mf2_tu __riscv_vnmsub_vv_u16mf2_tu
#define vnmsub_vx_u16mf2_tu __riscv_vnmsub_vx_u16mf2_tu
#define vnmsub_vv_u16m1_tu __riscv_vnmsub_vv_u16m1_tu
#define vnmsub_vx_u16m1_tu __riscv_vnmsub_vx_u16m1_tu
#define vnmsub_vv_u16m2_tu __riscv_vnmsub_vv_u16m2_tu
#define vnmsub_vx_u16m2_tu __riscv_vnmsub_vx_u16m2_tu
#define vnmsub_vv_u16m4_tu __riscv_vnmsub_vv_u16m4_tu
#define vnmsub_vx_u16m4_tu __riscv_vnmsub_vx_u16m4_tu
#define vnmsub_vv_u16m8_tu __riscv_vnmsub_vv_u16m8_tu
#define vnmsub_vx_u16m8_tu __riscv_vnmsub_vx_u16m8_tu
#define vnmsub_vv_u32mf2_tu __riscv_vnmsub_vv_u32mf2_tu
#define vnmsub_vx_u32mf2_tu __riscv_vnmsub_vx_u32mf2_tu
#define vnmsub_vv_u32m1_tu __riscv_vnmsub_vv_u32m1_tu
#define vnmsub_vx_u32m1_tu __riscv_vnmsub_vx_u32m1_tu
#define vnmsub_vv_u32m2_tu __riscv_vnmsub_vv_u32m2_tu
#define vnmsub_vx_u32m2_tu __riscv_vnmsub_vx_u32m2_tu
#define vnmsub_vv_u32m4_tu __riscv_vnmsub_vv_u32m4_tu
#define vnmsub_vx_u32m4_tu __riscv_vnmsub_vx_u32m4_tu
#define vnmsub_vv_u32m8_tu __riscv_vnmsub_vv_u32m8_tu
#define vnmsub_vx_u32m8_tu __riscv_vnmsub_vx_u32m8_tu
#define vnmsub_vv_u64m1_tu __riscv_vnmsub_vv_u64m1_tu
#define vnmsub_vx_u64m1_tu __riscv_vnmsub_vx_u64m1_tu
#define vnmsub_vv_u64m2_tu __riscv_vnmsub_vv_u64m2_tu
#define vnmsub_vx_u64m2_tu __riscv_vnmsub_vx_u64m2_tu
#define vnmsub_vv_u64m4_tu __riscv_vnmsub_vv_u64m4_tu
#define vnmsub_vx_u64m4_tu __riscv_vnmsub_vx_u64m4_tu
#define vnmsub_vv_u64m8_tu __riscv_vnmsub_vv_u64m8_tu
#define vnmsub_vx_u64m8_tu __riscv_vnmsub_vx_u64m8_tu
#define vmacc_vv_i8mf8_ta __riscv_vmacc_vv_i8mf8
#define vmacc_vx_i8mf8_ta __riscv_vmacc_vx_i8mf8
#define vmacc_vv_i8mf4_ta __riscv_vmacc_vv_i8mf4
#define vmacc_vx_i8mf4_ta __riscv_vmacc_vx_i8mf4
#define vmacc_vv_i8mf2_ta __riscv_vmacc_vv_i8mf2
#define vmacc_vx_i8mf2_ta __riscv_vmacc_vx_i8mf2
#define vmacc_vv_i8m1_ta __riscv_vmacc_vv_i8m1
#define vmacc_vx_i8m1_ta __riscv_vmacc_vx_i8m1
#define vmacc_vv_i8m2_ta __riscv_vmacc_vv_i8m2
#define vmacc_vx_i8m2_ta __riscv_vmacc_vx_i8m2
#define vmacc_vv_i8m4_ta __riscv_vmacc_vv_i8m4
#define vmacc_vx_i8m4_ta __riscv_vmacc_vx_i8m4
#define vmacc_vv_i8m8_ta __riscv_vmacc_vv_i8m8
#define vmacc_vx_i8m8_ta __riscv_vmacc_vx_i8m8
#define vmacc_vv_i16mf4_ta __riscv_vmacc_vv_i16mf4
#define vmacc_vx_i16mf4_ta __riscv_vmacc_vx_i16mf4
#define vmacc_vv_i16mf2_ta __riscv_vmacc_vv_i16mf2
#define vmacc_vx_i16mf2_ta __riscv_vmacc_vx_i16mf2
#define vmacc_vv_i16m1_ta __riscv_vmacc_vv_i16m1
#define vmacc_vx_i16m1_ta __riscv_vmacc_vx_i16m1
#define vmacc_vv_i16m2_ta __riscv_vmacc_vv_i16m2
#define vmacc_vx_i16m2_ta __riscv_vmacc_vx_i16m2
#define vmacc_vv_i16m4_ta __riscv_vmacc_vv_i16m4
#define vmacc_vx_i16m4_ta __riscv_vmacc_vx_i16m4
#define vmacc_vv_i16m8_ta __riscv_vmacc_vv_i16m8
#define vmacc_vx_i16m8_ta __riscv_vmacc_vx_i16m8
#define vmacc_vv_i32mf2_ta __riscv_vmacc_vv_i32mf2
#define vmacc_vx_i32mf2_ta __riscv_vmacc_vx_i32mf2
#define vmacc_vv_i32m1_ta __riscv_vmacc_vv_i32m1
#define vmacc_vx_i32m1_ta __riscv_vmacc_vx_i32m1
#define vmacc_vv_i32m2_ta __riscv_vmacc_vv_i32m2
#define vmacc_vx_i32m2_ta __riscv_vmacc_vx_i32m2
#define vmacc_vv_i32m4_ta __riscv_vmacc_vv_i32m4
#define vmacc_vx_i32m4_ta __riscv_vmacc_vx_i32m4
#define vmacc_vv_i32m8_ta __riscv_vmacc_vv_i32m8
#define vmacc_vx_i32m8_ta __riscv_vmacc_vx_i32m8
#define vmacc_vv_i64m1_ta __riscv_vmacc_vv_i64m1
#define vmacc_vx_i64m1_ta __riscv_vmacc_vx_i64m1
#define vmacc_vv_i64m2_ta __riscv_vmacc_vv_i64m2
#define vmacc_vx_i64m2_ta __riscv_vmacc_vx_i64m2
#define vmacc_vv_i64m4_ta __riscv_vmacc_vv_i64m4
#define vmacc_vx_i64m4_ta __riscv_vmacc_vx_i64m4
#define vmacc_vv_i64m8_ta __riscv_vmacc_vv_i64m8
#define vmacc_vx_i64m8_ta __riscv_vmacc_vx_i64m8
#define vnmsac_vv_i8mf8_ta __riscv_vnmsac_vv_i8mf8
#define vnmsac_vx_i8mf8_ta __riscv_vnmsac_vx_i8mf8
#define vnmsac_vv_i8mf4_ta __riscv_vnmsac_vv_i8mf4
#define vnmsac_vx_i8mf4_ta __riscv_vnmsac_vx_i8mf4
#define vnmsac_vv_i8mf2_ta __riscv_vnmsac_vv_i8mf2
#define vnmsac_vx_i8mf2_ta __riscv_vnmsac_vx_i8mf2
#define vnmsac_vv_i8m1_ta __riscv_vnmsac_vv_i8m1
#define vnmsac_vx_i8m1_ta __riscv_vnmsac_vx_i8m1
#define vnmsac_vv_i8m2_ta __riscv_vnmsac_vv_i8m2
#define vnmsac_vx_i8m2_ta __riscv_vnmsac_vx_i8m2
#define vnmsac_vv_i8m4_ta __riscv_vnmsac_vv_i8m4
#define vnmsac_vx_i8m4_ta __riscv_vnmsac_vx_i8m4
#define vnmsac_vv_i8m8_ta __riscv_vnmsac_vv_i8m8
#define vnmsac_vx_i8m8_ta __riscv_vnmsac_vx_i8m8
#define vnmsac_vv_i16mf4_ta __riscv_vnmsac_vv_i16mf4
#define vnmsac_vx_i16mf4_ta __riscv_vnmsac_vx_i16mf4
#define vnmsac_vv_i16mf2_ta __riscv_vnmsac_vv_i16mf2
#define vnmsac_vx_i16mf2_ta __riscv_vnmsac_vx_i16mf2
#define vnmsac_vv_i16m1_ta __riscv_vnmsac_vv_i16m1
#define vnmsac_vx_i16m1_ta __riscv_vnmsac_vx_i16m1
#define vnmsac_vv_i16m2_ta __riscv_vnmsac_vv_i16m2
#define vnmsac_vx_i16m2_ta __riscv_vnmsac_vx_i16m2
#define vnmsac_vv_i16m4_ta __riscv_vnmsac_vv_i16m4
#define vnmsac_vx_i16m4_ta __riscv_vnmsac_vx_i16m4
#define vnmsac_vv_i16m8_ta __riscv_vnmsac_vv_i16m8
#define vnmsac_vx_i16m8_ta __riscv_vnmsac_vx_i16m8
#define vnmsac_vv_i32mf2_ta __riscv_vnmsac_vv_i32mf2
#define vnmsac_vx_i32mf2_ta __riscv_vnmsac_vx_i32mf2
#define vnmsac_vv_i32m1_ta __riscv_vnmsac_vv_i32m1
#define vnmsac_vx_i32m1_ta __riscv_vnmsac_vx_i32m1
#define vnmsac_vv_i32m2_ta __riscv_vnmsac_vv_i32m2
#define vnmsac_vx_i32m2_ta __riscv_vnmsac_vx_i32m2
#define vnmsac_vv_i32m4_ta __riscv_vnmsac_vv_i32m4
#define vnmsac_vx_i32m4_ta __riscv_vnmsac_vx_i32m4
#define vnmsac_vv_i32m8_ta __riscv_vnmsac_vv_i32m8
#define vnmsac_vx_i32m8_ta __riscv_vnmsac_vx_i32m8
#define vnmsac_vv_i64m1_ta __riscv_vnmsac_vv_i64m1
#define vnmsac_vx_i64m1_ta __riscv_vnmsac_vx_i64m1
#define vnmsac_vv_i64m2_ta __riscv_vnmsac_vv_i64m2
#define vnmsac_vx_i64m2_ta __riscv_vnmsac_vx_i64m2
#define vnmsac_vv_i64m4_ta __riscv_vnmsac_vv_i64m4
#define vnmsac_vx_i64m4_ta __riscv_vnmsac_vx_i64m4
#define vnmsac_vv_i64m8_ta __riscv_vnmsac_vv_i64m8
#define vnmsac_vx_i64m8_ta __riscv_vnmsac_vx_i64m8
#define vmadd_vv_i8mf8_ta __riscv_vmadd_vv_i8mf8
#define vmadd_vx_i8mf8_ta __riscv_vmadd_vx_i8mf8
#define vmadd_vv_i8mf4_ta __riscv_vmadd_vv_i8mf4
#define vmadd_vx_i8mf4_ta __riscv_vmadd_vx_i8mf4
#define vmadd_vv_i8mf2_ta __riscv_vmadd_vv_i8mf2
#define vmadd_vx_i8mf2_ta __riscv_vmadd_vx_i8mf2
#define vmadd_vv_i8m1_ta __riscv_vmadd_vv_i8m1
#define vmadd_vx_i8m1_ta __riscv_vmadd_vx_i8m1
#define vmadd_vv_i8m2_ta __riscv_vmadd_vv_i8m2
#define vmadd_vx_i8m2_ta __riscv_vmadd_vx_i8m2
#define vmadd_vv_i8m4_ta __riscv_vmadd_vv_i8m4
#define vmadd_vx_i8m4_ta __riscv_vmadd_vx_i8m4
#define vmadd_vv_i8m8_ta __riscv_vmadd_vv_i8m8
#define vmadd_vx_i8m8_ta __riscv_vmadd_vx_i8m8
#define vmadd_vv_i16mf4_ta __riscv_vmadd_vv_i16mf4
#define vmadd_vx_i16mf4_ta __riscv_vmadd_vx_i16mf4
#define vmadd_vv_i16mf2_ta __riscv_vmadd_vv_i16mf2
#define vmadd_vx_i16mf2_ta __riscv_vmadd_vx_i16mf2
#define vmadd_vv_i16m1_ta __riscv_vmadd_vv_i16m1
#define vmadd_vx_i16m1_ta __riscv_vmadd_vx_i16m1
#define vmadd_vv_i16m2_ta __riscv_vmadd_vv_i16m2
#define vmadd_vx_i16m2_ta __riscv_vmadd_vx_i16m2
#define vmadd_vv_i16m4_ta __riscv_vmadd_vv_i16m4
#define vmadd_vx_i16m4_ta __riscv_vmadd_vx_i16m4
#define vmadd_vv_i16m8_ta __riscv_vmadd_vv_i16m8
#define vmadd_vx_i16m8_ta __riscv_vmadd_vx_i16m8
#define vmadd_vv_i32mf2_ta __riscv_vmadd_vv_i32mf2
#define vmadd_vx_i32mf2_ta __riscv_vmadd_vx_i32mf2
#define vmadd_vv_i32m1_ta __riscv_vmadd_vv_i32m1
#define vmadd_vx_i32m1_ta __riscv_vmadd_vx_i32m1
#define vmadd_vv_i32m2_ta __riscv_vmadd_vv_i32m2
#define vmadd_vx_i32m2_ta __riscv_vmadd_vx_i32m2
#define vmadd_vv_i32m4_ta __riscv_vmadd_vv_i32m4
#define vmadd_vx_i32m4_ta __riscv_vmadd_vx_i32m4
#define vmadd_vv_i32m8_ta __riscv_vmadd_vv_i32m8
#define vmadd_vx_i32m8_ta __riscv_vmadd_vx_i32m8
#define vmadd_vv_i64m1_ta __riscv_vmadd_vv_i64m1
#define vmadd_vx_i64m1_ta __riscv_vmadd_vx_i64m1
#define vmadd_vv_i64m2_ta __riscv_vmadd_vv_i64m2
#define vmadd_vx_i64m2_ta __riscv_vmadd_vx_i64m2
#define vmadd_vv_i64m4_ta __riscv_vmadd_vv_i64m4
#define vmadd_vx_i64m4_ta __riscv_vmadd_vx_i64m4
#define vmadd_vv_i64m8_ta __riscv_vmadd_vv_i64m8
#define vmadd_vx_i64m8_ta __riscv_vmadd_vx_i64m8
#define vnmsub_vv_i8mf8_ta __riscv_vnmsub_vv_i8mf8
#define vnmsub_vx_i8mf8_ta __riscv_vnmsub_vx_i8mf8
#define vnmsub_vv_i8mf4_ta __riscv_vnmsub_vv_i8mf4
#define vnmsub_vx_i8mf4_ta __riscv_vnmsub_vx_i8mf4
#define vnmsub_vv_i8mf2_ta __riscv_vnmsub_vv_i8mf2
#define vnmsub_vx_i8mf2_ta __riscv_vnmsub_vx_i8mf2
#define vnmsub_vv_i8m1_ta __riscv_vnmsub_vv_i8m1
#define vnmsub_vx_i8m1_ta __riscv_vnmsub_vx_i8m1
#define vnmsub_vv_i8m2_ta __riscv_vnmsub_vv_i8m2
#define vnmsub_vx_i8m2_ta __riscv_vnmsub_vx_i8m2
#define vnmsub_vv_i8m4_ta __riscv_vnmsub_vv_i8m4
#define vnmsub_vx_i8m4_ta __riscv_vnmsub_vx_i8m4
#define vnmsub_vv_i8m8_ta __riscv_vnmsub_vv_i8m8
#define vnmsub_vx_i8m8_ta __riscv_vnmsub_vx_i8m8
#define vnmsub_vv_i16mf4_ta __riscv_vnmsub_vv_i16mf4
#define vnmsub_vx_i16mf4_ta __riscv_vnmsub_vx_i16mf4
#define vnmsub_vv_i16mf2_ta __riscv_vnmsub_vv_i16mf2
#define vnmsub_vx_i16mf2_ta __riscv_vnmsub_vx_i16mf2
#define vnmsub_vv_i16m1_ta __riscv_vnmsub_vv_i16m1
#define vnmsub_vx_i16m1_ta __riscv_vnmsub_vx_i16m1
#define vnmsub_vv_i16m2_ta __riscv_vnmsub_vv_i16m2
#define vnmsub_vx_i16m2_ta __riscv_vnmsub_vx_i16m2
#define vnmsub_vv_i16m4_ta __riscv_vnmsub_vv_i16m4
#define vnmsub_vx_i16m4_ta __riscv_vnmsub_vx_i16m4
#define vnmsub_vv_i16m8_ta __riscv_vnmsub_vv_i16m8
#define vnmsub_vx_i16m8_ta __riscv_vnmsub_vx_i16m8
#define vnmsub_vv_i32mf2_ta __riscv_vnmsub_vv_i32mf2
#define vnmsub_vx_i32mf2_ta __riscv_vnmsub_vx_i32mf2
#define vnmsub_vv_i32m1_ta __riscv_vnmsub_vv_i32m1
#define vnmsub_vx_i32m1_ta __riscv_vnmsub_vx_i32m1
#define vnmsub_vv_i32m2_ta __riscv_vnmsub_vv_i32m2
#define vnmsub_vx_i32m2_ta __riscv_vnmsub_vx_i32m2
#define vnmsub_vv_i32m4_ta __riscv_vnmsub_vv_i32m4
#define vnmsub_vx_i32m4_ta __riscv_vnmsub_vx_i32m4
#define vnmsub_vv_i32m8_ta __riscv_vnmsub_vv_i32m8
#define vnmsub_vx_i32m8_ta __riscv_vnmsub_vx_i32m8
#define vnmsub_vv_i64m1_ta __riscv_vnmsub_vv_i64m1
#define vnmsub_vx_i64m1_ta __riscv_vnmsub_vx_i64m1
#define vnmsub_vv_i64m2_ta __riscv_vnmsub_vv_i64m2
#define vnmsub_vx_i64m2_ta __riscv_vnmsub_vx_i64m2
#define vnmsub_vv_i64m4_ta __riscv_vnmsub_vv_i64m4
#define vnmsub_vx_i64m4_ta __riscv_vnmsub_vx_i64m4
#define vnmsub_vv_i64m8_ta __riscv_vnmsub_vv_i64m8
#define vnmsub_vx_i64m8_ta __riscv_vnmsub_vx_i64m8
#define vmacc_vv_u8mf8_ta __riscv_vmacc_vv_u8mf8
#define vmacc_vx_u8mf8_ta __riscv_vmacc_vx_u8mf8
#define vmacc_vv_u8mf4_ta __riscv_vmacc_vv_u8mf4
#define vmacc_vx_u8mf4_ta __riscv_vmacc_vx_u8mf4
#define vmacc_vv_u8mf2_ta __riscv_vmacc_vv_u8mf2
#define vmacc_vx_u8mf2_ta __riscv_vmacc_vx_u8mf2
#define vmacc_vv_u8m1_ta __riscv_vmacc_vv_u8m1
#define vmacc_vx_u8m1_ta __riscv_vmacc_vx_u8m1
#define vmacc_vv_u8m2_ta __riscv_vmacc_vv_u8m2
#define vmacc_vx_u8m2_ta __riscv_vmacc_vx_u8m2
#define vmacc_vv_u8m4_ta __riscv_vmacc_vv_u8m4
#define vmacc_vx_u8m4_ta __riscv_vmacc_vx_u8m4
#define vmacc_vv_u8m8_ta __riscv_vmacc_vv_u8m8
#define vmacc_vx_u8m8_ta __riscv_vmacc_vx_u8m8
#define vmacc_vv_u16mf4_ta __riscv_vmacc_vv_u16mf4
#define vmacc_vx_u16mf4_ta __riscv_vmacc_vx_u16mf4
#define vmacc_vv_u16mf2_ta __riscv_vmacc_vv_u16mf2
#define vmacc_vx_u16mf2_ta __riscv_vmacc_vx_u16mf2
#define vmacc_vv_u16m1_ta __riscv_vmacc_vv_u16m1
#define vmacc_vx_u16m1_ta __riscv_vmacc_vx_u16m1
#define vmacc_vv_u16m2_ta __riscv_vmacc_vv_u16m2
#define vmacc_vx_u16m2_ta __riscv_vmacc_vx_u16m2
#define vmacc_vv_u16m4_ta __riscv_vmacc_vv_u16m4
#define vmacc_vx_u16m4_ta __riscv_vmacc_vx_u16m4
#define vmacc_vv_u16m8_ta __riscv_vmacc_vv_u16m8
#define vmacc_vx_u16m8_ta __riscv_vmacc_vx_u16m8
#define vmacc_vv_u32mf2_ta __riscv_vmacc_vv_u32mf2
#define vmacc_vx_u32mf2_ta __riscv_vmacc_vx_u32mf2
#define vmacc_vv_u32m1_ta __riscv_vmacc_vv_u32m1
#define vmacc_vx_u32m1_ta __riscv_vmacc_vx_u32m1
#define vmacc_vv_u32m2_ta __riscv_vmacc_vv_u32m2
#define vmacc_vx_u32m2_ta __riscv_vmacc_vx_u32m2
#define vmacc_vv_u32m4_ta __riscv_vmacc_vv_u32m4
#define vmacc_vx_u32m4_ta __riscv_vmacc_vx_u32m4
#define vmacc_vv_u32m8_ta __riscv_vmacc_vv_u32m8
#define vmacc_vx_u32m8_ta __riscv_vmacc_vx_u32m8
#define vmacc_vv_u64m1_ta __riscv_vmacc_vv_u64m1
#define vmacc_vx_u64m1_ta __riscv_vmacc_vx_u64m1
#define vmacc_vv_u64m2_ta __riscv_vmacc_vv_u64m2
#define vmacc_vx_u64m2_ta __riscv_vmacc_vx_u64m2
#define vmacc_vv_u64m4_ta __riscv_vmacc_vv_u64m4
#define vmacc_vx_u64m4_ta __riscv_vmacc_vx_u64m4
#define vmacc_vv_u64m8_ta __riscv_vmacc_vv_u64m8
#define vmacc_vx_u64m8_ta __riscv_vmacc_vx_u64m8
#define vnmsac_vv_u8mf8_ta __riscv_vnmsac_vv_u8mf8
#define vnmsac_vx_u8mf8_ta __riscv_vnmsac_vx_u8mf8
#define vnmsac_vv_u8mf4_ta __riscv_vnmsac_vv_u8mf4
#define vnmsac_vx_u8mf4_ta __riscv_vnmsac_vx_u8mf4
#define vnmsac_vv_u8mf2_ta __riscv_vnmsac_vv_u8mf2
#define vnmsac_vx_u8mf2_ta __riscv_vnmsac_vx_u8mf2
#define vnmsac_vv_u8m1_ta __riscv_vnmsac_vv_u8m1
#define vnmsac_vx_u8m1_ta __riscv_vnmsac_vx_u8m1
#define vnmsac_vv_u8m2_ta __riscv_vnmsac_vv_u8m2
#define vnmsac_vx_u8m2_ta __riscv_vnmsac_vx_u8m2
#define vnmsac_vv_u8m4_ta __riscv_vnmsac_vv_u8m4
#define vnmsac_vx_u8m4_ta __riscv_vnmsac_vx_u8m4
#define vnmsac_vv_u8m8_ta __riscv_vnmsac_vv_u8m8
#define vnmsac_vx_u8m8_ta __riscv_vnmsac_vx_u8m8
#define vnmsac_vv_u16mf4_ta __riscv_vnmsac_vv_u16mf4
#define vnmsac_vx_u16mf4_ta __riscv_vnmsac_vx_u16mf4
#define vnmsac_vv_u16mf2_ta __riscv_vnmsac_vv_u16mf2
#define vnmsac_vx_u16mf2_ta __riscv_vnmsac_vx_u16mf2
#define vnmsac_vv_u16m1_ta __riscv_vnmsac_vv_u16m1
#define vnmsac_vx_u16m1_ta __riscv_vnmsac_vx_u16m1
#define vnmsac_vv_u16m2_ta __riscv_vnmsac_vv_u16m2
#define vnmsac_vx_u16m2_ta __riscv_vnmsac_vx_u16m2
#define vnmsac_vv_u16m4_ta __riscv_vnmsac_vv_u16m4
#define vnmsac_vx_u16m4_ta __riscv_vnmsac_vx_u16m4
#define vnmsac_vv_u16m8_ta __riscv_vnmsac_vv_u16m8
#define vnmsac_vx_u16m8_ta __riscv_vnmsac_vx_u16m8
#define vnmsac_vv_u32mf2_ta __riscv_vnmsac_vv_u32mf2
#define vnmsac_vx_u32mf2_ta __riscv_vnmsac_vx_u32mf2
#define vnmsac_vv_u32m1_ta __riscv_vnmsac_vv_u32m1
#define vnmsac_vx_u32m1_ta __riscv_vnmsac_vx_u32m1
#define vnmsac_vv_u32m2_ta __riscv_vnmsac_vv_u32m2
#define vnmsac_vx_u32m2_ta __riscv_vnmsac_vx_u32m2
#define vnmsac_vv_u32m4_ta __riscv_vnmsac_vv_u32m4
#define vnmsac_vx_u32m4_ta __riscv_vnmsac_vx_u32m4
#define vnmsac_vv_u32m8_ta __riscv_vnmsac_vv_u32m8
#define vnmsac_vx_u32m8_ta __riscv_vnmsac_vx_u32m8
#define vnmsac_vv_u64m1_ta __riscv_vnmsac_vv_u64m1
#define vnmsac_vx_u64m1_ta __riscv_vnmsac_vx_u64m1
#define vnmsac_vv_u64m2_ta __riscv_vnmsac_vv_u64m2
#define vnmsac_vx_u64m2_ta __riscv_vnmsac_vx_u64m2
#define vnmsac_vv_u64m4_ta __riscv_vnmsac_vv_u64m4
#define vnmsac_vx_u64m4_ta __riscv_vnmsac_vx_u64m4
#define vnmsac_vv_u64m8_ta __riscv_vnmsac_vv_u64m8
#define vnmsac_vx_u64m8_ta __riscv_vnmsac_vx_u64m8
#define vmadd_vv_u8mf8_ta __riscv_vmadd_vv_u8mf8
#define vmadd_vx_u8mf8_ta __riscv_vmadd_vx_u8mf8
#define vmadd_vv_u8mf4_ta __riscv_vmadd_vv_u8mf4
#define vmadd_vx_u8mf4_ta __riscv_vmadd_vx_u8mf4
#define vmadd_vv_u8mf2_ta __riscv_vmadd_vv_u8mf2
#define vmadd_vx_u8mf2_ta __riscv_vmadd_vx_u8mf2
#define vmadd_vv_u8m1_ta __riscv_vmadd_vv_u8m1
#define vmadd_vx_u8m1_ta __riscv_vmadd_vx_u8m1
#define vmadd_vv_u8m2_ta __riscv_vmadd_vv_u8m2
#define vmadd_vx_u8m2_ta __riscv_vmadd_vx_u8m2
#define vmadd_vv_u8m4_ta __riscv_vmadd_vv_u8m4
#define vmadd_vx_u8m4_ta __riscv_vmadd_vx_u8m4
#define vmadd_vv_u8m8_ta __riscv_vmadd_vv_u8m8
#define vmadd_vx_u8m8_ta __riscv_vmadd_vx_u8m8
#define vmadd_vv_u16mf4_ta __riscv_vmadd_vv_u16mf4
#define vmadd_vx_u16mf4_ta __riscv_vmadd_vx_u16mf4
#define vmadd_vv_u16mf2_ta __riscv_vmadd_vv_u16mf2
#define vmadd_vx_u16mf2_ta __riscv_vmadd_vx_u16mf2
#define vmadd_vv_u16m1_ta __riscv_vmadd_vv_u16m1
#define vmadd_vx_u16m1_ta __riscv_vmadd_vx_u16m1
#define vmadd_vv_u16m2_ta __riscv_vmadd_vv_u16m2
#define vmadd_vx_u16m2_ta __riscv_vmadd_vx_u16m2
#define vmadd_vv_u16m4_ta __riscv_vmadd_vv_u16m4
#define vmadd_vx_u16m4_ta __riscv_vmadd_vx_u16m4
#define vmadd_vv_u16m8_ta __riscv_vmadd_vv_u16m8
#define vmadd_vx_u16m8_ta __riscv_vmadd_vx_u16m8
#define vmadd_vv_u32mf2_ta __riscv_vmadd_vv_u32mf2
#define vmadd_vx_u32mf2_ta __riscv_vmadd_vx_u32mf2
#define vmadd_vv_u32m1_ta __riscv_vmadd_vv_u32m1
#define vmadd_vx_u32m1_ta __riscv_vmadd_vx_u32m1
#define vmadd_vv_u32m2_ta __riscv_vmadd_vv_u32m2
#define vmadd_vx_u32m2_ta __riscv_vmadd_vx_u32m2
#define vmadd_vv_u32m4_ta __riscv_vmadd_vv_u32m4
#define vmadd_vx_u32m4_ta __riscv_vmadd_vx_u32m4
#define vmadd_vv_u32m8_ta __riscv_vmadd_vv_u32m8
#define vmadd_vx_u32m8_ta __riscv_vmadd_vx_u32m8
#define vmadd_vv_u64m1_ta __riscv_vmadd_vv_u64m1
#define vmadd_vx_u64m1_ta __riscv_vmadd_vx_u64m1
#define vmadd_vv_u64m2_ta __riscv_vmadd_vv_u64m2
#define vmadd_vx_u64m2_ta __riscv_vmadd_vx_u64m2
#define vmadd_vv_u64m4_ta __riscv_vmadd_vv_u64m4
#define vmadd_vx_u64m4_ta __riscv_vmadd_vx_u64m4
#define vmadd_vv_u64m8_ta __riscv_vmadd_vv_u64m8
#define vmadd_vx_u64m8_ta __riscv_vmadd_vx_u64m8
#define vnmsub_vv_u8mf8_ta __riscv_vnmsub_vv_u8mf8
#define vnmsub_vx_u8mf8_ta __riscv_vnmsub_vx_u8mf8
#define vnmsub_vv_u8mf4_ta __riscv_vnmsub_vv_u8mf4
#define vnmsub_vx_u8mf4_ta __riscv_vnmsub_vx_u8mf4
#define vnmsub_vv_u8mf2_ta __riscv_vnmsub_vv_u8mf2
#define vnmsub_vx_u8mf2_ta __riscv_vnmsub_vx_u8mf2
#define vnmsub_vv_u8m1_ta __riscv_vnmsub_vv_u8m1
#define vnmsub_vx_u8m1_ta __riscv_vnmsub_vx_u8m1
#define vnmsub_vv_u8m2_ta __riscv_vnmsub_vv_u8m2
#define vnmsub_vx_u8m2_ta __riscv_vnmsub_vx_u8m2
#define vnmsub_vv_u8m4_ta __riscv_vnmsub_vv_u8m4
#define vnmsub_vx_u8m4_ta __riscv_vnmsub_vx_u8m4
#define vnmsub_vv_u8m8_ta __riscv_vnmsub_vv_u8m8
#define vnmsub_vx_u8m8_ta __riscv_vnmsub_vx_u8m8
#define vnmsub_vv_u16mf4_ta __riscv_vnmsub_vv_u16mf4
#define vnmsub_vx_u16mf4_ta __riscv_vnmsub_vx_u16mf4
#define vnmsub_vv_u16mf2_ta __riscv_vnmsub_vv_u16mf2
#define vnmsub_vx_u16mf2_ta __riscv_vnmsub_vx_u16mf2
#define vnmsub_vv_u16m1_ta __riscv_vnmsub_vv_u16m1
#define vnmsub_vx_u16m1_ta __riscv_vnmsub_vx_u16m1
#define vnmsub_vv_u16m2_ta __riscv_vnmsub_vv_u16m2
#define vnmsub_vx_u16m2_ta __riscv_vnmsub_vx_u16m2
#define vnmsub_vv_u16m4_ta __riscv_vnmsub_vv_u16m4
#define vnmsub_vx_u16m4_ta __riscv_vnmsub_vx_u16m4
#define vnmsub_vv_u16m8_ta __riscv_vnmsub_vv_u16m8
#define vnmsub_vx_u16m8_ta __riscv_vnmsub_vx_u16m8
#define vnmsub_vv_u32mf2_ta __riscv_vnmsub_vv_u32mf2
#define vnmsub_vx_u32mf2_ta __riscv_vnmsub_vx_u32mf2
#define vnmsub_vv_u32m1_ta __riscv_vnmsub_vv_u32m1
#define vnmsub_vx_u32m1_ta __riscv_vnmsub_vx_u32m1
#define vnmsub_vv_u32m2_ta __riscv_vnmsub_vv_u32m2
#define vnmsub_vx_u32m2_ta __riscv_vnmsub_vx_u32m2
#define vnmsub_vv_u32m4_ta __riscv_vnmsub_vv_u32m4
#define vnmsub_vx_u32m4_ta __riscv_vnmsub_vx_u32m4
#define vnmsub_vv_u32m8_ta __riscv_vnmsub_vv_u32m8
#define vnmsub_vx_u32m8_ta __riscv_vnmsub_vx_u32m8
#define vnmsub_vv_u64m1_ta __riscv_vnmsub_vv_u64m1
#define vnmsub_vx_u64m1_ta __riscv_vnmsub_vx_u64m1
#define vnmsub_vv_u64m2_ta __riscv_vnmsub_vv_u64m2
#define vnmsub_vx_u64m2_ta __riscv_vnmsub_vx_u64m2
#define vnmsub_vv_u64m4_ta __riscv_vnmsub_vv_u64m4
#define vnmsub_vx_u64m4_ta __riscv_vnmsub_vx_u64m4
#define vnmsub_vv_u64m8_ta __riscv_vnmsub_vv_u64m8
#define vnmsub_vx_u64m8_ta __riscv_vnmsub_vx_u64m8
// masked functions
#define vmacc_vv_i8mf8_tuma __riscv_vmacc_vv_i8mf8_tum
#define vmacc_vx_i8mf8_tuma __riscv_vmacc_vx_i8mf8_tum
#define vmacc_vv_i8mf4_tuma __riscv_vmacc_vv_i8mf4_tum
#define vmacc_vx_i8mf4_tuma __riscv_vmacc_vx_i8mf4_tum
#define vmacc_vv_i8mf2_tuma __riscv_vmacc_vv_i8mf2_tum
#define vmacc_vx_i8mf2_tuma __riscv_vmacc_vx_i8mf2_tum
#define vmacc_vv_i8m1_tuma __riscv_vmacc_vv_i8m1_tum
#define vmacc_vx_i8m1_tuma __riscv_vmacc_vx_i8m1_tum
#define vmacc_vv_i8m2_tuma __riscv_vmacc_vv_i8m2_tum
#define vmacc_vx_i8m2_tuma __riscv_vmacc_vx_i8m2_tum
#define vmacc_vv_i8m4_tuma __riscv_vmacc_vv_i8m4_tum
#define vmacc_vx_i8m4_tuma __riscv_vmacc_vx_i8m4_tum
#define vmacc_vv_i8m8_tuma __riscv_vmacc_vv_i8m8_tum
#define vmacc_vx_i8m8_tuma __riscv_vmacc_vx_i8m8_tum
#define vmacc_vv_i16mf4_tuma __riscv_vmacc_vv_i16mf4_tum
#define vmacc_vx_i16mf4_tuma __riscv_vmacc_vx_i16mf4_tum
#define vmacc_vv_i16mf2_tuma __riscv_vmacc_vv_i16mf2_tum
#define vmacc_vx_i16mf2_tuma __riscv_vmacc_vx_i16mf2_tum
#define vmacc_vv_i16m1_tuma __riscv_vmacc_vv_i16m1_tum
#define vmacc_vx_i16m1_tuma __riscv_vmacc_vx_i16m1_tum
#define vmacc_vv_i16m2_tuma __riscv_vmacc_vv_i16m2_tum
#define vmacc_vx_i16m2_tuma __riscv_vmacc_vx_i16m2_tum
#define vmacc_vv_i16m4_tuma __riscv_vmacc_vv_i16m4_tum
#define vmacc_vx_i16m4_tuma __riscv_vmacc_vx_i16m4_tum
#define vmacc_vv_i16m8_tuma __riscv_vmacc_vv_i16m8_tum
#define vmacc_vx_i16m8_tuma __riscv_vmacc_vx_i16m8_tum
#define vmacc_vv_i32mf2_tuma __riscv_vmacc_vv_i32mf2_tum
#define vmacc_vx_i32mf2_tuma __riscv_vmacc_vx_i32mf2_tum
#define vmacc_vv_i32m1_tuma __riscv_vmacc_vv_i32m1_tum
#define vmacc_vx_i32m1_tuma __riscv_vmacc_vx_i32m1_tum
#define vmacc_vv_i32m2_tuma __riscv_vmacc_vv_i32m2_tum
#define vmacc_vx_i32m2_tuma __riscv_vmacc_vx_i32m2_tum
#define vmacc_vv_i32m4_tuma __riscv_vmacc_vv_i32m4_tum
#define vmacc_vx_i32m4_tuma __riscv_vmacc_vx_i32m4_tum
#define vmacc_vv_i32m8_tuma __riscv_vmacc_vv_i32m8_tum
#define vmacc_vx_i32m8_tuma __riscv_vmacc_vx_i32m8_tum
#define vmacc_vv_i64m1_tuma __riscv_vmacc_vv_i64m1_tum
#define vmacc_vx_i64m1_tuma __riscv_vmacc_vx_i64m1_tum
#define vmacc_vv_i64m2_tuma __riscv_vmacc_vv_i64m2_tum
#define vmacc_vx_i64m2_tuma __riscv_vmacc_vx_i64m2_tum
#define vmacc_vv_i64m4_tuma __riscv_vmacc_vv_i64m4_tum
#define vmacc_vx_i64m4_tuma __riscv_vmacc_vx_i64m4_tum
#define vmacc_vv_i64m8_tuma __riscv_vmacc_vv_i64m8_tum
#define vmacc_vx_i64m8_tuma __riscv_vmacc_vx_i64m8_tum
#define vnmsac_vv_i8mf8_tuma __riscv_vnmsac_vv_i8mf8_tum
#define vnmsac_vx_i8mf8_tuma __riscv_vnmsac_vx_i8mf8_tum
#define vnmsac_vv_i8mf4_tuma __riscv_vnmsac_vv_i8mf4_tum
#define vnmsac_vx_i8mf4_tuma __riscv_vnmsac_vx_i8mf4_tum
#define vnmsac_vv_i8mf2_tuma __riscv_vnmsac_vv_i8mf2_tum
#define vnmsac_vx_i8mf2_tuma __riscv_vnmsac_vx_i8mf2_tum
#define vnmsac_vv_i8m1_tuma __riscv_vnmsac_vv_i8m1_tum
#define vnmsac_vx_i8m1_tuma __riscv_vnmsac_vx_i8m1_tum
#define vnmsac_vv_i8m2_tuma __riscv_vnmsac_vv_i8m2_tum
#define vnmsac_vx_i8m2_tuma __riscv_vnmsac_vx_i8m2_tum
#define vnmsac_vv_i8m4_tuma __riscv_vnmsac_vv_i8m4_tum
#define vnmsac_vx_i8m4_tuma __riscv_vnmsac_vx_i8m4_tum
#define vnmsac_vv_i8m8_tuma __riscv_vnmsac_vv_i8m8_tum
#define vnmsac_vx_i8m8_tuma __riscv_vnmsac_vx_i8m8_tum
#define vnmsac_vv_i16mf4_tuma __riscv_vnmsac_vv_i16mf4_tum
#define vnmsac_vx_i16mf4_tuma __riscv_vnmsac_vx_i16mf4_tum
#define vnmsac_vv_i16mf2_tuma __riscv_vnmsac_vv_i16mf2_tum
#define vnmsac_vx_i16mf2_tuma __riscv_vnmsac_vx_i16mf2_tum
#define vnmsac_vv_i16m1_tuma __riscv_vnmsac_vv_i16m1_tum
#define vnmsac_vx_i16m1_tuma __riscv_vnmsac_vx_i16m1_tum
#define vnmsac_vv_i16m2_tuma __riscv_vnmsac_vv_i16m2_tum
#define vnmsac_vx_i16m2_tuma __riscv_vnmsac_vx_i16m2_tum
#define vnmsac_vv_i16m4_tuma __riscv_vnmsac_vv_i16m4_tum
#define vnmsac_vx_i16m4_tuma __riscv_vnmsac_vx_i16m4_tum
#define vnmsac_vv_i16m8_tuma __riscv_vnmsac_vv_i16m8_tum
#define vnmsac_vx_i16m8_tuma __riscv_vnmsac_vx_i16m8_tum
#define vnmsac_vv_i32mf2_tuma __riscv_vnmsac_vv_i32mf2_tum
#define vnmsac_vx_i32mf2_tuma __riscv_vnmsac_vx_i32mf2_tum
#define vnmsac_vv_i32m1_tuma __riscv_vnmsac_vv_i32m1_tum
#define vnmsac_vx_i32m1_tuma __riscv_vnmsac_vx_i32m1_tum
#define vnmsac_vv_i32m2_tuma __riscv_vnmsac_vv_i32m2_tum
#define vnmsac_vx_i32m2_tuma __riscv_vnmsac_vx_i32m2_tum
#define vnmsac_vv_i32m4_tuma __riscv_vnmsac_vv_i32m4_tum
#define vnmsac_vx_i32m4_tuma __riscv_vnmsac_vx_i32m4_tum
#define vnmsac_vv_i32m8_tuma __riscv_vnmsac_vv_i32m8_tum
#define vnmsac_vx_i32m8_tuma __riscv_vnmsac_vx_i32m8_tum
#define vnmsac_vv_i64m1_tuma __riscv_vnmsac_vv_i64m1_tum
#define vnmsac_vx_i64m1_tuma __riscv_vnmsac_vx_i64m1_tum
#define vnmsac_vv_i64m2_tuma __riscv_vnmsac_vv_i64m2_tum
#define vnmsac_vx_i64m2_tuma __riscv_vnmsac_vx_i64m2_tum
#define vnmsac_vv_i64m4_tuma __riscv_vnmsac_vv_i64m4_tum
#define vnmsac_vx_i64m4_tuma __riscv_vnmsac_vx_i64m4_tum
#define vnmsac_vv_i64m8_tuma __riscv_vnmsac_vv_i64m8_tum
#define vnmsac_vx_i64m8_tuma __riscv_vnmsac_vx_i64m8_tum
#define vmadd_vv_i8mf8_tuma __riscv_vmadd_vv_i8mf8_tum
#define vmadd_vx_i8mf8_tuma __riscv_vmadd_vx_i8mf8_tum
#define vmadd_vv_i8mf4_tuma __riscv_vmadd_vv_i8mf4_tum
#define vmadd_vx_i8mf4_tuma __riscv_vmadd_vx_i8mf4_tum
#define vmadd_vv_i8mf2_tuma __riscv_vmadd_vv_i8mf2_tum
#define vmadd_vx_i8mf2_tuma __riscv_vmadd_vx_i8mf2_tum
#define vmadd_vv_i8m1_tuma __riscv_vmadd_vv_i8m1_tum
#define vmadd_vx_i8m1_tuma __riscv_vmadd_vx_i8m1_tum
#define vmadd_vv_i8m2_tuma __riscv_vmadd_vv_i8m2_tum
#define vmadd_vx_i8m2_tuma __riscv_vmadd_vx_i8m2_tum
#define vmadd_vv_i8m4_tuma __riscv_vmadd_vv_i8m4_tum
#define vmadd_vx_i8m4_tuma __riscv_vmadd_vx_i8m4_tum
#define vmadd_vv_i8m8_tuma __riscv_vmadd_vv_i8m8_tum
#define vmadd_vx_i8m8_tuma __riscv_vmadd_vx_i8m8_tum
#define vmadd_vv_i16mf4_tuma __riscv_vmadd_vv_i16mf4_tum
#define vmadd_vx_i16mf4_tuma __riscv_vmadd_vx_i16mf4_tum
#define vmadd_vv_i16mf2_tuma __riscv_vmadd_vv_i16mf2_tum
#define vmadd_vx_i16mf2_tuma __riscv_vmadd_vx_i16mf2_tum
#define vmadd_vv_i16m1_tuma __riscv_vmadd_vv_i16m1_tum
#define vmadd_vx_i16m1_tuma __riscv_vmadd_vx_i16m1_tum
#define vmadd_vv_i16m2_tuma __riscv_vmadd_vv_i16m2_tum
#define vmadd_vx_i16m2_tuma __riscv_vmadd_vx_i16m2_tum
#define vmadd_vv_i16m4_tuma __riscv_vmadd_vv_i16m4_tum
#define vmadd_vx_i16m4_tuma __riscv_vmadd_vx_i16m4_tum
#define vmadd_vv_i16m8_tuma __riscv_vmadd_vv_i16m8_tum
#define vmadd_vx_i16m8_tuma __riscv_vmadd_vx_i16m8_tum
#define vmadd_vv_i32mf2_tuma __riscv_vmadd_vv_i32mf2_tum
#define vmadd_vx_i32mf2_tuma __riscv_vmadd_vx_i32mf2_tum
#define vmadd_vv_i32m1_tuma __riscv_vmadd_vv_i32m1_tum
#define vmadd_vx_i32m1_tuma __riscv_vmadd_vx_i32m1_tum
#define vmadd_vv_i32m2_tuma __riscv_vmadd_vv_i32m2_tum
#define vmadd_vx_i32m2_tuma __riscv_vmadd_vx_i32m2_tum
#define vmadd_vv_i32m4_tuma __riscv_vmadd_vv_i32m4_tum
#define vmadd_vx_i32m4_tuma __riscv_vmadd_vx_i32m4_tum
#define vmadd_vv_i32m8_tuma __riscv_vmadd_vv_i32m8_tum
#define vmadd_vx_i32m8_tuma __riscv_vmadd_vx_i32m8_tum
#define vmadd_vv_i64m1_tuma __riscv_vmadd_vv_i64m1_tum
#define vmadd_vx_i64m1_tuma __riscv_vmadd_vx_i64m1_tum
#define vmadd_vv_i64m2_tuma __riscv_vmadd_vv_i64m2_tum
#define vmadd_vx_i64m2_tuma __riscv_vmadd_vx_i64m2_tum
#define vmadd_vv_i64m4_tuma __riscv_vmadd_vv_i64m4_tum
#define vmadd_vx_i64m4_tuma __riscv_vmadd_vx_i64m4_tum
#define vmadd_vv_i64m8_tuma __riscv_vmadd_vv_i64m8_tum
#define vmadd_vx_i64m8_tuma __riscv_vmadd_vx_i64m8_tum
#define vnmsub_vv_i8mf8_tuma __riscv_vnmsub_vv_i8mf8_tum
#define vnmsub_vx_i8mf8_tuma __riscv_vnmsub_vx_i8mf8_tum
#define vnmsub_vv_i8mf4_tuma __riscv_vnmsub_vv_i8mf4_tum
#define vnmsub_vx_i8mf4_tuma __riscv_vnmsub_vx_i8mf4_tum
#define vnmsub_vv_i8mf2_tuma __riscv_vnmsub_vv_i8mf2_tum
#define vnmsub_vx_i8mf2_tuma __riscv_vnmsub_vx_i8mf2_tum
#define vnmsub_vv_i8m1_tuma __riscv_vnmsub_vv_i8m1_tum
#define vnmsub_vx_i8m1_tuma __riscv_vnmsub_vx_i8m1_tum
#define vnmsub_vv_i8m2_tuma __riscv_vnmsub_vv_i8m2_tum
#define vnmsub_vx_i8m2_tuma __riscv_vnmsub_vx_i8m2_tum
#define vnmsub_vv_i8m4_tuma __riscv_vnmsub_vv_i8m4_tum
#define vnmsub_vx_i8m4_tuma __riscv_vnmsub_vx_i8m4_tum
#define vnmsub_vv_i8m8_tuma __riscv_vnmsub_vv_i8m8_tum
#define vnmsub_vx_i8m8_tuma __riscv_vnmsub_vx_i8m8_tum
#define vnmsub_vv_i16mf4_tuma __riscv_vnmsub_vv_i16mf4_tum
#define vnmsub_vx_i16mf4_tuma __riscv_vnmsub_vx_i16mf4_tum
#define vnmsub_vv_i16mf2_tuma __riscv_vnmsub_vv_i16mf2_tum
#define vnmsub_vx_i16mf2_tuma __riscv_vnmsub_vx_i16mf2_tum
#define vnmsub_vv_i16m1_tuma __riscv_vnmsub_vv_i16m1_tum
#define vnmsub_vx_i16m1_tuma __riscv_vnmsub_vx_i16m1_tum
#define vnmsub_vv_i16m2_tuma __riscv_vnmsub_vv_i16m2_tum
#define vnmsub_vx_i16m2_tuma __riscv_vnmsub_vx_i16m2_tum
#define vnmsub_vv_i16m4_tuma __riscv_vnmsub_vv_i16m4_tum
#define vnmsub_vx_i16m4_tuma __riscv_vnmsub_vx_i16m4_tum
#define vnmsub_vv_i16m8_tuma __riscv_vnmsub_vv_i16m8_tum
#define vnmsub_vx_i16m8_tuma __riscv_vnmsub_vx_i16m8_tum
#define vnmsub_vv_i32mf2_tuma __riscv_vnmsub_vv_i32mf2_tum
#define vnmsub_vx_i32mf2_tuma __riscv_vnmsub_vx_i32mf2_tum
#define vnmsub_vv_i32m1_tuma __riscv_vnmsub_vv_i32m1_tum
#define vnmsub_vx_i32m1_tuma __riscv_vnmsub_vx_i32m1_tum
#define vnmsub_vv_i32m2_tuma __riscv_vnmsub_vv_i32m2_tum
#define vnmsub_vx_i32m2_tuma __riscv_vnmsub_vx_i32m2_tum
#define vnmsub_vv_i32m4_tuma __riscv_vnmsub_vv_i32m4_tum
#define vnmsub_vx_i32m4_tuma __riscv_vnmsub_vx_i32m4_tum
#define vnmsub_vv_i32m8_tuma __riscv_vnmsub_vv_i32m8_tum
#define vnmsub_vx_i32m8_tuma __riscv_vnmsub_vx_i32m8_tum
#define vnmsub_vv_i64m1_tuma __riscv_vnmsub_vv_i64m1_tum
#define vnmsub_vx_i64m1_tuma __riscv_vnmsub_vx_i64m1_tum
#define vnmsub_vv_i64m2_tuma __riscv_vnmsub_vv_i64m2_tum
#define vnmsub_vx_i64m2_tuma __riscv_vnmsub_vx_i64m2_tum
#define vnmsub_vv_i64m4_tuma __riscv_vnmsub_vv_i64m4_tum
#define vnmsub_vx_i64m4_tuma __riscv_vnmsub_vx_i64m4_tum
#define vnmsub_vv_i64m8_tuma __riscv_vnmsub_vv_i64m8_tum
#define vnmsub_vx_i64m8_tuma __riscv_vnmsub_vx_i64m8_tum
#define vmacc_vv_u8mf8_tuma __riscv_vmacc_vv_u8mf8_tum
#define vmacc_vx_u8mf8_tuma __riscv_vmacc_vx_u8mf8_tum
#define vmacc_vv_u8mf4_tuma __riscv_vmacc_vv_u8mf4_tum
#define vmacc_vx_u8mf4_tuma __riscv_vmacc_vx_u8mf4_tum
#define vmacc_vv_u8mf2_tuma __riscv_vmacc_vv_u8mf2_tum
#define vmacc_vx_u8mf2_tuma __riscv_vmacc_vx_u8mf2_tum
#define vmacc_vv_u8m1_tuma __riscv_vmacc_vv_u8m1_tum
#define vmacc_vx_u8m1_tuma __riscv_vmacc_vx_u8m1_tum
#define vmacc_vv_u8m2_tuma __riscv_vmacc_vv_u8m2_tum
#define vmacc_vx_u8m2_tuma __riscv_vmacc_vx_u8m2_tum
#define vmacc_vv_u8m4_tuma __riscv_vmacc_vv_u8m4_tum
#define vmacc_vx_u8m4_tuma __riscv_vmacc_vx_u8m4_tum
#define vmacc_vv_u8m8_tuma __riscv_vmacc_vv_u8m8_tum
#define vmacc_vx_u8m8_tuma __riscv_vmacc_vx_u8m8_tum
#define vmacc_vv_u16mf4_tuma __riscv_vmacc_vv_u16mf4_tum
#define vmacc_vx_u16mf4_tuma __riscv_vmacc_vx_u16mf4_tum
#define vmacc_vv_u16mf2_tuma __riscv_vmacc_vv_u16mf2_tum
#define vmacc_vx_u16mf2_tuma __riscv_vmacc_vx_u16mf2_tum
#define vmacc_vv_u16m1_tuma __riscv_vmacc_vv_u16m1_tum
#define vmacc_vx_u16m1_tuma __riscv_vmacc_vx_u16m1_tum
#define vmacc_vv_u16m2_tuma __riscv_vmacc_vv_u16m2_tum
#define vmacc_vx_u16m2_tuma __riscv_vmacc_vx_u16m2_tum
#define vmacc_vv_u16m4_tuma __riscv_vmacc_vv_u16m4_tum
#define vmacc_vx_u16m4_tuma __riscv_vmacc_vx_u16m4_tum
#define vmacc_vv_u16m8_tuma __riscv_vmacc_vv_u16m8_tum
#define vmacc_vx_u16m8_tuma __riscv_vmacc_vx_u16m8_tum
#define vmacc_vv_u32mf2_tuma __riscv_vmacc_vv_u32mf2_tum
#define vmacc_vx_u32mf2_tuma __riscv_vmacc_vx_u32mf2_tum
#define vmacc_vv_u32m1_tuma __riscv_vmacc_vv_u32m1_tum
#define vmacc_vx_u32m1_tuma __riscv_vmacc_vx_u32m1_tum
#define vmacc_vv_u32m2_tuma __riscv_vmacc_vv_u32m2_tum
#define vmacc_vx_u32m2_tuma __riscv_vmacc_vx_u32m2_tum
#define vmacc_vv_u32m4_tuma __riscv_vmacc_vv_u32m4_tum
#define vmacc_vx_u32m4_tuma __riscv_vmacc_vx_u32m4_tum
#define vmacc_vv_u32m8_tuma __riscv_vmacc_vv_u32m8_tum
#define vmacc_vx_u32m8_tuma __riscv_vmacc_vx_u32m8_tum
#define vmacc_vv_u64m1_tuma __riscv_vmacc_vv_u64m1_tum
#define vmacc_vx_u64m1_tuma __riscv_vmacc_vx_u64m1_tum
#define vmacc_vv_u64m2_tuma __riscv_vmacc_vv_u64m2_tum
#define vmacc_vx_u64m2_tuma __riscv_vmacc_vx_u64m2_tum
#define vmacc_vv_u64m4_tuma __riscv_vmacc_vv_u64m4_tum
#define vmacc_vx_u64m4_tuma __riscv_vmacc_vx_u64m4_tum
#define vmacc_vv_u64m8_tuma __riscv_vmacc_vv_u64m8_tum
#define vmacc_vx_u64m8_tuma __riscv_vmacc_vx_u64m8_tum
#define vnmsac_vv_u8mf8_tuma __riscv_vnmsac_vv_u8mf8_tum
#define vnmsac_vx_u8mf8_tuma __riscv_vnmsac_vx_u8mf8_tum
#define vnmsac_vv_u8mf4_tuma __riscv_vnmsac_vv_u8mf4_tum
#define vnmsac_vx_u8mf4_tuma __riscv_vnmsac_vx_u8mf4_tum
#define vnmsac_vv_u8mf2_tuma __riscv_vnmsac_vv_u8mf2_tum
#define vnmsac_vx_u8mf2_tuma __riscv_vnmsac_vx_u8mf2_tum
#define vnmsac_vv_u8m1_tuma __riscv_vnmsac_vv_u8m1_tum
#define vnmsac_vx_u8m1_tuma __riscv_vnmsac_vx_u8m1_tum
#define vnmsac_vv_u8m2_tuma __riscv_vnmsac_vv_u8m2_tum
#define vnmsac_vx_u8m2_tuma __riscv_vnmsac_vx_u8m2_tum
#define vnmsac_vv_u8m4_tuma __riscv_vnmsac_vv_u8m4_tum
#define vnmsac_vx_u8m4_tuma __riscv_vnmsac_vx_u8m4_tum
#define vnmsac_vv_u8m8_tuma __riscv_vnmsac_vv_u8m8_tum
#define vnmsac_vx_u8m8_tuma __riscv_vnmsac_vx_u8m8_tum
#define vnmsac_vv_u16mf4_tuma __riscv_vnmsac_vv_u16mf4_tum
#define vnmsac_vx_u16mf4_tuma __riscv_vnmsac_vx_u16mf4_tum
#define vnmsac_vv_u16mf2_tuma __riscv_vnmsac_vv_u16mf2_tum
#define vnmsac_vx_u16mf2_tuma __riscv_vnmsac_vx_u16mf2_tum
#define vnmsac_vv_u16m1_tuma __riscv_vnmsac_vv_u16m1_tum
#define vnmsac_vx_u16m1_tuma __riscv_vnmsac_vx_u16m1_tum
#define vnmsac_vv_u16m2_tuma __riscv_vnmsac_vv_u16m2_tum
#define vnmsac_vx_u16m2_tuma __riscv_vnmsac_vx_u16m2_tum
#define vnmsac_vv_u16m4_tuma __riscv_vnmsac_vv_u16m4_tum
#define vnmsac_vx_u16m4_tuma __riscv_vnmsac_vx_u16m4_tum
#define vnmsac_vv_u16m8_tuma __riscv_vnmsac_vv_u16m8_tum
#define vnmsac_vx_u16m8_tuma __riscv_vnmsac_vx_u16m8_tum
#define vnmsac_vv_u32mf2_tuma __riscv_vnmsac_vv_u32mf2_tum
#define vnmsac_vx_u32mf2_tuma __riscv_vnmsac_vx_u32mf2_tum
#define vnmsac_vv_u32m1_tuma __riscv_vnmsac_vv_u32m1_tum
#define vnmsac_vx_u32m1_tuma __riscv_vnmsac_vx_u32m1_tum
#define vnmsac_vv_u32m2_tuma __riscv_vnmsac_vv_u32m2_tum
#define vnmsac_vx_u32m2_tuma __riscv_vnmsac_vx_u32m2_tum
#define vnmsac_vv_u32m4_tuma __riscv_vnmsac_vv_u32m4_tum
#define vnmsac_vx_u32m4_tuma __riscv_vnmsac_vx_u32m4_tum
#define vnmsac_vv_u32m8_tuma __riscv_vnmsac_vv_u32m8_tum
#define vnmsac_vx_u32m8_tuma __riscv_vnmsac_vx_u32m8_tum
#define vnmsac_vv_u64m1_tuma __riscv_vnmsac_vv_u64m1_tum
#define vnmsac_vx_u64m1_tuma __riscv_vnmsac_vx_u64m1_tum
#define vnmsac_vv_u64m2_tuma __riscv_vnmsac_vv_u64m2_tum
#define vnmsac_vx_u64m2_tuma __riscv_vnmsac_vx_u64m2_tum
#define vnmsac_vv_u64m4_tuma __riscv_vnmsac_vv_u64m4_tum
#define vnmsac_vx_u64m4_tuma __riscv_vnmsac_vx_u64m4_tum
#define vnmsac_vv_u64m8_tuma __riscv_vnmsac_vv_u64m8_tum
#define vnmsac_vx_u64m8_tuma __riscv_vnmsac_vx_u64m8_tum
#define vmadd_vv_u8mf8_tuma __riscv_vmadd_vv_u8mf8_tum
#define vmadd_vx_u8mf8_tuma __riscv_vmadd_vx_u8mf8_tum
#define vmadd_vv_u8mf4_tuma __riscv_vmadd_vv_u8mf4_tum
#define vmadd_vx_u8mf4_tuma __riscv_vmadd_vx_u8mf4_tum
#define vmadd_vv_u8mf2_tuma __riscv_vmadd_vv_u8mf2_tum
#define vmadd_vx_u8mf2_tuma __riscv_vmadd_vx_u8mf2_tum
#define vmadd_vv_u8m1_tuma __riscv_vmadd_vv_u8m1_tum
#define vmadd_vx_u8m1_tuma __riscv_vmadd_vx_u8m1_tum
#define vmadd_vv_u8m2_tuma __riscv_vmadd_vv_u8m2_tum
#define vmadd_vx_u8m2_tuma __riscv_vmadd_vx_u8m2_tum
#define vmadd_vv_u8m4_tuma __riscv_vmadd_vv_u8m4_tum
#define vmadd_vx_u8m4_tuma __riscv_vmadd_vx_u8m4_tum
#define vmadd_vv_u8m8_tuma __riscv_vmadd_vv_u8m8_tum
#define vmadd_vx_u8m8_tuma __riscv_vmadd_vx_u8m8_tum
#define vmadd_vv_u16mf4_tuma __riscv_vmadd_vv_u16mf4_tum
#define vmadd_vx_u16mf4_tuma __riscv_vmadd_vx_u16mf4_tum
#define vmadd_vv_u16mf2_tuma __riscv_vmadd_vv_u16mf2_tum
#define vmadd_vx_u16mf2_tuma __riscv_vmadd_vx_u16mf2_tum
#define vmadd_vv_u16m1_tuma __riscv_vmadd_vv_u16m1_tum
#define vmadd_vx_u16m1_tuma __riscv_vmadd_vx_u16m1_tum
#define vmadd_vv_u16m2_tuma __riscv_vmadd_vv_u16m2_tum
#define vmadd_vx_u16m2_tuma __riscv_vmadd_vx_u16m2_tum
#define vmadd_vv_u16m4_tuma __riscv_vmadd_vv_u16m4_tum
#define vmadd_vx_u16m4_tuma __riscv_vmadd_vx_u16m4_tum
#define vmadd_vv_u16m8_tuma __riscv_vmadd_vv_u16m8_tum
#define vmadd_vx_u16m8_tuma __riscv_vmadd_vx_u16m8_tum
#define vmadd_vv_u32mf2_tuma __riscv_vmadd_vv_u32mf2_tum
#define vmadd_vx_u32mf2_tuma __riscv_vmadd_vx_u32mf2_tum
#define vmadd_vv_u32m1_tuma __riscv_vmadd_vv_u32m1_tum
#define vmadd_vx_u32m1_tuma __riscv_vmadd_vx_u32m1_tum
#define vmadd_vv_u32m2_tuma __riscv_vmadd_vv_u32m2_tum
#define vmadd_vx_u32m2_tuma __riscv_vmadd_vx_u32m2_tum
#define vmadd_vv_u32m4_tuma __riscv_vmadd_vv_u32m4_tum
#define vmadd_vx_u32m4_tuma __riscv_vmadd_vx_u32m4_tum
#define vmadd_vv_u32m8_tuma __riscv_vmadd_vv_u32m8_tum
#define vmadd_vx_u32m8_tuma __riscv_vmadd_vx_u32m8_tum
#define vmadd_vv_u64m1_tuma __riscv_vmadd_vv_u64m1_tum
#define vmadd_vx_u64m1_tuma __riscv_vmadd_vx_u64m1_tum
#define vmadd_vv_u64m2_tuma __riscv_vmadd_vv_u64m2_tum
#define vmadd_vx_u64m2_tuma __riscv_vmadd_vx_u64m2_tum
#define vmadd_vv_u64m4_tuma __riscv_vmadd_vv_u64m4_tum
#define vmadd_vx_u64m4_tuma __riscv_vmadd_vx_u64m4_tum
#define vmadd_vv_u64m8_tuma __riscv_vmadd_vv_u64m8_tum
#define vmadd_vx_u64m8_tuma __riscv_vmadd_vx_u64m8_tum
#define vnmsub_vv_u8mf8_tuma __riscv_vnmsub_vv_u8mf8_tum
#define vnmsub_vx_u8mf8_tuma __riscv_vnmsub_vx_u8mf8_tum
#define vnmsub_vv_u8mf4_tuma __riscv_vnmsub_vv_u8mf4_tum
#define vnmsub_vx_u8mf4_tuma __riscv_vnmsub_vx_u8mf4_tum
#define vnmsub_vv_u8mf2_tuma __riscv_vnmsub_vv_u8mf2_tum
#define vnmsub_vx_u8mf2_tuma __riscv_vnmsub_vx_u8mf2_tum
#define vnmsub_vv_u8m1_tuma __riscv_vnmsub_vv_u8m1_tum
#define vnmsub_vx_u8m1_tuma __riscv_vnmsub_vx_u8m1_tum
#define vnmsub_vv_u8m2_tuma __riscv_vnmsub_vv_u8m2_tum
#define vnmsub_vx_u8m2_tuma __riscv_vnmsub_vx_u8m2_tum
#define vnmsub_vv_u8m4_tuma __riscv_vnmsub_vv_u8m4_tum
#define vnmsub_vx_u8m4_tuma __riscv_vnmsub_vx_u8m4_tum
#define vnmsub_vv_u8m8_tuma __riscv_vnmsub_vv_u8m8_tum
#define vnmsub_vx_u8m8_tuma __riscv_vnmsub_vx_u8m8_tum
#define vnmsub_vv_u16mf4_tuma __riscv_vnmsub_vv_u16mf4_tum
#define vnmsub_vx_u16mf4_tuma __riscv_vnmsub_vx_u16mf4_tum
#define vnmsub_vv_u16mf2_tuma __riscv_vnmsub_vv_u16mf2_tum
#define vnmsub_vx_u16mf2_tuma __riscv_vnmsub_vx_u16mf2_tum
#define vnmsub_vv_u16m1_tuma __riscv_vnmsub_vv_u16m1_tum
#define vnmsub_vx_u16m1_tuma __riscv_vnmsub_vx_u16m1_tum
#define vnmsub_vv_u16m2_tuma __riscv_vnmsub_vv_u16m2_tum
#define vnmsub_vx_u16m2_tuma __riscv_vnmsub_vx_u16m2_tum
#define vnmsub_vv_u16m4_tuma __riscv_vnmsub_vv_u16m4_tum
#define vnmsub_vx_u16m4_tuma __riscv_vnmsub_vx_u16m4_tum
#define vnmsub_vv_u16m8_tuma __riscv_vnmsub_vv_u16m8_tum
#define vnmsub_vx_u16m8_tuma __riscv_vnmsub_vx_u16m8_tum
#define vnmsub_vv_u32mf2_tuma __riscv_vnmsub_vv_u32mf2_tum
#define vnmsub_vx_u32mf2_tuma __riscv_vnmsub_vx_u32mf2_tum
#define vnmsub_vv_u32m1_tuma __riscv_vnmsub_vv_u32m1_tum
#define vnmsub_vx_u32m1_tuma __riscv_vnmsub_vx_u32m1_tum
#define vnmsub_vv_u32m2_tuma __riscv_vnmsub_vv_u32m2_tum
#define vnmsub_vx_u32m2_tuma __riscv_vnmsub_vx_u32m2_tum
#define vnmsub_vv_u32m4_tuma __riscv_vnmsub_vv_u32m4_tum
#define vnmsub_vx_u32m4_tuma __riscv_vnmsub_vx_u32m4_tum
#define vnmsub_vv_u32m8_tuma __riscv_vnmsub_vv_u32m8_tum
#define vnmsub_vx_u32m8_tuma __riscv_vnmsub_vx_u32m8_tum
#define vnmsub_vv_u64m1_tuma __riscv_vnmsub_vv_u64m1_tum
#define vnmsub_vx_u64m1_tuma __riscv_vnmsub_vx_u64m1_tum
#define vnmsub_vv_u64m2_tuma __riscv_vnmsub_vv_u64m2_tum
#define vnmsub_vx_u64m2_tuma __riscv_vnmsub_vx_u64m2_tum
#define vnmsub_vv_u64m4_tuma __riscv_vnmsub_vv_u64m4_tum
#define vnmsub_vx_u64m4_tuma __riscv_vnmsub_vx_u64m4_tum
#define vnmsub_vv_u64m8_tuma __riscv_vnmsub_vv_u64m8_tum
#define vnmsub_vx_u64m8_tuma __riscv_vnmsub_vx_u64m8_tum
// masked functions
#define vmacc_vv_i8mf8_tumu __riscv_vmacc_vv_i8mf8_tumu
#define vmacc_vx_i8mf8_tumu __riscv_vmacc_vx_i8mf8_tumu
#define vmacc_vv_i8mf4_tumu __riscv_vmacc_vv_i8mf4_tumu
#define vmacc_vx_i8mf4_tumu __riscv_vmacc_vx_i8mf4_tumu
#define vmacc_vv_i8mf2_tumu __riscv_vmacc_vv_i8mf2_tumu
#define vmacc_vx_i8mf2_tumu __riscv_vmacc_vx_i8mf2_tumu
#define vmacc_vv_i8m1_tumu __riscv_vmacc_vv_i8m1_tumu
#define vmacc_vx_i8m1_tumu __riscv_vmacc_vx_i8m1_tumu
#define vmacc_vv_i8m2_tumu __riscv_vmacc_vv_i8m2_tumu
#define vmacc_vx_i8m2_tumu __riscv_vmacc_vx_i8m2_tumu
#define vmacc_vv_i8m4_tumu __riscv_vmacc_vv_i8m4_tumu
#define vmacc_vx_i8m4_tumu __riscv_vmacc_vx_i8m4_tumu
#define vmacc_vv_i8m8_tumu __riscv_vmacc_vv_i8m8_tumu
#define vmacc_vx_i8m8_tumu __riscv_vmacc_vx_i8m8_tumu
#define vmacc_vv_i16mf4_tumu __riscv_vmacc_vv_i16mf4_tumu
#define vmacc_vx_i16mf4_tumu __riscv_vmacc_vx_i16mf4_tumu
#define vmacc_vv_i16mf2_tumu __riscv_vmacc_vv_i16mf2_tumu
#define vmacc_vx_i16mf2_tumu __riscv_vmacc_vx_i16mf2_tumu
#define vmacc_vv_i16m1_tumu __riscv_vmacc_vv_i16m1_tumu
#define vmacc_vx_i16m1_tumu __riscv_vmacc_vx_i16m1_tumu
#define vmacc_vv_i16m2_tumu __riscv_vmacc_vv_i16m2_tumu
#define vmacc_vx_i16m2_tumu __riscv_vmacc_vx_i16m2_tumu
#define vmacc_vv_i16m4_tumu __riscv_vmacc_vv_i16m4_tumu
#define vmacc_vx_i16m4_tumu __riscv_vmacc_vx_i16m4_tumu
#define vmacc_vv_i16m8_tumu __riscv_vmacc_vv_i16m8_tumu
#define vmacc_vx_i16m8_tumu __riscv_vmacc_vx_i16m8_tumu
#define vmacc_vv_i32mf2_tumu __riscv_vmacc_vv_i32mf2_tumu
#define vmacc_vx_i32mf2_tumu __riscv_vmacc_vx_i32mf2_tumu
#define vmacc_vv_i32m1_tumu __riscv_vmacc_vv_i32m1_tumu
#define vmacc_vx_i32m1_tumu __riscv_vmacc_vx_i32m1_tumu
#define vmacc_vv_i32m2_tumu __riscv_vmacc_vv_i32m2_tumu
#define vmacc_vx_i32m2_tumu __riscv_vmacc_vx_i32m2_tumu
#define vmacc_vv_i32m4_tumu __riscv_vmacc_vv_i32m4_tumu
#define vmacc_vx_i32m4_tumu __riscv_vmacc_vx_i32m4_tumu
#define vmacc_vv_i32m8_tumu __riscv_vmacc_vv_i32m8_tumu
#define vmacc_vx_i32m8_tumu __riscv_vmacc_vx_i32m8_tumu
#define vmacc_vv_i64m1_tumu __riscv_vmacc_vv_i64m1_tumu
#define vmacc_vx_i64m1_tumu __riscv_vmacc_vx_i64m1_tumu
#define vmacc_vv_i64m2_tumu __riscv_vmacc_vv_i64m2_tumu
#define vmacc_vx_i64m2_tumu __riscv_vmacc_vx_i64m2_tumu
#define vmacc_vv_i64m4_tumu __riscv_vmacc_vv_i64m4_tumu
#define vmacc_vx_i64m4_tumu __riscv_vmacc_vx_i64m4_tumu
#define vmacc_vv_i64m8_tumu __riscv_vmacc_vv_i64m8_tumu
#define vmacc_vx_i64m8_tumu __riscv_vmacc_vx_i64m8_tumu
#define vnmsac_vv_i8mf8_tumu __riscv_vnmsac_vv_i8mf8_tumu
#define vnmsac_vx_i8mf8_tumu __riscv_vnmsac_vx_i8mf8_tumu
#define vnmsac_vv_i8mf4_tumu __riscv_vnmsac_vv_i8mf4_tumu
#define vnmsac_vx_i8mf4_tumu __riscv_vnmsac_vx_i8mf4_tumu
#define vnmsac_vv_i8mf2_tumu __riscv_vnmsac_vv_i8mf2_tumu
#define vnmsac_vx_i8mf2_tumu __riscv_vnmsac_vx_i8mf2_tumu
#define vnmsac_vv_i8m1_tumu __riscv_vnmsac_vv_i8m1_tumu
#define vnmsac_vx_i8m1_tumu __riscv_vnmsac_vx_i8m1_tumu
#define vnmsac_vv_i8m2_tumu __riscv_vnmsac_vv_i8m2_tumu
#define vnmsac_vx_i8m2_tumu __riscv_vnmsac_vx_i8m2_tumu
#define vnmsac_vv_i8m4_tumu __riscv_vnmsac_vv_i8m4_tumu
#define vnmsac_vx_i8m4_tumu __riscv_vnmsac_vx_i8m4_tumu
#define vnmsac_vv_i8m8_tumu __riscv_vnmsac_vv_i8m8_tumu
#define vnmsac_vx_i8m8_tumu __riscv_vnmsac_vx_i8m8_tumu
#define vnmsac_vv_i16mf4_tumu __riscv_vnmsac_vv_i16mf4_tumu
#define vnmsac_vx_i16mf4_tumu __riscv_vnmsac_vx_i16mf4_tumu
#define vnmsac_vv_i16mf2_tumu __riscv_vnmsac_vv_i16mf2_tumu
#define vnmsac_vx_i16mf2_tumu __riscv_vnmsac_vx_i16mf2_tumu
#define vnmsac_vv_i16m1_tumu __riscv_vnmsac_vv_i16m1_tumu
#define vnmsac_vx_i16m1_tumu __riscv_vnmsac_vx_i16m1_tumu
#define vnmsac_vv_i16m2_tumu __riscv_vnmsac_vv_i16m2_tumu
#define vnmsac_vx_i16m2_tumu __riscv_vnmsac_vx_i16m2_tumu
#define vnmsac_vv_i16m4_tumu __riscv_vnmsac_vv_i16m4_tumu
#define vnmsac_vx_i16m4_tumu __riscv_vnmsac_vx_i16m4_tumu
#define vnmsac_vv_i16m8_tumu __riscv_vnmsac_vv_i16m8_tumu
#define vnmsac_vx_i16m8_tumu __riscv_vnmsac_vx_i16m8_tumu
#define vnmsac_vv_i32mf2_tumu __riscv_vnmsac_vv_i32mf2_tumu
#define vnmsac_vx_i32mf2_tumu __riscv_vnmsac_vx_i32mf2_tumu
#define vnmsac_vv_i32m1_tumu __riscv_vnmsac_vv_i32m1_tumu
#define vnmsac_vx_i32m1_tumu __riscv_vnmsac_vx_i32m1_tumu
#define vnmsac_vv_i32m2_tumu __riscv_vnmsac_vv_i32m2_tumu
#define vnmsac_vx_i32m2_tumu __riscv_vnmsac_vx_i32m2_tumu
#define vnmsac_vv_i32m4_tumu __riscv_vnmsac_vv_i32m4_tumu
#define vnmsac_vx_i32m4_tumu __riscv_vnmsac_vx_i32m4_tumu
#define vnmsac_vv_i32m8_tumu __riscv_vnmsac_vv_i32m8_tumu
#define vnmsac_vx_i32m8_tumu __riscv_vnmsac_vx_i32m8_tumu
#define vnmsac_vv_i64m1_tumu __riscv_vnmsac_vv_i64m1_tumu
#define vnmsac_vx_i64m1_tumu __riscv_vnmsac_vx_i64m1_tumu
#define vnmsac_vv_i64m2_tumu __riscv_vnmsac_vv_i64m2_tumu
#define vnmsac_vx_i64m2_tumu __riscv_vnmsac_vx_i64m2_tumu
#define vnmsac_vv_i64m4_tumu __riscv_vnmsac_vv_i64m4_tumu
#define vnmsac_vx_i64m4_tumu __riscv_vnmsac_vx_i64m4_tumu
#define vnmsac_vv_i64m8_tumu __riscv_vnmsac_vv_i64m8_tumu
#define vnmsac_vx_i64m8_tumu __riscv_vnmsac_vx_i64m8_tumu
#define vmadd_vv_i8mf8_tumu __riscv_vmadd_vv_i8mf8_tumu
#define vmadd_vx_i8mf8_tumu __riscv_vmadd_vx_i8mf8_tumu
#define vmadd_vv_i8mf4_tumu __riscv_vmadd_vv_i8mf4_tumu
#define vmadd_vx_i8mf4_tumu __riscv_vmadd_vx_i8mf4_tumu
#define vmadd_vv_i8mf2_tumu __riscv_vmadd_vv_i8mf2_tumu
#define vmadd_vx_i8mf2_tumu __riscv_vmadd_vx_i8mf2_tumu
#define vmadd_vv_i8m1_tumu __riscv_vmadd_vv_i8m1_tumu
#define vmadd_vx_i8m1_tumu __riscv_vmadd_vx_i8m1_tumu
#define vmadd_vv_i8m2_tumu __riscv_vmadd_vv_i8m2_tumu
#define vmadd_vx_i8m2_tumu __riscv_vmadd_vx_i8m2_tumu
#define vmadd_vv_i8m4_tumu __riscv_vmadd_vv_i8m4_tumu
#define vmadd_vx_i8m4_tumu __riscv_vmadd_vx_i8m4_tumu
#define vmadd_vv_i8m8_tumu __riscv_vmadd_vv_i8m8_tumu
#define vmadd_vx_i8m8_tumu __riscv_vmadd_vx_i8m8_tumu
#define vmadd_vv_i16mf4_tumu __riscv_vmadd_vv_i16mf4_tumu
#define vmadd_vx_i16mf4_tumu __riscv_vmadd_vx_i16mf4_tumu
#define vmadd_vv_i16mf2_tumu __riscv_vmadd_vv_i16mf2_tumu
#define vmadd_vx_i16mf2_tumu __riscv_vmadd_vx_i16mf2_tumu
#define vmadd_vv_i16m1_tumu __riscv_vmadd_vv_i16m1_tumu
#define vmadd_vx_i16m1_tumu __riscv_vmadd_vx_i16m1_tumu
#define vmadd_vv_i16m2_tumu __riscv_vmadd_vv_i16m2_tumu
#define vmadd_vx_i16m2_tumu __riscv_vmadd_vx_i16m2_tumu
#define vmadd_vv_i16m4_tumu __riscv_vmadd_vv_i16m4_tumu
#define vmadd_vx_i16m4_tumu __riscv_vmadd_vx_i16m4_tumu
#define vmadd_vv_i16m8_tumu __riscv_vmadd_vv_i16m8_tumu
#define vmadd_vx_i16m8_tumu __riscv_vmadd_vx_i16m8_tumu
#define vmadd_vv_i32mf2_tumu __riscv_vmadd_vv_i32mf2_tumu
#define vmadd_vx_i32mf2_tumu __riscv_vmadd_vx_i32mf2_tumu
#define vmadd_vv_i32m1_tumu __riscv_vmadd_vv_i32m1_tumu
#define vmadd_vx_i32m1_tumu __riscv_vmadd_vx_i32m1_tumu
#define vmadd_vv_i32m2_tumu __riscv_vmadd_vv_i32m2_tumu
#define vmadd_vx_i32m2_tumu __riscv_vmadd_vx_i32m2_tumu
#define vmadd_vv_i32m4_tumu __riscv_vmadd_vv_i32m4_tumu
#define vmadd_vx_i32m4_tumu __riscv_vmadd_vx_i32m4_tumu
#define vmadd_vv_i32m8_tumu __riscv_vmadd_vv_i32m8_tumu
#define vmadd_vx_i32m8_tumu __riscv_vmadd_vx_i32m8_tumu
#define vmadd_vv_i64m1_tumu __riscv_vmadd_vv_i64m1_tumu
#define vmadd_vx_i64m1_tumu __riscv_vmadd_vx_i64m1_tumu
#define vmadd_vv_i64m2_tumu __riscv_vmadd_vv_i64m2_tumu
#define vmadd_vx_i64m2_tumu __riscv_vmadd_vx_i64m2_tumu
#define vmadd_vv_i64m4_tumu __riscv_vmadd_vv_i64m4_tumu
#define vmadd_vx_i64m4_tumu __riscv_vmadd_vx_i64m4_tumu
#define vmadd_vv_i64m8_tumu __riscv_vmadd_vv_i64m8_tumu
#define vmadd_vx_i64m8_tumu __riscv_vmadd_vx_i64m8_tumu
#define vnmsub_vv_i8mf8_tumu __riscv_vnmsub_vv_i8mf8_tumu
#define vnmsub_vx_i8mf8_tumu __riscv_vnmsub_vx_i8mf8_tumu
#define vnmsub_vv_i8mf4_tumu __riscv_vnmsub_vv_i8mf4_tumu
#define vnmsub_vx_i8mf4_tumu __riscv_vnmsub_vx_i8mf4_tumu
#define vnmsub_vv_i8mf2_tumu __riscv_vnmsub_vv_i8mf2_tumu
#define vnmsub_vx_i8mf2_tumu __riscv_vnmsub_vx_i8mf2_tumu
#define vnmsub_vv_i8m1_tumu __riscv_vnmsub_vv_i8m1_tumu
#define vnmsub_vx_i8m1_tumu __riscv_vnmsub_vx_i8m1_tumu
#define vnmsub_vv_i8m2_tumu __riscv_vnmsub_vv_i8m2_tumu
#define vnmsub_vx_i8m2_tumu __riscv_vnmsub_vx_i8m2_tumu
#define vnmsub_vv_i8m4_tumu __riscv_vnmsub_vv_i8m4_tumu
#define vnmsub_vx_i8m4_tumu __riscv_vnmsub_vx_i8m4_tumu
#define vnmsub_vv_i8m8_tumu __riscv_vnmsub_vv_i8m8_tumu
#define vnmsub_vx_i8m8_tumu __riscv_vnmsub_vx_i8m8_tumu
#define vnmsub_vv_i16mf4_tumu __riscv_vnmsub_vv_i16mf4_tumu
#define vnmsub_vx_i16mf4_tumu __riscv_vnmsub_vx_i16mf4_tumu
#define vnmsub_vv_i16mf2_tumu __riscv_vnmsub_vv_i16mf2_tumu
#define vnmsub_vx_i16mf2_tumu __riscv_vnmsub_vx_i16mf2_tumu
#define vnmsub_vv_i16m1_tumu __riscv_vnmsub_vv_i16m1_tumu
#define vnmsub_vx_i16m1_tumu __riscv_vnmsub_vx_i16m1_tumu
#define vnmsub_vv_i16m2_tumu __riscv_vnmsub_vv_i16m2_tumu
#define vnmsub_vx_i16m2_tumu __riscv_vnmsub_vx_i16m2_tumu
#define vnmsub_vv_i16m4_tumu __riscv_vnmsub_vv_i16m4_tumu
#define vnmsub_vx_i16m4_tumu __riscv_vnmsub_vx_i16m4_tumu
#define vnmsub_vv_i16m8_tumu __riscv_vnmsub_vv_i16m8_tumu
#define vnmsub_vx_i16m8_tumu __riscv_vnmsub_vx_i16m8_tumu
#define vnmsub_vv_i32mf2_tumu __riscv_vnmsub_vv_i32mf2_tumu
#define vnmsub_vx_i32mf2_tumu __riscv_vnmsub_vx_i32mf2_tumu
#define vnmsub_vv_i32m1_tumu __riscv_vnmsub_vv_i32m1_tumu
#define vnmsub_vx_i32m1_tumu __riscv_vnmsub_vx_i32m1_tumu
#define vnmsub_vv_i32m2_tumu __riscv_vnmsub_vv_i32m2_tumu
#define vnmsub_vx_i32m2_tumu __riscv_vnmsub_vx_i32m2_tumu
#define vnmsub_vv_i32m4_tumu __riscv_vnmsub_vv_i32m4_tumu
#define vnmsub_vx_i32m4_tumu __riscv_vnmsub_vx_i32m4_tumu
#define vnmsub_vv_i32m8_tumu __riscv_vnmsub_vv_i32m8_tumu
#define vnmsub_vx_i32m8_tumu __riscv_vnmsub_vx_i32m8_tumu
#define vnmsub_vv_i64m1_tumu __riscv_vnmsub_vv_i64m1_tumu
#define vnmsub_vx_i64m1_tumu __riscv_vnmsub_vx_i64m1_tumu
#define vnmsub_vv_i64m2_tumu __riscv_vnmsub_vv_i64m2_tumu
#define vnmsub_vx_i64m2_tumu __riscv_vnmsub_vx_i64m2_tumu
#define vnmsub_vv_i64m4_tumu __riscv_vnmsub_vv_i64m4_tumu
#define vnmsub_vx_i64m4_tumu __riscv_vnmsub_vx_i64m4_tumu
#define vnmsub_vv_i64m8_tumu __riscv_vnmsub_vv_i64m8_tumu
#define vnmsub_vx_i64m8_tumu __riscv_vnmsub_vx_i64m8_tumu
#define vmacc_vv_u8mf8_tumu __riscv_vmacc_vv_u8mf8_tumu
#define vmacc_vx_u8mf8_tumu __riscv_vmacc_vx_u8mf8_tumu
#define vmacc_vv_u8mf4_tumu __riscv_vmacc_vv_u8mf4_tumu
#define vmacc_vx_u8mf4_tumu __riscv_vmacc_vx_u8mf4_tumu
#define vmacc_vv_u8mf2_tumu __riscv_vmacc_vv_u8mf2_tumu
#define vmacc_vx_u8mf2_tumu __riscv_vmacc_vx_u8mf2_tumu
#define vmacc_vv_u8m1_tumu __riscv_vmacc_vv_u8m1_tumu
#define vmacc_vx_u8m1_tumu __riscv_vmacc_vx_u8m1_tumu
#define vmacc_vv_u8m2_tumu __riscv_vmacc_vv_u8m2_tumu
#define vmacc_vx_u8m2_tumu __riscv_vmacc_vx_u8m2_tumu
#define vmacc_vv_u8m4_tumu __riscv_vmacc_vv_u8m4_tumu
#define vmacc_vx_u8m4_tumu __riscv_vmacc_vx_u8m4_tumu
#define vmacc_vv_u8m8_tumu __riscv_vmacc_vv_u8m8_tumu
#define vmacc_vx_u8m8_tumu __riscv_vmacc_vx_u8m8_tumu
#define vmacc_vv_u16mf4_tumu __riscv_vmacc_vv_u16mf4_tumu
#define vmacc_vx_u16mf4_tumu __riscv_vmacc_vx_u16mf4_tumu
#define vmacc_vv_u16mf2_tumu __riscv_vmacc_vv_u16mf2_tumu
#define vmacc_vx_u16mf2_tumu __riscv_vmacc_vx_u16mf2_tumu
#define vmacc_vv_u16m1_tumu __riscv_vmacc_vv_u16m1_tumu
#define vmacc_vx_u16m1_tumu __riscv_vmacc_vx_u16m1_tumu
#define vmacc_vv_u16m2_tumu __riscv_vmacc_vv_u16m2_tumu
#define vmacc_vx_u16m2_tumu __riscv_vmacc_vx_u16m2_tumu
#define vmacc_vv_u16m4_tumu __riscv_vmacc_vv_u16m4_tumu
#define vmacc_vx_u16m4_tumu __riscv_vmacc_vx_u16m4_tumu
#define vmacc_vv_u16m8_tumu __riscv_vmacc_vv_u16m8_tumu
#define vmacc_vx_u16m8_tumu __riscv_vmacc_vx_u16m8_tumu
#define vmacc_vv_u32mf2_tumu __riscv_vmacc_vv_u32mf2_tumu
#define vmacc_vx_u32mf2_tumu __riscv_vmacc_vx_u32mf2_tumu
#define vmacc_vv_u32m1_tumu __riscv_vmacc_vv_u32m1_tumu
#define vmacc_vx_u32m1_tumu __riscv_vmacc_vx_u32m1_tumu
#define vmacc_vv_u32m2_tumu __riscv_vmacc_vv_u32m2_tumu
#define vmacc_vx_u32m2_tumu __riscv_vmacc_vx_u32m2_tumu
#define vmacc_vv_u32m4_tumu __riscv_vmacc_vv_u32m4_tumu
#define vmacc_vx_u32m4_tumu __riscv_vmacc_vx_u32m4_tumu
#define vmacc_vv_u32m8_tumu __riscv_vmacc_vv_u32m8_tumu
#define vmacc_vx_u32m8_tumu __riscv_vmacc_vx_u32m8_tumu
#define vmacc_vv_u64m1_tumu __riscv_vmacc_vv_u64m1_tumu
#define vmacc_vx_u64m1_tumu __riscv_vmacc_vx_u64m1_tumu
#define vmacc_vv_u64m2_tumu __riscv_vmacc_vv_u64m2_tumu
#define vmacc_vx_u64m2_tumu __riscv_vmacc_vx_u64m2_tumu
#define vmacc_vv_u64m4_tumu __riscv_vmacc_vv_u64m4_tumu
#define vmacc_vx_u64m4_tumu __riscv_vmacc_vx_u64m4_tumu
#define vmacc_vv_u64m8_tumu __riscv_vmacc_vv_u64m8_tumu
#define vmacc_vx_u64m8_tumu __riscv_vmacc_vx_u64m8_tumu
#define vnmsac_vv_u8mf8_tumu __riscv_vnmsac_vv_u8mf8_tumu
#define vnmsac_vx_u8mf8_tumu __riscv_vnmsac_vx_u8mf8_tumu
#define vnmsac_vv_u8mf4_tumu __riscv_vnmsac_vv_u8mf4_tumu
#define vnmsac_vx_u8mf4_tumu __riscv_vnmsac_vx_u8mf4_tumu
#define vnmsac_vv_u8mf2_tumu __riscv_vnmsac_vv_u8mf2_tumu
#define vnmsac_vx_u8mf2_tumu __riscv_vnmsac_vx_u8mf2_tumu
#define vnmsac_vv_u8m1_tumu __riscv_vnmsac_vv_u8m1_tumu
#define vnmsac_vx_u8m1_tumu __riscv_vnmsac_vx_u8m1_tumu
#define vnmsac_vv_u8m2_tumu __riscv_vnmsac_vv_u8m2_tumu
#define vnmsac_vx_u8m2_tumu __riscv_vnmsac_vx_u8m2_tumu
#define vnmsac_vv_u8m4_tumu __riscv_vnmsac_vv_u8m4_tumu
#define vnmsac_vx_u8m4_tumu __riscv_vnmsac_vx_u8m4_tumu
#define vnmsac_vv_u8m8_tumu __riscv_vnmsac_vv_u8m8_tumu
#define vnmsac_vx_u8m8_tumu __riscv_vnmsac_vx_u8m8_tumu
#define vnmsac_vv_u16mf4_tumu __riscv_vnmsac_vv_u16mf4_tumu
#define vnmsac_vx_u16mf4_tumu __riscv_vnmsac_vx_u16mf4_tumu
#define vnmsac_vv_u16mf2_tumu __riscv_vnmsac_vv_u16mf2_tumu
#define vnmsac_vx_u16mf2_tumu __riscv_vnmsac_vx_u16mf2_tumu
#define vnmsac_vv_u16m1_tumu __riscv_vnmsac_vv_u16m1_tumu
#define vnmsac_vx_u16m1_tumu __riscv_vnmsac_vx_u16m1_tumu
#define vnmsac_vv_u16m2_tumu __riscv_vnmsac_vv_u16m2_tumu
#define vnmsac_vx_u16m2_tumu __riscv_vnmsac_vx_u16m2_tumu
#define vnmsac_vv_u16m4_tumu __riscv_vnmsac_vv_u16m4_tumu
#define vnmsac_vx_u16m4_tumu __riscv_vnmsac_vx_u16m4_tumu
#define vnmsac_vv_u16m8_tumu __riscv_vnmsac_vv_u16m8_tumu
#define vnmsac_vx_u16m8_tumu __riscv_vnmsac_vx_u16m8_tumu
#define vnmsac_vv_u32mf2_tumu __riscv_vnmsac_vv_u32mf2_tumu
#define vnmsac_vx_u32mf2_tumu __riscv_vnmsac_vx_u32mf2_tumu
#define vnmsac_vv_u32m1_tumu __riscv_vnmsac_vv_u32m1_tumu
#define vnmsac_vx_u32m1_tumu __riscv_vnmsac_vx_u32m1_tumu
#define vnmsac_vv_u32m2_tumu __riscv_vnmsac_vv_u32m2_tumu
#define vnmsac_vx_u32m2_tumu __riscv_vnmsac_vx_u32m2_tumu
#define vnmsac_vv_u32m4_tumu __riscv_vnmsac_vv_u32m4_tumu
#define vnmsac_vx_u32m4_tumu __riscv_vnmsac_vx_u32m4_tumu
#define vnmsac_vv_u32m8_tumu __riscv_vnmsac_vv_u32m8_tumu
#define vnmsac_vx_u32m8_tumu __riscv_vnmsac_vx_u32m8_tumu
#define vnmsac_vv_u64m1_tumu __riscv_vnmsac_vv_u64m1_tumu
#define vnmsac_vx_u64m1_tumu __riscv_vnmsac_vx_u64m1_tumu
#define vnmsac_vv_u64m2_tumu __riscv_vnmsac_vv_u64m2_tumu
#define vnmsac_vx_u64m2_tumu __riscv_vnmsac_vx_u64m2_tumu
#define vnmsac_vv_u64m4_tumu __riscv_vnmsac_vv_u64m4_tumu
#define vnmsac_vx_u64m4_tumu __riscv_vnmsac_vx_u64m4_tumu
#define vnmsac_vv_u64m8_tumu __riscv_vnmsac_vv_u64m8_tumu
#define vnmsac_vx_u64m8_tumu __riscv_vnmsac_vx_u64m8_tumu
#define vmadd_vv_u8mf8_tumu __riscv_vmadd_vv_u8mf8_tumu
#define vmadd_vx_u8mf8_tumu __riscv_vmadd_vx_u8mf8_tumu
#define vmadd_vv_u8mf4_tumu __riscv_vmadd_vv_u8mf4_tumu
#define vmadd_vx_u8mf4_tumu __riscv_vmadd_vx_u8mf4_tumu
#define vmadd_vv_u8mf2_tumu __riscv_vmadd_vv_u8mf2_tumu
#define vmadd_vx_u8mf2_tumu __riscv_vmadd_vx_u8mf2_tumu
#define vmadd_vv_u8m1_tumu __riscv_vmadd_vv_u8m1_tumu
#define vmadd_vx_u8m1_tumu __riscv_vmadd_vx_u8m1_tumu
#define vmadd_vv_u8m2_tumu __riscv_vmadd_vv_u8m2_tumu
#define vmadd_vx_u8m2_tumu __riscv_vmadd_vx_u8m2_tumu
#define vmadd_vv_u8m4_tumu __riscv_vmadd_vv_u8m4_tumu
#define vmadd_vx_u8m4_tumu __riscv_vmadd_vx_u8m4_tumu
#define vmadd_vv_u8m8_tumu __riscv_vmadd_vv_u8m8_tumu
#define vmadd_vx_u8m8_tumu __riscv_vmadd_vx_u8m8_tumu
#define vmadd_vv_u16mf4_tumu __riscv_vmadd_vv_u16mf4_tumu
#define vmadd_vx_u16mf4_tumu __riscv_vmadd_vx_u16mf4_tumu
#define vmadd_vv_u16mf2_tumu __riscv_vmadd_vv_u16mf2_tumu
#define vmadd_vx_u16mf2_tumu __riscv_vmadd_vx_u16mf2_tumu
#define vmadd_vv_u16m1_tumu __riscv_vmadd_vv_u16m1_tumu
#define vmadd_vx_u16m1_tumu __riscv_vmadd_vx_u16m1_tumu
#define vmadd_vv_u16m2_tumu __riscv_vmadd_vv_u16m2_tumu
#define vmadd_vx_u16m2_tumu __riscv_vmadd_vx_u16m2_tumu
#define vmadd_vv_u16m4_tumu __riscv_vmadd_vv_u16m4_tumu
#define vmadd_vx_u16m4_tumu __riscv_vmadd_vx_u16m4_tumu
#define vmadd_vv_u16m8_tumu __riscv_vmadd_vv_u16m8_tumu
#define vmadd_vx_u16m8_tumu __riscv_vmadd_vx_u16m8_tumu
#define vmadd_vv_u32mf2_tumu __riscv_vmadd_vv_u32mf2_tumu
#define vmadd_vx_u32mf2_tumu __riscv_vmadd_vx_u32mf2_tumu
#define vmadd_vv_u32m1_tumu __riscv_vmadd_vv_u32m1_tumu
#define vmadd_vx_u32m1_tumu __riscv_vmadd_vx_u32m1_tumu
#define vmadd_vv_u32m2_tumu __riscv_vmadd_vv_u32m2_tumu
#define vmadd_vx_u32m2_tumu __riscv_vmadd_vx_u32m2_tumu
#define vmadd_vv_u32m4_tumu __riscv_vmadd_vv_u32m4_tumu
#define vmadd_vx_u32m4_tumu __riscv_vmadd_vx_u32m4_tumu
#define vmadd_vv_u32m8_tumu __riscv_vmadd_vv_u32m8_tumu
#define vmadd_vx_u32m8_tumu __riscv_vmadd_vx_u32m8_tumu
#define vmadd_vv_u64m1_tumu __riscv_vmadd_vv_u64m1_tumu
#define vmadd_vx_u64m1_tumu __riscv_vmadd_vx_u64m1_tumu
#define vmadd_vv_u64m2_tumu __riscv_vmadd_vv_u64m2_tumu
#define vmadd_vx_u64m2_tumu __riscv_vmadd_vx_u64m2_tumu
#define vmadd_vv_u64m4_tumu __riscv_vmadd_vv_u64m4_tumu
#define vmadd_vx_u64m4_tumu __riscv_vmadd_vx_u64m4_tumu
#define vmadd_vv_u64m8_tumu __riscv_vmadd_vv_u64m8_tumu
#define vmadd_vx_u64m8_tumu __riscv_vmadd_vx_u64m8_tumu
#define vnmsub_vv_u8mf8_tumu __riscv_vnmsub_vv_u8mf8_tumu
#define vnmsub_vx_u8mf8_tumu __riscv_vnmsub_vx_u8mf8_tumu
#define vnmsub_vv_u8mf4_tumu __riscv_vnmsub_vv_u8mf4_tumu
#define vnmsub_vx_u8mf4_tumu __riscv_vnmsub_vx_u8mf4_tumu
#define vnmsub_vv_u8mf2_tumu __riscv_vnmsub_vv_u8mf2_tumu
#define vnmsub_vx_u8mf2_tumu __riscv_vnmsub_vx_u8mf2_tumu
#define vnmsub_vv_u8m1_tumu __riscv_vnmsub_vv_u8m1_tumu
#define vnmsub_vx_u8m1_tumu __riscv_vnmsub_vx_u8m1_tumu
#define vnmsub_vv_u8m2_tumu __riscv_vnmsub_vv_u8m2_tumu
#define vnmsub_vx_u8m2_tumu __riscv_vnmsub_vx_u8m2_tumu
#define vnmsub_vv_u8m4_tumu __riscv_vnmsub_vv_u8m4_tumu
#define vnmsub_vx_u8m4_tumu __riscv_vnmsub_vx_u8m4_tumu
#define vnmsub_vv_u8m8_tumu __riscv_vnmsub_vv_u8m8_tumu
#define vnmsub_vx_u8m8_tumu __riscv_vnmsub_vx_u8m8_tumu
#define vnmsub_vv_u16mf4_tumu __riscv_vnmsub_vv_u16mf4_tumu
#define vnmsub_vx_u16mf4_tumu __riscv_vnmsub_vx_u16mf4_tumu
#define vnmsub_vv_u16mf2_tumu __riscv_vnmsub_vv_u16mf2_tumu
#define vnmsub_vx_u16mf2_tumu __riscv_vnmsub_vx_u16mf2_tumu
#define vnmsub_vv_u16m1_tumu __riscv_vnmsub_vv_u16m1_tumu
#define vnmsub_vx_u16m1_tumu __riscv_vnmsub_vx_u16m1_tumu
#define vnmsub_vv_u16m2_tumu __riscv_vnmsub_vv_u16m2_tumu
#define vnmsub_vx_u16m2_tumu __riscv_vnmsub_vx_u16m2_tumu
#define vnmsub_vv_u16m4_tumu __riscv_vnmsub_vv_u16m4_tumu
#define vnmsub_vx_u16m4_tumu __riscv_vnmsub_vx_u16m4_tumu
#define vnmsub_vv_u16m8_tumu __riscv_vnmsub_vv_u16m8_tumu
#define vnmsub_vx_u16m8_tumu __riscv_vnmsub_vx_u16m8_tumu
#define vnmsub_vv_u32mf2_tumu __riscv_vnmsub_vv_u32mf2_tumu
#define vnmsub_vx_u32mf2_tumu __riscv_vnmsub_vx_u32mf2_tumu
#define vnmsub_vv_u32m1_tumu __riscv_vnmsub_vv_u32m1_tumu
#define vnmsub_vx_u32m1_tumu __riscv_vnmsub_vx_u32m1_tumu
#define vnmsub_vv_u32m2_tumu __riscv_vnmsub_vv_u32m2_tumu
#define vnmsub_vx_u32m2_tumu __riscv_vnmsub_vx_u32m2_tumu
#define vnmsub_vv_u32m4_tumu __riscv_vnmsub_vv_u32m4_tumu
#define vnmsub_vx_u32m4_tumu __riscv_vnmsub_vx_u32m4_tumu
#define vnmsub_vv_u32m8_tumu __riscv_vnmsub_vv_u32m8_tumu
#define vnmsub_vx_u32m8_tumu __riscv_vnmsub_vx_u32m8_tumu
#define vnmsub_vv_u64m1_tumu __riscv_vnmsub_vv_u64m1_tumu
#define vnmsub_vx_u64m1_tumu __riscv_vnmsub_vx_u64m1_tumu
#define vnmsub_vv_u64m2_tumu __riscv_vnmsub_vv_u64m2_tumu
#define vnmsub_vx_u64m2_tumu __riscv_vnmsub_vx_u64m2_tumu
#define vnmsub_vv_u64m4_tumu __riscv_vnmsub_vv_u64m4_tumu
#define vnmsub_vx_u64m4_tumu __riscv_vnmsub_vx_u64m4_tumu
#define vnmsub_vv_u64m8_tumu __riscv_vnmsub_vv_u64m8_tumu
#define vnmsub_vx_u64m8_tumu __riscv_vnmsub_vx_u64m8_tumu
// masked functions
#define vmacc_vv_i8mf8_tama __riscv_vmacc_vv_i8mf8_m
#define vmacc_vx_i8mf8_tama __riscv_vmacc_vx_i8mf8_m
#define vmacc_vv_i8mf4_tama __riscv_vmacc_vv_i8mf4_m
#define vmacc_vx_i8mf4_tama __riscv_vmacc_vx_i8mf4_m
#define vmacc_vv_i8mf2_tama __riscv_vmacc_vv_i8mf2_m
#define vmacc_vx_i8mf2_tama __riscv_vmacc_vx_i8mf2_m
#define vmacc_vv_i8m1_tama __riscv_vmacc_vv_i8m1_m
#define vmacc_vx_i8m1_tama __riscv_vmacc_vx_i8m1_m
#define vmacc_vv_i8m2_tama __riscv_vmacc_vv_i8m2_m
#define vmacc_vx_i8m2_tama __riscv_vmacc_vx_i8m2_m
#define vmacc_vv_i8m4_tama __riscv_vmacc_vv_i8m4_m
#define vmacc_vx_i8m4_tama __riscv_vmacc_vx_i8m4_m
#define vmacc_vv_i8m8_tama __riscv_vmacc_vv_i8m8_m
#define vmacc_vx_i8m8_tama __riscv_vmacc_vx_i8m8_m
#define vmacc_vv_i16mf4_tama __riscv_vmacc_vv_i16mf4_m
#define vmacc_vx_i16mf4_tama __riscv_vmacc_vx_i16mf4_m
#define vmacc_vv_i16mf2_tama __riscv_vmacc_vv_i16mf2_m
#define vmacc_vx_i16mf2_tama __riscv_vmacc_vx_i16mf2_m
#define vmacc_vv_i16m1_tama __riscv_vmacc_vv_i16m1_m
#define vmacc_vx_i16m1_tama __riscv_vmacc_vx_i16m1_m
#define vmacc_vv_i16m2_tama __riscv_vmacc_vv_i16m2_m
#define vmacc_vx_i16m2_tama __riscv_vmacc_vx_i16m2_m
#define vmacc_vv_i16m4_tama __riscv_vmacc_vv_i16m4_m
#define vmacc_vx_i16m4_tama __riscv_vmacc_vx_i16m4_m
#define vmacc_vv_i16m8_tama __riscv_vmacc_vv_i16m8_m
#define vmacc_vx_i16m8_tama __riscv_vmacc_vx_i16m8_m
#define vmacc_vv_i32mf2_tama __riscv_vmacc_vv_i32mf2_m
#define vmacc_vx_i32mf2_tama __riscv_vmacc_vx_i32mf2_m
#define vmacc_vv_i32m1_tama __riscv_vmacc_vv_i32m1_m
#define vmacc_vx_i32m1_tama __riscv_vmacc_vx_i32m1_m
#define vmacc_vv_i32m2_tama __riscv_vmacc_vv_i32m2_m
#define vmacc_vx_i32m2_tama __riscv_vmacc_vx_i32m2_m
#define vmacc_vv_i32m4_tama __riscv_vmacc_vv_i32m4_m
#define vmacc_vx_i32m4_tama __riscv_vmacc_vx_i32m4_m
#define vmacc_vv_i32m8_tama __riscv_vmacc_vv_i32m8_m
#define vmacc_vx_i32m8_tama __riscv_vmacc_vx_i32m8_m
#define vmacc_vv_i64m1_tama __riscv_vmacc_vv_i64m1_m
#define vmacc_vx_i64m1_tama __riscv_vmacc_vx_i64m1_m
#define vmacc_vv_i64m2_tama __riscv_vmacc_vv_i64m2_m
#define vmacc_vx_i64m2_tama __riscv_vmacc_vx_i64m2_m
#define vmacc_vv_i64m4_tama __riscv_vmacc_vv_i64m4_m
#define vmacc_vx_i64m4_tama __riscv_vmacc_vx_i64m4_m
#define vmacc_vv_i64m8_tama __riscv_vmacc_vv_i64m8_m
#define vmacc_vx_i64m8_tama __riscv_vmacc_vx_i64m8_m
#define vnmsac_vv_i8mf8_tama __riscv_vnmsac_vv_i8mf8_m
#define vnmsac_vx_i8mf8_tama __riscv_vnmsac_vx_i8mf8_m
#define vnmsac_vv_i8mf4_tama __riscv_vnmsac_vv_i8mf4_m
#define vnmsac_vx_i8mf4_tama __riscv_vnmsac_vx_i8mf4_m
#define vnmsac_vv_i8mf2_tama __riscv_vnmsac_vv_i8mf2_m
#define vnmsac_vx_i8mf2_tama __riscv_vnmsac_vx_i8mf2_m
#define vnmsac_vv_i8m1_tama __riscv_vnmsac_vv_i8m1_m
#define vnmsac_vx_i8m1_tama __riscv_vnmsac_vx_i8m1_m
#define vnmsac_vv_i8m2_tama __riscv_vnmsac_vv_i8m2_m
#define vnmsac_vx_i8m2_tama __riscv_vnmsac_vx_i8m2_m
#define vnmsac_vv_i8m4_tama __riscv_vnmsac_vv_i8m4_m
#define vnmsac_vx_i8m4_tama __riscv_vnmsac_vx_i8m4_m
#define vnmsac_vv_i8m8_tama __riscv_vnmsac_vv_i8m8_m
#define vnmsac_vx_i8m8_tama __riscv_vnmsac_vx_i8m8_m
#define vnmsac_vv_i16mf4_tama __riscv_vnmsac_vv_i16mf4_m
#define vnmsac_vx_i16mf4_tama __riscv_vnmsac_vx_i16mf4_m
#define vnmsac_vv_i16mf2_tama __riscv_vnmsac_vv_i16mf2_m
#define vnmsac_vx_i16mf2_tama __riscv_vnmsac_vx_i16mf2_m
#define vnmsac_vv_i16m1_tama __riscv_vnmsac_vv_i16m1_m
#define vnmsac_vx_i16m1_tama __riscv_vnmsac_vx_i16m1_m
#define vnmsac_vv_i16m2_tama __riscv_vnmsac_vv_i16m2_m
#define vnmsac_vx_i16m2_tama __riscv_vnmsac_vx_i16m2_m
#define vnmsac_vv_i16m4_tama __riscv_vnmsac_vv_i16m4_m
#define vnmsac_vx_i16m4_tama __riscv_vnmsac_vx_i16m4_m
#define vnmsac_vv_i16m8_tama __riscv_vnmsac_vv_i16m8_m
#define vnmsac_vx_i16m8_tama __riscv_vnmsac_vx_i16m8_m
#define vnmsac_vv_i32mf2_tama __riscv_vnmsac_vv_i32mf2_m
#define vnmsac_vx_i32mf2_tama __riscv_vnmsac_vx_i32mf2_m
#define vnmsac_vv_i32m1_tama __riscv_vnmsac_vv_i32m1_m
#define vnmsac_vx_i32m1_tama __riscv_vnmsac_vx_i32m1_m
#define vnmsac_vv_i32m2_tama __riscv_vnmsac_vv_i32m2_m
#define vnmsac_vx_i32m2_tama __riscv_vnmsac_vx_i32m2_m
#define vnmsac_vv_i32m4_tama __riscv_vnmsac_vv_i32m4_m
#define vnmsac_vx_i32m4_tama __riscv_vnmsac_vx_i32m4_m
#define vnmsac_vv_i32m8_tama __riscv_vnmsac_vv_i32m8_m
#define vnmsac_vx_i32m8_tama __riscv_vnmsac_vx_i32m8_m
#define vnmsac_vv_i64m1_tama __riscv_vnmsac_vv_i64m1_m
#define vnmsac_vx_i64m1_tama __riscv_vnmsac_vx_i64m1_m
#define vnmsac_vv_i64m2_tama __riscv_vnmsac_vv_i64m2_m
#define vnmsac_vx_i64m2_tama __riscv_vnmsac_vx_i64m2_m
#define vnmsac_vv_i64m4_tama __riscv_vnmsac_vv_i64m4_m
#define vnmsac_vx_i64m4_tama __riscv_vnmsac_vx_i64m4_m
#define vnmsac_vv_i64m8_tama __riscv_vnmsac_vv_i64m8_m
#define vnmsac_vx_i64m8_tama __riscv_vnmsac_vx_i64m8_m
#define vmadd_vv_i8mf8_tama __riscv_vmadd_vv_i8mf8_m
#define vmadd_vx_i8mf8_tama __riscv_vmadd_vx_i8mf8_m
#define vmadd_vv_i8mf4_tama __riscv_vmadd_vv_i8mf4_m
#define vmadd_vx_i8mf4_tama __riscv_vmadd_vx_i8mf4_m
#define vmadd_vv_i8mf2_tama __riscv_vmadd_vv_i8mf2_m
#define vmadd_vx_i8mf2_tama __riscv_vmadd_vx_i8mf2_m
#define vmadd_vv_i8m1_tama __riscv_vmadd_vv_i8m1_m
#define vmadd_vx_i8m1_tama __riscv_vmadd_vx_i8m1_m
#define vmadd_vv_i8m2_tama __riscv_vmadd_vv_i8m2_m
#define vmadd_vx_i8m2_tama __riscv_vmadd_vx_i8m2_m
#define vmadd_vv_i8m4_tama __riscv_vmadd_vv_i8m4_m
#define vmadd_vx_i8m4_tama __riscv_vmadd_vx_i8m4_m
#define vmadd_vv_i8m8_tama __riscv_vmadd_vv_i8m8_m
#define vmadd_vx_i8m8_tama __riscv_vmadd_vx_i8m8_m
#define vmadd_vv_i16mf4_tama __riscv_vmadd_vv_i16mf4_m
#define vmadd_vx_i16mf4_tama __riscv_vmadd_vx_i16mf4_m
#define vmadd_vv_i16mf2_tama __riscv_vmadd_vv_i16mf2_m
#define vmadd_vx_i16mf2_tama __riscv_vmadd_vx_i16mf2_m
#define vmadd_vv_i16m1_tama __riscv_vmadd_vv_i16m1_m
#define vmadd_vx_i16m1_tama __riscv_vmadd_vx_i16m1_m
#define vmadd_vv_i16m2_tama __riscv_vmadd_vv_i16m2_m
#define vmadd_vx_i16m2_tama __riscv_vmadd_vx_i16m2_m
#define vmadd_vv_i16m4_tama __riscv_vmadd_vv_i16m4_m
#define vmadd_vx_i16m4_tama __riscv_vmadd_vx_i16m4_m
#define vmadd_vv_i16m8_tama __riscv_vmadd_vv_i16m8_m
#define vmadd_vx_i16m8_tama __riscv_vmadd_vx_i16m8_m
#define vmadd_vv_i32mf2_tama __riscv_vmadd_vv_i32mf2_m
#define vmadd_vx_i32mf2_tama __riscv_vmadd_vx_i32mf2_m
#define vmadd_vv_i32m1_tama __riscv_vmadd_vv_i32m1_m
#define vmadd_vx_i32m1_tama __riscv_vmadd_vx_i32m1_m
#define vmadd_vv_i32m2_tama __riscv_vmadd_vv_i32m2_m
#define vmadd_vx_i32m2_tama __riscv_vmadd_vx_i32m2_m
#define vmadd_vv_i32m4_tama __riscv_vmadd_vv_i32m4_m
#define vmadd_vx_i32m4_tama __riscv_vmadd_vx_i32m4_m
#define vmadd_vv_i32m8_tama __riscv_vmadd_vv_i32m8_m
#define vmadd_vx_i32m8_tama __riscv_vmadd_vx_i32m8_m
#define vmadd_vv_i64m1_tama __riscv_vmadd_vv_i64m1_m
#define vmadd_vx_i64m1_tama __riscv_vmadd_vx_i64m1_m
#define vmadd_vv_i64m2_tama __riscv_vmadd_vv_i64m2_m
#define vmadd_vx_i64m2_tama __riscv_vmadd_vx_i64m2_m
#define vmadd_vv_i64m4_tama __riscv_vmadd_vv_i64m4_m
#define vmadd_vx_i64m4_tama __riscv_vmadd_vx_i64m4_m
#define vmadd_vv_i64m8_tama __riscv_vmadd_vv_i64m8_m
#define vmadd_vx_i64m8_tama __riscv_vmadd_vx_i64m8_m
#define vnmsub_vv_i8mf8_tama __riscv_vnmsub_vv_i8mf8_m
#define vnmsub_vx_i8mf8_tama __riscv_vnmsub_vx_i8mf8_m
#define vnmsub_vv_i8mf4_tama __riscv_vnmsub_vv_i8mf4_m
#define vnmsub_vx_i8mf4_tama __riscv_vnmsub_vx_i8mf4_m
#define vnmsub_vv_i8mf2_tama __riscv_vnmsub_vv_i8mf2_m
#define vnmsub_vx_i8mf2_tama __riscv_vnmsub_vx_i8mf2_m
#define vnmsub_vv_i8m1_tama __riscv_vnmsub_vv_i8m1_m
#define vnmsub_vx_i8m1_tama __riscv_vnmsub_vx_i8m1_m
#define vnmsub_vv_i8m2_tama __riscv_vnmsub_vv_i8m2_m
#define vnmsub_vx_i8m2_tama __riscv_vnmsub_vx_i8m2_m
#define vnmsub_vv_i8m4_tama __riscv_vnmsub_vv_i8m4_m
#define vnmsub_vx_i8m4_tama __riscv_vnmsub_vx_i8m4_m
#define vnmsub_vv_i8m8_tama __riscv_vnmsub_vv_i8m8_m
#define vnmsub_vx_i8m8_tama __riscv_vnmsub_vx_i8m8_m
#define vnmsub_vv_i16mf4_tama __riscv_vnmsub_vv_i16mf4_m
#define vnmsub_vx_i16mf4_tama __riscv_vnmsub_vx_i16mf4_m
#define vnmsub_vv_i16mf2_tama __riscv_vnmsub_vv_i16mf2_m
#define vnmsub_vx_i16mf2_tama __riscv_vnmsub_vx_i16mf2_m
#define vnmsub_vv_i16m1_tama __riscv_vnmsub_vv_i16m1_m
#define vnmsub_vx_i16m1_tama __riscv_vnmsub_vx_i16m1_m
#define vnmsub_vv_i16m2_tama __riscv_vnmsub_vv_i16m2_m
#define vnmsub_vx_i16m2_tama __riscv_vnmsub_vx_i16m2_m
#define vnmsub_vv_i16m4_tama __riscv_vnmsub_vv_i16m4_m
#define vnmsub_vx_i16m4_tama __riscv_vnmsub_vx_i16m4_m
#define vnmsub_vv_i16m8_tama __riscv_vnmsub_vv_i16m8_m
#define vnmsub_vx_i16m8_tama __riscv_vnmsub_vx_i16m8_m
#define vnmsub_vv_i32mf2_tama __riscv_vnmsub_vv_i32mf2_m
#define vnmsub_vx_i32mf2_tama __riscv_vnmsub_vx_i32mf2_m
#define vnmsub_vv_i32m1_tama __riscv_vnmsub_vv_i32m1_m
#define vnmsub_vx_i32m1_tama __riscv_vnmsub_vx_i32m1_m
#define vnmsub_vv_i32m2_tama __riscv_vnmsub_vv_i32m2_m
#define vnmsub_vx_i32m2_tama __riscv_vnmsub_vx_i32m2_m
#define vnmsub_vv_i32m4_tama __riscv_vnmsub_vv_i32m4_m
#define vnmsub_vx_i32m4_tama __riscv_vnmsub_vx_i32m4_m
#define vnmsub_vv_i32m8_tama __riscv_vnmsub_vv_i32m8_m
#define vnmsub_vx_i32m8_tama __riscv_vnmsub_vx_i32m8_m
#define vnmsub_vv_i64m1_tama __riscv_vnmsub_vv_i64m1_m
#define vnmsub_vx_i64m1_tama __riscv_vnmsub_vx_i64m1_m
#define vnmsub_vv_i64m2_tama __riscv_vnmsub_vv_i64m2_m
#define vnmsub_vx_i64m2_tama __riscv_vnmsub_vx_i64m2_m
#define vnmsub_vv_i64m4_tama __riscv_vnmsub_vv_i64m4_m
#define vnmsub_vx_i64m4_tama __riscv_vnmsub_vx_i64m4_m
#define vnmsub_vv_i64m8_tama __riscv_vnmsub_vv_i64m8_m
#define vnmsub_vx_i64m8_tama __riscv_vnmsub_vx_i64m8_m
#define vmacc_vv_u8mf8_tama __riscv_vmacc_vv_u8mf8_m
#define vmacc_vx_u8mf8_tama __riscv_vmacc_vx_u8mf8_m
#define vmacc_vv_u8mf4_tama __riscv_vmacc_vv_u8mf4_m
#define vmacc_vx_u8mf4_tama __riscv_vmacc_vx_u8mf4_m
#define vmacc_vv_u8mf2_tama __riscv_vmacc_vv_u8mf2_m
#define vmacc_vx_u8mf2_tama __riscv_vmacc_vx_u8mf2_m
#define vmacc_vv_u8m1_tama __riscv_vmacc_vv_u8m1_m
#define vmacc_vx_u8m1_tama __riscv_vmacc_vx_u8m1_m
#define vmacc_vv_u8m2_tama __riscv_vmacc_vv_u8m2_m
#define vmacc_vx_u8m2_tama __riscv_vmacc_vx_u8m2_m
#define vmacc_vv_u8m4_tama __riscv_vmacc_vv_u8m4_m
#define vmacc_vx_u8m4_tama __riscv_vmacc_vx_u8m4_m
#define vmacc_vv_u8m8_tama __riscv_vmacc_vv_u8m8_m
#define vmacc_vx_u8m8_tama __riscv_vmacc_vx_u8m8_m
#define vmacc_vv_u16mf4_tama __riscv_vmacc_vv_u16mf4_m
#define vmacc_vx_u16mf4_tama __riscv_vmacc_vx_u16mf4_m
#define vmacc_vv_u16mf2_tama __riscv_vmacc_vv_u16mf2_m
#define vmacc_vx_u16mf2_tama __riscv_vmacc_vx_u16mf2_m
#define vmacc_vv_u16m1_tama __riscv_vmacc_vv_u16m1_m
#define vmacc_vx_u16m1_tama __riscv_vmacc_vx_u16m1_m
#define vmacc_vv_u16m2_tama __riscv_vmacc_vv_u16m2_m
#define vmacc_vx_u16m2_tama __riscv_vmacc_vx_u16m2_m
#define vmacc_vv_u16m4_tama __riscv_vmacc_vv_u16m4_m
#define vmacc_vx_u16m4_tama __riscv_vmacc_vx_u16m4_m
#define vmacc_vv_u16m8_tama __riscv_vmacc_vv_u16m8_m
#define vmacc_vx_u16m8_tama __riscv_vmacc_vx_u16m8_m
#define vmacc_vv_u32mf2_tama __riscv_vmacc_vv_u32mf2_m
#define vmacc_vx_u32mf2_tama __riscv_vmacc_vx_u32mf2_m
#define vmacc_vv_u32m1_tama __riscv_vmacc_vv_u32m1_m
#define vmacc_vx_u32m1_tama __riscv_vmacc_vx_u32m1_m
#define vmacc_vv_u32m2_tama __riscv_vmacc_vv_u32m2_m
#define vmacc_vx_u32m2_tama __riscv_vmacc_vx_u32m2_m
#define vmacc_vv_u32m4_tama __riscv_vmacc_vv_u32m4_m
#define vmacc_vx_u32m4_tama __riscv_vmacc_vx_u32m4_m
#define vmacc_vv_u32m8_tama __riscv_vmacc_vv_u32m8_m
#define vmacc_vx_u32m8_tama __riscv_vmacc_vx_u32m8_m
#define vmacc_vv_u64m1_tama __riscv_vmacc_vv_u64m1_m
#define vmacc_vx_u64m1_tama __riscv_vmacc_vx_u64m1_m
#define vmacc_vv_u64m2_tama __riscv_vmacc_vv_u64m2_m
#define vmacc_vx_u64m2_tama __riscv_vmacc_vx_u64m2_m
#define vmacc_vv_u64m4_tama __riscv_vmacc_vv_u64m4_m
#define vmacc_vx_u64m4_tama __riscv_vmacc_vx_u64m4_m
#define vmacc_vv_u64m8_tama __riscv_vmacc_vv_u64m8_m
#define vmacc_vx_u64m8_tama __riscv_vmacc_vx_u64m8_m
#define vnmsac_vv_u8mf8_tama __riscv_vnmsac_vv_u8mf8_m
#define vnmsac_vx_u8mf8_tama __riscv_vnmsac_vx_u8mf8_m
#define vnmsac_vv_u8mf4_tama __riscv_vnmsac_vv_u8mf4_m
#define vnmsac_vx_u8mf4_tama __riscv_vnmsac_vx_u8mf4_m
#define vnmsac_vv_u8mf2_tama __riscv_vnmsac_vv_u8mf2_m
#define vnmsac_vx_u8mf2_tama __riscv_vnmsac_vx_u8mf2_m
#define vnmsac_vv_u8m1_tama __riscv_vnmsac_vv_u8m1_m
#define vnmsac_vx_u8m1_tama __riscv_vnmsac_vx_u8m1_m
#define vnmsac_vv_u8m2_tama __riscv_vnmsac_vv_u8m2_m
#define vnmsac_vx_u8m2_tama __riscv_vnmsac_vx_u8m2_m
#define vnmsac_vv_u8m4_tama __riscv_vnmsac_vv_u8m4_m
#define vnmsac_vx_u8m4_tama __riscv_vnmsac_vx_u8m4_m
#define vnmsac_vv_u8m8_tama __riscv_vnmsac_vv_u8m8_m
#define vnmsac_vx_u8m8_tama __riscv_vnmsac_vx_u8m8_m
#define vnmsac_vv_u16mf4_tama __riscv_vnmsac_vv_u16mf4_m
#define vnmsac_vx_u16mf4_tama __riscv_vnmsac_vx_u16mf4_m
#define vnmsac_vv_u16mf2_tama __riscv_vnmsac_vv_u16mf2_m
#define vnmsac_vx_u16mf2_tama __riscv_vnmsac_vx_u16mf2_m
#define vnmsac_vv_u16m1_tama __riscv_vnmsac_vv_u16m1_m
#define vnmsac_vx_u16m1_tama __riscv_vnmsac_vx_u16m1_m
#define vnmsac_vv_u16m2_tama __riscv_vnmsac_vv_u16m2_m
#define vnmsac_vx_u16m2_tama __riscv_vnmsac_vx_u16m2_m
#define vnmsac_vv_u16m4_tama __riscv_vnmsac_vv_u16m4_m
#define vnmsac_vx_u16m4_tama __riscv_vnmsac_vx_u16m4_m
#define vnmsac_vv_u16m8_tama __riscv_vnmsac_vv_u16m8_m
#define vnmsac_vx_u16m8_tama __riscv_vnmsac_vx_u16m8_m
#define vnmsac_vv_u32mf2_tama __riscv_vnmsac_vv_u32mf2_m
#define vnmsac_vx_u32mf2_tama __riscv_vnmsac_vx_u32mf2_m
#define vnmsac_vv_u32m1_tama __riscv_vnmsac_vv_u32m1_m
#define vnmsac_vx_u32m1_tama __riscv_vnmsac_vx_u32m1_m
#define vnmsac_vv_u32m2_tama __riscv_vnmsac_vv_u32m2_m
#define vnmsac_vx_u32m2_tama __riscv_vnmsac_vx_u32m2_m
#define vnmsac_vv_u32m4_tama __riscv_vnmsac_vv_u32m4_m
#define vnmsac_vx_u32m4_tama __riscv_vnmsac_vx_u32m4_m
#define vnmsac_vv_u32m8_tama __riscv_vnmsac_vv_u32m8_m
#define vnmsac_vx_u32m8_tama __riscv_vnmsac_vx_u32m8_m
#define vnmsac_vv_u64m1_tama __riscv_vnmsac_vv_u64m1_m
#define vnmsac_vx_u64m1_tama __riscv_vnmsac_vx_u64m1_m
#define vnmsac_vv_u64m2_tama __riscv_vnmsac_vv_u64m2_m
#define vnmsac_vx_u64m2_tama __riscv_vnmsac_vx_u64m2_m
#define vnmsac_vv_u64m4_tama __riscv_vnmsac_vv_u64m4_m
#define vnmsac_vx_u64m4_tama __riscv_vnmsac_vx_u64m4_m
#define vnmsac_vv_u64m8_tama __riscv_vnmsac_vv_u64m8_m
#define vnmsac_vx_u64m8_tama __riscv_vnmsac_vx_u64m8_m
#define vmadd_vv_u8mf8_tama __riscv_vmadd_vv_u8mf8_m
#define vmadd_vx_u8mf8_tama __riscv_vmadd_vx_u8mf8_m
#define vmadd_vv_u8mf4_tama __riscv_vmadd_vv_u8mf4_m
#define vmadd_vx_u8mf4_tama __riscv_vmadd_vx_u8mf4_m
#define vmadd_vv_u8mf2_tama __riscv_vmadd_vv_u8mf2_m
#define vmadd_vx_u8mf2_tama __riscv_vmadd_vx_u8mf2_m
#define vmadd_vv_u8m1_tama __riscv_vmadd_vv_u8m1_m
#define vmadd_vx_u8m1_tama __riscv_vmadd_vx_u8m1_m
#define vmadd_vv_u8m2_tama __riscv_vmadd_vv_u8m2_m
#define vmadd_vx_u8m2_tama __riscv_vmadd_vx_u8m2_m
#define vmadd_vv_u8m4_tama __riscv_vmadd_vv_u8m4_m
#define vmadd_vx_u8m4_tama __riscv_vmadd_vx_u8m4_m
#define vmadd_vv_u8m8_tama __riscv_vmadd_vv_u8m8_m
#define vmadd_vx_u8m8_tama __riscv_vmadd_vx_u8m8_m
#define vmadd_vv_u16mf4_tama __riscv_vmadd_vv_u16mf4_m
#define vmadd_vx_u16mf4_tama __riscv_vmadd_vx_u16mf4_m
#define vmadd_vv_u16mf2_tama __riscv_vmadd_vv_u16mf2_m
#define vmadd_vx_u16mf2_tama __riscv_vmadd_vx_u16mf2_m
#define vmadd_vv_u16m1_tama __riscv_vmadd_vv_u16m1_m
#define vmadd_vx_u16m1_tama __riscv_vmadd_vx_u16m1_m
#define vmadd_vv_u16m2_tama __riscv_vmadd_vv_u16m2_m
#define vmadd_vx_u16m2_tama __riscv_vmadd_vx_u16m2_m
#define vmadd_vv_u16m4_tama __riscv_vmadd_vv_u16m4_m
#define vmadd_vx_u16m4_tama __riscv_vmadd_vx_u16m4_m
#define vmadd_vv_u16m8_tama __riscv_vmadd_vv_u16m8_m
#define vmadd_vx_u16m8_tama __riscv_vmadd_vx_u16m8_m
#define vmadd_vv_u32mf2_tama __riscv_vmadd_vv_u32mf2_m
#define vmadd_vx_u32mf2_tama __riscv_vmadd_vx_u32mf2_m
#define vmadd_vv_u32m1_tama __riscv_vmadd_vv_u32m1_m
#define vmadd_vx_u32m1_tama __riscv_vmadd_vx_u32m1_m
#define vmadd_vv_u32m2_tama __riscv_vmadd_vv_u32m2_m
#define vmadd_vx_u32m2_tama __riscv_vmadd_vx_u32m2_m
#define vmadd_vv_u32m4_tama __riscv_vmadd_vv_u32m4_m
#define vmadd_vx_u32m4_tama __riscv_vmadd_vx_u32m4_m
#define vmadd_vv_u32m8_tama __riscv_vmadd_vv_u32m8_m
#define vmadd_vx_u32m8_tama __riscv_vmadd_vx_u32m8_m
#define vmadd_vv_u64m1_tama __riscv_vmadd_vv_u64m1_m
#define vmadd_vx_u64m1_tama __riscv_vmadd_vx_u64m1_m
#define vmadd_vv_u64m2_tama __riscv_vmadd_vv_u64m2_m
#define vmadd_vx_u64m2_tama __riscv_vmadd_vx_u64m2_m
#define vmadd_vv_u64m4_tama __riscv_vmadd_vv_u64m4_m
#define vmadd_vx_u64m4_tama __riscv_vmadd_vx_u64m4_m
#define vmadd_vv_u64m8_tama __riscv_vmadd_vv_u64m8_m
#define vmadd_vx_u64m8_tama __riscv_vmadd_vx_u64m8_m
#define vnmsub_vv_u8mf8_tama __riscv_vnmsub_vv_u8mf8_m
#define vnmsub_vx_u8mf8_tama __riscv_vnmsub_vx_u8mf8_m
#define vnmsub_vv_u8mf4_tama __riscv_vnmsub_vv_u8mf4_m
#define vnmsub_vx_u8mf4_tama __riscv_vnmsub_vx_u8mf4_m
#define vnmsub_vv_u8mf2_tama __riscv_vnmsub_vv_u8mf2_m
#define vnmsub_vx_u8mf2_tama __riscv_vnmsub_vx_u8mf2_m
#define vnmsub_vv_u8m1_tama __riscv_vnmsub_vv_u8m1_m
#define vnmsub_vx_u8m1_tama __riscv_vnmsub_vx_u8m1_m
#define vnmsub_vv_u8m2_tama __riscv_vnmsub_vv_u8m2_m
#define vnmsub_vx_u8m2_tama __riscv_vnmsub_vx_u8m2_m
#define vnmsub_vv_u8m4_tama __riscv_vnmsub_vv_u8m4_m
#define vnmsub_vx_u8m4_tama __riscv_vnmsub_vx_u8m4_m
#define vnmsub_vv_u8m8_tama __riscv_vnmsub_vv_u8m8_m
#define vnmsub_vx_u8m8_tama __riscv_vnmsub_vx_u8m8_m
#define vnmsub_vv_u16mf4_tama __riscv_vnmsub_vv_u16mf4_m
#define vnmsub_vx_u16mf4_tama __riscv_vnmsub_vx_u16mf4_m
#define vnmsub_vv_u16mf2_tama __riscv_vnmsub_vv_u16mf2_m
#define vnmsub_vx_u16mf2_tama __riscv_vnmsub_vx_u16mf2_m
#define vnmsub_vv_u16m1_tama __riscv_vnmsub_vv_u16m1_m
#define vnmsub_vx_u16m1_tama __riscv_vnmsub_vx_u16m1_m
#define vnmsub_vv_u16m2_tama __riscv_vnmsub_vv_u16m2_m
#define vnmsub_vx_u16m2_tama __riscv_vnmsub_vx_u16m2_m
#define vnmsub_vv_u16m4_tama __riscv_vnmsub_vv_u16m4_m
#define vnmsub_vx_u16m4_tama __riscv_vnmsub_vx_u16m4_m
#define vnmsub_vv_u16m8_tama __riscv_vnmsub_vv_u16m8_m
#define vnmsub_vx_u16m8_tama __riscv_vnmsub_vx_u16m8_m
#define vnmsub_vv_u32mf2_tama __riscv_vnmsub_vv_u32mf2_m
#define vnmsub_vx_u32mf2_tama __riscv_vnmsub_vx_u32mf2_m
#define vnmsub_vv_u32m1_tama __riscv_vnmsub_vv_u32m1_m
#define vnmsub_vx_u32m1_tama __riscv_vnmsub_vx_u32m1_m
#define vnmsub_vv_u32m2_tama __riscv_vnmsub_vv_u32m2_m
#define vnmsub_vx_u32m2_tama __riscv_vnmsub_vx_u32m2_m
#define vnmsub_vv_u32m4_tama __riscv_vnmsub_vv_u32m4_m
#define vnmsub_vx_u32m4_tama __riscv_vnmsub_vx_u32m4_m
#define vnmsub_vv_u32m8_tama __riscv_vnmsub_vv_u32m8_m
#define vnmsub_vx_u32m8_tama __riscv_vnmsub_vx_u32m8_m
#define vnmsub_vv_u64m1_tama __riscv_vnmsub_vv_u64m1_m
#define vnmsub_vx_u64m1_tama __riscv_vnmsub_vx_u64m1_m
#define vnmsub_vv_u64m2_tama __riscv_vnmsub_vv_u64m2_m
#define vnmsub_vx_u64m2_tama __riscv_vnmsub_vx_u64m2_m
#define vnmsub_vv_u64m4_tama __riscv_vnmsub_vv_u64m4_m
#define vnmsub_vx_u64m4_tama __riscv_vnmsub_vx_u64m4_m
#define vnmsub_vv_u64m8_tama __riscv_vnmsub_vv_u64m8_m
#define vnmsub_vx_u64m8_tama __riscv_vnmsub_vx_u64m8_m
// masked functions
#define vmacc_vv_i8mf8_tamu __riscv_vmacc_vv_i8mf8_mu
#define vmacc_vx_i8mf8_tamu __riscv_vmacc_vx_i8mf8_mu
#define vmacc_vv_i8mf4_tamu __riscv_vmacc_vv_i8mf4_mu
#define vmacc_vx_i8mf4_tamu __riscv_vmacc_vx_i8mf4_mu
#define vmacc_vv_i8mf2_tamu __riscv_vmacc_vv_i8mf2_mu
#define vmacc_vx_i8mf2_tamu __riscv_vmacc_vx_i8mf2_mu
#define vmacc_vv_i8m1_tamu __riscv_vmacc_vv_i8m1_mu
#define vmacc_vx_i8m1_tamu __riscv_vmacc_vx_i8m1_mu
#define vmacc_vv_i8m2_tamu __riscv_vmacc_vv_i8m2_mu
#define vmacc_vx_i8m2_tamu __riscv_vmacc_vx_i8m2_mu
#define vmacc_vv_i8m4_tamu __riscv_vmacc_vv_i8m4_mu
#define vmacc_vx_i8m4_tamu __riscv_vmacc_vx_i8m4_mu
#define vmacc_vv_i8m8_tamu __riscv_vmacc_vv_i8m8_mu
#define vmacc_vx_i8m8_tamu __riscv_vmacc_vx_i8m8_mu
#define vmacc_vv_i16mf4_tamu __riscv_vmacc_vv_i16mf4_mu
#define vmacc_vx_i16mf4_tamu __riscv_vmacc_vx_i16mf4_mu
#define vmacc_vv_i16mf2_tamu __riscv_vmacc_vv_i16mf2_mu
#define vmacc_vx_i16mf2_tamu __riscv_vmacc_vx_i16mf2_mu
#define vmacc_vv_i16m1_tamu __riscv_vmacc_vv_i16m1_mu
#define vmacc_vx_i16m1_tamu __riscv_vmacc_vx_i16m1_mu
#define vmacc_vv_i16m2_tamu __riscv_vmacc_vv_i16m2_mu
#define vmacc_vx_i16m2_tamu __riscv_vmacc_vx_i16m2_mu
#define vmacc_vv_i16m4_tamu __riscv_vmacc_vv_i16m4_mu
#define vmacc_vx_i16m4_tamu __riscv_vmacc_vx_i16m4_mu
#define vmacc_vv_i16m8_tamu __riscv_vmacc_vv_i16m8_mu
#define vmacc_vx_i16m8_tamu __riscv_vmacc_vx_i16m8_mu
#define vmacc_vv_i32mf2_tamu __riscv_vmacc_vv_i32mf2_mu
#define vmacc_vx_i32mf2_tamu __riscv_vmacc_vx_i32mf2_mu
#define vmacc_vv_i32m1_tamu __riscv_vmacc_vv_i32m1_mu
#define vmacc_vx_i32m1_tamu __riscv_vmacc_vx_i32m1_mu
#define vmacc_vv_i32m2_tamu __riscv_vmacc_vv_i32m2_mu
#define vmacc_vx_i32m2_tamu __riscv_vmacc_vx_i32m2_mu
#define vmacc_vv_i32m4_tamu __riscv_vmacc_vv_i32m4_mu
#define vmacc_vx_i32m4_tamu __riscv_vmacc_vx_i32m4_mu
#define vmacc_vv_i32m8_tamu __riscv_vmacc_vv_i32m8_mu
#define vmacc_vx_i32m8_tamu __riscv_vmacc_vx_i32m8_mu
#define vmacc_vv_i64m1_tamu __riscv_vmacc_vv_i64m1_mu
#define vmacc_vx_i64m1_tamu __riscv_vmacc_vx_i64m1_mu
#define vmacc_vv_i64m2_tamu __riscv_vmacc_vv_i64m2_mu
#define vmacc_vx_i64m2_tamu __riscv_vmacc_vx_i64m2_mu
#define vmacc_vv_i64m4_tamu __riscv_vmacc_vv_i64m4_mu
#define vmacc_vx_i64m4_tamu __riscv_vmacc_vx_i64m4_mu
#define vmacc_vv_i64m8_tamu __riscv_vmacc_vv_i64m8_mu
#define vmacc_vx_i64m8_tamu __riscv_vmacc_vx_i64m8_mu
#define vnmsac_vv_i8mf8_tamu __riscv_vnmsac_vv_i8mf8_mu
#define vnmsac_vx_i8mf8_tamu __riscv_vnmsac_vx_i8mf8_mu
#define vnmsac_vv_i8mf4_tamu __riscv_vnmsac_vv_i8mf4_mu
#define vnmsac_vx_i8mf4_tamu __riscv_vnmsac_vx_i8mf4_mu
#define vnmsac_vv_i8mf2_tamu __riscv_vnmsac_vv_i8mf2_mu
#define vnmsac_vx_i8mf2_tamu __riscv_vnmsac_vx_i8mf2_mu
#define vnmsac_vv_i8m1_tamu __riscv_vnmsac_vv_i8m1_mu
#define vnmsac_vx_i8m1_tamu __riscv_vnmsac_vx_i8m1_mu
#define vnmsac_vv_i8m2_tamu __riscv_vnmsac_vv_i8m2_mu
#define vnmsac_vx_i8m2_tamu __riscv_vnmsac_vx_i8m2_mu
#define vnmsac_vv_i8m4_tamu __riscv_vnmsac_vv_i8m4_mu
#define vnmsac_vx_i8m4_tamu __riscv_vnmsac_vx_i8m4_mu
#define vnmsac_vv_i8m8_tamu __riscv_vnmsac_vv_i8m8_mu
#define vnmsac_vx_i8m8_tamu __riscv_vnmsac_vx_i8m8_mu
#define vnmsac_vv_i16mf4_tamu __riscv_vnmsac_vv_i16mf4_mu
#define vnmsac_vx_i16mf4_tamu __riscv_vnmsac_vx_i16mf4_mu
#define vnmsac_vv_i16mf2_tamu __riscv_vnmsac_vv_i16mf2_mu
#define vnmsac_vx_i16mf2_tamu __riscv_vnmsac_vx_i16mf2_mu
#define vnmsac_vv_i16m1_tamu __riscv_vnmsac_vv_i16m1_mu
#define vnmsac_vx_i16m1_tamu __riscv_vnmsac_vx_i16m1_mu
#define vnmsac_vv_i16m2_tamu __riscv_vnmsac_vv_i16m2_mu
#define vnmsac_vx_i16m2_tamu __riscv_vnmsac_vx_i16m2_mu
#define vnmsac_vv_i16m4_tamu __riscv_vnmsac_vv_i16m4_mu
#define vnmsac_vx_i16m4_tamu __riscv_vnmsac_vx_i16m4_mu
#define vnmsac_vv_i16m8_tamu __riscv_vnmsac_vv_i16m8_mu
#define vnmsac_vx_i16m8_tamu __riscv_vnmsac_vx_i16m8_mu
#define vnmsac_vv_i32mf2_tamu __riscv_vnmsac_vv_i32mf2_mu
#define vnmsac_vx_i32mf2_tamu __riscv_vnmsac_vx_i32mf2_mu
#define vnmsac_vv_i32m1_tamu __riscv_vnmsac_vv_i32m1_mu
#define vnmsac_vx_i32m1_tamu __riscv_vnmsac_vx_i32m1_mu
#define vnmsac_vv_i32m2_tamu __riscv_vnmsac_vv_i32m2_mu
#define vnmsac_vx_i32m2_tamu __riscv_vnmsac_vx_i32m2_mu
#define vnmsac_vv_i32m4_tamu __riscv_vnmsac_vv_i32m4_mu
#define vnmsac_vx_i32m4_tamu __riscv_vnmsac_vx_i32m4_mu
#define vnmsac_vv_i32m8_tamu __riscv_vnmsac_vv_i32m8_mu
#define vnmsac_vx_i32m8_tamu __riscv_vnmsac_vx_i32m8_mu
#define vnmsac_vv_i64m1_tamu __riscv_vnmsac_vv_i64m1_mu
#define vnmsac_vx_i64m1_tamu __riscv_vnmsac_vx_i64m1_mu
#define vnmsac_vv_i64m2_tamu __riscv_vnmsac_vv_i64m2_mu
#define vnmsac_vx_i64m2_tamu __riscv_vnmsac_vx_i64m2_mu
#define vnmsac_vv_i64m4_tamu __riscv_vnmsac_vv_i64m4_mu
#define vnmsac_vx_i64m4_tamu __riscv_vnmsac_vx_i64m4_mu
#define vnmsac_vv_i64m8_tamu __riscv_vnmsac_vv_i64m8_mu
#define vnmsac_vx_i64m8_tamu __riscv_vnmsac_vx_i64m8_mu
#define vmadd_vv_i8mf8_tamu __riscv_vmadd_vv_i8mf8_mu
#define vmadd_vx_i8mf8_tamu __riscv_vmadd_vx_i8mf8_mu
#define vmadd_vv_i8mf4_tamu __riscv_vmadd_vv_i8mf4_mu
#define vmadd_vx_i8mf4_tamu __riscv_vmadd_vx_i8mf4_mu
#define vmadd_vv_i8mf2_tamu __riscv_vmadd_vv_i8mf2_mu
#define vmadd_vx_i8mf2_tamu __riscv_vmadd_vx_i8mf2_mu
#define vmadd_vv_i8m1_tamu __riscv_vmadd_vv_i8m1_mu
#define vmadd_vx_i8m1_tamu __riscv_vmadd_vx_i8m1_mu
#define vmadd_vv_i8m2_tamu __riscv_vmadd_vv_i8m2_mu
#define vmadd_vx_i8m2_tamu __riscv_vmadd_vx_i8m2_mu
#define vmadd_vv_i8m4_tamu __riscv_vmadd_vv_i8m4_mu
#define vmadd_vx_i8m4_tamu __riscv_vmadd_vx_i8m4_mu
#define vmadd_vv_i8m8_tamu __riscv_vmadd_vv_i8m8_mu
#define vmadd_vx_i8m8_tamu __riscv_vmadd_vx_i8m8_mu
#define vmadd_vv_i16mf4_tamu __riscv_vmadd_vv_i16mf4_mu
#define vmadd_vx_i16mf4_tamu __riscv_vmadd_vx_i16mf4_mu
#define vmadd_vv_i16mf2_tamu __riscv_vmadd_vv_i16mf2_mu
#define vmadd_vx_i16mf2_tamu __riscv_vmadd_vx_i16mf2_mu
#define vmadd_vv_i16m1_tamu __riscv_vmadd_vv_i16m1_mu
#define vmadd_vx_i16m1_tamu __riscv_vmadd_vx_i16m1_mu
#define vmadd_vv_i16m2_tamu __riscv_vmadd_vv_i16m2_mu
#define vmadd_vx_i16m2_tamu __riscv_vmadd_vx_i16m2_mu
#define vmadd_vv_i16m4_tamu __riscv_vmadd_vv_i16m4_mu
#define vmadd_vx_i16m4_tamu __riscv_vmadd_vx_i16m4_mu
#define vmadd_vv_i16m8_tamu __riscv_vmadd_vv_i16m8_mu
#define vmadd_vx_i16m8_tamu __riscv_vmadd_vx_i16m8_mu
#define vmadd_vv_i32mf2_tamu __riscv_vmadd_vv_i32mf2_mu
#define vmadd_vx_i32mf2_tamu __riscv_vmadd_vx_i32mf2_mu
#define vmadd_vv_i32m1_tamu __riscv_vmadd_vv_i32m1_mu
#define vmadd_vx_i32m1_tamu __riscv_vmadd_vx_i32m1_mu
#define vmadd_vv_i32m2_tamu __riscv_vmadd_vv_i32m2_mu
#define vmadd_vx_i32m2_tamu __riscv_vmadd_vx_i32m2_mu
#define vmadd_vv_i32m4_tamu __riscv_vmadd_vv_i32m4_mu
#define vmadd_vx_i32m4_tamu __riscv_vmadd_vx_i32m4_mu
#define vmadd_vv_i32m8_tamu __riscv_vmadd_vv_i32m8_mu
#define vmadd_vx_i32m8_tamu __riscv_vmadd_vx_i32m8_mu
#define vmadd_vv_i64m1_tamu __riscv_vmadd_vv_i64m1_mu
#define vmadd_vx_i64m1_tamu __riscv_vmadd_vx_i64m1_mu
#define vmadd_vv_i64m2_tamu __riscv_vmadd_vv_i64m2_mu
#define vmadd_vx_i64m2_tamu __riscv_vmadd_vx_i64m2_mu
#define vmadd_vv_i64m4_tamu __riscv_vmadd_vv_i64m4_mu
#define vmadd_vx_i64m4_tamu __riscv_vmadd_vx_i64m4_mu
#define vmadd_vv_i64m8_tamu __riscv_vmadd_vv_i64m8_mu
#define vmadd_vx_i64m8_tamu __riscv_vmadd_vx_i64m8_mu
#define vnmsub_vv_i8mf8_tamu __riscv_vnmsub_vv_i8mf8_mu
#define vnmsub_vx_i8mf8_tamu __riscv_vnmsub_vx_i8mf8_mu
#define vnmsub_vv_i8mf4_tamu __riscv_vnmsub_vv_i8mf4_mu
#define vnmsub_vx_i8mf4_tamu __riscv_vnmsub_vx_i8mf4_mu
#define vnmsub_vv_i8mf2_tamu __riscv_vnmsub_vv_i8mf2_mu
#define vnmsub_vx_i8mf2_tamu __riscv_vnmsub_vx_i8mf2_mu
#define vnmsub_vv_i8m1_tamu __riscv_vnmsub_vv_i8m1_mu
#define vnmsub_vx_i8m1_tamu __riscv_vnmsub_vx_i8m1_mu
#define vnmsub_vv_i8m2_tamu __riscv_vnmsub_vv_i8m2_mu
#define vnmsub_vx_i8m2_tamu __riscv_vnmsub_vx_i8m2_mu
#define vnmsub_vv_i8m4_tamu __riscv_vnmsub_vv_i8m4_mu
#define vnmsub_vx_i8m4_tamu __riscv_vnmsub_vx_i8m4_mu
#define vnmsub_vv_i8m8_tamu __riscv_vnmsub_vv_i8m8_mu
#define vnmsub_vx_i8m8_tamu __riscv_vnmsub_vx_i8m8_mu
#define vnmsub_vv_i16mf4_tamu __riscv_vnmsub_vv_i16mf4_mu
#define vnmsub_vx_i16mf4_tamu __riscv_vnmsub_vx_i16mf4_mu
#define vnmsub_vv_i16mf2_tamu __riscv_vnmsub_vv_i16mf2_mu
#define vnmsub_vx_i16mf2_tamu __riscv_vnmsub_vx_i16mf2_mu
#define vnmsub_vv_i16m1_tamu __riscv_vnmsub_vv_i16m1_mu
#define vnmsub_vx_i16m1_tamu __riscv_vnmsub_vx_i16m1_mu
#define vnmsub_vv_i16m2_tamu __riscv_vnmsub_vv_i16m2_mu
#define vnmsub_vx_i16m2_tamu __riscv_vnmsub_vx_i16m2_mu
#define vnmsub_vv_i16m4_tamu __riscv_vnmsub_vv_i16m4_mu
#define vnmsub_vx_i16m4_tamu __riscv_vnmsub_vx_i16m4_mu
#define vnmsub_vv_i16m8_tamu __riscv_vnmsub_vv_i16m8_mu
#define vnmsub_vx_i16m8_tamu __riscv_vnmsub_vx_i16m8_mu
#define vnmsub_vv_i32mf2_tamu __riscv_vnmsub_vv_i32mf2_mu
#define vnmsub_vx_i32mf2_tamu __riscv_vnmsub_vx_i32mf2_mu
#define vnmsub_vv_i32m1_tamu __riscv_vnmsub_vv_i32m1_mu
#define vnmsub_vx_i32m1_tamu __riscv_vnmsub_vx_i32m1_mu
#define vnmsub_vv_i32m2_tamu __riscv_vnmsub_vv_i32m2_mu
#define vnmsub_vx_i32m2_tamu __riscv_vnmsub_vx_i32m2_mu
#define vnmsub_vv_i32m4_tamu __riscv_vnmsub_vv_i32m4_mu
#define vnmsub_vx_i32m4_tamu __riscv_vnmsub_vx_i32m4_mu
#define vnmsub_vv_i32m8_tamu __riscv_vnmsub_vv_i32m8_mu
#define vnmsub_vx_i32m8_tamu __riscv_vnmsub_vx_i32m8_mu
#define vnmsub_vv_i64m1_tamu __riscv_vnmsub_vv_i64m1_mu
#define vnmsub_vx_i64m1_tamu __riscv_vnmsub_vx_i64m1_mu
#define vnmsub_vv_i64m2_tamu __riscv_vnmsub_vv_i64m2_mu
#define vnmsub_vx_i64m2_tamu __riscv_vnmsub_vx_i64m2_mu
#define vnmsub_vv_i64m4_tamu __riscv_vnmsub_vv_i64m4_mu
#define vnmsub_vx_i64m4_tamu __riscv_vnmsub_vx_i64m4_mu
#define vnmsub_vv_i64m8_tamu __riscv_vnmsub_vv_i64m8_mu
#define vnmsub_vx_i64m8_tamu __riscv_vnmsub_vx_i64m8_mu
#define vmacc_vv_u8mf8_tamu __riscv_vmacc_vv_u8mf8_mu
#define vmacc_vx_u8mf8_tamu __riscv_vmacc_vx_u8mf8_mu
#define vmacc_vv_u8mf4_tamu __riscv_vmacc_vv_u8mf4_mu
#define vmacc_vx_u8mf4_tamu __riscv_vmacc_vx_u8mf4_mu
#define vmacc_vv_u8mf2_tamu __riscv_vmacc_vv_u8mf2_mu
#define vmacc_vx_u8mf2_tamu __riscv_vmacc_vx_u8mf2_mu
#define vmacc_vv_u8m1_tamu __riscv_vmacc_vv_u8m1_mu
#define vmacc_vx_u8m1_tamu __riscv_vmacc_vx_u8m1_mu
#define vmacc_vv_u8m2_tamu __riscv_vmacc_vv_u8m2_mu
#define vmacc_vx_u8m2_tamu __riscv_vmacc_vx_u8m2_mu
#define vmacc_vv_u8m4_tamu __riscv_vmacc_vv_u8m4_mu
#define vmacc_vx_u8m4_tamu __riscv_vmacc_vx_u8m4_mu
#define vmacc_vv_u8m8_tamu __riscv_vmacc_vv_u8m8_mu
#define vmacc_vx_u8m8_tamu __riscv_vmacc_vx_u8m8_mu
#define vmacc_vv_u16mf4_tamu __riscv_vmacc_vv_u16mf4_mu
#define vmacc_vx_u16mf4_tamu __riscv_vmacc_vx_u16mf4_mu
#define vmacc_vv_u16mf2_tamu __riscv_vmacc_vv_u16mf2_mu
#define vmacc_vx_u16mf2_tamu __riscv_vmacc_vx_u16mf2_mu
#define vmacc_vv_u16m1_tamu __riscv_vmacc_vv_u16m1_mu
#define vmacc_vx_u16m1_tamu __riscv_vmacc_vx_u16m1_mu
#define vmacc_vv_u16m2_tamu __riscv_vmacc_vv_u16m2_mu
#define vmacc_vx_u16m2_tamu __riscv_vmacc_vx_u16m2_mu
#define vmacc_vv_u16m4_tamu __riscv_vmacc_vv_u16m4_mu
#define vmacc_vx_u16m4_tamu __riscv_vmacc_vx_u16m4_mu
#define vmacc_vv_u16m8_tamu __riscv_vmacc_vv_u16m8_mu
#define vmacc_vx_u16m8_tamu __riscv_vmacc_vx_u16m8_mu
#define vmacc_vv_u32mf2_tamu __riscv_vmacc_vv_u32mf2_mu
#define vmacc_vx_u32mf2_tamu __riscv_vmacc_vx_u32mf2_mu
#define vmacc_vv_u32m1_tamu __riscv_vmacc_vv_u32m1_mu
#define vmacc_vx_u32m1_tamu __riscv_vmacc_vx_u32m1_mu
#define vmacc_vv_u32m2_tamu __riscv_vmacc_vv_u32m2_mu
#define vmacc_vx_u32m2_tamu __riscv_vmacc_vx_u32m2_mu
#define vmacc_vv_u32m4_tamu __riscv_vmacc_vv_u32m4_mu
#define vmacc_vx_u32m4_tamu __riscv_vmacc_vx_u32m4_mu
#define vmacc_vv_u32m8_tamu __riscv_vmacc_vv_u32m8_mu
#define vmacc_vx_u32m8_tamu __riscv_vmacc_vx_u32m8_mu
#define vmacc_vv_u64m1_tamu __riscv_vmacc_vv_u64m1_mu
#define vmacc_vx_u64m1_tamu __riscv_vmacc_vx_u64m1_mu
#define vmacc_vv_u64m2_tamu __riscv_vmacc_vv_u64m2_mu
#define vmacc_vx_u64m2_tamu __riscv_vmacc_vx_u64m2_mu
#define vmacc_vv_u64m4_tamu __riscv_vmacc_vv_u64m4_mu
#define vmacc_vx_u64m4_tamu __riscv_vmacc_vx_u64m4_mu
#define vmacc_vv_u64m8_tamu __riscv_vmacc_vv_u64m8_mu
#define vmacc_vx_u64m8_tamu __riscv_vmacc_vx_u64m8_mu
#define vnmsac_vv_u8mf8_tamu __riscv_vnmsac_vv_u8mf8_mu
#define vnmsac_vx_u8mf8_tamu __riscv_vnmsac_vx_u8mf8_mu
#define vnmsac_vv_u8mf4_tamu __riscv_vnmsac_vv_u8mf4_mu
#define vnmsac_vx_u8mf4_tamu __riscv_vnmsac_vx_u8mf4_mu
#define vnmsac_vv_u8mf2_tamu __riscv_vnmsac_vv_u8mf2_mu
#define vnmsac_vx_u8mf2_tamu __riscv_vnmsac_vx_u8mf2_mu
#define vnmsac_vv_u8m1_tamu __riscv_vnmsac_vv_u8m1_mu
#define vnmsac_vx_u8m1_tamu __riscv_vnmsac_vx_u8m1_mu
#define vnmsac_vv_u8m2_tamu __riscv_vnmsac_vv_u8m2_mu
#define vnmsac_vx_u8m2_tamu __riscv_vnmsac_vx_u8m2_mu
#define vnmsac_vv_u8m4_tamu __riscv_vnmsac_vv_u8m4_mu
#define vnmsac_vx_u8m4_tamu __riscv_vnmsac_vx_u8m4_mu
#define vnmsac_vv_u8m8_tamu __riscv_vnmsac_vv_u8m8_mu
#define vnmsac_vx_u8m8_tamu __riscv_vnmsac_vx_u8m8_mu
#define vnmsac_vv_u16mf4_tamu __riscv_vnmsac_vv_u16mf4_mu
#define vnmsac_vx_u16mf4_tamu __riscv_vnmsac_vx_u16mf4_mu
#define vnmsac_vv_u16mf2_tamu __riscv_vnmsac_vv_u16mf2_mu
#define vnmsac_vx_u16mf2_tamu __riscv_vnmsac_vx_u16mf2_mu
#define vnmsac_vv_u16m1_tamu __riscv_vnmsac_vv_u16m1_mu
#define vnmsac_vx_u16m1_tamu __riscv_vnmsac_vx_u16m1_mu
#define vnmsac_vv_u16m2_tamu __riscv_vnmsac_vv_u16m2_mu
#define vnmsac_vx_u16m2_tamu __riscv_vnmsac_vx_u16m2_mu
#define vnmsac_vv_u16m4_tamu __riscv_vnmsac_vv_u16m4_mu
#define vnmsac_vx_u16m4_tamu __riscv_vnmsac_vx_u16m4_mu
#define vnmsac_vv_u16m8_tamu __riscv_vnmsac_vv_u16m8_mu
#define vnmsac_vx_u16m8_tamu __riscv_vnmsac_vx_u16m8_mu
#define vnmsac_vv_u32mf2_tamu __riscv_vnmsac_vv_u32mf2_mu
#define vnmsac_vx_u32mf2_tamu __riscv_vnmsac_vx_u32mf2_mu
#define vnmsac_vv_u32m1_tamu __riscv_vnmsac_vv_u32m1_mu
#define vnmsac_vx_u32m1_tamu __riscv_vnmsac_vx_u32m1_mu
#define vnmsac_vv_u32m2_tamu __riscv_vnmsac_vv_u32m2_mu
#define vnmsac_vx_u32m2_tamu __riscv_vnmsac_vx_u32m2_mu
#define vnmsac_vv_u32m4_tamu __riscv_vnmsac_vv_u32m4_mu
#define vnmsac_vx_u32m4_tamu __riscv_vnmsac_vx_u32m4_mu
#define vnmsac_vv_u32m8_tamu __riscv_vnmsac_vv_u32m8_mu
#define vnmsac_vx_u32m8_tamu __riscv_vnmsac_vx_u32m8_mu
#define vnmsac_vv_u64m1_tamu __riscv_vnmsac_vv_u64m1_mu
#define vnmsac_vx_u64m1_tamu __riscv_vnmsac_vx_u64m1_mu
#define vnmsac_vv_u64m2_tamu __riscv_vnmsac_vv_u64m2_mu
#define vnmsac_vx_u64m2_tamu __riscv_vnmsac_vx_u64m2_mu
#define vnmsac_vv_u64m4_tamu __riscv_vnmsac_vv_u64m4_mu
#define vnmsac_vx_u64m4_tamu __riscv_vnmsac_vx_u64m4_mu
#define vnmsac_vv_u64m8_tamu __riscv_vnmsac_vv_u64m8_mu
#define vnmsac_vx_u64m8_tamu __riscv_vnmsac_vx_u64m8_mu
#define vmadd_vv_u8mf8_tamu __riscv_vmadd_vv_u8mf8_mu
#define vmadd_vx_u8mf8_tamu __riscv_vmadd_vx_u8mf8_mu
#define vmadd_vv_u8mf4_tamu __riscv_vmadd_vv_u8mf4_mu
#define vmadd_vx_u8mf4_tamu __riscv_vmadd_vx_u8mf4_mu
#define vmadd_vv_u8mf2_tamu __riscv_vmadd_vv_u8mf2_mu
#define vmadd_vx_u8mf2_tamu __riscv_vmadd_vx_u8mf2_mu
#define vmadd_vv_u8m1_tamu __riscv_vmadd_vv_u8m1_mu
#define vmadd_vx_u8m1_tamu __riscv_vmadd_vx_u8m1_mu
#define vmadd_vv_u8m2_tamu __riscv_vmadd_vv_u8m2_mu
#define vmadd_vx_u8m2_tamu __riscv_vmadd_vx_u8m2_mu
#define vmadd_vv_u8m4_tamu __riscv_vmadd_vv_u8m4_mu
#define vmadd_vx_u8m4_tamu __riscv_vmadd_vx_u8m4_mu
#define vmadd_vv_u8m8_tamu __riscv_vmadd_vv_u8m8_mu
#define vmadd_vx_u8m8_tamu __riscv_vmadd_vx_u8m8_mu
#define vmadd_vv_u16mf4_tamu __riscv_vmadd_vv_u16mf4_mu
#define vmadd_vx_u16mf4_tamu __riscv_vmadd_vx_u16mf4_mu
#define vmadd_vv_u16mf2_tamu __riscv_vmadd_vv_u16mf2_mu
#define vmadd_vx_u16mf2_tamu __riscv_vmadd_vx_u16mf2_mu
#define vmadd_vv_u16m1_tamu __riscv_vmadd_vv_u16m1_mu
#define vmadd_vx_u16m1_tamu __riscv_vmadd_vx_u16m1_mu
#define vmadd_vv_u16m2_tamu __riscv_vmadd_vv_u16m2_mu
#define vmadd_vx_u16m2_tamu __riscv_vmadd_vx_u16m2_mu
#define vmadd_vv_u16m4_tamu __riscv_vmadd_vv_u16m4_mu
#define vmadd_vx_u16m4_tamu __riscv_vmadd_vx_u16m4_mu
#define vmadd_vv_u16m8_tamu __riscv_vmadd_vv_u16m8_mu
#define vmadd_vx_u16m8_tamu __riscv_vmadd_vx_u16m8_mu
#define vmadd_vv_u32mf2_tamu __riscv_vmadd_vv_u32mf2_mu
#define vmadd_vx_u32mf2_tamu __riscv_vmadd_vx_u32mf2_mu
#define vmadd_vv_u32m1_tamu __riscv_vmadd_vv_u32m1_mu
#define vmadd_vx_u32m1_tamu __riscv_vmadd_vx_u32m1_mu
#define vmadd_vv_u32m2_tamu __riscv_vmadd_vv_u32m2_mu
#define vmadd_vx_u32m2_tamu __riscv_vmadd_vx_u32m2_mu
#define vmadd_vv_u32m4_tamu __riscv_vmadd_vv_u32m4_mu
#define vmadd_vx_u32m4_tamu __riscv_vmadd_vx_u32m4_mu
#define vmadd_vv_u32m8_tamu __riscv_vmadd_vv_u32m8_mu
#define vmadd_vx_u32m8_tamu __riscv_vmadd_vx_u32m8_mu
#define vmadd_vv_u64m1_tamu __riscv_vmadd_vv_u64m1_mu
#define vmadd_vx_u64m1_tamu __riscv_vmadd_vx_u64m1_mu
#define vmadd_vv_u64m2_tamu __riscv_vmadd_vv_u64m2_mu
#define vmadd_vx_u64m2_tamu __riscv_vmadd_vx_u64m2_mu
#define vmadd_vv_u64m4_tamu __riscv_vmadd_vv_u64m4_mu
#define vmadd_vx_u64m4_tamu __riscv_vmadd_vx_u64m4_mu
#define vmadd_vv_u64m8_tamu __riscv_vmadd_vv_u64m8_mu
#define vmadd_vx_u64m8_tamu __riscv_vmadd_vx_u64m8_mu
#define vnmsub_vv_u8mf8_tamu __riscv_vnmsub_vv_u8mf8_mu
#define vnmsub_vx_u8mf8_tamu __riscv_vnmsub_vx_u8mf8_mu
#define vnmsub_vv_u8mf4_tamu __riscv_vnmsub_vv_u8mf4_mu
#define vnmsub_vx_u8mf4_tamu __riscv_vnmsub_vx_u8mf4_mu
#define vnmsub_vv_u8mf2_tamu __riscv_vnmsub_vv_u8mf2_mu
#define vnmsub_vx_u8mf2_tamu __riscv_vnmsub_vx_u8mf2_mu
#define vnmsub_vv_u8m1_tamu __riscv_vnmsub_vv_u8m1_mu
#define vnmsub_vx_u8m1_tamu __riscv_vnmsub_vx_u8m1_mu
#define vnmsub_vv_u8m2_tamu __riscv_vnmsub_vv_u8m2_mu
#define vnmsub_vx_u8m2_tamu __riscv_vnmsub_vx_u8m2_mu
#define vnmsub_vv_u8m4_tamu __riscv_vnmsub_vv_u8m4_mu
#define vnmsub_vx_u8m4_tamu __riscv_vnmsub_vx_u8m4_mu
#define vnmsub_vv_u8m8_tamu __riscv_vnmsub_vv_u8m8_mu
#define vnmsub_vx_u8m8_tamu __riscv_vnmsub_vx_u8m8_mu
#define vnmsub_vv_u16mf4_tamu __riscv_vnmsub_vv_u16mf4_mu
#define vnmsub_vx_u16mf4_tamu __riscv_vnmsub_vx_u16mf4_mu
#define vnmsub_vv_u16mf2_tamu __riscv_vnmsub_vv_u16mf2_mu
#define vnmsub_vx_u16mf2_tamu __riscv_vnmsub_vx_u16mf2_mu
#define vnmsub_vv_u16m1_tamu __riscv_vnmsub_vv_u16m1_mu
#define vnmsub_vx_u16m1_tamu __riscv_vnmsub_vx_u16m1_mu
#define vnmsub_vv_u16m2_tamu __riscv_vnmsub_vv_u16m2_mu
#define vnmsub_vx_u16m2_tamu __riscv_vnmsub_vx_u16m2_mu
#define vnmsub_vv_u16m4_tamu __riscv_vnmsub_vv_u16m4_mu
#define vnmsub_vx_u16m4_tamu __riscv_vnmsub_vx_u16m4_mu
#define vnmsub_vv_u16m8_tamu __riscv_vnmsub_vv_u16m8_mu
#define vnmsub_vx_u16m8_tamu __riscv_vnmsub_vx_u16m8_mu
#define vnmsub_vv_u32mf2_tamu __riscv_vnmsub_vv_u32mf2_mu
#define vnmsub_vx_u32mf2_tamu __riscv_vnmsub_vx_u32mf2_mu
#define vnmsub_vv_u32m1_tamu __riscv_vnmsub_vv_u32m1_mu
#define vnmsub_vx_u32m1_tamu __riscv_vnmsub_vx_u32m1_mu
#define vnmsub_vv_u32m2_tamu __riscv_vnmsub_vv_u32m2_mu
#define vnmsub_vx_u32m2_tamu __riscv_vnmsub_vx_u32m2_mu
#define vnmsub_vv_u32m4_tamu __riscv_vnmsub_vv_u32m4_mu
#define vnmsub_vx_u32m4_tamu __riscv_vnmsub_vx_u32m4_mu
#define vnmsub_vv_u32m8_tamu __riscv_vnmsub_vv_u32m8_mu
#define vnmsub_vx_u32m8_tamu __riscv_vnmsub_vx_u32m8_mu
#define vnmsub_vv_u64m1_tamu __riscv_vnmsub_vv_u64m1_mu
#define vnmsub_vx_u64m1_tamu __riscv_vnmsub_vx_u64m1_mu
#define vnmsub_vv_u64m2_tamu __riscv_vnmsub_vv_u64m2_mu
#define vnmsub_vx_u64m2_tamu __riscv_vnmsub_vx_u64m2_mu
#define vnmsub_vv_u64m4_tamu __riscv_vnmsub_vv_u64m4_mu
#define vnmsub_vx_u64m4_tamu __riscv_vnmsub_vx_u64m4_mu
#define vnmsub_vv_u64m8_tamu __riscv_vnmsub_vv_u64m8_mu
#define vnmsub_vx_u64m8_tamu __riscv_vnmsub_vx_u64m8_mu
#define vwmacc_vv_i16mf4_tu __riscv_vwmacc_vv_i16mf4_tu
#define vwmacc_vx_i16mf4_tu __riscv_vwmacc_vx_i16mf4_tu
#define vwmacc_vv_i16mf2_tu __riscv_vwmacc_vv_i16mf2_tu
#define vwmacc_vx_i16mf2_tu __riscv_vwmacc_vx_i16mf2_tu
#define vwmacc_vv_i16m1_tu __riscv_vwmacc_vv_i16m1_tu
#define vwmacc_vx_i16m1_tu __riscv_vwmacc_vx_i16m1_tu
#define vwmacc_vv_i16m2_tu __riscv_vwmacc_vv_i16m2_tu
#define vwmacc_vx_i16m2_tu __riscv_vwmacc_vx_i16m2_tu
#define vwmacc_vv_i16m4_tu __riscv_vwmacc_vv_i16m4_tu
#define vwmacc_vx_i16m4_tu __riscv_vwmacc_vx_i16m4_tu
#define vwmacc_vv_i16m8_tu __riscv_vwmacc_vv_i16m8_tu
#define vwmacc_vx_i16m8_tu __riscv_vwmacc_vx_i16m8_tu
#define vwmacc_vv_i32mf2_tu __riscv_vwmacc_vv_i32mf2_tu
#define vwmacc_vx_i32mf2_tu __riscv_vwmacc_vx_i32mf2_tu
#define vwmacc_vv_i32m1_tu __riscv_vwmacc_vv_i32m1_tu
#define vwmacc_vx_i32m1_tu __riscv_vwmacc_vx_i32m1_tu
#define vwmacc_vv_i32m2_tu __riscv_vwmacc_vv_i32m2_tu
#define vwmacc_vx_i32m2_tu __riscv_vwmacc_vx_i32m2_tu
#define vwmacc_vv_i32m4_tu __riscv_vwmacc_vv_i32m4_tu
#define vwmacc_vx_i32m4_tu __riscv_vwmacc_vx_i32m4_tu
#define vwmacc_vv_i32m8_tu __riscv_vwmacc_vv_i32m8_tu
#define vwmacc_vx_i32m8_tu __riscv_vwmacc_vx_i32m8_tu
#define vwmacc_vv_i64m1_tu __riscv_vwmacc_vv_i64m1_tu
#define vwmacc_vx_i64m1_tu __riscv_vwmacc_vx_i64m1_tu
#define vwmacc_vv_i64m2_tu __riscv_vwmacc_vv_i64m2_tu
#define vwmacc_vx_i64m2_tu __riscv_vwmacc_vx_i64m2_tu
#define vwmacc_vv_i64m4_tu __riscv_vwmacc_vv_i64m4_tu
#define vwmacc_vx_i64m4_tu __riscv_vwmacc_vx_i64m4_tu
#define vwmacc_vv_i64m8_tu __riscv_vwmacc_vv_i64m8_tu
#define vwmacc_vx_i64m8_tu __riscv_vwmacc_vx_i64m8_tu
#define vwmaccsu_vv_i16mf4_tu __riscv_vwmaccsu_vv_i16mf4_tu
#define vwmaccsu_vx_i16mf4_tu __riscv_vwmaccsu_vx_i16mf4_tu
#define vwmaccsu_vv_i16mf2_tu __riscv_vwmaccsu_vv_i16mf2_tu
#define vwmaccsu_vx_i16mf2_tu __riscv_vwmaccsu_vx_i16mf2_tu
#define vwmaccsu_vv_i16m1_tu __riscv_vwmaccsu_vv_i16m1_tu
#define vwmaccsu_vx_i16m1_tu __riscv_vwmaccsu_vx_i16m1_tu
#define vwmaccsu_vv_i16m2_tu __riscv_vwmaccsu_vv_i16m2_tu
#define vwmaccsu_vx_i16m2_tu __riscv_vwmaccsu_vx_i16m2_tu
#define vwmaccsu_vv_i16m4_tu __riscv_vwmaccsu_vv_i16m4_tu
#define vwmaccsu_vx_i16m4_tu __riscv_vwmaccsu_vx_i16m4_tu
#define vwmaccsu_vv_i16m8_tu __riscv_vwmaccsu_vv_i16m8_tu
#define vwmaccsu_vx_i16m8_tu __riscv_vwmaccsu_vx_i16m8_tu
#define vwmaccsu_vv_i32mf2_tu __riscv_vwmaccsu_vv_i32mf2_tu
#define vwmaccsu_vx_i32mf2_tu __riscv_vwmaccsu_vx_i32mf2_tu
#define vwmaccsu_vv_i32m1_tu __riscv_vwmaccsu_vv_i32m1_tu
#define vwmaccsu_vx_i32m1_tu __riscv_vwmaccsu_vx_i32m1_tu
#define vwmaccsu_vv_i32m2_tu __riscv_vwmaccsu_vv_i32m2_tu
#define vwmaccsu_vx_i32m2_tu __riscv_vwmaccsu_vx_i32m2_tu
#define vwmaccsu_vv_i32m4_tu __riscv_vwmaccsu_vv_i32m4_tu
#define vwmaccsu_vx_i32m4_tu __riscv_vwmaccsu_vx_i32m4_tu
#define vwmaccsu_vv_i32m8_tu __riscv_vwmaccsu_vv_i32m8_tu
#define vwmaccsu_vx_i32m8_tu __riscv_vwmaccsu_vx_i32m8_tu
#define vwmaccsu_vv_i64m1_tu __riscv_vwmaccsu_vv_i64m1_tu
#define vwmaccsu_vx_i64m1_tu __riscv_vwmaccsu_vx_i64m1_tu
#define vwmaccsu_vv_i64m2_tu __riscv_vwmaccsu_vv_i64m2_tu
#define vwmaccsu_vx_i64m2_tu __riscv_vwmaccsu_vx_i64m2_tu
#define vwmaccsu_vv_i64m4_tu __riscv_vwmaccsu_vv_i64m4_tu
#define vwmaccsu_vx_i64m4_tu __riscv_vwmaccsu_vx_i64m4_tu
#define vwmaccsu_vv_i64m8_tu __riscv_vwmaccsu_vv_i64m8_tu
#define vwmaccsu_vx_i64m8_tu __riscv_vwmaccsu_vx_i64m8_tu
#define vwmaccus_vx_i16mf4_tu __riscv_vwmaccus_vx_i16mf4_tu
#define vwmaccus_vx_i16mf2_tu __riscv_vwmaccus_vx_i16mf2_tu
#define vwmaccus_vx_i16m1_tu __riscv_vwmaccus_vx_i16m1_tu
#define vwmaccus_vx_i16m2_tu __riscv_vwmaccus_vx_i16m2_tu
#define vwmaccus_vx_i16m4_tu __riscv_vwmaccus_vx_i16m4_tu
#define vwmaccus_vx_i16m8_tu __riscv_vwmaccus_vx_i16m8_tu
#define vwmaccus_vx_i32mf2_tu __riscv_vwmaccus_vx_i32mf2_tu
#define vwmaccus_vx_i32m1_tu __riscv_vwmaccus_vx_i32m1_tu
#define vwmaccus_vx_i32m2_tu __riscv_vwmaccus_vx_i32m2_tu
#define vwmaccus_vx_i32m4_tu __riscv_vwmaccus_vx_i32m4_tu
#define vwmaccus_vx_i32m8_tu __riscv_vwmaccus_vx_i32m8_tu
#define vwmaccus_vx_i64m1_tu __riscv_vwmaccus_vx_i64m1_tu
#define vwmaccus_vx_i64m2_tu __riscv_vwmaccus_vx_i64m2_tu
#define vwmaccus_vx_i64m4_tu __riscv_vwmaccus_vx_i64m4_tu
#define vwmaccus_vx_i64m8_tu __riscv_vwmaccus_vx_i64m8_tu
#define vwmaccu_vv_u16mf4_tu __riscv_vwmaccu_vv_u16mf4_tu
#define vwmaccu_vx_u16mf4_tu __riscv_vwmaccu_vx_u16mf4_tu
#define vwmaccu_vv_u16mf2_tu __riscv_vwmaccu_vv_u16mf2_tu
#define vwmaccu_vx_u16mf2_tu __riscv_vwmaccu_vx_u16mf2_tu
#define vwmaccu_vv_u16m1_tu __riscv_vwmaccu_vv_u16m1_tu
#define vwmaccu_vx_u16m1_tu __riscv_vwmaccu_vx_u16m1_tu
#define vwmaccu_vv_u16m2_tu __riscv_vwmaccu_vv_u16m2_tu
#define vwmaccu_vx_u16m2_tu __riscv_vwmaccu_vx_u16m2_tu
#define vwmaccu_vv_u16m4_tu __riscv_vwmaccu_vv_u16m4_tu
#define vwmaccu_vx_u16m4_tu __riscv_vwmaccu_vx_u16m4_tu
#define vwmaccu_vv_u16m8_tu __riscv_vwmaccu_vv_u16m8_tu
#define vwmaccu_vx_u16m8_tu __riscv_vwmaccu_vx_u16m8_tu
#define vwmaccu_vv_u32mf2_tu __riscv_vwmaccu_vv_u32mf2_tu
#define vwmaccu_vx_u32mf2_tu __riscv_vwmaccu_vx_u32mf2_tu
#define vwmaccu_vv_u32m1_tu __riscv_vwmaccu_vv_u32m1_tu
#define vwmaccu_vx_u32m1_tu __riscv_vwmaccu_vx_u32m1_tu
#define vwmaccu_vv_u32m2_tu __riscv_vwmaccu_vv_u32m2_tu
#define vwmaccu_vx_u32m2_tu __riscv_vwmaccu_vx_u32m2_tu
#define vwmaccu_vv_u32m4_tu __riscv_vwmaccu_vv_u32m4_tu
#define vwmaccu_vx_u32m4_tu __riscv_vwmaccu_vx_u32m4_tu
#define vwmaccu_vv_u32m8_tu __riscv_vwmaccu_vv_u32m8_tu
#define vwmaccu_vx_u32m8_tu __riscv_vwmaccu_vx_u32m8_tu
#define vwmaccu_vv_u64m1_tu __riscv_vwmaccu_vv_u64m1_tu
#define vwmaccu_vx_u64m1_tu __riscv_vwmaccu_vx_u64m1_tu
#define vwmaccu_vv_u64m2_tu __riscv_vwmaccu_vv_u64m2_tu
#define vwmaccu_vx_u64m2_tu __riscv_vwmaccu_vx_u64m2_tu
#define vwmaccu_vv_u64m4_tu __riscv_vwmaccu_vv_u64m4_tu
#define vwmaccu_vx_u64m4_tu __riscv_vwmaccu_vx_u64m4_tu
#define vwmaccu_vv_u64m8_tu __riscv_vwmaccu_vv_u64m8_tu
#define vwmaccu_vx_u64m8_tu __riscv_vwmaccu_vx_u64m8_tu
#define vwmacc_vv_i16mf4_ta __riscv_vwmacc_vv_i16mf4
#define vwmacc_vx_i16mf4_ta __riscv_vwmacc_vx_i16mf4
#define vwmacc_vv_i16mf2_ta __riscv_vwmacc_vv_i16mf2
#define vwmacc_vx_i16mf2_ta __riscv_vwmacc_vx_i16mf2
#define vwmacc_vv_i16m1_ta __riscv_vwmacc_vv_i16m1
#define vwmacc_vx_i16m1_ta __riscv_vwmacc_vx_i16m1
#define vwmacc_vv_i16m2_ta __riscv_vwmacc_vv_i16m2
#define vwmacc_vx_i16m2_ta __riscv_vwmacc_vx_i16m2
#define vwmacc_vv_i16m4_ta __riscv_vwmacc_vv_i16m4
#define vwmacc_vx_i16m4_ta __riscv_vwmacc_vx_i16m4
#define vwmacc_vv_i16m8_ta __riscv_vwmacc_vv_i16m8
#define vwmacc_vx_i16m8_ta __riscv_vwmacc_vx_i16m8
#define vwmacc_vv_i32mf2_ta __riscv_vwmacc_vv_i32mf2
#define vwmacc_vx_i32mf2_ta __riscv_vwmacc_vx_i32mf2
#define vwmacc_vv_i32m1_ta __riscv_vwmacc_vv_i32m1
#define vwmacc_vx_i32m1_ta __riscv_vwmacc_vx_i32m1
#define vwmacc_vv_i32m2_ta __riscv_vwmacc_vv_i32m2
#define vwmacc_vx_i32m2_ta __riscv_vwmacc_vx_i32m2
#define vwmacc_vv_i32m4_ta __riscv_vwmacc_vv_i32m4
#define vwmacc_vx_i32m4_ta __riscv_vwmacc_vx_i32m4
#define vwmacc_vv_i32m8_ta __riscv_vwmacc_vv_i32m8
#define vwmacc_vx_i32m8_ta __riscv_vwmacc_vx_i32m8
#define vwmacc_vv_i64m1_ta __riscv_vwmacc_vv_i64m1
#define vwmacc_vx_i64m1_ta __riscv_vwmacc_vx_i64m1
#define vwmacc_vv_i64m2_ta __riscv_vwmacc_vv_i64m2
#define vwmacc_vx_i64m2_ta __riscv_vwmacc_vx_i64m2
#define vwmacc_vv_i64m4_ta __riscv_vwmacc_vv_i64m4
#define vwmacc_vx_i64m4_ta __riscv_vwmacc_vx_i64m4
#define vwmacc_vv_i64m8_ta __riscv_vwmacc_vv_i64m8
#define vwmacc_vx_i64m8_ta __riscv_vwmacc_vx_i64m8
#define vwmaccsu_vv_i16mf4_ta __riscv_vwmaccsu_vv_i16mf4
#define vwmaccsu_vx_i16mf4_ta __riscv_vwmaccsu_vx_i16mf4
#define vwmaccsu_vv_i16mf2_ta __riscv_vwmaccsu_vv_i16mf2
#define vwmaccsu_vx_i16mf2_ta __riscv_vwmaccsu_vx_i16mf2
#define vwmaccsu_vv_i16m1_ta __riscv_vwmaccsu_vv_i16m1
#define vwmaccsu_vx_i16m1_ta __riscv_vwmaccsu_vx_i16m1
#define vwmaccsu_vv_i16m2_ta __riscv_vwmaccsu_vv_i16m2
#define vwmaccsu_vx_i16m2_ta __riscv_vwmaccsu_vx_i16m2
#define vwmaccsu_vv_i16m4_ta __riscv_vwmaccsu_vv_i16m4
#define vwmaccsu_vx_i16m4_ta __riscv_vwmaccsu_vx_i16m4
#define vwmaccsu_vv_i16m8_ta __riscv_vwmaccsu_vv_i16m8
#define vwmaccsu_vx_i16m8_ta __riscv_vwmaccsu_vx_i16m8
#define vwmaccsu_vv_i32mf2_ta __riscv_vwmaccsu_vv_i32mf2
#define vwmaccsu_vx_i32mf2_ta __riscv_vwmaccsu_vx_i32mf2
#define vwmaccsu_vv_i32m1_ta __riscv_vwmaccsu_vv_i32m1
#define vwmaccsu_vx_i32m1_ta __riscv_vwmaccsu_vx_i32m1
#define vwmaccsu_vv_i32m2_ta __riscv_vwmaccsu_vv_i32m2
#define vwmaccsu_vx_i32m2_ta __riscv_vwmaccsu_vx_i32m2
#define vwmaccsu_vv_i32m4_ta __riscv_vwmaccsu_vv_i32m4
#define vwmaccsu_vx_i32m4_ta __riscv_vwmaccsu_vx_i32m4
#define vwmaccsu_vv_i32m8_ta __riscv_vwmaccsu_vv_i32m8
#define vwmaccsu_vx_i32m8_ta __riscv_vwmaccsu_vx_i32m8
#define vwmaccsu_vv_i64m1_ta __riscv_vwmaccsu_vv_i64m1
#define vwmaccsu_vx_i64m1_ta __riscv_vwmaccsu_vx_i64m1
#define vwmaccsu_vv_i64m2_ta __riscv_vwmaccsu_vv_i64m2
#define vwmaccsu_vx_i64m2_ta __riscv_vwmaccsu_vx_i64m2
#define vwmaccsu_vv_i64m4_ta __riscv_vwmaccsu_vv_i64m4
#define vwmaccsu_vx_i64m4_ta __riscv_vwmaccsu_vx_i64m4
#define vwmaccsu_vv_i64m8_ta __riscv_vwmaccsu_vv_i64m8
#define vwmaccsu_vx_i64m8_ta __riscv_vwmaccsu_vx_i64m8
#define vwmaccus_vx_i16mf4_ta __riscv_vwmaccus_vx_i16mf4
#define vwmaccus_vx_i16mf2_ta __riscv_vwmaccus_vx_i16mf2
#define vwmaccus_vx_i16m1_ta __riscv_vwmaccus_vx_i16m1
#define vwmaccus_vx_i16m2_ta __riscv_vwmaccus_vx_i16m2
#define vwmaccus_vx_i16m4_ta __riscv_vwmaccus_vx_i16m4
#define vwmaccus_vx_i16m8_ta __riscv_vwmaccus_vx_i16m8
#define vwmaccus_vx_i32mf2_ta __riscv_vwmaccus_vx_i32mf2
#define vwmaccus_vx_i32m1_ta __riscv_vwmaccus_vx_i32m1
#define vwmaccus_vx_i32m2_ta __riscv_vwmaccus_vx_i32m2
#define vwmaccus_vx_i32m4_ta __riscv_vwmaccus_vx_i32m4
#define vwmaccus_vx_i32m8_ta __riscv_vwmaccus_vx_i32m8
#define vwmaccus_vx_i64m1_ta __riscv_vwmaccus_vx_i64m1
#define vwmaccus_vx_i64m2_ta __riscv_vwmaccus_vx_i64m2
#define vwmaccus_vx_i64m4_ta __riscv_vwmaccus_vx_i64m4
#define vwmaccus_vx_i64m8_ta __riscv_vwmaccus_vx_i64m8
#define vwmaccu_vv_u16mf4_ta __riscv_vwmaccu_vv_u16mf4
#define vwmaccu_vx_u16mf4_ta __riscv_vwmaccu_vx_u16mf4
#define vwmaccu_vv_u16mf2_ta __riscv_vwmaccu_vv_u16mf2
#define vwmaccu_vx_u16mf2_ta __riscv_vwmaccu_vx_u16mf2
#define vwmaccu_vv_u16m1_ta __riscv_vwmaccu_vv_u16m1
#define vwmaccu_vx_u16m1_ta __riscv_vwmaccu_vx_u16m1
#define vwmaccu_vv_u16m2_ta __riscv_vwmaccu_vv_u16m2
#define vwmaccu_vx_u16m2_ta __riscv_vwmaccu_vx_u16m2
#define vwmaccu_vv_u16m4_ta __riscv_vwmaccu_vv_u16m4
#define vwmaccu_vx_u16m4_ta __riscv_vwmaccu_vx_u16m4
#define vwmaccu_vv_u16m8_ta __riscv_vwmaccu_vv_u16m8
#define vwmaccu_vx_u16m8_ta __riscv_vwmaccu_vx_u16m8
#define vwmaccu_vv_u32mf2_ta __riscv_vwmaccu_vv_u32mf2
#define vwmaccu_vx_u32mf2_ta __riscv_vwmaccu_vx_u32mf2
#define vwmaccu_vv_u32m1_ta __riscv_vwmaccu_vv_u32m1
#define vwmaccu_vx_u32m1_ta __riscv_vwmaccu_vx_u32m1
#define vwmaccu_vv_u32m2_ta __riscv_vwmaccu_vv_u32m2
#define vwmaccu_vx_u32m2_ta __riscv_vwmaccu_vx_u32m2
#define vwmaccu_vv_u32m4_ta __riscv_vwmaccu_vv_u32m4
#define vwmaccu_vx_u32m4_ta __riscv_vwmaccu_vx_u32m4
#define vwmaccu_vv_u32m8_ta __riscv_vwmaccu_vv_u32m8
#define vwmaccu_vx_u32m8_ta __riscv_vwmaccu_vx_u32m8
#define vwmaccu_vv_u64m1_ta __riscv_vwmaccu_vv_u64m1
#define vwmaccu_vx_u64m1_ta __riscv_vwmaccu_vx_u64m1
#define vwmaccu_vv_u64m2_ta __riscv_vwmaccu_vv_u64m2
#define vwmaccu_vx_u64m2_ta __riscv_vwmaccu_vx_u64m2
#define vwmaccu_vv_u64m4_ta __riscv_vwmaccu_vv_u64m4
#define vwmaccu_vx_u64m4_ta __riscv_vwmaccu_vx_u64m4
#define vwmaccu_vv_u64m8_ta __riscv_vwmaccu_vv_u64m8
#define vwmaccu_vx_u64m8_ta __riscv_vwmaccu_vx_u64m8
// masked functions
#define vwmacc_vv_i16mf4_tuma __riscv_vwmacc_vv_i16mf4_tum
#define vwmacc_vx_i16mf4_tuma __riscv_vwmacc_vx_i16mf4_tum
#define vwmacc_vv_i16mf2_tuma __riscv_vwmacc_vv_i16mf2_tum
#define vwmacc_vx_i16mf2_tuma __riscv_vwmacc_vx_i16mf2_tum
#define vwmacc_vv_i16m1_tuma __riscv_vwmacc_vv_i16m1_tum
#define vwmacc_vx_i16m1_tuma __riscv_vwmacc_vx_i16m1_tum
#define vwmacc_vv_i16m2_tuma __riscv_vwmacc_vv_i16m2_tum
#define vwmacc_vx_i16m2_tuma __riscv_vwmacc_vx_i16m2_tum
#define vwmacc_vv_i16m4_tuma __riscv_vwmacc_vv_i16m4_tum
#define vwmacc_vx_i16m4_tuma __riscv_vwmacc_vx_i16m4_tum
#define vwmacc_vv_i16m8_tuma __riscv_vwmacc_vv_i16m8_tum
#define vwmacc_vx_i16m8_tuma __riscv_vwmacc_vx_i16m8_tum
#define vwmacc_vv_i32mf2_tuma __riscv_vwmacc_vv_i32mf2_tum
#define vwmacc_vx_i32mf2_tuma __riscv_vwmacc_vx_i32mf2_tum
#define vwmacc_vv_i32m1_tuma __riscv_vwmacc_vv_i32m1_tum
#define vwmacc_vx_i32m1_tuma __riscv_vwmacc_vx_i32m1_tum
#define vwmacc_vv_i32m2_tuma __riscv_vwmacc_vv_i32m2_tum
#define vwmacc_vx_i32m2_tuma __riscv_vwmacc_vx_i32m2_tum
#define vwmacc_vv_i32m4_tuma __riscv_vwmacc_vv_i32m4_tum
#define vwmacc_vx_i32m4_tuma __riscv_vwmacc_vx_i32m4_tum
#define vwmacc_vv_i32m8_tuma __riscv_vwmacc_vv_i32m8_tum
#define vwmacc_vx_i32m8_tuma __riscv_vwmacc_vx_i32m8_tum
#define vwmacc_vv_i64m1_tuma __riscv_vwmacc_vv_i64m1_tum
#define vwmacc_vx_i64m1_tuma __riscv_vwmacc_vx_i64m1_tum
#define vwmacc_vv_i64m2_tuma __riscv_vwmacc_vv_i64m2_tum
#define vwmacc_vx_i64m2_tuma __riscv_vwmacc_vx_i64m2_tum
#define vwmacc_vv_i64m4_tuma __riscv_vwmacc_vv_i64m4_tum
#define vwmacc_vx_i64m4_tuma __riscv_vwmacc_vx_i64m4_tum
#define vwmacc_vv_i64m8_tuma __riscv_vwmacc_vv_i64m8_tum
#define vwmacc_vx_i64m8_tuma __riscv_vwmacc_vx_i64m8_tum
#define vwmaccsu_vv_i16mf4_tuma __riscv_vwmaccsu_vv_i16mf4_tum
#define vwmaccsu_vx_i16mf4_tuma __riscv_vwmaccsu_vx_i16mf4_tum
#define vwmaccsu_vv_i16mf2_tuma __riscv_vwmaccsu_vv_i16mf2_tum
#define vwmaccsu_vx_i16mf2_tuma __riscv_vwmaccsu_vx_i16mf2_tum
#define vwmaccsu_vv_i16m1_tuma __riscv_vwmaccsu_vv_i16m1_tum
#define vwmaccsu_vx_i16m1_tuma __riscv_vwmaccsu_vx_i16m1_tum
#define vwmaccsu_vv_i16m2_tuma __riscv_vwmaccsu_vv_i16m2_tum
#define vwmaccsu_vx_i16m2_tuma __riscv_vwmaccsu_vx_i16m2_tum
#define vwmaccsu_vv_i16m4_tuma __riscv_vwmaccsu_vv_i16m4_tum
#define vwmaccsu_vx_i16m4_tuma __riscv_vwmaccsu_vx_i16m4_tum
#define vwmaccsu_vv_i16m8_tuma __riscv_vwmaccsu_vv_i16m8_tum
#define vwmaccsu_vx_i16m8_tuma __riscv_vwmaccsu_vx_i16m8_tum
#define vwmaccsu_vv_i32mf2_tuma __riscv_vwmaccsu_vv_i32mf2_tum
#define vwmaccsu_vx_i32mf2_tuma __riscv_vwmaccsu_vx_i32mf2_tum
#define vwmaccsu_vv_i32m1_tuma __riscv_vwmaccsu_vv_i32m1_tum
#define vwmaccsu_vx_i32m1_tuma __riscv_vwmaccsu_vx_i32m1_tum
#define vwmaccsu_vv_i32m2_tuma __riscv_vwmaccsu_vv_i32m2_tum
#define vwmaccsu_vx_i32m2_tuma __riscv_vwmaccsu_vx_i32m2_tum
#define vwmaccsu_vv_i32m4_tuma __riscv_vwmaccsu_vv_i32m4_tum
#define vwmaccsu_vx_i32m4_tuma __riscv_vwmaccsu_vx_i32m4_tum
#define vwmaccsu_vv_i32m8_tuma __riscv_vwmaccsu_vv_i32m8_tum
#define vwmaccsu_vx_i32m8_tuma __riscv_vwmaccsu_vx_i32m8_tum
#define vwmaccsu_vv_i64m1_tuma __riscv_vwmaccsu_vv_i64m1_tum
#define vwmaccsu_vx_i64m1_tuma __riscv_vwmaccsu_vx_i64m1_tum
#define vwmaccsu_vv_i64m2_tuma __riscv_vwmaccsu_vv_i64m2_tum
#define vwmaccsu_vx_i64m2_tuma __riscv_vwmaccsu_vx_i64m2_tum
#define vwmaccsu_vv_i64m4_tuma __riscv_vwmaccsu_vv_i64m4_tum
#define vwmaccsu_vx_i64m4_tuma __riscv_vwmaccsu_vx_i64m4_tum
#define vwmaccsu_vv_i64m8_tuma __riscv_vwmaccsu_vv_i64m8_tum
#define vwmaccsu_vx_i64m8_tuma __riscv_vwmaccsu_vx_i64m8_tum
#define vwmaccus_vx_i16mf4_tuma __riscv_vwmaccus_vx_i16mf4_tum
#define vwmaccus_vx_i16mf2_tuma __riscv_vwmaccus_vx_i16mf2_tum
#define vwmaccus_vx_i16m1_tuma __riscv_vwmaccus_vx_i16m1_tum
#define vwmaccus_vx_i16m2_tuma __riscv_vwmaccus_vx_i16m2_tum
#define vwmaccus_vx_i16m4_tuma __riscv_vwmaccus_vx_i16m4_tum
#define vwmaccus_vx_i16m8_tuma __riscv_vwmaccus_vx_i16m8_tum
#define vwmaccus_vx_i32mf2_tuma __riscv_vwmaccus_vx_i32mf2_tum
#define vwmaccus_vx_i32m1_tuma __riscv_vwmaccus_vx_i32m1_tum
#define vwmaccus_vx_i32m2_tuma __riscv_vwmaccus_vx_i32m2_tum
#define vwmaccus_vx_i32m4_tuma __riscv_vwmaccus_vx_i32m4_tum
#define vwmaccus_vx_i32m8_tuma __riscv_vwmaccus_vx_i32m8_tum
#define vwmaccus_vx_i64m1_tuma __riscv_vwmaccus_vx_i64m1_tum
#define vwmaccus_vx_i64m2_tuma __riscv_vwmaccus_vx_i64m2_tum
#define vwmaccus_vx_i64m4_tuma __riscv_vwmaccus_vx_i64m4_tum
#define vwmaccus_vx_i64m8_tuma __riscv_vwmaccus_vx_i64m8_tum
#define vwmaccu_vv_u16mf4_tuma __riscv_vwmaccu_vv_u16mf4_tum
#define vwmaccu_vx_u16mf4_tuma __riscv_vwmaccu_vx_u16mf4_tum
#define vwmaccu_vv_u16mf2_tuma __riscv_vwmaccu_vv_u16mf2_tum
#define vwmaccu_vx_u16mf2_tuma __riscv_vwmaccu_vx_u16mf2_tum
#define vwmaccu_vv_u16m1_tuma __riscv_vwmaccu_vv_u16m1_tum
#define vwmaccu_vx_u16m1_tuma __riscv_vwmaccu_vx_u16m1_tum
#define vwmaccu_vv_u16m2_tuma __riscv_vwmaccu_vv_u16m2_tum
#define vwmaccu_vx_u16m2_tuma __riscv_vwmaccu_vx_u16m2_tum
#define vwmaccu_vv_u16m4_tuma __riscv_vwmaccu_vv_u16m4_tum
#define vwmaccu_vx_u16m4_tuma __riscv_vwmaccu_vx_u16m4_tum
#define vwmaccu_vv_u16m8_tuma __riscv_vwmaccu_vv_u16m8_tum
#define vwmaccu_vx_u16m8_tuma __riscv_vwmaccu_vx_u16m8_tum
#define vwmaccu_vv_u32mf2_tuma __riscv_vwmaccu_vv_u32mf2_tum
#define vwmaccu_vx_u32mf2_tuma __riscv_vwmaccu_vx_u32mf2_tum
#define vwmaccu_vv_u32m1_tuma __riscv_vwmaccu_vv_u32m1_tum
#define vwmaccu_vx_u32m1_tuma __riscv_vwmaccu_vx_u32m1_tum
#define vwmaccu_vv_u32m2_tuma __riscv_vwmaccu_vv_u32m2_tum
#define vwmaccu_vx_u32m2_tuma __riscv_vwmaccu_vx_u32m2_tum
#define vwmaccu_vv_u32m4_tuma __riscv_vwmaccu_vv_u32m4_tum
#define vwmaccu_vx_u32m4_tuma __riscv_vwmaccu_vx_u32m4_tum
#define vwmaccu_vv_u32m8_tuma __riscv_vwmaccu_vv_u32m8_tum
#define vwmaccu_vx_u32m8_tuma __riscv_vwmaccu_vx_u32m8_tum
#define vwmaccu_vv_u64m1_tuma __riscv_vwmaccu_vv_u64m1_tum
#define vwmaccu_vx_u64m1_tuma __riscv_vwmaccu_vx_u64m1_tum
#define vwmaccu_vv_u64m2_tuma __riscv_vwmaccu_vv_u64m2_tum
#define vwmaccu_vx_u64m2_tuma __riscv_vwmaccu_vx_u64m2_tum
#define vwmaccu_vv_u64m4_tuma __riscv_vwmaccu_vv_u64m4_tum
#define vwmaccu_vx_u64m4_tuma __riscv_vwmaccu_vx_u64m4_tum
#define vwmaccu_vv_u64m8_tuma __riscv_vwmaccu_vv_u64m8_tum
#define vwmaccu_vx_u64m8_tuma __riscv_vwmaccu_vx_u64m8_tum
// masked functions
#define vwmacc_vv_i16mf4_tumu __riscv_vwmacc_vv_i16mf4_tumu
#define vwmacc_vx_i16mf4_tumu __riscv_vwmacc_vx_i16mf4_tumu
#define vwmacc_vv_i16mf2_tumu __riscv_vwmacc_vv_i16mf2_tumu
#define vwmacc_vx_i16mf2_tumu __riscv_vwmacc_vx_i16mf2_tumu
#define vwmacc_vv_i16m1_tumu __riscv_vwmacc_vv_i16m1_tumu
#define vwmacc_vx_i16m1_tumu __riscv_vwmacc_vx_i16m1_tumu
#define vwmacc_vv_i16m2_tumu __riscv_vwmacc_vv_i16m2_tumu
#define vwmacc_vx_i16m2_tumu __riscv_vwmacc_vx_i16m2_tumu
#define vwmacc_vv_i16m4_tumu __riscv_vwmacc_vv_i16m4_tumu
#define vwmacc_vx_i16m4_tumu __riscv_vwmacc_vx_i16m4_tumu
#define vwmacc_vv_i16m8_tumu __riscv_vwmacc_vv_i16m8_tumu
#define vwmacc_vx_i16m8_tumu __riscv_vwmacc_vx_i16m8_tumu
#define vwmacc_vv_i32mf2_tumu __riscv_vwmacc_vv_i32mf2_tumu
#define vwmacc_vx_i32mf2_tumu __riscv_vwmacc_vx_i32mf2_tumu
#define vwmacc_vv_i32m1_tumu __riscv_vwmacc_vv_i32m1_tumu
#define vwmacc_vx_i32m1_tumu __riscv_vwmacc_vx_i32m1_tumu
#define vwmacc_vv_i32m2_tumu __riscv_vwmacc_vv_i32m2_tumu
#define vwmacc_vx_i32m2_tumu __riscv_vwmacc_vx_i32m2_tumu
#define vwmacc_vv_i32m4_tumu __riscv_vwmacc_vv_i32m4_tumu
#define vwmacc_vx_i32m4_tumu __riscv_vwmacc_vx_i32m4_tumu
#define vwmacc_vv_i32m8_tumu __riscv_vwmacc_vv_i32m8_tumu
#define vwmacc_vx_i32m8_tumu __riscv_vwmacc_vx_i32m8_tumu
#define vwmacc_vv_i64m1_tumu __riscv_vwmacc_vv_i64m1_tumu
#define vwmacc_vx_i64m1_tumu __riscv_vwmacc_vx_i64m1_tumu
#define vwmacc_vv_i64m2_tumu __riscv_vwmacc_vv_i64m2_tumu
#define vwmacc_vx_i64m2_tumu __riscv_vwmacc_vx_i64m2_tumu
#define vwmacc_vv_i64m4_tumu __riscv_vwmacc_vv_i64m4_tumu
#define vwmacc_vx_i64m4_tumu __riscv_vwmacc_vx_i64m4_tumu
#define vwmacc_vv_i64m8_tumu __riscv_vwmacc_vv_i64m8_tumu
#define vwmacc_vx_i64m8_tumu __riscv_vwmacc_vx_i64m8_tumu
#define vwmaccsu_vv_i16mf4_tumu __riscv_vwmaccsu_vv_i16mf4_tumu
#define vwmaccsu_vx_i16mf4_tumu __riscv_vwmaccsu_vx_i16mf4_tumu
#define vwmaccsu_vv_i16mf2_tumu __riscv_vwmaccsu_vv_i16mf2_tumu
#define vwmaccsu_vx_i16mf2_tumu __riscv_vwmaccsu_vx_i16mf2_tumu
#define vwmaccsu_vv_i16m1_tumu __riscv_vwmaccsu_vv_i16m1_tumu
#define vwmaccsu_vx_i16m1_tumu __riscv_vwmaccsu_vx_i16m1_tumu
#define vwmaccsu_vv_i16m2_tumu __riscv_vwmaccsu_vv_i16m2_tumu
#define vwmaccsu_vx_i16m2_tumu __riscv_vwmaccsu_vx_i16m2_tumu
#define vwmaccsu_vv_i16m4_tumu __riscv_vwmaccsu_vv_i16m4_tumu
#define vwmaccsu_vx_i16m4_tumu __riscv_vwmaccsu_vx_i16m4_tumu
#define vwmaccsu_vv_i16m8_tumu __riscv_vwmaccsu_vv_i16m8_tumu
#define vwmaccsu_vx_i16m8_tumu __riscv_vwmaccsu_vx_i16m8_tumu
#define vwmaccsu_vv_i32mf2_tumu __riscv_vwmaccsu_vv_i32mf2_tumu
#define vwmaccsu_vx_i32mf2_tumu __riscv_vwmaccsu_vx_i32mf2_tumu
#define vwmaccsu_vv_i32m1_tumu __riscv_vwmaccsu_vv_i32m1_tumu
#define vwmaccsu_vx_i32m1_tumu __riscv_vwmaccsu_vx_i32m1_tumu
#define vwmaccsu_vv_i32m2_tumu __riscv_vwmaccsu_vv_i32m2_tumu
#define vwmaccsu_vx_i32m2_tumu __riscv_vwmaccsu_vx_i32m2_tumu
#define vwmaccsu_vv_i32m4_tumu __riscv_vwmaccsu_vv_i32m4_tumu
#define vwmaccsu_vx_i32m4_tumu __riscv_vwmaccsu_vx_i32m4_tumu
#define vwmaccsu_vv_i32m8_tumu __riscv_vwmaccsu_vv_i32m8_tumu
#define vwmaccsu_vx_i32m8_tumu __riscv_vwmaccsu_vx_i32m8_tumu
#define vwmaccsu_vv_i64m1_tumu __riscv_vwmaccsu_vv_i64m1_tumu
#define vwmaccsu_vx_i64m1_tumu __riscv_vwmaccsu_vx_i64m1_tumu
#define vwmaccsu_vv_i64m2_tumu __riscv_vwmaccsu_vv_i64m2_tumu
#define vwmaccsu_vx_i64m2_tumu __riscv_vwmaccsu_vx_i64m2_tumu
#define vwmaccsu_vv_i64m4_tumu __riscv_vwmaccsu_vv_i64m4_tumu
#define vwmaccsu_vx_i64m4_tumu __riscv_vwmaccsu_vx_i64m4_tumu
#define vwmaccsu_vv_i64m8_tumu __riscv_vwmaccsu_vv_i64m8_tumu
#define vwmaccsu_vx_i64m8_tumu __riscv_vwmaccsu_vx_i64m8_tumu
#define vwmaccus_vx_i16mf4_tumu __riscv_vwmaccus_vx_i16mf4_tumu
#define vwmaccus_vx_i16mf2_tumu __riscv_vwmaccus_vx_i16mf2_tumu
#define vwmaccus_vx_i16m1_tumu __riscv_vwmaccus_vx_i16m1_tumu
#define vwmaccus_vx_i16m2_tumu __riscv_vwmaccus_vx_i16m2_tumu
#define vwmaccus_vx_i16m4_tumu __riscv_vwmaccus_vx_i16m4_tumu
#define vwmaccus_vx_i16m8_tumu __riscv_vwmaccus_vx_i16m8_tumu
#define vwmaccus_vx_i32mf2_tumu __riscv_vwmaccus_vx_i32mf2_tumu
#define vwmaccus_vx_i32m1_tumu __riscv_vwmaccus_vx_i32m1_tumu
#define vwmaccus_vx_i32m2_tumu __riscv_vwmaccus_vx_i32m2_tumu
#define vwmaccus_vx_i32m4_tumu __riscv_vwmaccus_vx_i32m4_tumu
#define vwmaccus_vx_i32m8_tumu __riscv_vwmaccus_vx_i32m8_tumu
#define vwmaccus_vx_i64m1_tumu __riscv_vwmaccus_vx_i64m1_tumu
#define vwmaccus_vx_i64m2_tumu __riscv_vwmaccus_vx_i64m2_tumu
#define vwmaccus_vx_i64m4_tumu __riscv_vwmaccus_vx_i64m4_tumu
#define vwmaccus_vx_i64m8_tumu __riscv_vwmaccus_vx_i64m8_tumu
#define vwmaccu_vv_u16mf4_tumu __riscv_vwmaccu_vv_u16mf4_tumu
#define vwmaccu_vx_u16mf4_tumu __riscv_vwmaccu_vx_u16mf4_tumu
#define vwmaccu_vv_u16mf2_tumu __riscv_vwmaccu_vv_u16mf2_tumu
#define vwmaccu_vx_u16mf2_tumu __riscv_vwmaccu_vx_u16mf2_tumu
#define vwmaccu_vv_u16m1_tumu __riscv_vwmaccu_vv_u16m1_tumu
#define vwmaccu_vx_u16m1_tumu __riscv_vwmaccu_vx_u16m1_tumu
#define vwmaccu_vv_u16m2_tumu __riscv_vwmaccu_vv_u16m2_tumu
#define vwmaccu_vx_u16m2_tumu __riscv_vwmaccu_vx_u16m2_tumu
#define vwmaccu_vv_u16m4_tumu __riscv_vwmaccu_vv_u16m4_tumu
#define vwmaccu_vx_u16m4_tumu __riscv_vwmaccu_vx_u16m4_tumu
#define vwmaccu_vv_u16m8_tumu __riscv_vwmaccu_vv_u16m8_tumu
#define vwmaccu_vx_u16m8_tumu __riscv_vwmaccu_vx_u16m8_tumu
#define vwmaccu_vv_u32mf2_tumu __riscv_vwmaccu_vv_u32mf2_tumu
#define vwmaccu_vx_u32mf2_tumu __riscv_vwmaccu_vx_u32mf2_tumu
#define vwmaccu_vv_u32m1_tumu __riscv_vwmaccu_vv_u32m1_tumu
#define vwmaccu_vx_u32m1_tumu __riscv_vwmaccu_vx_u32m1_tumu
#define vwmaccu_vv_u32m2_tumu __riscv_vwmaccu_vv_u32m2_tumu
#define vwmaccu_vx_u32m2_tumu __riscv_vwmaccu_vx_u32m2_tumu
#define vwmaccu_vv_u32m4_tumu __riscv_vwmaccu_vv_u32m4_tumu
#define vwmaccu_vx_u32m4_tumu __riscv_vwmaccu_vx_u32m4_tumu
#define vwmaccu_vv_u32m8_tumu __riscv_vwmaccu_vv_u32m8_tumu
#define vwmaccu_vx_u32m8_tumu __riscv_vwmaccu_vx_u32m8_tumu
#define vwmaccu_vv_u64m1_tumu __riscv_vwmaccu_vv_u64m1_tumu
#define vwmaccu_vx_u64m1_tumu __riscv_vwmaccu_vx_u64m1_tumu
#define vwmaccu_vv_u64m2_tumu __riscv_vwmaccu_vv_u64m2_tumu
#define vwmaccu_vx_u64m2_tumu __riscv_vwmaccu_vx_u64m2_tumu
#define vwmaccu_vv_u64m4_tumu __riscv_vwmaccu_vv_u64m4_tumu
#define vwmaccu_vx_u64m4_tumu __riscv_vwmaccu_vx_u64m4_tumu
#define vwmaccu_vv_u64m8_tumu __riscv_vwmaccu_vv_u64m8_tumu
#define vwmaccu_vx_u64m8_tumu __riscv_vwmaccu_vx_u64m8_tumu
// masked functions
#define vwmacc_vv_i16mf4_tama __riscv_vwmacc_vv_i16mf4_m
#define vwmacc_vx_i16mf4_tama __riscv_vwmacc_vx_i16mf4_m
#define vwmacc_vv_i16mf2_tama __riscv_vwmacc_vv_i16mf2_m
#define vwmacc_vx_i16mf2_tama __riscv_vwmacc_vx_i16mf2_m
#define vwmacc_vv_i16m1_tama __riscv_vwmacc_vv_i16m1_m
#define vwmacc_vx_i16m1_tama __riscv_vwmacc_vx_i16m1_m
#define vwmacc_vv_i16m2_tama __riscv_vwmacc_vv_i16m2_m
#define vwmacc_vx_i16m2_tama __riscv_vwmacc_vx_i16m2_m
#define vwmacc_vv_i16m4_tama __riscv_vwmacc_vv_i16m4_m
#define vwmacc_vx_i16m4_tama __riscv_vwmacc_vx_i16m4_m
#define vwmacc_vv_i16m8_tama __riscv_vwmacc_vv_i16m8_m
#define vwmacc_vx_i16m8_tama __riscv_vwmacc_vx_i16m8_m
#define vwmacc_vv_i32mf2_tama __riscv_vwmacc_vv_i32mf2_m
#define vwmacc_vx_i32mf2_tama __riscv_vwmacc_vx_i32mf2_m
#define vwmacc_vv_i32m1_tama __riscv_vwmacc_vv_i32m1_m
#define vwmacc_vx_i32m1_tama __riscv_vwmacc_vx_i32m1_m
#define vwmacc_vv_i32m2_tama __riscv_vwmacc_vv_i32m2_m
#define vwmacc_vx_i32m2_tama __riscv_vwmacc_vx_i32m2_m
#define vwmacc_vv_i32m4_tama __riscv_vwmacc_vv_i32m4_m
#define vwmacc_vx_i32m4_tama __riscv_vwmacc_vx_i32m4_m
#define vwmacc_vv_i32m8_tama __riscv_vwmacc_vv_i32m8_m
#define vwmacc_vx_i32m8_tama __riscv_vwmacc_vx_i32m8_m
#define vwmacc_vv_i64m1_tama __riscv_vwmacc_vv_i64m1_m
#define vwmacc_vx_i64m1_tama __riscv_vwmacc_vx_i64m1_m
#define vwmacc_vv_i64m2_tama __riscv_vwmacc_vv_i64m2_m
#define vwmacc_vx_i64m2_tama __riscv_vwmacc_vx_i64m2_m
#define vwmacc_vv_i64m4_tama __riscv_vwmacc_vv_i64m4_m
#define vwmacc_vx_i64m4_tama __riscv_vwmacc_vx_i64m4_m
#define vwmacc_vv_i64m8_tama __riscv_vwmacc_vv_i64m8_m
#define vwmacc_vx_i64m8_tama __riscv_vwmacc_vx_i64m8_m
#define vwmaccsu_vv_i16mf4_tama __riscv_vwmaccsu_vv_i16mf4_m
#define vwmaccsu_vx_i16mf4_tama __riscv_vwmaccsu_vx_i16mf4_m
#define vwmaccsu_vv_i16mf2_tama __riscv_vwmaccsu_vv_i16mf2_m
#define vwmaccsu_vx_i16mf2_tama __riscv_vwmaccsu_vx_i16mf2_m
#define vwmaccsu_vv_i16m1_tama __riscv_vwmaccsu_vv_i16m1_m
#define vwmaccsu_vx_i16m1_tama __riscv_vwmaccsu_vx_i16m1_m
#define vwmaccsu_vv_i16m2_tama __riscv_vwmaccsu_vv_i16m2_m
#define vwmaccsu_vx_i16m2_tama __riscv_vwmaccsu_vx_i16m2_m
#define vwmaccsu_vv_i16m4_tama __riscv_vwmaccsu_vv_i16m4_m
#define vwmaccsu_vx_i16m4_tama __riscv_vwmaccsu_vx_i16m4_m
#define vwmaccsu_vv_i16m8_tama __riscv_vwmaccsu_vv_i16m8_m
#define vwmaccsu_vx_i16m8_tama __riscv_vwmaccsu_vx_i16m8_m
#define vwmaccsu_vv_i32mf2_tama __riscv_vwmaccsu_vv_i32mf2_m
#define vwmaccsu_vx_i32mf2_tama __riscv_vwmaccsu_vx_i32mf2_m
#define vwmaccsu_vv_i32m1_tama __riscv_vwmaccsu_vv_i32m1_m
#define vwmaccsu_vx_i32m1_tama __riscv_vwmaccsu_vx_i32m1_m
#define vwmaccsu_vv_i32m2_tama __riscv_vwmaccsu_vv_i32m2_m
#define vwmaccsu_vx_i32m2_tama __riscv_vwmaccsu_vx_i32m2_m
#define vwmaccsu_vv_i32m4_tama __riscv_vwmaccsu_vv_i32m4_m
#define vwmaccsu_vx_i32m4_tama __riscv_vwmaccsu_vx_i32m4_m
#define vwmaccsu_vv_i32m8_tama __riscv_vwmaccsu_vv_i32m8_m
#define vwmaccsu_vx_i32m8_tama __riscv_vwmaccsu_vx_i32m8_m
#define vwmaccsu_vv_i64m1_tama __riscv_vwmaccsu_vv_i64m1_m
#define vwmaccsu_vx_i64m1_tama __riscv_vwmaccsu_vx_i64m1_m
#define vwmaccsu_vv_i64m2_tama __riscv_vwmaccsu_vv_i64m2_m
#define vwmaccsu_vx_i64m2_tama __riscv_vwmaccsu_vx_i64m2_m
#define vwmaccsu_vv_i64m4_tama __riscv_vwmaccsu_vv_i64m4_m
#define vwmaccsu_vx_i64m4_tama __riscv_vwmaccsu_vx_i64m4_m
#define vwmaccsu_vv_i64m8_tama __riscv_vwmaccsu_vv_i64m8_m
#define vwmaccsu_vx_i64m8_tama __riscv_vwmaccsu_vx_i64m8_m
#define vwmaccus_vx_i16mf4_tama __riscv_vwmaccus_vx_i16mf4_m
#define vwmaccus_vx_i16mf2_tama __riscv_vwmaccus_vx_i16mf2_m
#define vwmaccus_vx_i16m1_tama __riscv_vwmaccus_vx_i16m1_m
#define vwmaccus_vx_i16m2_tama __riscv_vwmaccus_vx_i16m2_m
#define vwmaccus_vx_i16m4_tama __riscv_vwmaccus_vx_i16m4_m
#define vwmaccus_vx_i16m8_tama __riscv_vwmaccus_vx_i16m8_m
#define vwmaccus_vx_i32mf2_tama __riscv_vwmaccus_vx_i32mf2_m
#define vwmaccus_vx_i32m1_tama __riscv_vwmaccus_vx_i32m1_m
#define vwmaccus_vx_i32m2_tama __riscv_vwmaccus_vx_i32m2_m
#define vwmaccus_vx_i32m4_tama __riscv_vwmaccus_vx_i32m4_m
#define vwmaccus_vx_i32m8_tama __riscv_vwmaccus_vx_i32m8_m
#define vwmaccus_vx_i64m1_tama __riscv_vwmaccus_vx_i64m1_m
#define vwmaccus_vx_i64m2_tama __riscv_vwmaccus_vx_i64m2_m
#define vwmaccus_vx_i64m4_tama __riscv_vwmaccus_vx_i64m4_m
#define vwmaccus_vx_i64m8_tama __riscv_vwmaccus_vx_i64m8_m
#define vwmaccu_vv_u16mf4_tama __riscv_vwmaccu_vv_u16mf4_m
#define vwmaccu_vx_u16mf4_tama __riscv_vwmaccu_vx_u16mf4_m
#define vwmaccu_vv_u16mf2_tama __riscv_vwmaccu_vv_u16mf2_m
#define vwmaccu_vx_u16mf2_tama __riscv_vwmaccu_vx_u16mf2_m
#define vwmaccu_vv_u16m1_tama __riscv_vwmaccu_vv_u16m1_m
#define vwmaccu_vx_u16m1_tama __riscv_vwmaccu_vx_u16m1_m
#define vwmaccu_vv_u16m2_tama __riscv_vwmaccu_vv_u16m2_m
#define vwmaccu_vx_u16m2_tama __riscv_vwmaccu_vx_u16m2_m
#define vwmaccu_vv_u16m4_tama __riscv_vwmaccu_vv_u16m4_m
#define vwmaccu_vx_u16m4_tama __riscv_vwmaccu_vx_u16m4_m
#define vwmaccu_vv_u16m8_tama __riscv_vwmaccu_vv_u16m8_m
#define vwmaccu_vx_u16m8_tama __riscv_vwmaccu_vx_u16m8_m
#define vwmaccu_vv_u32mf2_tama __riscv_vwmaccu_vv_u32mf2_m
#define vwmaccu_vx_u32mf2_tama __riscv_vwmaccu_vx_u32mf2_m
#define vwmaccu_vv_u32m1_tama __riscv_vwmaccu_vv_u32m1_m
#define vwmaccu_vx_u32m1_tama __riscv_vwmaccu_vx_u32m1_m
#define vwmaccu_vv_u32m2_tama __riscv_vwmaccu_vv_u32m2_m
#define vwmaccu_vx_u32m2_tama __riscv_vwmaccu_vx_u32m2_m
#define vwmaccu_vv_u32m4_tama __riscv_vwmaccu_vv_u32m4_m
#define vwmaccu_vx_u32m4_tama __riscv_vwmaccu_vx_u32m4_m
#define vwmaccu_vv_u32m8_tama __riscv_vwmaccu_vv_u32m8_m
#define vwmaccu_vx_u32m8_tama __riscv_vwmaccu_vx_u32m8_m
#define vwmaccu_vv_u64m1_tama __riscv_vwmaccu_vv_u64m1_m
#define vwmaccu_vx_u64m1_tama __riscv_vwmaccu_vx_u64m1_m
#define vwmaccu_vv_u64m2_tama __riscv_vwmaccu_vv_u64m2_m
#define vwmaccu_vx_u64m2_tama __riscv_vwmaccu_vx_u64m2_m
#define vwmaccu_vv_u64m4_tama __riscv_vwmaccu_vv_u64m4_m
#define vwmaccu_vx_u64m4_tama __riscv_vwmaccu_vx_u64m4_m
#define vwmaccu_vv_u64m8_tama __riscv_vwmaccu_vv_u64m8_m
#define vwmaccu_vx_u64m8_tama __riscv_vwmaccu_vx_u64m8_m
// masked functions
#define vwmacc_vv_i16mf4_tamu __riscv_vwmacc_vv_i16mf4_mu
#define vwmacc_vx_i16mf4_tamu __riscv_vwmacc_vx_i16mf4_mu
#define vwmacc_vv_i16mf2_tamu __riscv_vwmacc_vv_i16mf2_mu
#define vwmacc_vx_i16mf2_tamu __riscv_vwmacc_vx_i16mf2_mu
#define vwmacc_vv_i16m1_tamu __riscv_vwmacc_vv_i16m1_mu
#define vwmacc_vx_i16m1_tamu __riscv_vwmacc_vx_i16m1_mu
#define vwmacc_vv_i16m2_tamu __riscv_vwmacc_vv_i16m2_mu
#define vwmacc_vx_i16m2_tamu __riscv_vwmacc_vx_i16m2_mu
#define vwmacc_vv_i16m4_tamu __riscv_vwmacc_vv_i16m4_mu
#define vwmacc_vx_i16m4_tamu __riscv_vwmacc_vx_i16m4_mu
#define vwmacc_vv_i16m8_tamu __riscv_vwmacc_vv_i16m8_mu
#define vwmacc_vx_i16m8_tamu __riscv_vwmacc_vx_i16m8_mu
#define vwmacc_vv_i32mf2_tamu __riscv_vwmacc_vv_i32mf2_mu
#define vwmacc_vx_i32mf2_tamu __riscv_vwmacc_vx_i32mf2_mu
#define vwmacc_vv_i32m1_tamu __riscv_vwmacc_vv_i32m1_mu
#define vwmacc_vx_i32m1_tamu __riscv_vwmacc_vx_i32m1_mu
#define vwmacc_vv_i32m2_tamu __riscv_vwmacc_vv_i32m2_mu
#define vwmacc_vx_i32m2_tamu __riscv_vwmacc_vx_i32m2_mu
#define vwmacc_vv_i32m4_tamu __riscv_vwmacc_vv_i32m4_mu
#define vwmacc_vx_i32m4_tamu __riscv_vwmacc_vx_i32m4_mu
#define vwmacc_vv_i32m8_tamu __riscv_vwmacc_vv_i32m8_mu
#define vwmacc_vx_i32m8_tamu __riscv_vwmacc_vx_i32m8_mu
#define vwmacc_vv_i64m1_tamu __riscv_vwmacc_vv_i64m1_mu
#define vwmacc_vx_i64m1_tamu __riscv_vwmacc_vx_i64m1_mu
#define vwmacc_vv_i64m2_tamu __riscv_vwmacc_vv_i64m2_mu
#define vwmacc_vx_i64m2_tamu __riscv_vwmacc_vx_i64m2_mu
#define vwmacc_vv_i64m4_tamu __riscv_vwmacc_vv_i64m4_mu
#define vwmacc_vx_i64m4_tamu __riscv_vwmacc_vx_i64m4_mu
#define vwmacc_vv_i64m8_tamu __riscv_vwmacc_vv_i64m8_mu
#define vwmacc_vx_i64m8_tamu __riscv_vwmacc_vx_i64m8_mu
#define vwmaccsu_vv_i16mf4_tamu __riscv_vwmaccsu_vv_i16mf4_mu
#define vwmaccsu_vx_i16mf4_tamu __riscv_vwmaccsu_vx_i16mf4_mu
#define vwmaccsu_vv_i16mf2_tamu __riscv_vwmaccsu_vv_i16mf2_mu
#define vwmaccsu_vx_i16mf2_tamu __riscv_vwmaccsu_vx_i16mf2_mu
#define vwmaccsu_vv_i16m1_tamu __riscv_vwmaccsu_vv_i16m1_mu
#define vwmaccsu_vx_i16m1_tamu __riscv_vwmaccsu_vx_i16m1_mu
#define vwmaccsu_vv_i16m2_tamu __riscv_vwmaccsu_vv_i16m2_mu
#define vwmaccsu_vx_i16m2_tamu __riscv_vwmaccsu_vx_i16m2_mu
#define vwmaccsu_vv_i16m4_tamu __riscv_vwmaccsu_vv_i16m4_mu
#define vwmaccsu_vx_i16m4_tamu __riscv_vwmaccsu_vx_i16m4_mu
#define vwmaccsu_vv_i16m8_tamu __riscv_vwmaccsu_vv_i16m8_mu
#define vwmaccsu_vx_i16m8_tamu __riscv_vwmaccsu_vx_i16m8_mu
#define vwmaccsu_vv_i32mf2_tamu __riscv_vwmaccsu_vv_i32mf2_mu
#define vwmaccsu_vx_i32mf2_tamu __riscv_vwmaccsu_vx_i32mf2_mu
#define vwmaccsu_vv_i32m1_tamu __riscv_vwmaccsu_vv_i32m1_mu
#define vwmaccsu_vx_i32m1_tamu __riscv_vwmaccsu_vx_i32m1_mu
#define vwmaccsu_vv_i32m2_tamu __riscv_vwmaccsu_vv_i32m2_mu
#define vwmaccsu_vx_i32m2_tamu __riscv_vwmaccsu_vx_i32m2_mu
#define vwmaccsu_vv_i32m4_tamu __riscv_vwmaccsu_vv_i32m4_mu
#define vwmaccsu_vx_i32m4_tamu __riscv_vwmaccsu_vx_i32m4_mu
#define vwmaccsu_vv_i32m8_tamu __riscv_vwmaccsu_vv_i32m8_mu
#define vwmaccsu_vx_i32m8_tamu __riscv_vwmaccsu_vx_i32m8_mu
#define vwmaccsu_vv_i64m1_tamu __riscv_vwmaccsu_vv_i64m1_mu
#define vwmaccsu_vx_i64m1_tamu __riscv_vwmaccsu_vx_i64m1_mu
#define vwmaccsu_vv_i64m2_tamu __riscv_vwmaccsu_vv_i64m2_mu
#define vwmaccsu_vx_i64m2_tamu __riscv_vwmaccsu_vx_i64m2_mu
#define vwmaccsu_vv_i64m4_tamu __riscv_vwmaccsu_vv_i64m4_mu
#define vwmaccsu_vx_i64m4_tamu __riscv_vwmaccsu_vx_i64m4_mu
#define vwmaccsu_vv_i64m8_tamu __riscv_vwmaccsu_vv_i64m8_mu
#define vwmaccsu_vx_i64m8_tamu __riscv_vwmaccsu_vx_i64m8_mu
#define vwmaccus_vx_i16mf4_tamu __riscv_vwmaccus_vx_i16mf4_mu
#define vwmaccus_vx_i16mf2_tamu __riscv_vwmaccus_vx_i16mf2_mu
#define vwmaccus_vx_i16m1_tamu __riscv_vwmaccus_vx_i16m1_mu
#define vwmaccus_vx_i16m2_tamu __riscv_vwmaccus_vx_i16m2_mu
#define vwmaccus_vx_i16m4_tamu __riscv_vwmaccus_vx_i16m4_mu
#define vwmaccus_vx_i16m8_tamu __riscv_vwmaccus_vx_i16m8_mu
#define vwmaccus_vx_i32mf2_tamu __riscv_vwmaccus_vx_i32mf2_mu
#define vwmaccus_vx_i32m1_tamu __riscv_vwmaccus_vx_i32m1_mu
#define vwmaccus_vx_i32m2_tamu __riscv_vwmaccus_vx_i32m2_mu
#define vwmaccus_vx_i32m4_tamu __riscv_vwmaccus_vx_i32m4_mu
#define vwmaccus_vx_i32m8_tamu __riscv_vwmaccus_vx_i32m8_mu
#define vwmaccus_vx_i64m1_tamu __riscv_vwmaccus_vx_i64m1_mu
#define vwmaccus_vx_i64m2_tamu __riscv_vwmaccus_vx_i64m2_mu
#define vwmaccus_vx_i64m4_tamu __riscv_vwmaccus_vx_i64m4_mu
#define vwmaccus_vx_i64m8_tamu __riscv_vwmaccus_vx_i64m8_mu
#define vwmaccu_vv_u16mf4_tamu __riscv_vwmaccu_vv_u16mf4_mu
#define vwmaccu_vx_u16mf4_tamu __riscv_vwmaccu_vx_u16mf4_mu
#define vwmaccu_vv_u16mf2_tamu __riscv_vwmaccu_vv_u16mf2_mu
#define vwmaccu_vx_u16mf2_tamu __riscv_vwmaccu_vx_u16mf2_mu
#define vwmaccu_vv_u16m1_tamu __riscv_vwmaccu_vv_u16m1_mu
#define vwmaccu_vx_u16m1_tamu __riscv_vwmaccu_vx_u16m1_mu
#define vwmaccu_vv_u16m2_tamu __riscv_vwmaccu_vv_u16m2_mu
#define vwmaccu_vx_u16m2_tamu __riscv_vwmaccu_vx_u16m2_mu
#define vwmaccu_vv_u16m4_tamu __riscv_vwmaccu_vv_u16m4_mu
#define vwmaccu_vx_u16m4_tamu __riscv_vwmaccu_vx_u16m4_mu
#define vwmaccu_vv_u16m8_tamu __riscv_vwmaccu_vv_u16m8_mu
#define vwmaccu_vx_u16m8_tamu __riscv_vwmaccu_vx_u16m8_mu
#define vwmaccu_vv_u32mf2_tamu __riscv_vwmaccu_vv_u32mf2_mu
#define vwmaccu_vx_u32mf2_tamu __riscv_vwmaccu_vx_u32mf2_mu
#define vwmaccu_vv_u32m1_tamu __riscv_vwmaccu_vv_u32m1_mu
#define vwmaccu_vx_u32m1_tamu __riscv_vwmaccu_vx_u32m1_mu
#define vwmaccu_vv_u32m2_tamu __riscv_vwmaccu_vv_u32m2_mu
#define vwmaccu_vx_u32m2_tamu __riscv_vwmaccu_vx_u32m2_mu
#define vwmaccu_vv_u32m4_tamu __riscv_vwmaccu_vv_u32m4_mu
#define vwmaccu_vx_u32m4_tamu __riscv_vwmaccu_vx_u32m4_mu
#define vwmaccu_vv_u32m8_tamu __riscv_vwmaccu_vv_u32m8_mu
#define vwmaccu_vx_u32m8_tamu __riscv_vwmaccu_vx_u32m8_mu
#define vwmaccu_vv_u64m1_tamu __riscv_vwmaccu_vv_u64m1_mu
#define vwmaccu_vx_u64m1_tamu __riscv_vwmaccu_vx_u64m1_mu
#define vwmaccu_vv_u64m2_tamu __riscv_vwmaccu_vv_u64m2_mu
#define vwmaccu_vx_u64m2_tamu __riscv_vwmaccu_vx_u64m2_mu
#define vwmaccu_vv_u64m4_tamu __riscv_vwmaccu_vv_u64m4_mu
#define vwmaccu_vx_u64m4_tamu __riscv_vwmaccu_vx_u64m4_mu
#define vwmaccu_vv_u64m8_tamu __riscv_vwmaccu_vv_u64m8_mu
#define vwmaccu_vx_u64m8_tamu __riscv_vwmaccu_vx_u64m8_mu
#define vmerge_vvm_i8mf8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8mf8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8mf8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8mf8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i8m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i8m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i8m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i16mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i16mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i16mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i16mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i16mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i16mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i16mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i16mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i16m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i16m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i16m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i16m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i16m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i16m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i16m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i16m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i16m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i16m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i16m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i16m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i16m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i16m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i16m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i16m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i32mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i32mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i32mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i32mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i32m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i32m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i32m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i32m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i32m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i32m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i32m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i32m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i32m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i32m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i32m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i32m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i32m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i32m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i32m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i32m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i64m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i64m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i64m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i64m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i64m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i64m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i64m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i64m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i64m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i64m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i64m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i64m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i64m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_i64m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_i64m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_i64m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8mf8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8mf8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8mf8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8mf8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u8m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u8m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u8m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u8m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u16mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u16mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u16mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u16mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u16mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u16mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u16mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u16mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u16m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u16m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u16m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u16m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u16m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u16m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u16m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u16m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u16m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u16m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u16m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u16m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u16m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u16m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u16m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u16m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u32mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u32mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u32mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u32mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u32m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u32m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u32m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u32m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u32m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u32m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u32m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u32m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u32m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u32m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u32m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u32m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u32m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u32m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u32m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u32m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u64m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u64m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u64m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u64m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u64m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u64m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u64m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u64m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u64m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u64m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u64m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u64m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_u64m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_u64m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vxm_u64m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vxm_u64m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_i8mf8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8mf8(op1, op2, mask, vl)
#define vmerge_vxm_i8mf8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8mf8(op1, op2, mask, vl)
#define vmerge_vvm_i8mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8mf4(op1, op2, mask, vl)
#define vmerge_vxm_i8mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8mf4(op1, op2, mask, vl)
#define vmerge_vvm_i8mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8mf2(op1, op2, mask, vl)
#define vmerge_vxm_i8mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8mf2(op1, op2, mask, vl)
#define vmerge_vvm_i8m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8m1(op1, op2, mask, vl)
#define vmerge_vxm_i8m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8m1(op1, op2, mask, vl)
#define vmerge_vvm_i8m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8m2(op1, op2, mask, vl)
#define vmerge_vxm_i8m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8m2(op1, op2, mask, vl)
#define vmerge_vvm_i8m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8m4(op1, op2, mask, vl)
#define vmerge_vxm_i8m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8m4(op1, op2, mask, vl)
#define vmerge_vvm_i8m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i8m8(op1, op2, mask, vl)
#define vmerge_vxm_i8m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i8m8(op1, op2, mask, vl)
#define vmerge_vvm_i16mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i16mf4(op1, op2, mask, vl)
#define vmerge_vxm_i16mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i16mf4(op1, op2, mask, vl)
#define vmerge_vvm_i16mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i16mf2(op1, op2, mask, vl)
#define vmerge_vxm_i16mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i16mf2(op1, op2, mask, vl)
#define vmerge_vvm_i16m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i16m1(op1, op2, mask, vl)
#define vmerge_vxm_i16m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i16m1(op1, op2, mask, vl)
#define vmerge_vvm_i16m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i16m2(op1, op2, mask, vl)
#define vmerge_vxm_i16m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i16m2(op1, op2, mask, vl)
#define vmerge_vvm_i16m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i16m4(op1, op2, mask, vl)
#define vmerge_vxm_i16m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i16m4(op1, op2, mask, vl)
#define vmerge_vvm_i16m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i16m8(op1, op2, mask, vl)
#define vmerge_vxm_i16m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i16m8(op1, op2, mask, vl)
#define vmerge_vvm_i32mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i32mf2(op1, op2, mask, vl)
#define vmerge_vxm_i32mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i32mf2(op1, op2, mask, vl)
#define vmerge_vvm_i32m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i32m1(op1, op2, mask, vl)
#define vmerge_vxm_i32m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i32m1(op1, op2, mask, vl)
#define vmerge_vvm_i32m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i32m2(op1, op2, mask, vl)
#define vmerge_vxm_i32m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i32m2(op1, op2, mask, vl)
#define vmerge_vvm_i32m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i32m4(op1, op2, mask, vl)
#define vmerge_vxm_i32m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i32m4(op1, op2, mask, vl)
#define vmerge_vvm_i32m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i32m8(op1, op2, mask, vl)
#define vmerge_vxm_i32m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i32m8(op1, op2, mask, vl)
#define vmerge_vvm_i64m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i64m1(op1, op2, mask, vl)
#define vmerge_vxm_i64m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i64m1(op1, op2, mask, vl)
#define vmerge_vvm_i64m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i64m2(op1, op2, mask, vl)
#define vmerge_vxm_i64m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i64m2(op1, op2, mask, vl)
#define vmerge_vvm_i64m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i64m4(op1, op2, mask, vl)
#define vmerge_vxm_i64m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i64m4(op1, op2, mask, vl)
#define vmerge_vvm_i64m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_i64m8(op1, op2, mask, vl)
#define vmerge_vxm_i64m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_i64m8(op1, op2, mask, vl)
#define vmerge_vvm_u8mf8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8mf8(op1, op2, mask, vl)
#define vmerge_vxm_u8mf8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8mf8(op1, op2, mask, vl)
#define vmerge_vvm_u8mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8mf4(op1, op2, mask, vl)
#define vmerge_vxm_u8mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8mf4(op1, op2, mask, vl)
#define vmerge_vvm_u8mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8mf2(op1, op2, mask, vl)
#define vmerge_vxm_u8mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8mf2(op1, op2, mask, vl)
#define vmerge_vvm_u8m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8m1(op1, op2, mask, vl)
#define vmerge_vxm_u8m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8m1(op1, op2, mask, vl)
#define vmerge_vvm_u8m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8m2(op1, op2, mask, vl)
#define vmerge_vxm_u8m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8m2(op1, op2, mask, vl)
#define vmerge_vvm_u8m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8m4(op1, op2, mask, vl)
#define vmerge_vxm_u8m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8m4(op1, op2, mask, vl)
#define vmerge_vvm_u8m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u8m8(op1, op2, mask, vl)
#define vmerge_vxm_u8m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u8m8(op1, op2, mask, vl)
#define vmerge_vvm_u16mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u16mf4(op1, op2, mask, vl)
#define vmerge_vxm_u16mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u16mf4(op1, op2, mask, vl)
#define vmerge_vvm_u16mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u16mf2(op1, op2, mask, vl)
#define vmerge_vxm_u16mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u16mf2(op1, op2, mask, vl)
#define vmerge_vvm_u16m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u16m1(op1, op2, mask, vl)
#define vmerge_vxm_u16m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u16m1(op1, op2, mask, vl)
#define vmerge_vvm_u16m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u16m2(op1, op2, mask, vl)
#define vmerge_vxm_u16m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u16m2(op1, op2, mask, vl)
#define vmerge_vvm_u16m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u16m4(op1, op2, mask, vl)
#define vmerge_vxm_u16m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u16m4(op1, op2, mask, vl)
#define vmerge_vvm_u16m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u16m8(op1, op2, mask, vl)
#define vmerge_vxm_u16m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u16m8(op1, op2, mask, vl)
#define vmerge_vvm_u32mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u32mf2(op1, op2, mask, vl)
#define vmerge_vxm_u32mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u32mf2(op1, op2, mask, vl)
#define vmerge_vvm_u32m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u32m1(op1, op2, mask, vl)
#define vmerge_vxm_u32m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u32m1(op1, op2, mask, vl)
#define vmerge_vvm_u32m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u32m2(op1, op2, mask, vl)
#define vmerge_vxm_u32m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u32m2(op1, op2, mask, vl)
#define vmerge_vvm_u32m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u32m4(op1, op2, mask, vl)
#define vmerge_vxm_u32m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u32m4(op1, op2, mask, vl)
#define vmerge_vvm_u32m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u32m8(op1, op2, mask, vl)
#define vmerge_vxm_u32m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u32m8(op1, op2, mask, vl)
#define vmerge_vvm_u64m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u64m1(op1, op2, mask, vl)
#define vmerge_vxm_u64m1_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u64m1(op1, op2, mask, vl)
#define vmerge_vvm_u64m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u64m2(op1, op2, mask, vl)
#define vmerge_vxm_u64m2_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u64m2(op1, op2, mask, vl)
#define vmerge_vvm_u64m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u64m4(op1, op2, mask, vl)
#define vmerge_vxm_u64m4_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u64m4(op1, op2, mask, vl)
#define vmerge_vvm_u64m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_u64m8(op1, op2, mask, vl)
#define vmerge_vxm_u64m8_ta(mask, op1, op2, vl) __riscv_vmerge_vxm_u64m8(op1, op2, mask, vl)
#define vmv_v_v_i8mf8_tu __riscv_vmv_v_v_i8mf8_tu
#define vmv_v_x_i8mf8_tu __riscv_vmv_v_x_i8mf8_tu
#define vmv_v_v_i8mf4_tu __riscv_vmv_v_v_i8mf4_tu
#define vmv_v_x_i8mf4_tu __riscv_vmv_v_x_i8mf4_tu
#define vmv_v_v_i8mf2_tu __riscv_vmv_v_v_i8mf2_tu
#define vmv_v_x_i8mf2_tu __riscv_vmv_v_x_i8mf2_tu
#define vmv_v_v_i8m1_tu __riscv_vmv_v_v_i8m1_tu
#define vmv_v_x_i8m1_tu __riscv_vmv_v_x_i8m1_tu
#define vmv_v_v_i8m2_tu __riscv_vmv_v_v_i8m2_tu
#define vmv_v_x_i8m2_tu __riscv_vmv_v_x_i8m2_tu
#define vmv_v_v_i8m4_tu __riscv_vmv_v_v_i8m4_tu
#define vmv_v_x_i8m4_tu __riscv_vmv_v_x_i8m4_tu
#define vmv_v_v_i8m8_tu __riscv_vmv_v_v_i8m8_tu
#define vmv_v_x_i8m8_tu __riscv_vmv_v_x_i8m8_tu
#define vmv_v_v_i16mf4_tu __riscv_vmv_v_v_i16mf4_tu
#define vmv_v_x_i16mf4_tu __riscv_vmv_v_x_i16mf4_tu
#define vmv_v_v_i16mf2_tu __riscv_vmv_v_v_i16mf2_tu
#define vmv_v_x_i16mf2_tu __riscv_vmv_v_x_i16mf2_tu
#define vmv_v_v_i16m1_tu __riscv_vmv_v_v_i16m1_tu
#define vmv_v_x_i16m1_tu __riscv_vmv_v_x_i16m1_tu
#define vmv_v_v_i16m2_tu __riscv_vmv_v_v_i16m2_tu
#define vmv_v_x_i16m2_tu __riscv_vmv_v_x_i16m2_tu
#define vmv_v_v_i16m4_tu __riscv_vmv_v_v_i16m4_tu
#define vmv_v_x_i16m4_tu __riscv_vmv_v_x_i16m4_tu
#define vmv_v_v_i16m8_tu __riscv_vmv_v_v_i16m8_tu
#define vmv_v_x_i16m8_tu __riscv_vmv_v_x_i16m8_tu
#define vmv_v_v_i32mf2_tu __riscv_vmv_v_v_i32mf2_tu
#define vmv_v_x_i32mf2_tu __riscv_vmv_v_x_i32mf2_tu
#define vmv_v_v_i32m1_tu __riscv_vmv_v_v_i32m1_tu
#define vmv_v_x_i32m1_tu __riscv_vmv_v_x_i32m1_tu
#define vmv_v_v_i32m2_tu __riscv_vmv_v_v_i32m2_tu
#define vmv_v_x_i32m2_tu __riscv_vmv_v_x_i32m2_tu
#define vmv_v_v_i32m4_tu __riscv_vmv_v_v_i32m4_tu
#define vmv_v_x_i32m4_tu __riscv_vmv_v_x_i32m4_tu
#define vmv_v_v_i32m8_tu __riscv_vmv_v_v_i32m8_tu
#define vmv_v_x_i32m8_tu __riscv_vmv_v_x_i32m8_tu
#define vmv_v_v_i64m1_tu __riscv_vmv_v_v_i64m1_tu
#define vmv_v_x_i64m1_tu __riscv_vmv_v_x_i64m1_tu
#define vmv_v_v_i64m2_tu __riscv_vmv_v_v_i64m2_tu
#define vmv_v_x_i64m2_tu __riscv_vmv_v_x_i64m2_tu
#define vmv_v_v_i64m4_tu __riscv_vmv_v_v_i64m4_tu
#define vmv_v_x_i64m4_tu __riscv_vmv_v_x_i64m4_tu
#define vmv_v_v_i64m8_tu __riscv_vmv_v_v_i64m8_tu
#define vmv_v_x_i64m8_tu __riscv_vmv_v_x_i64m8_tu
#define vmv_v_v_u8mf8_tu __riscv_vmv_v_v_u8mf8_tu
#define vmv_v_x_u8mf8_tu __riscv_vmv_v_x_u8mf8_tu
#define vmv_v_v_u8mf4_tu __riscv_vmv_v_v_u8mf4_tu
#define vmv_v_x_u8mf4_tu __riscv_vmv_v_x_u8mf4_tu
#define vmv_v_v_u8mf2_tu __riscv_vmv_v_v_u8mf2_tu
#define vmv_v_x_u8mf2_tu __riscv_vmv_v_x_u8mf2_tu
#define vmv_v_v_u8m1_tu __riscv_vmv_v_v_u8m1_tu
#define vmv_v_x_u8m1_tu __riscv_vmv_v_x_u8m1_tu
#define vmv_v_v_u8m2_tu __riscv_vmv_v_v_u8m2_tu
#define vmv_v_x_u8m2_tu __riscv_vmv_v_x_u8m2_tu
#define vmv_v_v_u8m4_tu __riscv_vmv_v_v_u8m4_tu
#define vmv_v_x_u8m4_tu __riscv_vmv_v_x_u8m4_tu
#define vmv_v_v_u8m8_tu __riscv_vmv_v_v_u8m8_tu
#define vmv_v_x_u8m8_tu __riscv_vmv_v_x_u8m8_tu
#define vmv_v_v_u16mf4_tu __riscv_vmv_v_v_u16mf4_tu
#define vmv_v_x_u16mf4_tu __riscv_vmv_v_x_u16mf4_tu
#define vmv_v_v_u16mf2_tu __riscv_vmv_v_v_u16mf2_tu
#define vmv_v_x_u16mf2_tu __riscv_vmv_v_x_u16mf2_tu
#define vmv_v_v_u16m1_tu __riscv_vmv_v_v_u16m1_tu
#define vmv_v_x_u16m1_tu __riscv_vmv_v_x_u16m1_tu
#define vmv_v_v_u16m2_tu __riscv_vmv_v_v_u16m2_tu
#define vmv_v_x_u16m2_tu __riscv_vmv_v_x_u16m2_tu
#define vmv_v_v_u16m4_tu __riscv_vmv_v_v_u16m4_tu
#define vmv_v_x_u16m4_tu __riscv_vmv_v_x_u16m4_tu
#define vmv_v_v_u16m8_tu __riscv_vmv_v_v_u16m8_tu
#define vmv_v_x_u16m8_tu __riscv_vmv_v_x_u16m8_tu
#define vmv_v_v_u32mf2_tu __riscv_vmv_v_v_u32mf2_tu
#define vmv_v_x_u32mf2_tu __riscv_vmv_v_x_u32mf2_tu
#define vmv_v_v_u32m1_tu __riscv_vmv_v_v_u32m1_tu
#define vmv_v_x_u32m1_tu __riscv_vmv_v_x_u32m1_tu
#define vmv_v_v_u32m2_tu __riscv_vmv_v_v_u32m2_tu
#define vmv_v_x_u32m2_tu __riscv_vmv_v_x_u32m2_tu
#define vmv_v_v_u32m4_tu __riscv_vmv_v_v_u32m4_tu
#define vmv_v_x_u32m4_tu __riscv_vmv_v_x_u32m4_tu
#define vmv_v_v_u32m8_tu __riscv_vmv_v_v_u32m8_tu
#define vmv_v_x_u32m8_tu __riscv_vmv_v_x_u32m8_tu
#define vmv_v_v_u64m1_tu __riscv_vmv_v_v_u64m1_tu
#define vmv_v_x_u64m1_tu __riscv_vmv_v_x_u64m1_tu
#define vmv_v_v_u64m2_tu __riscv_vmv_v_v_u64m2_tu
#define vmv_v_x_u64m2_tu __riscv_vmv_v_x_u64m2_tu
#define vmv_v_v_u64m4_tu __riscv_vmv_v_v_u64m4_tu
#define vmv_v_x_u64m4_tu __riscv_vmv_v_x_u64m4_tu
#define vmv_v_v_u64m8_tu __riscv_vmv_v_v_u64m8_tu
#define vmv_v_x_u64m8_tu __riscv_vmv_v_x_u64m8_tu
#define vmv_v_v_i8mf8_ta __riscv_vmv_v_v_i8mf8
#define vmv_v_x_i8mf8_ta __riscv_vmv_v_x_i8mf8
#define vmv_v_v_i8mf4_ta __riscv_vmv_v_v_i8mf4
#define vmv_v_x_i8mf4_ta __riscv_vmv_v_x_i8mf4
#define vmv_v_v_i8mf2_ta __riscv_vmv_v_v_i8mf2
#define vmv_v_x_i8mf2_ta __riscv_vmv_v_x_i8mf2
#define vmv_v_v_i8m1_ta __riscv_vmv_v_v_i8m1
#define vmv_v_x_i8m1_ta __riscv_vmv_v_x_i8m1
#define vmv_v_v_i8m2_ta __riscv_vmv_v_v_i8m2
#define vmv_v_x_i8m2_ta __riscv_vmv_v_x_i8m2
#define vmv_v_v_i8m4_ta __riscv_vmv_v_v_i8m4
#define vmv_v_x_i8m4_ta __riscv_vmv_v_x_i8m4
#define vmv_v_v_i8m8_ta __riscv_vmv_v_v_i8m8
#define vmv_v_x_i8m8_ta __riscv_vmv_v_x_i8m8
#define vmv_v_v_i16mf4_ta __riscv_vmv_v_v_i16mf4
#define vmv_v_x_i16mf4_ta __riscv_vmv_v_x_i16mf4
#define vmv_v_v_i16mf2_ta __riscv_vmv_v_v_i16mf2
#define vmv_v_x_i16mf2_ta __riscv_vmv_v_x_i16mf2
#define vmv_v_v_i16m1_ta __riscv_vmv_v_v_i16m1
#define vmv_v_x_i16m1_ta __riscv_vmv_v_x_i16m1
#define vmv_v_v_i16m2_ta __riscv_vmv_v_v_i16m2
#define vmv_v_x_i16m2_ta __riscv_vmv_v_x_i16m2
#define vmv_v_v_i16m4_ta __riscv_vmv_v_v_i16m4
#define vmv_v_x_i16m4_ta __riscv_vmv_v_x_i16m4
#define vmv_v_v_i16m8_ta __riscv_vmv_v_v_i16m8
#define vmv_v_x_i16m8_ta __riscv_vmv_v_x_i16m8
#define vmv_v_v_i32mf2_ta __riscv_vmv_v_v_i32mf2
#define vmv_v_x_i32mf2_ta __riscv_vmv_v_x_i32mf2
#define vmv_v_v_i32m1_ta __riscv_vmv_v_v_i32m1
#define vmv_v_x_i32m1_ta __riscv_vmv_v_x_i32m1
#define vmv_v_v_i32m2_ta __riscv_vmv_v_v_i32m2
#define vmv_v_x_i32m2_ta __riscv_vmv_v_x_i32m2
#define vmv_v_v_i32m4_ta __riscv_vmv_v_v_i32m4
#define vmv_v_x_i32m4_ta __riscv_vmv_v_x_i32m4
#define vmv_v_v_i32m8_ta __riscv_vmv_v_v_i32m8
#define vmv_v_x_i32m8_ta __riscv_vmv_v_x_i32m8
#define vmv_v_v_i64m1_ta __riscv_vmv_v_v_i64m1
#define vmv_v_x_i64m1_ta __riscv_vmv_v_x_i64m1
#define vmv_v_v_i64m2_ta __riscv_vmv_v_v_i64m2
#define vmv_v_x_i64m2_ta __riscv_vmv_v_x_i64m2
#define vmv_v_v_i64m4_ta __riscv_vmv_v_v_i64m4
#define vmv_v_x_i64m4_ta __riscv_vmv_v_x_i64m4
#define vmv_v_v_i64m8_ta __riscv_vmv_v_v_i64m8
#define vmv_v_x_i64m8_ta __riscv_vmv_v_x_i64m8
#define vmv_v_v_u8mf8_ta __riscv_vmv_v_v_u8mf8
#define vmv_v_x_u8mf8_ta __riscv_vmv_v_x_u8mf8
#define vmv_v_v_u8mf4_ta __riscv_vmv_v_v_u8mf4
#define vmv_v_x_u8mf4_ta __riscv_vmv_v_x_u8mf4
#define vmv_v_v_u8mf2_ta __riscv_vmv_v_v_u8mf2
#define vmv_v_x_u8mf2_ta __riscv_vmv_v_x_u8mf2
#define vmv_v_v_u8m1_ta __riscv_vmv_v_v_u8m1
#define vmv_v_x_u8m1_ta __riscv_vmv_v_x_u8m1
#define vmv_v_v_u8m2_ta __riscv_vmv_v_v_u8m2
#define vmv_v_x_u8m2_ta __riscv_vmv_v_x_u8m2
#define vmv_v_v_u8m4_ta __riscv_vmv_v_v_u8m4
#define vmv_v_x_u8m4_ta __riscv_vmv_v_x_u8m4
#define vmv_v_v_u8m8_ta __riscv_vmv_v_v_u8m8
#define vmv_v_x_u8m8_ta __riscv_vmv_v_x_u8m8
#define vmv_v_v_u16mf4_ta __riscv_vmv_v_v_u16mf4
#define vmv_v_x_u16mf4_ta __riscv_vmv_v_x_u16mf4
#define vmv_v_v_u16mf2_ta __riscv_vmv_v_v_u16mf2
#define vmv_v_x_u16mf2_ta __riscv_vmv_v_x_u16mf2
#define vmv_v_v_u16m1_ta __riscv_vmv_v_v_u16m1
#define vmv_v_x_u16m1_ta __riscv_vmv_v_x_u16m1
#define vmv_v_v_u16m2_ta __riscv_vmv_v_v_u16m2
#define vmv_v_x_u16m2_ta __riscv_vmv_v_x_u16m2
#define vmv_v_v_u16m4_ta __riscv_vmv_v_v_u16m4
#define vmv_v_x_u16m4_ta __riscv_vmv_v_x_u16m4
#define vmv_v_v_u16m8_ta __riscv_vmv_v_v_u16m8
#define vmv_v_x_u16m8_ta __riscv_vmv_v_x_u16m8
#define vmv_v_v_u32mf2_ta __riscv_vmv_v_v_u32mf2
#define vmv_v_x_u32mf2_ta __riscv_vmv_v_x_u32mf2
#define vmv_v_v_u32m1_ta __riscv_vmv_v_v_u32m1
#define vmv_v_x_u32m1_ta __riscv_vmv_v_x_u32m1
#define vmv_v_v_u32m2_ta __riscv_vmv_v_v_u32m2
#define vmv_v_x_u32m2_ta __riscv_vmv_v_x_u32m2
#define vmv_v_v_u32m4_ta __riscv_vmv_v_v_u32m4
#define vmv_v_x_u32m4_ta __riscv_vmv_v_x_u32m4
#define vmv_v_v_u32m8_ta __riscv_vmv_v_v_u32m8
#define vmv_v_x_u32m8_ta __riscv_vmv_v_x_u32m8
#define vmv_v_v_u64m1_ta __riscv_vmv_v_v_u64m1
#define vmv_v_x_u64m1_ta __riscv_vmv_v_x_u64m1
#define vmv_v_v_u64m2_ta __riscv_vmv_v_v_u64m2
#define vmv_v_x_u64m2_ta __riscv_vmv_v_x_u64m2
#define vmv_v_v_u64m4_ta __riscv_vmv_v_v_u64m4
#define vmv_v_x_u64m4_ta __riscv_vmv_v_x_u64m4
#define vmv_v_v_u64m8_ta __riscv_vmv_v_v_u64m8
#define vmv_v_x_u64m8_ta __riscv_vmv_v_x_u64m8
#define vsadd_vv_i8mf8_tu __riscv_vsadd_vv_i8mf8_tu
#define vsadd_vx_i8mf8_tu __riscv_vsadd_vx_i8mf8_tu
#define vsadd_vv_i8mf4_tu __riscv_vsadd_vv_i8mf4_tu
#define vsadd_vx_i8mf4_tu __riscv_vsadd_vx_i8mf4_tu
#define vsadd_vv_i8mf2_tu __riscv_vsadd_vv_i8mf2_tu
#define vsadd_vx_i8mf2_tu __riscv_vsadd_vx_i8mf2_tu
#define vsadd_vv_i8m1_tu __riscv_vsadd_vv_i8m1_tu
#define vsadd_vx_i8m1_tu __riscv_vsadd_vx_i8m1_tu
#define vsadd_vv_i8m2_tu __riscv_vsadd_vv_i8m2_tu
#define vsadd_vx_i8m2_tu __riscv_vsadd_vx_i8m2_tu
#define vsadd_vv_i8m4_tu __riscv_vsadd_vv_i8m4_tu
#define vsadd_vx_i8m4_tu __riscv_vsadd_vx_i8m4_tu
#define vsadd_vv_i8m8_tu __riscv_vsadd_vv_i8m8_tu
#define vsadd_vx_i8m8_tu __riscv_vsadd_vx_i8m8_tu
#define vsadd_vv_i16mf4_tu __riscv_vsadd_vv_i16mf4_tu
#define vsadd_vx_i16mf4_tu __riscv_vsadd_vx_i16mf4_tu
#define vsadd_vv_i16mf2_tu __riscv_vsadd_vv_i16mf2_tu
#define vsadd_vx_i16mf2_tu __riscv_vsadd_vx_i16mf2_tu
#define vsadd_vv_i16m1_tu __riscv_vsadd_vv_i16m1_tu
#define vsadd_vx_i16m1_tu __riscv_vsadd_vx_i16m1_tu
#define vsadd_vv_i16m2_tu __riscv_vsadd_vv_i16m2_tu
#define vsadd_vx_i16m2_tu __riscv_vsadd_vx_i16m2_tu
#define vsadd_vv_i16m4_tu __riscv_vsadd_vv_i16m4_tu
#define vsadd_vx_i16m4_tu __riscv_vsadd_vx_i16m4_tu
#define vsadd_vv_i16m8_tu __riscv_vsadd_vv_i16m8_tu
#define vsadd_vx_i16m8_tu __riscv_vsadd_vx_i16m8_tu
#define vsadd_vv_i32mf2_tu __riscv_vsadd_vv_i32mf2_tu
#define vsadd_vx_i32mf2_tu __riscv_vsadd_vx_i32mf2_tu
#define vsadd_vv_i32m1_tu __riscv_vsadd_vv_i32m1_tu
#define vsadd_vx_i32m1_tu __riscv_vsadd_vx_i32m1_tu
#define vsadd_vv_i32m2_tu __riscv_vsadd_vv_i32m2_tu
#define vsadd_vx_i32m2_tu __riscv_vsadd_vx_i32m2_tu
#define vsadd_vv_i32m4_tu __riscv_vsadd_vv_i32m4_tu
#define vsadd_vx_i32m4_tu __riscv_vsadd_vx_i32m4_tu
#define vsadd_vv_i32m8_tu __riscv_vsadd_vv_i32m8_tu
#define vsadd_vx_i32m8_tu __riscv_vsadd_vx_i32m8_tu
#define vsadd_vv_i64m1_tu __riscv_vsadd_vv_i64m1_tu
#define vsadd_vx_i64m1_tu __riscv_vsadd_vx_i64m1_tu
#define vsadd_vv_i64m2_tu __riscv_vsadd_vv_i64m2_tu
#define vsadd_vx_i64m2_tu __riscv_vsadd_vx_i64m2_tu
#define vsadd_vv_i64m4_tu __riscv_vsadd_vv_i64m4_tu
#define vsadd_vx_i64m4_tu __riscv_vsadd_vx_i64m4_tu
#define vsadd_vv_i64m8_tu __riscv_vsadd_vv_i64m8_tu
#define vsadd_vx_i64m8_tu __riscv_vsadd_vx_i64m8_tu
#define vssub_vv_i8mf8_tu __riscv_vssub_vv_i8mf8_tu
#define vssub_vx_i8mf8_tu __riscv_vssub_vx_i8mf8_tu
#define vssub_vv_i8mf4_tu __riscv_vssub_vv_i8mf4_tu
#define vssub_vx_i8mf4_tu __riscv_vssub_vx_i8mf4_tu
#define vssub_vv_i8mf2_tu __riscv_vssub_vv_i8mf2_tu
#define vssub_vx_i8mf2_tu __riscv_vssub_vx_i8mf2_tu
#define vssub_vv_i8m1_tu __riscv_vssub_vv_i8m1_tu
#define vssub_vx_i8m1_tu __riscv_vssub_vx_i8m1_tu
#define vssub_vv_i8m2_tu __riscv_vssub_vv_i8m2_tu
#define vssub_vx_i8m2_tu __riscv_vssub_vx_i8m2_tu
#define vssub_vv_i8m4_tu __riscv_vssub_vv_i8m4_tu
#define vssub_vx_i8m4_tu __riscv_vssub_vx_i8m4_tu
#define vssub_vv_i8m8_tu __riscv_vssub_vv_i8m8_tu
#define vssub_vx_i8m8_tu __riscv_vssub_vx_i8m8_tu
#define vssub_vv_i16mf4_tu __riscv_vssub_vv_i16mf4_tu
#define vssub_vx_i16mf4_tu __riscv_vssub_vx_i16mf4_tu
#define vssub_vv_i16mf2_tu __riscv_vssub_vv_i16mf2_tu
#define vssub_vx_i16mf2_tu __riscv_vssub_vx_i16mf2_tu
#define vssub_vv_i16m1_tu __riscv_vssub_vv_i16m1_tu
#define vssub_vx_i16m1_tu __riscv_vssub_vx_i16m1_tu
#define vssub_vv_i16m2_tu __riscv_vssub_vv_i16m2_tu
#define vssub_vx_i16m2_tu __riscv_vssub_vx_i16m2_tu
#define vssub_vv_i16m4_tu __riscv_vssub_vv_i16m4_tu
#define vssub_vx_i16m4_tu __riscv_vssub_vx_i16m4_tu
#define vssub_vv_i16m8_tu __riscv_vssub_vv_i16m8_tu
#define vssub_vx_i16m8_tu __riscv_vssub_vx_i16m8_tu
#define vssub_vv_i32mf2_tu __riscv_vssub_vv_i32mf2_tu
#define vssub_vx_i32mf2_tu __riscv_vssub_vx_i32mf2_tu
#define vssub_vv_i32m1_tu __riscv_vssub_vv_i32m1_tu
#define vssub_vx_i32m1_tu __riscv_vssub_vx_i32m1_tu
#define vssub_vv_i32m2_tu __riscv_vssub_vv_i32m2_tu
#define vssub_vx_i32m2_tu __riscv_vssub_vx_i32m2_tu
#define vssub_vv_i32m4_tu __riscv_vssub_vv_i32m4_tu
#define vssub_vx_i32m4_tu __riscv_vssub_vx_i32m4_tu
#define vssub_vv_i32m8_tu __riscv_vssub_vv_i32m8_tu
#define vssub_vx_i32m8_tu __riscv_vssub_vx_i32m8_tu
#define vssub_vv_i64m1_tu __riscv_vssub_vv_i64m1_tu
#define vssub_vx_i64m1_tu __riscv_vssub_vx_i64m1_tu
#define vssub_vv_i64m2_tu __riscv_vssub_vv_i64m2_tu
#define vssub_vx_i64m2_tu __riscv_vssub_vx_i64m2_tu
#define vssub_vv_i64m4_tu __riscv_vssub_vv_i64m4_tu
#define vssub_vx_i64m4_tu __riscv_vssub_vx_i64m4_tu
#define vssub_vv_i64m8_tu __riscv_vssub_vv_i64m8_tu
#define vssub_vx_i64m8_tu __riscv_vssub_vx_i64m8_tu
#define vsaddu_vv_u8mf8_tu __riscv_vsaddu_vv_u8mf8_tu
#define vsaddu_vx_u8mf8_tu __riscv_vsaddu_vx_u8mf8_tu
#define vsaddu_vv_u8mf4_tu __riscv_vsaddu_vv_u8mf4_tu
#define vsaddu_vx_u8mf4_tu __riscv_vsaddu_vx_u8mf4_tu
#define vsaddu_vv_u8mf2_tu __riscv_vsaddu_vv_u8mf2_tu
#define vsaddu_vx_u8mf2_tu __riscv_vsaddu_vx_u8mf2_tu
#define vsaddu_vv_u8m1_tu __riscv_vsaddu_vv_u8m1_tu
#define vsaddu_vx_u8m1_tu __riscv_vsaddu_vx_u8m1_tu
#define vsaddu_vv_u8m2_tu __riscv_vsaddu_vv_u8m2_tu
#define vsaddu_vx_u8m2_tu __riscv_vsaddu_vx_u8m2_tu
#define vsaddu_vv_u8m4_tu __riscv_vsaddu_vv_u8m4_tu
#define vsaddu_vx_u8m4_tu __riscv_vsaddu_vx_u8m4_tu
#define vsaddu_vv_u8m8_tu __riscv_vsaddu_vv_u8m8_tu
#define vsaddu_vx_u8m8_tu __riscv_vsaddu_vx_u8m8_tu
#define vsaddu_vv_u16mf4_tu __riscv_vsaddu_vv_u16mf4_tu
#define vsaddu_vx_u16mf4_tu __riscv_vsaddu_vx_u16mf4_tu
#define vsaddu_vv_u16mf2_tu __riscv_vsaddu_vv_u16mf2_tu
#define vsaddu_vx_u16mf2_tu __riscv_vsaddu_vx_u16mf2_tu
#define vsaddu_vv_u16m1_tu __riscv_vsaddu_vv_u16m1_tu
#define vsaddu_vx_u16m1_tu __riscv_vsaddu_vx_u16m1_tu
#define vsaddu_vv_u16m2_tu __riscv_vsaddu_vv_u16m2_tu
#define vsaddu_vx_u16m2_tu __riscv_vsaddu_vx_u16m2_tu
#define vsaddu_vv_u16m4_tu __riscv_vsaddu_vv_u16m4_tu
#define vsaddu_vx_u16m4_tu __riscv_vsaddu_vx_u16m4_tu
#define vsaddu_vv_u16m8_tu __riscv_vsaddu_vv_u16m8_tu
#define vsaddu_vx_u16m8_tu __riscv_vsaddu_vx_u16m8_tu
#define vsaddu_vv_u32mf2_tu __riscv_vsaddu_vv_u32mf2_tu
#define vsaddu_vx_u32mf2_tu __riscv_vsaddu_vx_u32mf2_tu
#define vsaddu_vv_u32m1_tu __riscv_vsaddu_vv_u32m1_tu
#define vsaddu_vx_u32m1_tu __riscv_vsaddu_vx_u32m1_tu
#define vsaddu_vv_u32m2_tu __riscv_vsaddu_vv_u32m2_tu
#define vsaddu_vx_u32m2_tu __riscv_vsaddu_vx_u32m2_tu
#define vsaddu_vv_u32m4_tu __riscv_vsaddu_vv_u32m4_tu
#define vsaddu_vx_u32m4_tu __riscv_vsaddu_vx_u32m4_tu
#define vsaddu_vv_u32m8_tu __riscv_vsaddu_vv_u32m8_tu
#define vsaddu_vx_u32m8_tu __riscv_vsaddu_vx_u32m8_tu
#define vsaddu_vv_u64m1_tu __riscv_vsaddu_vv_u64m1_tu
#define vsaddu_vx_u64m1_tu __riscv_vsaddu_vx_u64m1_tu
#define vsaddu_vv_u64m2_tu __riscv_vsaddu_vv_u64m2_tu
#define vsaddu_vx_u64m2_tu __riscv_vsaddu_vx_u64m2_tu
#define vsaddu_vv_u64m4_tu __riscv_vsaddu_vv_u64m4_tu
#define vsaddu_vx_u64m4_tu __riscv_vsaddu_vx_u64m4_tu
#define vsaddu_vv_u64m8_tu __riscv_vsaddu_vv_u64m8_tu
#define vsaddu_vx_u64m8_tu __riscv_vsaddu_vx_u64m8_tu
#define vssubu_vv_u8mf8_tu __riscv_vssubu_vv_u8mf8_tu
#define vssubu_vx_u8mf8_tu __riscv_vssubu_vx_u8mf8_tu
#define vssubu_vv_u8mf4_tu __riscv_vssubu_vv_u8mf4_tu
#define vssubu_vx_u8mf4_tu __riscv_vssubu_vx_u8mf4_tu
#define vssubu_vv_u8mf2_tu __riscv_vssubu_vv_u8mf2_tu
#define vssubu_vx_u8mf2_tu __riscv_vssubu_vx_u8mf2_tu
#define vssubu_vv_u8m1_tu __riscv_vssubu_vv_u8m1_tu
#define vssubu_vx_u8m1_tu __riscv_vssubu_vx_u8m1_tu
#define vssubu_vv_u8m2_tu __riscv_vssubu_vv_u8m2_tu
#define vssubu_vx_u8m2_tu __riscv_vssubu_vx_u8m2_tu
#define vssubu_vv_u8m4_tu __riscv_vssubu_vv_u8m4_tu
#define vssubu_vx_u8m4_tu __riscv_vssubu_vx_u8m4_tu
#define vssubu_vv_u8m8_tu __riscv_vssubu_vv_u8m8_tu
#define vssubu_vx_u8m8_tu __riscv_vssubu_vx_u8m8_tu
#define vssubu_vv_u16mf4_tu __riscv_vssubu_vv_u16mf4_tu
#define vssubu_vx_u16mf4_tu __riscv_vssubu_vx_u16mf4_tu
#define vssubu_vv_u16mf2_tu __riscv_vssubu_vv_u16mf2_tu
#define vssubu_vx_u16mf2_tu __riscv_vssubu_vx_u16mf2_tu
#define vssubu_vv_u16m1_tu __riscv_vssubu_vv_u16m1_tu
#define vssubu_vx_u16m1_tu __riscv_vssubu_vx_u16m1_tu
#define vssubu_vv_u16m2_tu __riscv_vssubu_vv_u16m2_tu
#define vssubu_vx_u16m2_tu __riscv_vssubu_vx_u16m2_tu
#define vssubu_vv_u16m4_tu __riscv_vssubu_vv_u16m4_tu
#define vssubu_vx_u16m4_tu __riscv_vssubu_vx_u16m4_tu
#define vssubu_vv_u16m8_tu __riscv_vssubu_vv_u16m8_tu
#define vssubu_vx_u16m8_tu __riscv_vssubu_vx_u16m8_tu
#define vssubu_vv_u32mf2_tu __riscv_vssubu_vv_u32mf2_tu
#define vssubu_vx_u32mf2_tu __riscv_vssubu_vx_u32mf2_tu
#define vssubu_vv_u32m1_tu __riscv_vssubu_vv_u32m1_tu
#define vssubu_vx_u32m1_tu __riscv_vssubu_vx_u32m1_tu
#define vssubu_vv_u32m2_tu __riscv_vssubu_vv_u32m2_tu
#define vssubu_vx_u32m2_tu __riscv_vssubu_vx_u32m2_tu
#define vssubu_vv_u32m4_tu __riscv_vssubu_vv_u32m4_tu
#define vssubu_vx_u32m4_tu __riscv_vssubu_vx_u32m4_tu
#define vssubu_vv_u32m8_tu __riscv_vssubu_vv_u32m8_tu
#define vssubu_vx_u32m8_tu __riscv_vssubu_vx_u32m8_tu
#define vssubu_vv_u64m1_tu __riscv_vssubu_vv_u64m1_tu
#define vssubu_vx_u64m1_tu __riscv_vssubu_vx_u64m1_tu
#define vssubu_vv_u64m2_tu __riscv_vssubu_vv_u64m2_tu
#define vssubu_vx_u64m2_tu __riscv_vssubu_vx_u64m2_tu
#define vssubu_vv_u64m4_tu __riscv_vssubu_vv_u64m4_tu
#define vssubu_vx_u64m4_tu __riscv_vssubu_vx_u64m4_tu
#define vssubu_vv_u64m8_tu __riscv_vssubu_vv_u64m8_tu
#define vssubu_vx_u64m8_tu __riscv_vssubu_vx_u64m8_tu
#define vsadd_vv_i8mf8_ta __riscv_vsadd_vv_i8mf8
#define vsadd_vx_i8mf8_ta __riscv_vsadd_vx_i8mf8
#define vsadd_vv_i8mf4_ta __riscv_vsadd_vv_i8mf4
#define vsadd_vx_i8mf4_ta __riscv_vsadd_vx_i8mf4
#define vsadd_vv_i8mf2_ta __riscv_vsadd_vv_i8mf2
#define vsadd_vx_i8mf2_ta __riscv_vsadd_vx_i8mf2
#define vsadd_vv_i8m1_ta __riscv_vsadd_vv_i8m1
#define vsadd_vx_i8m1_ta __riscv_vsadd_vx_i8m1
#define vsadd_vv_i8m2_ta __riscv_vsadd_vv_i8m2
#define vsadd_vx_i8m2_ta __riscv_vsadd_vx_i8m2
#define vsadd_vv_i8m4_ta __riscv_vsadd_vv_i8m4
#define vsadd_vx_i8m4_ta __riscv_vsadd_vx_i8m4
#define vsadd_vv_i8m8_ta __riscv_vsadd_vv_i8m8
#define vsadd_vx_i8m8_ta __riscv_vsadd_vx_i8m8
#define vsadd_vv_i16mf4_ta __riscv_vsadd_vv_i16mf4
#define vsadd_vx_i16mf4_ta __riscv_vsadd_vx_i16mf4
#define vsadd_vv_i16mf2_ta __riscv_vsadd_vv_i16mf2
#define vsadd_vx_i16mf2_ta __riscv_vsadd_vx_i16mf2
#define vsadd_vv_i16m1_ta __riscv_vsadd_vv_i16m1
#define vsadd_vx_i16m1_ta __riscv_vsadd_vx_i16m1
#define vsadd_vv_i16m2_ta __riscv_vsadd_vv_i16m2
#define vsadd_vx_i16m2_ta __riscv_vsadd_vx_i16m2
#define vsadd_vv_i16m4_ta __riscv_vsadd_vv_i16m4
#define vsadd_vx_i16m4_ta __riscv_vsadd_vx_i16m4
#define vsadd_vv_i16m8_ta __riscv_vsadd_vv_i16m8
#define vsadd_vx_i16m8_ta __riscv_vsadd_vx_i16m8
#define vsadd_vv_i32mf2_ta __riscv_vsadd_vv_i32mf2
#define vsadd_vx_i32mf2_ta __riscv_vsadd_vx_i32mf2
#define vsadd_vv_i32m1_ta __riscv_vsadd_vv_i32m1
#define vsadd_vx_i32m1_ta __riscv_vsadd_vx_i32m1
#define vsadd_vv_i32m2_ta __riscv_vsadd_vv_i32m2
#define vsadd_vx_i32m2_ta __riscv_vsadd_vx_i32m2
#define vsadd_vv_i32m4_ta __riscv_vsadd_vv_i32m4
#define vsadd_vx_i32m4_ta __riscv_vsadd_vx_i32m4
#define vsadd_vv_i32m8_ta __riscv_vsadd_vv_i32m8
#define vsadd_vx_i32m8_ta __riscv_vsadd_vx_i32m8
#define vsadd_vv_i64m1_ta __riscv_vsadd_vv_i64m1
#define vsadd_vx_i64m1_ta __riscv_vsadd_vx_i64m1
#define vsadd_vv_i64m2_ta __riscv_vsadd_vv_i64m2
#define vsadd_vx_i64m2_ta __riscv_vsadd_vx_i64m2
#define vsadd_vv_i64m4_ta __riscv_vsadd_vv_i64m4
#define vsadd_vx_i64m4_ta __riscv_vsadd_vx_i64m4
#define vsadd_vv_i64m8_ta __riscv_vsadd_vv_i64m8
#define vsadd_vx_i64m8_ta __riscv_vsadd_vx_i64m8
#define vssub_vv_i8mf8_ta __riscv_vssub_vv_i8mf8
#define vssub_vx_i8mf8_ta __riscv_vssub_vx_i8mf8
#define vssub_vv_i8mf4_ta __riscv_vssub_vv_i8mf4
#define vssub_vx_i8mf4_ta __riscv_vssub_vx_i8mf4
#define vssub_vv_i8mf2_ta __riscv_vssub_vv_i8mf2
#define vssub_vx_i8mf2_ta __riscv_vssub_vx_i8mf2
#define vssub_vv_i8m1_ta __riscv_vssub_vv_i8m1
#define vssub_vx_i8m1_ta __riscv_vssub_vx_i8m1
#define vssub_vv_i8m2_ta __riscv_vssub_vv_i8m2
#define vssub_vx_i8m2_ta __riscv_vssub_vx_i8m2
#define vssub_vv_i8m4_ta __riscv_vssub_vv_i8m4
#define vssub_vx_i8m4_ta __riscv_vssub_vx_i8m4
#define vssub_vv_i8m8_ta __riscv_vssub_vv_i8m8
#define vssub_vx_i8m8_ta __riscv_vssub_vx_i8m8
#define vssub_vv_i16mf4_ta __riscv_vssub_vv_i16mf4
#define vssub_vx_i16mf4_ta __riscv_vssub_vx_i16mf4
#define vssub_vv_i16mf2_ta __riscv_vssub_vv_i16mf2
#define vssub_vx_i16mf2_ta __riscv_vssub_vx_i16mf2
#define vssub_vv_i16m1_ta __riscv_vssub_vv_i16m1
#define vssub_vx_i16m1_ta __riscv_vssub_vx_i16m1
#define vssub_vv_i16m2_ta __riscv_vssub_vv_i16m2
#define vssub_vx_i16m2_ta __riscv_vssub_vx_i16m2
#define vssub_vv_i16m4_ta __riscv_vssub_vv_i16m4
#define vssub_vx_i16m4_ta __riscv_vssub_vx_i16m4
#define vssub_vv_i16m8_ta __riscv_vssub_vv_i16m8
#define vssub_vx_i16m8_ta __riscv_vssub_vx_i16m8
#define vssub_vv_i32mf2_ta __riscv_vssub_vv_i32mf2
#define vssub_vx_i32mf2_ta __riscv_vssub_vx_i32mf2
#define vssub_vv_i32m1_ta __riscv_vssub_vv_i32m1
#define vssub_vx_i32m1_ta __riscv_vssub_vx_i32m1
#define vssub_vv_i32m2_ta __riscv_vssub_vv_i32m2
#define vssub_vx_i32m2_ta __riscv_vssub_vx_i32m2
#define vssub_vv_i32m4_ta __riscv_vssub_vv_i32m4
#define vssub_vx_i32m4_ta __riscv_vssub_vx_i32m4
#define vssub_vv_i32m8_ta __riscv_vssub_vv_i32m8
#define vssub_vx_i32m8_ta __riscv_vssub_vx_i32m8
#define vssub_vv_i64m1_ta __riscv_vssub_vv_i64m1
#define vssub_vx_i64m1_ta __riscv_vssub_vx_i64m1
#define vssub_vv_i64m2_ta __riscv_vssub_vv_i64m2
#define vssub_vx_i64m2_ta __riscv_vssub_vx_i64m2
#define vssub_vv_i64m4_ta __riscv_vssub_vv_i64m4
#define vssub_vx_i64m4_ta __riscv_vssub_vx_i64m4
#define vssub_vv_i64m8_ta __riscv_vssub_vv_i64m8
#define vssub_vx_i64m8_ta __riscv_vssub_vx_i64m8
#define vsaddu_vv_u8mf8_ta __riscv_vsaddu_vv_u8mf8
#define vsaddu_vx_u8mf8_ta __riscv_vsaddu_vx_u8mf8
#define vsaddu_vv_u8mf4_ta __riscv_vsaddu_vv_u8mf4
#define vsaddu_vx_u8mf4_ta __riscv_vsaddu_vx_u8mf4
#define vsaddu_vv_u8mf2_ta __riscv_vsaddu_vv_u8mf2
#define vsaddu_vx_u8mf2_ta __riscv_vsaddu_vx_u8mf2
#define vsaddu_vv_u8m1_ta __riscv_vsaddu_vv_u8m1
#define vsaddu_vx_u8m1_ta __riscv_vsaddu_vx_u8m1
#define vsaddu_vv_u8m2_ta __riscv_vsaddu_vv_u8m2
#define vsaddu_vx_u8m2_ta __riscv_vsaddu_vx_u8m2
#define vsaddu_vv_u8m4_ta __riscv_vsaddu_vv_u8m4
#define vsaddu_vx_u8m4_ta __riscv_vsaddu_vx_u8m4
#define vsaddu_vv_u8m8_ta __riscv_vsaddu_vv_u8m8
#define vsaddu_vx_u8m8_ta __riscv_vsaddu_vx_u8m8
#define vsaddu_vv_u16mf4_ta __riscv_vsaddu_vv_u16mf4
#define vsaddu_vx_u16mf4_ta __riscv_vsaddu_vx_u16mf4
#define vsaddu_vv_u16mf2_ta __riscv_vsaddu_vv_u16mf2
#define vsaddu_vx_u16mf2_ta __riscv_vsaddu_vx_u16mf2
#define vsaddu_vv_u16m1_ta __riscv_vsaddu_vv_u16m1
#define vsaddu_vx_u16m1_ta __riscv_vsaddu_vx_u16m1
#define vsaddu_vv_u16m2_ta __riscv_vsaddu_vv_u16m2
#define vsaddu_vx_u16m2_ta __riscv_vsaddu_vx_u16m2
#define vsaddu_vv_u16m4_ta __riscv_vsaddu_vv_u16m4
#define vsaddu_vx_u16m4_ta __riscv_vsaddu_vx_u16m4
#define vsaddu_vv_u16m8_ta __riscv_vsaddu_vv_u16m8
#define vsaddu_vx_u16m8_ta __riscv_vsaddu_vx_u16m8
#define vsaddu_vv_u32mf2_ta __riscv_vsaddu_vv_u32mf2
#define vsaddu_vx_u32mf2_ta __riscv_vsaddu_vx_u32mf2
#define vsaddu_vv_u32m1_ta __riscv_vsaddu_vv_u32m1
#define vsaddu_vx_u32m1_ta __riscv_vsaddu_vx_u32m1
#define vsaddu_vv_u32m2_ta __riscv_vsaddu_vv_u32m2
#define vsaddu_vx_u32m2_ta __riscv_vsaddu_vx_u32m2
#define vsaddu_vv_u32m4_ta __riscv_vsaddu_vv_u32m4
#define vsaddu_vx_u32m4_ta __riscv_vsaddu_vx_u32m4
#define vsaddu_vv_u32m8_ta __riscv_vsaddu_vv_u32m8
#define vsaddu_vx_u32m8_ta __riscv_vsaddu_vx_u32m8
#define vsaddu_vv_u64m1_ta __riscv_vsaddu_vv_u64m1
#define vsaddu_vx_u64m1_ta __riscv_vsaddu_vx_u64m1
#define vsaddu_vv_u64m2_ta __riscv_vsaddu_vv_u64m2
#define vsaddu_vx_u64m2_ta __riscv_vsaddu_vx_u64m2
#define vsaddu_vv_u64m4_ta __riscv_vsaddu_vv_u64m4
#define vsaddu_vx_u64m4_ta __riscv_vsaddu_vx_u64m4
#define vsaddu_vv_u64m8_ta __riscv_vsaddu_vv_u64m8
#define vsaddu_vx_u64m8_ta __riscv_vsaddu_vx_u64m8
#define vssubu_vv_u8mf8_ta __riscv_vssubu_vv_u8mf8
#define vssubu_vx_u8mf8_ta __riscv_vssubu_vx_u8mf8
#define vssubu_vv_u8mf4_ta __riscv_vssubu_vv_u8mf4
#define vssubu_vx_u8mf4_ta __riscv_vssubu_vx_u8mf4
#define vssubu_vv_u8mf2_ta __riscv_vssubu_vv_u8mf2
#define vssubu_vx_u8mf2_ta __riscv_vssubu_vx_u8mf2
#define vssubu_vv_u8m1_ta __riscv_vssubu_vv_u8m1
#define vssubu_vx_u8m1_ta __riscv_vssubu_vx_u8m1
#define vssubu_vv_u8m2_ta __riscv_vssubu_vv_u8m2
#define vssubu_vx_u8m2_ta __riscv_vssubu_vx_u8m2
#define vssubu_vv_u8m4_ta __riscv_vssubu_vv_u8m4
#define vssubu_vx_u8m4_ta __riscv_vssubu_vx_u8m4
#define vssubu_vv_u8m8_ta __riscv_vssubu_vv_u8m8
#define vssubu_vx_u8m8_ta __riscv_vssubu_vx_u8m8
#define vssubu_vv_u16mf4_ta __riscv_vssubu_vv_u16mf4
#define vssubu_vx_u16mf4_ta __riscv_vssubu_vx_u16mf4
#define vssubu_vv_u16mf2_ta __riscv_vssubu_vv_u16mf2
#define vssubu_vx_u16mf2_ta __riscv_vssubu_vx_u16mf2
#define vssubu_vv_u16m1_ta __riscv_vssubu_vv_u16m1
#define vssubu_vx_u16m1_ta __riscv_vssubu_vx_u16m1
#define vssubu_vv_u16m2_ta __riscv_vssubu_vv_u16m2
#define vssubu_vx_u16m2_ta __riscv_vssubu_vx_u16m2
#define vssubu_vv_u16m4_ta __riscv_vssubu_vv_u16m4
#define vssubu_vx_u16m4_ta __riscv_vssubu_vx_u16m4
#define vssubu_vv_u16m8_ta __riscv_vssubu_vv_u16m8
#define vssubu_vx_u16m8_ta __riscv_vssubu_vx_u16m8
#define vssubu_vv_u32mf2_ta __riscv_vssubu_vv_u32mf2
#define vssubu_vx_u32mf2_ta __riscv_vssubu_vx_u32mf2
#define vssubu_vv_u32m1_ta __riscv_vssubu_vv_u32m1
#define vssubu_vx_u32m1_ta __riscv_vssubu_vx_u32m1
#define vssubu_vv_u32m2_ta __riscv_vssubu_vv_u32m2
#define vssubu_vx_u32m2_ta __riscv_vssubu_vx_u32m2
#define vssubu_vv_u32m4_ta __riscv_vssubu_vv_u32m4
#define vssubu_vx_u32m4_ta __riscv_vssubu_vx_u32m4
#define vssubu_vv_u32m8_ta __riscv_vssubu_vv_u32m8
#define vssubu_vx_u32m8_ta __riscv_vssubu_vx_u32m8
#define vssubu_vv_u64m1_ta __riscv_vssubu_vv_u64m1
#define vssubu_vx_u64m1_ta __riscv_vssubu_vx_u64m1
#define vssubu_vv_u64m2_ta __riscv_vssubu_vv_u64m2
#define vssubu_vx_u64m2_ta __riscv_vssubu_vx_u64m2
#define vssubu_vv_u64m4_ta __riscv_vssubu_vv_u64m4
#define vssubu_vx_u64m4_ta __riscv_vssubu_vx_u64m4
#define vssubu_vv_u64m8_ta __riscv_vssubu_vv_u64m8
#define vssubu_vx_u64m8_ta __riscv_vssubu_vx_u64m8
// masked functions
#define vsadd_vv_i8mf8_tuma __riscv_vsadd_vv_i8mf8_tum
#define vsadd_vx_i8mf8_tuma __riscv_vsadd_vx_i8mf8_tum
#define vsadd_vv_i8mf4_tuma __riscv_vsadd_vv_i8mf4_tum
#define vsadd_vx_i8mf4_tuma __riscv_vsadd_vx_i8mf4_tum
#define vsadd_vv_i8mf2_tuma __riscv_vsadd_vv_i8mf2_tum
#define vsadd_vx_i8mf2_tuma __riscv_vsadd_vx_i8mf2_tum
#define vsadd_vv_i8m1_tuma __riscv_vsadd_vv_i8m1_tum
#define vsadd_vx_i8m1_tuma __riscv_vsadd_vx_i8m1_tum
#define vsadd_vv_i8m2_tuma __riscv_vsadd_vv_i8m2_tum
#define vsadd_vx_i8m2_tuma __riscv_vsadd_vx_i8m2_tum
#define vsadd_vv_i8m4_tuma __riscv_vsadd_vv_i8m4_tum
#define vsadd_vx_i8m4_tuma __riscv_vsadd_vx_i8m4_tum
#define vsadd_vv_i8m8_tuma __riscv_vsadd_vv_i8m8_tum
#define vsadd_vx_i8m8_tuma __riscv_vsadd_vx_i8m8_tum
#define vsadd_vv_i16mf4_tuma __riscv_vsadd_vv_i16mf4_tum
#define vsadd_vx_i16mf4_tuma __riscv_vsadd_vx_i16mf4_tum
#define vsadd_vv_i16mf2_tuma __riscv_vsadd_vv_i16mf2_tum
#define vsadd_vx_i16mf2_tuma __riscv_vsadd_vx_i16mf2_tum
#define vsadd_vv_i16m1_tuma __riscv_vsadd_vv_i16m1_tum
#define vsadd_vx_i16m1_tuma __riscv_vsadd_vx_i16m1_tum
#define vsadd_vv_i16m2_tuma __riscv_vsadd_vv_i16m2_tum
#define vsadd_vx_i16m2_tuma __riscv_vsadd_vx_i16m2_tum
#define vsadd_vv_i16m4_tuma __riscv_vsadd_vv_i16m4_tum
#define vsadd_vx_i16m4_tuma __riscv_vsadd_vx_i16m4_tum
#define vsadd_vv_i16m8_tuma __riscv_vsadd_vv_i16m8_tum
#define vsadd_vx_i16m8_tuma __riscv_vsadd_vx_i16m8_tum
#define vsadd_vv_i32mf2_tuma __riscv_vsadd_vv_i32mf2_tum
#define vsadd_vx_i32mf2_tuma __riscv_vsadd_vx_i32mf2_tum
#define vsadd_vv_i32m1_tuma __riscv_vsadd_vv_i32m1_tum
#define vsadd_vx_i32m1_tuma __riscv_vsadd_vx_i32m1_tum
#define vsadd_vv_i32m2_tuma __riscv_vsadd_vv_i32m2_tum
#define vsadd_vx_i32m2_tuma __riscv_vsadd_vx_i32m2_tum
#define vsadd_vv_i32m4_tuma __riscv_vsadd_vv_i32m4_tum
#define vsadd_vx_i32m4_tuma __riscv_vsadd_vx_i32m4_tum
#define vsadd_vv_i32m8_tuma __riscv_vsadd_vv_i32m8_tum
#define vsadd_vx_i32m8_tuma __riscv_vsadd_vx_i32m8_tum
#define vsadd_vv_i64m1_tuma __riscv_vsadd_vv_i64m1_tum
#define vsadd_vx_i64m1_tuma __riscv_vsadd_vx_i64m1_tum
#define vsadd_vv_i64m2_tuma __riscv_vsadd_vv_i64m2_tum
#define vsadd_vx_i64m2_tuma __riscv_vsadd_vx_i64m2_tum
#define vsadd_vv_i64m4_tuma __riscv_vsadd_vv_i64m4_tum
#define vsadd_vx_i64m4_tuma __riscv_vsadd_vx_i64m4_tum
#define vsadd_vv_i64m8_tuma __riscv_vsadd_vv_i64m8_tum
#define vsadd_vx_i64m8_tuma __riscv_vsadd_vx_i64m8_tum
#define vssub_vv_i8mf8_tuma __riscv_vssub_vv_i8mf8_tum
#define vssub_vx_i8mf8_tuma __riscv_vssub_vx_i8mf8_tum
#define vssub_vv_i8mf4_tuma __riscv_vssub_vv_i8mf4_tum
#define vssub_vx_i8mf4_tuma __riscv_vssub_vx_i8mf4_tum
#define vssub_vv_i8mf2_tuma __riscv_vssub_vv_i8mf2_tum
#define vssub_vx_i8mf2_tuma __riscv_vssub_vx_i8mf2_tum
#define vssub_vv_i8m1_tuma __riscv_vssub_vv_i8m1_tum
#define vssub_vx_i8m1_tuma __riscv_vssub_vx_i8m1_tum
#define vssub_vv_i8m2_tuma __riscv_vssub_vv_i8m2_tum
#define vssub_vx_i8m2_tuma __riscv_vssub_vx_i8m2_tum
#define vssub_vv_i8m4_tuma __riscv_vssub_vv_i8m4_tum
#define vssub_vx_i8m4_tuma __riscv_vssub_vx_i8m4_tum
#define vssub_vv_i8m8_tuma __riscv_vssub_vv_i8m8_tum
#define vssub_vx_i8m8_tuma __riscv_vssub_vx_i8m8_tum
#define vssub_vv_i16mf4_tuma __riscv_vssub_vv_i16mf4_tum
#define vssub_vx_i16mf4_tuma __riscv_vssub_vx_i16mf4_tum
#define vssub_vv_i16mf2_tuma __riscv_vssub_vv_i16mf2_tum
#define vssub_vx_i16mf2_tuma __riscv_vssub_vx_i16mf2_tum
#define vssub_vv_i16m1_tuma __riscv_vssub_vv_i16m1_tum
#define vssub_vx_i16m1_tuma __riscv_vssub_vx_i16m1_tum
#define vssub_vv_i16m2_tuma __riscv_vssub_vv_i16m2_tum
#define vssub_vx_i16m2_tuma __riscv_vssub_vx_i16m2_tum
#define vssub_vv_i16m4_tuma __riscv_vssub_vv_i16m4_tum
#define vssub_vx_i16m4_tuma __riscv_vssub_vx_i16m4_tum
#define vssub_vv_i16m8_tuma __riscv_vssub_vv_i16m8_tum
#define vssub_vx_i16m8_tuma __riscv_vssub_vx_i16m8_tum
#define vssub_vv_i32mf2_tuma __riscv_vssub_vv_i32mf2_tum
#define vssub_vx_i32mf2_tuma __riscv_vssub_vx_i32mf2_tum
#define vssub_vv_i32m1_tuma __riscv_vssub_vv_i32m1_tum
#define vssub_vx_i32m1_tuma __riscv_vssub_vx_i32m1_tum
#define vssub_vv_i32m2_tuma __riscv_vssub_vv_i32m2_tum
#define vssub_vx_i32m2_tuma __riscv_vssub_vx_i32m2_tum
#define vssub_vv_i32m4_tuma __riscv_vssub_vv_i32m4_tum
#define vssub_vx_i32m4_tuma __riscv_vssub_vx_i32m4_tum
#define vssub_vv_i32m8_tuma __riscv_vssub_vv_i32m8_tum
#define vssub_vx_i32m8_tuma __riscv_vssub_vx_i32m8_tum
#define vssub_vv_i64m1_tuma __riscv_vssub_vv_i64m1_tum
#define vssub_vx_i64m1_tuma __riscv_vssub_vx_i64m1_tum
#define vssub_vv_i64m2_tuma __riscv_vssub_vv_i64m2_tum
#define vssub_vx_i64m2_tuma __riscv_vssub_vx_i64m2_tum
#define vssub_vv_i64m4_tuma __riscv_vssub_vv_i64m4_tum
#define vssub_vx_i64m4_tuma __riscv_vssub_vx_i64m4_tum
#define vssub_vv_i64m8_tuma __riscv_vssub_vv_i64m8_tum
#define vssub_vx_i64m8_tuma __riscv_vssub_vx_i64m8_tum
#define vsaddu_vv_u8mf8_tuma __riscv_vsaddu_vv_u8mf8_tum
#define vsaddu_vx_u8mf8_tuma __riscv_vsaddu_vx_u8mf8_tum
#define vsaddu_vv_u8mf4_tuma __riscv_vsaddu_vv_u8mf4_tum
#define vsaddu_vx_u8mf4_tuma __riscv_vsaddu_vx_u8mf4_tum
#define vsaddu_vv_u8mf2_tuma __riscv_vsaddu_vv_u8mf2_tum
#define vsaddu_vx_u8mf2_tuma __riscv_vsaddu_vx_u8mf2_tum
#define vsaddu_vv_u8m1_tuma __riscv_vsaddu_vv_u8m1_tum
#define vsaddu_vx_u8m1_tuma __riscv_vsaddu_vx_u8m1_tum
#define vsaddu_vv_u8m2_tuma __riscv_vsaddu_vv_u8m2_tum
#define vsaddu_vx_u8m2_tuma __riscv_vsaddu_vx_u8m2_tum
#define vsaddu_vv_u8m4_tuma __riscv_vsaddu_vv_u8m4_tum
#define vsaddu_vx_u8m4_tuma __riscv_vsaddu_vx_u8m4_tum
#define vsaddu_vv_u8m8_tuma __riscv_vsaddu_vv_u8m8_tum
#define vsaddu_vx_u8m8_tuma __riscv_vsaddu_vx_u8m8_tum
#define vsaddu_vv_u16mf4_tuma __riscv_vsaddu_vv_u16mf4_tum
#define vsaddu_vx_u16mf4_tuma __riscv_vsaddu_vx_u16mf4_tum
#define vsaddu_vv_u16mf2_tuma __riscv_vsaddu_vv_u16mf2_tum
#define vsaddu_vx_u16mf2_tuma __riscv_vsaddu_vx_u16mf2_tum
#define vsaddu_vv_u16m1_tuma __riscv_vsaddu_vv_u16m1_tum
#define vsaddu_vx_u16m1_tuma __riscv_vsaddu_vx_u16m1_tum
#define vsaddu_vv_u16m2_tuma __riscv_vsaddu_vv_u16m2_tum
#define vsaddu_vx_u16m2_tuma __riscv_vsaddu_vx_u16m2_tum
#define vsaddu_vv_u16m4_tuma __riscv_vsaddu_vv_u16m4_tum
#define vsaddu_vx_u16m4_tuma __riscv_vsaddu_vx_u16m4_tum
#define vsaddu_vv_u16m8_tuma __riscv_vsaddu_vv_u16m8_tum
#define vsaddu_vx_u16m8_tuma __riscv_vsaddu_vx_u16m8_tum
#define vsaddu_vv_u32mf2_tuma __riscv_vsaddu_vv_u32mf2_tum
#define vsaddu_vx_u32mf2_tuma __riscv_vsaddu_vx_u32mf2_tum
#define vsaddu_vv_u32m1_tuma __riscv_vsaddu_vv_u32m1_tum
#define vsaddu_vx_u32m1_tuma __riscv_vsaddu_vx_u32m1_tum
#define vsaddu_vv_u32m2_tuma __riscv_vsaddu_vv_u32m2_tum
#define vsaddu_vx_u32m2_tuma __riscv_vsaddu_vx_u32m2_tum
#define vsaddu_vv_u32m4_tuma __riscv_vsaddu_vv_u32m4_tum
#define vsaddu_vx_u32m4_tuma __riscv_vsaddu_vx_u32m4_tum
#define vsaddu_vv_u32m8_tuma __riscv_vsaddu_vv_u32m8_tum
#define vsaddu_vx_u32m8_tuma __riscv_vsaddu_vx_u32m8_tum
#define vsaddu_vv_u64m1_tuma __riscv_vsaddu_vv_u64m1_tum
#define vsaddu_vx_u64m1_tuma __riscv_vsaddu_vx_u64m1_tum
#define vsaddu_vv_u64m2_tuma __riscv_vsaddu_vv_u64m2_tum
#define vsaddu_vx_u64m2_tuma __riscv_vsaddu_vx_u64m2_tum
#define vsaddu_vv_u64m4_tuma __riscv_vsaddu_vv_u64m4_tum
#define vsaddu_vx_u64m4_tuma __riscv_vsaddu_vx_u64m4_tum
#define vsaddu_vv_u64m8_tuma __riscv_vsaddu_vv_u64m8_tum
#define vsaddu_vx_u64m8_tuma __riscv_vsaddu_vx_u64m8_tum
#define vssubu_vv_u8mf8_tuma __riscv_vssubu_vv_u8mf8_tum
#define vssubu_vx_u8mf8_tuma __riscv_vssubu_vx_u8mf8_tum
#define vssubu_vv_u8mf4_tuma __riscv_vssubu_vv_u8mf4_tum
#define vssubu_vx_u8mf4_tuma __riscv_vssubu_vx_u8mf4_tum
#define vssubu_vv_u8mf2_tuma __riscv_vssubu_vv_u8mf2_tum
#define vssubu_vx_u8mf2_tuma __riscv_vssubu_vx_u8mf2_tum
#define vssubu_vv_u8m1_tuma __riscv_vssubu_vv_u8m1_tum
#define vssubu_vx_u8m1_tuma __riscv_vssubu_vx_u8m1_tum
#define vssubu_vv_u8m2_tuma __riscv_vssubu_vv_u8m2_tum
#define vssubu_vx_u8m2_tuma __riscv_vssubu_vx_u8m2_tum
#define vssubu_vv_u8m4_tuma __riscv_vssubu_vv_u8m4_tum
#define vssubu_vx_u8m4_tuma __riscv_vssubu_vx_u8m4_tum
#define vssubu_vv_u8m8_tuma __riscv_vssubu_vv_u8m8_tum
#define vssubu_vx_u8m8_tuma __riscv_vssubu_vx_u8m8_tum
#define vssubu_vv_u16mf4_tuma __riscv_vssubu_vv_u16mf4_tum
#define vssubu_vx_u16mf4_tuma __riscv_vssubu_vx_u16mf4_tum
#define vssubu_vv_u16mf2_tuma __riscv_vssubu_vv_u16mf2_tum
#define vssubu_vx_u16mf2_tuma __riscv_vssubu_vx_u16mf2_tum
#define vssubu_vv_u16m1_tuma __riscv_vssubu_vv_u16m1_tum
#define vssubu_vx_u16m1_tuma __riscv_vssubu_vx_u16m1_tum
#define vssubu_vv_u16m2_tuma __riscv_vssubu_vv_u16m2_tum
#define vssubu_vx_u16m2_tuma __riscv_vssubu_vx_u16m2_tum
#define vssubu_vv_u16m4_tuma __riscv_vssubu_vv_u16m4_tum
#define vssubu_vx_u16m4_tuma __riscv_vssubu_vx_u16m4_tum
#define vssubu_vv_u16m8_tuma __riscv_vssubu_vv_u16m8_tum
#define vssubu_vx_u16m8_tuma __riscv_vssubu_vx_u16m8_tum
#define vssubu_vv_u32mf2_tuma __riscv_vssubu_vv_u32mf2_tum
#define vssubu_vx_u32mf2_tuma __riscv_vssubu_vx_u32mf2_tum
#define vssubu_vv_u32m1_tuma __riscv_vssubu_vv_u32m1_tum
#define vssubu_vx_u32m1_tuma __riscv_vssubu_vx_u32m1_tum
#define vssubu_vv_u32m2_tuma __riscv_vssubu_vv_u32m2_tum
#define vssubu_vx_u32m2_tuma __riscv_vssubu_vx_u32m2_tum
#define vssubu_vv_u32m4_tuma __riscv_vssubu_vv_u32m4_tum
#define vssubu_vx_u32m4_tuma __riscv_vssubu_vx_u32m4_tum
#define vssubu_vv_u32m8_tuma __riscv_vssubu_vv_u32m8_tum
#define vssubu_vx_u32m8_tuma __riscv_vssubu_vx_u32m8_tum
#define vssubu_vv_u64m1_tuma __riscv_vssubu_vv_u64m1_tum
#define vssubu_vx_u64m1_tuma __riscv_vssubu_vx_u64m1_tum
#define vssubu_vv_u64m2_tuma __riscv_vssubu_vv_u64m2_tum
#define vssubu_vx_u64m2_tuma __riscv_vssubu_vx_u64m2_tum
#define vssubu_vv_u64m4_tuma __riscv_vssubu_vv_u64m4_tum
#define vssubu_vx_u64m4_tuma __riscv_vssubu_vx_u64m4_tum
#define vssubu_vv_u64m8_tuma __riscv_vssubu_vv_u64m8_tum
#define vssubu_vx_u64m8_tuma __riscv_vssubu_vx_u64m8_tum
// masked functions
#define vsadd_vv_i8mf8_tumu __riscv_vsadd_vv_i8mf8_tumu
#define vsadd_vx_i8mf8_tumu __riscv_vsadd_vx_i8mf8_tumu
#define vsadd_vv_i8mf4_tumu __riscv_vsadd_vv_i8mf4_tumu
#define vsadd_vx_i8mf4_tumu __riscv_vsadd_vx_i8mf4_tumu
#define vsadd_vv_i8mf2_tumu __riscv_vsadd_vv_i8mf2_tumu
#define vsadd_vx_i8mf2_tumu __riscv_vsadd_vx_i8mf2_tumu
#define vsadd_vv_i8m1_tumu __riscv_vsadd_vv_i8m1_tumu
#define vsadd_vx_i8m1_tumu __riscv_vsadd_vx_i8m1_tumu
#define vsadd_vv_i8m2_tumu __riscv_vsadd_vv_i8m2_tumu
#define vsadd_vx_i8m2_tumu __riscv_vsadd_vx_i8m2_tumu
#define vsadd_vv_i8m4_tumu __riscv_vsadd_vv_i8m4_tumu
#define vsadd_vx_i8m4_tumu __riscv_vsadd_vx_i8m4_tumu
#define vsadd_vv_i8m8_tumu __riscv_vsadd_vv_i8m8_tumu
#define vsadd_vx_i8m8_tumu __riscv_vsadd_vx_i8m8_tumu
#define vsadd_vv_i16mf4_tumu __riscv_vsadd_vv_i16mf4_tumu
#define vsadd_vx_i16mf4_tumu __riscv_vsadd_vx_i16mf4_tumu
#define vsadd_vv_i16mf2_tumu __riscv_vsadd_vv_i16mf2_tumu
#define vsadd_vx_i16mf2_tumu __riscv_vsadd_vx_i16mf2_tumu
#define vsadd_vv_i16m1_tumu __riscv_vsadd_vv_i16m1_tumu
#define vsadd_vx_i16m1_tumu __riscv_vsadd_vx_i16m1_tumu
#define vsadd_vv_i16m2_tumu __riscv_vsadd_vv_i16m2_tumu
#define vsadd_vx_i16m2_tumu __riscv_vsadd_vx_i16m2_tumu
#define vsadd_vv_i16m4_tumu __riscv_vsadd_vv_i16m4_tumu
#define vsadd_vx_i16m4_tumu __riscv_vsadd_vx_i16m4_tumu
#define vsadd_vv_i16m8_tumu __riscv_vsadd_vv_i16m8_tumu
#define vsadd_vx_i16m8_tumu __riscv_vsadd_vx_i16m8_tumu
#define vsadd_vv_i32mf2_tumu __riscv_vsadd_vv_i32mf2_tumu
#define vsadd_vx_i32mf2_tumu __riscv_vsadd_vx_i32mf2_tumu
#define vsadd_vv_i32m1_tumu __riscv_vsadd_vv_i32m1_tumu
#define vsadd_vx_i32m1_tumu __riscv_vsadd_vx_i32m1_tumu
#define vsadd_vv_i32m2_tumu __riscv_vsadd_vv_i32m2_tumu
#define vsadd_vx_i32m2_tumu __riscv_vsadd_vx_i32m2_tumu
#define vsadd_vv_i32m4_tumu __riscv_vsadd_vv_i32m4_tumu
#define vsadd_vx_i32m4_tumu __riscv_vsadd_vx_i32m4_tumu
#define vsadd_vv_i32m8_tumu __riscv_vsadd_vv_i32m8_tumu
#define vsadd_vx_i32m8_tumu __riscv_vsadd_vx_i32m8_tumu
#define vsadd_vv_i64m1_tumu __riscv_vsadd_vv_i64m1_tumu
#define vsadd_vx_i64m1_tumu __riscv_vsadd_vx_i64m1_tumu
#define vsadd_vv_i64m2_tumu __riscv_vsadd_vv_i64m2_tumu
#define vsadd_vx_i64m2_tumu __riscv_vsadd_vx_i64m2_tumu
#define vsadd_vv_i64m4_tumu __riscv_vsadd_vv_i64m4_tumu
#define vsadd_vx_i64m4_tumu __riscv_vsadd_vx_i64m4_tumu
#define vsadd_vv_i64m8_tumu __riscv_vsadd_vv_i64m8_tumu
#define vsadd_vx_i64m8_tumu __riscv_vsadd_vx_i64m8_tumu
#define vssub_vv_i8mf8_tumu __riscv_vssub_vv_i8mf8_tumu
#define vssub_vx_i8mf8_tumu __riscv_vssub_vx_i8mf8_tumu
#define vssub_vv_i8mf4_tumu __riscv_vssub_vv_i8mf4_tumu
#define vssub_vx_i8mf4_tumu __riscv_vssub_vx_i8mf4_tumu
#define vssub_vv_i8mf2_tumu __riscv_vssub_vv_i8mf2_tumu
#define vssub_vx_i8mf2_tumu __riscv_vssub_vx_i8mf2_tumu
#define vssub_vv_i8m1_tumu __riscv_vssub_vv_i8m1_tumu
#define vssub_vx_i8m1_tumu __riscv_vssub_vx_i8m1_tumu
#define vssub_vv_i8m2_tumu __riscv_vssub_vv_i8m2_tumu
#define vssub_vx_i8m2_tumu __riscv_vssub_vx_i8m2_tumu
#define vssub_vv_i8m4_tumu __riscv_vssub_vv_i8m4_tumu
#define vssub_vx_i8m4_tumu __riscv_vssub_vx_i8m4_tumu
#define vssub_vv_i8m8_tumu __riscv_vssub_vv_i8m8_tumu
#define vssub_vx_i8m8_tumu __riscv_vssub_vx_i8m8_tumu
#define vssub_vv_i16mf4_tumu __riscv_vssub_vv_i16mf4_tumu
#define vssub_vx_i16mf4_tumu __riscv_vssub_vx_i16mf4_tumu
#define vssub_vv_i16mf2_tumu __riscv_vssub_vv_i16mf2_tumu
#define vssub_vx_i16mf2_tumu __riscv_vssub_vx_i16mf2_tumu
#define vssub_vv_i16m1_tumu __riscv_vssub_vv_i16m1_tumu
#define vssub_vx_i16m1_tumu __riscv_vssub_vx_i16m1_tumu
#define vssub_vv_i16m2_tumu __riscv_vssub_vv_i16m2_tumu
#define vssub_vx_i16m2_tumu __riscv_vssub_vx_i16m2_tumu
#define vssub_vv_i16m4_tumu __riscv_vssub_vv_i16m4_tumu
#define vssub_vx_i16m4_tumu __riscv_vssub_vx_i16m4_tumu
#define vssub_vv_i16m8_tumu __riscv_vssub_vv_i16m8_tumu
#define vssub_vx_i16m8_tumu __riscv_vssub_vx_i16m8_tumu
#define vssub_vv_i32mf2_tumu __riscv_vssub_vv_i32mf2_tumu
#define vssub_vx_i32mf2_tumu __riscv_vssub_vx_i32mf2_tumu
#define vssub_vv_i32m1_tumu __riscv_vssub_vv_i32m1_tumu
#define vssub_vx_i32m1_tumu __riscv_vssub_vx_i32m1_tumu
#define vssub_vv_i32m2_tumu __riscv_vssub_vv_i32m2_tumu
#define vssub_vx_i32m2_tumu __riscv_vssub_vx_i32m2_tumu
#define vssub_vv_i32m4_tumu __riscv_vssub_vv_i32m4_tumu
#define vssub_vx_i32m4_tumu __riscv_vssub_vx_i32m4_tumu
#define vssub_vv_i32m8_tumu __riscv_vssub_vv_i32m8_tumu
#define vssub_vx_i32m8_tumu __riscv_vssub_vx_i32m8_tumu
#define vssub_vv_i64m1_tumu __riscv_vssub_vv_i64m1_tumu
#define vssub_vx_i64m1_tumu __riscv_vssub_vx_i64m1_tumu
#define vssub_vv_i64m2_tumu __riscv_vssub_vv_i64m2_tumu
#define vssub_vx_i64m2_tumu __riscv_vssub_vx_i64m2_tumu
#define vssub_vv_i64m4_tumu __riscv_vssub_vv_i64m4_tumu
#define vssub_vx_i64m4_tumu __riscv_vssub_vx_i64m4_tumu
#define vssub_vv_i64m8_tumu __riscv_vssub_vv_i64m8_tumu
#define vssub_vx_i64m8_tumu __riscv_vssub_vx_i64m8_tumu
#define vsaddu_vv_u8mf8_tumu __riscv_vsaddu_vv_u8mf8_tumu
#define vsaddu_vx_u8mf8_tumu __riscv_vsaddu_vx_u8mf8_tumu
#define vsaddu_vv_u8mf4_tumu __riscv_vsaddu_vv_u8mf4_tumu
#define vsaddu_vx_u8mf4_tumu __riscv_vsaddu_vx_u8mf4_tumu
#define vsaddu_vv_u8mf2_tumu __riscv_vsaddu_vv_u8mf2_tumu
#define vsaddu_vx_u8mf2_tumu __riscv_vsaddu_vx_u8mf2_tumu
#define vsaddu_vv_u8m1_tumu __riscv_vsaddu_vv_u8m1_tumu
#define vsaddu_vx_u8m1_tumu __riscv_vsaddu_vx_u8m1_tumu
#define vsaddu_vv_u8m2_tumu __riscv_vsaddu_vv_u8m2_tumu
#define vsaddu_vx_u8m2_tumu __riscv_vsaddu_vx_u8m2_tumu
#define vsaddu_vv_u8m4_tumu __riscv_vsaddu_vv_u8m4_tumu
#define vsaddu_vx_u8m4_tumu __riscv_vsaddu_vx_u8m4_tumu
#define vsaddu_vv_u8m8_tumu __riscv_vsaddu_vv_u8m8_tumu
#define vsaddu_vx_u8m8_tumu __riscv_vsaddu_vx_u8m8_tumu
#define vsaddu_vv_u16mf4_tumu __riscv_vsaddu_vv_u16mf4_tumu
#define vsaddu_vx_u16mf4_tumu __riscv_vsaddu_vx_u16mf4_tumu
#define vsaddu_vv_u16mf2_tumu __riscv_vsaddu_vv_u16mf2_tumu
#define vsaddu_vx_u16mf2_tumu __riscv_vsaddu_vx_u16mf2_tumu
#define vsaddu_vv_u16m1_tumu __riscv_vsaddu_vv_u16m1_tumu
#define vsaddu_vx_u16m1_tumu __riscv_vsaddu_vx_u16m1_tumu
#define vsaddu_vv_u16m2_tumu __riscv_vsaddu_vv_u16m2_tumu
#define vsaddu_vx_u16m2_tumu __riscv_vsaddu_vx_u16m2_tumu
#define vsaddu_vv_u16m4_tumu __riscv_vsaddu_vv_u16m4_tumu
#define vsaddu_vx_u16m4_tumu __riscv_vsaddu_vx_u16m4_tumu
#define vsaddu_vv_u16m8_tumu __riscv_vsaddu_vv_u16m8_tumu
#define vsaddu_vx_u16m8_tumu __riscv_vsaddu_vx_u16m8_tumu
#define vsaddu_vv_u32mf2_tumu __riscv_vsaddu_vv_u32mf2_tumu
#define vsaddu_vx_u32mf2_tumu __riscv_vsaddu_vx_u32mf2_tumu
#define vsaddu_vv_u32m1_tumu __riscv_vsaddu_vv_u32m1_tumu
#define vsaddu_vx_u32m1_tumu __riscv_vsaddu_vx_u32m1_tumu
#define vsaddu_vv_u32m2_tumu __riscv_vsaddu_vv_u32m2_tumu
#define vsaddu_vx_u32m2_tumu __riscv_vsaddu_vx_u32m2_tumu
#define vsaddu_vv_u32m4_tumu __riscv_vsaddu_vv_u32m4_tumu
#define vsaddu_vx_u32m4_tumu __riscv_vsaddu_vx_u32m4_tumu
#define vsaddu_vv_u32m8_tumu __riscv_vsaddu_vv_u32m8_tumu
#define vsaddu_vx_u32m8_tumu __riscv_vsaddu_vx_u32m8_tumu
#define vsaddu_vv_u64m1_tumu __riscv_vsaddu_vv_u64m1_tumu
#define vsaddu_vx_u64m1_tumu __riscv_vsaddu_vx_u64m1_tumu
#define vsaddu_vv_u64m2_tumu __riscv_vsaddu_vv_u64m2_tumu
#define vsaddu_vx_u64m2_tumu __riscv_vsaddu_vx_u64m2_tumu
#define vsaddu_vv_u64m4_tumu __riscv_vsaddu_vv_u64m4_tumu
#define vsaddu_vx_u64m4_tumu __riscv_vsaddu_vx_u64m4_tumu
#define vsaddu_vv_u64m8_tumu __riscv_vsaddu_vv_u64m8_tumu
#define vsaddu_vx_u64m8_tumu __riscv_vsaddu_vx_u64m8_tumu
#define vssubu_vv_u8mf8_tumu __riscv_vssubu_vv_u8mf8_tumu
#define vssubu_vx_u8mf8_tumu __riscv_vssubu_vx_u8mf8_tumu
#define vssubu_vv_u8mf4_tumu __riscv_vssubu_vv_u8mf4_tumu
#define vssubu_vx_u8mf4_tumu __riscv_vssubu_vx_u8mf4_tumu
#define vssubu_vv_u8mf2_tumu __riscv_vssubu_vv_u8mf2_tumu
#define vssubu_vx_u8mf2_tumu __riscv_vssubu_vx_u8mf2_tumu
#define vssubu_vv_u8m1_tumu __riscv_vssubu_vv_u8m1_tumu
#define vssubu_vx_u8m1_tumu __riscv_vssubu_vx_u8m1_tumu
#define vssubu_vv_u8m2_tumu __riscv_vssubu_vv_u8m2_tumu
#define vssubu_vx_u8m2_tumu __riscv_vssubu_vx_u8m2_tumu
#define vssubu_vv_u8m4_tumu __riscv_vssubu_vv_u8m4_tumu
#define vssubu_vx_u8m4_tumu __riscv_vssubu_vx_u8m4_tumu
#define vssubu_vv_u8m8_tumu __riscv_vssubu_vv_u8m8_tumu
#define vssubu_vx_u8m8_tumu __riscv_vssubu_vx_u8m8_tumu
#define vssubu_vv_u16mf4_tumu __riscv_vssubu_vv_u16mf4_tumu
#define vssubu_vx_u16mf4_tumu __riscv_vssubu_vx_u16mf4_tumu
#define vssubu_vv_u16mf2_tumu __riscv_vssubu_vv_u16mf2_tumu
#define vssubu_vx_u16mf2_tumu __riscv_vssubu_vx_u16mf2_tumu
#define vssubu_vv_u16m1_tumu __riscv_vssubu_vv_u16m1_tumu
#define vssubu_vx_u16m1_tumu __riscv_vssubu_vx_u16m1_tumu
#define vssubu_vv_u16m2_tumu __riscv_vssubu_vv_u16m2_tumu
#define vssubu_vx_u16m2_tumu __riscv_vssubu_vx_u16m2_tumu
#define vssubu_vv_u16m4_tumu __riscv_vssubu_vv_u16m4_tumu
#define vssubu_vx_u16m4_tumu __riscv_vssubu_vx_u16m4_tumu
#define vssubu_vv_u16m8_tumu __riscv_vssubu_vv_u16m8_tumu
#define vssubu_vx_u16m8_tumu __riscv_vssubu_vx_u16m8_tumu
#define vssubu_vv_u32mf2_tumu __riscv_vssubu_vv_u32mf2_tumu
#define vssubu_vx_u32mf2_tumu __riscv_vssubu_vx_u32mf2_tumu
#define vssubu_vv_u32m1_tumu __riscv_vssubu_vv_u32m1_tumu
#define vssubu_vx_u32m1_tumu __riscv_vssubu_vx_u32m1_tumu
#define vssubu_vv_u32m2_tumu __riscv_vssubu_vv_u32m2_tumu
#define vssubu_vx_u32m2_tumu __riscv_vssubu_vx_u32m2_tumu
#define vssubu_vv_u32m4_tumu __riscv_vssubu_vv_u32m4_tumu
#define vssubu_vx_u32m4_tumu __riscv_vssubu_vx_u32m4_tumu
#define vssubu_vv_u32m8_tumu __riscv_vssubu_vv_u32m8_tumu
#define vssubu_vx_u32m8_tumu __riscv_vssubu_vx_u32m8_tumu
#define vssubu_vv_u64m1_tumu __riscv_vssubu_vv_u64m1_tumu
#define vssubu_vx_u64m1_tumu __riscv_vssubu_vx_u64m1_tumu
#define vssubu_vv_u64m2_tumu __riscv_vssubu_vv_u64m2_tumu
#define vssubu_vx_u64m2_tumu __riscv_vssubu_vx_u64m2_tumu
#define vssubu_vv_u64m4_tumu __riscv_vssubu_vv_u64m4_tumu
#define vssubu_vx_u64m4_tumu __riscv_vssubu_vx_u64m4_tumu
#define vssubu_vv_u64m8_tumu __riscv_vssubu_vv_u64m8_tumu
#define vssubu_vx_u64m8_tumu __riscv_vssubu_vx_u64m8_tumu
// masked functions
#define vsadd_vv_i8mf8_tama __riscv_vsadd_vv_i8mf8_m
#define vsadd_vx_i8mf8_tama __riscv_vsadd_vx_i8mf8_m
#define vsadd_vv_i8mf4_tama __riscv_vsadd_vv_i8mf4_m
#define vsadd_vx_i8mf4_tama __riscv_vsadd_vx_i8mf4_m
#define vsadd_vv_i8mf2_tama __riscv_vsadd_vv_i8mf2_m
#define vsadd_vx_i8mf2_tama __riscv_vsadd_vx_i8mf2_m
#define vsadd_vv_i8m1_tama __riscv_vsadd_vv_i8m1_m
#define vsadd_vx_i8m1_tama __riscv_vsadd_vx_i8m1_m
#define vsadd_vv_i8m2_tama __riscv_vsadd_vv_i8m2_m
#define vsadd_vx_i8m2_tama __riscv_vsadd_vx_i8m2_m
#define vsadd_vv_i8m4_tama __riscv_vsadd_vv_i8m4_m
#define vsadd_vx_i8m4_tama __riscv_vsadd_vx_i8m4_m
#define vsadd_vv_i8m8_tama __riscv_vsadd_vv_i8m8_m
#define vsadd_vx_i8m8_tama __riscv_vsadd_vx_i8m8_m
#define vsadd_vv_i16mf4_tama __riscv_vsadd_vv_i16mf4_m
#define vsadd_vx_i16mf4_tama __riscv_vsadd_vx_i16mf4_m
#define vsadd_vv_i16mf2_tama __riscv_vsadd_vv_i16mf2_m
#define vsadd_vx_i16mf2_tama __riscv_vsadd_vx_i16mf2_m
#define vsadd_vv_i16m1_tama __riscv_vsadd_vv_i16m1_m
#define vsadd_vx_i16m1_tama __riscv_vsadd_vx_i16m1_m
#define vsadd_vv_i16m2_tama __riscv_vsadd_vv_i16m2_m
#define vsadd_vx_i16m2_tama __riscv_vsadd_vx_i16m2_m
#define vsadd_vv_i16m4_tama __riscv_vsadd_vv_i16m4_m
#define vsadd_vx_i16m4_tama __riscv_vsadd_vx_i16m4_m
#define vsadd_vv_i16m8_tama __riscv_vsadd_vv_i16m8_m
#define vsadd_vx_i16m8_tama __riscv_vsadd_vx_i16m8_m
#define vsadd_vv_i32mf2_tama __riscv_vsadd_vv_i32mf2_m
#define vsadd_vx_i32mf2_tama __riscv_vsadd_vx_i32mf2_m
#define vsadd_vv_i32m1_tama __riscv_vsadd_vv_i32m1_m
#define vsadd_vx_i32m1_tama __riscv_vsadd_vx_i32m1_m
#define vsadd_vv_i32m2_tama __riscv_vsadd_vv_i32m2_m
#define vsadd_vx_i32m2_tama __riscv_vsadd_vx_i32m2_m
#define vsadd_vv_i32m4_tama __riscv_vsadd_vv_i32m4_m
#define vsadd_vx_i32m4_tama __riscv_vsadd_vx_i32m4_m
#define vsadd_vv_i32m8_tama __riscv_vsadd_vv_i32m8_m
#define vsadd_vx_i32m8_tama __riscv_vsadd_vx_i32m8_m
#define vsadd_vv_i64m1_tama __riscv_vsadd_vv_i64m1_m
#define vsadd_vx_i64m1_tama __riscv_vsadd_vx_i64m1_m
#define vsadd_vv_i64m2_tama __riscv_vsadd_vv_i64m2_m
#define vsadd_vx_i64m2_tama __riscv_vsadd_vx_i64m2_m
#define vsadd_vv_i64m4_tama __riscv_vsadd_vv_i64m4_m
#define vsadd_vx_i64m4_tama __riscv_vsadd_vx_i64m4_m
#define vsadd_vv_i64m8_tama __riscv_vsadd_vv_i64m8_m
#define vsadd_vx_i64m8_tama __riscv_vsadd_vx_i64m8_m
#define vssub_vv_i8mf8_tama __riscv_vssub_vv_i8mf8_m
#define vssub_vx_i8mf8_tama __riscv_vssub_vx_i8mf8_m
#define vssub_vv_i8mf4_tama __riscv_vssub_vv_i8mf4_m
#define vssub_vx_i8mf4_tama __riscv_vssub_vx_i8mf4_m
#define vssub_vv_i8mf2_tama __riscv_vssub_vv_i8mf2_m
#define vssub_vx_i8mf2_tama __riscv_vssub_vx_i8mf2_m
#define vssub_vv_i8m1_tama __riscv_vssub_vv_i8m1_m
#define vssub_vx_i8m1_tama __riscv_vssub_vx_i8m1_m
#define vssub_vv_i8m2_tama __riscv_vssub_vv_i8m2_m
#define vssub_vx_i8m2_tama __riscv_vssub_vx_i8m2_m
#define vssub_vv_i8m4_tama __riscv_vssub_vv_i8m4_m
#define vssub_vx_i8m4_tama __riscv_vssub_vx_i8m4_m
#define vssub_vv_i8m8_tama __riscv_vssub_vv_i8m8_m
#define vssub_vx_i8m8_tama __riscv_vssub_vx_i8m8_m
#define vssub_vv_i16mf4_tama __riscv_vssub_vv_i16mf4_m
#define vssub_vx_i16mf4_tama __riscv_vssub_vx_i16mf4_m
#define vssub_vv_i16mf2_tama __riscv_vssub_vv_i16mf2_m
#define vssub_vx_i16mf2_tama __riscv_vssub_vx_i16mf2_m
#define vssub_vv_i16m1_tama __riscv_vssub_vv_i16m1_m
#define vssub_vx_i16m1_tama __riscv_vssub_vx_i16m1_m
#define vssub_vv_i16m2_tama __riscv_vssub_vv_i16m2_m
#define vssub_vx_i16m2_tama __riscv_vssub_vx_i16m2_m
#define vssub_vv_i16m4_tama __riscv_vssub_vv_i16m4_m
#define vssub_vx_i16m4_tama __riscv_vssub_vx_i16m4_m
#define vssub_vv_i16m8_tama __riscv_vssub_vv_i16m8_m
#define vssub_vx_i16m8_tama __riscv_vssub_vx_i16m8_m
#define vssub_vv_i32mf2_tama __riscv_vssub_vv_i32mf2_m
#define vssub_vx_i32mf2_tama __riscv_vssub_vx_i32mf2_m
#define vssub_vv_i32m1_tama __riscv_vssub_vv_i32m1_m
#define vssub_vx_i32m1_tama __riscv_vssub_vx_i32m1_m
#define vssub_vv_i32m2_tama __riscv_vssub_vv_i32m2_m
#define vssub_vx_i32m2_tama __riscv_vssub_vx_i32m2_m
#define vssub_vv_i32m4_tama __riscv_vssub_vv_i32m4_m
#define vssub_vx_i32m4_tama __riscv_vssub_vx_i32m4_m
#define vssub_vv_i32m8_tama __riscv_vssub_vv_i32m8_m
#define vssub_vx_i32m8_tama __riscv_vssub_vx_i32m8_m
#define vssub_vv_i64m1_tama __riscv_vssub_vv_i64m1_m
#define vssub_vx_i64m1_tama __riscv_vssub_vx_i64m1_m
#define vssub_vv_i64m2_tama __riscv_vssub_vv_i64m2_m
#define vssub_vx_i64m2_tama __riscv_vssub_vx_i64m2_m
#define vssub_vv_i64m4_tama __riscv_vssub_vv_i64m4_m
#define vssub_vx_i64m4_tama __riscv_vssub_vx_i64m4_m
#define vssub_vv_i64m8_tama __riscv_vssub_vv_i64m8_m
#define vssub_vx_i64m8_tama __riscv_vssub_vx_i64m8_m
#define vsaddu_vv_u8mf8_tama __riscv_vsaddu_vv_u8mf8_m
#define vsaddu_vx_u8mf8_tama __riscv_vsaddu_vx_u8mf8_m
#define vsaddu_vv_u8mf4_tama __riscv_vsaddu_vv_u8mf4_m
#define vsaddu_vx_u8mf4_tama __riscv_vsaddu_vx_u8mf4_m
#define vsaddu_vv_u8mf2_tama __riscv_vsaddu_vv_u8mf2_m
#define vsaddu_vx_u8mf2_tama __riscv_vsaddu_vx_u8mf2_m
#define vsaddu_vv_u8m1_tama __riscv_vsaddu_vv_u8m1_m
#define vsaddu_vx_u8m1_tama __riscv_vsaddu_vx_u8m1_m
#define vsaddu_vv_u8m2_tama __riscv_vsaddu_vv_u8m2_m
#define vsaddu_vx_u8m2_tama __riscv_vsaddu_vx_u8m2_m
#define vsaddu_vv_u8m4_tama __riscv_vsaddu_vv_u8m4_m
#define vsaddu_vx_u8m4_tama __riscv_vsaddu_vx_u8m4_m
#define vsaddu_vv_u8m8_tama __riscv_vsaddu_vv_u8m8_m
#define vsaddu_vx_u8m8_tama __riscv_vsaddu_vx_u8m8_m
#define vsaddu_vv_u16mf4_tama __riscv_vsaddu_vv_u16mf4_m
#define vsaddu_vx_u16mf4_tama __riscv_vsaddu_vx_u16mf4_m
#define vsaddu_vv_u16mf2_tama __riscv_vsaddu_vv_u16mf2_m
#define vsaddu_vx_u16mf2_tama __riscv_vsaddu_vx_u16mf2_m
#define vsaddu_vv_u16m1_tama __riscv_vsaddu_vv_u16m1_m
#define vsaddu_vx_u16m1_tama __riscv_vsaddu_vx_u16m1_m
#define vsaddu_vv_u16m2_tama __riscv_vsaddu_vv_u16m2_m
#define vsaddu_vx_u16m2_tama __riscv_vsaddu_vx_u16m2_m
#define vsaddu_vv_u16m4_tama __riscv_vsaddu_vv_u16m4_m
#define vsaddu_vx_u16m4_tama __riscv_vsaddu_vx_u16m4_m
#define vsaddu_vv_u16m8_tama __riscv_vsaddu_vv_u16m8_m
#define vsaddu_vx_u16m8_tama __riscv_vsaddu_vx_u16m8_m
#define vsaddu_vv_u32mf2_tama __riscv_vsaddu_vv_u32mf2_m
#define vsaddu_vx_u32mf2_tama __riscv_vsaddu_vx_u32mf2_m
#define vsaddu_vv_u32m1_tama __riscv_vsaddu_vv_u32m1_m
#define vsaddu_vx_u32m1_tama __riscv_vsaddu_vx_u32m1_m
#define vsaddu_vv_u32m2_tama __riscv_vsaddu_vv_u32m2_m
#define vsaddu_vx_u32m2_tama __riscv_vsaddu_vx_u32m2_m
#define vsaddu_vv_u32m4_tama __riscv_vsaddu_vv_u32m4_m
#define vsaddu_vx_u32m4_tama __riscv_vsaddu_vx_u32m4_m
#define vsaddu_vv_u32m8_tama __riscv_vsaddu_vv_u32m8_m
#define vsaddu_vx_u32m8_tama __riscv_vsaddu_vx_u32m8_m
#define vsaddu_vv_u64m1_tama __riscv_vsaddu_vv_u64m1_m
#define vsaddu_vx_u64m1_tama __riscv_vsaddu_vx_u64m1_m
#define vsaddu_vv_u64m2_tama __riscv_vsaddu_vv_u64m2_m
#define vsaddu_vx_u64m2_tama __riscv_vsaddu_vx_u64m2_m
#define vsaddu_vv_u64m4_tama __riscv_vsaddu_vv_u64m4_m
#define vsaddu_vx_u64m4_tama __riscv_vsaddu_vx_u64m4_m
#define vsaddu_vv_u64m8_tama __riscv_vsaddu_vv_u64m8_m
#define vsaddu_vx_u64m8_tama __riscv_vsaddu_vx_u64m8_m
#define vssubu_vv_u8mf8_tama __riscv_vssubu_vv_u8mf8_m
#define vssubu_vx_u8mf8_tama __riscv_vssubu_vx_u8mf8_m
#define vssubu_vv_u8mf4_tama __riscv_vssubu_vv_u8mf4_m
#define vssubu_vx_u8mf4_tama __riscv_vssubu_vx_u8mf4_m
#define vssubu_vv_u8mf2_tama __riscv_vssubu_vv_u8mf2_m
#define vssubu_vx_u8mf2_tama __riscv_vssubu_vx_u8mf2_m
#define vssubu_vv_u8m1_tama __riscv_vssubu_vv_u8m1_m
#define vssubu_vx_u8m1_tama __riscv_vssubu_vx_u8m1_m
#define vssubu_vv_u8m2_tama __riscv_vssubu_vv_u8m2_m
#define vssubu_vx_u8m2_tama __riscv_vssubu_vx_u8m2_m
#define vssubu_vv_u8m4_tama __riscv_vssubu_vv_u8m4_m
#define vssubu_vx_u8m4_tama __riscv_vssubu_vx_u8m4_m
#define vssubu_vv_u8m8_tama __riscv_vssubu_vv_u8m8_m
#define vssubu_vx_u8m8_tama __riscv_vssubu_vx_u8m8_m
#define vssubu_vv_u16mf4_tama __riscv_vssubu_vv_u16mf4_m
#define vssubu_vx_u16mf4_tama __riscv_vssubu_vx_u16mf4_m
#define vssubu_vv_u16mf2_tama __riscv_vssubu_vv_u16mf2_m
#define vssubu_vx_u16mf2_tama __riscv_vssubu_vx_u16mf2_m
#define vssubu_vv_u16m1_tama __riscv_vssubu_vv_u16m1_m
#define vssubu_vx_u16m1_tama __riscv_vssubu_vx_u16m1_m
#define vssubu_vv_u16m2_tama __riscv_vssubu_vv_u16m2_m
#define vssubu_vx_u16m2_tama __riscv_vssubu_vx_u16m2_m
#define vssubu_vv_u16m4_tama __riscv_vssubu_vv_u16m4_m
#define vssubu_vx_u16m4_tama __riscv_vssubu_vx_u16m4_m
#define vssubu_vv_u16m8_tama __riscv_vssubu_vv_u16m8_m
#define vssubu_vx_u16m8_tama __riscv_vssubu_vx_u16m8_m
#define vssubu_vv_u32mf2_tama __riscv_vssubu_vv_u32mf2_m
#define vssubu_vx_u32mf2_tama __riscv_vssubu_vx_u32mf2_m
#define vssubu_vv_u32m1_tama __riscv_vssubu_vv_u32m1_m
#define vssubu_vx_u32m1_tama __riscv_vssubu_vx_u32m1_m
#define vssubu_vv_u32m2_tama __riscv_vssubu_vv_u32m2_m
#define vssubu_vx_u32m2_tama __riscv_vssubu_vx_u32m2_m
#define vssubu_vv_u32m4_tama __riscv_vssubu_vv_u32m4_m
#define vssubu_vx_u32m4_tama __riscv_vssubu_vx_u32m4_m
#define vssubu_vv_u32m8_tama __riscv_vssubu_vv_u32m8_m
#define vssubu_vx_u32m8_tama __riscv_vssubu_vx_u32m8_m
#define vssubu_vv_u64m1_tama __riscv_vssubu_vv_u64m1_m
#define vssubu_vx_u64m1_tama __riscv_vssubu_vx_u64m1_m
#define vssubu_vv_u64m2_tama __riscv_vssubu_vv_u64m2_m
#define vssubu_vx_u64m2_tama __riscv_vssubu_vx_u64m2_m
#define vssubu_vv_u64m4_tama __riscv_vssubu_vv_u64m4_m
#define vssubu_vx_u64m4_tama __riscv_vssubu_vx_u64m4_m
#define vssubu_vv_u64m8_tama __riscv_vssubu_vv_u64m8_m
#define vssubu_vx_u64m8_tama __riscv_vssubu_vx_u64m8_m
// masked functions
#define vsadd_vv_i8mf8_tamu __riscv_vsadd_vv_i8mf8_mu
#define vsadd_vx_i8mf8_tamu __riscv_vsadd_vx_i8mf8_mu
#define vsadd_vv_i8mf4_tamu __riscv_vsadd_vv_i8mf4_mu
#define vsadd_vx_i8mf4_tamu __riscv_vsadd_vx_i8mf4_mu
#define vsadd_vv_i8mf2_tamu __riscv_vsadd_vv_i8mf2_mu
#define vsadd_vx_i8mf2_tamu __riscv_vsadd_vx_i8mf2_mu
#define vsadd_vv_i8m1_tamu __riscv_vsadd_vv_i8m1_mu
#define vsadd_vx_i8m1_tamu __riscv_vsadd_vx_i8m1_mu
#define vsadd_vv_i8m2_tamu __riscv_vsadd_vv_i8m2_mu
#define vsadd_vx_i8m2_tamu __riscv_vsadd_vx_i8m2_mu
#define vsadd_vv_i8m4_tamu __riscv_vsadd_vv_i8m4_mu
#define vsadd_vx_i8m4_tamu __riscv_vsadd_vx_i8m4_mu
#define vsadd_vv_i8m8_tamu __riscv_vsadd_vv_i8m8_mu
#define vsadd_vx_i8m8_tamu __riscv_vsadd_vx_i8m8_mu
#define vsadd_vv_i16mf4_tamu __riscv_vsadd_vv_i16mf4_mu
#define vsadd_vx_i16mf4_tamu __riscv_vsadd_vx_i16mf4_mu
#define vsadd_vv_i16mf2_tamu __riscv_vsadd_vv_i16mf2_mu
#define vsadd_vx_i16mf2_tamu __riscv_vsadd_vx_i16mf2_mu
#define vsadd_vv_i16m1_tamu __riscv_vsadd_vv_i16m1_mu
#define vsadd_vx_i16m1_tamu __riscv_vsadd_vx_i16m1_mu
#define vsadd_vv_i16m2_tamu __riscv_vsadd_vv_i16m2_mu
#define vsadd_vx_i16m2_tamu __riscv_vsadd_vx_i16m2_mu
#define vsadd_vv_i16m4_tamu __riscv_vsadd_vv_i16m4_mu
#define vsadd_vx_i16m4_tamu __riscv_vsadd_vx_i16m4_mu
#define vsadd_vv_i16m8_tamu __riscv_vsadd_vv_i16m8_mu
#define vsadd_vx_i16m8_tamu __riscv_vsadd_vx_i16m8_mu
#define vsadd_vv_i32mf2_tamu __riscv_vsadd_vv_i32mf2_mu
#define vsadd_vx_i32mf2_tamu __riscv_vsadd_vx_i32mf2_mu
#define vsadd_vv_i32m1_tamu __riscv_vsadd_vv_i32m1_mu
#define vsadd_vx_i32m1_tamu __riscv_vsadd_vx_i32m1_mu
#define vsadd_vv_i32m2_tamu __riscv_vsadd_vv_i32m2_mu
#define vsadd_vx_i32m2_tamu __riscv_vsadd_vx_i32m2_mu
#define vsadd_vv_i32m4_tamu __riscv_vsadd_vv_i32m4_mu
#define vsadd_vx_i32m4_tamu __riscv_vsadd_vx_i32m4_mu
#define vsadd_vv_i32m8_tamu __riscv_vsadd_vv_i32m8_mu
#define vsadd_vx_i32m8_tamu __riscv_vsadd_vx_i32m8_mu
#define vsadd_vv_i64m1_tamu __riscv_vsadd_vv_i64m1_mu
#define vsadd_vx_i64m1_tamu __riscv_vsadd_vx_i64m1_mu
#define vsadd_vv_i64m2_tamu __riscv_vsadd_vv_i64m2_mu
#define vsadd_vx_i64m2_tamu __riscv_vsadd_vx_i64m2_mu
#define vsadd_vv_i64m4_tamu __riscv_vsadd_vv_i64m4_mu
#define vsadd_vx_i64m4_tamu __riscv_vsadd_vx_i64m4_mu
#define vsadd_vv_i64m8_tamu __riscv_vsadd_vv_i64m8_mu
#define vsadd_vx_i64m8_tamu __riscv_vsadd_vx_i64m8_mu
#define vssub_vv_i8mf8_tamu __riscv_vssub_vv_i8mf8_mu
#define vssub_vx_i8mf8_tamu __riscv_vssub_vx_i8mf8_mu
#define vssub_vv_i8mf4_tamu __riscv_vssub_vv_i8mf4_mu
#define vssub_vx_i8mf4_tamu __riscv_vssub_vx_i8mf4_mu
#define vssub_vv_i8mf2_tamu __riscv_vssub_vv_i8mf2_mu
#define vssub_vx_i8mf2_tamu __riscv_vssub_vx_i8mf2_mu
#define vssub_vv_i8m1_tamu __riscv_vssub_vv_i8m1_mu
#define vssub_vx_i8m1_tamu __riscv_vssub_vx_i8m1_mu
#define vssub_vv_i8m2_tamu __riscv_vssub_vv_i8m2_mu
#define vssub_vx_i8m2_tamu __riscv_vssub_vx_i8m2_mu
#define vssub_vv_i8m4_tamu __riscv_vssub_vv_i8m4_mu
#define vssub_vx_i8m4_tamu __riscv_vssub_vx_i8m4_mu
#define vssub_vv_i8m8_tamu __riscv_vssub_vv_i8m8_mu
#define vssub_vx_i8m8_tamu __riscv_vssub_vx_i8m8_mu
#define vssub_vv_i16mf4_tamu __riscv_vssub_vv_i16mf4_mu
#define vssub_vx_i16mf4_tamu __riscv_vssub_vx_i16mf4_mu
#define vssub_vv_i16mf2_tamu __riscv_vssub_vv_i16mf2_mu
#define vssub_vx_i16mf2_tamu __riscv_vssub_vx_i16mf2_mu
#define vssub_vv_i16m1_tamu __riscv_vssub_vv_i16m1_mu
#define vssub_vx_i16m1_tamu __riscv_vssub_vx_i16m1_mu
#define vssub_vv_i16m2_tamu __riscv_vssub_vv_i16m2_mu
#define vssub_vx_i16m2_tamu __riscv_vssub_vx_i16m2_mu
#define vssub_vv_i16m4_tamu __riscv_vssub_vv_i16m4_mu
#define vssub_vx_i16m4_tamu __riscv_vssub_vx_i16m4_mu
#define vssub_vv_i16m8_tamu __riscv_vssub_vv_i16m8_mu
#define vssub_vx_i16m8_tamu __riscv_vssub_vx_i16m8_mu
#define vssub_vv_i32mf2_tamu __riscv_vssub_vv_i32mf2_mu
#define vssub_vx_i32mf2_tamu __riscv_vssub_vx_i32mf2_mu
#define vssub_vv_i32m1_tamu __riscv_vssub_vv_i32m1_mu
#define vssub_vx_i32m1_tamu __riscv_vssub_vx_i32m1_mu
#define vssub_vv_i32m2_tamu __riscv_vssub_vv_i32m2_mu
#define vssub_vx_i32m2_tamu __riscv_vssub_vx_i32m2_mu
#define vssub_vv_i32m4_tamu __riscv_vssub_vv_i32m4_mu
#define vssub_vx_i32m4_tamu __riscv_vssub_vx_i32m4_mu
#define vssub_vv_i32m8_tamu __riscv_vssub_vv_i32m8_mu
#define vssub_vx_i32m8_tamu __riscv_vssub_vx_i32m8_mu
#define vssub_vv_i64m1_tamu __riscv_vssub_vv_i64m1_mu
#define vssub_vx_i64m1_tamu __riscv_vssub_vx_i64m1_mu
#define vssub_vv_i64m2_tamu __riscv_vssub_vv_i64m2_mu
#define vssub_vx_i64m2_tamu __riscv_vssub_vx_i64m2_mu
#define vssub_vv_i64m4_tamu __riscv_vssub_vv_i64m4_mu
#define vssub_vx_i64m4_tamu __riscv_vssub_vx_i64m4_mu
#define vssub_vv_i64m8_tamu __riscv_vssub_vv_i64m8_mu
#define vssub_vx_i64m8_tamu __riscv_vssub_vx_i64m8_mu
#define vsaddu_vv_u8mf8_tamu __riscv_vsaddu_vv_u8mf8_mu
#define vsaddu_vx_u8mf8_tamu __riscv_vsaddu_vx_u8mf8_mu
#define vsaddu_vv_u8mf4_tamu __riscv_vsaddu_vv_u8mf4_mu
#define vsaddu_vx_u8mf4_tamu __riscv_vsaddu_vx_u8mf4_mu
#define vsaddu_vv_u8mf2_tamu __riscv_vsaddu_vv_u8mf2_mu
#define vsaddu_vx_u8mf2_tamu __riscv_vsaddu_vx_u8mf2_mu
#define vsaddu_vv_u8m1_tamu __riscv_vsaddu_vv_u8m1_mu
#define vsaddu_vx_u8m1_tamu __riscv_vsaddu_vx_u8m1_mu
#define vsaddu_vv_u8m2_tamu __riscv_vsaddu_vv_u8m2_mu
#define vsaddu_vx_u8m2_tamu __riscv_vsaddu_vx_u8m2_mu
#define vsaddu_vv_u8m4_tamu __riscv_vsaddu_vv_u8m4_mu
#define vsaddu_vx_u8m4_tamu __riscv_vsaddu_vx_u8m4_mu
#define vsaddu_vv_u8m8_tamu __riscv_vsaddu_vv_u8m8_mu
#define vsaddu_vx_u8m8_tamu __riscv_vsaddu_vx_u8m8_mu
#define vsaddu_vv_u16mf4_tamu __riscv_vsaddu_vv_u16mf4_mu
#define vsaddu_vx_u16mf4_tamu __riscv_vsaddu_vx_u16mf4_mu
#define vsaddu_vv_u16mf2_tamu __riscv_vsaddu_vv_u16mf2_mu
#define vsaddu_vx_u16mf2_tamu __riscv_vsaddu_vx_u16mf2_mu
#define vsaddu_vv_u16m1_tamu __riscv_vsaddu_vv_u16m1_mu
#define vsaddu_vx_u16m1_tamu __riscv_vsaddu_vx_u16m1_mu
#define vsaddu_vv_u16m2_tamu __riscv_vsaddu_vv_u16m2_mu
#define vsaddu_vx_u16m2_tamu __riscv_vsaddu_vx_u16m2_mu
#define vsaddu_vv_u16m4_tamu __riscv_vsaddu_vv_u16m4_mu
#define vsaddu_vx_u16m4_tamu __riscv_vsaddu_vx_u16m4_mu
#define vsaddu_vv_u16m8_tamu __riscv_vsaddu_vv_u16m8_mu
#define vsaddu_vx_u16m8_tamu __riscv_vsaddu_vx_u16m8_mu
#define vsaddu_vv_u32mf2_tamu __riscv_vsaddu_vv_u32mf2_mu
#define vsaddu_vx_u32mf2_tamu __riscv_vsaddu_vx_u32mf2_mu
#define vsaddu_vv_u32m1_tamu __riscv_vsaddu_vv_u32m1_mu
#define vsaddu_vx_u32m1_tamu __riscv_vsaddu_vx_u32m1_mu
#define vsaddu_vv_u32m2_tamu __riscv_vsaddu_vv_u32m2_mu
#define vsaddu_vx_u32m2_tamu __riscv_vsaddu_vx_u32m2_mu
#define vsaddu_vv_u32m4_tamu __riscv_vsaddu_vv_u32m4_mu
#define vsaddu_vx_u32m4_tamu __riscv_vsaddu_vx_u32m4_mu
#define vsaddu_vv_u32m8_tamu __riscv_vsaddu_vv_u32m8_mu
#define vsaddu_vx_u32m8_tamu __riscv_vsaddu_vx_u32m8_mu
#define vsaddu_vv_u64m1_tamu __riscv_vsaddu_vv_u64m1_mu
#define vsaddu_vx_u64m1_tamu __riscv_vsaddu_vx_u64m1_mu
#define vsaddu_vv_u64m2_tamu __riscv_vsaddu_vv_u64m2_mu
#define vsaddu_vx_u64m2_tamu __riscv_vsaddu_vx_u64m2_mu
#define vsaddu_vv_u64m4_tamu __riscv_vsaddu_vv_u64m4_mu
#define vsaddu_vx_u64m4_tamu __riscv_vsaddu_vx_u64m4_mu
#define vsaddu_vv_u64m8_tamu __riscv_vsaddu_vv_u64m8_mu
#define vsaddu_vx_u64m8_tamu __riscv_vsaddu_vx_u64m8_mu
#define vssubu_vv_u8mf8_tamu __riscv_vssubu_vv_u8mf8_mu
#define vssubu_vx_u8mf8_tamu __riscv_vssubu_vx_u8mf8_mu
#define vssubu_vv_u8mf4_tamu __riscv_vssubu_vv_u8mf4_mu
#define vssubu_vx_u8mf4_tamu __riscv_vssubu_vx_u8mf4_mu
#define vssubu_vv_u8mf2_tamu __riscv_vssubu_vv_u8mf2_mu
#define vssubu_vx_u8mf2_tamu __riscv_vssubu_vx_u8mf2_mu
#define vssubu_vv_u8m1_tamu __riscv_vssubu_vv_u8m1_mu
#define vssubu_vx_u8m1_tamu __riscv_vssubu_vx_u8m1_mu
#define vssubu_vv_u8m2_tamu __riscv_vssubu_vv_u8m2_mu
#define vssubu_vx_u8m2_tamu __riscv_vssubu_vx_u8m2_mu
#define vssubu_vv_u8m4_tamu __riscv_vssubu_vv_u8m4_mu
#define vssubu_vx_u8m4_tamu __riscv_vssubu_vx_u8m4_mu
#define vssubu_vv_u8m8_tamu __riscv_vssubu_vv_u8m8_mu
#define vssubu_vx_u8m8_tamu __riscv_vssubu_vx_u8m8_mu
#define vssubu_vv_u16mf4_tamu __riscv_vssubu_vv_u16mf4_mu
#define vssubu_vx_u16mf4_tamu __riscv_vssubu_vx_u16mf4_mu
#define vssubu_vv_u16mf2_tamu __riscv_vssubu_vv_u16mf2_mu
#define vssubu_vx_u16mf2_tamu __riscv_vssubu_vx_u16mf2_mu
#define vssubu_vv_u16m1_tamu __riscv_vssubu_vv_u16m1_mu
#define vssubu_vx_u16m1_tamu __riscv_vssubu_vx_u16m1_mu
#define vssubu_vv_u16m2_tamu __riscv_vssubu_vv_u16m2_mu
#define vssubu_vx_u16m2_tamu __riscv_vssubu_vx_u16m2_mu
#define vssubu_vv_u16m4_tamu __riscv_vssubu_vv_u16m4_mu
#define vssubu_vx_u16m4_tamu __riscv_vssubu_vx_u16m4_mu
#define vssubu_vv_u16m8_tamu __riscv_vssubu_vv_u16m8_mu
#define vssubu_vx_u16m8_tamu __riscv_vssubu_vx_u16m8_mu
#define vssubu_vv_u32mf2_tamu __riscv_vssubu_vv_u32mf2_mu
#define vssubu_vx_u32mf2_tamu __riscv_vssubu_vx_u32mf2_mu
#define vssubu_vv_u32m1_tamu __riscv_vssubu_vv_u32m1_mu
#define vssubu_vx_u32m1_tamu __riscv_vssubu_vx_u32m1_mu
#define vssubu_vv_u32m2_tamu __riscv_vssubu_vv_u32m2_mu
#define vssubu_vx_u32m2_tamu __riscv_vssubu_vx_u32m2_mu
#define vssubu_vv_u32m4_tamu __riscv_vssubu_vv_u32m4_mu
#define vssubu_vx_u32m4_tamu __riscv_vssubu_vx_u32m4_mu
#define vssubu_vv_u32m8_tamu __riscv_vssubu_vv_u32m8_mu
#define vssubu_vx_u32m8_tamu __riscv_vssubu_vx_u32m8_mu
#define vssubu_vv_u64m1_tamu __riscv_vssubu_vv_u64m1_mu
#define vssubu_vx_u64m1_tamu __riscv_vssubu_vx_u64m1_mu
#define vssubu_vv_u64m2_tamu __riscv_vssubu_vv_u64m2_mu
#define vssubu_vx_u64m2_tamu __riscv_vssubu_vx_u64m2_mu
#define vssubu_vv_u64m4_tamu __riscv_vssubu_vv_u64m4_mu
#define vssubu_vx_u64m4_tamu __riscv_vssubu_vx_u64m4_mu
#define vssubu_vv_u64m8_tamu __riscv_vssubu_vv_u64m8_mu
#define vssubu_vx_u64m8_tamu __riscv_vssubu_vx_u64m8_mu
#define vaadd_vv_i8mf8_tu __riscv_vaadd_vv_i8mf8_tu
#define vaadd_vx_i8mf8_tu __riscv_vaadd_vx_i8mf8_tu
#define vaadd_vv_i8mf4_tu __riscv_vaadd_vv_i8mf4_tu
#define vaadd_vx_i8mf4_tu __riscv_vaadd_vx_i8mf4_tu
#define vaadd_vv_i8mf2_tu __riscv_vaadd_vv_i8mf2_tu
#define vaadd_vx_i8mf2_tu __riscv_vaadd_vx_i8mf2_tu
#define vaadd_vv_i8m1_tu __riscv_vaadd_vv_i8m1_tu
#define vaadd_vx_i8m1_tu __riscv_vaadd_vx_i8m1_tu
#define vaadd_vv_i8m2_tu __riscv_vaadd_vv_i8m2_tu
#define vaadd_vx_i8m2_tu __riscv_vaadd_vx_i8m2_tu
#define vaadd_vv_i8m4_tu __riscv_vaadd_vv_i8m4_tu
#define vaadd_vx_i8m4_tu __riscv_vaadd_vx_i8m4_tu
#define vaadd_vv_i8m8_tu __riscv_vaadd_vv_i8m8_tu
#define vaadd_vx_i8m8_tu __riscv_vaadd_vx_i8m8_tu
#define vaadd_vv_i16mf4_tu __riscv_vaadd_vv_i16mf4_tu
#define vaadd_vx_i16mf4_tu __riscv_vaadd_vx_i16mf4_tu
#define vaadd_vv_i16mf2_tu __riscv_vaadd_vv_i16mf2_tu
#define vaadd_vx_i16mf2_tu __riscv_vaadd_vx_i16mf2_tu
#define vaadd_vv_i16m1_tu __riscv_vaadd_vv_i16m1_tu
#define vaadd_vx_i16m1_tu __riscv_vaadd_vx_i16m1_tu
#define vaadd_vv_i16m2_tu __riscv_vaadd_vv_i16m2_tu
#define vaadd_vx_i16m2_tu __riscv_vaadd_vx_i16m2_tu
#define vaadd_vv_i16m4_tu __riscv_vaadd_vv_i16m4_tu
#define vaadd_vx_i16m4_tu __riscv_vaadd_vx_i16m4_tu
#define vaadd_vv_i16m8_tu __riscv_vaadd_vv_i16m8_tu
#define vaadd_vx_i16m8_tu __riscv_vaadd_vx_i16m8_tu
#define vaadd_vv_i32mf2_tu __riscv_vaadd_vv_i32mf2_tu
#define vaadd_vx_i32mf2_tu __riscv_vaadd_vx_i32mf2_tu
#define vaadd_vv_i32m1_tu __riscv_vaadd_vv_i32m1_tu
#define vaadd_vx_i32m1_tu __riscv_vaadd_vx_i32m1_tu
#define vaadd_vv_i32m2_tu __riscv_vaadd_vv_i32m2_tu
#define vaadd_vx_i32m2_tu __riscv_vaadd_vx_i32m2_tu
#define vaadd_vv_i32m4_tu __riscv_vaadd_vv_i32m4_tu
#define vaadd_vx_i32m4_tu __riscv_vaadd_vx_i32m4_tu
#define vaadd_vv_i32m8_tu __riscv_vaadd_vv_i32m8_tu
#define vaadd_vx_i32m8_tu __riscv_vaadd_vx_i32m8_tu
#define vaadd_vv_i64m1_tu __riscv_vaadd_vv_i64m1_tu
#define vaadd_vx_i64m1_tu __riscv_vaadd_vx_i64m1_tu
#define vaadd_vv_i64m2_tu __riscv_vaadd_vv_i64m2_tu
#define vaadd_vx_i64m2_tu __riscv_vaadd_vx_i64m2_tu
#define vaadd_vv_i64m4_tu __riscv_vaadd_vv_i64m4_tu
#define vaadd_vx_i64m4_tu __riscv_vaadd_vx_i64m4_tu
#define vaadd_vv_i64m8_tu __riscv_vaadd_vv_i64m8_tu
#define vaadd_vx_i64m8_tu __riscv_vaadd_vx_i64m8_tu
#define vasub_vv_i8mf8_tu __riscv_vasub_vv_i8mf8_tu
#define vasub_vx_i8mf8_tu __riscv_vasub_vx_i8mf8_tu
#define vasub_vv_i8mf4_tu __riscv_vasub_vv_i8mf4_tu
#define vasub_vx_i8mf4_tu __riscv_vasub_vx_i8mf4_tu
#define vasub_vv_i8mf2_tu __riscv_vasub_vv_i8mf2_tu
#define vasub_vx_i8mf2_tu __riscv_vasub_vx_i8mf2_tu
#define vasub_vv_i8m1_tu __riscv_vasub_vv_i8m1_tu
#define vasub_vx_i8m1_tu __riscv_vasub_vx_i8m1_tu
#define vasub_vv_i8m2_tu __riscv_vasub_vv_i8m2_tu
#define vasub_vx_i8m2_tu __riscv_vasub_vx_i8m2_tu
#define vasub_vv_i8m4_tu __riscv_vasub_vv_i8m4_tu
#define vasub_vx_i8m4_tu __riscv_vasub_vx_i8m4_tu
#define vasub_vv_i8m8_tu __riscv_vasub_vv_i8m8_tu
#define vasub_vx_i8m8_tu __riscv_vasub_vx_i8m8_tu
#define vasub_vv_i16mf4_tu __riscv_vasub_vv_i16mf4_tu
#define vasub_vx_i16mf4_tu __riscv_vasub_vx_i16mf4_tu
#define vasub_vv_i16mf2_tu __riscv_vasub_vv_i16mf2_tu
#define vasub_vx_i16mf2_tu __riscv_vasub_vx_i16mf2_tu
#define vasub_vv_i16m1_tu __riscv_vasub_vv_i16m1_tu
#define vasub_vx_i16m1_tu __riscv_vasub_vx_i16m1_tu
#define vasub_vv_i16m2_tu __riscv_vasub_vv_i16m2_tu
#define vasub_vx_i16m2_tu __riscv_vasub_vx_i16m2_tu
#define vasub_vv_i16m4_tu __riscv_vasub_vv_i16m4_tu
#define vasub_vx_i16m4_tu __riscv_vasub_vx_i16m4_tu
#define vasub_vv_i16m8_tu __riscv_vasub_vv_i16m8_tu
#define vasub_vx_i16m8_tu __riscv_vasub_vx_i16m8_tu
#define vasub_vv_i32mf2_tu __riscv_vasub_vv_i32mf2_tu
#define vasub_vx_i32mf2_tu __riscv_vasub_vx_i32mf2_tu
#define vasub_vv_i32m1_tu __riscv_vasub_vv_i32m1_tu
#define vasub_vx_i32m1_tu __riscv_vasub_vx_i32m1_tu
#define vasub_vv_i32m2_tu __riscv_vasub_vv_i32m2_tu
#define vasub_vx_i32m2_tu __riscv_vasub_vx_i32m2_tu
#define vasub_vv_i32m4_tu __riscv_vasub_vv_i32m4_tu
#define vasub_vx_i32m4_tu __riscv_vasub_vx_i32m4_tu
#define vasub_vv_i32m8_tu __riscv_vasub_vv_i32m8_tu
#define vasub_vx_i32m8_tu __riscv_vasub_vx_i32m8_tu
#define vasub_vv_i64m1_tu __riscv_vasub_vv_i64m1_tu
#define vasub_vx_i64m1_tu __riscv_vasub_vx_i64m1_tu
#define vasub_vv_i64m2_tu __riscv_vasub_vv_i64m2_tu
#define vasub_vx_i64m2_tu __riscv_vasub_vx_i64m2_tu
#define vasub_vv_i64m4_tu __riscv_vasub_vv_i64m4_tu
#define vasub_vx_i64m4_tu __riscv_vasub_vx_i64m4_tu
#define vasub_vv_i64m8_tu __riscv_vasub_vv_i64m8_tu
#define vasub_vx_i64m8_tu __riscv_vasub_vx_i64m8_tu
#define vaaddu_vv_u8mf8_tu __riscv_vaaddu_vv_u8mf8_tu
#define vaaddu_vx_u8mf8_tu __riscv_vaaddu_vx_u8mf8_tu
#define vaaddu_vv_u8mf4_tu __riscv_vaaddu_vv_u8mf4_tu
#define vaaddu_vx_u8mf4_tu __riscv_vaaddu_vx_u8mf4_tu
#define vaaddu_vv_u8mf2_tu __riscv_vaaddu_vv_u8mf2_tu
#define vaaddu_vx_u8mf2_tu __riscv_vaaddu_vx_u8mf2_tu
#define vaaddu_vv_u8m1_tu __riscv_vaaddu_vv_u8m1_tu
#define vaaddu_vx_u8m1_tu __riscv_vaaddu_vx_u8m1_tu
#define vaaddu_vv_u8m2_tu __riscv_vaaddu_vv_u8m2_tu
#define vaaddu_vx_u8m2_tu __riscv_vaaddu_vx_u8m2_tu
#define vaaddu_vv_u8m4_tu __riscv_vaaddu_vv_u8m4_tu
#define vaaddu_vx_u8m4_tu __riscv_vaaddu_vx_u8m4_tu
#define vaaddu_vv_u8m8_tu __riscv_vaaddu_vv_u8m8_tu
#define vaaddu_vx_u8m8_tu __riscv_vaaddu_vx_u8m8_tu
#define vaaddu_vv_u16mf4_tu __riscv_vaaddu_vv_u16mf4_tu
#define vaaddu_vx_u16mf4_tu __riscv_vaaddu_vx_u16mf4_tu
#define vaaddu_vv_u16mf2_tu __riscv_vaaddu_vv_u16mf2_tu
#define vaaddu_vx_u16mf2_tu __riscv_vaaddu_vx_u16mf2_tu
#define vaaddu_vv_u16m1_tu __riscv_vaaddu_vv_u16m1_tu
#define vaaddu_vx_u16m1_tu __riscv_vaaddu_vx_u16m1_tu
#define vaaddu_vv_u16m2_tu __riscv_vaaddu_vv_u16m2_tu
#define vaaddu_vx_u16m2_tu __riscv_vaaddu_vx_u16m2_tu
#define vaaddu_vv_u16m4_tu __riscv_vaaddu_vv_u16m4_tu
#define vaaddu_vx_u16m4_tu __riscv_vaaddu_vx_u16m4_tu
#define vaaddu_vv_u16m8_tu __riscv_vaaddu_vv_u16m8_tu
#define vaaddu_vx_u16m8_tu __riscv_vaaddu_vx_u16m8_tu
#define vaaddu_vv_u32mf2_tu __riscv_vaaddu_vv_u32mf2_tu
#define vaaddu_vx_u32mf2_tu __riscv_vaaddu_vx_u32mf2_tu
#define vaaddu_vv_u32m1_tu __riscv_vaaddu_vv_u32m1_tu
#define vaaddu_vx_u32m1_tu __riscv_vaaddu_vx_u32m1_tu
#define vaaddu_vv_u32m2_tu __riscv_vaaddu_vv_u32m2_tu
#define vaaddu_vx_u32m2_tu __riscv_vaaddu_vx_u32m2_tu
#define vaaddu_vv_u32m4_tu __riscv_vaaddu_vv_u32m4_tu
#define vaaddu_vx_u32m4_tu __riscv_vaaddu_vx_u32m4_tu
#define vaaddu_vv_u32m8_tu __riscv_vaaddu_vv_u32m8_tu
#define vaaddu_vx_u32m8_tu __riscv_vaaddu_vx_u32m8_tu
#define vaaddu_vv_u64m1_tu __riscv_vaaddu_vv_u64m1_tu
#define vaaddu_vx_u64m1_tu __riscv_vaaddu_vx_u64m1_tu
#define vaaddu_vv_u64m2_tu __riscv_vaaddu_vv_u64m2_tu
#define vaaddu_vx_u64m2_tu __riscv_vaaddu_vx_u64m2_tu
#define vaaddu_vv_u64m4_tu __riscv_vaaddu_vv_u64m4_tu
#define vaaddu_vx_u64m4_tu __riscv_vaaddu_vx_u64m4_tu
#define vaaddu_vv_u64m8_tu __riscv_vaaddu_vv_u64m8_tu
#define vaaddu_vx_u64m8_tu __riscv_vaaddu_vx_u64m8_tu
#define vasubu_vv_u8mf8_tu __riscv_vasubu_vv_u8mf8_tu
#define vasubu_vx_u8mf8_tu __riscv_vasubu_vx_u8mf8_tu
#define vasubu_vv_u8mf4_tu __riscv_vasubu_vv_u8mf4_tu
#define vasubu_vx_u8mf4_tu __riscv_vasubu_vx_u8mf4_tu
#define vasubu_vv_u8mf2_tu __riscv_vasubu_vv_u8mf2_tu
#define vasubu_vx_u8mf2_tu __riscv_vasubu_vx_u8mf2_tu
#define vasubu_vv_u8m1_tu __riscv_vasubu_vv_u8m1_tu
#define vasubu_vx_u8m1_tu __riscv_vasubu_vx_u8m1_tu
#define vasubu_vv_u8m2_tu __riscv_vasubu_vv_u8m2_tu
#define vasubu_vx_u8m2_tu __riscv_vasubu_vx_u8m2_tu
#define vasubu_vv_u8m4_tu __riscv_vasubu_vv_u8m4_tu
#define vasubu_vx_u8m4_tu __riscv_vasubu_vx_u8m4_tu
#define vasubu_vv_u8m8_tu __riscv_vasubu_vv_u8m8_tu
#define vasubu_vx_u8m8_tu __riscv_vasubu_vx_u8m8_tu
#define vasubu_vv_u16mf4_tu __riscv_vasubu_vv_u16mf4_tu
#define vasubu_vx_u16mf4_tu __riscv_vasubu_vx_u16mf4_tu
#define vasubu_vv_u16mf2_tu __riscv_vasubu_vv_u16mf2_tu
#define vasubu_vx_u16mf2_tu __riscv_vasubu_vx_u16mf2_tu
#define vasubu_vv_u16m1_tu __riscv_vasubu_vv_u16m1_tu
#define vasubu_vx_u16m1_tu __riscv_vasubu_vx_u16m1_tu
#define vasubu_vv_u16m2_tu __riscv_vasubu_vv_u16m2_tu
#define vasubu_vx_u16m2_tu __riscv_vasubu_vx_u16m2_tu
#define vasubu_vv_u16m4_tu __riscv_vasubu_vv_u16m4_tu
#define vasubu_vx_u16m4_tu __riscv_vasubu_vx_u16m4_tu
#define vasubu_vv_u16m8_tu __riscv_vasubu_vv_u16m8_tu
#define vasubu_vx_u16m8_tu __riscv_vasubu_vx_u16m8_tu
#define vasubu_vv_u32mf2_tu __riscv_vasubu_vv_u32mf2_tu
#define vasubu_vx_u32mf2_tu __riscv_vasubu_vx_u32mf2_tu
#define vasubu_vv_u32m1_tu __riscv_vasubu_vv_u32m1_tu
#define vasubu_vx_u32m1_tu __riscv_vasubu_vx_u32m1_tu
#define vasubu_vv_u32m2_tu __riscv_vasubu_vv_u32m2_tu
#define vasubu_vx_u32m2_tu __riscv_vasubu_vx_u32m2_tu
#define vasubu_vv_u32m4_tu __riscv_vasubu_vv_u32m4_tu
#define vasubu_vx_u32m4_tu __riscv_vasubu_vx_u32m4_tu
#define vasubu_vv_u32m8_tu __riscv_vasubu_vv_u32m8_tu
#define vasubu_vx_u32m8_tu __riscv_vasubu_vx_u32m8_tu
#define vasubu_vv_u64m1_tu __riscv_vasubu_vv_u64m1_tu
#define vasubu_vx_u64m1_tu __riscv_vasubu_vx_u64m1_tu
#define vasubu_vv_u64m2_tu __riscv_vasubu_vv_u64m2_tu
#define vasubu_vx_u64m2_tu __riscv_vasubu_vx_u64m2_tu
#define vasubu_vv_u64m4_tu __riscv_vasubu_vv_u64m4_tu
#define vasubu_vx_u64m4_tu __riscv_vasubu_vx_u64m4_tu
#define vasubu_vv_u64m8_tu __riscv_vasubu_vv_u64m8_tu
#define vasubu_vx_u64m8_tu __riscv_vasubu_vx_u64m8_tu
#define vaadd_vv_i8mf8_ta __riscv_vaadd_vv_i8mf8
#define vaadd_vx_i8mf8_ta __riscv_vaadd_vx_i8mf8
#define vaadd_vv_i8mf4_ta __riscv_vaadd_vv_i8mf4
#define vaadd_vx_i8mf4_ta __riscv_vaadd_vx_i8mf4
#define vaadd_vv_i8mf2_ta __riscv_vaadd_vv_i8mf2
#define vaadd_vx_i8mf2_ta __riscv_vaadd_vx_i8mf2
#define vaadd_vv_i8m1_ta __riscv_vaadd_vv_i8m1
#define vaadd_vx_i8m1_ta __riscv_vaadd_vx_i8m1
#define vaadd_vv_i8m2_ta __riscv_vaadd_vv_i8m2
#define vaadd_vx_i8m2_ta __riscv_vaadd_vx_i8m2
#define vaadd_vv_i8m4_ta __riscv_vaadd_vv_i8m4
#define vaadd_vx_i8m4_ta __riscv_vaadd_vx_i8m4
#define vaadd_vv_i8m8_ta __riscv_vaadd_vv_i8m8
#define vaadd_vx_i8m8_ta __riscv_vaadd_vx_i8m8
#define vaadd_vv_i16mf4_ta __riscv_vaadd_vv_i16mf4
#define vaadd_vx_i16mf4_ta __riscv_vaadd_vx_i16mf4
#define vaadd_vv_i16mf2_ta __riscv_vaadd_vv_i16mf2
#define vaadd_vx_i16mf2_ta __riscv_vaadd_vx_i16mf2
#define vaadd_vv_i16m1_ta __riscv_vaadd_vv_i16m1
#define vaadd_vx_i16m1_ta __riscv_vaadd_vx_i16m1
#define vaadd_vv_i16m2_ta __riscv_vaadd_vv_i16m2
#define vaadd_vx_i16m2_ta __riscv_vaadd_vx_i16m2
#define vaadd_vv_i16m4_ta __riscv_vaadd_vv_i16m4
#define vaadd_vx_i16m4_ta __riscv_vaadd_vx_i16m4
#define vaadd_vv_i16m8_ta __riscv_vaadd_vv_i16m8
#define vaadd_vx_i16m8_ta __riscv_vaadd_vx_i16m8
#define vaadd_vv_i32mf2_ta __riscv_vaadd_vv_i32mf2
#define vaadd_vx_i32mf2_ta __riscv_vaadd_vx_i32mf2
#define vaadd_vv_i32m1_ta __riscv_vaadd_vv_i32m1
#define vaadd_vx_i32m1_ta __riscv_vaadd_vx_i32m1
#define vaadd_vv_i32m2_ta __riscv_vaadd_vv_i32m2
#define vaadd_vx_i32m2_ta __riscv_vaadd_vx_i32m2
#define vaadd_vv_i32m4_ta __riscv_vaadd_vv_i32m4
#define vaadd_vx_i32m4_ta __riscv_vaadd_vx_i32m4
#define vaadd_vv_i32m8_ta __riscv_vaadd_vv_i32m8
#define vaadd_vx_i32m8_ta __riscv_vaadd_vx_i32m8
#define vaadd_vv_i64m1_ta __riscv_vaadd_vv_i64m1
#define vaadd_vx_i64m1_ta __riscv_vaadd_vx_i64m1
#define vaadd_vv_i64m2_ta __riscv_vaadd_vv_i64m2
#define vaadd_vx_i64m2_ta __riscv_vaadd_vx_i64m2
#define vaadd_vv_i64m4_ta __riscv_vaadd_vv_i64m4
#define vaadd_vx_i64m4_ta __riscv_vaadd_vx_i64m4
#define vaadd_vv_i64m8_ta __riscv_vaadd_vv_i64m8
#define vaadd_vx_i64m8_ta __riscv_vaadd_vx_i64m8
#define vasub_vv_i8mf8_ta __riscv_vasub_vv_i8mf8
#define vasub_vx_i8mf8_ta __riscv_vasub_vx_i8mf8
#define vasub_vv_i8mf4_ta __riscv_vasub_vv_i8mf4
#define vasub_vx_i8mf4_ta __riscv_vasub_vx_i8mf4
#define vasub_vv_i8mf2_ta __riscv_vasub_vv_i8mf2
#define vasub_vx_i8mf2_ta __riscv_vasub_vx_i8mf2
#define vasub_vv_i8m1_ta __riscv_vasub_vv_i8m1
#define vasub_vx_i8m1_ta __riscv_vasub_vx_i8m1
#define vasub_vv_i8m2_ta __riscv_vasub_vv_i8m2
#define vasub_vx_i8m2_ta __riscv_vasub_vx_i8m2
#define vasub_vv_i8m4_ta __riscv_vasub_vv_i8m4
#define vasub_vx_i8m4_ta __riscv_vasub_vx_i8m4
#define vasub_vv_i8m8_ta __riscv_vasub_vv_i8m8
#define vasub_vx_i8m8_ta __riscv_vasub_vx_i8m8
#define vasub_vv_i16mf4_ta __riscv_vasub_vv_i16mf4
#define vasub_vx_i16mf4_ta __riscv_vasub_vx_i16mf4
#define vasub_vv_i16mf2_ta __riscv_vasub_vv_i16mf2
#define vasub_vx_i16mf2_ta __riscv_vasub_vx_i16mf2
#define vasub_vv_i16m1_ta __riscv_vasub_vv_i16m1
#define vasub_vx_i16m1_ta __riscv_vasub_vx_i16m1
#define vasub_vv_i16m2_ta __riscv_vasub_vv_i16m2
#define vasub_vx_i16m2_ta __riscv_vasub_vx_i16m2
#define vasub_vv_i16m4_ta __riscv_vasub_vv_i16m4
#define vasub_vx_i16m4_ta __riscv_vasub_vx_i16m4
#define vasub_vv_i16m8_ta __riscv_vasub_vv_i16m8
#define vasub_vx_i16m8_ta __riscv_vasub_vx_i16m8
#define vasub_vv_i32mf2_ta __riscv_vasub_vv_i32mf2
#define vasub_vx_i32mf2_ta __riscv_vasub_vx_i32mf2
#define vasub_vv_i32m1_ta __riscv_vasub_vv_i32m1
#define vasub_vx_i32m1_ta __riscv_vasub_vx_i32m1
#define vasub_vv_i32m2_ta __riscv_vasub_vv_i32m2
#define vasub_vx_i32m2_ta __riscv_vasub_vx_i32m2
#define vasub_vv_i32m4_ta __riscv_vasub_vv_i32m4
#define vasub_vx_i32m4_ta __riscv_vasub_vx_i32m4
#define vasub_vv_i32m8_ta __riscv_vasub_vv_i32m8
#define vasub_vx_i32m8_ta __riscv_vasub_vx_i32m8
#define vasub_vv_i64m1_ta __riscv_vasub_vv_i64m1
#define vasub_vx_i64m1_ta __riscv_vasub_vx_i64m1
#define vasub_vv_i64m2_ta __riscv_vasub_vv_i64m2
#define vasub_vx_i64m2_ta __riscv_vasub_vx_i64m2
#define vasub_vv_i64m4_ta __riscv_vasub_vv_i64m4
#define vasub_vx_i64m4_ta __riscv_vasub_vx_i64m4
#define vasub_vv_i64m8_ta __riscv_vasub_vv_i64m8
#define vasub_vx_i64m8_ta __riscv_vasub_vx_i64m8
#define vaaddu_vv_u8mf8_ta __riscv_vaaddu_vv_u8mf8
#define vaaddu_vx_u8mf8_ta __riscv_vaaddu_vx_u8mf8
#define vaaddu_vv_u8mf4_ta __riscv_vaaddu_vv_u8mf4
#define vaaddu_vx_u8mf4_ta __riscv_vaaddu_vx_u8mf4
#define vaaddu_vv_u8mf2_ta __riscv_vaaddu_vv_u8mf2
#define vaaddu_vx_u8mf2_ta __riscv_vaaddu_vx_u8mf2
#define vaaddu_vv_u8m1_ta __riscv_vaaddu_vv_u8m1
#define vaaddu_vx_u8m1_ta __riscv_vaaddu_vx_u8m1
#define vaaddu_vv_u8m2_ta __riscv_vaaddu_vv_u8m2
#define vaaddu_vx_u8m2_ta __riscv_vaaddu_vx_u8m2
#define vaaddu_vv_u8m4_ta __riscv_vaaddu_vv_u8m4
#define vaaddu_vx_u8m4_ta __riscv_vaaddu_vx_u8m4
#define vaaddu_vv_u8m8_ta __riscv_vaaddu_vv_u8m8
#define vaaddu_vx_u8m8_ta __riscv_vaaddu_vx_u8m8
#define vaaddu_vv_u16mf4_ta __riscv_vaaddu_vv_u16mf4
#define vaaddu_vx_u16mf4_ta __riscv_vaaddu_vx_u16mf4
#define vaaddu_vv_u16mf2_ta __riscv_vaaddu_vv_u16mf2
#define vaaddu_vx_u16mf2_ta __riscv_vaaddu_vx_u16mf2
#define vaaddu_vv_u16m1_ta __riscv_vaaddu_vv_u16m1
#define vaaddu_vx_u16m1_ta __riscv_vaaddu_vx_u16m1
#define vaaddu_vv_u16m2_ta __riscv_vaaddu_vv_u16m2
#define vaaddu_vx_u16m2_ta __riscv_vaaddu_vx_u16m2
#define vaaddu_vv_u16m4_ta __riscv_vaaddu_vv_u16m4
#define vaaddu_vx_u16m4_ta __riscv_vaaddu_vx_u16m4
#define vaaddu_vv_u16m8_ta __riscv_vaaddu_vv_u16m8
#define vaaddu_vx_u16m8_ta __riscv_vaaddu_vx_u16m8
#define vaaddu_vv_u32mf2_ta __riscv_vaaddu_vv_u32mf2
#define vaaddu_vx_u32mf2_ta __riscv_vaaddu_vx_u32mf2
#define vaaddu_vv_u32m1_ta __riscv_vaaddu_vv_u32m1
#define vaaddu_vx_u32m1_ta __riscv_vaaddu_vx_u32m1
#define vaaddu_vv_u32m2_ta __riscv_vaaddu_vv_u32m2
#define vaaddu_vx_u32m2_ta __riscv_vaaddu_vx_u32m2
#define vaaddu_vv_u32m4_ta __riscv_vaaddu_vv_u32m4
#define vaaddu_vx_u32m4_ta __riscv_vaaddu_vx_u32m4
#define vaaddu_vv_u32m8_ta __riscv_vaaddu_vv_u32m8
#define vaaddu_vx_u32m8_ta __riscv_vaaddu_vx_u32m8
#define vaaddu_vv_u64m1_ta __riscv_vaaddu_vv_u64m1
#define vaaddu_vx_u64m1_ta __riscv_vaaddu_vx_u64m1
#define vaaddu_vv_u64m2_ta __riscv_vaaddu_vv_u64m2
#define vaaddu_vx_u64m2_ta __riscv_vaaddu_vx_u64m2
#define vaaddu_vv_u64m4_ta __riscv_vaaddu_vv_u64m4
#define vaaddu_vx_u64m4_ta __riscv_vaaddu_vx_u64m4
#define vaaddu_vv_u64m8_ta __riscv_vaaddu_vv_u64m8
#define vaaddu_vx_u64m8_ta __riscv_vaaddu_vx_u64m8
#define vasubu_vv_u8mf8_ta __riscv_vasubu_vv_u8mf8
#define vasubu_vx_u8mf8_ta __riscv_vasubu_vx_u8mf8
#define vasubu_vv_u8mf4_ta __riscv_vasubu_vv_u8mf4
#define vasubu_vx_u8mf4_ta __riscv_vasubu_vx_u8mf4
#define vasubu_vv_u8mf2_ta __riscv_vasubu_vv_u8mf2
#define vasubu_vx_u8mf2_ta __riscv_vasubu_vx_u8mf2
#define vasubu_vv_u8m1_ta __riscv_vasubu_vv_u8m1
#define vasubu_vx_u8m1_ta __riscv_vasubu_vx_u8m1
#define vasubu_vv_u8m2_ta __riscv_vasubu_vv_u8m2
#define vasubu_vx_u8m2_ta __riscv_vasubu_vx_u8m2
#define vasubu_vv_u8m4_ta __riscv_vasubu_vv_u8m4
#define vasubu_vx_u8m4_ta __riscv_vasubu_vx_u8m4
#define vasubu_vv_u8m8_ta __riscv_vasubu_vv_u8m8
#define vasubu_vx_u8m8_ta __riscv_vasubu_vx_u8m8
#define vasubu_vv_u16mf4_ta __riscv_vasubu_vv_u16mf4
#define vasubu_vx_u16mf4_ta __riscv_vasubu_vx_u16mf4
#define vasubu_vv_u16mf2_ta __riscv_vasubu_vv_u16mf2
#define vasubu_vx_u16mf2_ta __riscv_vasubu_vx_u16mf2
#define vasubu_vv_u16m1_ta __riscv_vasubu_vv_u16m1
#define vasubu_vx_u16m1_ta __riscv_vasubu_vx_u16m1
#define vasubu_vv_u16m2_ta __riscv_vasubu_vv_u16m2
#define vasubu_vx_u16m2_ta __riscv_vasubu_vx_u16m2
#define vasubu_vv_u16m4_ta __riscv_vasubu_vv_u16m4
#define vasubu_vx_u16m4_ta __riscv_vasubu_vx_u16m4
#define vasubu_vv_u16m8_ta __riscv_vasubu_vv_u16m8
#define vasubu_vx_u16m8_ta __riscv_vasubu_vx_u16m8
#define vasubu_vv_u32mf2_ta __riscv_vasubu_vv_u32mf2
#define vasubu_vx_u32mf2_ta __riscv_vasubu_vx_u32mf2
#define vasubu_vv_u32m1_ta __riscv_vasubu_vv_u32m1
#define vasubu_vx_u32m1_ta __riscv_vasubu_vx_u32m1
#define vasubu_vv_u32m2_ta __riscv_vasubu_vv_u32m2
#define vasubu_vx_u32m2_ta __riscv_vasubu_vx_u32m2
#define vasubu_vv_u32m4_ta __riscv_vasubu_vv_u32m4
#define vasubu_vx_u32m4_ta __riscv_vasubu_vx_u32m4
#define vasubu_vv_u32m8_ta __riscv_vasubu_vv_u32m8
#define vasubu_vx_u32m8_ta __riscv_vasubu_vx_u32m8
#define vasubu_vv_u64m1_ta __riscv_vasubu_vv_u64m1
#define vasubu_vx_u64m1_ta __riscv_vasubu_vx_u64m1
#define vasubu_vv_u64m2_ta __riscv_vasubu_vv_u64m2
#define vasubu_vx_u64m2_ta __riscv_vasubu_vx_u64m2
#define vasubu_vv_u64m4_ta __riscv_vasubu_vv_u64m4
#define vasubu_vx_u64m4_ta __riscv_vasubu_vx_u64m4
#define vasubu_vv_u64m8_ta __riscv_vasubu_vv_u64m8
#define vasubu_vx_u64m8_ta __riscv_vasubu_vx_u64m8
// masked functions
#define vaadd_vv_i8mf8_tuma __riscv_vaadd_vv_i8mf8_tum
#define vaadd_vx_i8mf8_tuma __riscv_vaadd_vx_i8mf8_tum
#define vaadd_vv_i8mf4_tuma __riscv_vaadd_vv_i8mf4_tum
#define vaadd_vx_i8mf4_tuma __riscv_vaadd_vx_i8mf4_tum
#define vaadd_vv_i8mf2_tuma __riscv_vaadd_vv_i8mf2_tum
#define vaadd_vx_i8mf2_tuma __riscv_vaadd_vx_i8mf2_tum
#define vaadd_vv_i8m1_tuma __riscv_vaadd_vv_i8m1_tum
#define vaadd_vx_i8m1_tuma __riscv_vaadd_vx_i8m1_tum
#define vaadd_vv_i8m2_tuma __riscv_vaadd_vv_i8m2_tum
#define vaadd_vx_i8m2_tuma __riscv_vaadd_vx_i8m2_tum
#define vaadd_vv_i8m4_tuma __riscv_vaadd_vv_i8m4_tum
#define vaadd_vx_i8m4_tuma __riscv_vaadd_vx_i8m4_tum
#define vaadd_vv_i8m8_tuma __riscv_vaadd_vv_i8m8_tum
#define vaadd_vx_i8m8_tuma __riscv_vaadd_vx_i8m8_tum
#define vaadd_vv_i16mf4_tuma __riscv_vaadd_vv_i16mf4_tum
#define vaadd_vx_i16mf4_tuma __riscv_vaadd_vx_i16mf4_tum
#define vaadd_vv_i16mf2_tuma __riscv_vaadd_vv_i16mf2_tum
#define vaadd_vx_i16mf2_tuma __riscv_vaadd_vx_i16mf2_tum
#define vaadd_vv_i16m1_tuma __riscv_vaadd_vv_i16m1_tum
#define vaadd_vx_i16m1_tuma __riscv_vaadd_vx_i16m1_tum
#define vaadd_vv_i16m2_tuma __riscv_vaadd_vv_i16m2_tum
#define vaadd_vx_i16m2_tuma __riscv_vaadd_vx_i16m2_tum
#define vaadd_vv_i16m4_tuma __riscv_vaadd_vv_i16m4_tum
#define vaadd_vx_i16m4_tuma __riscv_vaadd_vx_i16m4_tum
#define vaadd_vv_i16m8_tuma __riscv_vaadd_vv_i16m8_tum
#define vaadd_vx_i16m8_tuma __riscv_vaadd_vx_i16m8_tum
#define vaadd_vv_i32mf2_tuma __riscv_vaadd_vv_i32mf2_tum
#define vaadd_vx_i32mf2_tuma __riscv_vaadd_vx_i32mf2_tum
#define vaadd_vv_i32m1_tuma __riscv_vaadd_vv_i32m1_tum
#define vaadd_vx_i32m1_tuma __riscv_vaadd_vx_i32m1_tum
#define vaadd_vv_i32m2_tuma __riscv_vaadd_vv_i32m2_tum
#define vaadd_vx_i32m2_tuma __riscv_vaadd_vx_i32m2_tum
#define vaadd_vv_i32m4_tuma __riscv_vaadd_vv_i32m4_tum
#define vaadd_vx_i32m4_tuma __riscv_vaadd_vx_i32m4_tum
#define vaadd_vv_i32m8_tuma __riscv_vaadd_vv_i32m8_tum
#define vaadd_vx_i32m8_tuma __riscv_vaadd_vx_i32m8_tum
#define vaadd_vv_i64m1_tuma __riscv_vaadd_vv_i64m1_tum
#define vaadd_vx_i64m1_tuma __riscv_vaadd_vx_i64m1_tum
#define vaadd_vv_i64m2_tuma __riscv_vaadd_vv_i64m2_tum
#define vaadd_vx_i64m2_tuma __riscv_vaadd_vx_i64m2_tum
#define vaadd_vv_i64m4_tuma __riscv_vaadd_vv_i64m4_tum
#define vaadd_vx_i64m4_tuma __riscv_vaadd_vx_i64m4_tum
#define vaadd_vv_i64m8_tuma __riscv_vaadd_vv_i64m8_tum
#define vaadd_vx_i64m8_tuma __riscv_vaadd_vx_i64m8_tum
#define vasub_vv_i8mf8_tuma __riscv_vasub_vv_i8mf8_tum
#define vasub_vx_i8mf8_tuma __riscv_vasub_vx_i8mf8_tum
#define vasub_vv_i8mf4_tuma __riscv_vasub_vv_i8mf4_tum
#define vasub_vx_i8mf4_tuma __riscv_vasub_vx_i8mf4_tum
#define vasub_vv_i8mf2_tuma __riscv_vasub_vv_i8mf2_tum
#define vasub_vx_i8mf2_tuma __riscv_vasub_vx_i8mf2_tum
#define vasub_vv_i8m1_tuma __riscv_vasub_vv_i8m1_tum
#define vasub_vx_i8m1_tuma __riscv_vasub_vx_i8m1_tum
#define vasub_vv_i8m2_tuma __riscv_vasub_vv_i8m2_tum
#define vasub_vx_i8m2_tuma __riscv_vasub_vx_i8m2_tum
#define vasub_vv_i8m4_tuma __riscv_vasub_vv_i8m4_tum
#define vasub_vx_i8m4_tuma __riscv_vasub_vx_i8m4_tum
#define vasub_vv_i8m8_tuma __riscv_vasub_vv_i8m8_tum
#define vasub_vx_i8m8_tuma __riscv_vasub_vx_i8m8_tum
#define vasub_vv_i16mf4_tuma __riscv_vasub_vv_i16mf4_tum
#define vasub_vx_i16mf4_tuma __riscv_vasub_vx_i16mf4_tum
#define vasub_vv_i16mf2_tuma __riscv_vasub_vv_i16mf2_tum
#define vasub_vx_i16mf2_tuma __riscv_vasub_vx_i16mf2_tum
#define vasub_vv_i16m1_tuma __riscv_vasub_vv_i16m1_tum
#define vasub_vx_i16m1_tuma __riscv_vasub_vx_i16m1_tum
#define vasub_vv_i16m2_tuma __riscv_vasub_vv_i16m2_tum
#define vasub_vx_i16m2_tuma __riscv_vasub_vx_i16m2_tum
#define vasub_vv_i16m4_tuma __riscv_vasub_vv_i16m4_tum
#define vasub_vx_i16m4_tuma __riscv_vasub_vx_i16m4_tum
#define vasub_vv_i16m8_tuma __riscv_vasub_vv_i16m8_tum
#define vasub_vx_i16m8_tuma __riscv_vasub_vx_i16m8_tum
#define vasub_vv_i32mf2_tuma __riscv_vasub_vv_i32mf2_tum
#define vasub_vx_i32mf2_tuma __riscv_vasub_vx_i32mf2_tum
#define vasub_vv_i32m1_tuma __riscv_vasub_vv_i32m1_tum
#define vasub_vx_i32m1_tuma __riscv_vasub_vx_i32m1_tum
#define vasub_vv_i32m2_tuma __riscv_vasub_vv_i32m2_tum
#define vasub_vx_i32m2_tuma __riscv_vasub_vx_i32m2_tum
#define vasub_vv_i32m4_tuma __riscv_vasub_vv_i32m4_tum
#define vasub_vx_i32m4_tuma __riscv_vasub_vx_i32m4_tum
#define vasub_vv_i32m8_tuma __riscv_vasub_vv_i32m8_tum
#define vasub_vx_i32m8_tuma __riscv_vasub_vx_i32m8_tum
#define vasub_vv_i64m1_tuma __riscv_vasub_vv_i64m1_tum
#define vasub_vx_i64m1_tuma __riscv_vasub_vx_i64m1_tum
#define vasub_vv_i64m2_tuma __riscv_vasub_vv_i64m2_tum
#define vasub_vx_i64m2_tuma __riscv_vasub_vx_i64m2_tum
#define vasub_vv_i64m4_tuma __riscv_vasub_vv_i64m4_tum
#define vasub_vx_i64m4_tuma __riscv_vasub_vx_i64m4_tum
#define vasub_vv_i64m8_tuma __riscv_vasub_vv_i64m8_tum
#define vasub_vx_i64m8_tuma __riscv_vasub_vx_i64m8_tum
#define vaaddu_vv_u8mf8_tuma __riscv_vaaddu_vv_u8mf8_tum
#define vaaddu_vx_u8mf8_tuma __riscv_vaaddu_vx_u8mf8_tum
#define vaaddu_vv_u8mf4_tuma __riscv_vaaddu_vv_u8mf4_tum
#define vaaddu_vx_u8mf4_tuma __riscv_vaaddu_vx_u8mf4_tum
#define vaaddu_vv_u8mf2_tuma __riscv_vaaddu_vv_u8mf2_tum
#define vaaddu_vx_u8mf2_tuma __riscv_vaaddu_vx_u8mf2_tum
#define vaaddu_vv_u8m1_tuma __riscv_vaaddu_vv_u8m1_tum
#define vaaddu_vx_u8m1_tuma __riscv_vaaddu_vx_u8m1_tum
#define vaaddu_vv_u8m2_tuma __riscv_vaaddu_vv_u8m2_tum
#define vaaddu_vx_u8m2_tuma __riscv_vaaddu_vx_u8m2_tum
#define vaaddu_vv_u8m4_tuma __riscv_vaaddu_vv_u8m4_tum
#define vaaddu_vx_u8m4_tuma __riscv_vaaddu_vx_u8m4_tum
#define vaaddu_vv_u8m8_tuma __riscv_vaaddu_vv_u8m8_tum
#define vaaddu_vx_u8m8_tuma __riscv_vaaddu_vx_u8m8_tum
#define vaaddu_vv_u16mf4_tuma __riscv_vaaddu_vv_u16mf4_tum
#define vaaddu_vx_u16mf4_tuma __riscv_vaaddu_vx_u16mf4_tum
#define vaaddu_vv_u16mf2_tuma __riscv_vaaddu_vv_u16mf2_tum
#define vaaddu_vx_u16mf2_tuma __riscv_vaaddu_vx_u16mf2_tum
#define vaaddu_vv_u16m1_tuma __riscv_vaaddu_vv_u16m1_tum
#define vaaddu_vx_u16m1_tuma __riscv_vaaddu_vx_u16m1_tum
#define vaaddu_vv_u16m2_tuma __riscv_vaaddu_vv_u16m2_tum
#define vaaddu_vx_u16m2_tuma __riscv_vaaddu_vx_u16m2_tum
#define vaaddu_vv_u16m4_tuma __riscv_vaaddu_vv_u16m4_tum
#define vaaddu_vx_u16m4_tuma __riscv_vaaddu_vx_u16m4_tum
#define vaaddu_vv_u16m8_tuma __riscv_vaaddu_vv_u16m8_tum
#define vaaddu_vx_u16m8_tuma __riscv_vaaddu_vx_u16m8_tum
#define vaaddu_vv_u32mf2_tuma __riscv_vaaddu_vv_u32mf2_tum
#define vaaddu_vx_u32mf2_tuma __riscv_vaaddu_vx_u32mf2_tum
#define vaaddu_vv_u32m1_tuma __riscv_vaaddu_vv_u32m1_tum
#define vaaddu_vx_u32m1_tuma __riscv_vaaddu_vx_u32m1_tum
#define vaaddu_vv_u32m2_tuma __riscv_vaaddu_vv_u32m2_tum
#define vaaddu_vx_u32m2_tuma __riscv_vaaddu_vx_u32m2_tum
#define vaaddu_vv_u32m4_tuma __riscv_vaaddu_vv_u32m4_tum
#define vaaddu_vx_u32m4_tuma __riscv_vaaddu_vx_u32m4_tum
#define vaaddu_vv_u32m8_tuma __riscv_vaaddu_vv_u32m8_tum
#define vaaddu_vx_u32m8_tuma __riscv_vaaddu_vx_u32m8_tum
#define vaaddu_vv_u64m1_tuma __riscv_vaaddu_vv_u64m1_tum
#define vaaddu_vx_u64m1_tuma __riscv_vaaddu_vx_u64m1_tum
#define vaaddu_vv_u64m2_tuma __riscv_vaaddu_vv_u64m2_tum
#define vaaddu_vx_u64m2_tuma __riscv_vaaddu_vx_u64m2_tum
#define vaaddu_vv_u64m4_tuma __riscv_vaaddu_vv_u64m4_tum
#define vaaddu_vx_u64m4_tuma __riscv_vaaddu_vx_u64m4_tum
#define vaaddu_vv_u64m8_tuma __riscv_vaaddu_vv_u64m8_tum
#define vaaddu_vx_u64m8_tuma __riscv_vaaddu_vx_u64m8_tum
#define vasubu_vv_u8mf8_tuma __riscv_vasubu_vv_u8mf8_tum
#define vasubu_vx_u8mf8_tuma __riscv_vasubu_vx_u8mf8_tum
#define vasubu_vv_u8mf4_tuma __riscv_vasubu_vv_u8mf4_tum
#define vasubu_vx_u8mf4_tuma __riscv_vasubu_vx_u8mf4_tum
#define vasubu_vv_u8mf2_tuma __riscv_vasubu_vv_u8mf2_tum
#define vasubu_vx_u8mf2_tuma __riscv_vasubu_vx_u8mf2_tum
#define vasubu_vv_u8m1_tuma __riscv_vasubu_vv_u8m1_tum
#define vasubu_vx_u8m1_tuma __riscv_vasubu_vx_u8m1_tum
#define vasubu_vv_u8m2_tuma __riscv_vasubu_vv_u8m2_tum
#define vasubu_vx_u8m2_tuma __riscv_vasubu_vx_u8m2_tum
#define vasubu_vv_u8m4_tuma __riscv_vasubu_vv_u8m4_tum
#define vasubu_vx_u8m4_tuma __riscv_vasubu_vx_u8m4_tum
#define vasubu_vv_u8m8_tuma __riscv_vasubu_vv_u8m8_tum
#define vasubu_vx_u8m8_tuma __riscv_vasubu_vx_u8m8_tum
#define vasubu_vv_u16mf4_tuma __riscv_vasubu_vv_u16mf4_tum
#define vasubu_vx_u16mf4_tuma __riscv_vasubu_vx_u16mf4_tum
#define vasubu_vv_u16mf2_tuma __riscv_vasubu_vv_u16mf2_tum
#define vasubu_vx_u16mf2_tuma __riscv_vasubu_vx_u16mf2_tum
#define vasubu_vv_u16m1_tuma __riscv_vasubu_vv_u16m1_tum
#define vasubu_vx_u16m1_tuma __riscv_vasubu_vx_u16m1_tum
#define vasubu_vv_u16m2_tuma __riscv_vasubu_vv_u16m2_tum
#define vasubu_vx_u16m2_tuma __riscv_vasubu_vx_u16m2_tum
#define vasubu_vv_u16m4_tuma __riscv_vasubu_vv_u16m4_tum
#define vasubu_vx_u16m4_tuma __riscv_vasubu_vx_u16m4_tum
#define vasubu_vv_u16m8_tuma __riscv_vasubu_vv_u16m8_tum
#define vasubu_vx_u16m8_tuma __riscv_vasubu_vx_u16m8_tum
#define vasubu_vv_u32mf2_tuma __riscv_vasubu_vv_u32mf2_tum
#define vasubu_vx_u32mf2_tuma __riscv_vasubu_vx_u32mf2_tum
#define vasubu_vv_u32m1_tuma __riscv_vasubu_vv_u32m1_tum
#define vasubu_vx_u32m1_tuma __riscv_vasubu_vx_u32m1_tum
#define vasubu_vv_u32m2_tuma __riscv_vasubu_vv_u32m2_tum
#define vasubu_vx_u32m2_tuma __riscv_vasubu_vx_u32m2_tum
#define vasubu_vv_u32m4_tuma __riscv_vasubu_vv_u32m4_tum
#define vasubu_vx_u32m4_tuma __riscv_vasubu_vx_u32m4_tum
#define vasubu_vv_u32m8_tuma __riscv_vasubu_vv_u32m8_tum
#define vasubu_vx_u32m8_tuma __riscv_vasubu_vx_u32m8_tum
#define vasubu_vv_u64m1_tuma __riscv_vasubu_vv_u64m1_tum
#define vasubu_vx_u64m1_tuma __riscv_vasubu_vx_u64m1_tum
#define vasubu_vv_u64m2_tuma __riscv_vasubu_vv_u64m2_tum
#define vasubu_vx_u64m2_tuma __riscv_vasubu_vx_u64m2_tum
#define vasubu_vv_u64m4_tuma __riscv_vasubu_vv_u64m4_tum
#define vasubu_vx_u64m4_tuma __riscv_vasubu_vx_u64m4_tum
#define vasubu_vv_u64m8_tuma __riscv_vasubu_vv_u64m8_tum
#define vasubu_vx_u64m8_tuma __riscv_vasubu_vx_u64m8_tum
// masked functions
#define vaadd_vv_i8mf8_tumu __riscv_vaadd_vv_i8mf8_tumu
#define vaadd_vx_i8mf8_tumu __riscv_vaadd_vx_i8mf8_tumu
#define vaadd_vv_i8mf4_tumu __riscv_vaadd_vv_i8mf4_tumu
#define vaadd_vx_i8mf4_tumu __riscv_vaadd_vx_i8mf4_tumu
#define vaadd_vv_i8mf2_tumu __riscv_vaadd_vv_i8mf2_tumu
#define vaadd_vx_i8mf2_tumu __riscv_vaadd_vx_i8mf2_tumu
#define vaadd_vv_i8m1_tumu __riscv_vaadd_vv_i8m1_tumu
#define vaadd_vx_i8m1_tumu __riscv_vaadd_vx_i8m1_tumu
#define vaadd_vv_i8m2_tumu __riscv_vaadd_vv_i8m2_tumu
#define vaadd_vx_i8m2_tumu __riscv_vaadd_vx_i8m2_tumu
#define vaadd_vv_i8m4_tumu __riscv_vaadd_vv_i8m4_tumu
#define vaadd_vx_i8m4_tumu __riscv_vaadd_vx_i8m4_tumu
#define vaadd_vv_i8m8_tumu __riscv_vaadd_vv_i8m8_tumu
#define vaadd_vx_i8m8_tumu __riscv_vaadd_vx_i8m8_tumu
#define vaadd_vv_i16mf4_tumu __riscv_vaadd_vv_i16mf4_tumu
#define vaadd_vx_i16mf4_tumu __riscv_vaadd_vx_i16mf4_tumu
#define vaadd_vv_i16mf2_tumu __riscv_vaadd_vv_i16mf2_tumu
#define vaadd_vx_i16mf2_tumu __riscv_vaadd_vx_i16mf2_tumu
#define vaadd_vv_i16m1_tumu __riscv_vaadd_vv_i16m1_tumu
#define vaadd_vx_i16m1_tumu __riscv_vaadd_vx_i16m1_tumu
#define vaadd_vv_i16m2_tumu __riscv_vaadd_vv_i16m2_tumu
#define vaadd_vx_i16m2_tumu __riscv_vaadd_vx_i16m2_tumu
#define vaadd_vv_i16m4_tumu __riscv_vaadd_vv_i16m4_tumu
#define vaadd_vx_i16m4_tumu __riscv_vaadd_vx_i16m4_tumu
#define vaadd_vv_i16m8_tumu __riscv_vaadd_vv_i16m8_tumu
#define vaadd_vx_i16m8_tumu __riscv_vaadd_vx_i16m8_tumu
#define vaadd_vv_i32mf2_tumu __riscv_vaadd_vv_i32mf2_tumu
#define vaadd_vx_i32mf2_tumu __riscv_vaadd_vx_i32mf2_tumu
#define vaadd_vv_i32m1_tumu __riscv_vaadd_vv_i32m1_tumu
#define vaadd_vx_i32m1_tumu __riscv_vaadd_vx_i32m1_tumu
#define vaadd_vv_i32m2_tumu __riscv_vaadd_vv_i32m2_tumu
#define vaadd_vx_i32m2_tumu __riscv_vaadd_vx_i32m2_tumu
#define vaadd_vv_i32m4_tumu __riscv_vaadd_vv_i32m4_tumu
#define vaadd_vx_i32m4_tumu __riscv_vaadd_vx_i32m4_tumu
#define vaadd_vv_i32m8_tumu __riscv_vaadd_vv_i32m8_tumu
#define vaadd_vx_i32m8_tumu __riscv_vaadd_vx_i32m8_tumu
#define vaadd_vv_i64m1_tumu __riscv_vaadd_vv_i64m1_tumu
#define vaadd_vx_i64m1_tumu __riscv_vaadd_vx_i64m1_tumu
#define vaadd_vv_i64m2_tumu __riscv_vaadd_vv_i64m2_tumu
#define vaadd_vx_i64m2_tumu __riscv_vaadd_vx_i64m2_tumu
#define vaadd_vv_i64m4_tumu __riscv_vaadd_vv_i64m4_tumu
#define vaadd_vx_i64m4_tumu __riscv_vaadd_vx_i64m4_tumu
#define vaadd_vv_i64m8_tumu __riscv_vaadd_vv_i64m8_tumu
#define vaadd_vx_i64m8_tumu __riscv_vaadd_vx_i64m8_tumu
#define vasub_vv_i8mf8_tumu __riscv_vasub_vv_i8mf8_tumu
#define vasub_vx_i8mf8_tumu __riscv_vasub_vx_i8mf8_tumu
#define vasub_vv_i8mf4_tumu __riscv_vasub_vv_i8mf4_tumu
#define vasub_vx_i8mf4_tumu __riscv_vasub_vx_i8mf4_tumu
#define vasub_vv_i8mf2_tumu __riscv_vasub_vv_i8mf2_tumu
#define vasub_vx_i8mf2_tumu __riscv_vasub_vx_i8mf2_tumu
#define vasub_vv_i8m1_tumu __riscv_vasub_vv_i8m1_tumu
#define vasub_vx_i8m1_tumu __riscv_vasub_vx_i8m1_tumu
#define vasub_vv_i8m2_tumu __riscv_vasub_vv_i8m2_tumu
#define vasub_vx_i8m2_tumu __riscv_vasub_vx_i8m2_tumu
#define vasub_vv_i8m4_tumu __riscv_vasub_vv_i8m4_tumu
#define vasub_vx_i8m4_tumu __riscv_vasub_vx_i8m4_tumu
#define vasub_vv_i8m8_tumu __riscv_vasub_vv_i8m8_tumu
#define vasub_vx_i8m8_tumu __riscv_vasub_vx_i8m8_tumu
#define vasub_vv_i16mf4_tumu __riscv_vasub_vv_i16mf4_tumu
#define vasub_vx_i16mf4_tumu __riscv_vasub_vx_i16mf4_tumu
#define vasub_vv_i16mf2_tumu __riscv_vasub_vv_i16mf2_tumu
#define vasub_vx_i16mf2_tumu __riscv_vasub_vx_i16mf2_tumu
#define vasub_vv_i16m1_tumu __riscv_vasub_vv_i16m1_tumu
#define vasub_vx_i16m1_tumu __riscv_vasub_vx_i16m1_tumu
#define vasub_vv_i16m2_tumu __riscv_vasub_vv_i16m2_tumu
#define vasub_vx_i16m2_tumu __riscv_vasub_vx_i16m2_tumu
#define vasub_vv_i16m4_tumu __riscv_vasub_vv_i16m4_tumu
#define vasub_vx_i16m4_tumu __riscv_vasub_vx_i16m4_tumu
#define vasub_vv_i16m8_tumu __riscv_vasub_vv_i16m8_tumu
#define vasub_vx_i16m8_tumu __riscv_vasub_vx_i16m8_tumu
#define vasub_vv_i32mf2_tumu __riscv_vasub_vv_i32mf2_tumu
#define vasub_vx_i32mf2_tumu __riscv_vasub_vx_i32mf2_tumu
#define vasub_vv_i32m1_tumu __riscv_vasub_vv_i32m1_tumu
#define vasub_vx_i32m1_tumu __riscv_vasub_vx_i32m1_tumu
#define vasub_vv_i32m2_tumu __riscv_vasub_vv_i32m2_tumu
#define vasub_vx_i32m2_tumu __riscv_vasub_vx_i32m2_tumu
#define vasub_vv_i32m4_tumu __riscv_vasub_vv_i32m4_tumu
#define vasub_vx_i32m4_tumu __riscv_vasub_vx_i32m4_tumu
#define vasub_vv_i32m8_tumu __riscv_vasub_vv_i32m8_tumu
#define vasub_vx_i32m8_tumu __riscv_vasub_vx_i32m8_tumu
#define vasub_vv_i64m1_tumu __riscv_vasub_vv_i64m1_tumu
#define vasub_vx_i64m1_tumu __riscv_vasub_vx_i64m1_tumu
#define vasub_vv_i64m2_tumu __riscv_vasub_vv_i64m2_tumu
#define vasub_vx_i64m2_tumu __riscv_vasub_vx_i64m2_tumu
#define vasub_vv_i64m4_tumu __riscv_vasub_vv_i64m4_tumu
#define vasub_vx_i64m4_tumu __riscv_vasub_vx_i64m4_tumu
#define vasub_vv_i64m8_tumu __riscv_vasub_vv_i64m8_tumu
#define vasub_vx_i64m8_tumu __riscv_vasub_vx_i64m8_tumu
#define vaaddu_vv_u8mf8_tumu __riscv_vaaddu_vv_u8mf8_tumu
#define vaaddu_vx_u8mf8_tumu __riscv_vaaddu_vx_u8mf8_tumu
#define vaaddu_vv_u8mf4_tumu __riscv_vaaddu_vv_u8mf4_tumu
#define vaaddu_vx_u8mf4_tumu __riscv_vaaddu_vx_u8mf4_tumu
#define vaaddu_vv_u8mf2_tumu __riscv_vaaddu_vv_u8mf2_tumu
#define vaaddu_vx_u8mf2_tumu __riscv_vaaddu_vx_u8mf2_tumu
#define vaaddu_vv_u8m1_tumu __riscv_vaaddu_vv_u8m1_tumu
#define vaaddu_vx_u8m1_tumu __riscv_vaaddu_vx_u8m1_tumu
#define vaaddu_vv_u8m2_tumu __riscv_vaaddu_vv_u8m2_tumu
#define vaaddu_vx_u8m2_tumu __riscv_vaaddu_vx_u8m2_tumu
#define vaaddu_vv_u8m4_tumu __riscv_vaaddu_vv_u8m4_tumu
#define vaaddu_vx_u8m4_tumu __riscv_vaaddu_vx_u8m4_tumu
#define vaaddu_vv_u8m8_tumu __riscv_vaaddu_vv_u8m8_tumu
#define vaaddu_vx_u8m8_tumu __riscv_vaaddu_vx_u8m8_tumu
#define vaaddu_vv_u16mf4_tumu __riscv_vaaddu_vv_u16mf4_tumu
#define vaaddu_vx_u16mf4_tumu __riscv_vaaddu_vx_u16mf4_tumu
#define vaaddu_vv_u16mf2_tumu __riscv_vaaddu_vv_u16mf2_tumu
#define vaaddu_vx_u16mf2_tumu __riscv_vaaddu_vx_u16mf2_tumu
#define vaaddu_vv_u16m1_tumu __riscv_vaaddu_vv_u16m1_tumu
#define vaaddu_vx_u16m1_tumu __riscv_vaaddu_vx_u16m1_tumu
#define vaaddu_vv_u16m2_tumu __riscv_vaaddu_vv_u16m2_tumu
#define vaaddu_vx_u16m2_tumu __riscv_vaaddu_vx_u16m2_tumu
#define vaaddu_vv_u16m4_tumu __riscv_vaaddu_vv_u16m4_tumu
#define vaaddu_vx_u16m4_tumu __riscv_vaaddu_vx_u16m4_tumu
#define vaaddu_vv_u16m8_tumu __riscv_vaaddu_vv_u16m8_tumu
#define vaaddu_vx_u16m8_tumu __riscv_vaaddu_vx_u16m8_tumu
#define vaaddu_vv_u32mf2_tumu __riscv_vaaddu_vv_u32mf2_tumu
#define vaaddu_vx_u32mf2_tumu __riscv_vaaddu_vx_u32mf2_tumu
#define vaaddu_vv_u32m1_tumu __riscv_vaaddu_vv_u32m1_tumu
#define vaaddu_vx_u32m1_tumu __riscv_vaaddu_vx_u32m1_tumu
#define vaaddu_vv_u32m2_tumu __riscv_vaaddu_vv_u32m2_tumu
#define vaaddu_vx_u32m2_tumu __riscv_vaaddu_vx_u32m2_tumu
#define vaaddu_vv_u32m4_tumu __riscv_vaaddu_vv_u32m4_tumu
#define vaaddu_vx_u32m4_tumu __riscv_vaaddu_vx_u32m4_tumu
#define vaaddu_vv_u32m8_tumu __riscv_vaaddu_vv_u32m8_tumu
#define vaaddu_vx_u32m8_tumu __riscv_vaaddu_vx_u32m8_tumu
#define vaaddu_vv_u64m1_tumu __riscv_vaaddu_vv_u64m1_tumu
#define vaaddu_vx_u64m1_tumu __riscv_vaaddu_vx_u64m1_tumu
#define vaaddu_vv_u64m2_tumu __riscv_vaaddu_vv_u64m2_tumu
#define vaaddu_vx_u64m2_tumu __riscv_vaaddu_vx_u64m2_tumu
#define vaaddu_vv_u64m4_tumu __riscv_vaaddu_vv_u64m4_tumu
#define vaaddu_vx_u64m4_tumu __riscv_vaaddu_vx_u64m4_tumu
#define vaaddu_vv_u64m8_tumu __riscv_vaaddu_vv_u64m8_tumu
#define vaaddu_vx_u64m8_tumu __riscv_vaaddu_vx_u64m8_tumu
#define vasubu_vv_u8mf8_tumu __riscv_vasubu_vv_u8mf8_tumu
#define vasubu_vx_u8mf8_tumu __riscv_vasubu_vx_u8mf8_tumu
#define vasubu_vv_u8mf4_tumu __riscv_vasubu_vv_u8mf4_tumu
#define vasubu_vx_u8mf4_tumu __riscv_vasubu_vx_u8mf4_tumu
#define vasubu_vv_u8mf2_tumu __riscv_vasubu_vv_u8mf2_tumu
#define vasubu_vx_u8mf2_tumu __riscv_vasubu_vx_u8mf2_tumu
#define vasubu_vv_u8m1_tumu __riscv_vasubu_vv_u8m1_tumu
#define vasubu_vx_u8m1_tumu __riscv_vasubu_vx_u8m1_tumu
#define vasubu_vv_u8m2_tumu __riscv_vasubu_vv_u8m2_tumu
#define vasubu_vx_u8m2_tumu __riscv_vasubu_vx_u8m2_tumu
#define vasubu_vv_u8m4_tumu __riscv_vasubu_vv_u8m4_tumu
#define vasubu_vx_u8m4_tumu __riscv_vasubu_vx_u8m4_tumu
#define vasubu_vv_u8m8_tumu __riscv_vasubu_vv_u8m8_tumu
#define vasubu_vx_u8m8_tumu __riscv_vasubu_vx_u8m8_tumu
#define vasubu_vv_u16mf4_tumu __riscv_vasubu_vv_u16mf4_tumu
#define vasubu_vx_u16mf4_tumu __riscv_vasubu_vx_u16mf4_tumu
#define vasubu_vv_u16mf2_tumu __riscv_vasubu_vv_u16mf2_tumu
#define vasubu_vx_u16mf2_tumu __riscv_vasubu_vx_u16mf2_tumu
#define vasubu_vv_u16m1_tumu __riscv_vasubu_vv_u16m1_tumu
#define vasubu_vx_u16m1_tumu __riscv_vasubu_vx_u16m1_tumu
#define vasubu_vv_u16m2_tumu __riscv_vasubu_vv_u16m2_tumu
#define vasubu_vx_u16m2_tumu __riscv_vasubu_vx_u16m2_tumu
#define vasubu_vv_u16m4_tumu __riscv_vasubu_vv_u16m4_tumu
#define vasubu_vx_u16m4_tumu __riscv_vasubu_vx_u16m4_tumu
#define vasubu_vv_u16m8_tumu __riscv_vasubu_vv_u16m8_tumu
#define vasubu_vx_u16m8_tumu __riscv_vasubu_vx_u16m8_tumu
#define vasubu_vv_u32mf2_tumu __riscv_vasubu_vv_u32mf2_tumu
#define vasubu_vx_u32mf2_tumu __riscv_vasubu_vx_u32mf2_tumu
#define vasubu_vv_u32m1_tumu __riscv_vasubu_vv_u32m1_tumu
#define vasubu_vx_u32m1_tumu __riscv_vasubu_vx_u32m1_tumu
#define vasubu_vv_u32m2_tumu __riscv_vasubu_vv_u32m2_tumu
#define vasubu_vx_u32m2_tumu __riscv_vasubu_vx_u32m2_tumu
#define vasubu_vv_u32m4_tumu __riscv_vasubu_vv_u32m4_tumu
#define vasubu_vx_u32m4_tumu __riscv_vasubu_vx_u32m4_tumu
#define vasubu_vv_u32m8_tumu __riscv_vasubu_vv_u32m8_tumu
#define vasubu_vx_u32m8_tumu __riscv_vasubu_vx_u32m8_tumu
#define vasubu_vv_u64m1_tumu __riscv_vasubu_vv_u64m1_tumu
#define vasubu_vx_u64m1_tumu __riscv_vasubu_vx_u64m1_tumu
#define vasubu_vv_u64m2_tumu __riscv_vasubu_vv_u64m2_tumu
#define vasubu_vx_u64m2_tumu __riscv_vasubu_vx_u64m2_tumu
#define vasubu_vv_u64m4_tumu __riscv_vasubu_vv_u64m4_tumu
#define vasubu_vx_u64m4_tumu __riscv_vasubu_vx_u64m4_tumu
#define vasubu_vv_u64m8_tumu __riscv_vasubu_vv_u64m8_tumu
#define vasubu_vx_u64m8_tumu __riscv_vasubu_vx_u64m8_tumu
// masked functions
#define vaadd_vv_i8mf8_tama __riscv_vaadd_vv_i8mf8_m
#define vaadd_vx_i8mf8_tama __riscv_vaadd_vx_i8mf8_m
#define vaadd_vv_i8mf4_tama __riscv_vaadd_vv_i8mf4_m
#define vaadd_vx_i8mf4_tama __riscv_vaadd_vx_i8mf4_m
#define vaadd_vv_i8mf2_tama __riscv_vaadd_vv_i8mf2_m
#define vaadd_vx_i8mf2_tama __riscv_vaadd_vx_i8mf2_m
#define vaadd_vv_i8m1_tama __riscv_vaadd_vv_i8m1_m
#define vaadd_vx_i8m1_tama __riscv_vaadd_vx_i8m1_m
#define vaadd_vv_i8m2_tama __riscv_vaadd_vv_i8m2_m
#define vaadd_vx_i8m2_tama __riscv_vaadd_vx_i8m2_m
#define vaadd_vv_i8m4_tama __riscv_vaadd_vv_i8m4_m
#define vaadd_vx_i8m4_tama __riscv_vaadd_vx_i8m4_m
#define vaadd_vv_i8m8_tama __riscv_vaadd_vv_i8m8_m
#define vaadd_vx_i8m8_tama __riscv_vaadd_vx_i8m8_m
#define vaadd_vv_i16mf4_tama __riscv_vaadd_vv_i16mf4_m
#define vaadd_vx_i16mf4_tama __riscv_vaadd_vx_i16mf4_m
#define vaadd_vv_i16mf2_tama __riscv_vaadd_vv_i16mf2_m
#define vaadd_vx_i16mf2_tama __riscv_vaadd_vx_i16mf2_m
#define vaadd_vv_i16m1_tama __riscv_vaadd_vv_i16m1_m
#define vaadd_vx_i16m1_tama __riscv_vaadd_vx_i16m1_m
#define vaadd_vv_i16m2_tama __riscv_vaadd_vv_i16m2_m
#define vaadd_vx_i16m2_tama __riscv_vaadd_vx_i16m2_m
#define vaadd_vv_i16m4_tama __riscv_vaadd_vv_i16m4_m
#define vaadd_vx_i16m4_tama __riscv_vaadd_vx_i16m4_m
#define vaadd_vv_i16m8_tama __riscv_vaadd_vv_i16m8_m
#define vaadd_vx_i16m8_tama __riscv_vaadd_vx_i16m8_m
#define vaadd_vv_i32mf2_tama __riscv_vaadd_vv_i32mf2_m
#define vaadd_vx_i32mf2_tama __riscv_vaadd_vx_i32mf2_m
#define vaadd_vv_i32m1_tama __riscv_vaadd_vv_i32m1_m
#define vaadd_vx_i32m1_tama __riscv_vaadd_vx_i32m1_m
#define vaadd_vv_i32m2_tama __riscv_vaadd_vv_i32m2_m
#define vaadd_vx_i32m2_tama __riscv_vaadd_vx_i32m2_m
#define vaadd_vv_i32m4_tama __riscv_vaadd_vv_i32m4_m
#define vaadd_vx_i32m4_tama __riscv_vaadd_vx_i32m4_m
#define vaadd_vv_i32m8_tama __riscv_vaadd_vv_i32m8_m
#define vaadd_vx_i32m8_tama __riscv_vaadd_vx_i32m8_m
#define vaadd_vv_i64m1_tama __riscv_vaadd_vv_i64m1_m
#define vaadd_vx_i64m1_tama __riscv_vaadd_vx_i64m1_m
#define vaadd_vv_i64m2_tama __riscv_vaadd_vv_i64m2_m
#define vaadd_vx_i64m2_tama __riscv_vaadd_vx_i64m2_m
#define vaadd_vv_i64m4_tama __riscv_vaadd_vv_i64m4_m
#define vaadd_vx_i64m4_tama __riscv_vaadd_vx_i64m4_m
#define vaadd_vv_i64m8_tama __riscv_vaadd_vv_i64m8_m
#define vaadd_vx_i64m8_tama __riscv_vaadd_vx_i64m8_m
#define vasub_vv_i8mf8_tama __riscv_vasub_vv_i8mf8_m
#define vasub_vx_i8mf8_tama __riscv_vasub_vx_i8mf8_m
#define vasub_vv_i8mf4_tama __riscv_vasub_vv_i8mf4_m
#define vasub_vx_i8mf4_tama __riscv_vasub_vx_i8mf4_m
#define vasub_vv_i8mf2_tama __riscv_vasub_vv_i8mf2_m
#define vasub_vx_i8mf2_tama __riscv_vasub_vx_i8mf2_m
#define vasub_vv_i8m1_tama __riscv_vasub_vv_i8m1_m
#define vasub_vx_i8m1_tama __riscv_vasub_vx_i8m1_m
#define vasub_vv_i8m2_tama __riscv_vasub_vv_i8m2_m
#define vasub_vx_i8m2_tama __riscv_vasub_vx_i8m2_m
#define vasub_vv_i8m4_tama __riscv_vasub_vv_i8m4_m
#define vasub_vx_i8m4_tama __riscv_vasub_vx_i8m4_m
#define vasub_vv_i8m8_tama __riscv_vasub_vv_i8m8_m
#define vasub_vx_i8m8_tama __riscv_vasub_vx_i8m8_m
#define vasub_vv_i16mf4_tama __riscv_vasub_vv_i16mf4_m
#define vasub_vx_i16mf4_tama __riscv_vasub_vx_i16mf4_m
#define vasub_vv_i16mf2_tama __riscv_vasub_vv_i16mf2_m
#define vasub_vx_i16mf2_tama __riscv_vasub_vx_i16mf2_m
#define vasub_vv_i16m1_tama __riscv_vasub_vv_i16m1_m
#define vasub_vx_i16m1_tama __riscv_vasub_vx_i16m1_m
#define vasub_vv_i16m2_tama __riscv_vasub_vv_i16m2_m
#define vasub_vx_i16m2_tama __riscv_vasub_vx_i16m2_m
#define vasub_vv_i16m4_tama __riscv_vasub_vv_i16m4_m
#define vasub_vx_i16m4_tama __riscv_vasub_vx_i16m4_m
#define vasub_vv_i16m8_tama __riscv_vasub_vv_i16m8_m
#define vasub_vx_i16m8_tama __riscv_vasub_vx_i16m8_m
#define vasub_vv_i32mf2_tama __riscv_vasub_vv_i32mf2_m
#define vasub_vx_i32mf2_tama __riscv_vasub_vx_i32mf2_m
#define vasub_vv_i32m1_tama __riscv_vasub_vv_i32m1_m
#define vasub_vx_i32m1_tama __riscv_vasub_vx_i32m1_m
#define vasub_vv_i32m2_tama __riscv_vasub_vv_i32m2_m
#define vasub_vx_i32m2_tama __riscv_vasub_vx_i32m2_m
#define vasub_vv_i32m4_tama __riscv_vasub_vv_i32m4_m
#define vasub_vx_i32m4_tama __riscv_vasub_vx_i32m4_m
#define vasub_vv_i32m8_tama __riscv_vasub_vv_i32m8_m
#define vasub_vx_i32m8_tama __riscv_vasub_vx_i32m8_m
#define vasub_vv_i64m1_tama __riscv_vasub_vv_i64m1_m
#define vasub_vx_i64m1_tama __riscv_vasub_vx_i64m1_m
#define vasub_vv_i64m2_tama __riscv_vasub_vv_i64m2_m
#define vasub_vx_i64m2_tama __riscv_vasub_vx_i64m2_m
#define vasub_vv_i64m4_tama __riscv_vasub_vv_i64m4_m
#define vasub_vx_i64m4_tama __riscv_vasub_vx_i64m4_m
#define vasub_vv_i64m8_tama __riscv_vasub_vv_i64m8_m
#define vasub_vx_i64m8_tama __riscv_vasub_vx_i64m8_m
#define vaaddu_vv_u8mf8_tama __riscv_vaaddu_vv_u8mf8_m
#define vaaddu_vx_u8mf8_tama __riscv_vaaddu_vx_u8mf8_m
#define vaaddu_vv_u8mf4_tama __riscv_vaaddu_vv_u8mf4_m
#define vaaddu_vx_u8mf4_tama __riscv_vaaddu_vx_u8mf4_m
#define vaaddu_vv_u8mf2_tama __riscv_vaaddu_vv_u8mf2_m
#define vaaddu_vx_u8mf2_tama __riscv_vaaddu_vx_u8mf2_m
#define vaaddu_vv_u8m1_tama __riscv_vaaddu_vv_u8m1_m
#define vaaddu_vx_u8m1_tama __riscv_vaaddu_vx_u8m1_m
#define vaaddu_vv_u8m2_tama __riscv_vaaddu_vv_u8m2_m
#define vaaddu_vx_u8m2_tama __riscv_vaaddu_vx_u8m2_m
#define vaaddu_vv_u8m4_tama __riscv_vaaddu_vv_u8m4_m
#define vaaddu_vx_u8m4_tama __riscv_vaaddu_vx_u8m4_m
#define vaaddu_vv_u8m8_tama __riscv_vaaddu_vv_u8m8_m
#define vaaddu_vx_u8m8_tama __riscv_vaaddu_vx_u8m8_m
#define vaaddu_vv_u16mf4_tama __riscv_vaaddu_vv_u16mf4_m
#define vaaddu_vx_u16mf4_tama __riscv_vaaddu_vx_u16mf4_m
#define vaaddu_vv_u16mf2_tama __riscv_vaaddu_vv_u16mf2_m
#define vaaddu_vx_u16mf2_tama __riscv_vaaddu_vx_u16mf2_m
#define vaaddu_vv_u16m1_tama __riscv_vaaddu_vv_u16m1_m
#define vaaddu_vx_u16m1_tama __riscv_vaaddu_vx_u16m1_m
#define vaaddu_vv_u16m2_tama __riscv_vaaddu_vv_u16m2_m
#define vaaddu_vx_u16m2_tama __riscv_vaaddu_vx_u16m2_m
#define vaaddu_vv_u16m4_tama __riscv_vaaddu_vv_u16m4_m
#define vaaddu_vx_u16m4_tama __riscv_vaaddu_vx_u16m4_m
#define vaaddu_vv_u16m8_tama __riscv_vaaddu_vv_u16m8_m
#define vaaddu_vx_u16m8_tama __riscv_vaaddu_vx_u16m8_m
#define vaaddu_vv_u32mf2_tama __riscv_vaaddu_vv_u32mf2_m
#define vaaddu_vx_u32mf2_tama __riscv_vaaddu_vx_u32mf2_m
#define vaaddu_vv_u32m1_tama __riscv_vaaddu_vv_u32m1_m
#define vaaddu_vx_u32m1_tama __riscv_vaaddu_vx_u32m1_m
#define vaaddu_vv_u32m2_tama __riscv_vaaddu_vv_u32m2_m
#define vaaddu_vx_u32m2_tama __riscv_vaaddu_vx_u32m2_m
#define vaaddu_vv_u32m4_tama __riscv_vaaddu_vv_u32m4_m
#define vaaddu_vx_u32m4_tama __riscv_vaaddu_vx_u32m4_m
#define vaaddu_vv_u32m8_tama __riscv_vaaddu_vv_u32m8_m
#define vaaddu_vx_u32m8_tama __riscv_vaaddu_vx_u32m8_m
#define vaaddu_vv_u64m1_tama __riscv_vaaddu_vv_u64m1_m
#define vaaddu_vx_u64m1_tama __riscv_vaaddu_vx_u64m1_m
#define vaaddu_vv_u64m2_tama __riscv_vaaddu_vv_u64m2_m
#define vaaddu_vx_u64m2_tama __riscv_vaaddu_vx_u64m2_m
#define vaaddu_vv_u64m4_tama __riscv_vaaddu_vv_u64m4_m
#define vaaddu_vx_u64m4_tama __riscv_vaaddu_vx_u64m4_m
#define vaaddu_vv_u64m8_tama __riscv_vaaddu_vv_u64m8_m
#define vaaddu_vx_u64m8_tama __riscv_vaaddu_vx_u64m8_m
#define vasubu_vv_u8mf8_tama __riscv_vasubu_vv_u8mf8_m
#define vasubu_vx_u8mf8_tama __riscv_vasubu_vx_u8mf8_m
#define vasubu_vv_u8mf4_tama __riscv_vasubu_vv_u8mf4_m
#define vasubu_vx_u8mf4_tama __riscv_vasubu_vx_u8mf4_m
#define vasubu_vv_u8mf2_tama __riscv_vasubu_vv_u8mf2_m
#define vasubu_vx_u8mf2_tama __riscv_vasubu_vx_u8mf2_m
#define vasubu_vv_u8m1_tama __riscv_vasubu_vv_u8m1_m
#define vasubu_vx_u8m1_tama __riscv_vasubu_vx_u8m1_m
#define vasubu_vv_u8m2_tama __riscv_vasubu_vv_u8m2_m
#define vasubu_vx_u8m2_tama __riscv_vasubu_vx_u8m2_m
#define vasubu_vv_u8m4_tama __riscv_vasubu_vv_u8m4_m
#define vasubu_vx_u8m4_tama __riscv_vasubu_vx_u8m4_m
#define vasubu_vv_u8m8_tama __riscv_vasubu_vv_u8m8_m
#define vasubu_vx_u8m8_tama __riscv_vasubu_vx_u8m8_m
#define vasubu_vv_u16mf4_tama __riscv_vasubu_vv_u16mf4_m
#define vasubu_vx_u16mf4_tama __riscv_vasubu_vx_u16mf4_m
#define vasubu_vv_u16mf2_tama __riscv_vasubu_vv_u16mf2_m
#define vasubu_vx_u16mf2_tama __riscv_vasubu_vx_u16mf2_m
#define vasubu_vv_u16m1_tama __riscv_vasubu_vv_u16m1_m
#define vasubu_vx_u16m1_tama __riscv_vasubu_vx_u16m1_m
#define vasubu_vv_u16m2_tama __riscv_vasubu_vv_u16m2_m
#define vasubu_vx_u16m2_tama __riscv_vasubu_vx_u16m2_m
#define vasubu_vv_u16m4_tama __riscv_vasubu_vv_u16m4_m
#define vasubu_vx_u16m4_tama __riscv_vasubu_vx_u16m4_m
#define vasubu_vv_u16m8_tama __riscv_vasubu_vv_u16m8_m
#define vasubu_vx_u16m8_tama __riscv_vasubu_vx_u16m8_m
#define vasubu_vv_u32mf2_tama __riscv_vasubu_vv_u32mf2_m
#define vasubu_vx_u32mf2_tama __riscv_vasubu_vx_u32mf2_m
#define vasubu_vv_u32m1_tama __riscv_vasubu_vv_u32m1_m
#define vasubu_vx_u32m1_tama __riscv_vasubu_vx_u32m1_m
#define vasubu_vv_u32m2_tama __riscv_vasubu_vv_u32m2_m
#define vasubu_vx_u32m2_tama __riscv_vasubu_vx_u32m2_m
#define vasubu_vv_u32m4_tama __riscv_vasubu_vv_u32m4_m
#define vasubu_vx_u32m4_tama __riscv_vasubu_vx_u32m4_m
#define vasubu_vv_u32m8_tama __riscv_vasubu_vv_u32m8_m
#define vasubu_vx_u32m8_tama __riscv_vasubu_vx_u32m8_m
#define vasubu_vv_u64m1_tama __riscv_vasubu_vv_u64m1_m
#define vasubu_vx_u64m1_tama __riscv_vasubu_vx_u64m1_m
#define vasubu_vv_u64m2_tama __riscv_vasubu_vv_u64m2_m
#define vasubu_vx_u64m2_tama __riscv_vasubu_vx_u64m2_m
#define vasubu_vv_u64m4_tama __riscv_vasubu_vv_u64m4_m
#define vasubu_vx_u64m4_tama __riscv_vasubu_vx_u64m4_m
#define vasubu_vv_u64m8_tama __riscv_vasubu_vv_u64m8_m
#define vasubu_vx_u64m8_tama __riscv_vasubu_vx_u64m8_m
// masked functions
#define vaadd_vv_i8mf8_tamu __riscv_vaadd_vv_i8mf8_mu
#define vaadd_vx_i8mf8_tamu __riscv_vaadd_vx_i8mf8_mu
#define vaadd_vv_i8mf4_tamu __riscv_vaadd_vv_i8mf4_mu
#define vaadd_vx_i8mf4_tamu __riscv_vaadd_vx_i8mf4_mu
#define vaadd_vv_i8mf2_tamu __riscv_vaadd_vv_i8mf2_mu
#define vaadd_vx_i8mf2_tamu __riscv_vaadd_vx_i8mf2_mu
#define vaadd_vv_i8m1_tamu __riscv_vaadd_vv_i8m1_mu
#define vaadd_vx_i8m1_tamu __riscv_vaadd_vx_i8m1_mu
#define vaadd_vv_i8m2_tamu __riscv_vaadd_vv_i8m2_mu
#define vaadd_vx_i8m2_tamu __riscv_vaadd_vx_i8m2_mu
#define vaadd_vv_i8m4_tamu __riscv_vaadd_vv_i8m4_mu
#define vaadd_vx_i8m4_tamu __riscv_vaadd_vx_i8m4_mu
#define vaadd_vv_i8m8_tamu __riscv_vaadd_vv_i8m8_mu
#define vaadd_vx_i8m8_tamu __riscv_vaadd_vx_i8m8_mu
#define vaadd_vv_i16mf4_tamu __riscv_vaadd_vv_i16mf4_mu
#define vaadd_vx_i16mf4_tamu __riscv_vaadd_vx_i16mf4_mu
#define vaadd_vv_i16mf2_tamu __riscv_vaadd_vv_i16mf2_mu
#define vaadd_vx_i16mf2_tamu __riscv_vaadd_vx_i16mf2_mu
#define vaadd_vv_i16m1_tamu __riscv_vaadd_vv_i16m1_mu
#define vaadd_vx_i16m1_tamu __riscv_vaadd_vx_i16m1_mu
#define vaadd_vv_i16m2_tamu __riscv_vaadd_vv_i16m2_mu
#define vaadd_vx_i16m2_tamu __riscv_vaadd_vx_i16m2_mu
#define vaadd_vv_i16m4_tamu __riscv_vaadd_vv_i16m4_mu
#define vaadd_vx_i16m4_tamu __riscv_vaadd_vx_i16m4_mu
#define vaadd_vv_i16m8_tamu __riscv_vaadd_vv_i16m8_mu
#define vaadd_vx_i16m8_tamu __riscv_vaadd_vx_i16m8_mu
#define vaadd_vv_i32mf2_tamu __riscv_vaadd_vv_i32mf2_mu
#define vaadd_vx_i32mf2_tamu __riscv_vaadd_vx_i32mf2_mu
#define vaadd_vv_i32m1_tamu __riscv_vaadd_vv_i32m1_mu
#define vaadd_vx_i32m1_tamu __riscv_vaadd_vx_i32m1_mu
#define vaadd_vv_i32m2_tamu __riscv_vaadd_vv_i32m2_mu
#define vaadd_vx_i32m2_tamu __riscv_vaadd_vx_i32m2_mu
#define vaadd_vv_i32m4_tamu __riscv_vaadd_vv_i32m4_mu
#define vaadd_vx_i32m4_tamu __riscv_vaadd_vx_i32m4_mu
#define vaadd_vv_i32m8_tamu __riscv_vaadd_vv_i32m8_mu
#define vaadd_vx_i32m8_tamu __riscv_vaadd_vx_i32m8_mu
#define vaadd_vv_i64m1_tamu __riscv_vaadd_vv_i64m1_mu
#define vaadd_vx_i64m1_tamu __riscv_vaadd_vx_i64m1_mu
#define vaadd_vv_i64m2_tamu __riscv_vaadd_vv_i64m2_mu
#define vaadd_vx_i64m2_tamu __riscv_vaadd_vx_i64m2_mu
#define vaadd_vv_i64m4_tamu __riscv_vaadd_vv_i64m4_mu
#define vaadd_vx_i64m4_tamu __riscv_vaadd_vx_i64m4_mu
#define vaadd_vv_i64m8_tamu __riscv_vaadd_vv_i64m8_mu
#define vaadd_vx_i64m8_tamu __riscv_vaadd_vx_i64m8_mu
#define vasub_vv_i8mf8_tamu __riscv_vasub_vv_i8mf8_mu
#define vasub_vx_i8mf8_tamu __riscv_vasub_vx_i8mf8_mu
#define vasub_vv_i8mf4_tamu __riscv_vasub_vv_i8mf4_mu
#define vasub_vx_i8mf4_tamu __riscv_vasub_vx_i8mf4_mu
#define vasub_vv_i8mf2_tamu __riscv_vasub_vv_i8mf2_mu
#define vasub_vx_i8mf2_tamu __riscv_vasub_vx_i8mf2_mu
#define vasub_vv_i8m1_tamu __riscv_vasub_vv_i8m1_mu
#define vasub_vx_i8m1_tamu __riscv_vasub_vx_i8m1_mu
#define vasub_vv_i8m2_tamu __riscv_vasub_vv_i8m2_mu
#define vasub_vx_i8m2_tamu __riscv_vasub_vx_i8m2_mu
#define vasub_vv_i8m4_tamu __riscv_vasub_vv_i8m4_mu
#define vasub_vx_i8m4_tamu __riscv_vasub_vx_i8m4_mu
#define vasub_vv_i8m8_tamu __riscv_vasub_vv_i8m8_mu
#define vasub_vx_i8m8_tamu __riscv_vasub_vx_i8m8_mu
#define vasub_vv_i16mf4_tamu __riscv_vasub_vv_i16mf4_mu
#define vasub_vx_i16mf4_tamu __riscv_vasub_vx_i16mf4_mu
#define vasub_vv_i16mf2_tamu __riscv_vasub_vv_i16mf2_mu
#define vasub_vx_i16mf2_tamu __riscv_vasub_vx_i16mf2_mu
#define vasub_vv_i16m1_tamu __riscv_vasub_vv_i16m1_mu
#define vasub_vx_i16m1_tamu __riscv_vasub_vx_i16m1_mu
#define vasub_vv_i16m2_tamu __riscv_vasub_vv_i16m2_mu
#define vasub_vx_i16m2_tamu __riscv_vasub_vx_i16m2_mu
#define vasub_vv_i16m4_tamu __riscv_vasub_vv_i16m4_mu
#define vasub_vx_i16m4_tamu __riscv_vasub_vx_i16m4_mu
#define vasub_vv_i16m8_tamu __riscv_vasub_vv_i16m8_mu
#define vasub_vx_i16m8_tamu __riscv_vasub_vx_i16m8_mu
#define vasub_vv_i32mf2_tamu __riscv_vasub_vv_i32mf2_mu
#define vasub_vx_i32mf2_tamu __riscv_vasub_vx_i32mf2_mu
#define vasub_vv_i32m1_tamu __riscv_vasub_vv_i32m1_mu
#define vasub_vx_i32m1_tamu __riscv_vasub_vx_i32m1_mu
#define vasub_vv_i32m2_tamu __riscv_vasub_vv_i32m2_mu
#define vasub_vx_i32m2_tamu __riscv_vasub_vx_i32m2_mu
#define vasub_vv_i32m4_tamu __riscv_vasub_vv_i32m4_mu
#define vasub_vx_i32m4_tamu __riscv_vasub_vx_i32m4_mu
#define vasub_vv_i32m8_tamu __riscv_vasub_vv_i32m8_mu
#define vasub_vx_i32m8_tamu __riscv_vasub_vx_i32m8_mu
#define vasub_vv_i64m1_tamu __riscv_vasub_vv_i64m1_mu
#define vasub_vx_i64m1_tamu __riscv_vasub_vx_i64m1_mu
#define vasub_vv_i64m2_tamu __riscv_vasub_vv_i64m2_mu
#define vasub_vx_i64m2_tamu __riscv_vasub_vx_i64m2_mu
#define vasub_vv_i64m4_tamu __riscv_vasub_vv_i64m4_mu
#define vasub_vx_i64m4_tamu __riscv_vasub_vx_i64m4_mu
#define vasub_vv_i64m8_tamu __riscv_vasub_vv_i64m8_mu
#define vasub_vx_i64m8_tamu __riscv_vasub_vx_i64m8_mu
#define vaaddu_vv_u8mf8_tamu __riscv_vaaddu_vv_u8mf8_mu
#define vaaddu_vx_u8mf8_tamu __riscv_vaaddu_vx_u8mf8_mu
#define vaaddu_vv_u8mf4_tamu __riscv_vaaddu_vv_u8mf4_mu
#define vaaddu_vx_u8mf4_tamu __riscv_vaaddu_vx_u8mf4_mu
#define vaaddu_vv_u8mf2_tamu __riscv_vaaddu_vv_u8mf2_mu
#define vaaddu_vx_u8mf2_tamu __riscv_vaaddu_vx_u8mf2_mu
#define vaaddu_vv_u8m1_tamu __riscv_vaaddu_vv_u8m1_mu
#define vaaddu_vx_u8m1_tamu __riscv_vaaddu_vx_u8m1_mu
#define vaaddu_vv_u8m2_tamu __riscv_vaaddu_vv_u8m2_mu
#define vaaddu_vx_u8m2_tamu __riscv_vaaddu_vx_u8m2_mu
#define vaaddu_vv_u8m4_tamu __riscv_vaaddu_vv_u8m4_mu
#define vaaddu_vx_u8m4_tamu __riscv_vaaddu_vx_u8m4_mu
#define vaaddu_vv_u8m8_tamu __riscv_vaaddu_vv_u8m8_mu
#define vaaddu_vx_u8m8_tamu __riscv_vaaddu_vx_u8m8_mu
#define vaaddu_vv_u16mf4_tamu __riscv_vaaddu_vv_u16mf4_mu
#define vaaddu_vx_u16mf4_tamu __riscv_vaaddu_vx_u16mf4_mu
#define vaaddu_vv_u16mf2_tamu __riscv_vaaddu_vv_u16mf2_mu
#define vaaddu_vx_u16mf2_tamu __riscv_vaaddu_vx_u16mf2_mu
#define vaaddu_vv_u16m1_tamu __riscv_vaaddu_vv_u16m1_mu
#define vaaddu_vx_u16m1_tamu __riscv_vaaddu_vx_u16m1_mu
#define vaaddu_vv_u16m2_tamu __riscv_vaaddu_vv_u16m2_mu
#define vaaddu_vx_u16m2_tamu __riscv_vaaddu_vx_u16m2_mu
#define vaaddu_vv_u16m4_tamu __riscv_vaaddu_vv_u16m4_mu
#define vaaddu_vx_u16m4_tamu __riscv_vaaddu_vx_u16m4_mu
#define vaaddu_vv_u16m8_tamu __riscv_vaaddu_vv_u16m8_mu
#define vaaddu_vx_u16m8_tamu __riscv_vaaddu_vx_u16m8_mu
#define vaaddu_vv_u32mf2_tamu __riscv_vaaddu_vv_u32mf2_mu
#define vaaddu_vx_u32mf2_tamu __riscv_vaaddu_vx_u32mf2_mu
#define vaaddu_vv_u32m1_tamu __riscv_vaaddu_vv_u32m1_mu
#define vaaddu_vx_u32m1_tamu __riscv_vaaddu_vx_u32m1_mu
#define vaaddu_vv_u32m2_tamu __riscv_vaaddu_vv_u32m2_mu
#define vaaddu_vx_u32m2_tamu __riscv_vaaddu_vx_u32m2_mu
#define vaaddu_vv_u32m4_tamu __riscv_vaaddu_vv_u32m4_mu
#define vaaddu_vx_u32m4_tamu __riscv_vaaddu_vx_u32m4_mu
#define vaaddu_vv_u32m8_tamu __riscv_vaaddu_vv_u32m8_mu
#define vaaddu_vx_u32m8_tamu __riscv_vaaddu_vx_u32m8_mu
#define vaaddu_vv_u64m1_tamu __riscv_vaaddu_vv_u64m1_mu
#define vaaddu_vx_u64m1_tamu __riscv_vaaddu_vx_u64m1_mu
#define vaaddu_vv_u64m2_tamu __riscv_vaaddu_vv_u64m2_mu
#define vaaddu_vx_u64m2_tamu __riscv_vaaddu_vx_u64m2_mu
#define vaaddu_vv_u64m4_tamu __riscv_vaaddu_vv_u64m4_mu
#define vaaddu_vx_u64m4_tamu __riscv_vaaddu_vx_u64m4_mu
#define vaaddu_vv_u64m8_tamu __riscv_vaaddu_vv_u64m8_mu
#define vaaddu_vx_u64m8_tamu __riscv_vaaddu_vx_u64m8_mu
#define vasubu_vv_u8mf8_tamu __riscv_vasubu_vv_u8mf8_mu
#define vasubu_vx_u8mf8_tamu __riscv_vasubu_vx_u8mf8_mu
#define vasubu_vv_u8mf4_tamu __riscv_vasubu_vv_u8mf4_mu
#define vasubu_vx_u8mf4_tamu __riscv_vasubu_vx_u8mf4_mu
#define vasubu_vv_u8mf2_tamu __riscv_vasubu_vv_u8mf2_mu
#define vasubu_vx_u8mf2_tamu __riscv_vasubu_vx_u8mf2_mu
#define vasubu_vv_u8m1_tamu __riscv_vasubu_vv_u8m1_mu
#define vasubu_vx_u8m1_tamu __riscv_vasubu_vx_u8m1_mu
#define vasubu_vv_u8m2_tamu __riscv_vasubu_vv_u8m2_mu
#define vasubu_vx_u8m2_tamu __riscv_vasubu_vx_u8m2_mu
#define vasubu_vv_u8m4_tamu __riscv_vasubu_vv_u8m4_mu
#define vasubu_vx_u8m4_tamu __riscv_vasubu_vx_u8m4_mu
#define vasubu_vv_u8m8_tamu __riscv_vasubu_vv_u8m8_mu
#define vasubu_vx_u8m8_tamu __riscv_vasubu_vx_u8m8_mu
#define vasubu_vv_u16mf4_tamu __riscv_vasubu_vv_u16mf4_mu
#define vasubu_vx_u16mf4_tamu __riscv_vasubu_vx_u16mf4_mu
#define vasubu_vv_u16mf2_tamu __riscv_vasubu_vv_u16mf2_mu
#define vasubu_vx_u16mf2_tamu __riscv_vasubu_vx_u16mf2_mu
#define vasubu_vv_u16m1_tamu __riscv_vasubu_vv_u16m1_mu
#define vasubu_vx_u16m1_tamu __riscv_vasubu_vx_u16m1_mu
#define vasubu_vv_u16m2_tamu __riscv_vasubu_vv_u16m2_mu
#define vasubu_vx_u16m2_tamu __riscv_vasubu_vx_u16m2_mu
#define vasubu_vv_u16m4_tamu __riscv_vasubu_vv_u16m4_mu
#define vasubu_vx_u16m4_tamu __riscv_vasubu_vx_u16m4_mu
#define vasubu_vv_u16m8_tamu __riscv_vasubu_vv_u16m8_mu
#define vasubu_vx_u16m8_tamu __riscv_vasubu_vx_u16m8_mu
#define vasubu_vv_u32mf2_tamu __riscv_vasubu_vv_u32mf2_mu
#define vasubu_vx_u32mf2_tamu __riscv_vasubu_vx_u32mf2_mu
#define vasubu_vv_u32m1_tamu __riscv_vasubu_vv_u32m1_mu
#define vasubu_vx_u32m1_tamu __riscv_vasubu_vx_u32m1_mu
#define vasubu_vv_u32m2_tamu __riscv_vasubu_vv_u32m2_mu
#define vasubu_vx_u32m2_tamu __riscv_vasubu_vx_u32m2_mu
#define vasubu_vv_u32m4_tamu __riscv_vasubu_vv_u32m4_mu
#define vasubu_vx_u32m4_tamu __riscv_vasubu_vx_u32m4_mu
#define vasubu_vv_u32m8_tamu __riscv_vasubu_vv_u32m8_mu
#define vasubu_vx_u32m8_tamu __riscv_vasubu_vx_u32m8_mu
#define vasubu_vv_u64m1_tamu __riscv_vasubu_vv_u64m1_mu
#define vasubu_vx_u64m1_tamu __riscv_vasubu_vx_u64m1_mu
#define vasubu_vv_u64m2_tamu __riscv_vasubu_vv_u64m2_mu
#define vasubu_vx_u64m2_tamu __riscv_vasubu_vx_u64m2_mu
#define vasubu_vv_u64m4_tamu __riscv_vasubu_vv_u64m4_mu
#define vasubu_vx_u64m4_tamu __riscv_vasubu_vx_u64m4_mu
#define vasubu_vv_u64m8_tamu __riscv_vasubu_vv_u64m8_mu
#define vasubu_vx_u64m8_tamu __riscv_vasubu_vx_u64m8_mu
#define vsmul_vv_i8mf8_tu __riscv_vsmul_vv_i8mf8_tu
#define vsmul_vx_i8mf8_tu __riscv_vsmul_vx_i8mf8_tu
#define vsmul_vv_i8mf4_tu __riscv_vsmul_vv_i8mf4_tu
#define vsmul_vx_i8mf4_tu __riscv_vsmul_vx_i8mf4_tu
#define vsmul_vv_i8mf2_tu __riscv_vsmul_vv_i8mf2_tu
#define vsmul_vx_i8mf2_tu __riscv_vsmul_vx_i8mf2_tu
#define vsmul_vv_i8m1_tu __riscv_vsmul_vv_i8m1_tu
#define vsmul_vx_i8m1_tu __riscv_vsmul_vx_i8m1_tu
#define vsmul_vv_i8m2_tu __riscv_vsmul_vv_i8m2_tu
#define vsmul_vx_i8m2_tu __riscv_vsmul_vx_i8m2_tu
#define vsmul_vv_i8m4_tu __riscv_vsmul_vv_i8m4_tu
#define vsmul_vx_i8m4_tu __riscv_vsmul_vx_i8m4_tu
#define vsmul_vv_i8m8_tu __riscv_vsmul_vv_i8m8_tu
#define vsmul_vx_i8m8_tu __riscv_vsmul_vx_i8m8_tu
#define vsmul_vv_i16mf4_tu __riscv_vsmul_vv_i16mf4_tu
#define vsmul_vx_i16mf4_tu __riscv_vsmul_vx_i16mf4_tu
#define vsmul_vv_i16mf2_tu __riscv_vsmul_vv_i16mf2_tu
#define vsmul_vx_i16mf2_tu __riscv_vsmul_vx_i16mf2_tu
#define vsmul_vv_i16m1_tu __riscv_vsmul_vv_i16m1_tu
#define vsmul_vx_i16m1_tu __riscv_vsmul_vx_i16m1_tu
#define vsmul_vv_i16m2_tu __riscv_vsmul_vv_i16m2_tu
#define vsmul_vx_i16m2_tu __riscv_vsmul_vx_i16m2_tu
#define vsmul_vv_i16m4_tu __riscv_vsmul_vv_i16m4_tu
#define vsmul_vx_i16m4_tu __riscv_vsmul_vx_i16m4_tu
#define vsmul_vv_i16m8_tu __riscv_vsmul_vv_i16m8_tu
#define vsmul_vx_i16m8_tu __riscv_vsmul_vx_i16m8_tu
#define vsmul_vv_i32mf2_tu __riscv_vsmul_vv_i32mf2_tu
#define vsmul_vx_i32mf2_tu __riscv_vsmul_vx_i32mf2_tu
#define vsmul_vv_i32m1_tu __riscv_vsmul_vv_i32m1_tu
#define vsmul_vx_i32m1_tu __riscv_vsmul_vx_i32m1_tu
#define vsmul_vv_i32m2_tu __riscv_vsmul_vv_i32m2_tu
#define vsmul_vx_i32m2_tu __riscv_vsmul_vx_i32m2_tu
#define vsmul_vv_i32m4_tu __riscv_vsmul_vv_i32m4_tu
#define vsmul_vx_i32m4_tu __riscv_vsmul_vx_i32m4_tu
#define vsmul_vv_i32m8_tu __riscv_vsmul_vv_i32m8_tu
#define vsmul_vx_i32m8_tu __riscv_vsmul_vx_i32m8_tu
#define vsmul_vv_i64m1_tu __riscv_vsmul_vv_i64m1_tu
#define vsmul_vx_i64m1_tu __riscv_vsmul_vx_i64m1_tu
#define vsmul_vv_i64m2_tu __riscv_vsmul_vv_i64m2_tu
#define vsmul_vx_i64m2_tu __riscv_vsmul_vx_i64m2_tu
#define vsmul_vv_i64m4_tu __riscv_vsmul_vv_i64m4_tu
#define vsmul_vx_i64m4_tu __riscv_vsmul_vx_i64m4_tu
#define vsmul_vv_i64m8_tu __riscv_vsmul_vv_i64m8_tu
#define vsmul_vx_i64m8_tu __riscv_vsmul_vx_i64m8_tu
#define vsmul_vv_i8mf8_ta __riscv_vsmul_vv_i8mf8
#define vsmul_vx_i8mf8_ta __riscv_vsmul_vx_i8mf8
#define vsmul_vv_i8mf4_ta __riscv_vsmul_vv_i8mf4
#define vsmul_vx_i8mf4_ta __riscv_vsmul_vx_i8mf4
#define vsmul_vv_i8mf2_ta __riscv_vsmul_vv_i8mf2
#define vsmul_vx_i8mf2_ta __riscv_vsmul_vx_i8mf2
#define vsmul_vv_i8m1_ta __riscv_vsmul_vv_i8m1
#define vsmul_vx_i8m1_ta __riscv_vsmul_vx_i8m1
#define vsmul_vv_i8m2_ta __riscv_vsmul_vv_i8m2
#define vsmul_vx_i8m2_ta __riscv_vsmul_vx_i8m2
#define vsmul_vv_i8m4_ta __riscv_vsmul_vv_i8m4
#define vsmul_vx_i8m4_ta __riscv_vsmul_vx_i8m4
#define vsmul_vv_i8m8_ta __riscv_vsmul_vv_i8m8
#define vsmul_vx_i8m8_ta __riscv_vsmul_vx_i8m8
#define vsmul_vv_i16mf4_ta __riscv_vsmul_vv_i16mf4
#define vsmul_vx_i16mf4_ta __riscv_vsmul_vx_i16mf4
#define vsmul_vv_i16mf2_ta __riscv_vsmul_vv_i16mf2
#define vsmul_vx_i16mf2_ta __riscv_vsmul_vx_i16mf2
#define vsmul_vv_i16m1_ta __riscv_vsmul_vv_i16m1
#define vsmul_vx_i16m1_ta __riscv_vsmul_vx_i16m1
#define vsmul_vv_i16m2_ta __riscv_vsmul_vv_i16m2
#define vsmul_vx_i16m2_ta __riscv_vsmul_vx_i16m2
#define vsmul_vv_i16m4_ta __riscv_vsmul_vv_i16m4
#define vsmul_vx_i16m4_ta __riscv_vsmul_vx_i16m4
#define vsmul_vv_i16m8_ta __riscv_vsmul_vv_i16m8
#define vsmul_vx_i16m8_ta __riscv_vsmul_vx_i16m8
#define vsmul_vv_i32mf2_ta __riscv_vsmul_vv_i32mf2
#define vsmul_vx_i32mf2_ta __riscv_vsmul_vx_i32mf2
#define vsmul_vv_i32m1_ta __riscv_vsmul_vv_i32m1
#define vsmul_vx_i32m1_ta __riscv_vsmul_vx_i32m1
#define vsmul_vv_i32m2_ta __riscv_vsmul_vv_i32m2
#define vsmul_vx_i32m2_ta __riscv_vsmul_vx_i32m2
#define vsmul_vv_i32m4_ta __riscv_vsmul_vv_i32m4
#define vsmul_vx_i32m4_ta __riscv_vsmul_vx_i32m4
#define vsmul_vv_i32m8_ta __riscv_vsmul_vv_i32m8
#define vsmul_vx_i32m8_ta __riscv_vsmul_vx_i32m8
#define vsmul_vv_i64m1_ta __riscv_vsmul_vv_i64m1
#define vsmul_vx_i64m1_ta __riscv_vsmul_vx_i64m1
#define vsmul_vv_i64m2_ta __riscv_vsmul_vv_i64m2
#define vsmul_vx_i64m2_ta __riscv_vsmul_vx_i64m2
#define vsmul_vv_i64m4_ta __riscv_vsmul_vv_i64m4
#define vsmul_vx_i64m4_ta __riscv_vsmul_vx_i64m4
#define vsmul_vv_i64m8_ta __riscv_vsmul_vv_i64m8
#define vsmul_vx_i64m8_ta __riscv_vsmul_vx_i64m8
// masked functions
#define vsmul_vv_i8mf8_tuma __riscv_vsmul_vv_i8mf8_tum
#define vsmul_vx_i8mf8_tuma __riscv_vsmul_vx_i8mf8_tum
#define vsmul_vv_i8mf4_tuma __riscv_vsmul_vv_i8mf4_tum
#define vsmul_vx_i8mf4_tuma __riscv_vsmul_vx_i8mf4_tum
#define vsmul_vv_i8mf2_tuma __riscv_vsmul_vv_i8mf2_tum
#define vsmul_vx_i8mf2_tuma __riscv_vsmul_vx_i8mf2_tum
#define vsmul_vv_i8m1_tuma __riscv_vsmul_vv_i8m1_tum
#define vsmul_vx_i8m1_tuma __riscv_vsmul_vx_i8m1_tum
#define vsmul_vv_i8m2_tuma __riscv_vsmul_vv_i8m2_tum
#define vsmul_vx_i8m2_tuma __riscv_vsmul_vx_i8m2_tum
#define vsmul_vv_i8m4_tuma __riscv_vsmul_vv_i8m4_tum
#define vsmul_vx_i8m4_tuma __riscv_vsmul_vx_i8m4_tum
#define vsmul_vv_i8m8_tuma __riscv_vsmul_vv_i8m8_tum
#define vsmul_vx_i8m8_tuma __riscv_vsmul_vx_i8m8_tum
#define vsmul_vv_i16mf4_tuma __riscv_vsmul_vv_i16mf4_tum
#define vsmul_vx_i16mf4_tuma __riscv_vsmul_vx_i16mf4_tum
#define vsmul_vv_i16mf2_tuma __riscv_vsmul_vv_i16mf2_tum
#define vsmul_vx_i16mf2_tuma __riscv_vsmul_vx_i16mf2_tum
#define vsmul_vv_i16m1_tuma __riscv_vsmul_vv_i16m1_tum
#define vsmul_vx_i16m1_tuma __riscv_vsmul_vx_i16m1_tum
#define vsmul_vv_i16m2_tuma __riscv_vsmul_vv_i16m2_tum
#define vsmul_vx_i16m2_tuma __riscv_vsmul_vx_i16m2_tum
#define vsmul_vv_i16m4_tuma __riscv_vsmul_vv_i16m4_tum
#define vsmul_vx_i16m4_tuma __riscv_vsmul_vx_i16m4_tum
#define vsmul_vv_i16m8_tuma __riscv_vsmul_vv_i16m8_tum
#define vsmul_vx_i16m8_tuma __riscv_vsmul_vx_i16m8_tum
#define vsmul_vv_i32mf2_tuma __riscv_vsmul_vv_i32mf2_tum
#define vsmul_vx_i32mf2_tuma __riscv_vsmul_vx_i32mf2_tum
#define vsmul_vv_i32m1_tuma __riscv_vsmul_vv_i32m1_tum
#define vsmul_vx_i32m1_tuma __riscv_vsmul_vx_i32m1_tum
#define vsmul_vv_i32m2_tuma __riscv_vsmul_vv_i32m2_tum
#define vsmul_vx_i32m2_tuma __riscv_vsmul_vx_i32m2_tum
#define vsmul_vv_i32m4_tuma __riscv_vsmul_vv_i32m4_tum
#define vsmul_vx_i32m4_tuma __riscv_vsmul_vx_i32m4_tum
#define vsmul_vv_i32m8_tuma __riscv_vsmul_vv_i32m8_tum
#define vsmul_vx_i32m8_tuma __riscv_vsmul_vx_i32m8_tum
#define vsmul_vv_i64m1_tuma __riscv_vsmul_vv_i64m1_tum
#define vsmul_vx_i64m1_tuma __riscv_vsmul_vx_i64m1_tum
#define vsmul_vv_i64m2_tuma __riscv_vsmul_vv_i64m2_tum
#define vsmul_vx_i64m2_tuma __riscv_vsmul_vx_i64m2_tum
#define vsmul_vv_i64m4_tuma __riscv_vsmul_vv_i64m4_tum
#define vsmul_vx_i64m4_tuma __riscv_vsmul_vx_i64m4_tum
#define vsmul_vv_i64m8_tuma __riscv_vsmul_vv_i64m8_tum
#define vsmul_vx_i64m8_tuma __riscv_vsmul_vx_i64m8_tum
// masked functions
#define vsmul_vv_i8mf8_tumu __riscv_vsmul_vv_i8mf8_tumu
#define vsmul_vx_i8mf8_tumu __riscv_vsmul_vx_i8mf8_tumu
#define vsmul_vv_i8mf4_tumu __riscv_vsmul_vv_i8mf4_tumu
#define vsmul_vx_i8mf4_tumu __riscv_vsmul_vx_i8mf4_tumu
#define vsmul_vv_i8mf2_tumu __riscv_vsmul_vv_i8mf2_tumu
#define vsmul_vx_i8mf2_tumu __riscv_vsmul_vx_i8mf2_tumu
#define vsmul_vv_i8m1_tumu __riscv_vsmul_vv_i8m1_tumu
#define vsmul_vx_i8m1_tumu __riscv_vsmul_vx_i8m1_tumu
#define vsmul_vv_i8m2_tumu __riscv_vsmul_vv_i8m2_tumu
#define vsmul_vx_i8m2_tumu __riscv_vsmul_vx_i8m2_tumu
#define vsmul_vv_i8m4_tumu __riscv_vsmul_vv_i8m4_tumu
#define vsmul_vx_i8m4_tumu __riscv_vsmul_vx_i8m4_tumu
#define vsmul_vv_i8m8_tumu __riscv_vsmul_vv_i8m8_tumu
#define vsmul_vx_i8m8_tumu __riscv_vsmul_vx_i8m8_tumu
#define vsmul_vv_i16mf4_tumu __riscv_vsmul_vv_i16mf4_tumu
#define vsmul_vx_i16mf4_tumu __riscv_vsmul_vx_i16mf4_tumu
#define vsmul_vv_i16mf2_tumu __riscv_vsmul_vv_i16mf2_tumu
#define vsmul_vx_i16mf2_tumu __riscv_vsmul_vx_i16mf2_tumu
#define vsmul_vv_i16m1_tumu __riscv_vsmul_vv_i16m1_tumu
#define vsmul_vx_i16m1_tumu __riscv_vsmul_vx_i16m1_tumu
#define vsmul_vv_i16m2_tumu __riscv_vsmul_vv_i16m2_tumu
#define vsmul_vx_i16m2_tumu __riscv_vsmul_vx_i16m2_tumu
#define vsmul_vv_i16m4_tumu __riscv_vsmul_vv_i16m4_tumu
#define vsmul_vx_i16m4_tumu __riscv_vsmul_vx_i16m4_tumu
#define vsmul_vv_i16m8_tumu __riscv_vsmul_vv_i16m8_tumu
#define vsmul_vx_i16m8_tumu __riscv_vsmul_vx_i16m8_tumu
#define vsmul_vv_i32mf2_tumu __riscv_vsmul_vv_i32mf2_tumu
#define vsmul_vx_i32mf2_tumu __riscv_vsmul_vx_i32mf2_tumu
#define vsmul_vv_i32m1_tumu __riscv_vsmul_vv_i32m1_tumu
#define vsmul_vx_i32m1_tumu __riscv_vsmul_vx_i32m1_tumu
#define vsmul_vv_i32m2_tumu __riscv_vsmul_vv_i32m2_tumu
#define vsmul_vx_i32m2_tumu __riscv_vsmul_vx_i32m2_tumu
#define vsmul_vv_i32m4_tumu __riscv_vsmul_vv_i32m4_tumu
#define vsmul_vx_i32m4_tumu __riscv_vsmul_vx_i32m4_tumu
#define vsmul_vv_i32m8_tumu __riscv_vsmul_vv_i32m8_tumu
#define vsmul_vx_i32m8_tumu __riscv_vsmul_vx_i32m8_tumu
#define vsmul_vv_i64m1_tumu __riscv_vsmul_vv_i64m1_tumu
#define vsmul_vx_i64m1_tumu __riscv_vsmul_vx_i64m1_tumu
#define vsmul_vv_i64m2_tumu __riscv_vsmul_vv_i64m2_tumu
#define vsmul_vx_i64m2_tumu __riscv_vsmul_vx_i64m2_tumu
#define vsmul_vv_i64m4_tumu __riscv_vsmul_vv_i64m4_tumu
#define vsmul_vx_i64m4_tumu __riscv_vsmul_vx_i64m4_tumu
#define vsmul_vv_i64m8_tumu __riscv_vsmul_vv_i64m8_tumu
#define vsmul_vx_i64m8_tumu __riscv_vsmul_vx_i64m8_tumu
// masked functions
#define vsmul_vv_i8mf8_tama __riscv_vsmul_vv_i8mf8_m
#define vsmul_vx_i8mf8_tama __riscv_vsmul_vx_i8mf8_m
#define vsmul_vv_i8mf4_tama __riscv_vsmul_vv_i8mf4_m
#define vsmul_vx_i8mf4_tama __riscv_vsmul_vx_i8mf4_m
#define vsmul_vv_i8mf2_tama __riscv_vsmul_vv_i8mf2_m
#define vsmul_vx_i8mf2_tama __riscv_vsmul_vx_i8mf2_m
#define vsmul_vv_i8m1_tama __riscv_vsmul_vv_i8m1_m
#define vsmul_vx_i8m1_tama __riscv_vsmul_vx_i8m1_m
#define vsmul_vv_i8m2_tama __riscv_vsmul_vv_i8m2_m
#define vsmul_vx_i8m2_tama __riscv_vsmul_vx_i8m2_m
#define vsmul_vv_i8m4_tama __riscv_vsmul_vv_i8m4_m
#define vsmul_vx_i8m4_tama __riscv_vsmul_vx_i8m4_m
#define vsmul_vv_i8m8_tama __riscv_vsmul_vv_i8m8_m
#define vsmul_vx_i8m8_tama __riscv_vsmul_vx_i8m8_m
#define vsmul_vv_i16mf4_tama __riscv_vsmul_vv_i16mf4_m
#define vsmul_vx_i16mf4_tama __riscv_vsmul_vx_i16mf4_m
#define vsmul_vv_i16mf2_tama __riscv_vsmul_vv_i16mf2_m
#define vsmul_vx_i16mf2_tama __riscv_vsmul_vx_i16mf2_m
#define vsmul_vv_i16m1_tama __riscv_vsmul_vv_i16m1_m
#define vsmul_vx_i16m1_tama __riscv_vsmul_vx_i16m1_m
#define vsmul_vv_i16m2_tama __riscv_vsmul_vv_i16m2_m
#define vsmul_vx_i16m2_tama __riscv_vsmul_vx_i16m2_m
#define vsmul_vv_i16m4_tama __riscv_vsmul_vv_i16m4_m
#define vsmul_vx_i16m4_tama __riscv_vsmul_vx_i16m4_m
#define vsmul_vv_i16m8_tama __riscv_vsmul_vv_i16m8_m
#define vsmul_vx_i16m8_tama __riscv_vsmul_vx_i16m8_m
#define vsmul_vv_i32mf2_tama __riscv_vsmul_vv_i32mf2_m
#define vsmul_vx_i32mf2_tama __riscv_vsmul_vx_i32mf2_m
#define vsmul_vv_i32m1_tama __riscv_vsmul_vv_i32m1_m
#define vsmul_vx_i32m1_tama __riscv_vsmul_vx_i32m1_m
#define vsmul_vv_i32m2_tama __riscv_vsmul_vv_i32m2_m
#define vsmul_vx_i32m2_tama __riscv_vsmul_vx_i32m2_m
#define vsmul_vv_i32m4_tama __riscv_vsmul_vv_i32m4_m
#define vsmul_vx_i32m4_tama __riscv_vsmul_vx_i32m4_m
#define vsmul_vv_i32m8_tama __riscv_vsmul_vv_i32m8_m
#define vsmul_vx_i32m8_tama __riscv_vsmul_vx_i32m8_m
#define vsmul_vv_i64m1_tama __riscv_vsmul_vv_i64m1_m
#define vsmul_vx_i64m1_tama __riscv_vsmul_vx_i64m1_m
#define vsmul_vv_i64m2_tama __riscv_vsmul_vv_i64m2_m
#define vsmul_vx_i64m2_tama __riscv_vsmul_vx_i64m2_m
#define vsmul_vv_i64m4_tama __riscv_vsmul_vv_i64m4_m
#define vsmul_vx_i64m4_tama __riscv_vsmul_vx_i64m4_m
#define vsmul_vv_i64m8_tama __riscv_vsmul_vv_i64m8_m
#define vsmul_vx_i64m8_tama __riscv_vsmul_vx_i64m8_m
// masked functions
#define vsmul_vv_i8mf8_tamu __riscv_vsmul_vv_i8mf8_mu
#define vsmul_vx_i8mf8_tamu __riscv_vsmul_vx_i8mf8_mu
#define vsmul_vv_i8mf4_tamu __riscv_vsmul_vv_i8mf4_mu
#define vsmul_vx_i8mf4_tamu __riscv_vsmul_vx_i8mf4_mu
#define vsmul_vv_i8mf2_tamu __riscv_vsmul_vv_i8mf2_mu
#define vsmul_vx_i8mf2_tamu __riscv_vsmul_vx_i8mf2_mu
#define vsmul_vv_i8m1_tamu __riscv_vsmul_vv_i8m1_mu
#define vsmul_vx_i8m1_tamu __riscv_vsmul_vx_i8m1_mu
#define vsmul_vv_i8m2_tamu __riscv_vsmul_vv_i8m2_mu
#define vsmul_vx_i8m2_tamu __riscv_vsmul_vx_i8m2_mu
#define vsmul_vv_i8m4_tamu __riscv_vsmul_vv_i8m4_mu
#define vsmul_vx_i8m4_tamu __riscv_vsmul_vx_i8m4_mu
#define vsmul_vv_i8m8_tamu __riscv_vsmul_vv_i8m8_mu
#define vsmul_vx_i8m8_tamu __riscv_vsmul_vx_i8m8_mu
#define vsmul_vv_i16mf4_tamu __riscv_vsmul_vv_i16mf4_mu
#define vsmul_vx_i16mf4_tamu __riscv_vsmul_vx_i16mf4_mu
#define vsmul_vv_i16mf2_tamu __riscv_vsmul_vv_i16mf2_mu
#define vsmul_vx_i16mf2_tamu __riscv_vsmul_vx_i16mf2_mu
#define vsmul_vv_i16m1_tamu __riscv_vsmul_vv_i16m1_mu
#define vsmul_vx_i16m1_tamu __riscv_vsmul_vx_i16m1_mu
#define vsmul_vv_i16m2_tamu __riscv_vsmul_vv_i16m2_mu
#define vsmul_vx_i16m2_tamu __riscv_vsmul_vx_i16m2_mu
#define vsmul_vv_i16m4_tamu __riscv_vsmul_vv_i16m4_mu
#define vsmul_vx_i16m4_tamu __riscv_vsmul_vx_i16m4_mu
#define vsmul_vv_i16m8_tamu __riscv_vsmul_vv_i16m8_mu
#define vsmul_vx_i16m8_tamu __riscv_vsmul_vx_i16m8_mu
#define vsmul_vv_i32mf2_tamu __riscv_vsmul_vv_i32mf2_mu
#define vsmul_vx_i32mf2_tamu __riscv_vsmul_vx_i32mf2_mu
#define vsmul_vv_i32m1_tamu __riscv_vsmul_vv_i32m1_mu
#define vsmul_vx_i32m1_tamu __riscv_vsmul_vx_i32m1_mu
#define vsmul_vv_i32m2_tamu __riscv_vsmul_vv_i32m2_mu
#define vsmul_vx_i32m2_tamu __riscv_vsmul_vx_i32m2_mu
#define vsmul_vv_i32m4_tamu __riscv_vsmul_vv_i32m4_mu
#define vsmul_vx_i32m4_tamu __riscv_vsmul_vx_i32m4_mu
#define vsmul_vv_i32m8_tamu __riscv_vsmul_vv_i32m8_mu
#define vsmul_vx_i32m8_tamu __riscv_vsmul_vx_i32m8_mu
#define vsmul_vv_i64m1_tamu __riscv_vsmul_vv_i64m1_mu
#define vsmul_vx_i64m1_tamu __riscv_vsmul_vx_i64m1_mu
#define vsmul_vv_i64m2_tamu __riscv_vsmul_vv_i64m2_mu
#define vsmul_vx_i64m2_tamu __riscv_vsmul_vx_i64m2_mu
#define vsmul_vv_i64m4_tamu __riscv_vsmul_vv_i64m4_mu
#define vsmul_vx_i64m4_tamu __riscv_vsmul_vx_i64m4_mu
#define vsmul_vv_i64m8_tamu __riscv_vsmul_vv_i64m8_mu
#define vsmul_vx_i64m8_tamu __riscv_vsmul_vx_i64m8_mu
#define vssra_vv_i8mf8_tu __riscv_vssra_vv_i8mf8_tu
#define vssra_vx_i8mf8_tu __riscv_vssra_vx_i8mf8_tu
#define vssra_vv_i8mf4_tu __riscv_vssra_vv_i8mf4_tu
#define vssra_vx_i8mf4_tu __riscv_vssra_vx_i8mf4_tu
#define vssra_vv_i8mf2_tu __riscv_vssra_vv_i8mf2_tu
#define vssra_vx_i8mf2_tu __riscv_vssra_vx_i8mf2_tu
#define vssra_vv_i8m1_tu __riscv_vssra_vv_i8m1_tu
#define vssra_vx_i8m1_tu __riscv_vssra_vx_i8m1_tu
#define vssra_vv_i8m2_tu __riscv_vssra_vv_i8m2_tu
#define vssra_vx_i8m2_tu __riscv_vssra_vx_i8m2_tu
#define vssra_vv_i8m4_tu __riscv_vssra_vv_i8m4_tu
#define vssra_vx_i8m4_tu __riscv_vssra_vx_i8m4_tu
#define vssra_vv_i8m8_tu __riscv_vssra_vv_i8m8_tu
#define vssra_vx_i8m8_tu __riscv_vssra_vx_i8m8_tu
#define vssra_vv_i16mf4_tu __riscv_vssra_vv_i16mf4_tu
#define vssra_vx_i16mf4_tu __riscv_vssra_vx_i16mf4_tu
#define vssra_vv_i16mf2_tu __riscv_vssra_vv_i16mf2_tu
#define vssra_vx_i16mf2_tu __riscv_vssra_vx_i16mf2_tu
#define vssra_vv_i16m1_tu __riscv_vssra_vv_i16m1_tu
#define vssra_vx_i16m1_tu __riscv_vssra_vx_i16m1_tu
#define vssra_vv_i16m2_tu __riscv_vssra_vv_i16m2_tu
#define vssra_vx_i16m2_tu __riscv_vssra_vx_i16m2_tu
#define vssra_vv_i16m4_tu __riscv_vssra_vv_i16m4_tu
#define vssra_vx_i16m4_tu __riscv_vssra_vx_i16m4_tu
#define vssra_vv_i16m8_tu __riscv_vssra_vv_i16m8_tu
#define vssra_vx_i16m8_tu __riscv_vssra_vx_i16m8_tu
#define vssra_vv_i32mf2_tu __riscv_vssra_vv_i32mf2_tu
#define vssra_vx_i32mf2_tu __riscv_vssra_vx_i32mf2_tu
#define vssra_vv_i32m1_tu __riscv_vssra_vv_i32m1_tu
#define vssra_vx_i32m1_tu __riscv_vssra_vx_i32m1_tu
#define vssra_vv_i32m2_tu __riscv_vssra_vv_i32m2_tu
#define vssra_vx_i32m2_tu __riscv_vssra_vx_i32m2_tu
#define vssra_vv_i32m4_tu __riscv_vssra_vv_i32m4_tu
#define vssra_vx_i32m4_tu __riscv_vssra_vx_i32m4_tu
#define vssra_vv_i32m8_tu __riscv_vssra_vv_i32m8_tu
#define vssra_vx_i32m8_tu __riscv_vssra_vx_i32m8_tu
#define vssra_vv_i64m1_tu __riscv_vssra_vv_i64m1_tu
#define vssra_vx_i64m1_tu __riscv_vssra_vx_i64m1_tu
#define vssra_vv_i64m2_tu __riscv_vssra_vv_i64m2_tu
#define vssra_vx_i64m2_tu __riscv_vssra_vx_i64m2_tu
#define vssra_vv_i64m4_tu __riscv_vssra_vv_i64m4_tu
#define vssra_vx_i64m4_tu __riscv_vssra_vx_i64m4_tu
#define vssra_vv_i64m8_tu __riscv_vssra_vv_i64m8_tu
#define vssra_vx_i64m8_tu __riscv_vssra_vx_i64m8_tu
#define vssrl_vv_u8mf8_tu __riscv_vssrl_vv_u8mf8_tu
#define vssrl_vx_u8mf8_tu __riscv_vssrl_vx_u8mf8_tu
#define vssrl_vv_u8mf4_tu __riscv_vssrl_vv_u8mf4_tu
#define vssrl_vx_u8mf4_tu __riscv_vssrl_vx_u8mf4_tu
#define vssrl_vv_u8mf2_tu __riscv_vssrl_vv_u8mf2_tu
#define vssrl_vx_u8mf2_tu __riscv_vssrl_vx_u8mf2_tu
#define vssrl_vv_u8m1_tu __riscv_vssrl_vv_u8m1_tu
#define vssrl_vx_u8m1_tu __riscv_vssrl_vx_u8m1_tu
#define vssrl_vv_u8m2_tu __riscv_vssrl_vv_u8m2_tu
#define vssrl_vx_u8m2_tu __riscv_vssrl_vx_u8m2_tu
#define vssrl_vv_u8m4_tu __riscv_vssrl_vv_u8m4_tu
#define vssrl_vx_u8m4_tu __riscv_vssrl_vx_u8m4_tu
#define vssrl_vv_u8m8_tu __riscv_vssrl_vv_u8m8_tu
#define vssrl_vx_u8m8_tu __riscv_vssrl_vx_u8m8_tu
#define vssrl_vv_u16mf4_tu __riscv_vssrl_vv_u16mf4_tu
#define vssrl_vx_u16mf4_tu __riscv_vssrl_vx_u16mf4_tu
#define vssrl_vv_u16mf2_tu __riscv_vssrl_vv_u16mf2_tu
#define vssrl_vx_u16mf2_tu __riscv_vssrl_vx_u16mf2_tu
#define vssrl_vv_u16m1_tu __riscv_vssrl_vv_u16m1_tu
#define vssrl_vx_u16m1_tu __riscv_vssrl_vx_u16m1_tu
#define vssrl_vv_u16m2_tu __riscv_vssrl_vv_u16m2_tu
#define vssrl_vx_u16m2_tu __riscv_vssrl_vx_u16m2_tu
#define vssrl_vv_u16m4_tu __riscv_vssrl_vv_u16m4_tu
#define vssrl_vx_u16m4_tu __riscv_vssrl_vx_u16m4_tu
#define vssrl_vv_u16m8_tu __riscv_vssrl_vv_u16m8_tu
#define vssrl_vx_u16m8_tu __riscv_vssrl_vx_u16m8_tu
#define vssrl_vv_u32mf2_tu __riscv_vssrl_vv_u32mf2_tu
#define vssrl_vx_u32mf2_tu __riscv_vssrl_vx_u32mf2_tu
#define vssrl_vv_u32m1_tu __riscv_vssrl_vv_u32m1_tu
#define vssrl_vx_u32m1_tu __riscv_vssrl_vx_u32m1_tu
#define vssrl_vv_u32m2_tu __riscv_vssrl_vv_u32m2_tu
#define vssrl_vx_u32m2_tu __riscv_vssrl_vx_u32m2_tu
#define vssrl_vv_u32m4_tu __riscv_vssrl_vv_u32m4_tu
#define vssrl_vx_u32m4_tu __riscv_vssrl_vx_u32m4_tu
#define vssrl_vv_u32m8_tu __riscv_vssrl_vv_u32m8_tu
#define vssrl_vx_u32m8_tu __riscv_vssrl_vx_u32m8_tu
#define vssrl_vv_u64m1_tu __riscv_vssrl_vv_u64m1_tu
#define vssrl_vx_u64m1_tu __riscv_vssrl_vx_u64m1_tu
#define vssrl_vv_u64m2_tu __riscv_vssrl_vv_u64m2_tu
#define vssrl_vx_u64m2_tu __riscv_vssrl_vx_u64m2_tu
#define vssrl_vv_u64m4_tu __riscv_vssrl_vv_u64m4_tu
#define vssrl_vx_u64m4_tu __riscv_vssrl_vx_u64m4_tu
#define vssrl_vv_u64m8_tu __riscv_vssrl_vv_u64m8_tu
#define vssrl_vx_u64m8_tu __riscv_vssrl_vx_u64m8_tu
#define vssra_vv_i8mf8_ta __riscv_vssra_vv_i8mf8
#define vssra_vx_i8mf8_ta __riscv_vssra_vx_i8mf8
#define vssra_vv_i8mf4_ta __riscv_vssra_vv_i8mf4
#define vssra_vx_i8mf4_ta __riscv_vssra_vx_i8mf4
#define vssra_vv_i8mf2_ta __riscv_vssra_vv_i8mf2
#define vssra_vx_i8mf2_ta __riscv_vssra_vx_i8mf2
#define vssra_vv_i8m1_ta __riscv_vssra_vv_i8m1
#define vssra_vx_i8m1_ta __riscv_vssra_vx_i8m1
#define vssra_vv_i8m2_ta __riscv_vssra_vv_i8m2
#define vssra_vx_i8m2_ta __riscv_vssra_vx_i8m2
#define vssra_vv_i8m4_ta __riscv_vssra_vv_i8m4
#define vssra_vx_i8m4_ta __riscv_vssra_vx_i8m4
#define vssra_vv_i8m8_ta __riscv_vssra_vv_i8m8
#define vssra_vx_i8m8_ta __riscv_vssra_vx_i8m8
#define vssra_vv_i16mf4_ta __riscv_vssra_vv_i16mf4
#define vssra_vx_i16mf4_ta __riscv_vssra_vx_i16mf4
#define vssra_vv_i16mf2_ta __riscv_vssra_vv_i16mf2
#define vssra_vx_i16mf2_ta __riscv_vssra_vx_i16mf2
#define vssra_vv_i16m1_ta __riscv_vssra_vv_i16m1
#define vssra_vx_i16m1_ta __riscv_vssra_vx_i16m1
#define vssra_vv_i16m2_ta __riscv_vssra_vv_i16m2
#define vssra_vx_i16m2_ta __riscv_vssra_vx_i16m2
#define vssra_vv_i16m4_ta __riscv_vssra_vv_i16m4
#define vssra_vx_i16m4_ta __riscv_vssra_vx_i16m4
#define vssra_vv_i16m8_ta __riscv_vssra_vv_i16m8
#define vssra_vx_i16m8_ta __riscv_vssra_vx_i16m8
#define vssra_vv_i32mf2_ta __riscv_vssra_vv_i32mf2
#define vssra_vx_i32mf2_ta __riscv_vssra_vx_i32mf2
#define vssra_vv_i32m1_ta __riscv_vssra_vv_i32m1
#define vssra_vx_i32m1_ta __riscv_vssra_vx_i32m1
#define vssra_vv_i32m2_ta __riscv_vssra_vv_i32m2
#define vssra_vx_i32m2_ta __riscv_vssra_vx_i32m2
#define vssra_vv_i32m4_ta __riscv_vssra_vv_i32m4
#define vssra_vx_i32m4_ta __riscv_vssra_vx_i32m4
#define vssra_vv_i32m8_ta __riscv_vssra_vv_i32m8
#define vssra_vx_i32m8_ta __riscv_vssra_vx_i32m8
#define vssra_vv_i64m1_ta __riscv_vssra_vv_i64m1
#define vssra_vx_i64m1_ta __riscv_vssra_vx_i64m1
#define vssra_vv_i64m2_ta __riscv_vssra_vv_i64m2
#define vssra_vx_i64m2_ta __riscv_vssra_vx_i64m2
#define vssra_vv_i64m4_ta __riscv_vssra_vv_i64m4
#define vssra_vx_i64m4_ta __riscv_vssra_vx_i64m4
#define vssra_vv_i64m8_ta __riscv_vssra_vv_i64m8
#define vssra_vx_i64m8_ta __riscv_vssra_vx_i64m8
#define vssrl_vv_u8mf8_ta __riscv_vssrl_vv_u8mf8
#define vssrl_vx_u8mf8_ta __riscv_vssrl_vx_u8mf8
#define vssrl_vv_u8mf4_ta __riscv_vssrl_vv_u8mf4
#define vssrl_vx_u8mf4_ta __riscv_vssrl_vx_u8mf4
#define vssrl_vv_u8mf2_ta __riscv_vssrl_vv_u8mf2
#define vssrl_vx_u8mf2_ta __riscv_vssrl_vx_u8mf2
#define vssrl_vv_u8m1_ta __riscv_vssrl_vv_u8m1
#define vssrl_vx_u8m1_ta __riscv_vssrl_vx_u8m1
#define vssrl_vv_u8m2_ta __riscv_vssrl_vv_u8m2
#define vssrl_vx_u8m2_ta __riscv_vssrl_vx_u8m2
#define vssrl_vv_u8m4_ta __riscv_vssrl_vv_u8m4
#define vssrl_vx_u8m4_ta __riscv_vssrl_vx_u8m4
#define vssrl_vv_u8m8_ta __riscv_vssrl_vv_u8m8
#define vssrl_vx_u8m8_ta __riscv_vssrl_vx_u8m8
#define vssrl_vv_u16mf4_ta __riscv_vssrl_vv_u16mf4
#define vssrl_vx_u16mf4_ta __riscv_vssrl_vx_u16mf4
#define vssrl_vv_u16mf2_ta __riscv_vssrl_vv_u16mf2
#define vssrl_vx_u16mf2_ta __riscv_vssrl_vx_u16mf2
#define vssrl_vv_u16m1_ta __riscv_vssrl_vv_u16m1
#define vssrl_vx_u16m1_ta __riscv_vssrl_vx_u16m1
#define vssrl_vv_u16m2_ta __riscv_vssrl_vv_u16m2
#define vssrl_vx_u16m2_ta __riscv_vssrl_vx_u16m2
#define vssrl_vv_u16m4_ta __riscv_vssrl_vv_u16m4
#define vssrl_vx_u16m4_ta __riscv_vssrl_vx_u16m4
#define vssrl_vv_u16m8_ta __riscv_vssrl_vv_u16m8
#define vssrl_vx_u16m8_ta __riscv_vssrl_vx_u16m8
#define vssrl_vv_u32mf2_ta __riscv_vssrl_vv_u32mf2
#define vssrl_vx_u32mf2_ta __riscv_vssrl_vx_u32mf2
#define vssrl_vv_u32m1_ta __riscv_vssrl_vv_u32m1
#define vssrl_vx_u32m1_ta __riscv_vssrl_vx_u32m1
#define vssrl_vv_u32m2_ta __riscv_vssrl_vv_u32m2
#define vssrl_vx_u32m2_ta __riscv_vssrl_vx_u32m2
#define vssrl_vv_u32m4_ta __riscv_vssrl_vv_u32m4
#define vssrl_vx_u32m4_ta __riscv_vssrl_vx_u32m4
#define vssrl_vv_u32m8_ta __riscv_vssrl_vv_u32m8
#define vssrl_vx_u32m8_ta __riscv_vssrl_vx_u32m8
#define vssrl_vv_u64m1_ta __riscv_vssrl_vv_u64m1
#define vssrl_vx_u64m1_ta __riscv_vssrl_vx_u64m1
#define vssrl_vv_u64m2_ta __riscv_vssrl_vv_u64m2
#define vssrl_vx_u64m2_ta __riscv_vssrl_vx_u64m2
#define vssrl_vv_u64m4_ta __riscv_vssrl_vv_u64m4
#define vssrl_vx_u64m4_ta __riscv_vssrl_vx_u64m4
#define vssrl_vv_u64m8_ta __riscv_vssrl_vv_u64m8
#define vssrl_vx_u64m8_ta __riscv_vssrl_vx_u64m8
// masked functions
#define vssra_vv_i8mf8_tuma __riscv_vssra_vv_i8mf8_tum
#define vssra_vx_i8mf8_tuma __riscv_vssra_vx_i8mf8_tum
#define vssra_vv_i8mf4_tuma __riscv_vssra_vv_i8mf4_tum
#define vssra_vx_i8mf4_tuma __riscv_vssra_vx_i8mf4_tum
#define vssra_vv_i8mf2_tuma __riscv_vssra_vv_i8mf2_tum
#define vssra_vx_i8mf2_tuma __riscv_vssra_vx_i8mf2_tum
#define vssra_vv_i8m1_tuma __riscv_vssra_vv_i8m1_tum
#define vssra_vx_i8m1_tuma __riscv_vssra_vx_i8m1_tum
#define vssra_vv_i8m2_tuma __riscv_vssra_vv_i8m2_tum
#define vssra_vx_i8m2_tuma __riscv_vssra_vx_i8m2_tum
#define vssra_vv_i8m4_tuma __riscv_vssra_vv_i8m4_tum
#define vssra_vx_i8m4_tuma __riscv_vssra_vx_i8m4_tum
#define vssra_vv_i8m8_tuma __riscv_vssra_vv_i8m8_tum
#define vssra_vx_i8m8_tuma __riscv_vssra_vx_i8m8_tum
#define vssra_vv_i16mf4_tuma __riscv_vssra_vv_i16mf4_tum
#define vssra_vx_i16mf4_tuma __riscv_vssra_vx_i16mf4_tum
#define vssra_vv_i16mf2_tuma __riscv_vssra_vv_i16mf2_tum
#define vssra_vx_i16mf2_tuma __riscv_vssra_vx_i16mf2_tum
#define vssra_vv_i16m1_tuma __riscv_vssra_vv_i16m1_tum
#define vssra_vx_i16m1_tuma __riscv_vssra_vx_i16m1_tum
#define vssra_vv_i16m2_tuma __riscv_vssra_vv_i16m2_tum
#define vssra_vx_i16m2_tuma __riscv_vssra_vx_i16m2_tum
#define vssra_vv_i16m4_tuma __riscv_vssra_vv_i16m4_tum
#define vssra_vx_i16m4_tuma __riscv_vssra_vx_i16m4_tum
#define vssra_vv_i16m8_tuma __riscv_vssra_vv_i16m8_tum
#define vssra_vx_i16m8_tuma __riscv_vssra_vx_i16m8_tum
#define vssra_vv_i32mf2_tuma __riscv_vssra_vv_i32mf2_tum
#define vssra_vx_i32mf2_tuma __riscv_vssra_vx_i32mf2_tum
#define vssra_vv_i32m1_tuma __riscv_vssra_vv_i32m1_tum
#define vssra_vx_i32m1_tuma __riscv_vssra_vx_i32m1_tum
#define vssra_vv_i32m2_tuma __riscv_vssra_vv_i32m2_tum
#define vssra_vx_i32m2_tuma __riscv_vssra_vx_i32m2_tum
#define vssra_vv_i32m4_tuma __riscv_vssra_vv_i32m4_tum
#define vssra_vx_i32m4_tuma __riscv_vssra_vx_i32m4_tum
#define vssra_vv_i32m8_tuma __riscv_vssra_vv_i32m8_tum
#define vssra_vx_i32m8_tuma __riscv_vssra_vx_i32m8_tum
#define vssra_vv_i64m1_tuma __riscv_vssra_vv_i64m1_tum
#define vssra_vx_i64m1_tuma __riscv_vssra_vx_i64m1_tum
#define vssra_vv_i64m2_tuma __riscv_vssra_vv_i64m2_tum
#define vssra_vx_i64m2_tuma __riscv_vssra_vx_i64m2_tum
#define vssra_vv_i64m4_tuma __riscv_vssra_vv_i64m4_tum
#define vssra_vx_i64m4_tuma __riscv_vssra_vx_i64m4_tum
#define vssra_vv_i64m8_tuma __riscv_vssra_vv_i64m8_tum
#define vssra_vx_i64m8_tuma __riscv_vssra_vx_i64m8_tum
#define vssrl_vv_u8mf8_tuma __riscv_vssrl_vv_u8mf8_tum
#define vssrl_vx_u8mf8_tuma __riscv_vssrl_vx_u8mf8_tum
#define vssrl_vv_u8mf4_tuma __riscv_vssrl_vv_u8mf4_tum
#define vssrl_vx_u8mf4_tuma __riscv_vssrl_vx_u8mf4_tum
#define vssrl_vv_u8mf2_tuma __riscv_vssrl_vv_u8mf2_tum
#define vssrl_vx_u8mf2_tuma __riscv_vssrl_vx_u8mf2_tum
#define vssrl_vv_u8m1_tuma __riscv_vssrl_vv_u8m1_tum
#define vssrl_vx_u8m1_tuma __riscv_vssrl_vx_u8m1_tum
#define vssrl_vv_u8m2_tuma __riscv_vssrl_vv_u8m2_tum
#define vssrl_vx_u8m2_tuma __riscv_vssrl_vx_u8m2_tum
#define vssrl_vv_u8m4_tuma __riscv_vssrl_vv_u8m4_tum
#define vssrl_vx_u8m4_tuma __riscv_vssrl_vx_u8m4_tum
#define vssrl_vv_u8m8_tuma __riscv_vssrl_vv_u8m8_tum
#define vssrl_vx_u8m8_tuma __riscv_vssrl_vx_u8m8_tum
#define vssrl_vv_u16mf4_tuma __riscv_vssrl_vv_u16mf4_tum
#define vssrl_vx_u16mf4_tuma __riscv_vssrl_vx_u16mf4_tum
#define vssrl_vv_u16mf2_tuma __riscv_vssrl_vv_u16mf2_tum
#define vssrl_vx_u16mf2_tuma __riscv_vssrl_vx_u16mf2_tum
#define vssrl_vv_u16m1_tuma __riscv_vssrl_vv_u16m1_tum
#define vssrl_vx_u16m1_tuma __riscv_vssrl_vx_u16m1_tum
#define vssrl_vv_u16m2_tuma __riscv_vssrl_vv_u16m2_tum
#define vssrl_vx_u16m2_tuma __riscv_vssrl_vx_u16m2_tum
#define vssrl_vv_u16m4_tuma __riscv_vssrl_vv_u16m4_tum
#define vssrl_vx_u16m4_tuma __riscv_vssrl_vx_u16m4_tum
#define vssrl_vv_u16m8_tuma __riscv_vssrl_vv_u16m8_tum
#define vssrl_vx_u16m8_tuma __riscv_vssrl_vx_u16m8_tum
#define vssrl_vv_u32mf2_tuma __riscv_vssrl_vv_u32mf2_tum
#define vssrl_vx_u32mf2_tuma __riscv_vssrl_vx_u32mf2_tum
#define vssrl_vv_u32m1_tuma __riscv_vssrl_vv_u32m1_tum
#define vssrl_vx_u32m1_tuma __riscv_vssrl_vx_u32m1_tum
#define vssrl_vv_u32m2_tuma __riscv_vssrl_vv_u32m2_tum
#define vssrl_vx_u32m2_tuma __riscv_vssrl_vx_u32m2_tum
#define vssrl_vv_u32m4_tuma __riscv_vssrl_vv_u32m4_tum
#define vssrl_vx_u32m4_tuma __riscv_vssrl_vx_u32m4_tum
#define vssrl_vv_u32m8_tuma __riscv_vssrl_vv_u32m8_tum
#define vssrl_vx_u32m8_tuma __riscv_vssrl_vx_u32m8_tum
#define vssrl_vv_u64m1_tuma __riscv_vssrl_vv_u64m1_tum
#define vssrl_vx_u64m1_tuma __riscv_vssrl_vx_u64m1_tum
#define vssrl_vv_u64m2_tuma __riscv_vssrl_vv_u64m2_tum
#define vssrl_vx_u64m2_tuma __riscv_vssrl_vx_u64m2_tum
#define vssrl_vv_u64m4_tuma __riscv_vssrl_vv_u64m4_tum
#define vssrl_vx_u64m4_tuma __riscv_vssrl_vx_u64m4_tum
#define vssrl_vv_u64m8_tuma __riscv_vssrl_vv_u64m8_tum
#define vssrl_vx_u64m8_tuma __riscv_vssrl_vx_u64m8_tum
// masked functions
#define vssra_vv_i8mf8_tumu __riscv_vssra_vv_i8mf8_tumu
#define vssra_vx_i8mf8_tumu __riscv_vssra_vx_i8mf8_tumu
#define vssra_vv_i8mf4_tumu __riscv_vssra_vv_i8mf4_tumu
#define vssra_vx_i8mf4_tumu __riscv_vssra_vx_i8mf4_tumu
#define vssra_vv_i8mf2_tumu __riscv_vssra_vv_i8mf2_tumu
#define vssra_vx_i8mf2_tumu __riscv_vssra_vx_i8mf2_tumu
#define vssra_vv_i8m1_tumu __riscv_vssra_vv_i8m1_tumu
#define vssra_vx_i8m1_tumu __riscv_vssra_vx_i8m1_tumu
#define vssra_vv_i8m2_tumu __riscv_vssra_vv_i8m2_tumu
#define vssra_vx_i8m2_tumu __riscv_vssra_vx_i8m2_tumu
#define vssra_vv_i8m4_tumu __riscv_vssra_vv_i8m4_tumu
#define vssra_vx_i8m4_tumu __riscv_vssra_vx_i8m4_tumu
#define vssra_vv_i8m8_tumu __riscv_vssra_vv_i8m8_tumu
#define vssra_vx_i8m8_tumu __riscv_vssra_vx_i8m8_tumu
#define vssra_vv_i16mf4_tumu __riscv_vssra_vv_i16mf4_tumu
#define vssra_vx_i16mf4_tumu __riscv_vssra_vx_i16mf4_tumu
#define vssra_vv_i16mf2_tumu __riscv_vssra_vv_i16mf2_tumu
#define vssra_vx_i16mf2_tumu __riscv_vssra_vx_i16mf2_tumu
#define vssra_vv_i16m1_tumu __riscv_vssra_vv_i16m1_tumu
#define vssra_vx_i16m1_tumu __riscv_vssra_vx_i16m1_tumu
#define vssra_vv_i16m2_tumu __riscv_vssra_vv_i16m2_tumu
#define vssra_vx_i16m2_tumu __riscv_vssra_vx_i16m2_tumu
#define vssra_vv_i16m4_tumu __riscv_vssra_vv_i16m4_tumu
#define vssra_vx_i16m4_tumu __riscv_vssra_vx_i16m4_tumu
#define vssra_vv_i16m8_tumu __riscv_vssra_vv_i16m8_tumu
#define vssra_vx_i16m8_tumu __riscv_vssra_vx_i16m8_tumu
#define vssra_vv_i32mf2_tumu __riscv_vssra_vv_i32mf2_tumu
#define vssra_vx_i32mf2_tumu __riscv_vssra_vx_i32mf2_tumu
#define vssra_vv_i32m1_tumu __riscv_vssra_vv_i32m1_tumu
#define vssra_vx_i32m1_tumu __riscv_vssra_vx_i32m1_tumu
#define vssra_vv_i32m2_tumu __riscv_vssra_vv_i32m2_tumu
#define vssra_vx_i32m2_tumu __riscv_vssra_vx_i32m2_tumu
#define vssra_vv_i32m4_tumu __riscv_vssra_vv_i32m4_tumu
#define vssra_vx_i32m4_tumu __riscv_vssra_vx_i32m4_tumu
#define vssra_vv_i32m8_tumu __riscv_vssra_vv_i32m8_tumu
#define vssra_vx_i32m8_tumu __riscv_vssra_vx_i32m8_tumu
#define vssra_vv_i64m1_tumu __riscv_vssra_vv_i64m1_tumu
#define vssra_vx_i64m1_tumu __riscv_vssra_vx_i64m1_tumu
#define vssra_vv_i64m2_tumu __riscv_vssra_vv_i64m2_tumu
#define vssra_vx_i64m2_tumu __riscv_vssra_vx_i64m2_tumu
#define vssra_vv_i64m4_tumu __riscv_vssra_vv_i64m4_tumu
#define vssra_vx_i64m4_tumu __riscv_vssra_vx_i64m4_tumu
#define vssra_vv_i64m8_tumu __riscv_vssra_vv_i64m8_tumu
#define vssra_vx_i64m8_tumu __riscv_vssra_vx_i64m8_tumu
#define vssrl_vv_u8mf8_tumu __riscv_vssrl_vv_u8mf8_tumu
#define vssrl_vx_u8mf8_tumu __riscv_vssrl_vx_u8mf8_tumu
#define vssrl_vv_u8mf4_tumu __riscv_vssrl_vv_u8mf4_tumu
#define vssrl_vx_u8mf4_tumu __riscv_vssrl_vx_u8mf4_tumu
#define vssrl_vv_u8mf2_tumu __riscv_vssrl_vv_u8mf2_tumu
#define vssrl_vx_u8mf2_tumu __riscv_vssrl_vx_u8mf2_tumu
#define vssrl_vv_u8m1_tumu __riscv_vssrl_vv_u8m1_tumu
#define vssrl_vx_u8m1_tumu __riscv_vssrl_vx_u8m1_tumu
#define vssrl_vv_u8m2_tumu __riscv_vssrl_vv_u8m2_tumu
#define vssrl_vx_u8m2_tumu __riscv_vssrl_vx_u8m2_tumu
#define vssrl_vv_u8m4_tumu __riscv_vssrl_vv_u8m4_tumu
#define vssrl_vx_u8m4_tumu __riscv_vssrl_vx_u8m4_tumu
#define vssrl_vv_u8m8_tumu __riscv_vssrl_vv_u8m8_tumu
#define vssrl_vx_u8m8_tumu __riscv_vssrl_vx_u8m8_tumu
#define vssrl_vv_u16mf4_tumu __riscv_vssrl_vv_u16mf4_tumu
#define vssrl_vx_u16mf4_tumu __riscv_vssrl_vx_u16mf4_tumu
#define vssrl_vv_u16mf2_tumu __riscv_vssrl_vv_u16mf2_tumu
#define vssrl_vx_u16mf2_tumu __riscv_vssrl_vx_u16mf2_tumu
#define vssrl_vv_u16m1_tumu __riscv_vssrl_vv_u16m1_tumu
#define vssrl_vx_u16m1_tumu __riscv_vssrl_vx_u16m1_tumu
#define vssrl_vv_u16m2_tumu __riscv_vssrl_vv_u16m2_tumu
#define vssrl_vx_u16m2_tumu __riscv_vssrl_vx_u16m2_tumu
#define vssrl_vv_u16m4_tumu __riscv_vssrl_vv_u16m4_tumu
#define vssrl_vx_u16m4_tumu __riscv_vssrl_vx_u16m4_tumu
#define vssrl_vv_u16m8_tumu __riscv_vssrl_vv_u16m8_tumu
#define vssrl_vx_u16m8_tumu __riscv_vssrl_vx_u16m8_tumu
#define vssrl_vv_u32mf2_tumu __riscv_vssrl_vv_u32mf2_tumu
#define vssrl_vx_u32mf2_tumu __riscv_vssrl_vx_u32mf2_tumu
#define vssrl_vv_u32m1_tumu __riscv_vssrl_vv_u32m1_tumu
#define vssrl_vx_u32m1_tumu __riscv_vssrl_vx_u32m1_tumu
#define vssrl_vv_u32m2_tumu __riscv_vssrl_vv_u32m2_tumu
#define vssrl_vx_u32m2_tumu __riscv_vssrl_vx_u32m2_tumu
#define vssrl_vv_u32m4_tumu __riscv_vssrl_vv_u32m4_tumu
#define vssrl_vx_u32m4_tumu __riscv_vssrl_vx_u32m4_tumu
#define vssrl_vv_u32m8_tumu __riscv_vssrl_vv_u32m8_tumu
#define vssrl_vx_u32m8_tumu __riscv_vssrl_vx_u32m8_tumu
#define vssrl_vv_u64m1_tumu __riscv_vssrl_vv_u64m1_tumu
#define vssrl_vx_u64m1_tumu __riscv_vssrl_vx_u64m1_tumu
#define vssrl_vv_u64m2_tumu __riscv_vssrl_vv_u64m2_tumu
#define vssrl_vx_u64m2_tumu __riscv_vssrl_vx_u64m2_tumu
#define vssrl_vv_u64m4_tumu __riscv_vssrl_vv_u64m4_tumu
#define vssrl_vx_u64m4_tumu __riscv_vssrl_vx_u64m4_tumu
#define vssrl_vv_u64m8_tumu __riscv_vssrl_vv_u64m8_tumu
#define vssrl_vx_u64m8_tumu __riscv_vssrl_vx_u64m8_tumu
// masked functions
#define vssra_vv_i8mf8_tama __riscv_vssra_vv_i8mf8_m
#define vssra_vx_i8mf8_tama __riscv_vssra_vx_i8mf8_m
#define vssra_vv_i8mf4_tama __riscv_vssra_vv_i8mf4_m
#define vssra_vx_i8mf4_tama __riscv_vssra_vx_i8mf4_m
#define vssra_vv_i8mf2_tama __riscv_vssra_vv_i8mf2_m
#define vssra_vx_i8mf2_tama __riscv_vssra_vx_i8mf2_m
#define vssra_vv_i8m1_tama __riscv_vssra_vv_i8m1_m
#define vssra_vx_i8m1_tama __riscv_vssra_vx_i8m1_m
#define vssra_vv_i8m2_tama __riscv_vssra_vv_i8m2_m
#define vssra_vx_i8m2_tama __riscv_vssra_vx_i8m2_m
#define vssra_vv_i8m4_tama __riscv_vssra_vv_i8m4_m
#define vssra_vx_i8m4_tama __riscv_vssra_vx_i8m4_m
#define vssra_vv_i8m8_tama __riscv_vssra_vv_i8m8_m
#define vssra_vx_i8m8_tama __riscv_vssra_vx_i8m8_m
#define vssra_vv_i16mf4_tama __riscv_vssra_vv_i16mf4_m
#define vssra_vx_i16mf4_tama __riscv_vssra_vx_i16mf4_m
#define vssra_vv_i16mf2_tama __riscv_vssra_vv_i16mf2_m
#define vssra_vx_i16mf2_tama __riscv_vssra_vx_i16mf2_m
#define vssra_vv_i16m1_tama __riscv_vssra_vv_i16m1_m
#define vssra_vx_i16m1_tama __riscv_vssra_vx_i16m1_m
#define vssra_vv_i16m2_tama __riscv_vssra_vv_i16m2_m
#define vssra_vx_i16m2_tama __riscv_vssra_vx_i16m2_m
#define vssra_vv_i16m4_tama __riscv_vssra_vv_i16m4_m
#define vssra_vx_i16m4_tama __riscv_vssra_vx_i16m4_m
#define vssra_vv_i16m8_tama __riscv_vssra_vv_i16m8_m
#define vssra_vx_i16m8_tama __riscv_vssra_vx_i16m8_m
#define vssra_vv_i32mf2_tama __riscv_vssra_vv_i32mf2_m
#define vssra_vx_i32mf2_tama __riscv_vssra_vx_i32mf2_m
#define vssra_vv_i32m1_tama __riscv_vssra_vv_i32m1_m
#define vssra_vx_i32m1_tama __riscv_vssra_vx_i32m1_m
#define vssra_vv_i32m2_tama __riscv_vssra_vv_i32m2_m
#define vssra_vx_i32m2_tama __riscv_vssra_vx_i32m2_m
#define vssra_vv_i32m4_tama __riscv_vssra_vv_i32m4_m
#define vssra_vx_i32m4_tama __riscv_vssra_vx_i32m4_m
#define vssra_vv_i32m8_tama __riscv_vssra_vv_i32m8_m
#define vssra_vx_i32m8_tama __riscv_vssra_vx_i32m8_m
#define vssra_vv_i64m1_tama __riscv_vssra_vv_i64m1_m
#define vssra_vx_i64m1_tama __riscv_vssra_vx_i64m1_m
#define vssra_vv_i64m2_tama __riscv_vssra_vv_i64m2_m
#define vssra_vx_i64m2_tama __riscv_vssra_vx_i64m2_m
#define vssra_vv_i64m4_tama __riscv_vssra_vv_i64m4_m
#define vssra_vx_i64m4_tama __riscv_vssra_vx_i64m4_m
#define vssra_vv_i64m8_tama __riscv_vssra_vv_i64m8_m
#define vssra_vx_i64m8_tama __riscv_vssra_vx_i64m8_m
#define vssrl_vv_u8mf8_tama __riscv_vssrl_vv_u8mf8_m
#define vssrl_vx_u8mf8_tama __riscv_vssrl_vx_u8mf8_m
#define vssrl_vv_u8mf4_tama __riscv_vssrl_vv_u8mf4_m
#define vssrl_vx_u8mf4_tama __riscv_vssrl_vx_u8mf4_m
#define vssrl_vv_u8mf2_tama __riscv_vssrl_vv_u8mf2_m
#define vssrl_vx_u8mf2_tama __riscv_vssrl_vx_u8mf2_m
#define vssrl_vv_u8m1_tama __riscv_vssrl_vv_u8m1_m
#define vssrl_vx_u8m1_tama __riscv_vssrl_vx_u8m1_m
#define vssrl_vv_u8m2_tama __riscv_vssrl_vv_u8m2_m
#define vssrl_vx_u8m2_tama __riscv_vssrl_vx_u8m2_m
#define vssrl_vv_u8m4_tama __riscv_vssrl_vv_u8m4_m
#define vssrl_vx_u8m4_tama __riscv_vssrl_vx_u8m4_m
#define vssrl_vv_u8m8_tama __riscv_vssrl_vv_u8m8_m
#define vssrl_vx_u8m8_tama __riscv_vssrl_vx_u8m8_m
#define vssrl_vv_u16mf4_tama __riscv_vssrl_vv_u16mf4_m
#define vssrl_vx_u16mf4_tama __riscv_vssrl_vx_u16mf4_m
#define vssrl_vv_u16mf2_tama __riscv_vssrl_vv_u16mf2_m
#define vssrl_vx_u16mf2_tama __riscv_vssrl_vx_u16mf2_m
#define vssrl_vv_u16m1_tama __riscv_vssrl_vv_u16m1_m
#define vssrl_vx_u16m1_tama __riscv_vssrl_vx_u16m1_m
#define vssrl_vv_u16m2_tama __riscv_vssrl_vv_u16m2_m
#define vssrl_vx_u16m2_tama __riscv_vssrl_vx_u16m2_m
#define vssrl_vv_u16m4_tama __riscv_vssrl_vv_u16m4_m
#define vssrl_vx_u16m4_tama __riscv_vssrl_vx_u16m4_m
#define vssrl_vv_u16m8_tama __riscv_vssrl_vv_u16m8_m
#define vssrl_vx_u16m8_tama __riscv_vssrl_vx_u16m8_m
#define vssrl_vv_u32mf2_tama __riscv_vssrl_vv_u32mf2_m
#define vssrl_vx_u32mf2_tama __riscv_vssrl_vx_u32mf2_m
#define vssrl_vv_u32m1_tama __riscv_vssrl_vv_u32m1_m
#define vssrl_vx_u32m1_tama __riscv_vssrl_vx_u32m1_m
#define vssrl_vv_u32m2_tama __riscv_vssrl_vv_u32m2_m
#define vssrl_vx_u32m2_tama __riscv_vssrl_vx_u32m2_m
#define vssrl_vv_u32m4_tama __riscv_vssrl_vv_u32m4_m
#define vssrl_vx_u32m4_tama __riscv_vssrl_vx_u32m4_m
#define vssrl_vv_u32m8_tama __riscv_vssrl_vv_u32m8_m
#define vssrl_vx_u32m8_tama __riscv_vssrl_vx_u32m8_m
#define vssrl_vv_u64m1_tama __riscv_vssrl_vv_u64m1_m
#define vssrl_vx_u64m1_tama __riscv_vssrl_vx_u64m1_m
#define vssrl_vv_u64m2_tama __riscv_vssrl_vv_u64m2_m
#define vssrl_vx_u64m2_tama __riscv_vssrl_vx_u64m2_m
#define vssrl_vv_u64m4_tama __riscv_vssrl_vv_u64m4_m
#define vssrl_vx_u64m4_tama __riscv_vssrl_vx_u64m4_m
#define vssrl_vv_u64m8_tama __riscv_vssrl_vv_u64m8_m
#define vssrl_vx_u64m8_tama __riscv_vssrl_vx_u64m8_m
// masked functions
#define vssra_vv_i8mf8_tamu __riscv_vssra_vv_i8mf8_mu
#define vssra_vx_i8mf8_tamu __riscv_vssra_vx_i8mf8_mu
#define vssra_vv_i8mf4_tamu __riscv_vssra_vv_i8mf4_mu
#define vssra_vx_i8mf4_tamu __riscv_vssra_vx_i8mf4_mu
#define vssra_vv_i8mf2_tamu __riscv_vssra_vv_i8mf2_mu
#define vssra_vx_i8mf2_tamu __riscv_vssra_vx_i8mf2_mu
#define vssra_vv_i8m1_tamu __riscv_vssra_vv_i8m1_mu
#define vssra_vx_i8m1_tamu __riscv_vssra_vx_i8m1_mu
#define vssra_vv_i8m2_tamu __riscv_vssra_vv_i8m2_mu
#define vssra_vx_i8m2_tamu __riscv_vssra_vx_i8m2_mu
#define vssra_vv_i8m4_tamu __riscv_vssra_vv_i8m4_mu
#define vssra_vx_i8m4_tamu __riscv_vssra_vx_i8m4_mu
#define vssra_vv_i8m8_tamu __riscv_vssra_vv_i8m8_mu
#define vssra_vx_i8m8_tamu __riscv_vssra_vx_i8m8_mu
#define vssra_vv_i16mf4_tamu __riscv_vssra_vv_i16mf4_mu
#define vssra_vx_i16mf4_tamu __riscv_vssra_vx_i16mf4_mu
#define vssra_vv_i16mf2_tamu __riscv_vssra_vv_i16mf2_mu
#define vssra_vx_i16mf2_tamu __riscv_vssra_vx_i16mf2_mu
#define vssra_vv_i16m1_tamu __riscv_vssra_vv_i16m1_mu
#define vssra_vx_i16m1_tamu __riscv_vssra_vx_i16m1_mu
#define vssra_vv_i16m2_tamu __riscv_vssra_vv_i16m2_mu
#define vssra_vx_i16m2_tamu __riscv_vssra_vx_i16m2_mu
#define vssra_vv_i16m4_tamu __riscv_vssra_vv_i16m4_mu
#define vssra_vx_i16m4_tamu __riscv_vssra_vx_i16m4_mu
#define vssra_vv_i16m8_tamu __riscv_vssra_vv_i16m8_mu
#define vssra_vx_i16m8_tamu __riscv_vssra_vx_i16m8_mu
#define vssra_vv_i32mf2_tamu __riscv_vssra_vv_i32mf2_mu
#define vssra_vx_i32mf2_tamu __riscv_vssra_vx_i32mf2_mu
#define vssra_vv_i32m1_tamu __riscv_vssra_vv_i32m1_mu
#define vssra_vx_i32m1_tamu __riscv_vssra_vx_i32m1_mu
#define vssra_vv_i32m2_tamu __riscv_vssra_vv_i32m2_mu
#define vssra_vx_i32m2_tamu __riscv_vssra_vx_i32m2_mu
#define vssra_vv_i32m4_tamu __riscv_vssra_vv_i32m4_mu
#define vssra_vx_i32m4_tamu __riscv_vssra_vx_i32m4_mu
#define vssra_vv_i32m8_tamu __riscv_vssra_vv_i32m8_mu
#define vssra_vx_i32m8_tamu __riscv_vssra_vx_i32m8_mu
#define vssra_vv_i64m1_tamu __riscv_vssra_vv_i64m1_mu
#define vssra_vx_i64m1_tamu __riscv_vssra_vx_i64m1_mu
#define vssra_vv_i64m2_tamu __riscv_vssra_vv_i64m2_mu
#define vssra_vx_i64m2_tamu __riscv_vssra_vx_i64m2_mu
#define vssra_vv_i64m4_tamu __riscv_vssra_vv_i64m4_mu
#define vssra_vx_i64m4_tamu __riscv_vssra_vx_i64m4_mu
#define vssra_vv_i64m8_tamu __riscv_vssra_vv_i64m8_mu
#define vssra_vx_i64m8_tamu __riscv_vssra_vx_i64m8_mu
#define vssrl_vv_u8mf8_tamu __riscv_vssrl_vv_u8mf8_mu
#define vssrl_vx_u8mf8_tamu __riscv_vssrl_vx_u8mf8_mu
#define vssrl_vv_u8mf4_tamu __riscv_vssrl_vv_u8mf4_mu
#define vssrl_vx_u8mf4_tamu __riscv_vssrl_vx_u8mf4_mu
#define vssrl_vv_u8mf2_tamu __riscv_vssrl_vv_u8mf2_mu
#define vssrl_vx_u8mf2_tamu __riscv_vssrl_vx_u8mf2_mu
#define vssrl_vv_u8m1_tamu __riscv_vssrl_vv_u8m1_mu
#define vssrl_vx_u8m1_tamu __riscv_vssrl_vx_u8m1_mu
#define vssrl_vv_u8m2_tamu __riscv_vssrl_vv_u8m2_mu
#define vssrl_vx_u8m2_tamu __riscv_vssrl_vx_u8m2_mu
#define vssrl_vv_u8m4_tamu __riscv_vssrl_vv_u8m4_mu
#define vssrl_vx_u8m4_tamu __riscv_vssrl_vx_u8m4_mu
#define vssrl_vv_u8m8_tamu __riscv_vssrl_vv_u8m8_mu
#define vssrl_vx_u8m8_tamu __riscv_vssrl_vx_u8m8_mu
#define vssrl_vv_u16mf4_tamu __riscv_vssrl_vv_u16mf4_mu
#define vssrl_vx_u16mf4_tamu __riscv_vssrl_vx_u16mf4_mu
#define vssrl_vv_u16mf2_tamu __riscv_vssrl_vv_u16mf2_mu
#define vssrl_vx_u16mf2_tamu __riscv_vssrl_vx_u16mf2_mu
#define vssrl_vv_u16m1_tamu __riscv_vssrl_vv_u16m1_mu
#define vssrl_vx_u16m1_tamu __riscv_vssrl_vx_u16m1_mu
#define vssrl_vv_u16m2_tamu __riscv_vssrl_vv_u16m2_mu
#define vssrl_vx_u16m2_tamu __riscv_vssrl_vx_u16m2_mu
#define vssrl_vv_u16m4_tamu __riscv_vssrl_vv_u16m4_mu
#define vssrl_vx_u16m4_tamu __riscv_vssrl_vx_u16m4_mu
#define vssrl_vv_u16m8_tamu __riscv_vssrl_vv_u16m8_mu
#define vssrl_vx_u16m8_tamu __riscv_vssrl_vx_u16m8_mu
#define vssrl_vv_u32mf2_tamu __riscv_vssrl_vv_u32mf2_mu
#define vssrl_vx_u32mf2_tamu __riscv_vssrl_vx_u32mf2_mu
#define vssrl_vv_u32m1_tamu __riscv_vssrl_vv_u32m1_mu
#define vssrl_vx_u32m1_tamu __riscv_vssrl_vx_u32m1_mu
#define vssrl_vv_u32m2_tamu __riscv_vssrl_vv_u32m2_mu
#define vssrl_vx_u32m2_tamu __riscv_vssrl_vx_u32m2_mu
#define vssrl_vv_u32m4_tamu __riscv_vssrl_vv_u32m4_mu
#define vssrl_vx_u32m4_tamu __riscv_vssrl_vx_u32m4_mu
#define vssrl_vv_u32m8_tamu __riscv_vssrl_vv_u32m8_mu
#define vssrl_vx_u32m8_tamu __riscv_vssrl_vx_u32m8_mu
#define vssrl_vv_u64m1_tamu __riscv_vssrl_vv_u64m1_mu
#define vssrl_vx_u64m1_tamu __riscv_vssrl_vx_u64m1_mu
#define vssrl_vv_u64m2_tamu __riscv_vssrl_vv_u64m2_mu
#define vssrl_vx_u64m2_tamu __riscv_vssrl_vx_u64m2_mu
#define vssrl_vv_u64m4_tamu __riscv_vssrl_vv_u64m4_mu
#define vssrl_vx_u64m4_tamu __riscv_vssrl_vx_u64m4_mu
#define vssrl_vv_u64m8_tamu __riscv_vssrl_vv_u64m8_mu
#define vssrl_vx_u64m8_tamu __riscv_vssrl_vx_u64m8_mu
#define vnclip_wv_i8mf8_tu __riscv_vnclip_wv_i8mf8_tu
#define vnclip_wx_i8mf8_tu __riscv_vnclip_wx_i8mf8_tu
#define vnclip_wv_i8mf4_tu __riscv_vnclip_wv_i8mf4_tu
#define vnclip_wx_i8mf4_tu __riscv_vnclip_wx_i8mf4_tu
#define vnclip_wv_i8mf2_tu __riscv_vnclip_wv_i8mf2_tu
#define vnclip_wx_i8mf2_tu __riscv_vnclip_wx_i8mf2_tu
#define vnclip_wv_i8m1_tu __riscv_vnclip_wv_i8m1_tu
#define vnclip_wx_i8m1_tu __riscv_vnclip_wx_i8m1_tu
#define vnclip_wv_i8m2_tu __riscv_vnclip_wv_i8m2_tu
#define vnclip_wx_i8m2_tu __riscv_vnclip_wx_i8m2_tu
#define vnclip_wv_i8m4_tu __riscv_vnclip_wv_i8m4_tu
#define vnclip_wx_i8m4_tu __riscv_vnclip_wx_i8m4_tu
#define vnclip_wv_i16mf4_tu __riscv_vnclip_wv_i16mf4_tu
#define vnclip_wx_i16mf4_tu __riscv_vnclip_wx_i16mf4_tu
#define vnclip_wv_i16mf2_tu __riscv_vnclip_wv_i16mf2_tu
#define vnclip_wx_i16mf2_tu __riscv_vnclip_wx_i16mf2_tu
#define vnclip_wv_i16m1_tu __riscv_vnclip_wv_i16m1_tu
#define vnclip_wx_i16m1_tu __riscv_vnclip_wx_i16m1_tu
#define vnclip_wv_i16m2_tu __riscv_vnclip_wv_i16m2_tu
#define vnclip_wx_i16m2_tu __riscv_vnclip_wx_i16m2_tu
#define vnclip_wv_i16m4_tu __riscv_vnclip_wv_i16m4_tu
#define vnclip_wx_i16m4_tu __riscv_vnclip_wx_i16m4_tu
#define vnclip_wv_i32mf2_tu __riscv_vnclip_wv_i32mf2_tu
#define vnclip_wx_i32mf2_tu __riscv_vnclip_wx_i32mf2_tu
#define vnclip_wv_i32m1_tu __riscv_vnclip_wv_i32m1_tu
#define vnclip_wx_i32m1_tu __riscv_vnclip_wx_i32m1_tu
#define vnclip_wv_i32m2_tu __riscv_vnclip_wv_i32m2_tu
#define vnclip_wx_i32m2_tu __riscv_vnclip_wx_i32m2_tu
#define vnclip_wv_i32m4_tu __riscv_vnclip_wv_i32m4_tu
#define vnclip_wx_i32m4_tu __riscv_vnclip_wx_i32m4_tu
#define vnclipu_wv_u8mf8_tu __riscv_vnclipu_wv_u8mf8_tu
#define vnclipu_wx_u8mf8_tu __riscv_vnclipu_wx_u8mf8_tu
#define vnclipu_wv_u8mf4_tu __riscv_vnclipu_wv_u8mf4_tu
#define vnclipu_wx_u8mf4_tu __riscv_vnclipu_wx_u8mf4_tu
#define vnclipu_wv_u8mf2_tu __riscv_vnclipu_wv_u8mf2_tu
#define vnclipu_wx_u8mf2_tu __riscv_vnclipu_wx_u8mf2_tu
#define vnclipu_wv_u8m1_tu __riscv_vnclipu_wv_u8m1_tu
#define vnclipu_wx_u8m1_tu __riscv_vnclipu_wx_u8m1_tu
#define vnclipu_wv_u8m2_tu __riscv_vnclipu_wv_u8m2_tu
#define vnclipu_wx_u8m2_tu __riscv_vnclipu_wx_u8m2_tu
#define vnclipu_wv_u8m4_tu __riscv_vnclipu_wv_u8m4_tu
#define vnclipu_wx_u8m4_tu __riscv_vnclipu_wx_u8m4_tu
#define vnclipu_wv_u16mf4_tu __riscv_vnclipu_wv_u16mf4_tu
#define vnclipu_wx_u16mf4_tu __riscv_vnclipu_wx_u16mf4_tu
#define vnclipu_wv_u16mf2_tu __riscv_vnclipu_wv_u16mf2_tu
#define vnclipu_wx_u16mf2_tu __riscv_vnclipu_wx_u16mf2_tu
#define vnclipu_wv_u16m1_tu __riscv_vnclipu_wv_u16m1_tu
#define vnclipu_wx_u16m1_tu __riscv_vnclipu_wx_u16m1_tu
#define vnclipu_wv_u16m2_tu __riscv_vnclipu_wv_u16m2_tu
#define vnclipu_wx_u16m2_tu __riscv_vnclipu_wx_u16m2_tu
#define vnclipu_wv_u16m4_tu __riscv_vnclipu_wv_u16m4_tu
#define vnclipu_wx_u16m4_tu __riscv_vnclipu_wx_u16m4_tu
#define vnclipu_wv_u32mf2_tu __riscv_vnclipu_wv_u32mf2_tu
#define vnclipu_wx_u32mf2_tu __riscv_vnclipu_wx_u32mf2_tu
#define vnclipu_wv_u32m1_tu __riscv_vnclipu_wv_u32m1_tu
#define vnclipu_wx_u32m1_tu __riscv_vnclipu_wx_u32m1_tu
#define vnclipu_wv_u32m2_tu __riscv_vnclipu_wv_u32m2_tu
#define vnclipu_wx_u32m2_tu __riscv_vnclipu_wx_u32m2_tu
#define vnclipu_wv_u32m4_tu __riscv_vnclipu_wv_u32m4_tu
#define vnclipu_wx_u32m4_tu __riscv_vnclipu_wx_u32m4_tu
#define vnclip_wv_i8mf8_ta __riscv_vnclip_wv_i8mf8
#define vnclip_wx_i8mf8_ta __riscv_vnclip_wx_i8mf8
#define vnclip_wv_i8mf4_ta __riscv_vnclip_wv_i8mf4
#define vnclip_wx_i8mf4_ta __riscv_vnclip_wx_i8mf4
#define vnclip_wv_i8mf2_ta __riscv_vnclip_wv_i8mf2
#define vnclip_wx_i8mf2_ta __riscv_vnclip_wx_i8mf2
#define vnclip_wv_i8m1_ta __riscv_vnclip_wv_i8m1
#define vnclip_wx_i8m1_ta __riscv_vnclip_wx_i8m1
#define vnclip_wv_i8m2_ta __riscv_vnclip_wv_i8m2
#define vnclip_wx_i8m2_ta __riscv_vnclip_wx_i8m2
#define vnclip_wv_i8m4_ta __riscv_vnclip_wv_i8m4
#define vnclip_wx_i8m4_ta __riscv_vnclip_wx_i8m4
#define vnclip_wv_i16mf4_ta __riscv_vnclip_wv_i16mf4
#define vnclip_wx_i16mf4_ta __riscv_vnclip_wx_i16mf4
#define vnclip_wv_i16mf2_ta __riscv_vnclip_wv_i16mf2
#define vnclip_wx_i16mf2_ta __riscv_vnclip_wx_i16mf2
#define vnclip_wv_i16m1_ta __riscv_vnclip_wv_i16m1
#define vnclip_wx_i16m1_ta __riscv_vnclip_wx_i16m1
#define vnclip_wv_i16m2_ta __riscv_vnclip_wv_i16m2
#define vnclip_wx_i16m2_ta __riscv_vnclip_wx_i16m2
#define vnclip_wv_i16m4_ta __riscv_vnclip_wv_i16m4
#define vnclip_wx_i16m4_ta __riscv_vnclip_wx_i16m4
#define vnclip_wv_i32mf2_ta __riscv_vnclip_wv_i32mf2
#define vnclip_wx_i32mf2_ta __riscv_vnclip_wx_i32mf2
#define vnclip_wv_i32m1_ta __riscv_vnclip_wv_i32m1
#define vnclip_wx_i32m1_ta __riscv_vnclip_wx_i32m1
#define vnclip_wv_i32m2_ta __riscv_vnclip_wv_i32m2
#define vnclip_wx_i32m2_ta __riscv_vnclip_wx_i32m2
#define vnclip_wv_i32m4_ta __riscv_vnclip_wv_i32m4
#define vnclip_wx_i32m4_ta __riscv_vnclip_wx_i32m4
#define vnclipu_wv_u8mf8_ta __riscv_vnclipu_wv_u8mf8
#define vnclipu_wx_u8mf8_ta __riscv_vnclipu_wx_u8mf8
#define vnclipu_wv_u8mf4_ta __riscv_vnclipu_wv_u8mf4
#define vnclipu_wx_u8mf4_ta __riscv_vnclipu_wx_u8mf4
#define vnclipu_wv_u8mf2_ta __riscv_vnclipu_wv_u8mf2
#define vnclipu_wx_u8mf2_ta __riscv_vnclipu_wx_u8mf2
#define vnclipu_wv_u8m1_ta __riscv_vnclipu_wv_u8m1
#define vnclipu_wx_u8m1_ta __riscv_vnclipu_wx_u8m1
#define vnclipu_wv_u8m2_ta __riscv_vnclipu_wv_u8m2
#define vnclipu_wx_u8m2_ta __riscv_vnclipu_wx_u8m2
#define vnclipu_wv_u8m4_ta __riscv_vnclipu_wv_u8m4
#define vnclipu_wx_u8m4_ta __riscv_vnclipu_wx_u8m4
#define vnclipu_wv_u16mf4_ta __riscv_vnclipu_wv_u16mf4
#define vnclipu_wx_u16mf4_ta __riscv_vnclipu_wx_u16mf4
#define vnclipu_wv_u16mf2_ta __riscv_vnclipu_wv_u16mf2
#define vnclipu_wx_u16mf2_ta __riscv_vnclipu_wx_u16mf2
#define vnclipu_wv_u16m1_ta __riscv_vnclipu_wv_u16m1
#define vnclipu_wx_u16m1_ta __riscv_vnclipu_wx_u16m1
#define vnclipu_wv_u16m2_ta __riscv_vnclipu_wv_u16m2
#define vnclipu_wx_u16m2_ta __riscv_vnclipu_wx_u16m2
#define vnclipu_wv_u16m4_ta __riscv_vnclipu_wv_u16m4
#define vnclipu_wx_u16m4_ta __riscv_vnclipu_wx_u16m4
#define vnclipu_wv_u32mf2_ta __riscv_vnclipu_wv_u32mf2
#define vnclipu_wx_u32mf2_ta __riscv_vnclipu_wx_u32mf2
#define vnclipu_wv_u32m1_ta __riscv_vnclipu_wv_u32m1
#define vnclipu_wx_u32m1_ta __riscv_vnclipu_wx_u32m1
#define vnclipu_wv_u32m2_ta __riscv_vnclipu_wv_u32m2
#define vnclipu_wx_u32m2_ta __riscv_vnclipu_wx_u32m2
#define vnclipu_wv_u32m4_ta __riscv_vnclipu_wv_u32m4
#define vnclipu_wx_u32m4_ta __riscv_vnclipu_wx_u32m4
// masked functions
#define vnclip_wv_i8mf8_tuma __riscv_vnclip_wv_i8mf8_tum
#define vnclip_wx_i8mf8_tuma __riscv_vnclip_wx_i8mf8_tum
#define vnclip_wv_i8mf4_tuma __riscv_vnclip_wv_i8mf4_tum
#define vnclip_wx_i8mf4_tuma __riscv_vnclip_wx_i8mf4_tum
#define vnclip_wv_i8mf2_tuma __riscv_vnclip_wv_i8mf2_tum
#define vnclip_wx_i8mf2_tuma __riscv_vnclip_wx_i8mf2_tum
#define vnclip_wv_i8m1_tuma __riscv_vnclip_wv_i8m1_tum
#define vnclip_wx_i8m1_tuma __riscv_vnclip_wx_i8m1_tum
#define vnclip_wv_i8m2_tuma __riscv_vnclip_wv_i8m2_tum
#define vnclip_wx_i8m2_tuma __riscv_vnclip_wx_i8m2_tum
#define vnclip_wv_i8m4_tuma __riscv_vnclip_wv_i8m4_tum
#define vnclip_wx_i8m4_tuma __riscv_vnclip_wx_i8m4_tum
#define vnclip_wv_i16mf4_tuma __riscv_vnclip_wv_i16mf4_tum
#define vnclip_wx_i16mf4_tuma __riscv_vnclip_wx_i16mf4_tum
#define vnclip_wv_i16mf2_tuma __riscv_vnclip_wv_i16mf2_tum
#define vnclip_wx_i16mf2_tuma __riscv_vnclip_wx_i16mf2_tum
#define vnclip_wv_i16m1_tuma __riscv_vnclip_wv_i16m1_tum
#define vnclip_wx_i16m1_tuma __riscv_vnclip_wx_i16m1_tum
#define vnclip_wv_i16m2_tuma __riscv_vnclip_wv_i16m2_tum
#define vnclip_wx_i16m2_tuma __riscv_vnclip_wx_i16m2_tum
#define vnclip_wv_i16m4_tuma __riscv_vnclip_wv_i16m4_tum
#define vnclip_wx_i16m4_tuma __riscv_vnclip_wx_i16m4_tum
#define vnclip_wv_i32mf2_tuma __riscv_vnclip_wv_i32mf2_tum
#define vnclip_wx_i32mf2_tuma __riscv_vnclip_wx_i32mf2_tum
#define vnclip_wv_i32m1_tuma __riscv_vnclip_wv_i32m1_tum
#define vnclip_wx_i32m1_tuma __riscv_vnclip_wx_i32m1_tum
#define vnclip_wv_i32m2_tuma __riscv_vnclip_wv_i32m2_tum
#define vnclip_wx_i32m2_tuma __riscv_vnclip_wx_i32m2_tum
#define vnclip_wv_i32m4_tuma __riscv_vnclip_wv_i32m4_tum
#define vnclip_wx_i32m4_tuma __riscv_vnclip_wx_i32m4_tum
#define vnclipu_wv_u8mf8_tuma __riscv_vnclipu_wv_u8mf8_tum
#define vnclipu_wx_u8mf8_tuma __riscv_vnclipu_wx_u8mf8_tum
#define vnclipu_wv_u8mf4_tuma __riscv_vnclipu_wv_u8mf4_tum
#define vnclipu_wx_u8mf4_tuma __riscv_vnclipu_wx_u8mf4_tum
#define vnclipu_wv_u8mf2_tuma __riscv_vnclipu_wv_u8mf2_tum
#define vnclipu_wx_u8mf2_tuma __riscv_vnclipu_wx_u8mf2_tum
#define vnclipu_wv_u8m1_tuma __riscv_vnclipu_wv_u8m1_tum
#define vnclipu_wx_u8m1_tuma __riscv_vnclipu_wx_u8m1_tum
#define vnclipu_wv_u8m2_tuma __riscv_vnclipu_wv_u8m2_tum
#define vnclipu_wx_u8m2_tuma __riscv_vnclipu_wx_u8m2_tum
#define vnclipu_wv_u8m4_tuma __riscv_vnclipu_wv_u8m4_tum
#define vnclipu_wx_u8m4_tuma __riscv_vnclipu_wx_u8m4_tum
#define vnclipu_wv_u16mf4_tuma __riscv_vnclipu_wv_u16mf4_tum
#define vnclipu_wx_u16mf4_tuma __riscv_vnclipu_wx_u16mf4_tum
#define vnclipu_wv_u16mf2_tuma __riscv_vnclipu_wv_u16mf2_tum
#define vnclipu_wx_u16mf2_tuma __riscv_vnclipu_wx_u16mf2_tum
#define vnclipu_wv_u16m1_tuma __riscv_vnclipu_wv_u16m1_tum
#define vnclipu_wx_u16m1_tuma __riscv_vnclipu_wx_u16m1_tum
#define vnclipu_wv_u16m2_tuma __riscv_vnclipu_wv_u16m2_tum
#define vnclipu_wx_u16m2_tuma __riscv_vnclipu_wx_u16m2_tum
#define vnclipu_wv_u16m4_tuma __riscv_vnclipu_wv_u16m4_tum
#define vnclipu_wx_u16m4_tuma __riscv_vnclipu_wx_u16m4_tum
#define vnclipu_wv_u32mf2_tuma __riscv_vnclipu_wv_u32mf2_tum
#define vnclipu_wx_u32mf2_tuma __riscv_vnclipu_wx_u32mf2_tum
#define vnclipu_wv_u32m1_tuma __riscv_vnclipu_wv_u32m1_tum
#define vnclipu_wx_u32m1_tuma __riscv_vnclipu_wx_u32m1_tum
#define vnclipu_wv_u32m2_tuma __riscv_vnclipu_wv_u32m2_tum
#define vnclipu_wx_u32m2_tuma __riscv_vnclipu_wx_u32m2_tum
#define vnclipu_wv_u32m4_tuma __riscv_vnclipu_wv_u32m4_tum
#define vnclipu_wx_u32m4_tuma __riscv_vnclipu_wx_u32m4_tum
// masked functions
#define vnclip_wv_i8mf8_tumu __riscv_vnclip_wv_i8mf8_tumu
#define vnclip_wx_i8mf8_tumu __riscv_vnclip_wx_i8mf8_tumu
#define vnclip_wv_i8mf4_tumu __riscv_vnclip_wv_i8mf4_tumu
#define vnclip_wx_i8mf4_tumu __riscv_vnclip_wx_i8mf4_tumu
#define vnclip_wv_i8mf2_tumu __riscv_vnclip_wv_i8mf2_tumu
#define vnclip_wx_i8mf2_tumu __riscv_vnclip_wx_i8mf2_tumu
#define vnclip_wv_i8m1_tumu __riscv_vnclip_wv_i8m1_tumu
#define vnclip_wx_i8m1_tumu __riscv_vnclip_wx_i8m1_tumu
#define vnclip_wv_i8m2_tumu __riscv_vnclip_wv_i8m2_tumu
#define vnclip_wx_i8m2_tumu __riscv_vnclip_wx_i8m2_tumu
#define vnclip_wv_i8m4_tumu __riscv_vnclip_wv_i8m4_tumu
#define vnclip_wx_i8m4_tumu __riscv_vnclip_wx_i8m4_tumu
#define vnclip_wv_i16mf4_tumu __riscv_vnclip_wv_i16mf4_tumu
#define vnclip_wx_i16mf4_tumu __riscv_vnclip_wx_i16mf4_tumu
#define vnclip_wv_i16mf2_tumu __riscv_vnclip_wv_i16mf2_tumu
#define vnclip_wx_i16mf2_tumu __riscv_vnclip_wx_i16mf2_tumu
#define vnclip_wv_i16m1_tumu __riscv_vnclip_wv_i16m1_tumu
#define vnclip_wx_i16m1_tumu __riscv_vnclip_wx_i16m1_tumu
#define vnclip_wv_i16m2_tumu __riscv_vnclip_wv_i16m2_tumu
#define vnclip_wx_i16m2_tumu __riscv_vnclip_wx_i16m2_tumu
#define vnclip_wv_i16m4_tumu __riscv_vnclip_wv_i16m4_tumu
#define vnclip_wx_i16m4_tumu __riscv_vnclip_wx_i16m4_tumu
#define vnclip_wv_i32mf2_tumu __riscv_vnclip_wv_i32mf2_tumu
#define vnclip_wx_i32mf2_tumu __riscv_vnclip_wx_i32mf2_tumu
#define vnclip_wv_i32m1_tumu __riscv_vnclip_wv_i32m1_tumu
#define vnclip_wx_i32m1_tumu __riscv_vnclip_wx_i32m1_tumu
#define vnclip_wv_i32m2_tumu __riscv_vnclip_wv_i32m2_tumu
#define vnclip_wx_i32m2_tumu __riscv_vnclip_wx_i32m2_tumu
#define vnclip_wv_i32m4_tumu __riscv_vnclip_wv_i32m4_tumu
#define vnclip_wx_i32m4_tumu __riscv_vnclip_wx_i32m4_tumu
#define vnclipu_wv_u8mf8_tumu __riscv_vnclipu_wv_u8mf8_tumu
#define vnclipu_wx_u8mf8_tumu __riscv_vnclipu_wx_u8mf8_tumu
#define vnclipu_wv_u8mf4_tumu __riscv_vnclipu_wv_u8mf4_tumu
#define vnclipu_wx_u8mf4_tumu __riscv_vnclipu_wx_u8mf4_tumu
#define vnclipu_wv_u8mf2_tumu __riscv_vnclipu_wv_u8mf2_tumu
#define vnclipu_wx_u8mf2_tumu __riscv_vnclipu_wx_u8mf2_tumu
#define vnclipu_wv_u8m1_tumu __riscv_vnclipu_wv_u8m1_tumu
#define vnclipu_wx_u8m1_tumu __riscv_vnclipu_wx_u8m1_tumu
#define vnclipu_wv_u8m2_tumu __riscv_vnclipu_wv_u8m2_tumu
#define vnclipu_wx_u8m2_tumu __riscv_vnclipu_wx_u8m2_tumu
#define vnclipu_wv_u8m4_tumu __riscv_vnclipu_wv_u8m4_tumu
#define vnclipu_wx_u8m4_tumu __riscv_vnclipu_wx_u8m4_tumu
#define vnclipu_wv_u16mf4_tumu __riscv_vnclipu_wv_u16mf4_tumu
#define vnclipu_wx_u16mf4_tumu __riscv_vnclipu_wx_u16mf4_tumu
#define vnclipu_wv_u16mf2_tumu __riscv_vnclipu_wv_u16mf2_tumu
#define vnclipu_wx_u16mf2_tumu __riscv_vnclipu_wx_u16mf2_tumu
#define vnclipu_wv_u16m1_tumu __riscv_vnclipu_wv_u16m1_tumu
#define vnclipu_wx_u16m1_tumu __riscv_vnclipu_wx_u16m1_tumu
#define vnclipu_wv_u16m2_tumu __riscv_vnclipu_wv_u16m2_tumu
#define vnclipu_wx_u16m2_tumu __riscv_vnclipu_wx_u16m2_tumu
#define vnclipu_wv_u16m4_tumu __riscv_vnclipu_wv_u16m4_tumu
#define vnclipu_wx_u16m4_tumu __riscv_vnclipu_wx_u16m4_tumu
#define vnclipu_wv_u32mf2_tumu __riscv_vnclipu_wv_u32mf2_tumu
#define vnclipu_wx_u32mf2_tumu __riscv_vnclipu_wx_u32mf2_tumu
#define vnclipu_wv_u32m1_tumu __riscv_vnclipu_wv_u32m1_tumu
#define vnclipu_wx_u32m1_tumu __riscv_vnclipu_wx_u32m1_tumu
#define vnclipu_wv_u32m2_tumu __riscv_vnclipu_wv_u32m2_tumu
#define vnclipu_wx_u32m2_tumu __riscv_vnclipu_wx_u32m2_tumu
#define vnclipu_wv_u32m4_tumu __riscv_vnclipu_wv_u32m4_tumu
#define vnclipu_wx_u32m4_tumu __riscv_vnclipu_wx_u32m4_tumu
// masked functions
#define vnclip_wv_i8mf8_tama __riscv_vnclip_wv_i8mf8_m
#define vnclip_wx_i8mf8_tama __riscv_vnclip_wx_i8mf8_m
#define vnclip_wv_i8mf4_tama __riscv_vnclip_wv_i8mf4_m
#define vnclip_wx_i8mf4_tama __riscv_vnclip_wx_i8mf4_m
#define vnclip_wv_i8mf2_tama __riscv_vnclip_wv_i8mf2_m
#define vnclip_wx_i8mf2_tama __riscv_vnclip_wx_i8mf2_m
#define vnclip_wv_i8m1_tama __riscv_vnclip_wv_i8m1_m
#define vnclip_wx_i8m1_tama __riscv_vnclip_wx_i8m1_m
#define vnclip_wv_i8m2_tama __riscv_vnclip_wv_i8m2_m
#define vnclip_wx_i8m2_tama __riscv_vnclip_wx_i8m2_m
#define vnclip_wv_i8m4_tama __riscv_vnclip_wv_i8m4_m
#define vnclip_wx_i8m4_tama __riscv_vnclip_wx_i8m4_m
#define vnclip_wv_i16mf4_tama __riscv_vnclip_wv_i16mf4_m
#define vnclip_wx_i16mf4_tama __riscv_vnclip_wx_i16mf4_m
#define vnclip_wv_i16mf2_tama __riscv_vnclip_wv_i16mf2_m
#define vnclip_wx_i16mf2_tama __riscv_vnclip_wx_i16mf2_m
#define vnclip_wv_i16m1_tama __riscv_vnclip_wv_i16m1_m
#define vnclip_wx_i16m1_tama __riscv_vnclip_wx_i16m1_m
#define vnclip_wv_i16m2_tama __riscv_vnclip_wv_i16m2_m
#define vnclip_wx_i16m2_tama __riscv_vnclip_wx_i16m2_m
#define vnclip_wv_i16m4_tama __riscv_vnclip_wv_i16m4_m
#define vnclip_wx_i16m4_tama __riscv_vnclip_wx_i16m4_m
#define vnclip_wv_i32mf2_tama __riscv_vnclip_wv_i32mf2_m
#define vnclip_wx_i32mf2_tama __riscv_vnclip_wx_i32mf2_m
#define vnclip_wv_i32m1_tama __riscv_vnclip_wv_i32m1_m
#define vnclip_wx_i32m1_tama __riscv_vnclip_wx_i32m1_m
#define vnclip_wv_i32m2_tama __riscv_vnclip_wv_i32m2_m
#define vnclip_wx_i32m2_tama __riscv_vnclip_wx_i32m2_m
#define vnclip_wv_i32m4_tama __riscv_vnclip_wv_i32m4_m
#define vnclip_wx_i32m4_tama __riscv_vnclip_wx_i32m4_m
#define vnclipu_wv_u8mf8_tama __riscv_vnclipu_wv_u8mf8_m
#define vnclipu_wx_u8mf8_tama __riscv_vnclipu_wx_u8mf8_m
#define vnclipu_wv_u8mf4_tama __riscv_vnclipu_wv_u8mf4_m
#define vnclipu_wx_u8mf4_tama __riscv_vnclipu_wx_u8mf4_m
#define vnclipu_wv_u8mf2_tama __riscv_vnclipu_wv_u8mf2_m
#define vnclipu_wx_u8mf2_tama __riscv_vnclipu_wx_u8mf2_m
#define vnclipu_wv_u8m1_tama __riscv_vnclipu_wv_u8m1_m
#define vnclipu_wx_u8m1_tama __riscv_vnclipu_wx_u8m1_m
#define vnclipu_wv_u8m2_tama __riscv_vnclipu_wv_u8m2_m
#define vnclipu_wx_u8m2_tama __riscv_vnclipu_wx_u8m2_m
#define vnclipu_wv_u8m4_tama __riscv_vnclipu_wv_u8m4_m
#define vnclipu_wx_u8m4_tama __riscv_vnclipu_wx_u8m4_m
#define vnclipu_wv_u16mf4_tama __riscv_vnclipu_wv_u16mf4_m
#define vnclipu_wx_u16mf4_tama __riscv_vnclipu_wx_u16mf4_m
#define vnclipu_wv_u16mf2_tama __riscv_vnclipu_wv_u16mf2_m
#define vnclipu_wx_u16mf2_tama __riscv_vnclipu_wx_u16mf2_m
#define vnclipu_wv_u16m1_tama __riscv_vnclipu_wv_u16m1_m
#define vnclipu_wx_u16m1_tama __riscv_vnclipu_wx_u16m1_m
#define vnclipu_wv_u16m2_tama __riscv_vnclipu_wv_u16m2_m
#define vnclipu_wx_u16m2_tama __riscv_vnclipu_wx_u16m2_m
#define vnclipu_wv_u16m4_tama __riscv_vnclipu_wv_u16m4_m
#define vnclipu_wx_u16m4_tama __riscv_vnclipu_wx_u16m4_m
#define vnclipu_wv_u32mf2_tama __riscv_vnclipu_wv_u32mf2_m
#define vnclipu_wx_u32mf2_tama __riscv_vnclipu_wx_u32mf2_m
#define vnclipu_wv_u32m1_tama __riscv_vnclipu_wv_u32m1_m
#define vnclipu_wx_u32m1_tama __riscv_vnclipu_wx_u32m1_m
#define vnclipu_wv_u32m2_tama __riscv_vnclipu_wv_u32m2_m
#define vnclipu_wx_u32m2_tama __riscv_vnclipu_wx_u32m2_m
#define vnclipu_wv_u32m4_tama __riscv_vnclipu_wv_u32m4_m
#define vnclipu_wx_u32m4_tama __riscv_vnclipu_wx_u32m4_m
// masked functions
#define vnclip_wv_i8mf8_tamu __riscv_vnclip_wv_i8mf8_mu
#define vnclip_wx_i8mf8_tamu __riscv_vnclip_wx_i8mf8_mu
#define vnclip_wv_i8mf4_tamu __riscv_vnclip_wv_i8mf4_mu
#define vnclip_wx_i8mf4_tamu __riscv_vnclip_wx_i8mf4_mu
#define vnclip_wv_i8mf2_tamu __riscv_vnclip_wv_i8mf2_mu
#define vnclip_wx_i8mf2_tamu __riscv_vnclip_wx_i8mf2_mu
#define vnclip_wv_i8m1_tamu __riscv_vnclip_wv_i8m1_mu
#define vnclip_wx_i8m1_tamu __riscv_vnclip_wx_i8m1_mu
#define vnclip_wv_i8m2_tamu __riscv_vnclip_wv_i8m2_mu
#define vnclip_wx_i8m2_tamu __riscv_vnclip_wx_i8m2_mu
#define vnclip_wv_i8m4_tamu __riscv_vnclip_wv_i8m4_mu
#define vnclip_wx_i8m4_tamu __riscv_vnclip_wx_i8m4_mu
#define vnclip_wv_i16mf4_tamu __riscv_vnclip_wv_i16mf4_mu
#define vnclip_wx_i16mf4_tamu __riscv_vnclip_wx_i16mf4_mu
#define vnclip_wv_i16mf2_tamu __riscv_vnclip_wv_i16mf2_mu
#define vnclip_wx_i16mf2_tamu __riscv_vnclip_wx_i16mf2_mu
#define vnclip_wv_i16m1_tamu __riscv_vnclip_wv_i16m1_mu
#define vnclip_wx_i16m1_tamu __riscv_vnclip_wx_i16m1_mu
#define vnclip_wv_i16m2_tamu __riscv_vnclip_wv_i16m2_mu
#define vnclip_wx_i16m2_tamu __riscv_vnclip_wx_i16m2_mu
#define vnclip_wv_i16m4_tamu __riscv_vnclip_wv_i16m4_mu
#define vnclip_wx_i16m4_tamu __riscv_vnclip_wx_i16m4_mu
#define vnclip_wv_i32mf2_tamu __riscv_vnclip_wv_i32mf2_mu
#define vnclip_wx_i32mf2_tamu __riscv_vnclip_wx_i32mf2_mu
#define vnclip_wv_i32m1_tamu __riscv_vnclip_wv_i32m1_mu
#define vnclip_wx_i32m1_tamu __riscv_vnclip_wx_i32m1_mu
#define vnclip_wv_i32m2_tamu __riscv_vnclip_wv_i32m2_mu
#define vnclip_wx_i32m2_tamu __riscv_vnclip_wx_i32m2_mu
#define vnclip_wv_i32m4_tamu __riscv_vnclip_wv_i32m4_mu
#define vnclip_wx_i32m4_tamu __riscv_vnclip_wx_i32m4_mu
#define vnclipu_wv_u8mf8_tamu __riscv_vnclipu_wv_u8mf8_mu
#define vnclipu_wx_u8mf8_tamu __riscv_vnclipu_wx_u8mf8_mu
#define vnclipu_wv_u8mf4_tamu __riscv_vnclipu_wv_u8mf4_mu
#define vnclipu_wx_u8mf4_tamu __riscv_vnclipu_wx_u8mf4_mu
#define vnclipu_wv_u8mf2_tamu __riscv_vnclipu_wv_u8mf2_mu
#define vnclipu_wx_u8mf2_tamu __riscv_vnclipu_wx_u8mf2_mu
#define vnclipu_wv_u8m1_tamu __riscv_vnclipu_wv_u8m1_mu
#define vnclipu_wx_u8m1_tamu __riscv_vnclipu_wx_u8m1_mu
#define vnclipu_wv_u8m2_tamu __riscv_vnclipu_wv_u8m2_mu
#define vnclipu_wx_u8m2_tamu __riscv_vnclipu_wx_u8m2_mu
#define vnclipu_wv_u8m4_tamu __riscv_vnclipu_wv_u8m4_mu
#define vnclipu_wx_u8m4_tamu __riscv_vnclipu_wx_u8m4_mu
#define vnclipu_wv_u16mf4_tamu __riscv_vnclipu_wv_u16mf4_mu
#define vnclipu_wx_u16mf4_tamu __riscv_vnclipu_wx_u16mf4_mu
#define vnclipu_wv_u16mf2_tamu __riscv_vnclipu_wv_u16mf2_mu
#define vnclipu_wx_u16mf2_tamu __riscv_vnclipu_wx_u16mf2_mu
#define vnclipu_wv_u16m1_tamu __riscv_vnclipu_wv_u16m1_mu
#define vnclipu_wx_u16m1_tamu __riscv_vnclipu_wx_u16m1_mu
#define vnclipu_wv_u16m2_tamu __riscv_vnclipu_wv_u16m2_mu
#define vnclipu_wx_u16m2_tamu __riscv_vnclipu_wx_u16m2_mu
#define vnclipu_wv_u16m4_tamu __riscv_vnclipu_wv_u16m4_mu
#define vnclipu_wx_u16m4_tamu __riscv_vnclipu_wx_u16m4_mu
#define vnclipu_wv_u32mf2_tamu __riscv_vnclipu_wv_u32mf2_mu
#define vnclipu_wx_u32mf2_tamu __riscv_vnclipu_wx_u32mf2_mu
#define vnclipu_wv_u32m1_tamu __riscv_vnclipu_wv_u32m1_mu
#define vnclipu_wx_u32m1_tamu __riscv_vnclipu_wx_u32m1_mu
#define vnclipu_wv_u32m2_tamu __riscv_vnclipu_wv_u32m2_mu
#define vnclipu_wx_u32m2_tamu __riscv_vnclipu_wx_u32m2_mu
#define vnclipu_wv_u32m4_tamu __riscv_vnclipu_wv_u32m4_mu
#define vnclipu_wx_u32m4_tamu __riscv_vnclipu_wx_u32m4_mu
#define vfadd_vv_f16mf4_tu __riscv_vfadd_vv_f16mf4_tu
#define vfadd_vf_f16mf4_tu __riscv_vfadd_vf_f16mf4_tu
#define vfadd_vv_f16mf2_tu __riscv_vfadd_vv_f16mf2_tu
#define vfadd_vf_f16mf2_tu __riscv_vfadd_vf_f16mf2_tu
#define vfadd_vv_f16m1_tu __riscv_vfadd_vv_f16m1_tu
#define vfadd_vf_f16m1_tu __riscv_vfadd_vf_f16m1_tu
#define vfadd_vv_f16m2_tu __riscv_vfadd_vv_f16m2_tu
#define vfadd_vf_f16m2_tu __riscv_vfadd_vf_f16m2_tu
#define vfadd_vv_f16m4_tu __riscv_vfadd_vv_f16m4_tu
#define vfadd_vf_f16m4_tu __riscv_vfadd_vf_f16m4_tu
#define vfadd_vv_f16m8_tu __riscv_vfadd_vv_f16m8_tu
#define vfadd_vf_f16m8_tu __riscv_vfadd_vf_f16m8_tu
#define vfadd_vv_f32mf2_tu __riscv_vfadd_vv_f32mf2_tu
#define vfadd_vf_f32mf2_tu __riscv_vfadd_vf_f32mf2_tu
#define vfadd_vv_f32m1_tu __riscv_vfadd_vv_f32m1_tu
#define vfadd_vf_f32m1_tu __riscv_vfadd_vf_f32m1_tu
#define vfadd_vv_f32m2_tu __riscv_vfadd_vv_f32m2_tu
#define vfadd_vf_f32m2_tu __riscv_vfadd_vf_f32m2_tu
#define vfadd_vv_f32m4_tu __riscv_vfadd_vv_f32m4_tu
#define vfadd_vf_f32m4_tu __riscv_vfadd_vf_f32m4_tu
#define vfadd_vv_f32m8_tu __riscv_vfadd_vv_f32m8_tu
#define vfadd_vf_f32m8_tu __riscv_vfadd_vf_f32m8_tu
#define vfadd_vv_f64m1_tu __riscv_vfadd_vv_f64m1_tu
#define vfadd_vf_f64m1_tu __riscv_vfadd_vf_f64m1_tu
#define vfadd_vv_f64m2_tu __riscv_vfadd_vv_f64m2_tu
#define vfadd_vf_f64m2_tu __riscv_vfadd_vf_f64m2_tu
#define vfadd_vv_f64m4_tu __riscv_vfadd_vv_f64m4_tu
#define vfadd_vf_f64m4_tu __riscv_vfadd_vf_f64m4_tu
#define vfadd_vv_f64m8_tu __riscv_vfadd_vv_f64m8_tu
#define vfadd_vf_f64m8_tu __riscv_vfadd_vf_f64m8_tu
#define vfsub_vv_f16mf4_tu __riscv_vfsub_vv_f16mf4_tu
#define vfsub_vf_f16mf4_tu __riscv_vfsub_vf_f16mf4_tu
#define vfsub_vv_f16mf2_tu __riscv_vfsub_vv_f16mf2_tu
#define vfsub_vf_f16mf2_tu __riscv_vfsub_vf_f16mf2_tu
#define vfsub_vv_f16m1_tu __riscv_vfsub_vv_f16m1_tu
#define vfsub_vf_f16m1_tu __riscv_vfsub_vf_f16m1_tu
#define vfsub_vv_f16m2_tu __riscv_vfsub_vv_f16m2_tu
#define vfsub_vf_f16m2_tu __riscv_vfsub_vf_f16m2_tu
#define vfsub_vv_f16m4_tu __riscv_vfsub_vv_f16m4_tu
#define vfsub_vf_f16m4_tu __riscv_vfsub_vf_f16m4_tu
#define vfsub_vv_f16m8_tu __riscv_vfsub_vv_f16m8_tu
#define vfsub_vf_f16m8_tu __riscv_vfsub_vf_f16m8_tu
#define vfsub_vv_f32mf2_tu __riscv_vfsub_vv_f32mf2_tu
#define vfsub_vf_f32mf2_tu __riscv_vfsub_vf_f32mf2_tu
#define vfsub_vv_f32m1_tu __riscv_vfsub_vv_f32m1_tu
#define vfsub_vf_f32m1_tu __riscv_vfsub_vf_f32m1_tu
#define vfsub_vv_f32m2_tu __riscv_vfsub_vv_f32m2_tu
#define vfsub_vf_f32m2_tu __riscv_vfsub_vf_f32m2_tu
#define vfsub_vv_f32m4_tu __riscv_vfsub_vv_f32m4_tu
#define vfsub_vf_f32m4_tu __riscv_vfsub_vf_f32m4_tu
#define vfsub_vv_f32m8_tu __riscv_vfsub_vv_f32m8_tu
#define vfsub_vf_f32m8_tu __riscv_vfsub_vf_f32m8_tu
#define vfsub_vv_f64m1_tu __riscv_vfsub_vv_f64m1_tu
#define vfsub_vf_f64m1_tu __riscv_vfsub_vf_f64m1_tu
#define vfsub_vv_f64m2_tu __riscv_vfsub_vv_f64m2_tu
#define vfsub_vf_f64m2_tu __riscv_vfsub_vf_f64m2_tu
#define vfsub_vv_f64m4_tu __riscv_vfsub_vv_f64m4_tu
#define vfsub_vf_f64m4_tu __riscv_vfsub_vf_f64m4_tu
#define vfsub_vv_f64m8_tu __riscv_vfsub_vv_f64m8_tu
#define vfsub_vf_f64m8_tu __riscv_vfsub_vf_f64m8_tu
#define vfrsub_vf_f16mf4_tu __riscv_vfrsub_vf_f16mf4_tu
#define vfrsub_vf_f16mf2_tu __riscv_vfrsub_vf_f16mf2_tu
#define vfrsub_vf_f16m1_tu __riscv_vfrsub_vf_f16m1_tu
#define vfrsub_vf_f16m2_tu __riscv_vfrsub_vf_f16m2_tu
#define vfrsub_vf_f16m4_tu __riscv_vfrsub_vf_f16m4_tu
#define vfrsub_vf_f16m8_tu __riscv_vfrsub_vf_f16m8_tu
#define vfrsub_vf_f32mf2_tu __riscv_vfrsub_vf_f32mf2_tu
#define vfrsub_vf_f32m1_tu __riscv_vfrsub_vf_f32m1_tu
#define vfrsub_vf_f32m2_tu __riscv_vfrsub_vf_f32m2_tu
#define vfrsub_vf_f32m4_tu __riscv_vfrsub_vf_f32m4_tu
#define vfrsub_vf_f32m8_tu __riscv_vfrsub_vf_f32m8_tu
#define vfrsub_vf_f64m1_tu __riscv_vfrsub_vf_f64m1_tu
#define vfrsub_vf_f64m2_tu __riscv_vfrsub_vf_f64m2_tu
#define vfrsub_vf_f64m4_tu __riscv_vfrsub_vf_f64m4_tu
#define vfrsub_vf_f64m8_tu __riscv_vfrsub_vf_f64m8_tu
#define vfneg_v_f16mf4_tu __riscv_vfneg_v_f16mf4_tu
#define vfneg_v_f16mf2_tu __riscv_vfneg_v_f16mf2_tu
#define vfneg_v_f16m1_tu __riscv_vfneg_v_f16m1_tu
#define vfneg_v_f16m2_tu __riscv_vfneg_v_f16m2_tu
#define vfneg_v_f16m4_tu __riscv_vfneg_v_f16m4_tu
#define vfneg_v_f16m8_tu __riscv_vfneg_v_f16m8_tu
#define vfneg_v_f32mf2_tu __riscv_vfneg_v_f32mf2_tu
#define vfneg_v_f32m1_tu __riscv_vfneg_v_f32m1_tu
#define vfneg_v_f32m2_tu __riscv_vfneg_v_f32m2_tu
#define vfneg_v_f32m4_tu __riscv_vfneg_v_f32m4_tu
#define vfneg_v_f32m8_tu __riscv_vfneg_v_f32m8_tu
#define vfneg_v_f64m1_tu __riscv_vfneg_v_f64m1_tu
#define vfneg_v_f64m2_tu __riscv_vfneg_v_f64m2_tu
#define vfneg_v_f64m4_tu __riscv_vfneg_v_f64m4_tu
#define vfneg_v_f64m8_tu __riscv_vfneg_v_f64m8_tu
#define vfadd_vv_f16mf4_ta __riscv_vfadd_vv_f16mf4
#define vfadd_vf_f16mf4_ta __riscv_vfadd_vf_f16mf4
#define vfadd_vv_f16mf2_ta __riscv_vfadd_vv_f16mf2
#define vfadd_vf_f16mf2_ta __riscv_vfadd_vf_f16mf2
#define vfadd_vv_f16m1_ta __riscv_vfadd_vv_f16m1
#define vfadd_vf_f16m1_ta __riscv_vfadd_vf_f16m1
#define vfadd_vv_f16m2_ta __riscv_vfadd_vv_f16m2
#define vfadd_vf_f16m2_ta __riscv_vfadd_vf_f16m2
#define vfadd_vv_f16m4_ta __riscv_vfadd_vv_f16m4
#define vfadd_vf_f16m4_ta __riscv_vfadd_vf_f16m4
#define vfadd_vv_f16m8_ta __riscv_vfadd_vv_f16m8
#define vfadd_vf_f16m8_ta __riscv_vfadd_vf_f16m8
#define vfadd_vv_f32mf2_ta __riscv_vfadd_vv_f32mf2
#define vfadd_vf_f32mf2_ta __riscv_vfadd_vf_f32mf2
#define vfadd_vv_f32m1_ta __riscv_vfadd_vv_f32m1
#define vfadd_vf_f32m1_ta __riscv_vfadd_vf_f32m1
#define vfadd_vv_f32m2_ta __riscv_vfadd_vv_f32m2
#define vfadd_vf_f32m2_ta __riscv_vfadd_vf_f32m2
#define vfadd_vv_f32m4_ta __riscv_vfadd_vv_f32m4
#define vfadd_vf_f32m4_ta __riscv_vfadd_vf_f32m4
#define vfadd_vv_f32m8_ta __riscv_vfadd_vv_f32m8
#define vfadd_vf_f32m8_ta __riscv_vfadd_vf_f32m8
#define vfadd_vv_f64m1_ta __riscv_vfadd_vv_f64m1
#define vfadd_vf_f64m1_ta __riscv_vfadd_vf_f64m1
#define vfadd_vv_f64m2_ta __riscv_vfadd_vv_f64m2
#define vfadd_vf_f64m2_ta __riscv_vfadd_vf_f64m2
#define vfadd_vv_f64m4_ta __riscv_vfadd_vv_f64m4
#define vfadd_vf_f64m4_ta __riscv_vfadd_vf_f64m4
#define vfadd_vv_f64m8_ta __riscv_vfadd_vv_f64m8
#define vfadd_vf_f64m8_ta __riscv_vfadd_vf_f64m8
#define vfsub_vv_f16mf4_ta __riscv_vfsub_vv_f16mf4
#define vfsub_vf_f16mf4_ta __riscv_vfsub_vf_f16mf4
#define vfsub_vv_f16mf2_ta __riscv_vfsub_vv_f16mf2
#define vfsub_vf_f16mf2_ta __riscv_vfsub_vf_f16mf2
#define vfsub_vv_f16m1_ta __riscv_vfsub_vv_f16m1
#define vfsub_vf_f16m1_ta __riscv_vfsub_vf_f16m1
#define vfsub_vv_f16m2_ta __riscv_vfsub_vv_f16m2
#define vfsub_vf_f16m2_ta __riscv_vfsub_vf_f16m2
#define vfsub_vv_f16m4_ta __riscv_vfsub_vv_f16m4
#define vfsub_vf_f16m4_ta __riscv_vfsub_vf_f16m4
#define vfsub_vv_f16m8_ta __riscv_vfsub_vv_f16m8
#define vfsub_vf_f16m8_ta __riscv_vfsub_vf_f16m8
#define vfsub_vv_f32mf2_ta __riscv_vfsub_vv_f32mf2
#define vfsub_vf_f32mf2_ta __riscv_vfsub_vf_f32mf2
#define vfsub_vv_f32m1_ta __riscv_vfsub_vv_f32m1
#define vfsub_vf_f32m1_ta __riscv_vfsub_vf_f32m1
#define vfsub_vv_f32m2_ta __riscv_vfsub_vv_f32m2
#define vfsub_vf_f32m2_ta __riscv_vfsub_vf_f32m2
#define vfsub_vv_f32m4_ta __riscv_vfsub_vv_f32m4
#define vfsub_vf_f32m4_ta __riscv_vfsub_vf_f32m4
#define vfsub_vv_f32m8_ta __riscv_vfsub_vv_f32m8
#define vfsub_vf_f32m8_ta __riscv_vfsub_vf_f32m8
#define vfsub_vv_f64m1_ta __riscv_vfsub_vv_f64m1
#define vfsub_vf_f64m1_ta __riscv_vfsub_vf_f64m1
#define vfsub_vv_f64m2_ta __riscv_vfsub_vv_f64m2
#define vfsub_vf_f64m2_ta __riscv_vfsub_vf_f64m2
#define vfsub_vv_f64m4_ta __riscv_vfsub_vv_f64m4
#define vfsub_vf_f64m4_ta __riscv_vfsub_vf_f64m4
#define vfsub_vv_f64m8_ta __riscv_vfsub_vv_f64m8
#define vfsub_vf_f64m8_ta __riscv_vfsub_vf_f64m8
#define vfrsub_vf_f16mf4_ta __riscv_vfrsub_vf_f16mf4
#define vfrsub_vf_f16mf2_ta __riscv_vfrsub_vf_f16mf2
#define vfrsub_vf_f16m1_ta __riscv_vfrsub_vf_f16m1
#define vfrsub_vf_f16m2_ta __riscv_vfrsub_vf_f16m2
#define vfrsub_vf_f16m4_ta __riscv_vfrsub_vf_f16m4
#define vfrsub_vf_f16m8_ta __riscv_vfrsub_vf_f16m8
#define vfrsub_vf_f32mf2_ta __riscv_vfrsub_vf_f32mf2
#define vfrsub_vf_f32m1_ta __riscv_vfrsub_vf_f32m1
#define vfrsub_vf_f32m2_ta __riscv_vfrsub_vf_f32m2
#define vfrsub_vf_f32m4_ta __riscv_vfrsub_vf_f32m4
#define vfrsub_vf_f32m8_ta __riscv_vfrsub_vf_f32m8
#define vfrsub_vf_f64m1_ta __riscv_vfrsub_vf_f64m1
#define vfrsub_vf_f64m2_ta __riscv_vfrsub_vf_f64m2
#define vfrsub_vf_f64m4_ta __riscv_vfrsub_vf_f64m4
#define vfrsub_vf_f64m8_ta __riscv_vfrsub_vf_f64m8
#define vfneg_v_f16mf4_ta __riscv_vfneg_v_f16mf4
#define vfneg_v_f16mf2_ta __riscv_vfneg_v_f16mf2
#define vfneg_v_f16m1_ta __riscv_vfneg_v_f16m1
#define vfneg_v_f16m2_ta __riscv_vfneg_v_f16m2
#define vfneg_v_f16m4_ta __riscv_vfneg_v_f16m4
#define vfneg_v_f16m8_ta __riscv_vfneg_v_f16m8
#define vfneg_v_f32mf2_ta __riscv_vfneg_v_f32mf2
#define vfneg_v_f32m1_ta __riscv_vfneg_v_f32m1
#define vfneg_v_f32m2_ta __riscv_vfneg_v_f32m2
#define vfneg_v_f32m4_ta __riscv_vfneg_v_f32m4
#define vfneg_v_f32m8_ta __riscv_vfneg_v_f32m8
#define vfneg_v_f64m1_ta __riscv_vfneg_v_f64m1
#define vfneg_v_f64m2_ta __riscv_vfneg_v_f64m2
#define vfneg_v_f64m4_ta __riscv_vfneg_v_f64m4
#define vfneg_v_f64m8_ta __riscv_vfneg_v_f64m8
// masked functions
#define vfadd_vv_f16mf4_tuma __riscv_vfadd_vv_f16mf4_tum
#define vfadd_vf_f16mf4_tuma __riscv_vfadd_vf_f16mf4_tum
#define vfadd_vv_f16mf2_tuma __riscv_vfadd_vv_f16mf2_tum
#define vfadd_vf_f16mf2_tuma __riscv_vfadd_vf_f16mf2_tum
#define vfadd_vv_f16m1_tuma __riscv_vfadd_vv_f16m1_tum
#define vfadd_vf_f16m1_tuma __riscv_vfadd_vf_f16m1_tum
#define vfadd_vv_f16m2_tuma __riscv_vfadd_vv_f16m2_tum
#define vfadd_vf_f16m2_tuma __riscv_vfadd_vf_f16m2_tum
#define vfadd_vv_f16m4_tuma __riscv_vfadd_vv_f16m4_tum
#define vfadd_vf_f16m4_tuma __riscv_vfadd_vf_f16m4_tum
#define vfadd_vv_f16m8_tuma __riscv_vfadd_vv_f16m8_tum
#define vfadd_vf_f16m8_tuma __riscv_vfadd_vf_f16m8_tum
#define vfadd_vv_f32mf2_tuma __riscv_vfadd_vv_f32mf2_tum
#define vfadd_vf_f32mf2_tuma __riscv_vfadd_vf_f32mf2_tum
#define vfadd_vv_f32m1_tuma __riscv_vfadd_vv_f32m1_tum
#define vfadd_vf_f32m1_tuma __riscv_vfadd_vf_f32m1_tum
#define vfadd_vv_f32m2_tuma __riscv_vfadd_vv_f32m2_tum
#define vfadd_vf_f32m2_tuma __riscv_vfadd_vf_f32m2_tum
#define vfadd_vv_f32m4_tuma __riscv_vfadd_vv_f32m4_tum
#define vfadd_vf_f32m4_tuma __riscv_vfadd_vf_f32m4_tum
#define vfadd_vv_f32m8_tuma __riscv_vfadd_vv_f32m8_tum
#define vfadd_vf_f32m8_tuma __riscv_vfadd_vf_f32m8_tum
#define vfadd_vv_f64m1_tuma __riscv_vfadd_vv_f64m1_tum
#define vfadd_vf_f64m1_tuma __riscv_vfadd_vf_f64m1_tum
#define vfadd_vv_f64m2_tuma __riscv_vfadd_vv_f64m2_tum
#define vfadd_vf_f64m2_tuma __riscv_vfadd_vf_f64m2_tum
#define vfadd_vv_f64m4_tuma __riscv_vfadd_vv_f64m4_tum
#define vfadd_vf_f64m4_tuma __riscv_vfadd_vf_f64m4_tum
#define vfadd_vv_f64m8_tuma __riscv_vfadd_vv_f64m8_tum
#define vfadd_vf_f64m8_tuma __riscv_vfadd_vf_f64m8_tum
#define vfsub_vv_f16mf4_tuma __riscv_vfsub_vv_f16mf4_tum
#define vfsub_vf_f16mf4_tuma __riscv_vfsub_vf_f16mf4_tum
#define vfsub_vv_f16mf2_tuma __riscv_vfsub_vv_f16mf2_tum
#define vfsub_vf_f16mf2_tuma __riscv_vfsub_vf_f16mf2_tum
#define vfsub_vv_f16m1_tuma __riscv_vfsub_vv_f16m1_tum
#define vfsub_vf_f16m1_tuma __riscv_vfsub_vf_f16m1_tum
#define vfsub_vv_f16m2_tuma __riscv_vfsub_vv_f16m2_tum
#define vfsub_vf_f16m2_tuma __riscv_vfsub_vf_f16m2_tum
#define vfsub_vv_f16m4_tuma __riscv_vfsub_vv_f16m4_tum
#define vfsub_vf_f16m4_tuma __riscv_vfsub_vf_f16m4_tum
#define vfsub_vv_f16m8_tuma __riscv_vfsub_vv_f16m8_tum
#define vfsub_vf_f16m8_tuma __riscv_vfsub_vf_f16m8_tum
#define vfsub_vv_f32mf2_tuma __riscv_vfsub_vv_f32mf2_tum
#define vfsub_vf_f32mf2_tuma __riscv_vfsub_vf_f32mf2_tum
#define vfsub_vv_f32m1_tuma __riscv_vfsub_vv_f32m1_tum
#define vfsub_vf_f32m1_tuma __riscv_vfsub_vf_f32m1_tum
#define vfsub_vv_f32m2_tuma __riscv_vfsub_vv_f32m2_tum
#define vfsub_vf_f32m2_tuma __riscv_vfsub_vf_f32m2_tum
#define vfsub_vv_f32m4_tuma __riscv_vfsub_vv_f32m4_tum
#define vfsub_vf_f32m4_tuma __riscv_vfsub_vf_f32m4_tum
#define vfsub_vv_f32m8_tuma __riscv_vfsub_vv_f32m8_tum
#define vfsub_vf_f32m8_tuma __riscv_vfsub_vf_f32m8_tum
#define vfsub_vv_f64m1_tuma __riscv_vfsub_vv_f64m1_tum
#define vfsub_vf_f64m1_tuma __riscv_vfsub_vf_f64m1_tum
#define vfsub_vv_f64m2_tuma __riscv_vfsub_vv_f64m2_tum
#define vfsub_vf_f64m2_tuma __riscv_vfsub_vf_f64m2_tum
#define vfsub_vv_f64m4_tuma __riscv_vfsub_vv_f64m4_tum
#define vfsub_vf_f64m4_tuma __riscv_vfsub_vf_f64m4_tum
#define vfsub_vv_f64m8_tuma __riscv_vfsub_vv_f64m8_tum
#define vfsub_vf_f64m8_tuma __riscv_vfsub_vf_f64m8_tum
#define vfrsub_vf_f16mf4_tuma __riscv_vfrsub_vf_f16mf4_tum
#define vfrsub_vf_f16mf2_tuma __riscv_vfrsub_vf_f16mf2_tum
#define vfrsub_vf_f16m1_tuma __riscv_vfrsub_vf_f16m1_tum
#define vfrsub_vf_f16m2_tuma __riscv_vfrsub_vf_f16m2_tum
#define vfrsub_vf_f16m4_tuma __riscv_vfrsub_vf_f16m4_tum
#define vfrsub_vf_f16m8_tuma __riscv_vfrsub_vf_f16m8_tum
#define vfrsub_vf_f32mf2_tuma __riscv_vfrsub_vf_f32mf2_tum
#define vfrsub_vf_f32m1_tuma __riscv_vfrsub_vf_f32m1_tum
#define vfrsub_vf_f32m2_tuma __riscv_vfrsub_vf_f32m2_tum
#define vfrsub_vf_f32m4_tuma __riscv_vfrsub_vf_f32m4_tum
#define vfrsub_vf_f32m8_tuma __riscv_vfrsub_vf_f32m8_tum
#define vfrsub_vf_f64m1_tuma __riscv_vfrsub_vf_f64m1_tum
#define vfrsub_vf_f64m2_tuma __riscv_vfrsub_vf_f64m2_tum
#define vfrsub_vf_f64m4_tuma __riscv_vfrsub_vf_f64m4_tum
#define vfrsub_vf_f64m8_tuma __riscv_vfrsub_vf_f64m8_tum
#define vfneg_v_f16mf4_tuma __riscv_vfneg_v_f16mf4_tum
#define vfneg_v_f16mf2_tuma __riscv_vfneg_v_f16mf2_tum
#define vfneg_v_f16m1_tuma __riscv_vfneg_v_f16m1_tum
#define vfneg_v_f16m2_tuma __riscv_vfneg_v_f16m2_tum
#define vfneg_v_f16m4_tuma __riscv_vfneg_v_f16m4_tum
#define vfneg_v_f16m8_tuma __riscv_vfneg_v_f16m8_tum
#define vfneg_v_f32mf2_tuma __riscv_vfneg_v_f32mf2_tum
#define vfneg_v_f32m1_tuma __riscv_vfneg_v_f32m1_tum
#define vfneg_v_f32m2_tuma __riscv_vfneg_v_f32m2_tum
#define vfneg_v_f32m4_tuma __riscv_vfneg_v_f32m4_tum
#define vfneg_v_f32m8_tuma __riscv_vfneg_v_f32m8_tum
#define vfneg_v_f64m1_tuma __riscv_vfneg_v_f64m1_tum
#define vfneg_v_f64m2_tuma __riscv_vfneg_v_f64m2_tum
#define vfneg_v_f64m4_tuma __riscv_vfneg_v_f64m4_tum
#define vfneg_v_f64m8_tuma __riscv_vfneg_v_f64m8_tum
// masked functions
#define vfadd_vv_f16mf4_tumu __riscv_vfadd_vv_f16mf4_tumu
#define vfadd_vf_f16mf4_tumu __riscv_vfadd_vf_f16mf4_tumu
#define vfadd_vv_f16mf2_tumu __riscv_vfadd_vv_f16mf2_tumu
#define vfadd_vf_f16mf2_tumu __riscv_vfadd_vf_f16mf2_tumu
#define vfadd_vv_f16m1_tumu __riscv_vfadd_vv_f16m1_tumu
#define vfadd_vf_f16m1_tumu __riscv_vfadd_vf_f16m1_tumu
#define vfadd_vv_f16m2_tumu __riscv_vfadd_vv_f16m2_tumu
#define vfadd_vf_f16m2_tumu __riscv_vfadd_vf_f16m2_tumu
#define vfadd_vv_f16m4_tumu __riscv_vfadd_vv_f16m4_tumu
#define vfadd_vf_f16m4_tumu __riscv_vfadd_vf_f16m4_tumu
#define vfadd_vv_f16m8_tumu __riscv_vfadd_vv_f16m8_tumu
#define vfadd_vf_f16m8_tumu __riscv_vfadd_vf_f16m8_tumu
#define vfadd_vv_f32mf2_tumu __riscv_vfadd_vv_f32mf2_tumu
#define vfadd_vf_f32mf2_tumu __riscv_vfadd_vf_f32mf2_tumu
#define vfadd_vv_f32m1_tumu __riscv_vfadd_vv_f32m1_tumu
#define vfadd_vf_f32m1_tumu __riscv_vfadd_vf_f32m1_tumu
#define vfadd_vv_f32m2_tumu __riscv_vfadd_vv_f32m2_tumu
#define vfadd_vf_f32m2_tumu __riscv_vfadd_vf_f32m2_tumu
#define vfadd_vv_f32m4_tumu __riscv_vfadd_vv_f32m4_tumu
#define vfadd_vf_f32m4_tumu __riscv_vfadd_vf_f32m4_tumu
#define vfadd_vv_f32m8_tumu __riscv_vfadd_vv_f32m8_tumu
#define vfadd_vf_f32m8_tumu __riscv_vfadd_vf_f32m8_tumu
#define vfadd_vv_f64m1_tumu __riscv_vfadd_vv_f64m1_tumu
#define vfadd_vf_f64m1_tumu __riscv_vfadd_vf_f64m1_tumu
#define vfadd_vv_f64m2_tumu __riscv_vfadd_vv_f64m2_tumu
#define vfadd_vf_f64m2_tumu __riscv_vfadd_vf_f64m2_tumu
#define vfadd_vv_f64m4_tumu __riscv_vfadd_vv_f64m4_tumu
#define vfadd_vf_f64m4_tumu __riscv_vfadd_vf_f64m4_tumu
#define vfadd_vv_f64m8_tumu __riscv_vfadd_vv_f64m8_tumu
#define vfadd_vf_f64m8_tumu __riscv_vfadd_vf_f64m8_tumu
#define vfsub_vv_f16mf4_tumu __riscv_vfsub_vv_f16mf4_tumu
#define vfsub_vf_f16mf4_tumu __riscv_vfsub_vf_f16mf4_tumu
#define vfsub_vv_f16mf2_tumu __riscv_vfsub_vv_f16mf2_tumu
#define vfsub_vf_f16mf2_tumu __riscv_vfsub_vf_f16mf2_tumu
#define vfsub_vv_f16m1_tumu __riscv_vfsub_vv_f16m1_tumu
#define vfsub_vf_f16m1_tumu __riscv_vfsub_vf_f16m1_tumu
#define vfsub_vv_f16m2_tumu __riscv_vfsub_vv_f16m2_tumu
#define vfsub_vf_f16m2_tumu __riscv_vfsub_vf_f16m2_tumu
#define vfsub_vv_f16m4_tumu __riscv_vfsub_vv_f16m4_tumu
#define vfsub_vf_f16m4_tumu __riscv_vfsub_vf_f16m4_tumu
#define vfsub_vv_f16m8_tumu __riscv_vfsub_vv_f16m8_tumu
#define vfsub_vf_f16m8_tumu __riscv_vfsub_vf_f16m8_tumu
#define vfsub_vv_f32mf2_tumu __riscv_vfsub_vv_f32mf2_tumu
#define vfsub_vf_f32mf2_tumu __riscv_vfsub_vf_f32mf2_tumu
#define vfsub_vv_f32m1_tumu __riscv_vfsub_vv_f32m1_tumu
#define vfsub_vf_f32m1_tumu __riscv_vfsub_vf_f32m1_tumu
#define vfsub_vv_f32m2_tumu __riscv_vfsub_vv_f32m2_tumu
#define vfsub_vf_f32m2_tumu __riscv_vfsub_vf_f32m2_tumu
#define vfsub_vv_f32m4_tumu __riscv_vfsub_vv_f32m4_tumu
#define vfsub_vf_f32m4_tumu __riscv_vfsub_vf_f32m4_tumu
#define vfsub_vv_f32m8_tumu __riscv_vfsub_vv_f32m8_tumu
#define vfsub_vf_f32m8_tumu __riscv_vfsub_vf_f32m8_tumu
#define vfsub_vv_f64m1_tumu __riscv_vfsub_vv_f64m1_tumu
#define vfsub_vf_f64m1_tumu __riscv_vfsub_vf_f64m1_tumu
#define vfsub_vv_f64m2_tumu __riscv_vfsub_vv_f64m2_tumu
#define vfsub_vf_f64m2_tumu __riscv_vfsub_vf_f64m2_tumu
#define vfsub_vv_f64m4_tumu __riscv_vfsub_vv_f64m4_tumu
#define vfsub_vf_f64m4_tumu __riscv_vfsub_vf_f64m4_tumu
#define vfsub_vv_f64m8_tumu __riscv_vfsub_vv_f64m8_tumu
#define vfsub_vf_f64m8_tumu __riscv_vfsub_vf_f64m8_tumu
#define vfrsub_vf_f16mf4_tumu __riscv_vfrsub_vf_f16mf4_tumu
#define vfrsub_vf_f16mf2_tumu __riscv_vfrsub_vf_f16mf2_tumu
#define vfrsub_vf_f16m1_tumu __riscv_vfrsub_vf_f16m1_tumu
#define vfrsub_vf_f16m2_tumu __riscv_vfrsub_vf_f16m2_tumu
#define vfrsub_vf_f16m4_tumu __riscv_vfrsub_vf_f16m4_tumu
#define vfrsub_vf_f16m8_tumu __riscv_vfrsub_vf_f16m8_tumu
#define vfrsub_vf_f32mf2_tumu __riscv_vfrsub_vf_f32mf2_tumu
#define vfrsub_vf_f32m1_tumu __riscv_vfrsub_vf_f32m1_tumu
#define vfrsub_vf_f32m2_tumu __riscv_vfrsub_vf_f32m2_tumu
#define vfrsub_vf_f32m4_tumu __riscv_vfrsub_vf_f32m4_tumu
#define vfrsub_vf_f32m8_tumu __riscv_vfrsub_vf_f32m8_tumu
#define vfrsub_vf_f64m1_tumu __riscv_vfrsub_vf_f64m1_tumu
#define vfrsub_vf_f64m2_tumu __riscv_vfrsub_vf_f64m2_tumu
#define vfrsub_vf_f64m4_tumu __riscv_vfrsub_vf_f64m4_tumu
#define vfrsub_vf_f64m8_tumu __riscv_vfrsub_vf_f64m8_tumu
#define vfneg_v_f16mf4_tumu __riscv_vfneg_v_f16mf4_tumu
#define vfneg_v_f16mf2_tumu __riscv_vfneg_v_f16mf2_tumu
#define vfneg_v_f16m1_tumu __riscv_vfneg_v_f16m1_tumu
#define vfneg_v_f16m2_tumu __riscv_vfneg_v_f16m2_tumu
#define vfneg_v_f16m4_tumu __riscv_vfneg_v_f16m4_tumu
#define vfneg_v_f16m8_tumu __riscv_vfneg_v_f16m8_tumu
#define vfneg_v_f32mf2_tumu __riscv_vfneg_v_f32mf2_tumu
#define vfneg_v_f32m1_tumu __riscv_vfneg_v_f32m1_tumu
#define vfneg_v_f32m2_tumu __riscv_vfneg_v_f32m2_tumu
#define vfneg_v_f32m4_tumu __riscv_vfneg_v_f32m4_tumu
#define vfneg_v_f32m8_tumu __riscv_vfneg_v_f32m8_tumu
#define vfneg_v_f64m1_tumu __riscv_vfneg_v_f64m1_tumu
#define vfneg_v_f64m2_tumu __riscv_vfneg_v_f64m2_tumu
#define vfneg_v_f64m4_tumu __riscv_vfneg_v_f64m4_tumu
#define vfneg_v_f64m8_tumu __riscv_vfneg_v_f64m8_tumu
// masked functions
#define vfadd_vv_f16mf4_tama __riscv_vfadd_vv_f16mf4_m
#define vfadd_vf_f16mf4_tama __riscv_vfadd_vf_f16mf4_m
#define vfadd_vv_f16mf2_tama __riscv_vfadd_vv_f16mf2_m
#define vfadd_vf_f16mf2_tama __riscv_vfadd_vf_f16mf2_m
#define vfadd_vv_f16m1_tama __riscv_vfadd_vv_f16m1_m
#define vfadd_vf_f16m1_tama __riscv_vfadd_vf_f16m1_m
#define vfadd_vv_f16m2_tama __riscv_vfadd_vv_f16m2_m
#define vfadd_vf_f16m2_tama __riscv_vfadd_vf_f16m2_m
#define vfadd_vv_f16m4_tama __riscv_vfadd_vv_f16m4_m
#define vfadd_vf_f16m4_tama __riscv_vfadd_vf_f16m4_m
#define vfadd_vv_f16m8_tama __riscv_vfadd_vv_f16m8_m
#define vfadd_vf_f16m8_tama __riscv_vfadd_vf_f16m8_m
#define vfadd_vv_f32mf2_tama __riscv_vfadd_vv_f32mf2_m
#define vfadd_vf_f32mf2_tama __riscv_vfadd_vf_f32mf2_m
#define vfadd_vv_f32m1_tama __riscv_vfadd_vv_f32m1_m
#define vfadd_vf_f32m1_tama __riscv_vfadd_vf_f32m1_m
#define vfadd_vv_f32m2_tama __riscv_vfadd_vv_f32m2_m
#define vfadd_vf_f32m2_tama __riscv_vfadd_vf_f32m2_m
#define vfadd_vv_f32m4_tama __riscv_vfadd_vv_f32m4_m
#define vfadd_vf_f32m4_tama __riscv_vfadd_vf_f32m4_m
#define vfadd_vv_f32m8_tama __riscv_vfadd_vv_f32m8_m
#define vfadd_vf_f32m8_tama __riscv_vfadd_vf_f32m8_m
#define vfadd_vv_f64m1_tama __riscv_vfadd_vv_f64m1_m
#define vfadd_vf_f64m1_tama __riscv_vfadd_vf_f64m1_m
#define vfadd_vv_f64m2_tama __riscv_vfadd_vv_f64m2_m
#define vfadd_vf_f64m2_tama __riscv_vfadd_vf_f64m2_m
#define vfadd_vv_f64m4_tama __riscv_vfadd_vv_f64m4_m
#define vfadd_vf_f64m4_tama __riscv_vfadd_vf_f64m4_m
#define vfadd_vv_f64m8_tama __riscv_vfadd_vv_f64m8_m
#define vfadd_vf_f64m8_tama __riscv_vfadd_vf_f64m8_m
#define vfsub_vv_f16mf4_tama __riscv_vfsub_vv_f16mf4_m
#define vfsub_vf_f16mf4_tama __riscv_vfsub_vf_f16mf4_m
#define vfsub_vv_f16mf2_tama __riscv_vfsub_vv_f16mf2_m
#define vfsub_vf_f16mf2_tama __riscv_vfsub_vf_f16mf2_m
#define vfsub_vv_f16m1_tama __riscv_vfsub_vv_f16m1_m
#define vfsub_vf_f16m1_tama __riscv_vfsub_vf_f16m1_m
#define vfsub_vv_f16m2_tama __riscv_vfsub_vv_f16m2_m
#define vfsub_vf_f16m2_tama __riscv_vfsub_vf_f16m2_m
#define vfsub_vv_f16m4_tama __riscv_vfsub_vv_f16m4_m
#define vfsub_vf_f16m4_tama __riscv_vfsub_vf_f16m4_m
#define vfsub_vv_f16m8_tama __riscv_vfsub_vv_f16m8_m
#define vfsub_vf_f16m8_tama __riscv_vfsub_vf_f16m8_m
#define vfsub_vv_f32mf2_tama __riscv_vfsub_vv_f32mf2_m
#define vfsub_vf_f32mf2_tama __riscv_vfsub_vf_f32mf2_m
#define vfsub_vv_f32m1_tama __riscv_vfsub_vv_f32m1_m
#define vfsub_vf_f32m1_tama __riscv_vfsub_vf_f32m1_m
#define vfsub_vv_f32m2_tama __riscv_vfsub_vv_f32m2_m
#define vfsub_vf_f32m2_tama __riscv_vfsub_vf_f32m2_m
#define vfsub_vv_f32m4_tama __riscv_vfsub_vv_f32m4_m
#define vfsub_vf_f32m4_tama __riscv_vfsub_vf_f32m4_m
#define vfsub_vv_f32m8_tama __riscv_vfsub_vv_f32m8_m
#define vfsub_vf_f32m8_tama __riscv_vfsub_vf_f32m8_m
#define vfsub_vv_f64m1_tama __riscv_vfsub_vv_f64m1_m
#define vfsub_vf_f64m1_tama __riscv_vfsub_vf_f64m1_m
#define vfsub_vv_f64m2_tama __riscv_vfsub_vv_f64m2_m
#define vfsub_vf_f64m2_tama __riscv_vfsub_vf_f64m2_m
#define vfsub_vv_f64m4_tama __riscv_vfsub_vv_f64m4_m
#define vfsub_vf_f64m4_tama __riscv_vfsub_vf_f64m4_m
#define vfsub_vv_f64m8_tama __riscv_vfsub_vv_f64m8_m
#define vfsub_vf_f64m8_tama __riscv_vfsub_vf_f64m8_m
#define vfrsub_vf_f16mf4_tama __riscv_vfrsub_vf_f16mf4_m
#define vfrsub_vf_f16mf2_tama __riscv_vfrsub_vf_f16mf2_m
#define vfrsub_vf_f16m1_tama __riscv_vfrsub_vf_f16m1_m
#define vfrsub_vf_f16m2_tama __riscv_vfrsub_vf_f16m2_m
#define vfrsub_vf_f16m4_tama __riscv_vfrsub_vf_f16m4_m
#define vfrsub_vf_f16m8_tama __riscv_vfrsub_vf_f16m8_m
#define vfrsub_vf_f32mf2_tama __riscv_vfrsub_vf_f32mf2_m
#define vfrsub_vf_f32m1_tama __riscv_vfrsub_vf_f32m1_m
#define vfrsub_vf_f32m2_tama __riscv_vfrsub_vf_f32m2_m
#define vfrsub_vf_f32m4_tama __riscv_vfrsub_vf_f32m4_m
#define vfrsub_vf_f32m8_tama __riscv_vfrsub_vf_f32m8_m
#define vfrsub_vf_f64m1_tama __riscv_vfrsub_vf_f64m1_m
#define vfrsub_vf_f64m2_tama __riscv_vfrsub_vf_f64m2_m
#define vfrsub_vf_f64m4_tama __riscv_vfrsub_vf_f64m4_m
#define vfrsub_vf_f64m8_tama __riscv_vfrsub_vf_f64m8_m
#define vfneg_v_f16mf4_tama __riscv_vfneg_v_f16mf4_m
#define vfneg_v_f16mf2_tama __riscv_vfneg_v_f16mf2_m
#define vfneg_v_f16m1_tama __riscv_vfneg_v_f16m1_m
#define vfneg_v_f16m2_tama __riscv_vfneg_v_f16m2_m
#define vfneg_v_f16m4_tama __riscv_vfneg_v_f16m4_m
#define vfneg_v_f16m8_tama __riscv_vfneg_v_f16m8_m
#define vfneg_v_f32mf2_tama __riscv_vfneg_v_f32mf2_m
#define vfneg_v_f32m1_tama __riscv_vfneg_v_f32m1_m
#define vfneg_v_f32m2_tama __riscv_vfneg_v_f32m2_m
#define vfneg_v_f32m4_tama __riscv_vfneg_v_f32m4_m
#define vfneg_v_f32m8_tama __riscv_vfneg_v_f32m8_m
#define vfneg_v_f64m1_tama __riscv_vfneg_v_f64m1_m
#define vfneg_v_f64m2_tama __riscv_vfneg_v_f64m2_m
#define vfneg_v_f64m4_tama __riscv_vfneg_v_f64m4_m
#define vfneg_v_f64m8_tama __riscv_vfneg_v_f64m8_m
// masked functions
#define vfadd_vv_f16mf4_tamu __riscv_vfadd_vv_f16mf4_mu
#define vfadd_vf_f16mf4_tamu __riscv_vfadd_vf_f16mf4_mu
#define vfadd_vv_f16mf2_tamu __riscv_vfadd_vv_f16mf2_mu
#define vfadd_vf_f16mf2_tamu __riscv_vfadd_vf_f16mf2_mu
#define vfadd_vv_f16m1_tamu __riscv_vfadd_vv_f16m1_mu
#define vfadd_vf_f16m1_tamu __riscv_vfadd_vf_f16m1_mu
#define vfadd_vv_f16m2_tamu __riscv_vfadd_vv_f16m2_mu
#define vfadd_vf_f16m2_tamu __riscv_vfadd_vf_f16m2_mu
#define vfadd_vv_f16m4_tamu __riscv_vfadd_vv_f16m4_mu
#define vfadd_vf_f16m4_tamu __riscv_vfadd_vf_f16m4_mu
#define vfadd_vv_f16m8_tamu __riscv_vfadd_vv_f16m8_mu
#define vfadd_vf_f16m8_tamu __riscv_vfadd_vf_f16m8_mu
#define vfadd_vv_f32mf2_tamu __riscv_vfadd_vv_f32mf2_mu
#define vfadd_vf_f32mf2_tamu __riscv_vfadd_vf_f32mf2_mu
#define vfadd_vv_f32m1_tamu __riscv_vfadd_vv_f32m1_mu
#define vfadd_vf_f32m1_tamu __riscv_vfadd_vf_f32m1_mu
#define vfadd_vv_f32m2_tamu __riscv_vfadd_vv_f32m2_mu
#define vfadd_vf_f32m2_tamu __riscv_vfadd_vf_f32m2_mu
#define vfadd_vv_f32m4_tamu __riscv_vfadd_vv_f32m4_mu
#define vfadd_vf_f32m4_tamu __riscv_vfadd_vf_f32m4_mu
#define vfadd_vv_f32m8_tamu __riscv_vfadd_vv_f32m8_mu
#define vfadd_vf_f32m8_tamu __riscv_vfadd_vf_f32m8_mu
#define vfadd_vv_f64m1_tamu __riscv_vfadd_vv_f64m1_mu
#define vfadd_vf_f64m1_tamu __riscv_vfadd_vf_f64m1_mu
#define vfadd_vv_f64m2_tamu __riscv_vfadd_vv_f64m2_mu
#define vfadd_vf_f64m2_tamu __riscv_vfadd_vf_f64m2_mu
#define vfadd_vv_f64m4_tamu __riscv_vfadd_vv_f64m4_mu
#define vfadd_vf_f64m4_tamu __riscv_vfadd_vf_f64m4_mu
#define vfadd_vv_f64m8_tamu __riscv_vfadd_vv_f64m8_mu
#define vfadd_vf_f64m8_tamu __riscv_vfadd_vf_f64m8_mu
#define vfsub_vv_f16mf4_tamu __riscv_vfsub_vv_f16mf4_mu
#define vfsub_vf_f16mf4_tamu __riscv_vfsub_vf_f16mf4_mu
#define vfsub_vv_f16mf2_tamu __riscv_vfsub_vv_f16mf2_mu
#define vfsub_vf_f16mf2_tamu __riscv_vfsub_vf_f16mf2_mu
#define vfsub_vv_f16m1_tamu __riscv_vfsub_vv_f16m1_mu
#define vfsub_vf_f16m1_tamu __riscv_vfsub_vf_f16m1_mu
#define vfsub_vv_f16m2_tamu __riscv_vfsub_vv_f16m2_mu
#define vfsub_vf_f16m2_tamu __riscv_vfsub_vf_f16m2_mu
#define vfsub_vv_f16m4_tamu __riscv_vfsub_vv_f16m4_mu
#define vfsub_vf_f16m4_tamu __riscv_vfsub_vf_f16m4_mu
#define vfsub_vv_f16m8_tamu __riscv_vfsub_vv_f16m8_mu
#define vfsub_vf_f16m8_tamu __riscv_vfsub_vf_f16m8_mu
#define vfsub_vv_f32mf2_tamu __riscv_vfsub_vv_f32mf2_mu
#define vfsub_vf_f32mf2_tamu __riscv_vfsub_vf_f32mf2_mu
#define vfsub_vv_f32m1_tamu __riscv_vfsub_vv_f32m1_mu
#define vfsub_vf_f32m1_tamu __riscv_vfsub_vf_f32m1_mu
#define vfsub_vv_f32m2_tamu __riscv_vfsub_vv_f32m2_mu
#define vfsub_vf_f32m2_tamu __riscv_vfsub_vf_f32m2_mu
#define vfsub_vv_f32m4_tamu __riscv_vfsub_vv_f32m4_mu
#define vfsub_vf_f32m4_tamu __riscv_vfsub_vf_f32m4_mu
#define vfsub_vv_f32m8_tamu __riscv_vfsub_vv_f32m8_mu
#define vfsub_vf_f32m8_tamu __riscv_vfsub_vf_f32m8_mu
#define vfsub_vv_f64m1_tamu __riscv_vfsub_vv_f64m1_mu
#define vfsub_vf_f64m1_tamu __riscv_vfsub_vf_f64m1_mu
#define vfsub_vv_f64m2_tamu __riscv_vfsub_vv_f64m2_mu
#define vfsub_vf_f64m2_tamu __riscv_vfsub_vf_f64m2_mu
#define vfsub_vv_f64m4_tamu __riscv_vfsub_vv_f64m4_mu
#define vfsub_vf_f64m4_tamu __riscv_vfsub_vf_f64m4_mu
#define vfsub_vv_f64m8_tamu __riscv_vfsub_vv_f64m8_mu
#define vfsub_vf_f64m8_tamu __riscv_vfsub_vf_f64m8_mu
#define vfrsub_vf_f16mf4_tamu __riscv_vfrsub_vf_f16mf4_mu
#define vfrsub_vf_f16mf2_tamu __riscv_vfrsub_vf_f16mf2_mu
#define vfrsub_vf_f16m1_tamu __riscv_vfrsub_vf_f16m1_mu
#define vfrsub_vf_f16m2_tamu __riscv_vfrsub_vf_f16m2_mu
#define vfrsub_vf_f16m4_tamu __riscv_vfrsub_vf_f16m4_mu
#define vfrsub_vf_f16m8_tamu __riscv_vfrsub_vf_f16m8_mu
#define vfrsub_vf_f32mf2_tamu __riscv_vfrsub_vf_f32mf2_mu
#define vfrsub_vf_f32m1_tamu __riscv_vfrsub_vf_f32m1_mu
#define vfrsub_vf_f32m2_tamu __riscv_vfrsub_vf_f32m2_mu
#define vfrsub_vf_f32m4_tamu __riscv_vfrsub_vf_f32m4_mu
#define vfrsub_vf_f32m8_tamu __riscv_vfrsub_vf_f32m8_mu
#define vfrsub_vf_f64m1_tamu __riscv_vfrsub_vf_f64m1_mu
#define vfrsub_vf_f64m2_tamu __riscv_vfrsub_vf_f64m2_mu
#define vfrsub_vf_f64m4_tamu __riscv_vfrsub_vf_f64m4_mu
#define vfrsub_vf_f64m8_tamu __riscv_vfrsub_vf_f64m8_mu
#define vfneg_v_f16mf4_tamu __riscv_vfneg_v_f16mf4_mu
#define vfneg_v_f16mf2_tamu __riscv_vfneg_v_f16mf2_mu
#define vfneg_v_f16m1_tamu __riscv_vfneg_v_f16m1_mu
#define vfneg_v_f16m2_tamu __riscv_vfneg_v_f16m2_mu
#define vfneg_v_f16m4_tamu __riscv_vfneg_v_f16m4_mu
#define vfneg_v_f16m8_tamu __riscv_vfneg_v_f16m8_mu
#define vfneg_v_f32mf2_tamu __riscv_vfneg_v_f32mf2_mu
#define vfneg_v_f32m1_tamu __riscv_vfneg_v_f32m1_mu
#define vfneg_v_f32m2_tamu __riscv_vfneg_v_f32m2_mu
#define vfneg_v_f32m4_tamu __riscv_vfneg_v_f32m4_mu
#define vfneg_v_f32m8_tamu __riscv_vfneg_v_f32m8_mu
#define vfneg_v_f64m1_tamu __riscv_vfneg_v_f64m1_mu
#define vfneg_v_f64m2_tamu __riscv_vfneg_v_f64m2_mu
#define vfneg_v_f64m4_tamu __riscv_vfneg_v_f64m4_mu
#define vfneg_v_f64m8_tamu __riscv_vfneg_v_f64m8_mu
#define vfwadd_vv_f32mf2_tu __riscv_vfwadd_vv_f32mf2_tu
#define vfwadd_vf_f32mf2_tu __riscv_vfwadd_vf_f32mf2_tu
#define vfwadd_wv_f32mf2_tu __riscv_vfwadd_wv_f32mf2_tu
#define vfwadd_wf_f32mf2_tu __riscv_vfwadd_wf_f32mf2_tu
#define vfwadd_vv_f32m1_tu __riscv_vfwadd_vv_f32m1_tu
#define vfwadd_vf_f32m1_tu __riscv_vfwadd_vf_f32m1_tu
#define vfwadd_wv_f32m1_tu __riscv_vfwadd_wv_f32m1_tu
#define vfwadd_wf_f32m1_tu __riscv_vfwadd_wf_f32m1_tu
#define vfwadd_vv_f32m2_tu __riscv_vfwadd_vv_f32m2_tu
#define vfwadd_vf_f32m2_tu __riscv_vfwadd_vf_f32m2_tu
#define vfwadd_wv_f32m2_tu __riscv_vfwadd_wv_f32m2_tu
#define vfwadd_wf_f32m2_tu __riscv_vfwadd_wf_f32m2_tu
#define vfwadd_vv_f32m4_tu __riscv_vfwadd_vv_f32m4_tu
#define vfwadd_vf_f32m4_tu __riscv_vfwadd_vf_f32m4_tu
#define vfwadd_wv_f32m4_tu __riscv_vfwadd_wv_f32m4_tu
#define vfwadd_wf_f32m4_tu __riscv_vfwadd_wf_f32m4_tu
#define vfwadd_vv_f32m8_tu __riscv_vfwadd_vv_f32m8_tu
#define vfwadd_vf_f32m8_tu __riscv_vfwadd_vf_f32m8_tu
#define vfwadd_wv_f32m8_tu __riscv_vfwadd_wv_f32m8_tu
#define vfwadd_wf_f32m8_tu __riscv_vfwadd_wf_f32m8_tu
#define vfwadd_vv_f64m1_tu __riscv_vfwadd_vv_f64m1_tu
#define vfwadd_vf_f64m1_tu __riscv_vfwadd_vf_f64m1_tu
#define vfwadd_wv_f64m1_tu __riscv_vfwadd_wv_f64m1_tu
#define vfwadd_wf_f64m1_tu __riscv_vfwadd_wf_f64m1_tu
#define vfwadd_vv_f64m2_tu __riscv_vfwadd_vv_f64m2_tu
#define vfwadd_vf_f64m2_tu __riscv_vfwadd_vf_f64m2_tu
#define vfwadd_wv_f64m2_tu __riscv_vfwadd_wv_f64m2_tu
#define vfwadd_wf_f64m2_tu __riscv_vfwadd_wf_f64m2_tu
#define vfwadd_vv_f64m4_tu __riscv_vfwadd_vv_f64m4_tu
#define vfwadd_vf_f64m4_tu __riscv_vfwadd_vf_f64m4_tu
#define vfwadd_wv_f64m4_tu __riscv_vfwadd_wv_f64m4_tu
#define vfwadd_wf_f64m4_tu __riscv_vfwadd_wf_f64m4_tu
#define vfwadd_vv_f64m8_tu __riscv_vfwadd_vv_f64m8_tu
#define vfwadd_vf_f64m8_tu __riscv_vfwadd_vf_f64m8_tu
#define vfwadd_wv_f64m8_tu __riscv_vfwadd_wv_f64m8_tu
#define vfwadd_wf_f64m8_tu __riscv_vfwadd_wf_f64m8_tu
#define vfwsub_vv_f32mf2_tu __riscv_vfwsub_vv_f32mf2_tu
#define vfwsub_vf_f32mf2_tu __riscv_vfwsub_vf_f32mf2_tu
#define vfwsub_wv_f32mf2_tu __riscv_vfwsub_wv_f32mf2_tu
#define vfwsub_wf_f32mf2_tu __riscv_vfwsub_wf_f32mf2_tu
#define vfwsub_vv_f32m1_tu __riscv_vfwsub_vv_f32m1_tu
#define vfwsub_vf_f32m1_tu __riscv_vfwsub_vf_f32m1_tu
#define vfwsub_wv_f32m1_tu __riscv_vfwsub_wv_f32m1_tu
#define vfwsub_wf_f32m1_tu __riscv_vfwsub_wf_f32m1_tu
#define vfwsub_vv_f32m2_tu __riscv_vfwsub_vv_f32m2_tu
#define vfwsub_vf_f32m2_tu __riscv_vfwsub_vf_f32m2_tu
#define vfwsub_wv_f32m2_tu __riscv_vfwsub_wv_f32m2_tu
#define vfwsub_wf_f32m2_tu __riscv_vfwsub_wf_f32m2_tu
#define vfwsub_vv_f32m4_tu __riscv_vfwsub_vv_f32m4_tu
#define vfwsub_vf_f32m4_tu __riscv_vfwsub_vf_f32m4_tu
#define vfwsub_wv_f32m4_tu __riscv_vfwsub_wv_f32m4_tu
#define vfwsub_wf_f32m4_tu __riscv_vfwsub_wf_f32m4_tu
#define vfwsub_vv_f32m8_tu __riscv_vfwsub_vv_f32m8_tu
#define vfwsub_vf_f32m8_tu __riscv_vfwsub_vf_f32m8_tu
#define vfwsub_wv_f32m8_tu __riscv_vfwsub_wv_f32m8_tu
#define vfwsub_wf_f32m8_tu __riscv_vfwsub_wf_f32m8_tu
#define vfwsub_vv_f64m1_tu __riscv_vfwsub_vv_f64m1_tu
#define vfwsub_vf_f64m1_tu __riscv_vfwsub_vf_f64m1_tu
#define vfwsub_wv_f64m1_tu __riscv_vfwsub_wv_f64m1_tu
#define vfwsub_wf_f64m1_tu __riscv_vfwsub_wf_f64m1_tu
#define vfwsub_vv_f64m2_tu __riscv_vfwsub_vv_f64m2_tu
#define vfwsub_vf_f64m2_tu __riscv_vfwsub_vf_f64m2_tu
#define vfwsub_wv_f64m2_tu __riscv_vfwsub_wv_f64m2_tu
#define vfwsub_wf_f64m2_tu __riscv_vfwsub_wf_f64m2_tu
#define vfwsub_vv_f64m4_tu __riscv_vfwsub_vv_f64m4_tu
#define vfwsub_vf_f64m4_tu __riscv_vfwsub_vf_f64m4_tu
#define vfwsub_wv_f64m4_tu __riscv_vfwsub_wv_f64m4_tu
#define vfwsub_wf_f64m4_tu __riscv_vfwsub_wf_f64m4_tu
#define vfwsub_vv_f64m8_tu __riscv_vfwsub_vv_f64m8_tu
#define vfwsub_vf_f64m8_tu __riscv_vfwsub_vf_f64m8_tu
#define vfwsub_wv_f64m8_tu __riscv_vfwsub_wv_f64m8_tu
#define vfwsub_wf_f64m8_tu __riscv_vfwsub_wf_f64m8_tu
#define vfwadd_vv_f32mf2_ta __riscv_vfwadd_vv_f32mf2
#define vfwadd_vf_f32mf2_ta __riscv_vfwadd_vf_f32mf2
#define vfwadd_wv_f32mf2_ta __riscv_vfwadd_wv_f32mf2
#define vfwadd_wf_f32mf2_ta __riscv_vfwadd_wf_f32mf2
#define vfwadd_vv_f32m1_ta __riscv_vfwadd_vv_f32m1
#define vfwadd_vf_f32m1_ta __riscv_vfwadd_vf_f32m1
#define vfwadd_wv_f32m1_ta __riscv_vfwadd_wv_f32m1
#define vfwadd_wf_f32m1_ta __riscv_vfwadd_wf_f32m1
#define vfwadd_vv_f32m2_ta __riscv_vfwadd_vv_f32m2
#define vfwadd_vf_f32m2_ta __riscv_vfwadd_vf_f32m2
#define vfwadd_wv_f32m2_ta __riscv_vfwadd_wv_f32m2
#define vfwadd_wf_f32m2_ta __riscv_vfwadd_wf_f32m2
#define vfwadd_vv_f32m4_ta __riscv_vfwadd_vv_f32m4
#define vfwadd_vf_f32m4_ta __riscv_vfwadd_vf_f32m4
#define vfwadd_wv_f32m4_ta __riscv_vfwadd_wv_f32m4
#define vfwadd_wf_f32m4_ta __riscv_vfwadd_wf_f32m4
#define vfwadd_vv_f32m8_ta __riscv_vfwadd_vv_f32m8
#define vfwadd_vf_f32m8_ta __riscv_vfwadd_vf_f32m8
#define vfwadd_wv_f32m8_ta __riscv_vfwadd_wv_f32m8
#define vfwadd_wf_f32m8_ta __riscv_vfwadd_wf_f32m8
#define vfwadd_vv_f64m1_ta __riscv_vfwadd_vv_f64m1
#define vfwadd_vf_f64m1_ta __riscv_vfwadd_vf_f64m1
#define vfwadd_wv_f64m1_ta __riscv_vfwadd_wv_f64m1
#define vfwadd_wf_f64m1_ta __riscv_vfwadd_wf_f64m1
#define vfwadd_vv_f64m2_ta __riscv_vfwadd_vv_f64m2
#define vfwadd_vf_f64m2_ta __riscv_vfwadd_vf_f64m2
#define vfwadd_wv_f64m2_ta __riscv_vfwadd_wv_f64m2
#define vfwadd_wf_f64m2_ta __riscv_vfwadd_wf_f64m2
#define vfwadd_vv_f64m4_ta __riscv_vfwadd_vv_f64m4
#define vfwadd_vf_f64m4_ta __riscv_vfwadd_vf_f64m4
#define vfwadd_wv_f64m4_ta __riscv_vfwadd_wv_f64m4
#define vfwadd_wf_f64m4_ta __riscv_vfwadd_wf_f64m4
#define vfwadd_vv_f64m8_ta __riscv_vfwadd_vv_f64m8
#define vfwadd_vf_f64m8_ta __riscv_vfwadd_vf_f64m8
#define vfwadd_wv_f64m8_ta __riscv_vfwadd_wv_f64m8
#define vfwadd_wf_f64m8_ta __riscv_vfwadd_wf_f64m8
#define vfwsub_vv_f32mf2_ta __riscv_vfwsub_vv_f32mf2
#define vfwsub_vf_f32mf2_ta __riscv_vfwsub_vf_f32mf2
#define vfwsub_wv_f32mf2_ta __riscv_vfwsub_wv_f32mf2
#define vfwsub_wf_f32mf2_ta __riscv_vfwsub_wf_f32mf2
#define vfwsub_vv_f32m1_ta __riscv_vfwsub_vv_f32m1
#define vfwsub_vf_f32m1_ta __riscv_vfwsub_vf_f32m1
#define vfwsub_wv_f32m1_ta __riscv_vfwsub_wv_f32m1
#define vfwsub_wf_f32m1_ta __riscv_vfwsub_wf_f32m1
#define vfwsub_vv_f32m2_ta __riscv_vfwsub_vv_f32m2
#define vfwsub_vf_f32m2_ta __riscv_vfwsub_vf_f32m2
#define vfwsub_wv_f32m2_ta __riscv_vfwsub_wv_f32m2
#define vfwsub_wf_f32m2_ta __riscv_vfwsub_wf_f32m2
#define vfwsub_vv_f32m4_ta __riscv_vfwsub_vv_f32m4
#define vfwsub_vf_f32m4_ta __riscv_vfwsub_vf_f32m4
#define vfwsub_wv_f32m4_ta __riscv_vfwsub_wv_f32m4
#define vfwsub_wf_f32m4_ta __riscv_vfwsub_wf_f32m4
#define vfwsub_vv_f32m8_ta __riscv_vfwsub_vv_f32m8
#define vfwsub_vf_f32m8_ta __riscv_vfwsub_vf_f32m8
#define vfwsub_wv_f32m8_ta __riscv_vfwsub_wv_f32m8
#define vfwsub_wf_f32m8_ta __riscv_vfwsub_wf_f32m8
#define vfwsub_vv_f64m1_ta __riscv_vfwsub_vv_f64m1
#define vfwsub_vf_f64m1_ta __riscv_vfwsub_vf_f64m1
#define vfwsub_wv_f64m1_ta __riscv_vfwsub_wv_f64m1
#define vfwsub_wf_f64m1_ta __riscv_vfwsub_wf_f64m1
#define vfwsub_vv_f64m2_ta __riscv_vfwsub_vv_f64m2
#define vfwsub_vf_f64m2_ta __riscv_vfwsub_vf_f64m2
#define vfwsub_wv_f64m2_ta __riscv_vfwsub_wv_f64m2
#define vfwsub_wf_f64m2_ta __riscv_vfwsub_wf_f64m2
#define vfwsub_vv_f64m4_ta __riscv_vfwsub_vv_f64m4
#define vfwsub_vf_f64m4_ta __riscv_vfwsub_vf_f64m4
#define vfwsub_wv_f64m4_ta __riscv_vfwsub_wv_f64m4
#define vfwsub_wf_f64m4_ta __riscv_vfwsub_wf_f64m4
#define vfwsub_vv_f64m8_ta __riscv_vfwsub_vv_f64m8
#define vfwsub_vf_f64m8_ta __riscv_vfwsub_vf_f64m8
#define vfwsub_wv_f64m8_ta __riscv_vfwsub_wv_f64m8
#define vfwsub_wf_f64m8_ta __riscv_vfwsub_wf_f64m8
// masked functions
#define vfwadd_vv_f32mf2_tuma __riscv_vfwadd_vv_f32mf2_tum
#define vfwadd_vf_f32mf2_tuma __riscv_vfwadd_vf_f32mf2_tum
#define vfwadd_wv_f32mf2_tuma __riscv_vfwadd_wv_f32mf2_tum
#define vfwadd_wf_f32mf2_tuma __riscv_vfwadd_wf_f32mf2_tum
#define vfwadd_vv_f32m1_tuma __riscv_vfwadd_vv_f32m1_tum
#define vfwadd_vf_f32m1_tuma __riscv_vfwadd_vf_f32m1_tum
#define vfwadd_wv_f32m1_tuma __riscv_vfwadd_wv_f32m1_tum
#define vfwadd_wf_f32m1_tuma __riscv_vfwadd_wf_f32m1_tum
#define vfwadd_vv_f32m2_tuma __riscv_vfwadd_vv_f32m2_tum
#define vfwadd_vf_f32m2_tuma __riscv_vfwadd_vf_f32m2_tum
#define vfwadd_wv_f32m2_tuma __riscv_vfwadd_wv_f32m2_tum
#define vfwadd_wf_f32m2_tuma __riscv_vfwadd_wf_f32m2_tum
#define vfwadd_vv_f32m4_tuma __riscv_vfwadd_vv_f32m4_tum
#define vfwadd_vf_f32m4_tuma __riscv_vfwadd_vf_f32m4_tum
#define vfwadd_wv_f32m4_tuma __riscv_vfwadd_wv_f32m4_tum
#define vfwadd_wf_f32m4_tuma __riscv_vfwadd_wf_f32m4_tum
#define vfwadd_vv_f32m8_tuma __riscv_vfwadd_vv_f32m8_tum
#define vfwadd_vf_f32m8_tuma __riscv_vfwadd_vf_f32m8_tum
#define vfwadd_wv_f32m8_tuma __riscv_vfwadd_wv_f32m8_tum
#define vfwadd_wf_f32m8_tuma __riscv_vfwadd_wf_f32m8_tum
#define vfwadd_vv_f64m1_tuma __riscv_vfwadd_vv_f64m1_tum
#define vfwadd_vf_f64m1_tuma __riscv_vfwadd_vf_f64m1_tum
#define vfwadd_wv_f64m1_tuma __riscv_vfwadd_wv_f64m1_tum
#define vfwadd_wf_f64m1_tuma __riscv_vfwadd_wf_f64m1_tum
#define vfwadd_vv_f64m2_tuma __riscv_vfwadd_vv_f64m2_tum
#define vfwadd_vf_f64m2_tuma __riscv_vfwadd_vf_f64m2_tum
#define vfwadd_wv_f64m2_tuma __riscv_vfwadd_wv_f64m2_tum
#define vfwadd_wf_f64m2_tuma __riscv_vfwadd_wf_f64m2_tum
#define vfwadd_vv_f64m4_tuma __riscv_vfwadd_vv_f64m4_tum
#define vfwadd_vf_f64m4_tuma __riscv_vfwadd_vf_f64m4_tum
#define vfwadd_wv_f64m4_tuma __riscv_vfwadd_wv_f64m4_tum
#define vfwadd_wf_f64m4_tuma __riscv_vfwadd_wf_f64m4_tum
#define vfwadd_vv_f64m8_tuma __riscv_vfwadd_vv_f64m8_tum
#define vfwadd_vf_f64m8_tuma __riscv_vfwadd_vf_f64m8_tum
#define vfwadd_wv_f64m8_tuma __riscv_vfwadd_wv_f64m8_tum
#define vfwadd_wf_f64m8_tuma __riscv_vfwadd_wf_f64m8_tum
#define vfwsub_vv_f32mf2_tuma __riscv_vfwsub_vv_f32mf2_tum
#define vfwsub_vf_f32mf2_tuma __riscv_vfwsub_vf_f32mf2_tum
#define vfwsub_wv_f32mf2_tuma __riscv_vfwsub_wv_f32mf2_tum
#define vfwsub_wf_f32mf2_tuma __riscv_vfwsub_wf_f32mf2_tum
#define vfwsub_vv_f32m1_tuma __riscv_vfwsub_vv_f32m1_tum
#define vfwsub_vf_f32m1_tuma __riscv_vfwsub_vf_f32m1_tum
#define vfwsub_wv_f32m1_tuma __riscv_vfwsub_wv_f32m1_tum
#define vfwsub_wf_f32m1_tuma __riscv_vfwsub_wf_f32m1_tum
#define vfwsub_vv_f32m2_tuma __riscv_vfwsub_vv_f32m2_tum
#define vfwsub_vf_f32m2_tuma __riscv_vfwsub_vf_f32m2_tum
#define vfwsub_wv_f32m2_tuma __riscv_vfwsub_wv_f32m2_tum
#define vfwsub_wf_f32m2_tuma __riscv_vfwsub_wf_f32m2_tum
#define vfwsub_vv_f32m4_tuma __riscv_vfwsub_vv_f32m4_tum
#define vfwsub_vf_f32m4_tuma __riscv_vfwsub_vf_f32m4_tum
#define vfwsub_wv_f32m4_tuma __riscv_vfwsub_wv_f32m4_tum
#define vfwsub_wf_f32m4_tuma __riscv_vfwsub_wf_f32m4_tum
#define vfwsub_vv_f32m8_tuma __riscv_vfwsub_vv_f32m8_tum
#define vfwsub_vf_f32m8_tuma __riscv_vfwsub_vf_f32m8_tum
#define vfwsub_wv_f32m8_tuma __riscv_vfwsub_wv_f32m8_tum
#define vfwsub_wf_f32m8_tuma __riscv_vfwsub_wf_f32m8_tum
#define vfwsub_vv_f64m1_tuma __riscv_vfwsub_vv_f64m1_tum
#define vfwsub_vf_f64m1_tuma __riscv_vfwsub_vf_f64m1_tum
#define vfwsub_wv_f64m1_tuma __riscv_vfwsub_wv_f64m1_tum
#define vfwsub_wf_f64m1_tuma __riscv_vfwsub_wf_f64m1_tum
#define vfwsub_vv_f64m2_tuma __riscv_vfwsub_vv_f64m2_tum
#define vfwsub_vf_f64m2_tuma __riscv_vfwsub_vf_f64m2_tum
#define vfwsub_wv_f64m2_tuma __riscv_vfwsub_wv_f64m2_tum
#define vfwsub_wf_f64m2_tuma __riscv_vfwsub_wf_f64m2_tum
#define vfwsub_vv_f64m4_tuma __riscv_vfwsub_vv_f64m4_tum
#define vfwsub_vf_f64m4_tuma __riscv_vfwsub_vf_f64m4_tum
#define vfwsub_wv_f64m4_tuma __riscv_vfwsub_wv_f64m4_tum
#define vfwsub_wf_f64m4_tuma __riscv_vfwsub_wf_f64m4_tum
#define vfwsub_vv_f64m8_tuma __riscv_vfwsub_vv_f64m8_tum
#define vfwsub_vf_f64m8_tuma __riscv_vfwsub_vf_f64m8_tum
#define vfwsub_wv_f64m8_tuma __riscv_vfwsub_wv_f64m8_tum
#define vfwsub_wf_f64m8_tuma __riscv_vfwsub_wf_f64m8_tum
// masked functions
#define vfwadd_vv_f32mf2_tumu __riscv_vfwadd_vv_f32mf2_tumu
#define vfwadd_vf_f32mf2_tumu __riscv_vfwadd_vf_f32mf2_tumu
#define vfwadd_wv_f32mf2_tumu __riscv_vfwadd_wv_f32mf2_tumu
#define vfwadd_wf_f32mf2_tumu __riscv_vfwadd_wf_f32mf2_tumu
#define vfwadd_vv_f32m1_tumu __riscv_vfwadd_vv_f32m1_tumu
#define vfwadd_vf_f32m1_tumu __riscv_vfwadd_vf_f32m1_tumu
#define vfwadd_wv_f32m1_tumu __riscv_vfwadd_wv_f32m1_tumu
#define vfwadd_wf_f32m1_tumu __riscv_vfwadd_wf_f32m1_tumu
#define vfwadd_vv_f32m2_tumu __riscv_vfwadd_vv_f32m2_tumu
#define vfwadd_vf_f32m2_tumu __riscv_vfwadd_vf_f32m2_tumu
#define vfwadd_wv_f32m2_tumu __riscv_vfwadd_wv_f32m2_tumu
#define vfwadd_wf_f32m2_tumu __riscv_vfwadd_wf_f32m2_tumu
#define vfwadd_vv_f32m4_tumu __riscv_vfwadd_vv_f32m4_tumu
#define vfwadd_vf_f32m4_tumu __riscv_vfwadd_vf_f32m4_tumu
#define vfwadd_wv_f32m4_tumu __riscv_vfwadd_wv_f32m4_tumu
#define vfwadd_wf_f32m4_tumu __riscv_vfwadd_wf_f32m4_tumu
#define vfwadd_vv_f32m8_tumu __riscv_vfwadd_vv_f32m8_tumu
#define vfwadd_vf_f32m8_tumu __riscv_vfwadd_vf_f32m8_tumu
#define vfwadd_wv_f32m8_tumu __riscv_vfwadd_wv_f32m8_tumu
#define vfwadd_wf_f32m8_tumu __riscv_vfwadd_wf_f32m8_tumu
#define vfwadd_vv_f64m1_tumu __riscv_vfwadd_vv_f64m1_tumu
#define vfwadd_vf_f64m1_tumu __riscv_vfwadd_vf_f64m1_tumu
#define vfwadd_wv_f64m1_tumu __riscv_vfwadd_wv_f64m1_tumu
#define vfwadd_wf_f64m1_tumu __riscv_vfwadd_wf_f64m1_tumu
#define vfwadd_vv_f64m2_tumu __riscv_vfwadd_vv_f64m2_tumu
#define vfwadd_vf_f64m2_tumu __riscv_vfwadd_vf_f64m2_tumu
#define vfwadd_wv_f64m2_tumu __riscv_vfwadd_wv_f64m2_tumu
#define vfwadd_wf_f64m2_tumu __riscv_vfwadd_wf_f64m2_tumu
#define vfwadd_vv_f64m4_tumu __riscv_vfwadd_vv_f64m4_tumu
#define vfwadd_vf_f64m4_tumu __riscv_vfwadd_vf_f64m4_tumu
#define vfwadd_wv_f64m4_tumu __riscv_vfwadd_wv_f64m4_tumu
#define vfwadd_wf_f64m4_tumu __riscv_vfwadd_wf_f64m4_tumu
#define vfwadd_vv_f64m8_tumu __riscv_vfwadd_vv_f64m8_tumu
#define vfwadd_vf_f64m8_tumu __riscv_vfwadd_vf_f64m8_tumu
#define vfwadd_wv_f64m8_tumu __riscv_vfwadd_wv_f64m8_tumu
#define vfwadd_wf_f64m8_tumu __riscv_vfwadd_wf_f64m8_tumu
#define vfwsub_vv_f32mf2_tumu __riscv_vfwsub_vv_f32mf2_tumu
#define vfwsub_vf_f32mf2_tumu __riscv_vfwsub_vf_f32mf2_tumu
#define vfwsub_wv_f32mf2_tumu __riscv_vfwsub_wv_f32mf2_tumu
#define vfwsub_wf_f32mf2_tumu __riscv_vfwsub_wf_f32mf2_tumu
#define vfwsub_vv_f32m1_tumu __riscv_vfwsub_vv_f32m1_tumu
#define vfwsub_vf_f32m1_tumu __riscv_vfwsub_vf_f32m1_tumu
#define vfwsub_wv_f32m1_tumu __riscv_vfwsub_wv_f32m1_tumu
#define vfwsub_wf_f32m1_tumu __riscv_vfwsub_wf_f32m1_tumu
#define vfwsub_vv_f32m2_tumu __riscv_vfwsub_vv_f32m2_tumu
#define vfwsub_vf_f32m2_tumu __riscv_vfwsub_vf_f32m2_tumu
#define vfwsub_wv_f32m2_tumu __riscv_vfwsub_wv_f32m2_tumu
#define vfwsub_wf_f32m2_tumu __riscv_vfwsub_wf_f32m2_tumu
#define vfwsub_vv_f32m4_tumu __riscv_vfwsub_vv_f32m4_tumu
#define vfwsub_vf_f32m4_tumu __riscv_vfwsub_vf_f32m4_tumu
#define vfwsub_wv_f32m4_tumu __riscv_vfwsub_wv_f32m4_tumu
#define vfwsub_wf_f32m4_tumu __riscv_vfwsub_wf_f32m4_tumu
#define vfwsub_vv_f32m8_tumu __riscv_vfwsub_vv_f32m8_tumu
#define vfwsub_vf_f32m8_tumu __riscv_vfwsub_vf_f32m8_tumu
#define vfwsub_wv_f32m8_tumu __riscv_vfwsub_wv_f32m8_tumu
#define vfwsub_wf_f32m8_tumu __riscv_vfwsub_wf_f32m8_tumu
#define vfwsub_vv_f64m1_tumu __riscv_vfwsub_vv_f64m1_tumu
#define vfwsub_vf_f64m1_tumu __riscv_vfwsub_vf_f64m1_tumu
#define vfwsub_wv_f64m1_tumu __riscv_vfwsub_wv_f64m1_tumu
#define vfwsub_wf_f64m1_tumu __riscv_vfwsub_wf_f64m1_tumu
#define vfwsub_vv_f64m2_tumu __riscv_vfwsub_vv_f64m2_tumu
#define vfwsub_vf_f64m2_tumu __riscv_vfwsub_vf_f64m2_tumu
#define vfwsub_wv_f64m2_tumu __riscv_vfwsub_wv_f64m2_tumu
#define vfwsub_wf_f64m2_tumu __riscv_vfwsub_wf_f64m2_tumu
#define vfwsub_vv_f64m4_tumu __riscv_vfwsub_vv_f64m4_tumu
#define vfwsub_vf_f64m4_tumu __riscv_vfwsub_vf_f64m4_tumu
#define vfwsub_wv_f64m4_tumu __riscv_vfwsub_wv_f64m4_tumu
#define vfwsub_wf_f64m4_tumu __riscv_vfwsub_wf_f64m4_tumu
#define vfwsub_vv_f64m8_tumu __riscv_vfwsub_vv_f64m8_tumu
#define vfwsub_vf_f64m8_tumu __riscv_vfwsub_vf_f64m8_tumu
#define vfwsub_wv_f64m8_tumu __riscv_vfwsub_wv_f64m8_tumu
#define vfwsub_wf_f64m8_tumu __riscv_vfwsub_wf_f64m8_tumu
// masked functions
#define vfwadd_vv_f32mf2_tama __riscv_vfwadd_vv_f32mf2_m
#define vfwadd_vf_f32mf2_tama __riscv_vfwadd_vf_f32mf2_m
#define vfwadd_wv_f32mf2_tama __riscv_vfwadd_wv_f32mf2_m
#define vfwadd_wf_f32mf2_tama __riscv_vfwadd_wf_f32mf2_m
#define vfwadd_vv_f32m1_tama __riscv_vfwadd_vv_f32m1_m
#define vfwadd_vf_f32m1_tama __riscv_vfwadd_vf_f32m1_m
#define vfwadd_wv_f32m1_tama __riscv_vfwadd_wv_f32m1_m
#define vfwadd_wf_f32m1_tama __riscv_vfwadd_wf_f32m1_m
#define vfwadd_vv_f32m2_tama __riscv_vfwadd_vv_f32m2_m
#define vfwadd_vf_f32m2_tama __riscv_vfwadd_vf_f32m2_m
#define vfwadd_wv_f32m2_tama __riscv_vfwadd_wv_f32m2_m
#define vfwadd_wf_f32m2_tama __riscv_vfwadd_wf_f32m2_m
#define vfwadd_vv_f32m4_tama __riscv_vfwadd_vv_f32m4_m
#define vfwadd_vf_f32m4_tama __riscv_vfwadd_vf_f32m4_m
#define vfwadd_wv_f32m4_tama __riscv_vfwadd_wv_f32m4_m
#define vfwadd_wf_f32m4_tama __riscv_vfwadd_wf_f32m4_m
#define vfwadd_vv_f32m8_tama __riscv_vfwadd_vv_f32m8_m
#define vfwadd_vf_f32m8_tama __riscv_vfwadd_vf_f32m8_m
#define vfwadd_wv_f32m8_tama __riscv_vfwadd_wv_f32m8_m
#define vfwadd_wf_f32m8_tama __riscv_vfwadd_wf_f32m8_m
#define vfwadd_vv_f64m1_tama __riscv_vfwadd_vv_f64m1_m
#define vfwadd_vf_f64m1_tama __riscv_vfwadd_vf_f64m1_m
#define vfwadd_wv_f64m1_tama __riscv_vfwadd_wv_f64m1_m
#define vfwadd_wf_f64m1_tama __riscv_vfwadd_wf_f64m1_m
#define vfwadd_vv_f64m2_tama __riscv_vfwadd_vv_f64m2_m
#define vfwadd_vf_f64m2_tama __riscv_vfwadd_vf_f64m2_m
#define vfwadd_wv_f64m2_tama __riscv_vfwadd_wv_f64m2_m
#define vfwadd_wf_f64m2_tama __riscv_vfwadd_wf_f64m2_m
#define vfwadd_vv_f64m4_tama __riscv_vfwadd_vv_f64m4_m
#define vfwadd_vf_f64m4_tama __riscv_vfwadd_vf_f64m4_m
#define vfwadd_wv_f64m4_tama __riscv_vfwadd_wv_f64m4_m
#define vfwadd_wf_f64m4_tama __riscv_vfwadd_wf_f64m4_m
#define vfwadd_vv_f64m8_tama __riscv_vfwadd_vv_f64m8_m
#define vfwadd_vf_f64m8_tama __riscv_vfwadd_vf_f64m8_m
#define vfwadd_wv_f64m8_tama __riscv_vfwadd_wv_f64m8_m
#define vfwadd_wf_f64m8_tama __riscv_vfwadd_wf_f64m8_m
#define vfwsub_vv_f32mf2_tama __riscv_vfwsub_vv_f32mf2_m
#define vfwsub_vf_f32mf2_tama __riscv_vfwsub_vf_f32mf2_m
#define vfwsub_wv_f32mf2_tama __riscv_vfwsub_wv_f32mf2_m
#define vfwsub_wf_f32mf2_tama __riscv_vfwsub_wf_f32mf2_m
#define vfwsub_vv_f32m1_tama __riscv_vfwsub_vv_f32m1_m
#define vfwsub_vf_f32m1_tama __riscv_vfwsub_vf_f32m1_m
#define vfwsub_wv_f32m1_tama __riscv_vfwsub_wv_f32m1_m
#define vfwsub_wf_f32m1_tama __riscv_vfwsub_wf_f32m1_m
#define vfwsub_vv_f32m2_tama __riscv_vfwsub_vv_f32m2_m
#define vfwsub_vf_f32m2_tama __riscv_vfwsub_vf_f32m2_m
#define vfwsub_wv_f32m2_tama __riscv_vfwsub_wv_f32m2_m
#define vfwsub_wf_f32m2_tama __riscv_vfwsub_wf_f32m2_m
#define vfwsub_vv_f32m4_tama __riscv_vfwsub_vv_f32m4_m
#define vfwsub_vf_f32m4_tama __riscv_vfwsub_vf_f32m4_m
#define vfwsub_wv_f32m4_tama __riscv_vfwsub_wv_f32m4_m
#define vfwsub_wf_f32m4_tama __riscv_vfwsub_wf_f32m4_m
#define vfwsub_vv_f32m8_tama __riscv_vfwsub_vv_f32m8_m
#define vfwsub_vf_f32m8_tama __riscv_vfwsub_vf_f32m8_m
#define vfwsub_wv_f32m8_tama __riscv_vfwsub_wv_f32m8_m
#define vfwsub_wf_f32m8_tama __riscv_vfwsub_wf_f32m8_m
#define vfwsub_vv_f64m1_tama __riscv_vfwsub_vv_f64m1_m
#define vfwsub_vf_f64m1_tama __riscv_vfwsub_vf_f64m1_m
#define vfwsub_wv_f64m1_tama __riscv_vfwsub_wv_f64m1_m
#define vfwsub_wf_f64m1_tama __riscv_vfwsub_wf_f64m1_m
#define vfwsub_vv_f64m2_tama __riscv_vfwsub_vv_f64m2_m
#define vfwsub_vf_f64m2_tama __riscv_vfwsub_vf_f64m2_m
#define vfwsub_wv_f64m2_tama __riscv_vfwsub_wv_f64m2_m
#define vfwsub_wf_f64m2_tama __riscv_vfwsub_wf_f64m2_m
#define vfwsub_vv_f64m4_tama __riscv_vfwsub_vv_f64m4_m
#define vfwsub_vf_f64m4_tama __riscv_vfwsub_vf_f64m4_m
#define vfwsub_wv_f64m4_tama __riscv_vfwsub_wv_f64m4_m
#define vfwsub_wf_f64m4_tama __riscv_vfwsub_wf_f64m4_m
#define vfwsub_vv_f64m8_tama __riscv_vfwsub_vv_f64m8_m
#define vfwsub_vf_f64m8_tama __riscv_vfwsub_vf_f64m8_m
#define vfwsub_wv_f64m8_tama __riscv_vfwsub_wv_f64m8_m
#define vfwsub_wf_f64m8_tama __riscv_vfwsub_wf_f64m8_m
// masked functions
#define vfwadd_vv_f32mf2_tamu __riscv_vfwadd_vv_f32mf2_mu
#define vfwadd_vf_f32mf2_tamu __riscv_vfwadd_vf_f32mf2_mu
#define vfwadd_wv_f32mf2_tamu __riscv_vfwadd_wv_f32mf2_mu
#define vfwadd_wf_f32mf2_tamu __riscv_vfwadd_wf_f32mf2_mu
#define vfwadd_vv_f32m1_tamu __riscv_vfwadd_vv_f32m1_mu
#define vfwadd_vf_f32m1_tamu __riscv_vfwadd_vf_f32m1_mu
#define vfwadd_wv_f32m1_tamu __riscv_vfwadd_wv_f32m1_mu
#define vfwadd_wf_f32m1_tamu __riscv_vfwadd_wf_f32m1_mu
#define vfwadd_vv_f32m2_tamu __riscv_vfwadd_vv_f32m2_mu
#define vfwadd_vf_f32m2_tamu __riscv_vfwadd_vf_f32m2_mu
#define vfwadd_wv_f32m2_tamu __riscv_vfwadd_wv_f32m2_mu
#define vfwadd_wf_f32m2_tamu __riscv_vfwadd_wf_f32m2_mu
#define vfwadd_vv_f32m4_tamu __riscv_vfwadd_vv_f32m4_mu
#define vfwadd_vf_f32m4_tamu __riscv_vfwadd_vf_f32m4_mu
#define vfwadd_wv_f32m4_tamu __riscv_vfwadd_wv_f32m4_mu
#define vfwadd_wf_f32m4_tamu __riscv_vfwadd_wf_f32m4_mu
#define vfwadd_vv_f32m8_tamu __riscv_vfwadd_vv_f32m8_mu
#define vfwadd_vf_f32m8_tamu __riscv_vfwadd_vf_f32m8_mu
#define vfwadd_wv_f32m8_tamu __riscv_vfwadd_wv_f32m8_mu
#define vfwadd_wf_f32m8_tamu __riscv_vfwadd_wf_f32m8_mu
#define vfwadd_vv_f64m1_tamu __riscv_vfwadd_vv_f64m1_mu
#define vfwadd_vf_f64m1_tamu __riscv_vfwadd_vf_f64m1_mu
#define vfwadd_wv_f64m1_tamu __riscv_vfwadd_wv_f64m1_mu
#define vfwadd_wf_f64m1_tamu __riscv_vfwadd_wf_f64m1_mu
#define vfwadd_vv_f64m2_tamu __riscv_vfwadd_vv_f64m2_mu
#define vfwadd_vf_f64m2_tamu __riscv_vfwadd_vf_f64m2_mu
#define vfwadd_wv_f64m2_tamu __riscv_vfwadd_wv_f64m2_mu
#define vfwadd_wf_f64m2_tamu __riscv_vfwadd_wf_f64m2_mu
#define vfwadd_vv_f64m4_tamu __riscv_vfwadd_vv_f64m4_mu
#define vfwadd_vf_f64m4_tamu __riscv_vfwadd_vf_f64m4_mu
#define vfwadd_wv_f64m4_tamu __riscv_vfwadd_wv_f64m4_mu
#define vfwadd_wf_f64m4_tamu __riscv_vfwadd_wf_f64m4_mu
#define vfwadd_vv_f64m8_tamu __riscv_vfwadd_vv_f64m8_mu
#define vfwadd_vf_f64m8_tamu __riscv_vfwadd_vf_f64m8_mu
#define vfwadd_wv_f64m8_tamu __riscv_vfwadd_wv_f64m8_mu
#define vfwadd_wf_f64m8_tamu __riscv_vfwadd_wf_f64m8_mu
#define vfwsub_vv_f32mf2_tamu __riscv_vfwsub_vv_f32mf2_mu
#define vfwsub_vf_f32mf2_tamu __riscv_vfwsub_vf_f32mf2_mu
#define vfwsub_wv_f32mf2_tamu __riscv_vfwsub_wv_f32mf2_mu
#define vfwsub_wf_f32mf2_tamu __riscv_vfwsub_wf_f32mf2_mu
#define vfwsub_vv_f32m1_tamu __riscv_vfwsub_vv_f32m1_mu
#define vfwsub_vf_f32m1_tamu __riscv_vfwsub_vf_f32m1_mu
#define vfwsub_wv_f32m1_tamu __riscv_vfwsub_wv_f32m1_mu
#define vfwsub_wf_f32m1_tamu __riscv_vfwsub_wf_f32m1_mu
#define vfwsub_vv_f32m2_tamu __riscv_vfwsub_vv_f32m2_mu
#define vfwsub_vf_f32m2_tamu __riscv_vfwsub_vf_f32m2_mu
#define vfwsub_wv_f32m2_tamu __riscv_vfwsub_wv_f32m2_mu
#define vfwsub_wf_f32m2_tamu __riscv_vfwsub_wf_f32m2_mu
#define vfwsub_vv_f32m4_tamu __riscv_vfwsub_vv_f32m4_mu
#define vfwsub_vf_f32m4_tamu __riscv_vfwsub_vf_f32m4_mu
#define vfwsub_wv_f32m4_tamu __riscv_vfwsub_wv_f32m4_mu
#define vfwsub_wf_f32m4_tamu __riscv_vfwsub_wf_f32m4_mu
#define vfwsub_vv_f32m8_tamu __riscv_vfwsub_vv_f32m8_mu
#define vfwsub_vf_f32m8_tamu __riscv_vfwsub_vf_f32m8_mu
#define vfwsub_wv_f32m8_tamu __riscv_vfwsub_wv_f32m8_mu
#define vfwsub_wf_f32m8_tamu __riscv_vfwsub_wf_f32m8_mu
#define vfwsub_vv_f64m1_tamu __riscv_vfwsub_vv_f64m1_mu
#define vfwsub_vf_f64m1_tamu __riscv_vfwsub_vf_f64m1_mu
#define vfwsub_wv_f64m1_tamu __riscv_vfwsub_wv_f64m1_mu
#define vfwsub_wf_f64m1_tamu __riscv_vfwsub_wf_f64m1_mu
#define vfwsub_vv_f64m2_tamu __riscv_vfwsub_vv_f64m2_mu
#define vfwsub_vf_f64m2_tamu __riscv_vfwsub_vf_f64m2_mu
#define vfwsub_wv_f64m2_tamu __riscv_vfwsub_wv_f64m2_mu
#define vfwsub_wf_f64m2_tamu __riscv_vfwsub_wf_f64m2_mu
#define vfwsub_vv_f64m4_tamu __riscv_vfwsub_vv_f64m4_mu
#define vfwsub_vf_f64m4_tamu __riscv_vfwsub_vf_f64m4_mu
#define vfwsub_wv_f64m4_tamu __riscv_vfwsub_wv_f64m4_mu
#define vfwsub_wf_f64m4_tamu __riscv_vfwsub_wf_f64m4_mu
#define vfwsub_vv_f64m8_tamu __riscv_vfwsub_vv_f64m8_mu
#define vfwsub_vf_f64m8_tamu __riscv_vfwsub_vf_f64m8_mu
#define vfwsub_wv_f64m8_tamu __riscv_vfwsub_wv_f64m8_mu
#define vfwsub_wf_f64m8_tamu __riscv_vfwsub_wf_f64m8_mu
#define vfmul_vv_f16mf4_tu __riscv_vfmul_vv_f16mf4_tu
#define vfmul_vf_f16mf4_tu __riscv_vfmul_vf_f16mf4_tu
#define vfmul_vv_f16mf2_tu __riscv_vfmul_vv_f16mf2_tu
#define vfmul_vf_f16mf2_tu __riscv_vfmul_vf_f16mf2_tu
#define vfmul_vv_f16m1_tu __riscv_vfmul_vv_f16m1_tu
#define vfmul_vf_f16m1_tu __riscv_vfmul_vf_f16m1_tu
#define vfmul_vv_f16m2_tu __riscv_vfmul_vv_f16m2_tu
#define vfmul_vf_f16m2_tu __riscv_vfmul_vf_f16m2_tu
#define vfmul_vv_f16m4_tu __riscv_vfmul_vv_f16m4_tu
#define vfmul_vf_f16m4_tu __riscv_vfmul_vf_f16m4_tu
#define vfmul_vv_f16m8_tu __riscv_vfmul_vv_f16m8_tu
#define vfmul_vf_f16m8_tu __riscv_vfmul_vf_f16m8_tu
#define vfmul_vv_f32mf2_tu __riscv_vfmul_vv_f32mf2_tu
#define vfmul_vf_f32mf2_tu __riscv_vfmul_vf_f32mf2_tu
#define vfmul_vv_f32m1_tu __riscv_vfmul_vv_f32m1_tu
#define vfmul_vf_f32m1_tu __riscv_vfmul_vf_f32m1_tu
#define vfmul_vv_f32m2_tu __riscv_vfmul_vv_f32m2_tu
#define vfmul_vf_f32m2_tu __riscv_vfmul_vf_f32m2_tu
#define vfmul_vv_f32m4_tu __riscv_vfmul_vv_f32m4_tu
#define vfmul_vf_f32m4_tu __riscv_vfmul_vf_f32m4_tu
#define vfmul_vv_f32m8_tu __riscv_vfmul_vv_f32m8_tu
#define vfmul_vf_f32m8_tu __riscv_vfmul_vf_f32m8_tu
#define vfmul_vv_f64m1_tu __riscv_vfmul_vv_f64m1_tu
#define vfmul_vf_f64m1_tu __riscv_vfmul_vf_f64m1_tu
#define vfmul_vv_f64m2_tu __riscv_vfmul_vv_f64m2_tu
#define vfmul_vf_f64m2_tu __riscv_vfmul_vf_f64m2_tu
#define vfmul_vv_f64m4_tu __riscv_vfmul_vv_f64m4_tu
#define vfmul_vf_f64m4_tu __riscv_vfmul_vf_f64m4_tu
#define vfmul_vv_f64m8_tu __riscv_vfmul_vv_f64m8_tu
#define vfmul_vf_f64m8_tu __riscv_vfmul_vf_f64m8_tu
#define vfdiv_vv_f16mf4_tu __riscv_vfdiv_vv_f16mf4_tu
#define vfdiv_vf_f16mf4_tu __riscv_vfdiv_vf_f16mf4_tu
#define vfdiv_vv_f16mf2_tu __riscv_vfdiv_vv_f16mf2_tu
#define vfdiv_vf_f16mf2_tu __riscv_vfdiv_vf_f16mf2_tu
#define vfdiv_vv_f16m1_tu __riscv_vfdiv_vv_f16m1_tu
#define vfdiv_vf_f16m1_tu __riscv_vfdiv_vf_f16m1_tu
#define vfdiv_vv_f16m2_tu __riscv_vfdiv_vv_f16m2_tu
#define vfdiv_vf_f16m2_tu __riscv_vfdiv_vf_f16m2_tu
#define vfdiv_vv_f16m4_tu __riscv_vfdiv_vv_f16m4_tu
#define vfdiv_vf_f16m4_tu __riscv_vfdiv_vf_f16m4_tu
#define vfdiv_vv_f16m8_tu __riscv_vfdiv_vv_f16m8_tu
#define vfdiv_vf_f16m8_tu __riscv_vfdiv_vf_f16m8_tu
#define vfdiv_vv_f32mf2_tu __riscv_vfdiv_vv_f32mf2_tu
#define vfdiv_vf_f32mf2_tu __riscv_vfdiv_vf_f32mf2_tu
#define vfdiv_vv_f32m1_tu __riscv_vfdiv_vv_f32m1_tu
#define vfdiv_vf_f32m1_tu __riscv_vfdiv_vf_f32m1_tu
#define vfdiv_vv_f32m2_tu __riscv_vfdiv_vv_f32m2_tu
#define vfdiv_vf_f32m2_tu __riscv_vfdiv_vf_f32m2_tu
#define vfdiv_vv_f32m4_tu __riscv_vfdiv_vv_f32m4_tu
#define vfdiv_vf_f32m4_tu __riscv_vfdiv_vf_f32m4_tu
#define vfdiv_vv_f32m8_tu __riscv_vfdiv_vv_f32m8_tu
#define vfdiv_vf_f32m8_tu __riscv_vfdiv_vf_f32m8_tu
#define vfdiv_vv_f64m1_tu __riscv_vfdiv_vv_f64m1_tu
#define vfdiv_vf_f64m1_tu __riscv_vfdiv_vf_f64m1_tu
#define vfdiv_vv_f64m2_tu __riscv_vfdiv_vv_f64m2_tu
#define vfdiv_vf_f64m2_tu __riscv_vfdiv_vf_f64m2_tu
#define vfdiv_vv_f64m4_tu __riscv_vfdiv_vv_f64m4_tu
#define vfdiv_vf_f64m4_tu __riscv_vfdiv_vf_f64m4_tu
#define vfdiv_vv_f64m8_tu __riscv_vfdiv_vv_f64m8_tu
#define vfdiv_vf_f64m8_tu __riscv_vfdiv_vf_f64m8_tu
#define vfrdiv_vf_f16mf4_tu __riscv_vfrdiv_vf_f16mf4_tu
#define vfrdiv_vf_f16mf2_tu __riscv_vfrdiv_vf_f16mf2_tu
#define vfrdiv_vf_f16m1_tu __riscv_vfrdiv_vf_f16m1_tu
#define vfrdiv_vf_f16m2_tu __riscv_vfrdiv_vf_f16m2_tu
#define vfrdiv_vf_f16m4_tu __riscv_vfrdiv_vf_f16m4_tu
#define vfrdiv_vf_f16m8_tu __riscv_vfrdiv_vf_f16m8_tu
#define vfrdiv_vf_f32mf2_tu __riscv_vfrdiv_vf_f32mf2_tu
#define vfrdiv_vf_f32m1_tu __riscv_vfrdiv_vf_f32m1_tu
#define vfrdiv_vf_f32m2_tu __riscv_vfrdiv_vf_f32m2_tu
#define vfrdiv_vf_f32m4_tu __riscv_vfrdiv_vf_f32m4_tu
#define vfrdiv_vf_f32m8_tu __riscv_vfrdiv_vf_f32m8_tu
#define vfrdiv_vf_f64m1_tu __riscv_vfrdiv_vf_f64m1_tu
#define vfrdiv_vf_f64m2_tu __riscv_vfrdiv_vf_f64m2_tu
#define vfrdiv_vf_f64m4_tu __riscv_vfrdiv_vf_f64m4_tu
#define vfrdiv_vf_f64m8_tu __riscv_vfrdiv_vf_f64m8_tu
#define vfmul_vv_f16mf4_ta __riscv_vfmul_vv_f16mf4
#define vfmul_vf_f16mf4_ta __riscv_vfmul_vf_f16mf4
#define vfmul_vv_f16mf2_ta __riscv_vfmul_vv_f16mf2
#define vfmul_vf_f16mf2_ta __riscv_vfmul_vf_f16mf2
#define vfmul_vv_f16m1_ta __riscv_vfmul_vv_f16m1
#define vfmul_vf_f16m1_ta __riscv_vfmul_vf_f16m1
#define vfmul_vv_f16m2_ta __riscv_vfmul_vv_f16m2
#define vfmul_vf_f16m2_ta __riscv_vfmul_vf_f16m2
#define vfmul_vv_f16m4_ta __riscv_vfmul_vv_f16m4
#define vfmul_vf_f16m4_ta __riscv_vfmul_vf_f16m4
#define vfmul_vv_f16m8_ta __riscv_vfmul_vv_f16m8
#define vfmul_vf_f16m8_ta __riscv_vfmul_vf_f16m8
#define vfmul_vv_f32mf2_ta __riscv_vfmul_vv_f32mf2
#define vfmul_vf_f32mf2_ta __riscv_vfmul_vf_f32mf2
#define vfmul_vv_f32m1_ta __riscv_vfmul_vv_f32m1
#define vfmul_vf_f32m1_ta __riscv_vfmul_vf_f32m1
#define vfmul_vv_f32m2_ta __riscv_vfmul_vv_f32m2
#define vfmul_vf_f32m2_ta __riscv_vfmul_vf_f32m2
#define vfmul_vv_f32m4_ta __riscv_vfmul_vv_f32m4
#define vfmul_vf_f32m4_ta __riscv_vfmul_vf_f32m4
#define vfmul_vv_f32m8_ta __riscv_vfmul_vv_f32m8
#define vfmul_vf_f32m8_ta __riscv_vfmul_vf_f32m8
#define vfmul_vv_f64m1_ta __riscv_vfmul_vv_f64m1
#define vfmul_vf_f64m1_ta __riscv_vfmul_vf_f64m1
#define vfmul_vv_f64m2_ta __riscv_vfmul_vv_f64m2
#define vfmul_vf_f64m2_ta __riscv_vfmul_vf_f64m2
#define vfmul_vv_f64m4_ta __riscv_vfmul_vv_f64m4
#define vfmul_vf_f64m4_ta __riscv_vfmul_vf_f64m4
#define vfmul_vv_f64m8_ta __riscv_vfmul_vv_f64m8
#define vfmul_vf_f64m8_ta __riscv_vfmul_vf_f64m8
#define vfdiv_vv_f16mf4_ta __riscv_vfdiv_vv_f16mf4
#define vfdiv_vf_f16mf4_ta __riscv_vfdiv_vf_f16mf4
#define vfdiv_vv_f16mf2_ta __riscv_vfdiv_vv_f16mf2
#define vfdiv_vf_f16mf2_ta __riscv_vfdiv_vf_f16mf2
#define vfdiv_vv_f16m1_ta __riscv_vfdiv_vv_f16m1
#define vfdiv_vf_f16m1_ta __riscv_vfdiv_vf_f16m1
#define vfdiv_vv_f16m2_ta __riscv_vfdiv_vv_f16m2
#define vfdiv_vf_f16m2_ta __riscv_vfdiv_vf_f16m2
#define vfdiv_vv_f16m4_ta __riscv_vfdiv_vv_f16m4
#define vfdiv_vf_f16m4_ta __riscv_vfdiv_vf_f16m4
#define vfdiv_vv_f16m8_ta __riscv_vfdiv_vv_f16m8
#define vfdiv_vf_f16m8_ta __riscv_vfdiv_vf_f16m8
#define vfdiv_vv_f32mf2_ta __riscv_vfdiv_vv_f32mf2
#define vfdiv_vf_f32mf2_ta __riscv_vfdiv_vf_f32mf2
#define vfdiv_vv_f32m1_ta __riscv_vfdiv_vv_f32m1
#define vfdiv_vf_f32m1_ta __riscv_vfdiv_vf_f32m1
#define vfdiv_vv_f32m2_ta __riscv_vfdiv_vv_f32m2
#define vfdiv_vf_f32m2_ta __riscv_vfdiv_vf_f32m2
#define vfdiv_vv_f32m4_ta __riscv_vfdiv_vv_f32m4
#define vfdiv_vf_f32m4_ta __riscv_vfdiv_vf_f32m4
#define vfdiv_vv_f32m8_ta __riscv_vfdiv_vv_f32m8
#define vfdiv_vf_f32m8_ta __riscv_vfdiv_vf_f32m8
#define vfdiv_vv_f64m1_ta __riscv_vfdiv_vv_f64m1
#define vfdiv_vf_f64m1_ta __riscv_vfdiv_vf_f64m1
#define vfdiv_vv_f64m2_ta __riscv_vfdiv_vv_f64m2
#define vfdiv_vf_f64m2_ta __riscv_vfdiv_vf_f64m2
#define vfdiv_vv_f64m4_ta __riscv_vfdiv_vv_f64m4
#define vfdiv_vf_f64m4_ta __riscv_vfdiv_vf_f64m4
#define vfdiv_vv_f64m8_ta __riscv_vfdiv_vv_f64m8
#define vfdiv_vf_f64m8_ta __riscv_vfdiv_vf_f64m8
#define vfrdiv_vf_f16mf4_ta __riscv_vfrdiv_vf_f16mf4
#define vfrdiv_vf_f16mf2_ta __riscv_vfrdiv_vf_f16mf2
#define vfrdiv_vf_f16m1_ta __riscv_vfrdiv_vf_f16m1
#define vfrdiv_vf_f16m2_ta __riscv_vfrdiv_vf_f16m2
#define vfrdiv_vf_f16m4_ta __riscv_vfrdiv_vf_f16m4
#define vfrdiv_vf_f16m8_ta __riscv_vfrdiv_vf_f16m8
#define vfrdiv_vf_f32mf2_ta __riscv_vfrdiv_vf_f32mf2
#define vfrdiv_vf_f32m1_ta __riscv_vfrdiv_vf_f32m1
#define vfrdiv_vf_f32m2_ta __riscv_vfrdiv_vf_f32m2
#define vfrdiv_vf_f32m4_ta __riscv_vfrdiv_vf_f32m4
#define vfrdiv_vf_f32m8_ta __riscv_vfrdiv_vf_f32m8
#define vfrdiv_vf_f64m1_ta __riscv_vfrdiv_vf_f64m1
#define vfrdiv_vf_f64m2_ta __riscv_vfrdiv_vf_f64m2
#define vfrdiv_vf_f64m4_ta __riscv_vfrdiv_vf_f64m4
#define vfrdiv_vf_f64m8_ta __riscv_vfrdiv_vf_f64m8
// masked functions
#define vfmul_vv_f16mf4_tuma __riscv_vfmul_vv_f16mf4_tum
#define vfmul_vf_f16mf4_tuma __riscv_vfmul_vf_f16mf4_tum
#define vfmul_vv_f16mf2_tuma __riscv_vfmul_vv_f16mf2_tum
#define vfmul_vf_f16mf2_tuma __riscv_vfmul_vf_f16mf2_tum
#define vfmul_vv_f16m1_tuma __riscv_vfmul_vv_f16m1_tum
#define vfmul_vf_f16m1_tuma __riscv_vfmul_vf_f16m1_tum
#define vfmul_vv_f16m2_tuma __riscv_vfmul_vv_f16m2_tum
#define vfmul_vf_f16m2_tuma __riscv_vfmul_vf_f16m2_tum
#define vfmul_vv_f16m4_tuma __riscv_vfmul_vv_f16m4_tum
#define vfmul_vf_f16m4_tuma __riscv_vfmul_vf_f16m4_tum
#define vfmul_vv_f16m8_tuma __riscv_vfmul_vv_f16m8_tum
#define vfmul_vf_f16m8_tuma __riscv_vfmul_vf_f16m8_tum
#define vfmul_vv_f32mf2_tuma __riscv_vfmul_vv_f32mf2_tum
#define vfmul_vf_f32mf2_tuma __riscv_vfmul_vf_f32mf2_tum
#define vfmul_vv_f32m1_tuma __riscv_vfmul_vv_f32m1_tum
#define vfmul_vf_f32m1_tuma __riscv_vfmul_vf_f32m1_tum
#define vfmul_vv_f32m2_tuma __riscv_vfmul_vv_f32m2_tum
#define vfmul_vf_f32m2_tuma __riscv_vfmul_vf_f32m2_tum
#define vfmul_vv_f32m4_tuma __riscv_vfmul_vv_f32m4_tum
#define vfmul_vf_f32m4_tuma __riscv_vfmul_vf_f32m4_tum
#define vfmul_vv_f32m8_tuma __riscv_vfmul_vv_f32m8_tum
#define vfmul_vf_f32m8_tuma __riscv_vfmul_vf_f32m8_tum
#define vfmul_vv_f64m1_tuma __riscv_vfmul_vv_f64m1_tum
#define vfmul_vf_f64m1_tuma __riscv_vfmul_vf_f64m1_tum
#define vfmul_vv_f64m2_tuma __riscv_vfmul_vv_f64m2_tum
#define vfmul_vf_f64m2_tuma __riscv_vfmul_vf_f64m2_tum
#define vfmul_vv_f64m4_tuma __riscv_vfmul_vv_f64m4_tum
#define vfmul_vf_f64m4_tuma __riscv_vfmul_vf_f64m4_tum
#define vfmul_vv_f64m8_tuma __riscv_vfmul_vv_f64m8_tum
#define vfmul_vf_f64m8_tuma __riscv_vfmul_vf_f64m8_tum
#define vfdiv_vv_f16mf4_tuma __riscv_vfdiv_vv_f16mf4_tum
#define vfdiv_vf_f16mf4_tuma __riscv_vfdiv_vf_f16mf4_tum
#define vfdiv_vv_f16mf2_tuma __riscv_vfdiv_vv_f16mf2_tum
#define vfdiv_vf_f16mf2_tuma __riscv_vfdiv_vf_f16mf2_tum
#define vfdiv_vv_f16m1_tuma __riscv_vfdiv_vv_f16m1_tum
#define vfdiv_vf_f16m1_tuma __riscv_vfdiv_vf_f16m1_tum
#define vfdiv_vv_f16m2_tuma __riscv_vfdiv_vv_f16m2_tum
#define vfdiv_vf_f16m2_tuma __riscv_vfdiv_vf_f16m2_tum
#define vfdiv_vv_f16m4_tuma __riscv_vfdiv_vv_f16m4_tum
#define vfdiv_vf_f16m4_tuma __riscv_vfdiv_vf_f16m4_tum
#define vfdiv_vv_f16m8_tuma __riscv_vfdiv_vv_f16m8_tum
#define vfdiv_vf_f16m8_tuma __riscv_vfdiv_vf_f16m8_tum
#define vfdiv_vv_f32mf2_tuma __riscv_vfdiv_vv_f32mf2_tum
#define vfdiv_vf_f32mf2_tuma __riscv_vfdiv_vf_f32mf2_tum
#define vfdiv_vv_f32m1_tuma __riscv_vfdiv_vv_f32m1_tum
#define vfdiv_vf_f32m1_tuma __riscv_vfdiv_vf_f32m1_tum
#define vfdiv_vv_f32m2_tuma __riscv_vfdiv_vv_f32m2_tum
#define vfdiv_vf_f32m2_tuma __riscv_vfdiv_vf_f32m2_tum
#define vfdiv_vv_f32m4_tuma __riscv_vfdiv_vv_f32m4_tum
#define vfdiv_vf_f32m4_tuma __riscv_vfdiv_vf_f32m4_tum
#define vfdiv_vv_f32m8_tuma __riscv_vfdiv_vv_f32m8_tum
#define vfdiv_vf_f32m8_tuma __riscv_vfdiv_vf_f32m8_tum
#define vfdiv_vv_f64m1_tuma __riscv_vfdiv_vv_f64m1_tum
#define vfdiv_vf_f64m1_tuma __riscv_vfdiv_vf_f64m1_tum
#define vfdiv_vv_f64m2_tuma __riscv_vfdiv_vv_f64m2_tum
#define vfdiv_vf_f64m2_tuma __riscv_vfdiv_vf_f64m2_tum
#define vfdiv_vv_f64m4_tuma __riscv_vfdiv_vv_f64m4_tum
#define vfdiv_vf_f64m4_tuma __riscv_vfdiv_vf_f64m4_tum
#define vfdiv_vv_f64m8_tuma __riscv_vfdiv_vv_f64m8_tum
#define vfdiv_vf_f64m8_tuma __riscv_vfdiv_vf_f64m8_tum
#define vfrdiv_vf_f16mf4_tuma __riscv_vfrdiv_vf_f16mf4_tum
#define vfrdiv_vf_f16mf2_tuma __riscv_vfrdiv_vf_f16mf2_tum
#define vfrdiv_vf_f16m1_tuma __riscv_vfrdiv_vf_f16m1_tum
#define vfrdiv_vf_f16m2_tuma __riscv_vfrdiv_vf_f16m2_tum
#define vfrdiv_vf_f16m4_tuma __riscv_vfrdiv_vf_f16m4_tum
#define vfrdiv_vf_f16m8_tuma __riscv_vfrdiv_vf_f16m8_tum
#define vfrdiv_vf_f32mf2_tuma __riscv_vfrdiv_vf_f32mf2_tum
#define vfrdiv_vf_f32m1_tuma __riscv_vfrdiv_vf_f32m1_tum
#define vfrdiv_vf_f32m2_tuma __riscv_vfrdiv_vf_f32m2_tum
#define vfrdiv_vf_f32m4_tuma __riscv_vfrdiv_vf_f32m4_tum
#define vfrdiv_vf_f32m8_tuma __riscv_vfrdiv_vf_f32m8_tum
#define vfrdiv_vf_f64m1_tuma __riscv_vfrdiv_vf_f64m1_tum
#define vfrdiv_vf_f64m2_tuma __riscv_vfrdiv_vf_f64m2_tum
#define vfrdiv_vf_f64m4_tuma __riscv_vfrdiv_vf_f64m4_tum
#define vfrdiv_vf_f64m8_tuma __riscv_vfrdiv_vf_f64m8_tum
// masked functions
#define vfmul_vv_f16mf4_tumu __riscv_vfmul_vv_f16mf4_tumu
#define vfmul_vf_f16mf4_tumu __riscv_vfmul_vf_f16mf4_tumu
#define vfmul_vv_f16mf2_tumu __riscv_vfmul_vv_f16mf2_tumu
#define vfmul_vf_f16mf2_tumu __riscv_vfmul_vf_f16mf2_tumu
#define vfmul_vv_f16m1_tumu __riscv_vfmul_vv_f16m1_tumu
#define vfmul_vf_f16m1_tumu __riscv_vfmul_vf_f16m1_tumu
#define vfmul_vv_f16m2_tumu __riscv_vfmul_vv_f16m2_tumu
#define vfmul_vf_f16m2_tumu __riscv_vfmul_vf_f16m2_tumu
#define vfmul_vv_f16m4_tumu __riscv_vfmul_vv_f16m4_tumu
#define vfmul_vf_f16m4_tumu __riscv_vfmul_vf_f16m4_tumu
#define vfmul_vv_f16m8_tumu __riscv_vfmul_vv_f16m8_tumu
#define vfmul_vf_f16m8_tumu __riscv_vfmul_vf_f16m8_tumu
#define vfmul_vv_f32mf2_tumu __riscv_vfmul_vv_f32mf2_tumu
#define vfmul_vf_f32mf2_tumu __riscv_vfmul_vf_f32mf2_tumu
#define vfmul_vv_f32m1_tumu __riscv_vfmul_vv_f32m1_tumu
#define vfmul_vf_f32m1_tumu __riscv_vfmul_vf_f32m1_tumu
#define vfmul_vv_f32m2_tumu __riscv_vfmul_vv_f32m2_tumu
#define vfmul_vf_f32m2_tumu __riscv_vfmul_vf_f32m2_tumu
#define vfmul_vv_f32m4_tumu __riscv_vfmul_vv_f32m4_tumu
#define vfmul_vf_f32m4_tumu __riscv_vfmul_vf_f32m4_tumu
#define vfmul_vv_f32m8_tumu __riscv_vfmul_vv_f32m8_tumu
#define vfmul_vf_f32m8_tumu __riscv_vfmul_vf_f32m8_tumu
#define vfmul_vv_f64m1_tumu __riscv_vfmul_vv_f64m1_tumu
#define vfmul_vf_f64m1_tumu __riscv_vfmul_vf_f64m1_tumu
#define vfmul_vv_f64m2_tumu __riscv_vfmul_vv_f64m2_tumu
#define vfmul_vf_f64m2_tumu __riscv_vfmul_vf_f64m2_tumu
#define vfmul_vv_f64m4_tumu __riscv_vfmul_vv_f64m4_tumu
#define vfmul_vf_f64m4_tumu __riscv_vfmul_vf_f64m4_tumu
#define vfmul_vv_f64m8_tumu __riscv_vfmul_vv_f64m8_tumu
#define vfmul_vf_f64m8_tumu __riscv_vfmul_vf_f64m8_tumu
#define vfdiv_vv_f16mf4_tumu __riscv_vfdiv_vv_f16mf4_tumu
#define vfdiv_vf_f16mf4_tumu __riscv_vfdiv_vf_f16mf4_tumu
#define vfdiv_vv_f16mf2_tumu __riscv_vfdiv_vv_f16mf2_tumu
#define vfdiv_vf_f16mf2_tumu __riscv_vfdiv_vf_f16mf2_tumu
#define vfdiv_vv_f16m1_tumu __riscv_vfdiv_vv_f16m1_tumu
#define vfdiv_vf_f16m1_tumu __riscv_vfdiv_vf_f16m1_tumu
#define vfdiv_vv_f16m2_tumu __riscv_vfdiv_vv_f16m2_tumu
#define vfdiv_vf_f16m2_tumu __riscv_vfdiv_vf_f16m2_tumu
#define vfdiv_vv_f16m4_tumu __riscv_vfdiv_vv_f16m4_tumu
#define vfdiv_vf_f16m4_tumu __riscv_vfdiv_vf_f16m4_tumu
#define vfdiv_vv_f16m8_tumu __riscv_vfdiv_vv_f16m8_tumu
#define vfdiv_vf_f16m8_tumu __riscv_vfdiv_vf_f16m8_tumu
#define vfdiv_vv_f32mf2_tumu __riscv_vfdiv_vv_f32mf2_tumu
#define vfdiv_vf_f32mf2_tumu __riscv_vfdiv_vf_f32mf2_tumu
#define vfdiv_vv_f32m1_tumu __riscv_vfdiv_vv_f32m1_tumu
#define vfdiv_vf_f32m1_tumu __riscv_vfdiv_vf_f32m1_tumu
#define vfdiv_vv_f32m2_tumu __riscv_vfdiv_vv_f32m2_tumu
#define vfdiv_vf_f32m2_tumu __riscv_vfdiv_vf_f32m2_tumu
#define vfdiv_vv_f32m4_tumu __riscv_vfdiv_vv_f32m4_tumu
#define vfdiv_vf_f32m4_tumu __riscv_vfdiv_vf_f32m4_tumu
#define vfdiv_vv_f32m8_tumu __riscv_vfdiv_vv_f32m8_tumu
#define vfdiv_vf_f32m8_tumu __riscv_vfdiv_vf_f32m8_tumu
#define vfdiv_vv_f64m1_tumu __riscv_vfdiv_vv_f64m1_tumu
#define vfdiv_vf_f64m1_tumu __riscv_vfdiv_vf_f64m1_tumu
#define vfdiv_vv_f64m2_tumu __riscv_vfdiv_vv_f64m2_tumu
#define vfdiv_vf_f64m2_tumu __riscv_vfdiv_vf_f64m2_tumu
#define vfdiv_vv_f64m4_tumu __riscv_vfdiv_vv_f64m4_tumu
#define vfdiv_vf_f64m4_tumu __riscv_vfdiv_vf_f64m4_tumu
#define vfdiv_vv_f64m8_tumu __riscv_vfdiv_vv_f64m8_tumu
#define vfdiv_vf_f64m8_tumu __riscv_vfdiv_vf_f64m8_tumu
#define vfrdiv_vf_f16mf4_tumu __riscv_vfrdiv_vf_f16mf4_tumu
#define vfrdiv_vf_f16mf2_tumu __riscv_vfrdiv_vf_f16mf2_tumu
#define vfrdiv_vf_f16m1_tumu __riscv_vfrdiv_vf_f16m1_tumu
#define vfrdiv_vf_f16m2_tumu __riscv_vfrdiv_vf_f16m2_tumu
#define vfrdiv_vf_f16m4_tumu __riscv_vfrdiv_vf_f16m4_tumu
#define vfrdiv_vf_f16m8_tumu __riscv_vfrdiv_vf_f16m8_tumu
#define vfrdiv_vf_f32mf2_tumu __riscv_vfrdiv_vf_f32mf2_tumu
#define vfrdiv_vf_f32m1_tumu __riscv_vfrdiv_vf_f32m1_tumu
#define vfrdiv_vf_f32m2_tumu __riscv_vfrdiv_vf_f32m2_tumu
#define vfrdiv_vf_f32m4_tumu __riscv_vfrdiv_vf_f32m4_tumu
#define vfrdiv_vf_f32m8_tumu __riscv_vfrdiv_vf_f32m8_tumu
#define vfrdiv_vf_f64m1_tumu __riscv_vfrdiv_vf_f64m1_tumu
#define vfrdiv_vf_f64m2_tumu __riscv_vfrdiv_vf_f64m2_tumu
#define vfrdiv_vf_f64m4_tumu __riscv_vfrdiv_vf_f64m4_tumu
#define vfrdiv_vf_f64m8_tumu __riscv_vfrdiv_vf_f64m8_tumu
// masked functions
#define vfmul_vv_f16mf4_tama __riscv_vfmul_vv_f16mf4_m
#define vfmul_vf_f16mf4_tama __riscv_vfmul_vf_f16mf4_m
#define vfmul_vv_f16mf2_tama __riscv_vfmul_vv_f16mf2_m
#define vfmul_vf_f16mf2_tama __riscv_vfmul_vf_f16mf2_m
#define vfmul_vv_f16m1_tama __riscv_vfmul_vv_f16m1_m
#define vfmul_vf_f16m1_tama __riscv_vfmul_vf_f16m1_m
#define vfmul_vv_f16m2_tama __riscv_vfmul_vv_f16m2_m
#define vfmul_vf_f16m2_tama __riscv_vfmul_vf_f16m2_m
#define vfmul_vv_f16m4_tama __riscv_vfmul_vv_f16m4_m
#define vfmul_vf_f16m4_tama __riscv_vfmul_vf_f16m4_m
#define vfmul_vv_f16m8_tama __riscv_vfmul_vv_f16m8_m
#define vfmul_vf_f16m8_tama __riscv_vfmul_vf_f16m8_m
#define vfmul_vv_f32mf2_tama __riscv_vfmul_vv_f32mf2_m
#define vfmul_vf_f32mf2_tama __riscv_vfmul_vf_f32mf2_m
#define vfmul_vv_f32m1_tama __riscv_vfmul_vv_f32m1_m
#define vfmul_vf_f32m1_tama __riscv_vfmul_vf_f32m1_m
#define vfmul_vv_f32m2_tama __riscv_vfmul_vv_f32m2_m
#define vfmul_vf_f32m2_tama __riscv_vfmul_vf_f32m2_m
#define vfmul_vv_f32m4_tama __riscv_vfmul_vv_f32m4_m
#define vfmul_vf_f32m4_tama __riscv_vfmul_vf_f32m4_m
#define vfmul_vv_f32m8_tama __riscv_vfmul_vv_f32m8_m
#define vfmul_vf_f32m8_tama __riscv_vfmul_vf_f32m8_m
#define vfmul_vv_f64m1_tama __riscv_vfmul_vv_f64m1_m
#define vfmul_vf_f64m1_tama __riscv_vfmul_vf_f64m1_m
#define vfmul_vv_f64m2_tama __riscv_vfmul_vv_f64m2_m
#define vfmul_vf_f64m2_tama __riscv_vfmul_vf_f64m2_m
#define vfmul_vv_f64m4_tama __riscv_vfmul_vv_f64m4_m
#define vfmul_vf_f64m4_tama __riscv_vfmul_vf_f64m4_m
#define vfmul_vv_f64m8_tama __riscv_vfmul_vv_f64m8_m
#define vfmul_vf_f64m8_tama __riscv_vfmul_vf_f64m8_m
#define vfdiv_vv_f16mf4_tama __riscv_vfdiv_vv_f16mf4_m
#define vfdiv_vf_f16mf4_tama __riscv_vfdiv_vf_f16mf4_m
#define vfdiv_vv_f16mf2_tama __riscv_vfdiv_vv_f16mf2_m
#define vfdiv_vf_f16mf2_tama __riscv_vfdiv_vf_f16mf2_m
#define vfdiv_vv_f16m1_tama __riscv_vfdiv_vv_f16m1_m
#define vfdiv_vf_f16m1_tama __riscv_vfdiv_vf_f16m1_m
#define vfdiv_vv_f16m2_tama __riscv_vfdiv_vv_f16m2_m
#define vfdiv_vf_f16m2_tama __riscv_vfdiv_vf_f16m2_m
#define vfdiv_vv_f16m4_tama __riscv_vfdiv_vv_f16m4_m
#define vfdiv_vf_f16m4_tama __riscv_vfdiv_vf_f16m4_m
#define vfdiv_vv_f16m8_tama __riscv_vfdiv_vv_f16m8_m
#define vfdiv_vf_f16m8_tama __riscv_vfdiv_vf_f16m8_m
#define vfdiv_vv_f32mf2_tama __riscv_vfdiv_vv_f32mf2_m
#define vfdiv_vf_f32mf2_tama __riscv_vfdiv_vf_f32mf2_m
#define vfdiv_vv_f32m1_tama __riscv_vfdiv_vv_f32m1_m
#define vfdiv_vf_f32m1_tama __riscv_vfdiv_vf_f32m1_m
#define vfdiv_vv_f32m2_tama __riscv_vfdiv_vv_f32m2_m
#define vfdiv_vf_f32m2_tama __riscv_vfdiv_vf_f32m2_m
#define vfdiv_vv_f32m4_tama __riscv_vfdiv_vv_f32m4_m
#define vfdiv_vf_f32m4_tama __riscv_vfdiv_vf_f32m4_m
#define vfdiv_vv_f32m8_tama __riscv_vfdiv_vv_f32m8_m
#define vfdiv_vf_f32m8_tama __riscv_vfdiv_vf_f32m8_m
#define vfdiv_vv_f64m1_tama __riscv_vfdiv_vv_f64m1_m
#define vfdiv_vf_f64m1_tama __riscv_vfdiv_vf_f64m1_m
#define vfdiv_vv_f64m2_tama __riscv_vfdiv_vv_f64m2_m
#define vfdiv_vf_f64m2_tama __riscv_vfdiv_vf_f64m2_m
#define vfdiv_vv_f64m4_tama __riscv_vfdiv_vv_f64m4_m
#define vfdiv_vf_f64m4_tama __riscv_vfdiv_vf_f64m4_m
#define vfdiv_vv_f64m8_tama __riscv_vfdiv_vv_f64m8_m
#define vfdiv_vf_f64m8_tama __riscv_vfdiv_vf_f64m8_m
#define vfrdiv_vf_f16mf4_tama __riscv_vfrdiv_vf_f16mf4_m
#define vfrdiv_vf_f16mf2_tama __riscv_vfrdiv_vf_f16mf2_m
#define vfrdiv_vf_f16m1_tama __riscv_vfrdiv_vf_f16m1_m
#define vfrdiv_vf_f16m2_tama __riscv_vfrdiv_vf_f16m2_m
#define vfrdiv_vf_f16m4_tama __riscv_vfrdiv_vf_f16m4_m
#define vfrdiv_vf_f16m8_tama __riscv_vfrdiv_vf_f16m8_m
#define vfrdiv_vf_f32mf2_tama __riscv_vfrdiv_vf_f32mf2_m
#define vfrdiv_vf_f32m1_tama __riscv_vfrdiv_vf_f32m1_m
#define vfrdiv_vf_f32m2_tama __riscv_vfrdiv_vf_f32m2_m
#define vfrdiv_vf_f32m4_tama __riscv_vfrdiv_vf_f32m4_m
#define vfrdiv_vf_f32m8_tama __riscv_vfrdiv_vf_f32m8_m
#define vfrdiv_vf_f64m1_tama __riscv_vfrdiv_vf_f64m1_m
#define vfrdiv_vf_f64m2_tama __riscv_vfrdiv_vf_f64m2_m
#define vfrdiv_vf_f64m4_tama __riscv_vfrdiv_vf_f64m4_m
#define vfrdiv_vf_f64m8_tama __riscv_vfrdiv_vf_f64m8_m
// masked functions
#define vfmul_vv_f16mf4_tamu __riscv_vfmul_vv_f16mf4_mu
#define vfmul_vf_f16mf4_tamu __riscv_vfmul_vf_f16mf4_mu
#define vfmul_vv_f16mf2_tamu __riscv_vfmul_vv_f16mf2_mu
#define vfmul_vf_f16mf2_tamu __riscv_vfmul_vf_f16mf2_mu
#define vfmul_vv_f16m1_tamu __riscv_vfmul_vv_f16m1_mu
#define vfmul_vf_f16m1_tamu __riscv_vfmul_vf_f16m1_mu
#define vfmul_vv_f16m2_tamu __riscv_vfmul_vv_f16m2_mu
#define vfmul_vf_f16m2_tamu __riscv_vfmul_vf_f16m2_mu
#define vfmul_vv_f16m4_tamu __riscv_vfmul_vv_f16m4_mu
#define vfmul_vf_f16m4_tamu __riscv_vfmul_vf_f16m4_mu
#define vfmul_vv_f16m8_tamu __riscv_vfmul_vv_f16m8_mu
#define vfmul_vf_f16m8_tamu __riscv_vfmul_vf_f16m8_mu
#define vfmul_vv_f32mf2_tamu __riscv_vfmul_vv_f32mf2_mu
#define vfmul_vf_f32mf2_tamu __riscv_vfmul_vf_f32mf2_mu
#define vfmul_vv_f32m1_tamu __riscv_vfmul_vv_f32m1_mu
#define vfmul_vf_f32m1_tamu __riscv_vfmul_vf_f32m1_mu
#define vfmul_vv_f32m2_tamu __riscv_vfmul_vv_f32m2_mu
#define vfmul_vf_f32m2_tamu __riscv_vfmul_vf_f32m2_mu
#define vfmul_vv_f32m4_tamu __riscv_vfmul_vv_f32m4_mu
#define vfmul_vf_f32m4_tamu __riscv_vfmul_vf_f32m4_mu
#define vfmul_vv_f32m8_tamu __riscv_vfmul_vv_f32m8_mu
#define vfmul_vf_f32m8_tamu __riscv_vfmul_vf_f32m8_mu
#define vfmul_vv_f64m1_tamu __riscv_vfmul_vv_f64m1_mu
#define vfmul_vf_f64m1_tamu __riscv_vfmul_vf_f64m1_mu
#define vfmul_vv_f64m2_tamu __riscv_vfmul_vv_f64m2_mu
#define vfmul_vf_f64m2_tamu __riscv_vfmul_vf_f64m2_mu
#define vfmul_vv_f64m4_tamu __riscv_vfmul_vv_f64m4_mu
#define vfmul_vf_f64m4_tamu __riscv_vfmul_vf_f64m4_mu
#define vfmul_vv_f64m8_tamu __riscv_vfmul_vv_f64m8_mu
#define vfmul_vf_f64m8_tamu __riscv_vfmul_vf_f64m8_mu
#define vfdiv_vv_f16mf4_tamu __riscv_vfdiv_vv_f16mf4_mu
#define vfdiv_vf_f16mf4_tamu __riscv_vfdiv_vf_f16mf4_mu
#define vfdiv_vv_f16mf2_tamu __riscv_vfdiv_vv_f16mf2_mu
#define vfdiv_vf_f16mf2_tamu __riscv_vfdiv_vf_f16mf2_mu
#define vfdiv_vv_f16m1_tamu __riscv_vfdiv_vv_f16m1_mu
#define vfdiv_vf_f16m1_tamu __riscv_vfdiv_vf_f16m1_mu
#define vfdiv_vv_f16m2_tamu __riscv_vfdiv_vv_f16m2_mu
#define vfdiv_vf_f16m2_tamu __riscv_vfdiv_vf_f16m2_mu
#define vfdiv_vv_f16m4_tamu __riscv_vfdiv_vv_f16m4_mu
#define vfdiv_vf_f16m4_tamu __riscv_vfdiv_vf_f16m4_mu
#define vfdiv_vv_f16m8_tamu __riscv_vfdiv_vv_f16m8_mu
#define vfdiv_vf_f16m8_tamu __riscv_vfdiv_vf_f16m8_mu
#define vfdiv_vv_f32mf2_tamu __riscv_vfdiv_vv_f32mf2_mu
#define vfdiv_vf_f32mf2_tamu __riscv_vfdiv_vf_f32mf2_mu
#define vfdiv_vv_f32m1_tamu __riscv_vfdiv_vv_f32m1_mu
#define vfdiv_vf_f32m1_tamu __riscv_vfdiv_vf_f32m1_mu
#define vfdiv_vv_f32m2_tamu __riscv_vfdiv_vv_f32m2_mu
#define vfdiv_vf_f32m2_tamu __riscv_vfdiv_vf_f32m2_mu
#define vfdiv_vv_f32m4_tamu __riscv_vfdiv_vv_f32m4_mu
#define vfdiv_vf_f32m4_tamu __riscv_vfdiv_vf_f32m4_mu
#define vfdiv_vv_f32m8_tamu __riscv_vfdiv_vv_f32m8_mu
#define vfdiv_vf_f32m8_tamu __riscv_vfdiv_vf_f32m8_mu
#define vfdiv_vv_f64m1_tamu __riscv_vfdiv_vv_f64m1_mu
#define vfdiv_vf_f64m1_tamu __riscv_vfdiv_vf_f64m1_mu
#define vfdiv_vv_f64m2_tamu __riscv_vfdiv_vv_f64m2_mu
#define vfdiv_vf_f64m2_tamu __riscv_vfdiv_vf_f64m2_mu
#define vfdiv_vv_f64m4_tamu __riscv_vfdiv_vv_f64m4_mu
#define vfdiv_vf_f64m4_tamu __riscv_vfdiv_vf_f64m4_mu
#define vfdiv_vv_f64m8_tamu __riscv_vfdiv_vv_f64m8_mu
#define vfdiv_vf_f64m8_tamu __riscv_vfdiv_vf_f64m8_mu
#define vfrdiv_vf_f16mf4_tamu __riscv_vfrdiv_vf_f16mf4_mu
#define vfrdiv_vf_f16mf2_tamu __riscv_vfrdiv_vf_f16mf2_mu
#define vfrdiv_vf_f16m1_tamu __riscv_vfrdiv_vf_f16m1_mu
#define vfrdiv_vf_f16m2_tamu __riscv_vfrdiv_vf_f16m2_mu
#define vfrdiv_vf_f16m4_tamu __riscv_vfrdiv_vf_f16m4_mu
#define vfrdiv_vf_f16m8_tamu __riscv_vfrdiv_vf_f16m8_mu
#define vfrdiv_vf_f32mf2_tamu __riscv_vfrdiv_vf_f32mf2_mu
#define vfrdiv_vf_f32m1_tamu __riscv_vfrdiv_vf_f32m1_mu
#define vfrdiv_vf_f32m2_tamu __riscv_vfrdiv_vf_f32m2_mu
#define vfrdiv_vf_f32m4_tamu __riscv_vfrdiv_vf_f32m4_mu
#define vfrdiv_vf_f32m8_tamu __riscv_vfrdiv_vf_f32m8_mu
#define vfrdiv_vf_f64m1_tamu __riscv_vfrdiv_vf_f64m1_mu
#define vfrdiv_vf_f64m2_tamu __riscv_vfrdiv_vf_f64m2_mu
#define vfrdiv_vf_f64m4_tamu __riscv_vfrdiv_vf_f64m4_mu
#define vfrdiv_vf_f64m8_tamu __riscv_vfrdiv_vf_f64m8_mu
#define vfwmul_vv_f32mf2_tu __riscv_vfwmul_vv_f32mf2_tu
#define vfwmul_vf_f32mf2_tu __riscv_vfwmul_vf_f32mf2_tu
#define vfwmul_vv_f32m1_tu __riscv_vfwmul_vv_f32m1_tu
#define vfwmul_vf_f32m1_tu __riscv_vfwmul_vf_f32m1_tu
#define vfwmul_vv_f32m2_tu __riscv_vfwmul_vv_f32m2_tu
#define vfwmul_vf_f32m2_tu __riscv_vfwmul_vf_f32m2_tu
#define vfwmul_vv_f32m4_tu __riscv_vfwmul_vv_f32m4_tu
#define vfwmul_vf_f32m4_tu __riscv_vfwmul_vf_f32m4_tu
#define vfwmul_vv_f32m8_tu __riscv_vfwmul_vv_f32m8_tu
#define vfwmul_vf_f32m8_tu __riscv_vfwmul_vf_f32m8_tu
#define vfwmul_vv_f64m1_tu __riscv_vfwmul_vv_f64m1_tu
#define vfwmul_vf_f64m1_tu __riscv_vfwmul_vf_f64m1_tu
#define vfwmul_vv_f64m2_tu __riscv_vfwmul_vv_f64m2_tu
#define vfwmul_vf_f64m2_tu __riscv_vfwmul_vf_f64m2_tu
#define vfwmul_vv_f64m4_tu __riscv_vfwmul_vv_f64m4_tu
#define vfwmul_vf_f64m4_tu __riscv_vfwmul_vf_f64m4_tu
#define vfwmul_vv_f64m8_tu __riscv_vfwmul_vv_f64m8_tu
#define vfwmul_vf_f64m8_tu __riscv_vfwmul_vf_f64m8_tu
#define vfwmul_vv_f32mf2_ta __riscv_vfwmul_vv_f32mf2
#define vfwmul_vf_f32mf2_ta __riscv_vfwmul_vf_f32mf2
#define vfwmul_vv_f32m1_ta __riscv_vfwmul_vv_f32m1
#define vfwmul_vf_f32m1_ta __riscv_vfwmul_vf_f32m1
#define vfwmul_vv_f32m2_ta __riscv_vfwmul_vv_f32m2
#define vfwmul_vf_f32m2_ta __riscv_vfwmul_vf_f32m2
#define vfwmul_vv_f32m4_ta __riscv_vfwmul_vv_f32m4
#define vfwmul_vf_f32m4_ta __riscv_vfwmul_vf_f32m4
#define vfwmul_vv_f32m8_ta __riscv_vfwmul_vv_f32m8
#define vfwmul_vf_f32m8_ta __riscv_vfwmul_vf_f32m8
#define vfwmul_vv_f64m1_ta __riscv_vfwmul_vv_f64m1
#define vfwmul_vf_f64m1_ta __riscv_vfwmul_vf_f64m1
#define vfwmul_vv_f64m2_ta __riscv_vfwmul_vv_f64m2
#define vfwmul_vf_f64m2_ta __riscv_vfwmul_vf_f64m2
#define vfwmul_vv_f64m4_ta __riscv_vfwmul_vv_f64m4
#define vfwmul_vf_f64m4_ta __riscv_vfwmul_vf_f64m4
#define vfwmul_vv_f64m8_ta __riscv_vfwmul_vv_f64m8
#define vfwmul_vf_f64m8_ta __riscv_vfwmul_vf_f64m8
// masked functions
#define vfwmul_vv_f32mf2_tuma __riscv_vfwmul_vv_f32mf2_tum
#define vfwmul_vf_f32mf2_tuma __riscv_vfwmul_vf_f32mf2_tum
#define vfwmul_vv_f32m1_tuma __riscv_vfwmul_vv_f32m1_tum
#define vfwmul_vf_f32m1_tuma __riscv_vfwmul_vf_f32m1_tum
#define vfwmul_vv_f32m2_tuma __riscv_vfwmul_vv_f32m2_tum
#define vfwmul_vf_f32m2_tuma __riscv_vfwmul_vf_f32m2_tum
#define vfwmul_vv_f32m4_tuma __riscv_vfwmul_vv_f32m4_tum
#define vfwmul_vf_f32m4_tuma __riscv_vfwmul_vf_f32m4_tum
#define vfwmul_vv_f32m8_tuma __riscv_vfwmul_vv_f32m8_tum
#define vfwmul_vf_f32m8_tuma __riscv_vfwmul_vf_f32m8_tum
#define vfwmul_vv_f64m1_tuma __riscv_vfwmul_vv_f64m1_tum
#define vfwmul_vf_f64m1_tuma __riscv_vfwmul_vf_f64m1_tum
#define vfwmul_vv_f64m2_tuma __riscv_vfwmul_vv_f64m2_tum
#define vfwmul_vf_f64m2_tuma __riscv_vfwmul_vf_f64m2_tum
#define vfwmul_vv_f64m4_tuma __riscv_vfwmul_vv_f64m4_tum
#define vfwmul_vf_f64m4_tuma __riscv_vfwmul_vf_f64m4_tum
#define vfwmul_vv_f64m8_tuma __riscv_vfwmul_vv_f64m8_tum
#define vfwmul_vf_f64m8_tuma __riscv_vfwmul_vf_f64m8_tum
// masked functions
#define vfwmul_vv_f32mf2_tumu __riscv_vfwmul_vv_f32mf2_tumu
#define vfwmul_vf_f32mf2_tumu __riscv_vfwmul_vf_f32mf2_tumu
#define vfwmul_vv_f32m1_tumu __riscv_vfwmul_vv_f32m1_tumu
#define vfwmul_vf_f32m1_tumu __riscv_vfwmul_vf_f32m1_tumu
#define vfwmul_vv_f32m2_tumu __riscv_vfwmul_vv_f32m2_tumu
#define vfwmul_vf_f32m2_tumu __riscv_vfwmul_vf_f32m2_tumu
#define vfwmul_vv_f32m4_tumu __riscv_vfwmul_vv_f32m4_tumu
#define vfwmul_vf_f32m4_tumu __riscv_vfwmul_vf_f32m4_tumu
#define vfwmul_vv_f32m8_tumu __riscv_vfwmul_vv_f32m8_tumu
#define vfwmul_vf_f32m8_tumu __riscv_vfwmul_vf_f32m8_tumu
#define vfwmul_vv_f64m1_tumu __riscv_vfwmul_vv_f64m1_tumu
#define vfwmul_vf_f64m1_tumu __riscv_vfwmul_vf_f64m1_tumu
#define vfwmul_vv_f64m2_tumu __riscv_vfwmul_vv_f64m2_tumu
#define vfwmul_vf_f64m2_tumu __riscv_vfwmul_vf_f64m2_tumu
#define vfwmul_vv_f64m4_tumu __riscv_vfwmul_vv_f64m4_tumu
#define vfwmul_vf_f64m4_tumu __riscv_vfwmul_vf_f64m4_tumu
#define vfwmul_vv_f64m8_tumu __riscv_vfwmul_vv_f64m8_tumu
#define vfwmul_vf_f64m8_tumu __riscv_vfwmul_vf_f64m8_tumu
// masked functions
#define vfwmul_vv_f32mf2_tama __riscv_vfwmul_vv_f32mf2_m
#define vfwmul_vf_f32mf2_tama __riscv_vfwmul_vf_f32mf2_m
#define vfwmul_vv_f32m1_tama __riscv_vfwmul_vv_f32m1_m
#define vfwmul_vf_f32m1_tama __riscv_vfwmul_vf_f32m1_m
#define vfwmul_vv_f32m2_tama __riscv_vfwmul_vv_f32m2_m
#define vfwmul_vf_f32m2_tama __riscv_vfwmul_vf_f32m2_m
#define vfwmul_vv_f32m4_tama __riscv_vfwmul_vv_f32m4_m
#define vfwmul_vf_f32m4_tama __riscv_vfwmul_vf_f32m4_m
#define vfwmul_vv_f32m8_tama __riscv_vfwmul_vv_f32m8_m
#define vfwmul_vf_f32m8_tama __riscv_vfwmul_vf_f32m8_m
#define vfwmul_vv_f64m1_tama __riscv_vfwmul_vv_f64m1_m
#define vfwmul_vf_f64m1_tama __riscv_vfwmul_vf_f64m1_m
#define vfwmul_vv_f64m2_tama __riscv_vfwmul_vv_f64m2_m
#define vfwmul_vf_f64m2_tama __riscv_vfwmul_vf_f64m2_m
#define vfwmul_vv_f64m4_tama __riscv_vfwmul_vv_f64m4_m
#define vfwmul_vf_f64m4_tama __riscv_vfwmul_vf_f64m4_m
#define vfwmul_vv_f64m8_tama __riscv_vfwmul_vv_f64m8_m
#define vfwmul_vf_f64m8_tama __riscv_vfwmul_vf_f64m8_m
// masked functions
#define vfwmul_vv_f32mf2_tamu __riscv_vfwmul_vv_f32mf2_mu
#define vfwmul_vf_f32mf2_tamu __riscv_vfwmul_vf_f32mf2_mu
#define vfwmul_vv_f32m1_tamu __riscv_vfwmul_vv_f32m1_mu
#define vfwmul_vf_f32m1_tamu __riscv_vfwmul_vf_f32m1_mu
#define vfwmul_vv_f32m2_tamu __riscv_vfwmul_vv_f32m2_mu
#define vfwmul_vf_f32m2_tamu __riscv_vfwmul_vf_f32m2_mu
#define vfwmul_vv_f32m4_tamu __riscv_vfwmul_vv_f32m4_mu
#define vfwmul_vf_f32m4_tamu __riscv_vfwmul_vf_f32m4_mu
#define vfwmul_vv_f32m8_tamu __riscv_vfwmul_vv_f32m8_mu
#define vfwmul_vf_f32m8_tamu __riscv_vfwmul_vf_f32m8_mu
#define vfwmul_vv_f64m1_tamu __riscv_vfwmul_vv_f64m1_mu
#define vfwmul_vf_f64m1_tamu __riscv_vfwmul_vf_f64m1_mu
#define vfwmul_vv_f64m2_tamu __riscv_vfwmul_vv_f64m2_mu
#define vfwmul_vf_f64m2_tamu __riscv_vfwmul_vf_f64m2_mu
#define vfwmul_vv_f64m4_tamu __riscv_vfwmul_vv_f64m4_mu
#define vfwmul_vf_f64m4_tamu __riscv_vfwmul_vf_f64m4_mu
#define vfwmul_vv_f64m8_tamu __riscv_vfwmul_vv_f64m8_mu
#define vfwmul_vf_f64m8_tamu __riscv_vfwmul_vf_f64m8_mu
#define vfmacc_vv_f16mf4_tu __riscv_vfmacc_vv_f16mf4_tu
#define vfmacc_vf_f16mf4_tu __riscv_vfmacc_vf_f16mf4_tu
#define vfmacc_vv_f16mf2_tu __riscv_vfmacc_vv_f16mf2_tu
#define vfmacc_vf_f16mf2_tu __riscv_vfmacc_vf_f16mf2_tu
#define vfmacc_vv_f16m1_tu __riscv_vfmacc_vv_f16m1_tu
#define vfmacc_vf_f16m1_tu __riscv_vfmacc_vf_f16m1_tu
#define vfmacc_vv_f16m2_tu __riscv_vfmacc_vv_f16m2_tu
#define vfmacc_vf_f16m2_tu __riscv_vfmacc_vf_f16m2_tu
#define vfmacc_vv_f16m4_tu __riscv_vfmacc_vv_f16m4_tu
#define vfmacc_vf_f16m4_tu __riscv_vfmacc_vf_f16m4_tu
#define vfmacc_vv_f16m8_tu __riscv_vfmacc_vv_f16m8_tu
#define vfmacc_vf_f16m8_tu __riscv_vfmacc_vf_f16m8_tu
#define vfmacc_vv_f32mf2_tu __riscv_vfmacc_vv_f32mf2_tu
#define vfmacc_vf_f32mf2_tu __riscv_vfmacc_vf_f32mf2_tu
#define vfmacc_vv_f32m1_tu __riscv_vfmacc_vv_f32m1_tu
#define vfmacc_vf_f32m1_tu __riscv_vfmacc_vf_f32m1_tu
#define vfmacc_vv_f32m2_tu __riscv_vfmacc_vv_f32m2_tu
#define vfmacc_vf_f32m2_tu __riscv_vfmacc_vf_f32m2_tu
#define vfmacc_vv_f32m4_tu __riscv_vfmacc_vv_f32m4_tu
#define vfmacc_vf_f32m4_tu __riscv_vfmacc_vf_f32m4_tu
#define vfmacc_vv_f32m8_tu __riscv_vfmacc_vv_f32m8_tu
#define vfmacc_vf_f32m8_tu __riscv_vfmacc_vf_f32m8_tu
#define vfmacc_vv_f64m1_tu __riscv_vfmacc_vv_f64m1_tu
#define vfmacc_vf_f64m1_tu __riscv_vfmacc_vf_f64m1_tu
#define vfmacc_vv_f64m2_tu __riscv_vfmacc_vv_f64m2_tu
#define vfmacc_vf_f64m2_tu __riscv_vfmacc_vf_f64m2_tu
#define vfmacc_vv_f64m4_tu __riscv_vfmacc_vv_f64m4_tu
#define vfmacc_vf_f64m4_tu __riscv_vfmacc_vf_f64m4_tu
#define vfmacc_vv_f64m8_tu __riscv_vfmacc_vv_f64m8_tu
#define vfmacc_vf_f64m8_tu __riscv_vfmacc_vf_f64m8_tu
#define vfnmacc_vv_f16mf4_tu __riscv_vfnmacc_vv_f16mf4_tu
#define vfnmacc_vf_f16mf4_tu __riscv_vfnmacc_vf_f16mf4_tu
#define vfnmacc_vv_f16mf2_tu __riscv_vfnmacc_vv_f16mf2_tu
#define vfnmacc_vf_f16mf2_tu __riscv_vfnmacc_vf_f16mf2_tu
#define vfnmacc_vv_f16m1_tu __riscv_vfnmacc_vv_f16m1_tu
#define vfnmacc_vf_f16m1_tu __riscv_vfnmacc_vf_f16m1_tu
#define vfnmacc_vv_f16m2_tu __riscv_vfnmacc_vv_f16m2_tu
#define vfnmacc_vf_f16m2_tu __riscv_vfnmacc_vf_f16m2_tu
#define vfnmacc_vv_f16m4_tu __riscv_vfnmacc_vv_f16m4_tu
#define vfnmacc_vf_f16m4_tu __riscv_vfnmacc_vf_f16m4_tu
#define vfnmacc_vv_f16m8_tu __riscv_vfnmacc_vv_f16m8_tu
#define vfnmacc_vf_f16m8_tu __riscv_vfnmacc_vf_f16m8_tu
#define vfnmacc_vv_f32mf2_tu __riscv_vfnmacc_vv_f32mf2_tu
#define vfnmacc_vf_f32mf2_tu __riscv_vfnmacc_vf_f32mf2_tu
#define vfnmacc_vv_f32m1_tu __riscv_vfnmacc_vv_f32m1_tu
#define vfnmacc_vf_f32m1_tu __riscv_vfnmacc_vf_f32m1_tu
#define vfnmacc_vv_f32m2_tu __riscv_vfnmacc_vv_f32m2_tu
#define vfnmacc_vf_f32m2_tu __riscv_vfnmacc_vf_f32m2_tu
#define vfnmacc_vv_f32m4_tu __riscv_vfnmacc_vv_f32m4_tu
#define vfnmacc_vf_f32m4_tu __riscv_vfnmacc_vf_f32m4_tu
#define vfnmacc_vv_f32m8_tu __riscv_vfnmacc_vv_f32m8_tu
#define vfnmacc_vf_f32m8_tu __riscv_vfnmacc_vf_f32m8_tu
#define vfnmacc_vv_f64m1_tu __riscv_vfnmacc_vv_f64m1_tu
#define vfnmacc_vf_f64m1_tu __riscv_vfnmacc_vf_f64m1_tu
#define vfnmacc_vv_f64m2_tu __riscv_vfnmacc_vv_f64m2_tu
#define vfnmacc_vf_f64m2_tu __riscv_vfnmacc_vf_f64m2_tu
#define vfnmacc_vv_f64m4_tu __riscv_vfnmacc_vv_f64m4_tu
#define vfnmacc_vf_f64m4_tu __riscv_vfnmacc_vf_f64m4_tu
#define vfnmacc_vv_f64m8_tu __riscv_vfnmacc_vv_f64m8_tu
#define vfnmacc_vf_f64m8_tu __riscv_vfnmacc_vf_f64m8_tu
#define vfmsac_vv_f16mf4_tu __riscv_vfmsac_vv_f16mf4_tu
#define vfmsac_vf_f16mf4_tu __riscv_vfmsac_vf_f16mf4_tu
#define vfmsac_vv_f16mf2_tu __riscv_vfmsac_vv_f16mf2_tu
#define vfmsac_vf_f16mf2_tu __riscv_vfmsac_vf_f16mf2_tu
#define vfmsac_vv_f16m1_tu __riscv_vfmsac_vv_f16m1_tu
#define vfmsac_vf_f16m1_tu __riscv_vfmsac_vf_f16m1_tu
#define vfmsac_vv_f16m2_tu __riscv_vfmsac_vv_f16m2_tu
#define vfmsac_vf_f16m2_tu __riscv_vfmsac_vf_f16m2_tu
#define vfmsac_vv_f16m4_tu __riscv_vfmsac_vv_f16m4_tu
#define vfmsac_vf_f16m4_tu __riscv_vfmsac_vf_f16m4_tu
#define vfmsac_vv_f16m8_tu __riscv_vfmsac_vv_f16m8_tu
#define vfmsac_vf_f16m8_tu __riscv_vfmsac_vf_f16m8_tu
#define vfmsac_vv_f32mf2_tu __riscv_vfmsac_vv_f32mf2_tu
#define vfmsac_vf_f32mf2_tu __riscv_vfmsac_vf_f32mf2_tu
#define vfmsac_vv_f32m1_tu __riscv_vfmsac_vv_f32m1_tu
#define vfmsac_vf_f32m1_tu __riscv_vfmsac_vf_f32m1_tu
#define vfmsac_vv_f32m2_tu __riscv_vfmsac_vv_f32m2_tu
#define vfmsac_vf_f32m2_tu __riscv_vfmsac_vf_f32m2_tu
#define vfmsac_vv_f32m4_tu __riscv_vfmsac_vv_f32m4_tu
#define vfmsac_vf_f32m4_tu __riscv_vfmsac_vf_f32m4_tu
#define vfmsac_vv_f32m8_tu __riscv_vfmsac_vv_f32m8_tu
#define vfmsac_vf_f32m8_tu __riscv_vfmsac_vf_f32m8_tu
#define vfmsac_vv_f64m1_tu __riscv_vfmsac_vv_f64m1_tu
#define vfmsac_vf_f64m1_tu __riscv_vfmsac_vf_f64m1_tu
#define vfmsac_vv_f64m2_tu __riscv_vfmsac_vv_f64m2_tu
#define vfmsac_vf_f64m2_tu __riscv_vfmsac_vf_f64m2_tu
#define vfmsac_vv_f64m4_tu __riscv_vfmsac_vv_f64m4_tu
#define vfmsac_vf_f64m4_tu __riscv_vfmsac_vf_f64m4_tu
#define vfmsac_vv_f64m8_tu __riscv_vfmsac_vv_f64m8_tu
#define vfmsac_vf_f64m8_tu __riscv_vfmsac_vf_f64m8_tu
#define vfnmsac_vv_f16mf4_tu __riscv_vfnmsac_vv_f16mf4_tu
#define vfnmsac_vf_f16mf4_tu __riscv_vfnmsac_vf_f16mf4_tu
#define vfnmsac_vv_f16mf2_tu __riscv_vfnmsac_vv_f16mf2_tu
#define vfnmsac_vf_f16mf2_tu __riscv_vfnmsac_vf_f16mf2_tu
#define vfnmsac_vv_f16m1_tu __riscv_vfnmsac_vv_f16m1_tu
#define vfnmsac_vf_f16m1_tu __riscv_vfnmsac_vf_f16m1_tu
#define vfnmsac_vv_f16m2_tu __riscv_vfnmsac_vv_f16m2_tu
#define vfnmsac_vf_f16m2_tu __riscv_vfnmsac_vf_f16m2_tu
#define vfnmsac_vv_f16m4_tu __riscv_vfnmsac_vv_f16m4_tu
#define vfnmsac_vf_f16m4_tu __riscv_vfnmsac_vf_f16m4_tu
#define vfnmsac_vv_f16m8_tu __riscv_vfnmsac_vv_f16m8_tu
#define vfnmsac_vf_f16m8_tu __riscv_vfnmsac_vf_f16m8_tu
#define vfnmsac_vv_f32mf2_tu __riscv_vfnmsac_vv_f32mf2_tu
#define vfnmsac_vf_f32mf2_tu __riscv_vfnmsac_vf_f32mf2_tu
#define vfnmsac_vv_f32m1_tu __riscv_vfnmsac_vv_f32m1_tu
#define vfnmsac_vf_f32m1_tu __riscv_vfnmsac_vf_f32m1_tu
#define vfnmsac_vv_f32m2_tu __riscv_vfnmsac_vv_f32m2_tu
#define vfnmsac_vf_f32m2_tu __riscv_vfnmsac_vf_f32m2_tu
#define vfnmsac_vv_f32m4_tu __riscv_vfnmsac_vv_f32m4_tu
#define vfnmsac_vf_f32m4_tu __riscv_vfnmsac_vf_f32m4_tu
#define vfnmsac_vv_f32m8_tu __riscv_vfnmsac_vv_f32m8_tu
#define vfnmsac_vf_f32m8_tu __riscv_vfnmsac_vf_f32m8_tu
#define vfnmsac_vv_f64m1_tu __riscv_vfnmsac_vv_f64m1_tu
#define vfnmsac_vf_f64m1_tu __riscv_vfnmsac_vf_f64m1_tu
#define vfnmsac_vv_f64m2_tu __riscv_vfnmsac_vv_f64m2_tu
#define vfnmsac_vf_f64m2_tu __riscv_vfnmsac_vf_f64m2_tu
#define vfnmsac_vv_f64m4_tu __riscv_vfnmsac_vv_f64m4_tu
#define vfnmsac_vf_f64m4_tu __riscv_vfnmsac_vf_f64m4_tu
#define vfnmsac_vv_f64m8_tu __riscv_vfnmsac_vv_f64m8_tu
#define vfnmsac_vf_f64m8_tu __riscv_vfnmsac_vf_f64m8_tu
#define vfmadd_vv_f16mf4_tu __riscv_vfmadd_vv_f16mf4_tu
#define vfmadd_vf_f16mf4_tu __riscv_vfmadd_vf_f16mf4_tu
#define vfmadd_vv_f16mf2_tu __riscv_vfmadd_vv_f16mf2_tu
#define vfmadd_vf_f16mf2_tu __riscv_vfmadd_vf_f16mf2_tu
#define vfmadd_vv_f16m1_tu __riscv_vfmadd_vv_f16m1_tu
#define vfmadd_vf_f16m1_tu __riscv_vfmadd_vf_f16m1_tu
#define vfmadd_vv_f16m2_tu __riscv_vfmadd_vv_f16m2_tu
#define vfmadd_vf_f16m2_tu __riscv_vfmadd_vf_f16m2_tu
#define vfmadd_vv_f16m4_tu __riscv_vfmadd_vv_f16m4_tu
#define vfmadd_vf_f16m4_tu __riscv_vfmadd_vf_f16m4_tu
#define vfmadd_vv_f16m8_tu __riscv_vfmadd_vv_f16m8_tu
#define vfmadd_vf_f16m8_tu __riscv_vfmadd_vf_f16m8_tu
#define vfmadd_vv_f32mf2_tu __riscv_vfmadd_vv_f32mf2_tu
#define vfmadd_vf_f32mf2_tu __riscv_vfmadd_vf_f32mf2_tu
#define vfmadd_vv_f32m1_tu __riscv_vfmadd_vv_f32m1_tu
#define vfmadd_vf_f32m1_tu __riscv_vfmadd_vf_f32m1_tu
#define vfmadd_vv_f32m2_tu __riscv_vfmadd_vv_f32m2_tu
#define vfmadd_vf_f32m2_tu __riscv_vfmadd_vf_f32m2_tu
#define vfmadd_vv_f32m4_tu __riscv_vfmadd_vv_f32m4_tu
#define vfmadd_vf_f32m4_tu __riscv_vfmadd_vf_f32m4_tu
#define vfmadd_vv_f32m8_tu __riscv_vfmadd_vv_f32m8_tu
#define vfmadd_vf_f32m8_tu __riscv_vfmadd_vf_f32m8_tu
#define vfmadd_vv_f64m1_tu __riscv_vfmadd_vv_f64m1_tu
#define vfmadd_vf_f64m1_tu __riscv_vfmadd_vf_f64m1_tu
#define vfmadd_vv_f64m2_tu __riscv_vfmadd_vv_f64m2_tu
#define vfmadd_vf_f64m2_tu __riscv_vfmadd_vf_f64m2_tu
#define vfmadd_vv_f64m4_tu __riscv_vfmadd_vv_f64m4_tu
#define vfmadd_vf_f64m4_tu __riscv_vfmadd_vf_f64m4_tu
#define vfmadd_vv_f64m8_tu __riscv_vfmadd_vv_f64m8_tu
#define vfmadd_vf_f64m8_tu __riscv_vfmadd_vf_f64m8_tu
#define vfnmadd_vv_f16mf4_tu __riscv_vfnmadd_vv_f16mf4_tu
#define vfnmadd_vf_f16mf4_tu __riscv_vfnmadd_vf_f16mf4_tu
#define vfnmadd_vv_f16mf2_tu __riscv_vfnmadd_vv_f16mf2_tu
#define vfnmadd_vf_f16mf2_tu __riscv_vfnmadd_vf_f16mf2_tu
#define vfnmadd_vv_f16m1_tu __riscv_vfnmadd_vv_f16m1_tu
#define vfnmadd_vf_f16m1_tu __riscv_vfnmadd_vf_f16m1_tu
#define vfnmadd_vv_f16m2_tu __riscv_vfnmadd_vv_f16m2_tu
#define vfnmadd_vf_f16m2_tu __riscv_vfnmadd_vf_f16m2_tu
#define vfnmadd_vv_f16m4_tu __riscv_vfnmadd_vv_f16m4_tu
#define vfnmadd_vf_f16m4_tu __riscv_vfnmadd_vf_f16m4_tu
#define vfnmadd_vv_f16m8_tu __riscv_vfnmadd_vv_f16m8_tu
#define vfnmadd_vf_f16m8_tu __riscv_vfnmadd_vf_f16m8_tu
#define vfnmadd_vv_f32mf2_tu __riscv_vfnmadd_vv_f32mf2_tu
#define vfnmadd_vf_f32mf2_tu __riscv_vfnmadd_vf_f32mf2_tu
#define vfnmadd_vv_f32m1_tu __riscv_vfnmadd_vv_f32m1_tu
#define vfnmadd_vf_f32m1_tu __riscv_vfnmadd_vf_f32m1_tu
#define vfnmadd_vv_f32m2_tu __riscv_vfnmadd_vv_f32m2_tu
#define vfnmadd_vf_f32m2_tu __riscv_vfnmadd_vf_f32m2_tu
#define vfnmadd_vv_f32m4_tu __riscv_vfnmadd_vv_f32m4_tu
#define vfnmadd_vf_f32m4_tu __riscv_vfnmadd_vf_f32m4_tu
#define vfnmadd_vv_f32m8_tu __riscv_vfnmadd_vv_f32m8_tu
#define vfnmadd_vf_f32m8_tu __riscv_vfnmadd_vf_f32m8_tu
#define vfnmadd_vv_f64m1_tu __riscv_vfnmadd_vv_f64m1_tu
#define vfnmadd_vf_f64m1_tu __riscv_vfnmadd_vf_f64m1_tu
#define vfnmadd_vv_f64m2_tu __riscv_vfnmadd_vv_f64m2_tu
#define vfnmadd_vf_f64m2_tu __riscv_vfnmadd_vf_f64m2_tu
#define vfnmadd_vv_f64m4_tu __riscv_vfnmadd_vv_f64m4_tu
#define vfnmadd_vf_f64m4_tu __riscv_vfnmadd_vf_f64m4_tu
#define vfnmadd_vv_f64m8_tu __riscv_vfnmadd_vv_f64m8_tu
#define vfnmadd_vf_f64m8_tu __riscv_vfnmadd_vf_f64m8_tu
#define vfmsub_vv_f16mf4_tu __riscv_vfmsub_vv_f16mf4_tu
#define vfmsub_vf_f16mf4_tu __riscv_vfmsub_vf_f16mf4_tu
#define vfmsub_vv_f16mf2_tu __riscv_vfmsub_vv_f16mf2_tu
#define vfmsub_vf_f16mf2_tu __riscv_vfmsub_vf_f16mf2_tu
#define vfmsub_vv_f16m1_tu __riscv_vfmsub_vv_f16m1_tu
#define vfmsub_vf_f16m1_tu __riscv_vfmsub_vf_f16m1_tu
#define vfmsub_vv_f16m2_tu __riscv_vfmsub_vv_f16m2_tu
#define vfmsub_vf_f16m2_tu __riscv_vfmsub_vf_f16m2_tu
#define vfmsub_vv_f16m4_tu __riscv_vfmsub_vv_f16m4_tu
#define vfmsub_vf_f16m4_tu __riscv_vfmsub_vf_f16m4_tu
#define vfmsub_vv_f16m8_tu __riscv_vfmsub_vv_f16m8_tu
#define vfmsub_vf_f16m8_tu __riscv_vfmsub_vf_f16m8_tu
#define vfmsub_vv_f32mf2_tu __riscv_vfmsub_vv_f32mf2_tu
#define vfmsub_vf_f32mf2_tu __riscv_vfmsub_vf_f32mf2_tu
#define vfmsub_vv_f32m1_tu __riscv_vfmsub_vv_f32m1_tu
#define vfmsub_vf_f32m1_tu __riscv_vfmsub_vf_f32m1_tu
#define vfmsub_vv_f32m2_tu __riscv_vfmsub_vv_f32m2_tu
#define vfmsub_vf_f32m2_tu __riscv_vfmsub_vf_f32m2_tu
#define vfmsub_vv_f32m4_tu __riscv_vfmsub_vv_f32m4_tu
#define vfmsub_vf_f32m4_tu __riscv_vfmsub_vf_f32m4_tu
#define vfmsub_vv_f32m8_tu __riscv_vfmsub_vv_f32m8_tu
#define vfmsub_vf_f32m8_tu __riscv_vfmsub_vf_f32m8_tu
#define vfmsub_vv_f64m1_tu __riscv_vfmsub_vv_f64m1_tu
#define vfmsub_vf_f64m1_tu __riscv_vfmsub_vf_f64m1_tu
#define vfmsub_vv_f64m2_tu __riscv_vfmsub_vv_f64m2_tu
#define vfmsub_vf_f64m2_tu __riscv_vfmsub_vf_f64m2_tu
#define vfmsub_vv_f64m4_tu __riscv_vfmsub_vv_f64m4_tu
#define vfmsub_vf_f64m4_tu __riscv_vfmsub_vf_f64m4_tu
#define vfmsub_vv_f64m8_tu __riscv_vfmsub_vv_f64m8_tu
#define vfmsub_vf_f64m8_tu __riscv_vfmsub_vf_f64m8_tu
#define vfnmsub_vv_f16mf4_tu __riscv_vfnmsub_vv_f16mf4_tu
#define vfnmsub_vf_f16mf4_tu __riscv_vfnmsub_vf_f16mf4_tu
#define vfnmsub_vv_f16mf2_tu __riscv_vfnmsub_vv_f16mf2_tu
#define vfnmsub_vf_f16mf2_tu __riscv_vfnmsub_vf_f16mf2_tu
#define vfnmsub_vv_f16m1_tu __riscv_vfnmsub_vv_f16m1_tu
#define vfnmsub_vf_f16m1_tu __riscv_vfnmsub_vf_f16m1_tu
#define vfnmsub_vv_f16m2_tu __riscv_vfnmsub_vv_f16m2_tu
#define vfnmsub_vf_f16m2_tu __riscv_vfnmsub_vf_f16m2_tu
#define vfnmsub_vv_f16m4_tu __riscv_vfnmsub_vv_f16m4_tu
#define vfnmsub_vf_f16m4_tu __riscv_vfnmsub_vf_f16m4_tu
#define vfnmsub_vv_f16m8_tu __riscv_vfnmsub_vv_f16m8_tu
#define vfnmsub_vf_f16m8_tu __riscv_vfnmsub_vf_f16m8_tu
#define vfnmsub_vv_f32mf2_tu __riscv_vfnmsub_vv_f32mf2_tu
#define vfnmsub_vf_f32mf2_tu __riscv_vfnmsub_vf_f32mf2_tu
#define vfnmsub_vv_f32m1_tu __riscv_vfnmsub_vv_f32m1_tu
#define vfnmsub_vf_f32m1_tu __riscv_vfnmsub_vf_f32m1_tu
#define vfnmsub_vv_f32m2_tu __riscv_vfnmsub_vv_f32m2_tu
#define vfnmsub_vf_f32m2_tu __riscv_vfnmsub_vf_f32m2_tu
#define vfnmsub_vv_f32m4_tu __riscv_vfnmsub_vv_f32m4_tu
#define vfnmsub_vf_f32m4_tu __riscv_vfnmsub_vf_f32m4_tu
#define vfnmsub_vv_f32m8_tu __riscv_vfnmsub_vv_f32m8_tu
#define vfnmsub_vf_f32m8_tu __riscv_vfnmsub_vf_f32m8_tu
#define vfnmsub_vv_f64m1_tu __riscv_vfnmsub_vv_f64m1_tu
#define vfnmsub_vf_f64m1_tu __riscv_vfnmsub_vf_f64m1_tu
#define vfnmsub_vv_f64m2_tu __riscv_vfnmsub_vv_f64m2_tu
#define vfnmsub_vf_f64m2_tu __riscv_vfnmsub_vf_f64m2_tu
#define vfnmsub_vv_f64m4_tu __riscv_vfnmsub_vv_f64m4_tu
#define vfnmsub_vf_f64m4_tu __riscv_vfnmsub_vf_f64m4_tu
#define vfnmsub_vv_f64m8_tu __riscv_vfnmsub_vv_f64m8_tu
#define vfnmsub_vf_f64m8_tu __riscv_vfnmsub_vf_f64m8_tu
#define vfmacc_vv_f16mf4_ta __riscv_vfmacc_vv_f16mf4
#define vfmacc_vf_f16mf4_ta __riscv_vfmacc_vf_f16mf4
#define vfmacc_vv_f16mf2_ta __riscv_vfmacc_vv_f16mf2
#define vfmacc_vf_f16mf2_ta __riscv_vfmacc_vf_f16mf2
#define vfmacc_vv_f16m1_ta __riscv_vfmacc_vv_f16m1
#define vfmacc_vf_f16m1_ta __riscv_vfmacc_vf_f16m1
#define vfmacc_vv_f16m2_ta __riscv_vfmacc_vv_f16m2
#define vfmacc_vf_f16m2_ta __riscv_vfmacc_vf_f16m2
#define vfmacc_vv_f16m4_ta __riscv_vfmacc_vv_f16m4
#define vfmacc_vf_f16m4_ta __riscv_vfmacc_vf_f16m4
#define vfmacc_vv_f16m8_ta __riscv_vfmacc_vv_f16m8
#define vfmacc_vf_f16m8_ta __riscv_vfmacc_vf_f16m8
#define vfmacc_vv_f32mf2_ta __riscv_vfmacc_vv_f32mf2
#define vfmacc_vf_f32mf2_ta __riscv_vfmacc_vf_f32mf2
#define vfmacc_vv_f32m1_ta __riscv_vfmacc_vv_f32m1
#define vfmacc_vf_f32m1_ta __riscv_vfmacc_vf_f32m1
#define vfmacc_vv_f32m2_ta __riscv_vfmacc_vv_f32m2
#define vfmacc_vf_f32m2_ta __riscv_vfmacc_vf_f32m2
#define vfmacc_vv_f32m4_ta __riscv_vfmacc_vv_f32m4
#define vfmacc_vf_f32m4_ta __riscv_vfmacc_vf_f32m4
#define vfmacc_vv_f32m8_ta __riscv_vfmacc_vv_f32m8
#define vfmacc_vf_f32m8_ta __riscv_vfmacc_vf_f32m8
#define vfmacc_vv_f64m1_ta __riscv_vfmacc_vv_f64m1
#define vfmacc_vf_f64m1_ta __riscv_vfmacc_vf_f64m1
#define vfmacc_vv_f64m2_ta __riscv_vfmacc_vv_f64m2
#define vfmacc_vf_f64m2_ta __riscv_vfmacc_vf_f64m2
#define vfmacc_vv_f64m4_ta __riscv_vfmacc_vv_f64m4
#define vfmacc_vf_f64m4_ta __riscv_vfmacc_vf_f64m4
#define vfmacc_vv_f64m8_ta __riscv_vfmacc_vv_f64m8
#define vfmacc_vf_f64m8_ta __riscv_vfmacc_vf_f64m8
#define vfnmacc_vv_f16mf4_ta __riscv_vfnmacc_vv_f16mf4
#define vfnmacc_vf_f16mf4_ta __riscv_vfnmacc_vf_f16mf4
#define vfnmacc_vv_f16mf2_ta __riscv_vfnmacc_vv_f16mf2
#define vfnmacc_vf_f16mf2_ta __riscv_vfnmacc_vf_f16mf2
#define vfnmacc_vv_f16m1_ta __riscv_vfnmacc_vv_f16m1
#define vfnmacc_vf_f16m1_ta __riscv_vfnmacc_vf_f16m1
#define vfnmacc_vv_f16m2_ta __riscv_vfnmacc_vv_f16m2
#define vfnmacc_vf_f16m2_ta __riscv_vfnmacc_vf_f16m2
#define vfnmacc_vv_f16m4_ta __riscv_vfnmacc_vv_f16m4
#define vfnmacc_vf_f16m4_ta __riscv_vfnmacc_vf_f16m4
#define vfnmacc_vv_f16m8_ta __riscv_vfnmacc_vv_f16m8
#define vfnmacc_vf_f16m8_ta __riscv_vfnmacc_vf_f16m8
#define vfnmacc_vv_f32mf2_ta __riscv_vfnmacc_vv_f32mf2
#define vfnmacc_vf_f32mf2_ta __riscv_vfnmacc_vf_f32mf2
#define vfnmacc_vv_f32m1_ta __riscv_vfnmacc_vv_f32m1
#define vfnmacc_vf_f32m1_ta __riscv_vfnmacc_vf_f32m1
#define vfnmacc_vv_f32m2_ta __riscv_vfnmacc_vv_f32m2
#define vfnmacc_vf_f32m2_ta __riscv_vfnmacc_vf_f32m2
#define vfnmacc_vv_f32m4_ta __riscv_vfnmacc_vv_f32m4
#define vfnmacc_vf_f32m4_ta __riscv_vfnmacc_vf_f32m4
#define vfnmacc_vv_f32m8_ta __riscv_vfnmacc_vv_f32m8
#define vfnmacc_vf_f32m8_ta __riscv_vfnmacc_vf_f32m8
#define vfnmacc_vv_f64m1_ta __riscv_vfnmacc_vv_f64m1
#define vfnmacc_vf_f64m1_ta __riscv_vfnmacc_vf_f64m1
#define vfnmacc_vv_f64m2_ta __riscv_vfnmacc_vv_f64m2
#define vfnmacc_vf_f64m2_ta __riscv_vfnmacc_vf_f64m2
#define vfnmacc_vv_f64m4_ta __riscv_vfnmacc_vv_f64m4
#define vfnmacc_vf_f64m4_ta __riscv_vfnmacc_vf_f64m4
#define vfnmacc_vv_f64m8_ta __riscv_vfnmacc_vv_f64m8
#define vfnmacc_vf_f64m8_ta __riscv_vfnmacc_vf_f64m8
#define vfmsac_vv_f16mf4_ta __riscv_vfmsac_vv_f16mf4
#define vfmsac_vf_f16mf4_ta __riscv_vfmsac_vf_f16mf4
#define vfmsac_vv_f16mf2_ta __riscv_vfmsac_vv_f16mf2
#define vfmsac_vf_f16mf2_ta __riscv_vfmsac_vf_f16mf2
#define vfmsac_vv_f16m1_ta __riscv_vfmsac_vv_f16m1
#define vfmsac_vf_f16m1_ta __riscv_vfmsac_vf_f16m1
#define vfmsac_vv_f16m2_ta __riscv_vfmsac_vv_f16m2
#define vfmsac_vf_f16m2_ta __riscv_vfmsac_vf_f16m2
#define vfmsac_vv_f16m4_ta __riscv_vfmsac_vv_f16m4
#define vfmsac_vf_f16m4_ta __riscv_vfmsac_vf_f16m4
#define vfmsac_vv_f16m8_ta __riscv_vfmsac_vv_f16m8
#define vfmsac_vf_f16m8_ta __riscv_vfmsac_vf_f16m8
#define vfmsac_vv_f32mf2_ta __riscv_vfmsac_vv_f32mf2
#define vfmsac_vf_f32mf2_ta __riscv_vfmsac_vf_f32mf2
#define vfmsac_vv_f32m1_ta __riscv_vfmsac_vv_f32m1
#define vfmsac_vf_f32m1_ta __riscv_vfmsac_vf_f32m1
#define vfmsac_vv_f32m2_ta __riscv_vfmsac_vv_f32m2
#define vfmsac_vf_f32m2_ta __riscv_vfmsac_vf_f32m2
#define vfmsac_vv_f32m4_ta __riscv_vfmsac_vv_f32m4
#define vfmsac_vf_f32m4_ta __riscv_vfmsac_vf_f32m4
#define vfmsac_vv_f32m8_ta __riscv_vfmsac_vv_f32m8
#define vfmsac_vf_f32m8_ta __riscv_vfmsac_vf_f32m8
#define vfmsac_vv_f64m1_ta __riscv_vfmsac_vv_f64m1
#define vfmsac_vf_f64m1_ta __riscv_vfmsac_vf_f64m1
#define vfmsac_vv_f64m2_ta __riscv_vfmsac_vv_f64m2
#define vfmsac_vf_f64m2_ta __riscv_vfmsac_vf_f64m2
#define vfmsac_vv_f64m4_ta __riscv_vfmsac_vv_f64m4
#define vfmsac_vf_f64m4_ta __riscv_vfmsac_vf_f64m4
#define vfmsac_vv_f64m8_ta __riscv_vfmsac_vv_f64m8
#define vfmsac_vf_f64m8_ta __riscv_vfmsac_vf_f64m8
#define vfnmsac_vv_f16mf4_ta __riscv_vfnmsac_vv_f16mf4
#define vfnmsac_vf_f16mf4_ta __riscv_vfnmsac_vf_f16mf4
#define vfnmsac_vv_f16mf2_ta __riscv_vfnmsac_vv_f16mf2
#define vfnmsac_vf_f16mf2_ta __riscv_vfnmsac_vf_f16mf2
#define vfnmsac_vv_f16m1_ta __riscv_vfnmsac_vv_f16m1
#define vfnmsac_vf_f16m1_ta __riscv_vfnmsac_vf_f16m1
#define vfnmsac_vv_f16m2_ta __riscv_vfnmsac_vv_f16m2
#define vfnmsac_vf_f16m2_ta __riscv_vfnmsac_vf_f16m2
#define vfnmsac_vv_f16m4_ta __riscv_vfnmsac_vv_f16m4
#define vfnmsac_vf_f16m4_ta __riscv_vfnmsac_vf_f16m4
#define vfnmsac_vv_f16m8_ta __riscv_vfnmsac_vv_f16m8
#define vfnmsac_vf_f16m8_ta __riscv_vfnmsac_vf_f16m8
#define vfnmsac_vv_f32mf2_ta __riscv_vfnmsac_vv_f32mf2
#define vfnmsac_vf_f32mf2_ta __riscv_vfnmsac_vf_f32mf2
#define vfnmsac_vv_f32m1_ta __riscv_vfnmsac_vv_f32m1
#define vfnmsac_vf_f32m1_ta __riscv_vfnmsac_vf_f32m1
#define vfnmsac_vv_f32m2_ta __riscv_vfnmsac_vv_f32m2
#define vfnmsac_vf_f32m2_ta __riscv_vfnmsac_vf_f32m2
#define vfnmsac_vv_f32m4_ta __riscv_vfnmsac_vv_f32m4
#define vfnmsac_vf_f32m4_ta __riscv_vfnmsac_vf_f32m4
#define vfnmsac_vv_f32m8_ta __riscv_vfnmsac_vv_f32m8
#define vfnmsac_vf_f32m8_ta __riscv_vfnmsac_vf_f32m8
#define vfnmsac_vv_f64m1_ta __riscv_vfnmsac_vv_f64m1
#define vfnmsac_vf_f64m1_ta __riscv_vfnmsac_vf_f64m1
#define vfnmsac_vv_f64m2_ta __riscv_vfnmsac_vv_f64m2
#define vfnmsac_vf_f64m2_ta __riscv_vfnmsac_vf_f64m2
#define vfnmsac_vv_f64m4_ta __riscv_vfnmsac_vv_f64m4
#define vfnmsac_vf_f64m4_ta __riscv_vfnmsac_vf_f64m4
#define vfnmsac_vv_f64m8_ta __riscv_vfnmsac_vv_f64m8
#define vfnmsac_vf_f64m8_ta __riscv_vfnmsac_vf_f64m8
#define vfmadd_vv_f16mf4_ta __riscv_vfmadd_vv_f16mf4
#define vfmadd_vf_f16mf4_ta __riscv_vfmadd_vf_f16mf4
#define vfmadd_vv_f16mf2_ta __riscv_vfmadd_vv_f16mf2
#define vfmadd_vf_f16mf2_ta __riscv_vfmadd_vf_f16mf2
#define vfmadd_vv_f16m1_ta __riscv_vfmadd_vv_f16m1
#define vfmadd_vf_f16m1_ta __riscv_vfmadd_vf_f16m1
#define vfmadd_vv_f16m2_ta __riscv_vfmadd_vv_f16m2
#define vfmadd_vf_f16m2_ta __riscv_vfmadd_vf_f16m2
#define vfmadd_vv_f16m4_ta __riscv_vfmadd_vv_f16m4
#define vfmadd_vf_f16m4_ta __riscv_vfmadd_vf_f16m4
#define vfmadd_vv_f16m8_ta __riscv_vfmadd_vv_f16m8
#define vfmadd_vf_f16m8_ta __riscv_vfmadd_vf_f16m8
#define vfmadd_vv_f32mf2_ta __riscv_vfmadd_vv_f32mf2
#define vfmadd_vf_f32mf2_ta __riscv_vfmadd_vf_f32mf2
#define vfmadd_vv_f32m1_ta __riscv_vfmadd_vv_f32m1
#define vfmadd_vf_f32m1_ta __riscv_vfmadd_vf_f32m1
#define vfmadd_vv_f32m2_ta __riscv_vfmadd_vv_f32m2
#define vfmadd_vf_f32m2_ta __riscv_vfmadd_vf_f32m2
#define vfmadd_vv_f32m4_ta __riscv_vfmadd_vv_f32m4
#define vfmadd_vf_f32m4_ta __riscv_vfmadd_vf_f32m4
#define vfmadd_vv_f32m8_ta __riscv_vfmadd_vv_f32m8
#define vfmadd_vf_f32m8_ta __riscv_vfmadd_vf_f32m8
#define vfmadd_vv_f64m1_ta __riscv_vfmadd_vv_f64m1
#define vfmadd_vf_f64m1_ta __riscv_vfmadd_vf_f64m1
#define vfmadd_vv_f64m2_ta __riscv_vfmadd_vv_f64m2
#define vfmadd_vf_f64m2_ta __riscv_vfmadd_vf_f64m2
#define vfmadd_vv_f64m4_ta __riscv_vfmadd_vv_f64m4
#define vfmadd_vf_f64m4_ta __riscv_vfmadd_vf_f64m4
#define vfmadd_vv_f64m8_ta __riscv_vfmadd_vv_f64m8
#define vfmadd_vf_f64m8_ta __riscv_vfmadd_vf_f64m8
#define vfnmadd_vv_f16mf4_ta __riscv_vfnmadd_vv_f16mf4
#define vfnmadd_vf_f16mf4_ta __riscv_vfnmadd_vf_f16mf4
#define vfnmadd_vv_f16mf2_ta __riscv_vfnmadd_vv_f16mf2
#define vfnmadd_vf_f16mf2_ta __riscv_vfnmadd_vf_f16mf2
#define vfnmadd_vv_f16m1_ta __riscv_vfnmadd_vv_f16m1
#define vfnmadd_vf_f16m1_ta __riscv_vfnmadd_vf_f16m1
#define vfnmadd_vv_f16m2_ta __riscv_vfnmadd_vv_f16m2
#define vfnmadd_vf_f16m2_ta __riscv_vfnmadd_vf_f16m2
#define vfnmadd_vv_f16m4_ta __riscv_vfnmadd_vv_f16m4
#define vfnmadd_vf_f16m4_ta __riscv_vfnmadd_vf_f16m4
#define vfnmadd_vv_f16m8_ta __riscv_vfnmadd_vv_f16m8
#define vfnmadd_vf_f16m8_ta __riscv_vfnmadd_vf_f16m8
#define vfnmadd_vv_f32mf2_ta __riscv_vfnmadd_vv_f32mf2
#define vfnmadd_vf_f32mf2_ta __riscv_vfnmadd_vf_f32mf2
#define vfnmadd_vv_f32m1_ta __riscv_vfnmadd_vv_f32m1
#define vfnmadd_vf_f32m1_ta __riscv_vfnmadd_vf_f32m1
#define vfnmadd_vv_f32m2_ta __riscv_vfnmadd_vv_f32m2
#define vfnmadd_vf_f32m2_ta __riscv_vfnmadd_vf_f32m2
#define vfnmadd_vv_f32m4_ta __riscv_vfnmadd_vv_f32m4
#define vfnmadd_vf_f32m4_ta __riscv_vfnmadd_vf_f32m4
#define vfnmadd_vv_f32m8_ta __riscv_vfnmadd_vv_f32m8
#define vfnmadd_vf_f32m8_ta __riscv_vfnmadd_vf_f32m8
#define vfnmadd_vv_f64m1_ta __riscv_vfnmadd_vv_f64m1
#define vfnmadd_vf_f64m1_ta __riscv_vfnmadd_vf_f64m1
#define vfnmadd_vv_f64m2_ta __riscv_vfnmadd_vv_f64m2
#define vfnmadd_vf_f64m2_ta __riscv_vfnmadd_vf_f64m2
#define vfnmadd_vv_f64m4_ta __riscv_vfnmadd_vv_f64m4
#define vfnmadd_vf_f64m4_ta __riscv_vfnmadd_vf_f64m4
#define vfnmadd_vv_f64m8_ta __riscv_vfnmadd_vv_f64m8
#define vfnmadd_vf_f64m8_ta __riscv_vfnmadd_vf_f64m8
#define vfmsub_vv_f16mf4_ta __riscv_vfmsub_vv_f16mf4
#define vfmsub_vf_f16mf4_ta __riscv_vfmsub_vf_f16mf4
#define vfmsub_vv_f16mf2_ta __riscv_vfmsub_vv_f16mf2
#define vfmsub_vf_f16mf2_ta __riscv_vfmsub_vf_f16mf2
#define vfmsub_vv_f16m1_ta __riscv_vfmsub_vv_f16m1
#define vfmsub_vf_f16m1_ta __riscv_vfmsub_vf_f16m1
#define vfmsub_vv_f16m2_ta __riscv_vfmsub_vv_f16m2
#define vfmsub_vf_f16m2_ta __riscv_vfmsub_vf_f16m2
#define vfmsub_vv_f16m4_ta __riscv_vfmsub_vv_f16m4
#define vfmsub_vf_f16m4_ta __riscv_vfmsub_vf_f16m4
#define vfmsub_vv_f16m8_ta __riscv_vfmsub_vv_f16m8
#define vfmsub_vf_f16m8_ta __riscv_vfmsub_vf_f16m8
#define vfmsub_vv_f32mf2_ta __riscv_vfmsub_vv_f32mf2
#define vfmsub_vf_f32mf2_ta __riscv_vfmsub_vf_f32mf2
#define vfmsub_vv_f32m1_ta __riscv_vfmsub_vv_f32m1
#define vfmsub_vf_f32m1_ta __riscv_vfmsub_vf_f32m1
#define vfmsub_vv_f32m2_ta __riscv_vfmsub_vv_f32m2
#define vfmsub_vf_f32m2_ta __riscv_vfmsub_vf_f32m2
#define vfmsub_vv_f32m4_ta __riscv_vfmsub_vv_f32m4
#define vfmsub_vf_f32m4_ta __riscv_vfmsub_vf_f32m4
#define vfmsub_vv_f32m8_ta __riscv_vfmsub_vv_f32m8
#define vfmsub_vf_f32m8_ta __riscv_vfmsub_vf_f32m8
#define vfmsub_vv_f64m1_ta __riscv_vfmsub_vv_f64m1
#define vfmsub_vf_f64m1_ta __riscv_vfmsub_vf_f64m1
#define vfmsub_vv_f64m2_ta __riscv_vfmsub_vv_f64m2
#define vfmsub_vf_f64m2_ta __riscv_vfmsub_vf_f64m2
#define vfmsub_vv_f64m4_ta __riscv_vfmsub_vv_f64m4
#define vfmsub_vf_f64m4_ta __riscv_vfmsub_vf_f64m4
#define vfmsub_vv_f64m8_ta __riscv_vfmsub_vv_f64m8
#define vfmsub_vf_f64m8_ta __riscv_vfmsub_vf_f64m8
#define vfnmsub_vv_f16mf4_ta __riscv_vfnmsub_vv_f16mf4
#define vfnmsub_vf_f16mf4_ta __riscv_vfnmsub_vf_f16mf4
#define vfnmsub_vv_f16mf2_ta __riscv_vfnmsub_vv_f16mf2
#define vfnmsub_vf_f16mf2_ta __riscv_vfnmsub_vf_f16mf2
#define vfnmsub_vv_f16m1_ta __riscv_vfnmsub_vv_f16m1
#define vfnmsub_vf_f16m1_ta __riscv_vfnmsub_vf_f16m1
#define vfnmsub_vv_f16m2_ta __riscv_vfnmsub_vv_f16m2
#define vfnmsub_vf_f16m2_ta __riscv_vfnmsub_vf_f16m2
#define vfnmsub_vv_f16m4_ta __riscv_vfnmsub_vv_f16m4
#define vfnmsub_vf_f16m4_ta __riscv_vfnmsub_vf_f16m4
#define vfnmsub_vv_f16m8_ta __riscv_vfnmsub_vv_f16m8
#define vfnmsub_vf_f16m8_ta __riscv_vfnmsub_vf_f16m8
#define vfnmsub_vv_f32mf2_ta __riscv_vfnmsub_vv_f32mf2
#define vfnmsub_vf_f32mf2_ta __riscv_vfnmsub_vf_f32mf2
#define vfnmsub_vv_f32m1_ta __riscv_vfnmsub_vv_f32m1
#define vfnmsub_vf_f32m1_ta __riscv_vfnmsub_vf_f32m1
#define vfnmsub_vv_f32m2_ta __riscv_vfnmsub_vv_f32m2
#define vfnmsub_vf_f32m2_ta __riscv_vfnmsub_vf_f32m2
#define vfnmsub_vv_f32m4_ta __riscv_vfnmsub_vv_f32m4
#define vfnmsub_vf_f32m4_ta __riscv_vfnmsub_vf_f32m4
#define vfnmsub_vv_f32m8_ta __riscv_vfnmsub_vv_f32m8
#define vfnmsub_vf_f32m8_ta __riscv_vfnmsub_vf_f32m8
#define vfnmsub_vv_f64m1_ta __riscv_vfnmsub_vv_f64m1
#define vfnmsub_vf_f64m1_ta __riscv_vfnmsub_vf_f64m1
#define vfnmsub_vv_f64m2_ta __riscv_vfnmsub_vv_f64m2
#define vfnmsub_vf_f64m2_ta __riscv_vfnmsub_vf_f64m2
#define vfnmsub_vv_f64m4_ta __riscv_vfnmsub_vv_f64m4
#define vfnmsub_vf_f64m4_ta __riscv_vfnmsub_vf_f64m4
#define vfnmsub_vv_f64m8_ta __riscv_vfnmsub_vv_f64m8
#define vfnmsub_vf_f64m8_ta __riscv_vfnmsub_vf_f64m8
// masked functions
#define vfmacc_vv_f16mf4_tuma __riscv_vfmacc_vv_f16mf4_tum
#define vfmacc_vf_f16mf4_tuma __riscv_vfmacc_vf_f16mf4_tum
#define vfmacc_vv_f16mf2_tuma __riscv_vfmacc_vv_f16mf2_tum
#define vfmacc_vf_f16mf2_tuma __riscv_vfmacc_vf_f16mf2_tum
#define vfmacc_vv_f16m1_tuma __riscv_vfmacc_vv_f16m1_tum
#define vfmacc_vf_f16m1_tuma __riscv_vfmacc_vf_f16m1_tum
#define vfmacc_vv_f16m2_tuma __riscv_vfmacc_vv_f16m2_tum
#define vfmacc_vf_f16m2_tuma __riscv_vfmacc_vf_f16m2_tum
#define vfmacc_vv_f16m4_tuma __riscv_vfmacc_vv_f16m4_tum
#define vfmacc_vf_f16m4_tuma __riscv_vfmacc_vf_f16m4_tum
#define vfmacc_vv_f16m8_tuma __riscv_vfmacc_vv_f16m8_tum
#define vfmacc_vf_f16m8_tuma __riscv_vfmacc_vf_f16m8_tum
#define vfmacc_vv_f32mf2_tuma __riscv_vfmacc_vv_f32mf2_tum
#define vfmacc_vf_f32mf2_tuma __riscv_vfmacc_vf_f32mf2_tum
#define vfmacc_vv_f32m1_tuma __riscv_vfmacc_vv_f32m1_tum
#define vfmacc_vf_f32m1_tuma __riscv_vfmacc_vf_f32m1_tum
#define vfmacc_vv_f32m2_tuma __riscv_vfmacc_vv_f32m2_tum
#define vfmacc_vf_f32m2_tuma __riscv_vfmacc_vf_f32m2_tum
#define vfmacc_vv_f32m4_tuma __riscv_vfmacc_vv_f32m4_tum
#define vfmacc_vf_f32m4_tuma __riscv_vfmacc_vf_f32m4_tum
#define vfmacc_vv_f32m8_tuma __riscv_vfmacc_vv_f32m8_tum
#define vfmacc_vf_f32m8_tuma __riscv_vfmacc_vf_f32m8_tum
#define vfmacc_vv_f64m1_tuma __riscv_vfmacc_vv_f64m1_tum
#define vfmacc_vf_f64m1_tuma __riscv_vfmacc_vf_f64m1_tum
#define vfmacc_vv_f64m2_tuma __riscv_vfmacc_vv_f64m2_tum
#define vfmacc_vf_f64m2_tuma __riscv_vfmacc_vf_f64m2_tum
#define vfmacc_vv_f64m4_tuma __riscv_vfmacc_vv_f64m4_tum
#define vfmacc_vf_f64m4_tuma __riscv_vfmacc_vf_f64m4_tum
#define vfmacc_vv_f64m8_tuma __riscv_vfmacc_vv_f64m8_tum
#define vfmacc_vf_f64m8_tuma __riscv_vfmacc_vf_f64m8_tum
#define vfnmacc_vv_f16mf4_tuma __riscv_vfnmacc_vv_f16mf4_tum
#define vfnmacc_vf_f16mf4_tuma __riscv_vfnmacc_vf_f16mf4_tum
#define vfnmacc_vv_f16mf2_tuma __riscv_vfnmacc_vv_f16mf2_tum
#define vfnmacc_vf_f16mf2_tuma __riscv_vfnmacc_vf_f16mf2_tum
#define vfnmacc_vv_f16m1_tuma __riscv_vfnmacc_vv_f16m1_tum
#define vfnmacc_vf_f16m1_tuma __riscv_vfnmacc_vf_f16m1_tum
#define vfnmacc_vv_f16m2_tuma __riscv_vfnmacc_vv_f16m2_tum
#define vfnmacc_vf_f16m2_tuma __riscv_vfnmacc_vf_f16m2_tum
#define vfnmacc_vv_f16m4_tuma __riscv_vfnmacc_vv_f16m4_tum
#define vfnmacc_vf_f16m4_tuma __riscv_vfnmacc_vf_f16m4_tum
#define vfnmacc_vv_f16m8_tuma __riscv_vfnmacc_vv_f16m8_tum
#define vfnmacc_vf_f16m8_tuma __riscv_vfnmacc_vf_f16m8_tum
#define vfnmacc_vv_f32mf2_tuma __riscv_vfnmacc_vv_f32mf2_tum
#define vfnmacc_vf_f32mf2_tuma __riscv_vfnmacc_vf_f32mf2_tum
#define vfnmacc_vv_f32m1_tuma __riscv_vfnmacc_vv_f32m1_tum
#define vfnmacc_vf_f32m1_tuma __riscv_vfnmacc_vf_f32m1_tum
#define vfnmacc_vv_f32m2_tuma __riscv_vfnmacc_vv_f32m2_tum
#define vfnmacc_vf_f32m2_tuma __riscv_vfnmacc_vf_f32m2_tum
#define vfnmacc_vv_f32m4_tuma __riscv_vfnmacc_vv_f32m4_tum
#define vfnmacc_vf_f32m4_tuma __riscv_vfnmacc_vf_f32m4_tum
#define vfnmacc_vv_f32m8_tuma __riscv_vfnmacc_vv_f32m8_tum
#define vfnmacc_vf_f32m8_tuma __riscv_vfnmacc_vf_f32m8_tum
#define vfnmacc_vv_f64m1_tuma __riscv_vfnmacc_vv_f64m1_tum
#define vfnmacc_vf_f64m1_tuma __riscv_vfnmacc_vf_f64m1_tum
#define vfnmacc_vv_f64m2_tuma __riscv_vfnmacc_vv_f64m2_tum
#define vfnmacc_vf_f64m2_tuma __riscv_vfnmacc_vf_f64m2_tum
#define vfnmacc_vv_f64m4_tuma __riscv_vfnmacc_vv_f64m4_tum
#define vfnmacc_vf_f64m4_tuma __riscv_vfnmacc_vf_f64m4_tum
#define vfnmacc_vv_f64m8_tuma __riscv_vfnmacc_vv_f64m8_tum
#define vfnmacc_vf_f64m8_tuma __riscv_vfnmacc_vf_f64m8_tum
#define vfmsac_vv_f16mf4_tuma __riscv_vfmsac_vv_f16mf4_tum
#define vfmsac_vf_f16mf4_tuma __riscv_vfmsac_vf_f16mf4_tum
#define vfmsac_vv_f16mf2_tuma __riscv_vfmsac_vv_f16mf2_tum
#define vfmsac_vf_f16mf2_tuma __riscv_vfmsac_vf_f16mf2_tum
#define vfmsac_vv_f16m1_tuma __riscv_vfmsac_vv_f16m1_tum
#define vfmsac_vf_f16m1_tuma __riscv_vfmsac_vf_f16m1_tum
#define vfmsac_vv_f16m2_tuma __riscv_vfmsac_vv_f16m2_tum
#define vfmsac_vf_f16m2_tuma __riscv_vfmsac_vf_f16m2_tum
#define vfmsac_vv_f16m4_tuma __riscv_vfmsac_vv_f16m4_tum
#define vfmsac_vf_f16m4_tuma __riscv_vfmsac_vf_f16m4_tum
#define vfmsac_vv_f16m8_tuma __riscv_vfmsac_vv_f16m8_tum
#define vfmsac_vf_f16m8_tuma __riscv_vfmsac_vf_f16m8_tum
#define vfmsac_vv_f32mf2_tuma __riscv_vfmsac_vv_f32mf2_tum
#define vfmsac_vf_f32mf2_tuma __riscv_vfmsac_vf_f32mf2_tum
#define vfmsac_vv_f32m1_tuma __riscv_vfmsac_vv_f32m1_tum
#define vfmsac_vf_f32m1_tuma __riscv_vfmsac_vf_f32m1_tum
#define vfmsac_vv_f32m2_tuma __riscv_vfmsac_vv_f32m2_tum
#define vfmsac_vf_f32m2_tuma __riscv_vfmsac_vf_f32m2_tum
#define vfmsac_vv_f32m4_tuma __riscv_vfmsac_vv_f32m4_tum
#define vfmsac_vf_f32m4_tuma __riscv_vfmsac_vf_f32m4_tum
#define vfmsac_vv_f32m8_tuma __riscv_vfmsac_vv_f32m8_tum
#define vfmsac_vf_f32m8_tuma __riscv_vfmsac_vf_f32m8_tum
#define vfmsac_vv_f64m1_tuma __riscv_vfmsac_vv_f64m1_tum
#define vfmsac_vf_f64m1_tuma __riscv_vfmsac_vf_f64m1_tum
#define vfmsac_vv_f64m2_tuma __riscv_vfmsac_vv_f64m2_tum
#define vfmsac_vf_f64m2_tuma __riscv_vfmsac_vf_f64m2_tum
#define vfmsac_vv_f64m4_tuma __riscv_vfmsac_vv_f64m4_tum
#define vfmsac_vf_f64m4_tuma __riscv_vfmsac_vf_f64m4_tum
#define vfmsac_vv_f64m8_tuma __riscv_vfmsac_vv_f64m8_tum
#define vfmsac_vf_f64m8_tuma __riscv_vfmsac_vf_f64m8_tum
#define vfnmsac_vv_f16mf4_tuma __riscv_vfnmsac_vv_f16mf4_tum
#define vfnmsac_vf_f16mf4_tuma __riscv_vfnmsac_vf_f16mf4_tum
#define vfnmsac_vv_f16mf2_tuma __riscv_vfnmsac_vv_f16mf2_tum
#define vfnmsac_vf_f16mf2_tuma __riscv_vfnmsac_vf_f16mf2_tum
#define vfnmsac_vv_f16m1_tuma __riscv_vfnmsac_vv_f16m1_tum
#define vfnmsac_vf_f16m1_tuma __riscv_vfnmsac_vf_f16m1_tum
#define vfnmsac_vv_f16m2_tuma __riscv_vfnmsac_vv_f16m2_tum
#define vfnmsac_vf_f16m2_tuma __riscv_vfnmsac_vf_f16m2_tum
#define vfnmsac_vv_f16m4_tuma __riscv_vfnmsac_vv_f16m4_tum
#define vfnmsac_vf_f16m4_tuma __riscv_vfnmsac_vf_f16m4_tum
#define vfnmsac_vv_f16m8_tuma __riscv_vfnmsac_vv_f16m8_tum
#define vfnmsac_vf_f16m8_tuma __riscv_vfnmsac_vf_f16m8_tum
#define vfnmsac_vv_f32mf2_tuma __riscv_vfnmsac_vv_f32mf2_tum
#define vfnmsac_vf_f32mf2_tuma __riscv_vfnmsac_vf_f32mf2_tum
#define vfnmsac_vv_f32m1_tuma __riscv_vfnmsac_vv_f32m1_tum
#define vfnmsac_vf_f32m1_tuma __riscv_vfnmsac_vf_f32m1_tum
#define vfnmsac_vv_f32m2_tuma __riscv_vfnmsac_vv_f32m2_tum
#define vfnmsac_vf_f32m2_tuma __riscv_vfnmsac_vf_f32m2_tum
#define vfnmsac_vv_f32m4_tuma __riscv_vfnmsac_vv_f32m4_tum
#define vfnmsac_vf_f32m4_tuma __riscv_vfnmsac_vf_f32m4_tum
#define vfnmsac_vv_f32m8_tuma __riscv_vfnmsac_vv_f32m8_tum
#define vfnmsac_vf_f32m8_tuma __riscv_vfnmsac_vf_f32m8_tum
#define vfnmsac_vv_f64m1_tuma __riscv_vfnmsac_vv_f64m1_tum
#define vfnmsac_vf_f64m1_tuma __riscv_vfnmsac_vf_f64m1_tum
#define vfnmsac_vv_f64m2_tuma __riscv_vfnmsac_vv_f64m2_tum
#define vfnmsac_vf_f64m2_tuma __riscv_vfnmsac_vf_f64m2_tum
#define vfnmsac_vv_f64m4_tuma __riscv_vfnmsac_vv_f64m4_tum
#define vfnmsac_vf_f64m4_tuma __riscv_vfnmsac_vf_f64m4_tum
#define vfnmsac_vv_f64m8_tuma __riscv_vfnmsac_vv_f64m8_tum
#define vfnmsac_vf_f64m8_tuma __riscv_vfnmsac_vf_f64m8_tum
#define vfmadd_vv_f16mf4_tuma __riscv_vfmadd_vv_f16mf4_tum
#define vfmadd_vf_f16mf4_tuma __riscv_vfmadd_vf_f16mf4_tum
#define vfmadd_vv_f16mf2_tuma __riscv_vfmadd_vv_f16mf2_tum
#define vfmadd_vf_f16mf2_tuma __riscv_vfmadd_vf_f16mf2_tum
#define vfmadd_vv_f16m1_tuma __riscv_vfmadd_vv_f16m1_tum
#define vfmadd_vf_f16m1_tuma __riscv_vfmadd_vf_f16m1_tum
#define vfmadd_vv_f16m2_tuma __riscv_vfmadd_vv_f16m2_tum
#define vfmadd_vf_f16m2_tuma __riscv_vfmadd_vf_f16m2_tum
#define vfmadd_vv_f16m4_tuma __riscv_vfmadd_vv_f16m4_tum
#define vfmadd_vf_f16m4_tuma __riscv_vfmadd_vf_f16m4_tum
#define vfmadd_vv_f16m8_tuma __riscv_vfmadd_vv_f16m8_tum
#define vfmadd_vf_f16m8_tuma __riscv_vfmadd_vf_f16m8_tum
#define vfmadd_vv_f32mf2_tuma __riscv_vfmadd_vv_f32mf2_tum
#define vfmadd_vf_f32mf2_tuma __riscv_vfmadd_vf_f32mf2_tum
#define vfmadd_vv_f32m1_tuma __riscv_vfmadd_vv_f32m1_tum
#define vfmadd_vf_f32m1_tuma __riscv_vfmadd_vf_f32m1_tum
#define vfmadd_vv_f32m2_tuma __riscv_vfmadd_vv_f32m2_tum
#define vfmadd_vf_f32m2_tuma __riscv_vfmadd_vf_f32m2_tum
#define vfmadd_vv_f32m4_tuma __riscv_vfmadd_vv_f32m4_tum
#define vfmadd_vf_f32m4_tuma __riscv_vfmadd_vf_f32m4_tum
#define vfmadd_vv_f32m8_tuma __riscv_vfmadd_vv_f32m8_tum
#define vfmadd_vf_f32m8_tuma __riscv_vfmadd_vf_f32m8_tum
#define vfmadd_vv_f64m1_tuma __riscv_vfmadd_vv_f64m1_tum
#define vfmadd_vf_f64m1_tuma __riscv_vfmadd_vf_f64m1_tum
#define vfmadd_vv_f64m2_tuma __riscv_vfmadd_vv_f64m2_tum
#define vfmadd_vf_f64m2_tuma __riscv_vfmadd_vf_f64m2_tum
#define vfmadd_vv_f64m4_tuma __riscv_vfmadd_vv_f64m4_tum
#define vfmadd_vf_f64m4_tuma __riscv_vfmadd_vf_f64m4_tum
#define vfmadd_vv_f64m8_tuma __riscv_vfmadd_vv_f64m8_tum
#define vfmadd_vf_f64m8_tuma __riscv_vfmadd_vf_f64m8_tum
#define vfnmadd_vv_f16mf4_tuma __riscv_vfnmadd_vv_f16mf4_tum
#define vfnmadd_vf_f16mf4_tuma __riscv_vfnmadd_vf_f16mf4_tum
#define vfnmadd_vv_f16mf2_tuma __riscv_vfnmadd_vv_f16mf2_tum
#define vfnmadd_vf_f16mf2_tuma __riscv_vfnmadd_vf_f16mf2_tum
#define vfnmadd_vv_f16m1_tuma __riscv_vfnmadd_vv_f16m1_tum
#define vfnmadd_vf_f16m1_tuma __riscv_vfnmadd_vf_f16m1_tum
#define vfnmadd_vv_f16m2_tuma __riscv_vfnmadd_vv_f16m2_tum
#define vfnmadd_vf_f16m2_tuma __riscv_vfnmadd_vf_f16m2_tum
#define vfnmadd_vv_f16m4_tuma __riscv_vfnmadd_vv_f16m4_tum
#define vfnmadd_vf_f16m4_tuma __riscv_vfnmadd_vf_f16m4_tum
#define vfnmadd_vv_f16m8_tuma __riscv_vfnmadd_vv_f16m8_tum
#define vfnmadd_vf_f16m8_tuma __riscv_vfnmadd_vf_f16m8_tum
#define vfnmadd_vv_f32mf2_tuma __riscv_vfnmadd_vv_f32mf2_tum
#define vfnmadd_vf_f32mf2_tuma __riscv_vfnmadd_vf_f32mf2_tum
#define vfnmadd_vv_f32m1_tuma __riscv_vfnmadd_vv_f32m1_tum
#define vfnmadd_vf_f32m1_tuma __riscv_vfnmadd_vf_f32m1_tum
#define vfnmadd_vv_f32m2_tuma __riscv_vfnmadd_vv_f32m2_tum
#define vfnmadd_vf_f32m2_tuma __riscv_vfnmadd_vf_f32m2_tum
#define vfnmadd_vv_f32m4_tuma __riscv_vfnmadd_vv_f32m4_tum
#define vfnmadd_vf_f32m4_tuma __riscv_vfnmadd_vf_f32m4_tum
#define vfnmadd_vv_f32m8_tuma __riscv_vfnmadd_vv_f32m8_tum
#define vfnmadd_vf_f32m8_tuma __riscv_vfnmadd_vf_f32m8_tum
#define vfnmadd_vv_f64m1_tuma __riscv_vfnmadd_vv_f64m1_tum
#define vfnmadd_vf_f64m1_tuma __riscv_vfnmadd_vf_f64m1_tum
#define vfnmadd_vv_f64m2_tuma __riscv_vfnmadd_vv_f64m2_tum
#define vfnmadd_vf_f64m2_tuma __riscv_vfnmadd_vf_f64m2_tum
#define vfnmadd_vv_f64m4_tuma __riscv_vfnmadd_vv_f64m4_tum
#define vfnmadd_vf_f64m4_tuma __riscv_vfnmadd_vf_f64m4_tum
#define vfnmadd_vv_f64m8_tuma __riscv_vfnmadd_vv_f64m8_tum
#define vfnmadd_vf_f64m8_tuma __riscv_vfnmadd_vf_f64m8_tum
#define vfmsub_vv_f16mf4_tuma __riscv_vfmsub_vv_f16mf4_tum
#define vfmsub_vf_f16mf4_tuma __riscv_vfmsub_vf_f16mf4_tum
#define vfmsub_vv_f16mf2_tuma __riscv_vfmsub_vv_f16mf2_tum
#define vfmsub_vf_f16mf2_tuma __riscv_vfmsub_vf_f16mf2_tum
#define vfmsub_vv_f16m1_tuma __riscv_vfmsub_vv_f16m1_tum
#define vfmsub_vf_f16m1_tuma __riscv_vfmsub_vf_f16m1_tum
#define vfmsub_vv_f16m2_tuma __riscv_vfmsub_vv_f16m2_tum
#define vfmsub_vf_f16m2_tuma __riscv_vfmsub_vf_f16m2_tum
#define vfmsub_vv_f16m4_tuma __riscv_vfmsub_vv_f16m4_tum
#define vfmsub_vf_f16m4_tuma __riscv_vfmsub_vf_f16m4_tum
#define vfmsub_vv_f16m8_tuma __riscv_vfmsub_vv_f16m8_tum
#define vfmsub_vf_f16m8_tuma __riscv_vfmsub_vf_f16m8_tum
#define vfmsub_vv_f32mf2_tuma __riscv_vfmsub_vv_f32mf2_tum
#define vfmsub_vf_f32mf2_tuma __riscv_vfmsub_vf_f32mf2_tum
#define vfmsub_vv_f32m1_tuma __riscv_vfmsub_vv_f32m1_tum
#define vfmsub_vf_f32m1_tuma __riscv_vfmsub_vf_f32m1_tum
#define vfmsub_vv_f32m2_tuma __riscv_vfmsub_vv_f32m2_tum
#define vfmsub_vf_f32m2_tuma __riscv_vfmsub_vf_f32m2_tum
#define vfmsub_vv_f32m4_tuma __riscv_vfmsub_vv_f32m4_tum
#define vfmsub_vf_f32m4_tuma __riscv_vfmsub_vf_f32m4_tum
#define vfmsub_vv_f32m8_tuma __riscv_vfmsub_vv_f32m8_tum
#define vfmsub_vf_f32m8_tuma __riscv_vfmsub_vf_f32m8_tum
#define vfmsub_vv_f64m1_tuma __riscv_vfmsub_vv_f64m1_tum
#define vfmsub_vf_f64m1_tuma __riscv_vfmsub_vf_f64m1_tum
#define vfmsub_vv_f64m2_tuma __riscv_vfmsub_vv_f64m2_tum
#define vfmsub_vf_f64m2_tuma __riscv_vfmsub_vf_f64m2_tum
#define vfmsub_vv_f64m4_tuma __riscv_vfmsub_vv_f64m4_tum
#define vfmsub_vf_f64m4_tuma __riscv_vfmsub_vf_f64m4_tum
#define vfmsub_vv_f64m8_tuma __riscv_vfmsub_vv_f64m8_tum
#define vfmsub_vf_f64m8_tuma __riscv_vfmsub_vf_f64m8_tum
#define vfnmsub_vv_f16mf4_tuma __riscv_vfnmsub_vv_f16mf4_tum
#define vfnmsub_vf_f16mf4_tuma __riscv_vfnmsub_vf_f16mf4_tum
#define vfnmsub_vv_f16mf2_tuma __riscv_vfnmsub_vv_f16mf2_tum
#define vfnmsub_vf_f16mf2_tuma __riscv_vfnmsub_vf_f16mf2_tum
#define vfnmsub_vv_f16m1_tuma __riscv_vfnmsub_vv_f16m1_tum
#define vfnmsub_vf_f16m1_tuma __riscv_vfnmsub_vf_f16m1_tum
#define vfnmsub_vv_f16m2_tuma __riscv_vfnmsub_vv_f16m2_tum
#define vfnmsub_vf_f16m2_tuma __riscv_vfnmsub_vf_f16m2_tum
#define vfnmsub_vv_f16m4_tuma __riscv_vfnmsub_vv_f16m4_tum
#define vfnmsub_vf_f16m4_tuma __riscv_vfnmsub_vf_f16m4_tum
#define vfnmsub_vv_f16m8_tuma __riscv_vfnmsub_vv_f16m8_tum
#define vfnmsub_vf_f16m8_tuma __riscv_vfnmsub_vf_f16m8_tum
#define vfnmsub_vv_f32mf2_tuma __riscv_vfnmsub_vv_f32mf2_tum
#define vfnmsub_vf_f32mf2_tuma __riscv_vfnmsub_vf_f32mf2_tum
#define vfnmsub_vv_f32m1_tuma __riscv_vfnmsub_vv_f32m1_tum
#define vfnmsub_vf_f32m1_tuma __riscv_vfnmsub_vf_f32m1_tum
#define vfnmsub_vv_f32m2_tuma __riscv_vfnmsub_vv_f32m2_tum
#define vfnmsub_vf_f32m2_tuma __riscv_vfnmsub_vf_f32m2_tum
#define vfnmsub_vv_f32m4_tuma __riscv_vfnmsub_vv_f32m4_tum
#define vfnmsub_vf_f32m4_tuma __riscv_vfnmsub_vf_f32m4_tum
#define vfnmsub_vv_f32m8_tuma __riscv_vfnmsub_vv_f32m8_tum
#define vfnmsub_vf_f32m8_tuma __riscv_vfnmsub_vf_f32m8_tum
#define vfnmsub_vv_f64m1_tuma __riscv_vfnmsub_vv_f64m1_tum
#define vfnmsub_vf_f64m1_tuma __riscv_vfnmsub_vf_f64m1_tum
#define vfnmsub_vv_f64m2_tuma __riscv_vfnmsub_vv_f64m2_tum
#define vfnmsub_vf_f64m2_tuma __riscv_vfnmsub_vf_f64m2_tum
#define vfnmsub_vv_f64m4_tuma __riscv_vfnmsub_vv_f64m4_tum
#define vfnmsub_vf_f64m4_tuma __riscv_vfnmsub_vf_f64m4_tum
#define vfnmsub_vv_f64m8_tuma __riscv_vfnmsub_vv_f64m8_tum
#define vfnmsub_vf_f64m8_tuma __riscv_vfnmsub_vf_f64m8_tum
// masked functions
#define vfmacc_vv_f16mf4_tumu __riscv_vfmacc_vv_f16mf4_tumu
#define vfmacc_vf_f16mf4_tumu __riscv_vfmacc_vf_f16mf4_tumu
#define vfmacc_vv_f16mf2_tumu __riscv_vfmacc_vv_f16mf2_tumu
#define vfmacc_vf_f16mf2_tumu __riscv_vfmacc_vf_f16mf2_tumu
#define vfmacc_vv_f16m1_tumu __riscv_vfmacc_vv_f16m1_tumu
#define vfmacc_vf_f16m1_tumu __riscv_vfmacc_vf_f16m1_tumu
#define vfmacc_vv_f16m2_tumu __riscv_vfmacc_vv_f16m2_tumu
#define vfmacc_vf_f16m2_tumu __riscv_vfmacc_vf_f16m2_tumu
#define vfmacc_vv_f16m4_tumu __riscv_vfmacc_vv_f16m4_tumu
#define vfmacc_vf_f16m4_tumu __riscv_vfmacc_vf_f16m4_tumu
#define vfmacc_vv_f16m8_tumu __riscv_vfmacc_vv_f16m8_tumu
#define vfmacc_vf_f16m8_tumu __riscv_vfmacc_vf_f16m8_tumu
#define vfmacc_vv_f32mf2_tumu __riscv_vfmacc_vv_f32mf2_tumu
#define vfmacc_vf_f32mf2_tumu __riscv_vfmacc_vf_f32mf2_tumu
#define vfmacc_vv_f32m1_tumu __riscv_vfmacc_vv_f32m1_tumu
#define vfmacc_vf_f32m1_tumu __riscv_vfmacc_vf_f32m1_tumu
#define vfmacc_vv_f32m2_tumu __riscv_vfmacc_vv_f32m2_tumu
#define vfmacc_vf_f32m2_tumu __riscv_vfmacc_vf_f32m2_tumu
#define vfmacc_vv_f32m4_tumu __riscv_vfmacc_vv_f32m4_tumu
#define vfmacc_vf_f32m4_tumu __riscv_vfmacc_vf_f32m4_tumu
#define vfmacc_vv_f32m8_tumu __riscv_vfmacc_vv_f32m8_tumu
#define vfmacc_vf_f32m8_tumu __riscv_vfmacc_vf_f32m8_tumu
#define vfmacc_vv_f64m1_tumu __riscv_vfmacc_vv_f64m1_tumu
#define vfmacc_vf_f64m1_tumu __riscv_vfmacc_vf_f64m1_tumu
#define vfmacc_vv_f64m2_tumu __riscv_vfmacc_vv_f64m2_tumu
#define vfmacc_vf_f64m2_tumu __riscv_vfmacc_vf_f64m2_tumu
#define vfmacc_vv_f64m4_tumu __riscv_vfmacc_vv_f64m4_tumu
#define vfmacc_vf_f64m4_tumu __riscv_vfmacc_vf_f64m4_tumu
#define vfmacc_vv_f64m8_tumu __riscv_vfmacc_vv_f64m8_tumu
#define vfmacc_vf_f64m8_tumu __riscv_vfmacc_vf_f64m8_tumu
#define vfnmacc_vv_f16mf4_tumu __riscv_vfnmacc_vv_f16mf4_tumu
#define vfnmacc_vf_f16mf4_tumu __riscv_vfnmacc_vf_f16mf4_tumu
#define vfnmacc_vv_f16mf2_tumu __riscv_vfnmacc_vv_f16mf2_tumu
#define vfnmacc_vf_f16mf2_tumu __riscv_vfnmacc_vf_f16mf2_tumu
#define vfnmacc_vv_f16m1_tumu __riscv_vfnmacc_vv_f16m1_tumu
#define vfnmacc_vf_f16m1_tumu __riscv_vfnmacc_vf_f16m1_tumu
#define vfnmacc_vv_f16m2_tumu __riscv_vfnmacc_vv_f16m2_tumu
#define vfnmacc_vf_f16m2_tumu __riscv_vfnmacc_vf_f16m2_tumu
#define vfnmacc_vv_f16m4_tumu __riscv_vfnmacc_vv_f16m4_tumu
#define vfnmacc_vf_f16m4_tumu __riscv_vfnmacc_vf_f16m4_tumu
#define vfnmacc_vv_f16m8_tumu __riscv_vfnmacc_vv_f16m8_tumu
#define vfnmacc_vf_f16m8_tumu __riscv_vfnmacc_vf_f16m8_tumu
#define vfnmacc_vv_f32mf2_tumu __riscv_vfnmacc_vv_f32mf2_tumu
#define vfnmacc_vf_f32mf2_tumu __riscv_vfnmacc_vf_f32mf2_tumu
#define vfnmacc_vv_f32m1_tumu __riscv_vfnmacc_vv_f32m1_tumu
#define vfnmacc_vf_f32m1_tumu __riscv_vfnmacc_vf_f32m1_tumu
#define vfnmacc_vv_f32m2_tumu __riscv_vfnmacc_vv_f32m2_tumu
#define vfnmacc_vf_f32m2_tumu __riscv_vfnmacc_vf_f32m2_tumu
#define vfnmacc_vv_f32m4_tumu __riscv_vfnmacc_vv_f32m4_tumu
#define vfnmacc_vf_f32m4_tumu __riscv_vfnmacc_vf_f32m4_tumu
#define vfnmacc_vv_f32m8_tumu __riscv_vfnmacc_vv_f32m8_tumu
#define vfnmacc_vf_f32m8_tumu __riscv_vfnmacc_vf_f32m8_tumu
#define vfnmacc_vv_f64m1_tumu __riscv_vfnmacc_vv_f64m1_tumu
#define vfnmacc_vf_f64m1_tumu __riscv_vfnmacc_vf_f64m1_tumu
#define vfnmacc_vv_f64m2_tumu __riscv_vfnmacc_vv_f64m2_tumu
#define vfnmacc_vf_f64m2_tumu __riscv_vfnmacc_vf_f64m2_tumu
#define vfnmacc_vv_f64m4_tumu __riscv_vfnmacc_vv_f64m4_tumu
#define vfnmacc_vf_f64m4_tumu __riscv_vfnmacc_vf_f64m4_tumu
#define vfnmacc_vv_f64m8_tumu __riscv_vfnmacc_vv_f64m8_tumu
#define vfnmacc_vf_f64m8_tumu __riscv_vfnmacc_vf_f64m8_tumu
#define vfmsac_vv_f16mf4_tumu __riscv_vfmsac_vv_f16mf4_tumu
#define vfmsac_vf_f16mf4_tumu __riscv_vfmsac_vf_f16mf4_tumu
#define vfmsac_vv_f16mf2_tumu __riscv_vfmsac_vv_f16mf2_tumu
#define vfmsac_vf_f16mf2_tumu __riscv_vfmsac_vf_f16mf2_tumu
#define vfmsac_vv_f16m1_tumu __riscv_vfmsac_vv_f16m1_tumu
#define vfmsac_vf_f16m1_tumu __riscv_vfmsac_vf_f16m1_tumu
#define vfmsac_vv_f16m2_tumu __riscv_vfmsac_vv_f16m2_tumu
#define vfmsac_vf_f16m2_tumu __riscv_vfmsac_vf_f16m2_tumu
#define vfmsac_vv_f16m4_tumu __riscv_vfmsac_vv_f16m4_tumu
#define vfmsac_vf_f16m4_tumu __riscv_vfmsac_vf_f16m4_tumu
#define vfmsac_vv_f16m8_tumu __riscv_vfmsac_vv_f16m8_tumu
#define vfmsac_vf_f16m8_tumu __riscv_vfmsac_vf_f16m8_tumu
#define vfmsac_vv_f32mf2_tumu __riscv_vfmsac_vv_f32mf2_tumu
#define vfmsac_vf_f32mf2_tumu __riscv_vfmsac_vf_f32mf2_tumu
#define vfmsac_vv_f32m1_tumu __riscv_vfmsac_vv_f32m1_tumu
#define vfmsac_vf_f32m1_tumu __riscv_vfmsac_vf_f32m1_tumu
#define vfmsac_vv_f32m2_tumu __riscv_vfmsac_vv_f32m2_tumu
#define vfmsac_vf_f32m2_tumu __riscv_vfmsac_vf_f32m2_tumu
#define vfmsac_vv_f32m4_tumu __riscv_vfmsac_vv_f32m4_tumu
#define vfmsac_vf_f32m4_tumu __riscv_vfmsac_vf_f32m4_tumu
#define vfmsac_vv_f32m8_tumu __riscv_vfmsac_vv_f32m8_tumu
#define vfmsac_vf_f32m8_tumu __riscv_vfmsac_vf_f32m8_tumu
#define vfmsac_vv_f64m1_tumu __riscv_vfmsac_vv_f64m1_tumu
#define vfmsac_vf_f64m1_tumu __riscv_vfmsac_vf_f64m1_tumu
#define vfmsac_vv_f64m2_tumu __riscv_vfmsac_vv_f64m2_tumu
#define vfmsac_vf_f64m2_tumu __riscv_vfmsac_vf_f64m2_tumu
#define vfmsac_vv_f64m4_tumu __riscv_vfmsac_vv_f64m4_tumu
#define vfmsac_vf_f64m4_tumu __riscv_vfmsac_vf_f64m4_tumu
#define vfmsac_vv_f64m8_tumu __riscv_vfmsac_vv_f64m8_tumu
#define vfmsac_vf_f64m8_tumu __riscv_vfmsac_vf_f64m8_tumu
#define vfnmsac_vv_f16mf4_tumu __riscv_vfnmsac_vv_f16mf4_tumu
#define vfnmsac_vf_f16mf4_tumu __riscv_vfnmsac_vf_f16mf4_tumu
#define vfnmsac_vv_f16mf2_tumu __riscv_vfnmsac_vv_f16mf2_tumu
#define vfnmsac_vf_f16mf2_tumu __riscv_vfnmsac_vf_f16mf2_tumu
#define vfnmsac_vv_f16m1_tumu __riscv_vfnmsac_vv_f16m1_tumu
#define vfnmsac_vf_f16m1_tumu __riscv_vfnmsac_vf_f16m1_tumu
#define vfnmsac_vv_f16m2_tumu __riscv_vfnmsac_vv_f16m2_tumu
#define vfnmsac_vf_f16m2_tumu __riscv_vfnmsac_vf_f16m2_tumu
#define vfnmsac_vv_f16m4_tumu __riscv_vfnmsac_vv_f16m4_tumu
#define vfnmsac_vf_f16m4_tumu __riscv_vfnmsac_vf_f16m4_tumu
#define vfnmsac_vv_f16m8_tumu __riscv_vfnmsac_vv_f16m8_tumu
#define vfnmsac_vf_f16m8_tumu __riscv_vfnmsac_vf_f16m8_tumu
#define vfnmsac_vv_f32mf2_tumu __riscv_vfnmsac_vv_f32mf2_tumu
#define vfnmsac_vf_f32mf2_tumu __riscv_vfnmsac_vf_f32mf2_tumu
#define vfnmsac_vv_f32m1_tumu __riscv_vfnmsac_vv_f32m1_tumu
#define vfnmsac_vf_f32m1_tumu __riscv_vfnmsac_vf_f32m1_tumu
#define vfnmsac_vv_f32m2_tumu __riscv_vfnmsac_vv_f32m2_tumu
#define vfnmsac_vf_f32m2_tumu __riscv_vfnmsac_vf_f32m2_tumu
#define vfnmsac_vv_f32m4_tumu __riscv_vfnmsac_vv_f32m4_tumu
#define vfnmsac_vf_f32m4_tumu __riscv_vfnmsac_vf_f32m4_tumu
#define vfnmsac_vv_f32m8_tumu __riscv_vfnmsac_vv_f32m8_tumu
#define vfnmsac_vf_f32m8_tumu __riscv_vfnmsac_vf_f32m8_tumu
#define vfnmsac_vv_f64m1_tumu __riscv_vfnmsac_vv_f64m1_tumu
#define vfnmsac_vf_f64m1_tumu __riscv_vfnmsac_vf_f64m1_tumu
#define vfnmsac_vv_f64m2_tumu __riscv_vfnmsac_vv_f64m2_tumu
#define vfnmsac_vf_f64m2_tumu __riscv_vfnmsac_vf_f64m2_tumu
#define vfnmsac_vv_f64m4_tumu __riscv_vfnmsac_vv_f64m4_tumu
#define vfnmsac_vf_f64m4_tumu __riscv_vfnmsac_vf_f64m4_tumu
#define vfnmsac_vv_f64m8_tumu __riscv_vfnmsac_vv_f64m8_tumu
#define vfnmsac_vf_f64m8_tumu __riscv_vfnmsac_vf_f64m8_tumu
#define vfmadd_vv_f16mf4_tumu __riscv_vfmadd_vv_f16mf4_tumu
#define vfmadd_vf_f16mf4_tumu __riscv_vfmadd_vf_f16mf4_tumu
#define vfmadd_vv_f16mf2_tumu __riscv_vfmadd_vv_f16mf2_tumu
#define vfmadd_vf_f16mf2_tumu __riscv_vfmadd_vf_f16mf2_tumu
#define vfmadd_vv_f16m1_tumu __riscv_vfmadd_vv_f16m1_tumu
#define vfmadd_vf_f16m1_tumu __riscv_vfmadd_vf_f16m1_tumu
#define vfmadd_vv_f16m2_tumu __riscv_vfmadd_vv_f16m2_tumu
#define vfmadd_vf_f16m2_tumu __riscv_vfmadd_vf_f16m2_tumu
#define vfmadd_vv_f16m4_tumu __riscv_vfmadd_vv_f16m4_tumu
#define vfmadd_vf_f16m4_tumu __riscv_vfmadd_vf_f16m4_tumu
#define vfmadd_vv_f16m8_tumu __riscv_vfmadd_vv_f16m8_tumu
#define vfmadd_vf_f16m8_tumu __riscv_vfmadd_vf_f16m8_tumu
#define vfmadd_vv_f32mf2_tumu __riscv_vfmadd_vv_f32mf2_tumu
#define vfmadd_vf_f32mf2_tumu __riscv_vfmadd_vf_f32mf2_tumu
#define vfmadd_vv_f32m1_tumu __riscv_vfmadd_vv_f32m1_tumu
#define vfmadd_vf_f32m1_tumu __riscv_vfmadd_vf_f32m1_tumu
#define vfmadd_vv_f32m2_tumu __riscv_vfmadd_vv_f32m2_tumu
#define vfmadd_vf_f32m2_tumu __riscv_vfmadd_vf_f32m2_tumu
#define vfmadd_vv_f32m4_tumu __riscv_vfmadd_vv_f32m4_tumu
#define vfmadd_vf_f32m4_tumu __riscv_vfmadd_vf_f32m4_tumu
#define vfmadd_vv_f32m8_tumu __riscv_vfmadd_vv_f32m8_tumu
#define vfmadd_vf_f32m8_tumu __riscv_vfmadd_vf_f32m8_tumu
#define vfmadd_vv_f64m1_tumu __riscv_vfmadd_vv_f64m1_tumu
#define vfmadd_vf_f64m1_tumu __riscv_vfmadd_vf_f64m1_tumu
#define vfmadd_vv_f64m2_tumu __riscv_vfmadd_vv_f64m2_tumu
#define vfmadd_vf_f64m2_tumu __riscv_vfmadd_vf_f64m2_tumu
#define vfmadd_vv_f64m4_tumu __riscv_vfmadd_vv_f64m4_tumu
#define vfmadd_vf_f64m4_tumu __riscv_vfmadd_vf_f64m4_tumu
#define vfmadd_vv_f64m8_tumu __riscv_vfmadd_vv_f64m8_tumu
#define vfmadd_vf_f64m8_tumu __riscv_vfmadd_vf_f64m8_tumu
#define vfnmadd_vv_f16mf4_tumu __riscv_vfnmadd_vv_f16mf4_tumu
#define vfnmadd_vf_f16mf4_tumu __riscv_vfnmadd_vf_f16mf4_tumu
#define vfnmadd_vv_f16mf2_tumu __riscv_vfnmadd_vv_f16mf2_tumu
#define vfnmadd_vf_f16mf2_tumu __riscv_vfnmadd_vf_f16mf2_tumu
#define vfnmadd_vv_f16m1_tumu __riscv_vfnmadd_vv_f16m1_tumu
#define vfnmadd_vf_f16m1_tumu __riscv_vfnmadd_vf_f16m1_tumu
#define vfnmadd_vv_f16m2_tumu __riscv_vfnmadd_vv_f16m2_tumu
#define vfnmadd_vf_f16m2_tumu __riscv_vfnmadd_vf_f16m2_tumu
#define vfnmadd_vv_f16m4_tumu __riscv_vfnmadd_vv_f16m4_tumu
#define vfnmadd_vf_f16m4_tumu __riscv_vfnmadd_vf_f16m4_tumu
#define vfnmadd_vv_f16m8_tumu __riscv_vfnmadd_vv_f16m8_tumu
#define vfnmadd_vf_f16m8_tumu __riscv_vfnmadd_vf_f16m8_tumu
#define vfnmadd_vv_f32mf2_tumu __riscv_vfnmadd_vv_f32mf2_tumu
#define vfnmadd_vf_f32mf2_tumu __riscv_vfnmadd_vf_f32mf2_tumu
#define vfnmadd_vv_f32m1_tumu __riscv_vfnmadd_vv_f32m1_tumu
#define vfnmadd_vf_f32m1_tumu __riscv_vfnmadd_vf_f32m1_tumu
#define vfnmadd_vv_f32m2_tumu __riscv_vfnmadd_vv_f32m2_tumu
#define vfnmadd_vf_f32m2_tumu __riscv_vfnmadd_vf_f32m2_tumu
#define vfnmadd_vv_f32m4_tumu __riscv_vfnmadd_vv_f32m4_tumu
#define vfnmadd_vf_f32m4_tumu __riscv_vfnmadd_vf_f32m4_tumu
#define vfnmadd_vv_f32m8_tumu __riscv_vfnmadd_vv_f32m8_tumu
#define vfnmadd_vf_f32m8_tumu __riscv_vfnmadd_vf_f32m8_tumu
#define vfnmadd_vv_f64m1_tumu __riscv_vfnmadd_vv_f64m1_tumu
#define vfnmadd_vf_f64m1_tumu __riscv_vfnmadd_vf_f64m1_tumu
#define vfnmadd_vv_f64m2_tumu __riscv_vfnmadd_vv_f64m2_tumu
#define vfnmadd_vf_f64m2_tumu __riscv_vfnmadd_vf_f64m2_tumu
#define vfnmadd_vv_f64m4_tumu __riscv_vfnmadd_vv_f64m4_tumu
#define vfnmadd_vf_f64m4_tumu __riscv_vfnmadd_vf_f64m4_tumu
#define vfnmadd_vv_f64m8_tumu __riscv_vfnmadd_vv_f64m8_tumu
#define vfnmadd_vf_f64m8_tumu __riscv_vfnmadd_vf_f64m8_tumu
#define vfmsub_vv_f16mf4_tumu __riscv_vfmsub_vv_f16mf4_tumu
#define vfmsub_vf_f16mf4_tumu __riscv_vfmsub_vf_f16mf4_tumu
#define vfmsub_vv_f16mf2_tumu __riscv_vfmsub_vv_f16mf2_tumu
#define vfmsub_vf_f16mf2_tumu __riscv_vfmsub_vf_f16mf2_tumu
#define vfmsub_vv_f16m1_tumu __riscv_vfmsub_vv_f16m1_tumu
#define vfmsub_vf_f16m1_tumu __riscv_vfmsub_vf_f16m1_tumu
#define vfmsub_vv_f16m2_tumu __riscv_vfmsub_vv_f16m2_tumu
#define vfmsub_vf_f16m2_tumu __riscv_vfmsub_vf_f16m2_tumu
#define vfmsub_vv_f16m4_tumu __riscv_vfmsub_vv_f16m4_tumu
#define vfmsub_vf_f16m4_tumu __riscv_vfmsub_vf_f16m4_tumu
#define vfmsub_vv_f16m8_tumu __riscv_vfmsub_vv_f16m8_tumu
#define vfmsub_vf_f16m8_tumu __riscv_vfmsub_vf_f16m8_tumu
#define vfmsub_vv_f32mf2_tumu __riscv_vfmsub_vv_f32mf2_tumu
#define vfmsub_vf_f32mf2_tumu __riscv_vfmsub_vf_f32mf2_tumu
#define vfmsub_vv_f32m1_tumu __riscv_vfmsub_vv_f32m1_tumu
#define vfmsub_vf_f32m1_tumu __riscv_vfmsub_vf_f32m1_tumu
#define vfmsub_vv_f32m2_tumu __riscv_vfmsub_vv_f32m2_tumu
#define vfmsub_vf_f32m2_tumu __riscv_vfmsub_vf_f32m2_tumu
#define vfmsub_vv_f32m4_tumu __riscv_vfmsub_vv_f32m4_tumu
#define vfmsub_vf_f32m4_tumu __riscv_vfmsub_vf_f32m4_tumu
#define vfmsub_vv_f32m8_tumu __riscv_vfmsub_vv_f32m8_tumu
#define vfmsub_vf_f32m8_tumu __riscv_vfmsub_vf_f32m8_tumu
#define vfmsub_vv_f64m1_tumu __riscv_vfmsub_vv_f64m1_tumu
#define vfmsub_vf_f64m1_tumu __riscv_vfmsub_vf_f64m1_tumu
#define vfmsub_vv_f64m2_tumu __riscv_vfmsub_vv_f64m2_tumu
#define vfmsub_vf_f64m2_tumu __riscv_vfmsub_vf_f64m2_tumu
#define vfmsub_vv_f64m4_tumu __riscv_vfmsub_vv_f64m4_tumu
#define vfmsub_vf_f64m4_tumu __riscv_vfmsub_vf_f64m4_tumu
#define vfmsub_vv_f64m8_tumu __riscv_vfmsub_vv_f64m8_tumu
#define vfmsub_vf_f64m8_tumu __riscv_vfmsub_vf_f64m8_tumu
#define vfnmsub_vv_f16mf4_tumu __riscv_vfnmsub_vv_f16mf4_tumu
#define vfnmsub_vf_f16mf4_tumu __riscv_vfnmsub_vf_f16mf4_tumu
#define vfnmsub_vv_f16mf2_tumu __riscv_vfnmsub_vv_f16mf2_tumu
#define vfnmsub_vf_f16mf2_tumu __riscv_vfnmsub_vf_f16mf2_tumu
#define vfnmsub_vv_f16m1_tumu __riscv_vfnmsub_vv_f16m1_tumu
#define vfnmsub_vf_f16m1_tumu __riscv_vfnmsub_vf_f16m1_tumu
#define vfnmsub_vv_f16m2_tumu __riscv_vfnmsub_vv_f16m2_tumu
#define vfnmsub_vf_f16m2_tumu __riscv_vfnmsub_vf_f16m2_tumu
#define vfnmsub_vv_f16m4_tumu __riscv_vfnmsub_vv_f16m4_tumu
#define vfnmsub_vf_f16m4_tumu __riscv_vfnmsub_vf_f16m4_tumu
#define vfnmsub_vv_f16m8_tumu __riscv_vfnmsub_vv_f16m8_tumu
#define vfnmsub_vf_f16m8_tumu __riscv_vfnmsub_vf_f16m8_tumu
#define vfnmsub_vv_f32mf2_tumu __riscv_vfnmsub_vv_f32mf2_tumu
#define vfnmsub_vf_f32mf2_tumu __riscv_vfnmsub_vf_f32mf2_tumu
#define vfnmsub_vv_f32m1_tumu __riscv_vfnmsub_vv_f32m1_tumu
#define vfnmsub_vf_f32m1_tumu __riscv_vfnmsub_vf_f32m1_tumu
#define vfnmsub_vv_f32m2_tumu __riscv_vfnmsub_vv_f32m2_tumu
#define vfnmsub_vf_f32m2_tumu __riscv_vfnmsub_vf_f32m2_tumu
#define vfnmsub_vv_f32m4_tumu __riscv_vfnmsub_vv_f32m4_tumu
#define vfnmsub_vf_f32m4_tumu __riscv_vfnmsub_vf_f32m4_tumu
#define vfnmsub_vv_f32m8_tumu __riscv_vfnmsub_vv_f32m8_tumu
#define vfnmsub_vf_f32m8_tumu __riscv_vfnmsub_vf_f32m8_tumu
#define vfnmsub_vv_f64m1_tumu __riscv_vfnmsub_vv_f64m1_tumu
#define vfnmsub_vf_f64m1_tumu __riscv_vfnmsub_vf_f64m1_tumu
#define vfnmsub_vv_f64m2_tumu __riscv_vfnmsub_vv_f64m2_tumu
#define vfnmsub_vf_f64m2_tumu __riscv_vfnmsub_vf_f64m2_tumu
#define vfnmsub_vv_f64m4_tumu __riscv_vfnmsub_vv_f64m4_tumu
#define vfnmsub_vf_f64m4_tumu __riscv_vfnmsub_vf_f64m4_tumu
#define vfnmsub_vv_f64m8_tumu __riscv_vfnmsub_vv_f64m8_tumu
#define vfnmsub_vf_f64m8_tumu __riscv_vfnmsub_vf_f64m8_tumu
// masked functions
#define vfmacc_vv_f16mf4_tama __riscv_vfmacc_vv_f16mf4_m
#define vfmacc_vf_f16mf4_tama __riscv_vfmacc_vf_f16mf4_m
#define vfmacc_vv_f16mf2_tama __riscv_vfmacc_vv_f16mf2_m
#define vfmacc_vf_f16mf2_tama __riscv_vfmacc_vf_f16mf2_m
#define vfmacc_vv_f16m1_tama __riscv_vfmacc_vv_f16m1_m
#define vfmacc_vf_f16m1_tama __riscv_vfmacc_vf_f16m1_m
#define vfmacc_vv_f16m2_tama __riscv_vfmacc_vv_f16m2_m
#define vfmacc_vf_f16m2_tama __riscv_vfmacc_vf_f16m2_m
#define vfmacc_vv_f16m4_tama __riscv_vfmacc_vv_f16m4_m
#define vfmacc_vf_f16m4_tama __riscv_vfmacc_vf_f16m4_m
#define vfmacc_vv_f16m8_tama __riscv_vfmacc_vv_f16m8_m
#define vfmacc_vf_f16m8_tama __riscv_vfmacc_vf_f16m8_m
#define vfmacc_vv_f32mf2_tama __riscv_vfmacc_vv_f32mf2_m
#define vfmacc_vf_f32mf2_tama __riscv_vfmacc_vf_f32mf2_m
#define vfmacc_vv_f32m1_tama __riscv_vfmacc_vv_f32m1_m
#define vfmacc_vf_f32m1_tama __riscv_vfmacc_vf_f32m1_m
#define vfmacc_vv_f32m2_tama __riscv_vfmacc_vv_f32m2_m
#define vfmacc_vf_f32m2_tama __riscv_vfmacc_vf_f32m2_m
#define vfmacc_vv_f32m4_tama __riscv_vfmacc_vv_f32m4_m
#define vfmacc_vf_f32m4_tama __riscv_vfmacc_vf_f32m4_m
#define vfmacc_vv_f32m8_tama __riscv_vfmacc_vv_f32m8_m
#define vfmacc_vf_f32m8_tama __riscv_vfmacc_vf_f32m8_m
#define vfmacc_vv_f64m1_tama __riscv_vfmacc_vv_f64m1_m
#define vfmacc_vf_f64m1_tama __riscv_vfmacc_vf_f64m1_m
#define vfmacc_vv_f64m2_tama __riscv_vfmacc_vv_f64m2_m
#define vfmacc_vf_f64m2_tama __riscv_vfmacc_vf_f64m2_m
#define vfmacc_vv_f64m4_tama __riscv_vfmacc_vv_f64m4_m
#define vfmacc_vf_f64m4_tama __riscv_vfmacc_vf_f64m4_m
#define vfmacc_vv_f64m8_tama __riscv_vfmacc_vv_f64m8_m
#define vfmacc_vf_f64m8_tama __riscv_vfmacc_vf_f64m8_m
#define vfnmacc_vv_f16mf4_tama __riscv_vfnmacc_vv_f16mf4_m
#define vfnmacc_vf_f16mf4_tama __riscv_vfnmacc_vf_f16mf4_m
#define vfnmacc_vv_f16mf2_tama __riscv_vfnmacc_vv_f16mf2_m
#define vfnmacc_vf_f16mf2_tama __riscv_vfnmacc_vf_f16mf2_m
#define vfnmacc_vv_f16m1_tama __riscv_vfnmacc_vv_f16m1_m
#define vfnmacc_vf_f16m1_tama __riscv_vfnmacc_vf_f16m1_m
#define vfnmacc_vv_f16m2_tama __riscv_vfnmacc_vv_f16m2_m
#define vfnmacc_vf_f16m2_tama __riscv_vfnmacc_vf_f16m2_m
#define vfnmacc_vv_f16m4_tama __riscv_vfnmacc_vv_f16m4_m
#define vfnmacc_vf_f16m4_tama __riscv_vfnmacc_vf_f16m4_m
#define vfnmacc_vv_f16m8_tama __riscv_vfnmacc_vv_f16m8_m
#define vfnmacc_vf_f16m8_tama __riscv_vfnmacc_vf_f16m8_m
#define vfnmacc_vv_f32mf2_tama __riscv_vfnmacc_vv_f32mf2_m
#define vfnmacc_vf_f32mf2_tama __riscv_vfnmacc_vf_f32mf2_m
#define vfnmacc_vv_f32m1_tama __riscv_vfnmacc_vv_f32m1_m
#define vfnmacc_vf_f32m1_tama __riscv_vfnmacc_vf_f32m1_m
#define vfnmacc_vv_f32m2_tama __riscv_vfnmacc_vv_f32m2_m
#define vfnmacc_vf_f32m2_tama __riscv_vfnmacc_vf_f32m2_m
#define vfnmacc_vv_f32m4_tama __riscv_vfnmacc_vv_f32m4_m
#define vfnmacc_vf_f32m4_tama __riscv_vfnmacc_vf_f32m4_m
#define vfnmacc_vv_f32m8_tama __riscv_vfnmacc_vv_f32m8_m
#define vfnmacc_vf_f32m8_tama __riscv_vfnmacc_vf_f32m8_m
#define vfnmacc_vv_f64m1_tama __riscv_vfnmacc_vv_f64m1_m
#define vfnmacc_vf_f64m1_tama __riscv_vfnmacc_vf_f64m1_m
#define vfnmacc_vv_f64m2_tama __riscv_vfnmacc_vv_f64m2_m
#define vfnmacc_vf_f64m2_tama __riscv_vfnmacc_vf_f64m2_m
#define vfnmacc_vv_f64m4_tama __riscv_vfnmacc_vv_f64m4_m
#define vfnmacc_vf_f64m4_tama __riscv_vfnmacc_vf_f64m4_m
#define vfnmacc_vv_f64m8_tama __riscv_vfnmacc_vv_f64m8_m
#define vfnmacc_vf_f64m8_tama __riscv_vfnmacc_vf_f64m8_m
#define vfmsac_vv_f16mf4_tama __riscv_vfmsac_vv_f16mf4_m
#define vfmsac_vf_f16mf4_tama __riscv_vfmsac_vf_f16mf4_m
#define vfmsac_vv_f16mf2_tama __riscv_vfmsac_vv_f16mf2_m
#define vfmsac_vf_f16mf2_tama __riscv_vfmsac_vf_f16mf2_m
#define vfmsac_vv_f16m1_tama __riscv_vfmsac_vv_f16m1_m
#define vfmsac_vf_f16m1_tama __riscv_vfmsac_vf_f16m1_m
#define vfmsac_vv_f16m2_tama __riscv_vfmsac_vv_f16m2_m
#define vfmsac_vf_f16m2_tama __riscv_vfmsac_vf_f16m2_m
#define vfmsac_vv_f16m4_tama __riscv_vfmsac_vv_f16m4_m
#define vfmsac_vf_f16m4_tama __riscv_vfmsac_vf_f16m4_m
#define vfmsac_vv_f16m8_tama __riscv_vfmsac_vv_f16m8_m
#define vfmsac_vf_f16m8_tama __riscv_vfmsac_vf_f16m8_m
#define vfmsac_vv_f32mf2_tama __riscv_vfmsac_vv_f32mf2_m
#define vfmsac_vf_f32mf2_tama __riscv_vfmsac_vf_f32mf2_m
#define vfmsac_vv_f32m1_tama __riscv_vfmsac_vv_f32m1_m
#define vfmsac_vf_f32m1_tama __riscv_vfmsac_vf_f32m1_m
#define vfmsac_vv_f32m2_tama __riscv_vfmsac_vv_f32m2_m
#define vfmsac_vf_f32m2_tama __riscv_vfmsac_vf_f32m2_m
#define vfmsac_vv_f32m4_tama __riscv_vfmsac_vv_f32m4_m
#define vfmsac_vf_f32m4_tama __riscv_vfmsac_vf_f32m4_m
#define vfmsac_vv_f32m8_tama __riscv_vfmsac_vv_f32m8_m
#define vfmsac_vf_f32m8_tama __riscv_vfmsac_vf_f32m8_m
#define vfmsac_vv_f64m1_tama __riscv_vfmsac_vv_f64m1_m
#define vfmsac_vf_f64m1_tama __riscv_vfmsac_vf_f64m1_m
#define vfmsac_vv_f64m2_tama __riscv_vfmsac_vv_f64m2_m
#define vfmsac_vf_f64m2_tama __riscv_vfmsac_vf_f64m2_m
#define vfmsac_vv_f64m4_tama __riscv_vfmsac_vv_f64m4_m
#define vfmsac_vf_f64m4_tama __riscv_vfmsac_vf_f64m4_m
#define vfmsac_vv_f64m8_tama __riscv_vfmsac_vv_f64m8_m
#define vfmsac_vf_f64m8_tama __riscv_vfmsac_vf_f64m8_m
#define vfnmsac_vv_f16mf4_tama __riscv_vfnmsac_vv_f16mf4_m
#define vfnmsac_vf_f16mf4_tama __riscv_vfnmsac_vf_f16mf4_m
#define vfnmsac_vv_f16mf2_tama __riscv_vfnmsac_vv_f16mf2_m
#define vfnmsac_vf_f16mf2_tama __riscv_vfnmsac_vf_f16mf2_m
#define vfnmsac_vv_f16m1_tama __riscv_vfnmsac_vv_f16m1_m
#define vfnmsac_vf_f16m1_tama __riscv_vfnmsac_vf_f16m1_m
#define vfnmsac_vv_f16m2_tama __riscv_vfnmsac_vv_f16m2_m
#define vfnmsac_vf_f16m2_tama __riscv_vfnmsac_vf_f16m2_m
#define vfnmsac_vv_f16m4_tama __riscv_vfnmsac_vv_f16m4_m
#define vfnmsac_vf_f16m4_tama __riscv_vfnmsac_vf_f16m4_m
#define vfnmsac_vv_f16m8_tama __riscv_vfnmsac_vv_f16m8_m
#define vfnmsac_vf_f16m8_tama __riscv_vfnmsac_vf_f16m8_m
#define vfnmsac_vv_f32mf2_tama __riscv_vfnmsac_vv_f32mf2_m
#define vfnmsac_vf_f32mf2_tama __riscv_vfnmsac_vf_f32mf2_m
#define vfnmsac_vv_f32m1_tama __riscv_vfnmsac_vv_f32m1_m
#define vfnmsac_vf_f32m1_tama __riscv_vfnmsac_vf_f32m1_m
#define vfnmsac_vv_f32m2_tama __riscv_vfnmsac_vv_f32m2_m
#define vfnmsac_vf_f32m2_tama __riscv_vfnmsac_vf_f32m2_m
#define vfnmsac_vv_f32m4_tama __riscv_vfnmsac_vv_f32m4_m
#define vfnmsac_vf_f32m4_tama __riscv_vfnmsac_vf_f32m4_m
#define vfnmsac_vv_f32m8_tama __riscv_vfnmsac_vv_f32m8_m
#define vfnmsac_vf_f32m8_tama __riscv_vfnmsac_vf_f32m8_m
#define vfnmsac_vv_f64m1_tama __riscv_vfnmsac_vv_f64m1_m
#define vfnmsac_vf_f64m1_tama __riscv_vfnmsac_vf_f64m1_m
#define vfnmsac_vv_f64m2_tama __riscv_vfnmsac_vv_f64m2_m
#define vfnmsac_vf_f64m2_tama __riscv_vfnmsac_vf_f64m2_m
#define vfnmsac_vv_f64m4_tama __riscv_vfnmsac_vv_f64m4_m
#define vfnmsac_vf_f64m4_tama __riscv_vfnmsac_vf_f64m4_m
#define vfnmsac_vv_f64m8_tama __riscv_vfnmsac_vv_f64m8_m
#define vfnmsac_vf_f64m8_tama __riscv_vfnmsac_vf_f64m8_m
#define vfmadd_vv_f16mf4_tama __riscv_vfmadd_vv_f16mf4_m
#define vfmadd_vf_f16mf4_tama __riscv_vfmadd_vf_f16mf4_m
#define vfmadd_vv_f16mf2_tama __riscv_vfmadd_vv_f16mf2_m
#define vfmadd_vf_f16mf2_tama __riscv_vfmadd_vf_f16mf2_m
#define vfmadd_vv_f16m1_tama __riscv_vfmadd_vv_f16m1_m
#define vfmadd_vf_f16m1_tama __riscv_vfmadd_vf_f16m1_m
#define vfmadd_vv_f16m2_tama __riscv_vfmadd_vv_f16m2_m
#define vfmadd_vf_f16m2_tama __riscv_vfmadd_vf_f16m2_m
#define vfmadd_vv_f16m4_tama __riscv_vfmadd_vv_f16m4_m
#define vfmadd_vf_f16m4_tama __riscv_vfmadd_vf_f16m4_m
#define vfmadd_vv_f16m8_tama __riscv_vfmadd_vv_f16m8_m
#define vfmadd_vf_f16m8_tama __riscv_vfmadd_vf_f16m8_m
#define vfmadd_vv_f32mf2_tama __riscv_vfmadd_vv_f32mf2_m
#define vfmadd_vf_f32mf2_tama __riscv_vfmadd_vf_f32mf2_m
#define vfmadd_vv_f32m1_tama __riscv_vfmadd_vv_f32m1_m
#define vfmadd_vf_f32m1_tama __riscv_vfmadd_vf_f32m1_m
#define vfmadd_vv_f32m2_tama __riscv_vfmadd_vv_f32m2_m
#define vfmadd_vf_f32m2_tama __riscv_vfmadd_vf_f32m2_m
#define vfmadd_vv_f32m4_tama __riscv_vfmadd_vv_f32m4_m
#define vfmadd_vf_f32m4_tama __riscv_vfmadd_vf_f32m4_m
#define vfmadd_vv_f32m8_tama __riscv_vfmadd_vv_f32m8_m
#define vfmadd_vf_f32m8_tama __riscv_vfmadd_vf_f32m8_m
#define vfmadd_vv_f64m1_tama __riscv_vfmadd_vv_f64m1_m
#define vfmadd_vf_f64m1_tama __riscv_vfmadd_vf_f64m1_m
#define vfmadd_vv_f64m2_tama __riscv_vfmadd_vv_f64m2_m
#define vfmadd_vf_f64m2_tama __riscv_vfmadd_vf_f64m2_m
#define vfmadd_vv_f64m4_tama __riscv_vfmadd_vv_f64m4_m
#define vfmadd_vf_f64m4_tama __riscv_vfmadd_vf_f64m4_m
#define vfmadd_vv_f64m8_tama __riscv_vfmadd_vv_f64m8_m
#define vfmadd_vf_f64m8_tama __riscv_vfmadd_vf_f64m8_m
#define vfnmadd_vv_f16mf4_tama __riscv_vfnmadd_vv_f16mf4_m
#define vfnmadd_vf_f16mf4_tama __riscv_vfnmadd_vf_f16mf4_m
#define vfnmadd_vv_f16mf2_tama __riscv_vfnmadd_vv_f16mf2_m
#define vfnmadd_vf_f16mf2_tama __riscv_vfnmadd_vf_f16mf2_m
#define vfnmadd_vv_f16m1_tama __riscv_vfnmadd_vv_f16m1_m
#define vfnmadd_vf_f16m1_tama __riscv_vfnmadd_vf_f16m1_m
#define vfnmadd_vv_f16m2_tama __riscv_vfnmadd_vv_f16m2_m
#define vfnmadd_vf_f16m2_tama __riscv_vfnmadd_vf_f16m2_m
#define vfnmadd_vv_f16m4_tama __riscv_vfnmadd_vv_f16m4_m
#define vfnmadd_vf_f16m4_tama __riscv_vfnmadd_vf_f16m4_m
#define vfnmadd_vv_f16m8_tama __riscv_vfnmadd_vv_f16m8_m
#define vfnmadd_vf_f16m8_tama __riscv_vfnmadd_vf_f16m8_m
#define vfnmadd_vv_f32mf2_tama __riscv_vfnmadd_vv_f32mf2_m
#define vfnmadd_vf_f32mf2_tama __riscv_vfnmadd_vf_f32mf2_m
#define vfnmadd_vv_f32m1_tama __riscv_vfnmadd_vv_f32m1_m
#define vfnmadd_vf_f32m1_tama __riscv_vfnmadd_vf_f32m1_m
#define vfnmadd_vv_f32m2_tama __riscv_vfnmadd_vv_f32m2_m
#define vfnmadd_vf_f32m2_tama __riscv_vfnmadd_vf_f32m2_m
#define vfnmadd_vv_f32m4_tama __riscv_vfnmadd_vv_f32m4_m
#define vfnmadd_vf_f32m4_tama __riscv_vfnmadd_vf_f32m4_m
#define vfnmadd_vv_f32m8_tama __riscv_vfnmadd_vv_f32m8_m
#define vfnmadd_vf_f32m8_tama __riscv_vfnmadd_vf_f32m8_m
#define vfnmadd_vv_f64m1_tama __riscv_vfnmadd_vv_f64m1_m
#define vfnmadd_vf_f64m1_tama __riscv_vfnmadd_vf_f64m1_m
#define vfnmadd_vv_f64m2_tama __riscv_vfnmadd_vv_f64m2_m
#define vfnmadd_vf_f64m2_tama __riscv_vfnmadd_vf_f64m2_m
#define vfnmadd_vv_f64m4_tama __riscv_vfnmadd_vv_f64m4_m
#define vfnmadd_vf_f64m4_tama __riscv_vfnmadd_vf_f64m4_m
#define vfnmadd_vv_f64m8_tama __riscv_vfnmadd_vv_f64m8_m
#define vfnmadd_vf_f64m8_tama __riscv_vfnmadd_vf_f64m8_m
#define vfmsub_vv_f16mf4_tama __riscv_vfmsub_vv_f16mf4_m
#define vfmsub_vf_f16mf4_tama __riscv_vfmsub_vf_f16mf4_m
#define vfmsub_vv_f16mf2_tama __riscv_vfmsub_vv_f16mf2_m
#define vfmsub_vf_f16mf2_tama __riscv_vfmsub_vf_f16mf2_m
#define vfmsub_vv_f16m1_tama __riscv_vfmsub_vv_f16m1_m
#define vfmsub_vf_f16m1_tama __riscv_vfmsub_vf_f16m1_m
#define vfmsub_vv_f16m2_tama __riscv_vfmsub_vv_f16m2_m
#define vfmsub_vf_f16m2_tama __riscv_vfmsub_vf_f16m2_m
#define vfmsub_vv_f16m4_tama __riscv_vfmsub_vv_f16m4_m
#define vfmsub_vf_f16m4_tama __riscv_vfmsub_vf_f16m4_m
#define vfmsub_vv_f16m8_tama __riscv_vfmsub_vv_f16m8_m
#define vfmsub_vf_f16m8_tama __riscv_vfmsub_vf_f16m8_m
#define vfmsub_vv_f32mf2_tama __riscv_vfmsub_vv_f32mf2_m
#define vfmsub_vf_f32mf2_tama __riscv_vfmsub_vf_f32mf2_m
#define vfmsub_vv_f32m1_tama __riscv_vfmsub_vv_f32m1_m
#define vfmsub_vf_f32m1_tama __riscv_vfmsub_vf_f32m1_m
#define vfmsub_vv_f32m2_tama __riscv_vfmsub_vv_f32m2_m
#define vfmsub_vf_f32m2_tama __riscv_vfmsub_vf_f32m2_m
#define vfmsub_vv_f32m4_tama __riscv_vfmsub_vv_f32m4_m
#define vfmsub_vf_f32m4_tama __riscv_vfmsub_vf_f32m4_m
#define vfmsub_vv_f32m8_tama __riscv_vfmsub_vv_f32m8_m
#define vfmsub_vf_f32m8_tama __riscv_vfmsub_vf_f32m8_m
#define vfmsub_vv_f64m1_tama __riscv_vfmsub_vv_f64m1_m
#define vfmsub_vf_f64m1_tama __riscv_vfmsub_vf_f64m1_m
#define vfmsub_vv_f64m2_tama __riscv_vfmsub_vv_f64m2_m
#define vfmsub_vf_f64m2_tama __riscv_vfmsub_vf_f64m2_m
#define vfmsub_vv_f64m4_tama __riscv_vfmsub_vv_f64m4_m
#define vfmsub_vf_f64m4_tama __riscv_vfmsub_vf_f64m4_m
#define vfmsub_vv_f64m8_tama __riscv_vfmsub_vv_f64m8_m
#define vfmsub_vf_f64m8_tama __riscv_vfmsub_vf_f64m8_m
#define vfnmsub_vv_f16mf4_tama __riscv_vfnmsub_vv_f16mf4_m
#define vfnmsub_vf_f16mf4_tama __riscv_vfnmsub_vf_f16mf4_m
#define vfnmsub_vv_f16mf2_tama __riscv_vfnmsub_vv_f16mf2_m
#define vfnmsub_vf_f16mf2_tama __riscv_vfnmsub_vf_f16mf2_m
#define vfnmsub_vv_f16m1_tama __riscv_vfnmsub_vv_f16m1_m
#define vfnmsub_vf_f16m1_tama __riscv_vfnmsub_vf_f16m1_m
#define vfnmsub_vv_f16m2_tama __riscv_vfnmsub_vv_f16m2_m
#define vfnmsub_vf_f16m2_tama __riscv_vfnmsub_vf_f16m2_m
#define vfnmsub_vv_f16m4_tama __riscv_vfnmsub_vv_f16m4_m
#define vfnmsub_vf_f16m4_tama __riscv_vfnmsub_vf_f16m4_m
#define vfnmsub_vv_f16m8_tama __riscv_vfnmsub_vv_f16m8_m
#define vfnmsub_vf_f16m8_tama __riscv_vfnmsub_vf_f16m8_m
#define vfnmsub_vv_f32mf2_tama __riscv_vfnmsub_vv_f32mf2_m
#define vfnmsub_vf_f32mf2_tama __riscv_vfnmsub_vf_f32mf2_m
#define vfnmsub_vv_f32m1_tama __riscv_vfnmsub_vv_f32m1_m
#define vfnmsub_vf_f32m1_tama __riscv_vfnmsub_vf_f32m1_m
#define vfnmsub_vv_f32m2_tama __riscv_vfnmsub_vv_f32m2_m
#define vfnmsub_vf_f32m2_tama __riscv_vfnmsub_vf_f32m2_m
#define vfnmsub_vv_f32m4_tama __riscv_vfnmsub_vv_f32m4_m
#define vfnmsub_vf_f32m4_tama __riscv_vfnmsub_vf_f32m4_m
#define vfnmsub_vv_f32m8_tama __riscv_vfnmsub_vv_f32m8_m
#define vfnmsub_vf_f32m8_tama __riscv_vfnmsub_vf_f32m8_m
#define vfnmsub_vv_f64m1_tama __riscv_vfnmsub_vv_f64m1_m
#define vfnmsub_vf_f64m1_tama __riscv_vfnmsub_vf_f64m1_m
#define vfnmsub_vv_f64m2_tama __riscv_vfnmsub_vv_f64m2_m
#define vfnmsub_vf_f64m2_tama __riscv_vfnmsub_vf_f64m2_m
#define vfnmsub_vv_f64m4_tama __riscv_vfnmsub_vv_f64m4_m
#define vfnmsub_vf_f64m4_tama __riscv_vfnmsub_vf_f64m4_m
#define vfnmsub_vv_f64m8_tama __riscv_vfnmsub_vv_f64m8_m
#define vfnmsub_vf_f64m8_tama __riscv_vfnmsub_vf_f64m8_m
// masked functions
#define vfmacc_vv_f16mf4_tamu __riscv_vfmacc_vv_f16mf4_mu
#define vfmacc_vf_f16mf4_tamu __riscv_vfmacc_vf_f16mf4_mu
#define vfmacc_vv_f16mf2_tamu __riscv_vfmacc_vv_f16mf2_mu
#define vfmacc_vf_f16mf2_tamu __riscv_vfmacc_vf_f16mf2_mu
#define vfmacc_vv_f16m1_tamu __riscv_vfmacc_vv_f16m1_mu
#define vfmacc_vf_f16m1_tamu __riscv_vfmacc_vf_f16m1_mu
#define vfmacc_vv_f16m2_tamu __riscv_vfmacc_vv_f16m2_mu
#define vfmacc_vf_f16m2_tamu __riscv_vfmacc_vf_f16m2_mu
#define vfmacc_vv_f16m4_tamu __riscv_vfmacc_vv_f16m4_mu
#define vfmacc_vf_f16m4_tamu __riscv_vfmacc_vf_f16m4_mu
#define vfmacc_vv_f16m8_tamu __riscv_vfmacc_vv_f16m8_mu
#define vfmacc_vf_f16m8_tamu __riscv_vfmacc_vf_f16m8_mu
#define vfmacc_vv_f32mf2_tamu __riscv_vfmacc_vv_f32mf2_mu
#define vfmacc_vf_f32mf2_tamu __riscv_vfmacc_vf_f32mf2_mu
#define vfmacc_vv_f32m1_tamu __riscv_vfmacc_vv_f32m1_mu
#define vfmacc_vf_f32m1_tamu __riscv_vfmacc_vf_f32m1_mu
#define vfmacc_vv_f32m2_tamu __riscv_vfmacc_vv_f32m2_mu
#define vfmacc_vf_f32m2_tamu __riscv_vfmacc_vf_f32m2_mu
#define vfmacc_vv_f32m4_tamu __riscv_vfmacc_vv_f32m4_mu
#define vfmacc_vf_f32m4_tamu __riscv_vfmacc_vf_f32m4_mu
#define vfmacc_vv_f32m8_tamu __riscv_vfmacc_vv_f32m8_mu
#define vfmacc_vf_f32m8_tamu __riscv_vfmacc_vf_f32m8_mu
#define vfmacc_vv_f64m1_tamu __riscv_vfmacc_vv_f64m1_mu
#define vfmacc_vf_f64m1_tamu __riscv_vfmacc_vf_f64m1_mu
#define vfmacc_vv_f64m2_tamu __riscv_vfmacc_vv_f64m2_mu
#define vfmacc_vf_f64m2_tamu __riscv_vfmacc_vf_f64m2_mu
#define vfmacc_vv_f64m4_tamu __riscv_vfmacc_vv_f64m4_mu
#define vfmacc_vf_f64m4_tamu __riscv_vfmacc_vf_f64m4_mu
#define vfmacc_vv_f64m8_tamu __riscv_vfmacc_vv_f64m8_mu
#define vfmacc_vf_f64m8_tamu __riscv_vfmacc_vf_f64m8_mu
#define vfnmacc_vv_f16mf4_tamu __riscv_vfnmacc_vv_f16mf4_mu
#define vfnmacc_vf_f16mf4_tamu __riscv_vfnmacc_vf_f16mf4_mu
#define vfnmacc_vv_f16mf2_tamu __riscv_vfnmacc_vv_f16mf2_mu
#define vfnmacc_vf_f16mf2_tamu __riscv_vfnmacc_vf_f16mf2_mu
#define vfnmacc_vv_f16m1_tamu __riscv_vfnmacc_vv_f16m1_mu
#define vfnmacc_vf_f16m1_tamu __riscv_vfnmacc_vf_f16m1_mu
#define vfnmacc_vv_f16m2_tamu __riscv_vfnmacc_vv_f16m2_mu
#define vfnmacc_vf_f16m2_tamu __riscv_vfnmacc_vf_f16m2_mu
#define vfnmacc_vv_f16m4_tamu __riscv_vfnmacc_vv_f16m4_mu
#define vfnmacc_vf_f16m4_tamu __riscv_vfnmacc_vf_f16m4_mu
#define vfnmacc_vv_f16m8_tamu __riscv_vfnmacc_vv_f16m8_mu
#define vfnmacc_vf_f16m8_tamu __riscv_vfnmacc_vf_f16m8_mu
#define vfnmacc_vv_f32mf2_tamu __riscv_vfnmacc_vv_f32mf2_mu
#define vfnmacc_vf_f32mf2_tamu __riscv_vfnmacc_vf_f32mf2_mu
#define vfnmacc_vv_f32m1_tamu __riscv_vfnmacc_vv_f32m1_mu
#define vfnmacc_vf_f32m1_tamu __riscv_vfnmacc_vf_f32m1_mu
#define vfnmacc_vv_f32m2_tamu __riscv_vfnmacc_vv_f32m2_mu
#define vfnmacc_vf_f32m2_tamu __riscv_vfnmacc_vf_f32m2_mu
#define vfnmacc_vv_f32m4_tamu __riscv_vfnmacc_vv_f32m4_mu
#define vfnmacc_vf_f32m4_tamu __riscv_vfnmacc_vf_f32m4_mu
#define vfnmacc_vv_f32m8_tamu __riscv_vfnmacc_vv_f32m8_mu
#define vfnmacc_vf_f32m8_tamu __riscv_vfnmacc_vf_f32m8_mu
#define vfnmacc_vv_f64m1_tamu __riscv_vfnmacc_vv_f64m1_mu
#define vfnmacc_vf_f64m1_tamu __riscv_vfnmacc_vf_f64m1_mu
#define vfnmacc_vv_f64m2_tamu __riscv_vfnmacc_vv_f64m2_mu
#define vfnmacc_vf_f64m2_tamu __riscv_vfnmacc_vf_f64m2_mu
#define vfnmacc_vv_f64m4_tamu __riscv_vfnmacc_vv_f64m4_mu
#define vfnmacc_vf_f64m4_tamu __riscv_vfnmacc_vf_f64m4_mu
#define vfnmacc_vv_f64m8_tamu __riscv_vfnmacc_vv_f64m8_mu
#define vfnmacc_vf_f64m8_tamu __riscv_vfnmacc_vf_f64m8_mu
#define vfmsac_vv_f16mf4_tamu __riscv_vfmsac_vv_f16mf4_mu
#define vfmsac_vf_f16mf4_tamu __riscv_vfmsac_vf_f16mf4_mu
#define vfmsac_vv_f16mf2_tamu __riscv_vfmsac_vv_f16mf2_mu
#define vfmsac_vf_f16mf2_tamu __riscv_vfmsac_vf_f16mf2_mu
#define vfmsac_vv_f16m1_tamu __riscv_vfmsac_vv_f16m1_mu
#define vfmsac_vf_f16m1_tamu __riscv_vfmsac_vf_f16m1_mu
#define vfmsac_vv_f16m2_tamu __riscv_vfmsac_vv_f16m2_mu
#define vfmsac_vf_f16m2_tamu __riscv_vfmsac_vf_f16m2_mu
#define vfmsac_vv_f16m4_tamu __riscv_vfmsac_vv_f16m4_mu
#define vfmsac_vf_f16m4_tamu __riscv_vfmsac_vf_f16m4_mu
#define vfmsac_vv_f16m8_tamu __riscv_vfmsac_vv_f16m8_mu
#define vfmsac_vf_f16m8_tamu __riscv_vfmsac_vf_f16m8_mu
#define vfmsac_vv_f32mf2_tamu __riscv_vfmsac_vv_f32mf2_mu
#define vfmsac_vf_f32mf2_tamu __riscv_vfmsac_vf_f32mf2_mu
#define vfmsac_vv_f32m1_tamu __riscv_vfmsac_vv_f32m1_mu
#define vfmsac_vf_f32m1_tamu __riscv_vfmsac_vf_f32m1_mu
#define vfmsac_vv_f32m2_tamu __riscv_vfmsac_vv_f32m2_mu
#define vfmsac_vf_f32m2_tamu __riscv_vfmsac_vf_f32m2_mu
#define vfmsac_vv_f32m4_tamu __riscv_vfmsac_vv_f32m4_mu
#define vfmsac_vf_f32m4_tamu __riscv_vfmsac_vf_f32m4_mu
#define vfmsac_vv_f32m8_tamu __riscv_vfmsac_vv_f32m8_mu
#define vfmsac_vf_f32m8_tamu __riscv_vfmsac_vf_f32m8_mu
#define vfmsac_vv_f64m1_tamu __riscv_vfmsac_vv_f64m1_mu
#define vfmsac_vf_f64m1_tamu __riscv_vfmsac_vf_f64m1_mu
#define vfmsac_vv_f64m2_tamu __riscv_vfmsac_vv_f64m2_mu
#define vfmsac_vf_f64m2_tamu __riscv_vfmsac_vf_f64m2_mu
#define vfmsac_vv_f64m4_tamu __riscv_vfmsac_vv_f64m4_mu
#define vfmsac_vf_f64m4_tamu __riscv_vfmsac_vf_f64m4_mu
#define vfmsac_vv_f64m8_tamu __riscv_vfmsac_vv_f64m8_mu
#define vfmsac_vf_f64m8_tamu __riscv_vfmsac_vf_f64m8_mu
#define vfnmsac_vv_f16mf4_tamu __riscv_vfnmsac_vv_f16mf4_mu
#define vfnmsac_vf_f16mf4_tamu __riscv_vfnmsac_vf_f16mf4_mu
#define vfnmsac_vv_f16mf2_tamu __riscv_vfnmsac_vv_f16mf2_mu
#define vfnmsac_vf_f16mf2_tamu __riscv_vfnmsac_vf_f16mf2_mu
#define vfnmsac_vv_f16m1_tamu __riscv_vfnmsac_vv_f16m1_mu
#define vfnmsac_vf_f16m1_tamu __riscv_vfnmsac_vf_f16m1_mu
#define vfnmsac_vv_f16m2_tamu __riscv_vfnmsac_vv_f16m2_mu
#define vfnmsac_vf_f16m2_tamu __riscv_vfnmsac_vf_f16m2_mu
#define vfnmsac_vv_f16m4_tamu __riscv_vfnmsac_vv_f16m4_mu
#define vfnmsac_vf_f16m4_tamu __riscv_vfnmsac_vf_f16m4_mu
#define vfnmsac_vv_f16m8_tamu __riscv_vfnmsac_vv_f16m8_mu
#define vfnmsac_vf_f16m8_tamu __riscv_vfnmsac_vf_f16m8_mu
#define vfnmsac_vv_f32mf2_tamu __riscv_vfnmsac_vv_f32mf2_mu
#define vfnmsac_vf_f32mf2_tamu __riscv_vfnmsac_vf_f32mf2_mu
#define vfnmsac_vv_f32m1_tamu __riscv_vfnmsac_vv_f32m1_mu
#define vfnmsac_vf_f32m1_tamu __riscv_vfnmsac_vf_f32m1_mu
#define vfnmsac_vv_f32m2_tamu __riscv_vfnmsac_vv_f32m2_mu
#define vfnmsac_vf_f32m2_tamu __riscv_vfnmsac_vf_f32m2_mu
#define vfnmsac_vv_f32m4_tamu __riscv_vfnmsac_vv_f32m4_mu
#define vfnmsac_vf_f32m4_tamu __riscv_vfnmsac_vf_f32m4_mu
#define vfnmsac_vv_f32m8_tamu __riscv_vfnmsac_vv_f32m8_mu
#define vfnmsac_vf_f32m8_tamu __riscv_vfnmsac_vf_f32m8_mu
#define vfnmsac_vv_f64m1_tamu __riscv_vfnmsac_vv_f64m1_mu
#define vfnmsac_vf_f64m1_tamu __riscv_vfnmsac_vf_f64m1_mu
#define vfnmsac_vv_f64m2_tamu __riscv_vfnmsac_vv_f64m2_mu
#define vfnmsac_vf_f64m2_tamu __riscv_vfnmsac_vf_f64m2_mu
#define vfnmsac_vv_f64m4_tamu __riscv_vfnmsac_vv_f64m4_mu
#define vfnmsac_vf_f64m4_tamu __riscv_vfnmsac_vf_f64m4_mu
#define vfnmsac_vv_f64m8_tamu __riscv_vfnmsac_vv_f64m8_mu
#define vfnmsac_vf_f64m8_tamu __riscv_vfnmsac_vf_f64m8_mu
#define vfmadd_vv_f16mf4_tamu __riscv_vfmadd_vv_f16mf4_mu
#define vfmadd_vf_f16mf4_tamu __riscv_vfmadd_vf_f16mf4_mu
#define vfmadd_vv_f16mf2_tamu __riscv_vfmadd_vv_f16mf2_mu
#define vfmadd_vf_f16mf2_tamu __riscv_vfmadd_vf_f16mf2_mu
#define vfmadd_vv_f16m1_tamu __riscv_vfmadd_vv_f16m1_mu
#define vfmadd_vf_f16m1_tamu __riscv_vfmadd_vf_f16m1_mu
#define vfmadd_vv_f16m2_tamu __riscv_vfmadd_vv_f16m2_mu
#define vfmadd_vf_f16m2_tamu __riscv_vfmadd_vf_f16m2_mu
#define vfmadd_vv_f16m4_tamu __riscv_vfmadd_vv_f16m4_mu
#define vfmadd_vf_f16m4_tamu __riscv_vfmadd_vf_f16m4_mu
#define vfmadd_vv_f16m8_tamu __riscv_vfmadd_vv_f16m8_mu
#define vfmadd_vf_f16m8_tamu __riscv_vfmadd_vf_f16m8_mu
#define vfmadd_vv_f32mf2_tamu __riscv_vfmadd_vv_f32mf2_mu
#define vfmadd_vf_f32mf2_tamu __riscv_vfmadd_vf_f32mf2_mu
#define vfmadd_vv_f32m1_tamu __riscv_vfmadd_vv_f32m1_mu
#define vfmadd_vf_f32m1_tamu __riscv_vfmadd_vf_f32m1_mu
#define vfmadd_vv_f32m2_tamu __riscv_vfmadd_vv_f32m2_mu
#define vfmadd_vf_f32m2_tamu __riscv_vfmadd_vf_f32m2_mu
#define vfmadd_vv_f32m4_tamu __riscv_vfmadd_vv_f32m4_mu
#define vfmadd_vf_f32m4_tamu __riscv_vfmadd_vf_f32m4_mu
#define vfmadd_vv_f32m8_tamu __riscv_vfmadd_vv_f32m8_mu
#define vfmadd_vf_f32m8_tamu __riscv_vfmadd_vf_f32m8_mu
#define vfmadd_vv_f64m1_tamu __riscv_vfmadd_vv_f64m1_mu
#define vfmadd_vf_f64m1_tamu __riscv_vfmadd_vf_f64m1_mu
#define vfmadd_vv_f64m2_tamu __riscv_vfmadd_vv_f64m2_mu
#define vfmadd_vf_f64m2_tamu __riscv_vfmadd_vf_f64m2_mu
#define vfmadd_vv_f64m4_tamu __riscv_vfmadd_vv_f64m4_mu
#define vfmadd_vf_f64m4_tamu __riscv_vfmadd_vf_f64m4_mu
#define vfmadd_vv_f64m8_tamu __riscv_vfmadd_vv_f64m8_mu
#define vfmadd_vf_f64m8_tamu __riscv_vfmadd_vf_f64m8_mu
#define vfnmadd_vv_f16mf4_tamu __riscv_vfnmadd_vv_f16mf4_mu
#define vfnmadd_vf_f16mf4_tamu __riscv_vfnmadd_vf_f16mf4_mu
#define vfnmadd_vv_f16mf2_tamu __riscv_vfnmadd_vv_f16mf2_mu
#define vfnmadd_vf_f16mf2_tamu __riscv_vfnmadd_vf_f16mf2_mu
#define vfnmadd_vv_f16m1_tamu __riscv_vfnmadd_vv_f16m1_mu
#define vfnmadd_vf_f16m1_tamu __riscv_vfnmadd_vf_f16m1_mu
#define vfnmadd_vv_f16m2_tamu __riscv_vfnmadd_vv_f16m2_mu
#define vfnmadd_vf_f16m2_tamu __riscv_vfnmadd_vf_f16m2_mu
#define vfnmadd_vv_f16m4_tamu __riscv_vfnmadd_vv_f16m4_mu
#define vfnmadd_vf_f16m4_tamu __riscv_vfnmadd_vf_f16m4_mu
#define vfnmadd_vv_f16m8_tamu __riscv_vfnmadd_vv_f16m8_mu
#define vfnmadd_vf_f16m8_tamu __riscv_vfnmadd_vf_f16m8_mu
#define vfnmadd_vv_f32mf2_tamu __riscv_vfnmadd_vv_f32mf2_mu
#define vfnmadd_vf_f32mf2_tamu __riscv_vfnmadd_vf_f32mf2_mu
#define vfnmadd_vv_f32m1_tamu __riscv_vfnmadd_vv_f32m1_mu
#define vfnmadd_vf_f32m1_tamu __riscv_vfnmadd_vf_f32m1_mu
#define vfnmadd_vv_f32m2_tamu __riscv_vfnmadd_vv_f32m2_mu
#define vfnmadd_vf_f32m2_tamu __riscv_vfnmadd_vf_f32m2_mu
#define vfnmadd_vv_f32m4_tamu __riscv_vfnmadd_vv_f32m4_mu
#define vfnmadd_vf_f32m4_tamu __riscv_vfnmadd_vf_f32m4_mu
#define vfnmadd_vv_f32m8_tamu __riscv_vfnmadd_vv_f32m8_mu
#define vfnmadd_vf_f32m8_tamu __riscv_vfnmadd_vf_f32m8_mu
#define vfnmadd_vv_f64m1_tamu __riscv_vfnmadd_vv_f64m1_mu
#define vfnmadd_vf_f64m1_tamu __riscv_vfnmadd_vf_f64m1_mu
#define vfnmadd_vv_f64m2_tamu __riscv_vfnmadd_vv_f64m2_mu
#define vfnmadd_vf_f64m2_tamu __riscv_vfnmadd_vf_f64m2_mu
#define vfnmadd_vv_f64m4_tamu __riscv_vfnmadd_vv_f64m4_mu
#define vfnmadd_vf_f64m4_tamu __riscv_vfnmadd_vf_f64m4_mu
#define vfnmadd_vv_f64m8_tamu __riscv_vfnmadd_vv_f64m8_mu
#define vfnmadd_vf_f64m8_tamu __riscv_vfnmadd_vf_f64m8_mu
#define vfmsub_vv_f16mf4_tamu __riscv_vfmsub_vv_f16mf4_mu
#define vfmsub_vf_f16mf4_tamu __riscv_vfmsub_vf_f16mf4_mu
#define vfmsub_vv_f16mf2_tamu __riscv_vfmsub_vv_f16mf2_mu
#define vfmsub_vf_f16mf2_tamu __riscv_vfmsub_vf_f16mf2_mu
#define vfmsub_vv_f16m1_tamu __riscv_vfmsub_vv_f16m1_mu
#define vfmsub_vf_f16m1_tamu __riscv_vfmsub_vf_f16m1_mu
#define vfmsub_vv_f16m2_tamu __riscv_vfmsub_vv_f16m2_mu
#define vfmsub_vf_f16m2_tamu __riscv_vfmsub_vf_f16m2_mu
#define vfmsub_vv_f16m4_tamu __riscv_vfmsub_vv_f16m4_mu
#define vfmsub_vf_f16m4_tamu __riscv_vfmsub_vf_f16m4_mu
#define vfmsub_vv_f16m8_tamu __riscv_vfmsub_vv_f16m8_mu
#define vfmsub_vf_f16m8_tamu __riscv_vfmsub_vf_f16m8_mu
#define vfmsub_vv_f32mf2_tamu __riscv_vfmsub_vv_f32mf2_mu
#define vfmsub_vf_f32mf2_tamu __riscv_vfmsub_vf_f32mf2_mu
#define vfmsub_vv_f32m1_tamu __riscv_vfmsub_vv_f32m1_mu
#define vfmsub_vf_f32m1_tamu __riscv_vfmsub_vf_f32m1_mu
#define vfmsub_vv_f32m2_tamu __riscv_vfmsub_vv_f32m2_mu
#define vfmsub_vf_f32m2_tamu __riscv_vfmsub_vf_f32m2_mu
#define vfmsub_vv_f32m4_tamu __riscv_vfmsub_vv_f32m4_mu
#define vfmsub_vf_f32m4_tamu __riscv_vfmsub_vf_f32m4_mu
#define vfmsub_vv_f32m8_tamu __riscv_vfmsub_vv_f32m8_mu
#define vfmsub_vf_f32m8_tamu __riscv_vfmsub_vf_f32m8_mu
#define vfmsub_vv_f64m1_tamu __riscv_vfmsub_vv_f64m1_mu
#define vfmsub_vf_f64m1_tamu __riscv_vfmsub_vf_f64m1_mu
#define vfmsub_vv_f64m2_tamu __riscv_vfmsub_vv_f64m2_mu
#define vfmsub_vf_f64m2_tamu __riscv_vfmsub_vf_f64m2_mu
#define vfmsub_vv_f64m4_tamu __riscv_vfmsub_vv_f64m4_mu
#define vfmsub_vf_f64m4_tamu __riscv_vfmsub_vf_f64m4_mu
#define vfmsub_vv_f64m8_tamu __riscv_vfmsub_vv_f64m8_mu
#define vfmsub_vf_f64m8_tamu __riscv_vfmsub_vf_f64m8_mu
#define vfnmsub_vv_f16mf4_tamu __riscv_vfnmsub_vv_f16mf4_mu
#define vfnmsub_vf_f16mf4_tamu __riscv_vfnmsub_vf_f16mf4_mu
#define vfnmsub_vv_f16mf2_tamu __riscv_vfnmsub_vv_f16mf2_mu
#define vfnmsub_vf_f16mf2_tamu __riscv_vfnmsub_vf_f16mf2_mu
#define vfnmsub_vv_f16m1_tamu __riscv_vfnmsub_vv_f16m1_mu
#define vfnmsub_vf_f16m1_tamu __riscv_vfnmsub_vf_f16m1_mu
#define vfnmsub_vv_f16m2_tamu __riscv_vfnmsub_vv_f16m2_mu
#define vfnmsub_vf_f16m2_tamu __riscv_vfnmsub_vf_f16m2_mu
#define vfnmsub_vv_f16m4_tamu __riscv_vfnmsub_vv_f16m4_mu
#define vfnmsub_vf_f16m4_tamu __riscv_vfnmsub_vf_f16m4_mu
#define vfnmsub_vv_f16m8_tamu __riscv_vfnmsub_vv_f16m8_mu
#define vfnmsub_vf_f16m8_tamu __riscv_vfnmsub_vf_f16m8_mu
#define vfnmsub_vv_f32mf2_tamu __riscv_vfnmsub_vv_f32mf2_mu
#define vfnmsub_vf_f32mf2_tamu __riscv_vfnmsub_vf_f32mf2_mu
#define vfnmsub_vv_f32m1_tamu __riscv_vfnmsub_vv_f32m1_mu
#define vfnmsub_vf_f32m1_tamu __riscv_vfnmsub_vf_f32m1_mu
#define vfnmsub_vv_f32m2_tamu __riscv_vfnmsub_vv_f32m2_mu
#define vfnmsub_vf_f32m2_tamu __riscv_vfnmsub_vf_f32m2_mu
#define vfnmsub_vv_f32m4_tamu __riscv_vfnmsub_vv_f32m4_mu
#define vfnmsub_vf_f32m4_tamu __riscv_vfnmsub_vf_f32m4_mu
#define vfnmsub_vv_f32m8_tamu __riscv_vfnmsub_vv_f32m8_mu
#define vfnmsub_vf_f32m8_tamu __riscv_vfnmsub_vf_f32m8_mu
#define vfnmsub_vv_f64m1_tamu __riscv_vfnmsub_vv_f64m1_mu
#define vfnmsub_vf_f64m1_tamu __riscv_vfnmsub_vf_f64m1_mu
#define vfnmsub_vv_f64m2_tamu __riscv_vfnmsub_vv_f64m2_mu
#define vfnmsub_vf_f64m2_tamu __riscv_vfnmsub_vf_f64m2_mu
#define vfnmsub_vv_f64m4_tamu __riscv_vfnmsub_vv_f64m4_mu
#define vfnmsub_vf_f64m4_tamu __riscv_vfnmsub_vf_f64m4_mu
#define vfnmsub_vv_f64m8_tamu __riscv_vfnmsub_vv_f64m8_mu
#define vfnmsub_vf_f64m8_tamu __riscv_vfnmsub_vf_f64m8_mu
#define vfwmacc_vv_f32mf2_tu __riscv_vfwmacc_vv_f32mf2_tu
#define vfwmacc_vf_f32mf2_tu __riscv_vfwmacc_vf_f32mf2_tu
#define vfwmacc_vv_f32m1_tu __riscv_vfwmacc_vv_f32m1_tu
#define vfwmacc_vf_f32m1_tu __riscv_vfwmacc_vf_f32m1_tu
#define vfwmacc_vv_f32m2_tu __riscv_vfwmacc_vv_f32m2_tu
#define vfwmacc_vf_f32m2_tu __riscv_vfwmacc_vf_f32m2_tu
#define vfwmacc_vv_f32m4_tu __riscv_vfwmacc_vv_f32m4_tu
#define vfwmacc_vf_f32m4_tu __riscv_vfwmacc_vf_f32m4_tu
#define vfwmacc_vv_f32m8_tu __riscv_vfwmacc_vv_f32m8_tu
#define vfwmacc_vf_f32m8_tu __riscv_vfwmacc_vf_f32m8_tu
#define vfwmacc_vv_f64m1_tu __riscv_vfwmacc_vv_f64m1_tu
#define vfwmacc_vf_f64m1_tu __riscv_vfwmacc_vf_f64m1_tu
#define vfwmacc_vv_f64m2_tu __riscv_vfwmacc_vv_f64m2_tu
#define vfwmacc_vf_f64m2_tu __riscv_vfwmacc_vf_f64m2_tu
#define vfwmacc_vv_f64m4_tu __riscv_vfwmacc_vv_f64m4_tu
#define vfwmacc_vf_f64m4_tu __riscv_vfwmacc_vf_f64m4_tu
#define vfwmacc_vv_f64m8_tu __riscv_vfwmacc_vv_f64m8_tu
#define vfwmacc_vf_f64m8_tu __riscv_vfwmacc_vf_f64m8_tu
#define vfwnmacc_vv_f32mf2_tu __riscv_vfwnmacc_vv_f32mf2_tu
#define vfwnmacc_vf_f32mf2_tu __riscv_vfwnmacc_vf_f32mf2_tu
#define vfwnmacc_vv_f32m1_tu __riscv_vfwnmacc_vv_f32m1_tu
#define vfwnmacc_vf_f32m1_tu __riscv_vfwnmacc_vf_f32m1_tu
#define vfwnmacc_vv_f32m2_tu __riscv_vfwnmacc_vv_f32m2_tu
#define vfwnmacc_vf_f32m2_tu __riscv_vfwnmacc_vf_f32m2_tu
#define vfwnmacc_vv_f32m4_tu __riscv_vfwnmacc_vv_f32m4_tu
#define vfwnmacc_vf_f32m4_tu __riscv_vfwnmacc_vf_f32m4_tu
#define vfwnmacc_vv_f32m8_tu __riscv_vfwnmacc_vv_f32m8_tu
#define vfwnmacc_vf_f32m8_tu __riscv_vfwnmacc_vf_f32m8_tu
#define vfwnmacc_vv_f64m1_tu __riscv_vfwnmacc_vv_f64m1_tu
#define vfwnmacc_vf_f64m1_tu __riscv_vfwnmacc_vf_f64m1_tu
#define vfwnmacc_vv_f64m2_tu __riscv_vfwnmacc_vv_f64m2_tu
#define vfwnmacc_vf_f64m2_tu __riscv_vfwnmacc_vf_f64m2_tu
#define vfwnmacc_vv_f64m4_tu __riscv_vfwnmacc_vv_f64m4_tu
#define vfwnmacc_vf_f64m4_tu __riscv_vfwnmacc_vf_f64m4_tu
#define vfwnmacc_vv_f64m8_tu __riscv_vfwnmacc_vv_f64m8_tu
#define vfwnmacc_vf_f64m8_tu __riscv_vfwnmacc_vf_f64m8_tu
#define vfwmsac_vv_f32mf2_tu __riscv_vfwmsac_vv_f32mf2_tu
#define vfwmsac_vf_f32mf2_tu __riscv_vfwmsac_vf_f32mf2_tu
#define vfwmsac_vv_f32m1_tu __riscv_vfwmsac_vv_f32m1_tu
#define vfwmsac_vf_f32m1_tu __riscv_vfwmsac_vf_f32m1_tu
#define vfwmsac_vv_f32m2_tu __riscv_vfwmsac_vv_f32m2_tu
#define vfwmsac_vf_f32m2_tu __riscv_vfwmsac_vf_f32m2_tu
#define vfwmsac_vv_f32m4_tu __riscv_vfwmsac_vv_f32m4_tu
#define vfwmsac_vf_f32m4_tu __riscv_vfwmsac_vf_f32m4_tu
#define vfwmsac_vv_f32m8_tu __riscv_vfwmsac_vv_f32m8_tu
#define vfwmsac_vf_f32m8_tu __riscv_vfwmsac_vf_f32m8_tu
#define vfwmsac_vv_f64m1_tu __riscv_vfwmsac_vv_f64m1_tu
#define vfwmsac_vf_f64m1_tu __riscv_vfwmsac_vf_f64m1_tu
#define vfwmsac_vv_f64m2_tu __riscv_vfwmsac_vv_f64m2_tu
#define vfwmsac_vf_f64m2_tu __riscv_vfwmsac_vf_f64m2_tu
#define vfwmsac_vv_f64m4_tu __riscv_vfwmsac_vv_f64m4_tu
#define vfwmsac_vf_f64m4_tu __riscv_vfwmsac_vf_f64m4_tu
#define vfwmsac_vv_f64m8_tu __riscv_vfwmsac_vv_f64m8_tu
#define vfwmsac_vf_f64m8_tu __riscv_vfwmsac_vf_f64m8_tu
#define vfwnmsac_vv_f32mf2_tu __riscv_vfwnmsac_vv_f32mf2_tu
#define vfwnmsac_vf_f32mf2_tu __riscv_vfwnmsac_vf_f32mf2_tu
#define vfwnmsac_vv_f32m1_tu __riscv_vfwnmsac_vv_f32m1_tu
#define vfwnmsac_vf_f32m1_tu __riscv_vfwnmsac_vf_f32m1_tu
#define vfwnmsac_vv_f32m2_tu __riscv_vfwnmsac_vv_f32m2_tu
#define vfwnmsac_vf_f32m2_tu __riscv_vfwnmsac_vf_f32m2_tu
#define vfwnmsac_vv_f32m4_tu __riscv_vfwnmsac_vv_f32m4_tu
#define vfwnmsac_vf_f32m4_tu __riscv_vfwnmsac_vf_f32m4_tu
#define vfwnmsac_vv_f32m8_tu __riscv_vfwnmsac_vv_f32m8_tu
#define vfwnmsac_vf_f32m8_tu __riscv_vfwnmsac_vf_f32m8_tu
#define vfwnmsac_vv_f64m1_tu __riscv_vfwnmsac_vv_f64m1_tu
#define vfwnmsac_vf_f64m1_tu __riscv_vfwnmsac_vf_f64m1_tu
#define vfwnmsac_vv_f64m2_tu __riscv_vfwnmsac_vv_f64m2_tu
#define vfwnmsac_vf_f64m2_tu __riscv_vfwnmsac_vf_f64m2_tu
#define vfwnmsac_vv_f64m4_tu __riscv_vfwnmsac_vv_f64m4_tu
#define vfwnmsac_vf_f64m4_tu __riscv_vfwnmsac_vf_f64m4_tu
#define vfwnmsac_vv_f64m8_tu __riscv_vfwnmsac_vv_f64m8_tu
#define vfwnmsac_vf_f64m8_tu __riscv_vfwnmsac_vf_f64m8_tu
#define vfwmacc_vv_f32mf2_ta __riscv_vfwmacc_vv_f32mf2
#define vfwmacc_vf_f32mf2_ta __riscv_vfwmacc_vf_f32mf2
#define vfwmacc_vv_f32m1_ta __riscv_vfwmacc_vv_f32m1
#define vfwmacc_vf_f32m1_ta __riscv_vfwmacc_vf_f32m1
#define vfwmacc_vv_f32m2_ta __riscv_vfwmacc_vv_f32m2
#define vfwmacc_vf_f32m2_ta __riscv_vfwmacc_vf_f32m2
#define vfwmacc_vv_f32m4_ta __riscv_vfwmacc_vv_f32m4
#define vfwmacc_vf_f32m4_ta __riscv_vfwmacc_vf_f32m4
#define vfwmacc_vv_f32m8_ta __riscv_vfwmacc_vv_f32m8
#define vfwmacc_vf_f32m8_ta __riscv_vfwmacc_vf_f32m8
#define vfwmacc_vv_f64m1_ta __riscv_vfwmacc_vv_f64m1
#define vfwmacc_vf_f64m1_ta __riscv_vfwmacc_vf_f64m1
#define vfwmacc_vv_f64m2_ta __riscv_vfwmacc_vv_f64m2
#define vfwmacc_vf_f64m2_ta __riscv_vfwmacc_vf_f64m2
#define vfwmacc_vv_f64m4_ta __riscv_vfwmacc_vv_f64m4
#define vfwmacc_vf_f64m4_ta __riscv_vfwmacc_vf_f64m4
#define vfwmacc_vv_f64m8_ta __riscv_vfwmacc_vv_f64m8
#define vfwmacc_vf_f64m8_ta __riscv_vfwmacc_vf_f64m8
#define vfwnmacc_vv_f32mf2_ta __riscv_vfwnmacc_vv_f32mf2
#define vfwnmacc_vf_f32mf2_ta __riscv_vfwnmacc_vf_f32mf2
#define vfwnmacc_vv_f32m1_ta __riscv_vfwnmacc_vv_f32m1
#define vfwnmacc_vf_f32m1_ta __riscv_vfwnmacc_vf_f32m1
#define vfwnmacc_vv_f32m2_ta __riscv_vfwnmacc_vv_f32m2
#define vfwnmacc_vf_f32m2_ta __riscv_vfwnmacc_vf_f32m2
#define vfwnmacc_vv_f32m4_ta __riscv_vfwnmacc_vv_f32m4
#define vfwnmacc_vf_f32m4_ta __riscv_vfwnmacc_vf_f32m4
#define vfwnmacc_vv_f32m8_ta __riscv_vfwnmacc_vv_f32m8
#define vfwnmacc_vf_f32m8_ta __riscv_vfwnmacc_vf_f32m8
#define vfwnmacc_vv_f64m1_ta __riscv_vfwnmacc_vv_f64m1
#define vfwnmacc_vf_f64m1_ta __riscv_vfwnmacc_vf_f64m1
#define vfwnmacc_vv_f64m2_ta __riscv_vfwnmacc_vv_f64m2
#define vfwnmacc_vf_f64m2_ta __riscv_vfwnmacc_vf_f64m2
#define vfwnmacc_vv_f64m4_ta __riscv_vfwnmacc_vv_f64m4
#define vfwnmacc_vf_f64m4_ta __riscv_vfwnmacc_vf_f64m4
#define vfwnmacc_vv_f64m8_ta __riscv_vfwnmacc_vv_f64m8
#define vfwnmacc_vf_f64m8_ta __riscv_vfwnmacc_vf_f64m8
#define vfwmsac_vv_f32mf2_ta __riscv_vfwmsac_vv_f32mf2
#define vfwmsac_vf_f32mf2_ta __riscv_vfwmsac_vf_f32mf2
#define vfwmsac_vv_f32m1_ta __riscv_vfwmsac_vv_f32m1
#define vfwmsac_vf_f32m1_ta __riscv_vfwmsac_vf_f32m1
#define vfwmsac_vv_f32m2_ta __riscv_vfwmsac_vv_f32m2
#define vfwmsac_vf_f32m2_ta __riscv_vfwmsac_vf_f32m2
#define vfwmsac_vv_f32m4_ta __riscv_vfwmsac_vv_f32m4
#define vfwmsac_vf_f32m4_ta __riscv_vfwmsac_vf_f32m4
#define vfwmsac_vv_f32m8_ta __riscv_vfwmsac_vv_f32m8
#define vfwmsac_vf_f32m8_ta __riscv_vfwmsac_vf_f32m8
#define vfwmsac_vv_f64m1_ta __riscv_vfwmsac_vv_f64m1
#define vfwmsac_vf_f64m1_ta __riscv_vfwmsac_vf_f64m1
#define vfwmsac_vv_f64m2_ta __riscv_vfwmsac_vv_f64m2
#define vfwmsac_vf_f64m2_ta __riscv_vfwmsac_vf_f64m2
#define vfwmsac_vv_f64m4_ta __riscv_vfwmsac_vv_f64m4
#define vfwmsac_vf_f64m4_ta __riscv_vfwmsac_vf_f64m4
#define vfwmsac_vv_f64m8_ta __riscv_vfwmsac_vv_f64m8
#define vfwmsac_vf_f64m8_ta __riscv_vfwmsac_vf_f64m8
#define vfwnmsac_vv_f32mf2_ta __riscv_vfwnmsac_vv_f32mf2
#define vfwnmsac_vf_f32mf2_ta __riscv_vfwnmsac_vf_f32mf2
#define vfwnmsac_vv_f32m1_ta __riscv_vfwnmsac_vv_f32m1
#define vfwnmsac_vf_f32m1_ta __riscv_vfwnmsac_vf_f32m1
#define vfwnmsac_vv_f32m2_ta __riscv_vfwnmsac_vv_f32m2
#define vfwnmsac_vf_f32m2_ta __riscv_vfwnmsac_vf_f32m2
#define vfwnmsac_vv_f32m4_ta __riscv_vfwnmsac_vv_f32m4
#define vfwnmsac_vf_f32m4_ta __riscv_vfwnmsac_vf_f32m4
#define vfwnmsac_vv_f32m8_ta __riscv_vfwnmsac_vv_f32m8
#define vfwnmsac_vf_f32m8_ta __riscv_vfwnmsac_vf_f32m8
#define vfwnmsac_vv_f64m1_ta __riscv_vfwnmsac_vv_f64m1
#define vfwnmsac_vf_f64m1_ta __riscv_vfwnmsac_vf_f64m1
#define vfwnmsac_vv_f64m2_ta __riscv_vfwnmsac_vv_f64m2
#define vfwnmsac_vf_f64m2_ta __riscv_vfwnmsac_vf_f64m2
#define vfwnmsac_vv_f64m4_ta __riscv_vfwnmsac_vv_f64m4
#define vfwnmsac_vf_f64m4_ta __riscv_vfwnmsac_vf_f64m4
#define vfwnmsac_vv_f64m8_ta __riscv_vfwnmsac_vv_f64m8
#define vfwnmsac_vf_f64m8_ta __riscv_vfwnmsac_vf_f64m8
// masked functions
#define vfwmacc_vv_f32mf2_tuma __riscv_vfwmacc_vv_f32mf2_tum
#define vfwmacc_vf_f32mf2_tuma __riscv_vfwmacc_vf_f32mf2_tum
#define vfwmacc_vv_f32m1_tuma __riscv_vfwmacc_vv_f32m1_tum
#define vfwmacc_vf_f32m1_tuma __riscv_vfwmacc_vf_f32m1_tum
#define vfwmacc_vv_f32m2_tuma __riscv_vfwmacc_vv_f32m2_tum
#define vfwmacc_vf_f32m2_tuma __riscv_vfwmacc_vf_f32m2_tum
#define vfwmacc_vv_f32m4_tuma __riscv_vfwmacc_vv_f32m4_tum
#define vfwmacc_vf_f32m4_tuma __riscv_vfwmacc_vf_f32m4_tum
#define vfwmacc_vv_f32m8_tuma __riscv_vfwmacc_vv_f32m8_tum
#define vfwmacc_vf_f32m8_tuma __riscv_vfwmacc_vf_f32m8_tum
#define vfwmacc_vv_f64m1_tuma __riscv_vfwmacc_vv_f64m1_tum
#define vfwmacc_vf_f64m1_tuma __riscv_vfwmacc_vf_f64m1_tum
#define vfwmacc_vv_f64m2_tuma __riscv_vfwmacc_vv_f64m2_tum
#define vfwmacc_vf_f64m2_tuma __riscv_vfwmacc_vf_f64m2_tum
#define vfwmacc_vv_f64m4_tuma __riscv_vfwmacc_vv_f64m4_tum
#define vfwmacc_vf_f64m4_tuma __riscv_vfwmacc_vf_f64m4_tum
#define vfwmacc_vv_f64m8_tuma __riscv_vfwmacc_vv_f64m8_tum
#define vfwmacc_vf_f64m8_tuma __riscv_vfwmacc_vf_f64m8_tum
#define vfwnmacc_vv_f32mf2_tuma __riscv_vfwnmacc_vv_f32mf2_tum
#define vfwnmacc_vf_f32mf2_tuma __riscv_vfwnmacc_vf_f32mf2_tum
#define vfwnmacc_vv_f32m1_tuma __riscv_vfwnmacc_vv_f32m1_tum
#define vfwnmacc_vf_f32m1_tuma __riscv_vfwnmacc_vf_f32m1_tum
#define vfwnmacc_vv_f32m2_tuma __riscv_vfwnmacc_vv_f32m2_tum
#define vfwnmacc_vf_f32m2_tuma __riscv_vfwnmacc_vf_f32m2_tum
#define vfwnmacc_vv_f32m4_tuma __riscv_vfwnmacc_vv_f32m4_tum
#define vfwnmacc_vf_f32m4_tuma __riscv_vfwnmacc_vf_f32m4_tum
#define vfwnmacc_vv_f32m8_tuma __riscv_vfwnmacc_vv_f32m8_tum
#define vfwnmacc_vf_f32m8_tuma __riscv_vfwnmacc_vf_f32m8_tum
#define vfwnmacc_vv_f64m1_tuma __riscv_vfwnmacc_vv_f64m1_tum
#define vfwnmacc_vf_f64m1_tuma __riscv_vfwnmacc_vf_f64m1_tum
#define vfwnmacc_vv_f64m2_tuma __riscv_vfwnmacc_vv_f64m2_tum
#define vfwnmacc_vf_f64m2_tuma __riscv_vfwnmacc_vf_f64m2_tum
#define vfwnmacc_vv_f64m4_tuma __riscv_vfwnmacc_vv_f64m4_tum
#define vfwnmacc_vf_f64m4_tuma __riscv_vfwnmacc_vf_f64m4_tum
#define vfwnmacc_vv_f64m8_tuma __riscv_vfwnmacc_vv_f64m8_tum
#define vfwnmacc_vf_f64m8_tuma __riscv_vfwnmacc_vf_f64m8_tum
#define vfwmsac_vv_f32mf2_tuma __riscv_vfwmsac_vv_f32mf2_tum
#define vfwmsac_vf_f32mf2_tuma __riscv_vfwmsac_vf_f32mf2_tum
#define vfwmsac_vv_f32m1_tuma __riscv_vfwmsac_vv_f32m1_tum
#define vfwmsac_vf_f32m1_tuma __riscv_vfwmsac_vf_f32m1_tum
#define vfwmsac_vv_f32m2_tuma __riscv_vfwmsac_vv_f32m2_tum
#define vfwmsac_vf_f32m2_tuma __riscv_vfwmsac_vf_f32m2_tum
#define vfwmsac_vv_f32m4_tuma __riscv_vfwmsac_vv_f32m4_tum
#define vfwmsac_vf_f32m4_tuma __riscv_vfwmsac_vf_f32m4_tum
#define vfwmsac_vv_f32m8_tuma __riscv_vfwmsac_vv_f32m8_tum
#define vfwmsac_vf_f32m8_tuma __riscv_vfwmsac_vf_f32m8_tum
#define vfwmsac_vv_f64m1_tuma __riscv_vfwmsac_vv_f64m1_tum
#define vfwmsac_vf_f64m1_tuma __riscv_vfwmsac_vf_f64m1_tum
#define vfwmsac_vv_f64m2_tuma __riscv_vfwmsac_vv_f64m2_tum
#define vfwmsac_vf_f64m2_tuma __riscv_vfwmsac_vf_f64m2_tum
#define vfwmsac_vv_f64m4_tuma __riscv_vfwmsac_vv_f64m4_tum
#define vfwmsac_vf_f64m4_tuma __riscv_vfwmsac_vf_f64m4_tum
#define vfwmsac_vv_f64m8_tuma __riscv_vfwmsac_vv_f64m8_tum
#define vfwmsac_vf_f64m8_tuma __riscv_vfwmsac_vf_f64m8_tum
#define vfwnmsac_vv_f32mf2_tuma __riscv_vfwnmsac_vv_f32mf2_tum
#define vfwnmsac_vf_f32mf2_tuma __riscv_vfwnmsac_vf_f32mf2_tum
#define vfwnmsac_vv_f32m1_tuma __riscv_vfwnmsac_vv_f32m1_tum
#define vfwnmsac_vf_f32m1_tuma __riscv_vfwnmsac_vf_f32m1_tum
#define vfwnmsac_vv_f32m2_tuma __riscv_vfwnmsac_vv_f32m2_tum
#define vfwnmsac_vf_f32m2_tuma __riscv_vfwnmsac_vf_f32m2_tum
#define vfwnmsac_vv_f32m4_tuma __riscv_vfwnmsac_vv_f32m4_tum
#define vfwnmsac_vf_f32m4_tuma __riscv_vfwnmsac_vf_f32m4_tum
#define vfwnmsac_vv_f32m8_tuma __riscv_vfwnmsac_vv_f32m8_tum
#define vfwnmsac_vf_f32m8_tuma __riscv_vfwnmsac_vf_f32m8_tum
#define vfwnmsac_vv_f64m1_tuma __riscv_vfwnmsac_vv_f64m1_tum
#define vfwnmsac_vf_f64m1_tuma __riscv_vfwnmsac_vf_f64m1_tum
#define vfwnmsac_vv_f64m2_tuma __riscv_vfwnmsac_vv_f64m2_tum
#define vfwnmsac_vf_f64m2_tuma __riscv_vfwnmsac_vf_f64m2_tum
#define vfwnmsac_vv_f64m4_tuma __riscv_vfwnmsac_vv_f64m4_tum
#define vfwnmsac_vf_f64m4_tuma __riscv_vfwnmsac_vf_f64m4_tum
#define vfwnmsac_vv_f64m8_tuma __riscv_vfwnmsac_vv_f64m8_tum
#define vfwnmsac_vf_f64m8_tuma __riscv_vfwnmsac_vf_f64m8_tum
// masked functions
#define vfwmacc_vv_f32mf2_tumu __riscv_vfwmacc_vv_f32mf2_tumu
#define vfwmacc_vf_f32mf2_tumu __riscv_vfwmacc_vf_f32mf2_tumu
#define vfwmacc_vv_f32m1_tumu __riscv_vfwmacc_vv_f32m1_tumu
#define vfwmacc_vf_f32m1_tumu __riscv_vfwmacc_vf_f32m1_tumu
#define vfwmacc_vv_f32m2_tumu __riscv_vfwmacc_vv_f32m2_tumu
#define vfwmacc_vf_f32m2_tumu __riscv_vfwmacc_vf_f32m2_tumu
#define vfwmacc_vv_f32m4_tumu __riscv_vfwmacc_vv_f32m4_tumu
#define vfwmacc_vf_f32m4_tumu __riscv_vfwmacc_vf_f32m4_tumu
#define vfwmacc_vv_f32m8_tumu __riscv_vfwmacc_vv_f32m8_tumu
#define vfwmacc_vf_f32m8_tumu __riscv_vfwmacc_vf_f32m8_tumu
#define vfwmacc_vv_f64m1_tumu __riscv_vfwmacc_vv_f64m1_tumu
#define vfwmacc_vf_f64m1_tumu __riscv_vfwmacc_vf_f64m1_tumu
#define vfwmacc_vv_f64m2_tumu __riscv_vfwmacc_vv_f64m2_tumu
#define vfwmacc_vf_f64m2_tumu __riscv_vfwmacc_vf_f64m2_tumu
#define vfwmacc_vv_f64m4_tumu __riscv_vfwmacc_vv_f64m4_tumu
#define vfwmacc_vf_f64m4_tumu __riscv_vfwmacc_vf_f64m4_tumu
#define vfwmacc_vv_f64m8_tumu __riscv_vfwmacc_vv_f64m8_tumu
#define vfwmacc_vf_f64m8_tumu __riscv_vfwmacc_vf_f64m8_tumu
#define vfwnmacc_vv_f32mf2_tumu __riscv_vfwnmacc_vv_f32mf2_tumu
#define vfwnmacc_vf_f32mf2_tumu __riscv_vfwnmacc_vf_f32mf2_tumu
#define vfwnmacc_vv_f32m1_tumu __riscv_vfwnmacc_vv_f32m1_tumu
#define vfwnmacc_vf_f32m1_tumu __riscv_vfwnmacc_vf_f32m1_tumu
#define vfwnmacc_vv_f32m2_tumu __riscv_vfwnmacc_vv_f32m2_tumu
#define vfwnmacc_vf_f32m2_tumu __riscv_vfwnmacc_vf_f32m2_tumu
#define vfwnmacc_vv_f32m4_tumu __riscv_vfwnmacc_vv_f32m4_tumu
#define vfwnmacc_vf_f32m4_tumu __riscv_vfwnmacc_vf_f32m4_tumu
#define vfwnmacc_vv_f32m8_tumu __riscv_vfwnmacc_vv_f32m8_tumu
#define vfwnmacc_vf_f32m8_tumu __riscv_vfwnmacc_vf_f32m8_tumu
#define vfwnmacc_vv_f64m1_tumu __riscv_vfwnmacc_vv_f64m1_tumu
#define vfwnmacc_vf_f64m1_tumu __riscv_vfwnmacc_vf_f64m1_tumu
#define vfwnmacc_vv_f64m2_tumu __riscv_vfwnmacc_vv_f64m2_tumu
#define vfwnmacc_vf_f64m2_tumu __riscv_vfwnmacc_vf_f64m2_tumu
#define vfwnmacc_vv_f64m4_tumu __riscv_vfwnmacc_vv_f64m4_tumu
#define vfwnmacc_vf_f64m4_tumu __riscv_vfwnmacc_vf_f64m4_tumu
#define vfwnmacc_vv_f64m8_tumu __riscv_vfwnmacc_vv_f64m8_tumu
#define vfwnmacc_vf_f64m8_tumu __riscv_vfwnmacc_vf_f64m8_tumu
#define vfwmsac_vv_f32mf2_tumu __riscv_vfwmsac_vv_f32mf2_tumu
#define vfwmsac_vf_f32mf2_tumu __riscv_vfwmsac_vf_f32mf2_tumu
#define vfwmsac_vv_f32m1_tumu __riscv_vfwmsac_vv_f32m1_tumu
#define vfwmsac_vf_f32m1_tumu __riscv_vfwmsac_vf_f32m1_tumu
#define vfwmsac_vv_f32m2_tumu __riscv_vfwmsac_vv_f32m2_tumu
#define vfwmsac_vf_f32m2_tumu __riscv_vfwmsac_vf_f32m2_tumu
#define vfwmsac_vv_f32m4_tumu __riscv_vfwmsac_vv_f32m4_tumu
#define vfwmsac_vf_f32m4_tumu __riscv_vfwmsac_vf_f32m4_tumu
#define vfwmsac_vv_f32m8_tumu __riscv_vfwmsac_vv_f32m8_tumu
#define vfwmsac_vf_f32m8_tumu __riscv_vfwmsac_vf_f32m8_tumu
#define vfwmsac_vv_f64m1_tumu __riscv_vfwmsac_vv_f64m1_tumu
#define vfwmsac_vf_f64m1_tumu __riscv_vfwmsac_vf_f64m1_tumu
#define vfwmsac_vv_f64m2_tumu __riscv_vfwmsac_vv_f64m2_tumu
#define vfwmsac_vf_f64m2_tumu __riscv_vfwmsac_vf_f64m2_tumu
#define vfwmsac_vv_f64m4_tumu __riscv_vfwmsac_vv_f64m4_tumu
#define vfwmsac_vf_f64m4_tumu __riscv_vfwmsac_vf_f64m4_tumu
#define vfwmsac_vv_f64m8_tumu __riscv_vfwmsac_vv_f64m8_tumu
#define vfwmsac_vf_f64m8_tumu __riscv_vfwmsac_vf_f64m8_tumu
#define vfwnmsac_vv_f32mf2_tumu __riscv_vfwnmsac_vv_f32mf2_tumu
#define vfwnmsac_vf_f32mf2_tumu __riscv_vfwnmsac_vf_f32mf2_tumu
#define vfwnmsac_vv_f32m1_tumu __riscv_vfwnmsac_vv_f32m1_tumu
#define vfwnmsac_vf_f32m1_tumu __riscv_vfwnmsac_vf_f32m1_tumu
#define vfwnmsac_vv_f32m2_tumu __riscv_vfwnmsac_vv_f32m2_tumu
#define vfwnmsac_vf_f32m2_tumu __riscv_vfwnmsac_vf_f32m2_tumu
#define vfwnmsac_vv_f32m4_tumu __riscv_vfwnmsac_vv_f32m4_tumu
#define vfwnmsac_vf_f32m4_tumu __riscv_vfwnmsac_vf_f32m4_tumu
#define vfwnmsac_vv_f32m8_tumu __riscv_vfwnmsac_vv_f32m8_tumu
#define vfwnmsac_vf_f32m8_tumu __riscv_vfwnmsac_vf_f32m8_tumu
#define vfwnmsac_vv_f64m1_tumu __riscv_vfwnmsac_vv_f64m1_tumu
#define vfwnmsac_vf_f64m1_tumu __riscv_vfwnmsac_vf_f64m1_tumu
#define vfwnmsac_vv_f64m2_tumu __riscv_vfwnmsac_vv_f64m2_tumu
#define vfwnmsac_vf_f64m2_tumu __riscv_vfwnmsac_vf_f64m2_tumu
#define vfwnmsac_vv_f64m4_tumu __riscv_vfwnmsac_vv_f64m4_tumu
#define vfwnmsac_vf_f64m4_tumu __riscv_vfwnmsac_vf_f64m4_tumu
#define vfwnmsac_vv_f64m8_tumu __riscv_vfwnmsac_vv_f64m8_tumu
#define vfwnmsac_vf_f64m8_tumu __riscv_vfwnmsac_vf_f64m8_tumu
// masked functions
#define vfwmacc_vv_f32mf2_tama __riscv_vfwmacc_vv_f32mf2_m
#define vfwmacc_vf_f32mf2_tama __riscv_vfwmacc_vf_f32mf2_m
#define vfwmacc_vv_f32m1_tama __riscv_vfwmacc_vv_f32m1_m
#define vfwmacc_vf_f32m1_tama __riscv_vfwmacc_vf_f32m1_m
#define vfwmacc_vv_f32m2_tama __riscv_vfwmacc_vv_f32m2_m
#define vfwmacc_vf_f32m2_tama __riscv_vfwmacc_vf_f32m2_m
#define vfwmacc_vv_f32m4_tama __riscv_vfwmacc_vv_f32m4_m
#define vfwmacc_vf_f32m4_tama __riscv_vfwmacc_vf_f32m4_m
#define vfwmacc_vv_f32m8_tama __riscv_vfwmacc_vv_f32m8_m
#define vfwmacc_vf_f32m8_tama __riscv_vfwmacc_vf_f32m8_m
#define vfwmacc_vv_f64m1_tama __riscv_vfwmacc_vv_f64m1_m
#define vfwmacc_vf_f64m1_tama __riscv_vfwmacc_vf_f64m1_m
#define vfwmacc_vv_f64m2_tama __riscv_vfwmacc_vv_f64m2_m
#define vfwmacc_vf_f64m2_tama __riscv_vfwmacc_vf_f64m2_m
#define vfwmacc_vv_f64m4_tama __riscv_vfwmacc_vv_f64m4_m
#define vfwmacc_vf_f64m4_tama __riscv_vfwmacc_vf_f64m4_m
#define vfwmacc_vv_f64m8_tama __riscv_vfwmacc_vv_f64m8_m
#define vfwmacc_vf_f64m8_tama __riscv_vfwmacc_vf_f64m8_m
#define vfwnmacc_vv_f32mf2_tama __riscv_vfwnmacc_vv_f32mf2_m
#define vfwnmacc_vf_f32mf2_tama __riscv_vfwnmacc_vf_f32mf2_m
#define vfwnmacc_vv_f32m1_tama __riscv_vfwnmacc_vv_f32m1_m
#define vfwnmacc_vf_f32m1_tama __riscv_vfwnmacc_vf_f32m1_m
#define vfwnmacc_vv_f32m2_tama __riscv_vfwnmacc_vv_f32m2_m
#define vfwnmacc_vf_f32m2_tama __riscv_vfwnmacc_vf_f32m2_m
#define vfwnmacc_vv_f32m4_tama __riscv_vfwnmacc_vv_f32m4_m
#define vfwnmacc_vf_f32m4_tama __riscv_vfwnmacc_vf_f32m4_m
#define vfwnmacc_vv_f32m8_tama __riscv_vfwnmacc_vv_f32m8_m
#define vfwnmacc_vf_f32m8_tama __riscv_vfwnmacc_vf_f32m8_m
#define vfwnmacc_vv_f64m1_tama __riscv_vfwnmacc_vv_f64m1_m
#define vfwnmacc_vf_f64m1_tama __riscv_vfwnmacc_vf_f64m1_m
#define vfwnmacc_vv_f64m2_tama __riscv_vfwnmacc_vv_f64m2_m
#define vfwnmacc_vf_f64m2_tama __riscv_vfwnmacc_vf_f64m2_m
#define vfwnmacc_vv_f64m4_tama __riscv_vfwnmacc_vv_f64m4_m
#define vfwnmacc_vf_f64m4_tama __riscv_vfwnmacc_vf_f64m4_m
#define vfwnmacc_vv_f64m8_tama __riscv_vfwnmacc_vv_f64m8_m
#define vfwnmacc_vf_f64m8_tama __riscv_vfwnmacc_vf_f64m8_m
#define vfwmsac_vv_f32mf2_tama __riscv_vfwmsac_vv_f32mf2_m
#define vfwmsac_vf_f32mf2_tama __riscv_vfwmsac_vf_f32mf2_m
#define vfwmsac_vv_f32m1_tama __riscv_vfwmsac_vv_f32m1_m
#define vfwmsac_vf_f32m1_tama __riscv_vfwmsac_vf_f32m1_m
#define vfwmsac_vv_f32m2_tama __riscv_vfwmsac_vv_f32m2_m
#define vfwmsac_vf_f32m2_tama __riscv_vfwmsac_vf_f32m2_m
#define vfwmsac_vv_f32m4_tama __riscv_vfwmsac_vv_f32m4_m
#define vfwmsac_vf_f32m4_tama __riscv_vfwmsac_vf_f32m4_m
#define vfwmsac_vv_f32m8_tama __riscv_vfwmsac_vv_f32m8_m
#define vfwmsac_vf_f32m8_tama __riscv_vfwmsac_vf_f32m8_m
#define vfwmsac_vv_f64m1_tama __riscv_vfwmsac_vv_f64m1_m
#define vfwmsac_vf_f64m1_tama __riscv_vfwmsac_vf_f64m1_m
#define vfwmsac_vv_f64m2_tama __riscv_vfwmsac_vv_f64m2_m
#define vfwmsac_vf_f64m2_tama __riscv_vfwmsac_vf_f64m2_m
#define vfwmsac_vv_f64m4_tama __riscv_vfwmsac_vv_f64m4_m
#define vfwmsac_vf_f64m4_tama __riscv_vfwmsac_vf_f64m4_m
#define vfwmsac_vv_f64m8_tama __riscv_vfwmsac_vv_f64m8_m
#define vfwmsac_vf_f64m8_tama __riscv_vfwmsac_vf_f64m8_m
#define vfwnmsac_vv_f32mf2_tama __riscv_vfwnmsac_vv_f32mf2_m
#define vfwnmsac_vf_f32mf2_tama __riscv_vfwnmsac_vf_f32mf2_m
#define vfwnmsac_vv_f32m1_tama __riscv_vfwnmsac_vv_f32m1_m
#define vfwnmsac_vf_f32m1_tama __riscv_vfwnmsac_vf_f32m1_m
#define vfwnmsac_vv_f32m2_tama __riscv_vfwnmsac_vv_f32m2_m
#define vfwnmsac_vf_f32m2_tama __riscv_vfwnmsac_vf_f32m2_m
#define vfwnmsac_vv_f32m4_tama __riscv_vfwnmsac_vv_f32m4_m
#define vfwnmsac_vf_f32m4_tama __riscv_vfwnmsac_vf_f32m4_m
#define vfwnmsac_vv_f32m8_tama __riscv_vfwnmsac_vv_f32m8_m
#define vfwnmsac_vf_f32m8_tama __riscv_vfwnmsac_vf_f32m8_m
#define vfwnmsac_vv_f64m1_tama __riscv_vfwnmsac_vv_f64m1_m
#define vfwnmsac_vf_f64m1_tama __riscv_vfwnmsac_vf_f64m1_m
#define vfwnmsac_vv_f64m2_tama __riscv_vfwnmsac_vv_f64m2_m
#define vfwnmsac_vf_f64m2_tama __riscv_vfwnmsac_vf_f64m2_m
#define vfwnmsac_vv_f64m4_tama __riscv_vfwnmsac_vv_f64m4_m
#define vfwnmsac_vf_f64m4_tama __riscv_vfwnmsac_vf_f64m4_m
#define vfwnmsac_vv_f64m8_tama __riscv_vfwnmsac_vv_f64m8_m
#define vfwnmsac_vf_f64m8_tama __riscv_vfwnmsac_vf_f64m8_m
// masked functions
#define vfwmacc_vv_f32mf2_tamu __riscv_vfwmacc_vv_f32mf2_mu
#define vfwmacc_vf_f32mf2_tamu __riscv_vfwmacc_vf_f32mf2_mu
#define vfwmacc_vv_f32m1_tamu __riscv_vfwmacc_vv_f32m1_mu
#define vfwmacc_vf_f32m1_tamu __riscv_vfwmacc_vf_f32m1_mu
#define vfwmacc_vv_f32m2_tamu __riscv_vfwmacc_vv_f32m2_mu
#define vfwmacc_vf_f32m2_tamu __riscv_vfwmacc_vf_f32m2_mu
#define vfwmacc_vv_f32m4_tamu __riscv_vfwmacc_vv_f32m4_mu
#define vfwmacc_vf_f32m4_tamu __riscv_vfwmacc_vf_f32m4_mu
#define vfwmacc_vv_f32m8_tamu __riscv_vfwmacc_vv_f32m8_mu
#define vfwmacc_vf_f32m8_tamu __riscv_vfwmacc_vf_f32m8_mu
#define vfwmacc_vv_f64m1_tamu __riscv_vfwmacc_vv_f64m1_mu
#define vfwmacc_vf_f64m1_tamu __riscv_vfwmacc_vf_f64m1_mu
#define vfwmacc_vv_f64m2_tamu __riscv_vfwmacc_vv_f64m2_mu
#define vfwmacc_vf_f64m2_tamu __riscv_vfwmacc_vf_f64m2_mu
#define vfwmacc_vv_f64m4_tamu __riscv_vfwmacc_vv_f64m4_mu
#define vfwmacc_vf_f64m4_tamu __riscv_vfwmacc_vf_f64m4_mu
#define vfwmacc_vv_f64m8_tamu __riscv_vfwmacc_vv_f64m8_mu
#define vfwmacc_vf_f64m8_tamu __riscv_vfwmacc_vf_f64m8_mu
#define vfwnmacc_vv_f32mf2_tamu __riscv_vfwnmacc_vv_f32mf2_mu
#define vfwnmacc_vf_f32mf2_tamu __riscv_vfwnmacc_vf_f32mf2_mu
#define vfwnmacc_vv_f32m1_tamu __riscv_vfwnmacc_vv_f32m1_mu
#define vfwnmacc_vf_f32m1_tamu __riscv_vfwnmacc_vf_f32m1_mu
#define vfwnmacc_vv_f32m2_tamu __riscv_vfwnmacc_vv_f32m2_mu
#define vfwnmacc_vf_f32m2_tamu __riscv_vfwnmacc_vf_f32m2_mu
#define vfwnmacc_vv_f32m4_tamu __riscv_vfwnmacc_vv_f32m4_mu
#define vfwnmacc_vf_f32m4_tamu __riscv_vfwnmacc_vf_f32m4_mu
#define vfwnmacc_vv_f32m8_tamu __riscv_vfwnmacc_vv_f32m8_mu
#define vfwnmacc_vf_f32m8_tamu __riscv_vfwnmacc_vf_f32m8_mu
#define vfwnmacc_vv_f64m1_tamu __riscv_vfwnmacc_vv_f64m1_mu
#define vfwnmacc_vf_f64m1_tamu __riscv_vfwnmacc_vf_f64m1_mu
#define vfwnmacc_vv_f64m2_tamu __riscv_vfwnmacc_vv_f64m2_mu
#define vfwnmacc_vf_f64m2_tamu __riscv_vfwnmacc_vf_f64m2_mu
#define vfwnmacc_vv_f64m4_tamu __riscv_vfwnmacc_vv_f64m4_mu
#define vfwnmacc_vf_f64m4_tamu __riscv_vfwnmacc_vf_f64m4_mu
#define vfwnmacc_vv_f64m8_tamu __riscv_vfwnmacc_vv_f64m8_mu
#define vfwnmacc_vf_f64m8_tamu __riscv_vfwnmacc_vf_f64m8_mu
#define vfwmsac_vv_f32mf2_tamu __riscv_vfwmsac_vv_f32mf2_mu
#define vfwmsac_vf_f32mf2_tamu __riscv_vfwmsac_vf_f32mf2_mu
#define vfwmsac_vv_f32m1_tamu __riscv_vfwmsac_vv_f32m1_mu
#define vfwmsac_vf_f32m1_tamu __riscv_vfwmsac_vf_f32m1_mu
#define vfwmsac_vv_f32m2_tamu __riscv_vfwmsac_vv_f32m2_mu
#define vfwmsac_vf_f32m2_tamu __riscv_vfwmsac_vf_f32m2_mu
#define vfwmsac_vv_f32m4_tamu __riscv_vfwmsac_vv_f32m4_mu
#define vfwmsac_vf_f32m4_tamu __riscv_vfwmsac_vf_f32m4_mu
#define vfwmsac_vv_f32m8_tamu __riscv_vfwmsac_vv_f32m8_mu
#define vfwmsac_vf_f32m8_tamu __riscv_vfwmsac_vf_f32m8_mu
#define vfwmsac_vv_f64m1_tamu __riscv_vfwmsac_vv_f64m1_mu
#define vfwmsac_vf_f64m1_tamu __riscv_vfwmsac_vf_f64m1_mu
#define vfwmsac_vv_f64m2_tamu __riscv_vfwmsac_vv_f64m2_mu
#define vfwmsac_vf_f64m2_tamu __riscv_vfwmsac_vf_f64m2_mu
#define vfwmsac_vv_f64m4_tamu __riscv_vfwmsac_vv_f64m4_mu
#define vfwmsac_vf_f64m4_tamu __riscv_vfwmsac_vf_f64m4_mu
#define vfwmsac_vv_f64m8_tamu __riscv_vfwmsac_vv_f64m8_mu
#define vfwmsac_vf_f64m8_tamu __riscv_vfwmsac_vf_f64m8_mu
#define vfwnmsac_vv_f32mf2_tamu __riscv_vfwnmsac_vv_f32mf2_mu
#define vfwnmsac_vf_f32mf2_tamu __riscv_vfwnmsac_vf_f32mf2_mu
#define vfwnmsac_vv_f32m1_tamu __riscv_vfwnmsac_vv_f32m1_mu
#define vfwnmsac_vf_f32m1_tamu __riscv_vfwnmsac_vf_f32m1_mu
#define vfwnmsac_vv_f32m2_tamu __riscv_vfwnmsac_vv_f32m2_mu
#define vfwnmsac_vf_f32m2_tamu __riscv_vfwnmsac_vf_f32m2_mu
#define vfwnmsac_vv_f32m4_tamu __riscv_vfwnmsac_vv_f32m4_mu
#define vfwnmsac_vf_f32m4_tamu __riscv_vfwnmsac_vf_f32m4_mu
#define vfwnmsac_vv_f32m8_tamu __riscv_vfwnmsac_vv_f32m8_mu
#define vfwnmsac_vf_f32m8_tamu __riscv_vfwnmsac_vf_f32m8_mu
#define vfwnmsac_vv_f64m1_tamu __riscv_vfwnmsac_vv_f64m1_mu
#define vfwnmsac_vf_f64m1_tamu __riscv_vfwnmsac_vf_f64m1_mu
#define vfwnmsac_vv_f64m2_tamu __riscv_vfwnmsac_vv_f64m2_mu
#define vfwnmsac_vf_f64m2_tamu __riscv_vfwnmsac_vf_f64m2_mu
#define vfwnmsac_vv_f64m4_tamu __riscv_vfwnmsac_vv_f64m4_mu
#define vfwnmsac_vf_f64m4_tamu __riscv_vfwnmsac_vf_f64m4_mu
#define vfwnmsac_vv_f64m8_tamu __riscv_vfwnmsac_vv_f64m8_mu
#define vfwnmsac_vf_f64m8_tamu __riscv_vfwnmsac_vf_f64m8_mu
#define vfsqrt_v_f16mf4_tu __riscv_vfsqrt_v_f16mf4_tu
#define vfsqrt_v_f16mf2_tu __riscv_vfsqrt_v_f16mf2_tu
#define vfsqrt_v_f16m1_tu __riscv_vfsqrt_v_f16m1_tu
#define vfsqrt_v_f16m2_tu __riscv_vfsqrt_v_f16m2_tu
#define vfsqrt_v_f16m4_tu __riscv_vfsqrt_v_f16m4_tu
#define vfsqrt_v_f16m8_tu __riscv_vfsqrt_v_f16m8_tu
#define vfsqrt_v_f32mf2_tu __riscv_vfsqrt_v_f32mf2_tu
#define vfsqrt_v_f32m1_tu __riscv_vfsqrt_v_f32m1_tu
#define vfsqrt_v_f32m2_tu __riscv_vfsqrt_v_f32m2_tu
#define vfsqrt_v_f32m4_tu __riscv_vfsqrt_v_f32m4_tu
#define vfsqrt_v_f32m8_tu __riscv_vfsqrt_v_f32m8_tu
#define vfsqrt_v_f64m1_tu __riscv_vfsqrt_v_f64m1_tu
#define vfsqrt_v_f64m2_tu __riscv_vfsqrt_v_f64m2_tu
#define vfsqrt_v_f64m4_tu __riscv_vfsqrt_v_f64m4_tu
#define vfsqrt_v_f64m8_tu __riscv_vfsqrt_v_f64m8_tu
#define vfsqrt_v_f16mf4_ta __riscv_vfsqrt_v_f16mf4
#define vfsqrt_v_f16mf2_ta __riscv_vfsqrt_v_f16mf2
#define vfsqrt_v_f16m1_ta __riscv_vfsqrt_v_f16m1
#define vfsqrt_v_f16m2_ta __riscv_vfsqrt_v_f16m2
#define vfsqrt_v_f16m4_ta __riscv_vfsqrt_v_f16m4
#define vfsqrt_v_f16m8_ta __riscv_vfsqrt_v_f16m8
#define vfsqrt_v_f32mf2_ta __riscv_vfsqrt_v_f32mf2
#define vfsqrt_v_f32m1_ta __riscv_vfsqrt_v_f32m1
#define vfsqrt_v_f32m2_ta __riscv_vfsqrt_v_f32m2
#define vfsqrt_v_f32m4_ta __riscv_vfsqrt_v_f32m4
#define vfsqrt_v_f32m8_ta __riscv_vfsqrt_v_f32m8
#define vfsqrt_v_f64m1_ta __riscv_vfsqrt_v_f64m1
#define vfsqrt_v_f64m2_ta __riscv_vfsqrt_v_f64m2
#define vfsqrt_v_f64m4_ta __riscv_vfsqrt_v_f64m4
#define vfsqrt_v_f64m8_ta __riscv_vfsqrt_v_f64m8
// masked functions
#define vfsqrt_v_f16mf4_tuma __riscv_vfsqrt_v_f16mf4_tum
#define vfsqrt_v_f16mf2_tuma __riscv_vfsqrt_v_f16mf2_tum
#define vfsqrt_v_f16m1_tuma __riscv_vfsqrt_v_f16m1_tum
#define vfsqrt_v_f16m2_tuma __riscv_vfsqrt_v_f16m2_tum
#define vfsqrt_v_f16m4_tuma __riscv_vfsqrt_v_f16m4_tum
#define vfsqrt_v_f16m8_tuma __riscv_vfsqrt_v_f16m8_tum
#define vfsqrt_v_f32mf2_tuma __riscv_vfsqrt_v_f32mf2_tum
#define vfsqrt_v_f32m1_tuma __riscv_vfsqrt_v_f32m1_tum
#define vfsqrt_v_f32m2_tuma __riscv_vfsqrt_v_f32m2_tum
#define vfsqrt_v_f32m4_tuma __riscv_vfsqrt_v_f32m4_tum
#define vfsqrt_v_f32m8_tuma __riscv_vfsqrt_v_f32m8_tum
#define vfsqrt_v_f64m1_tuma __riscv_vfsqrt_v_f64m1_tum
#define vfsqrt_v_f64m2_tuma __riscv_vfsqrt_v_f64m2_tum
#define vfsqrt_v_f64m4_tuma __riscv_vfsqrt_v_f64m4_tum
#define vfsqrt_v_f64m8_tuma __riscv_vfsqrt_v_f64m8_tum
// masked functions
#define vfsqrt_v_f16mf4_tumu __riscv_vfsqrt_v_f16mf4_tumu
#define vfsqrt_v_f16mf2_tumu __riscv_vfsqrt_v_f16mf2_tumu
#define vfsqrt_v_f16m1_tumu __riscv_vfsqrt_v_f16m1_tumu
#define vfsqrt_v_f16m2_tumu __riscv_vfsqrt_v_f16m2_tumu
#define vfsqrt_v_f16m4_tumu __riscv_vfsqrt_v_f16m4_tumu
#define vfsqrt_v_f16m8_tumu __riscv_vfsqrt_v_f16m8_tumu
#define vfsqrt_v_f32mf2_tumu __riscv_vfsqrt_v_f32mf2_tumu
#define vfsqrt_v_f32m1_tumu __riscv_vfsqrt_v_f32m1_tumu
#define vfsqrt_v_f32m2_tumu __riscv_vfsqrt_v_f32m2_tumu
#define vfsqrt_v_f32m4_tumu __riscv_vfsqrt_v_f32m4_tumu
#define vfsqrt_v_f32m8_tumu __riscv_vfsqrt_v_f32m8_tumu
#define vfsqrt_v_f64m1_tumu __riscv_vfsqrt_v_f64m1_tumu
#define vfsqrt_v_f64m2_tumu __riscv_vfsqrt_v_f64m2_tumu
#define vfsqrt_v_f64m4_tumu __riscv_vfsqrt_v_f64m4_tumu
#define vfsqrt_v_f64m8_tumu __riscv_vfsqrt_v_f64m8_tumu
// masked functions
#define vfsqrt_v_f16mf4_tama __riscv_vfsqrt_v_f16mf4_m
#define vfsqrt_v_f16mf2_tama __riscv_vfsqrt_v_f16mf2_m
#define vfsqrt_v_f16m1_tama __riscv_vfsqrt_v_f16m1_m
#define vfsqrt_v_f16m2_tama __riscv_vfsqrt_v_f16m2_m
#define vfsqrt_v_f16m4_tama __riscv_vfsqrt_v_f16m4_m
#define vfsqrt_v_f16m8_tama __riscv_vfsqrt_v_f16m8_m
#define vfsqrt_v_f32mf2_tama __riscv_vfsqrt_v_f32mf2_m
#define vfsqrt_v_f32m1_tama __riscv_vfsqrt_v_f32m1_m
#define vfsqrt_v_f32m2_tama __riscv_vfsqrt_v_f32m2_m
#define vfsqrt_v_f32m4_tama __riscv_vfsqrt_v_f32m4_m
#define vfsqrt_v_f32m8_tama __riscv_vfsqrt_v_f32m8_m
#define vfsqrt_v_f64m1_tama __riscv_vfsqrt_v_f64m1_m
#define vfsqrt_v_f64m2_tama __riscv_vfsqrt_v_f64m2_m
#define vfsqrt_v_f64m4_tama __riscv_vfsqrt_v_f64m4_m
#define vfsqrt_v_f64m8_tama __riscv_vfsqrt_v_f64m8_m
// masked functions
#define vfsqrt_v_f16mf4_tamu __riscv_vfsqrt_v_f16mf4_mu
#define vfsqrt_v_f16mf2_tamu __riscv_vfsqrt_v_f16mf2_mu
#define vfsqrt_v_f16m1_tamu __riscv_vfsqrt_v_f16m1_mu
#define vfsqrt_v_f16m2_tamu __riscv_vfsqrt_v_f16m2_mu
#define vfsqrt_v_f16m4_tamu __riscv_vfsqrt_v_f16m4_mu
#define vfsqrt_v_f16m8_tamu __riscv_vfsqrt_v_f16m8_mu
#define vfsqrt_v_f32mf2_tamu __riscv_vfsqrt_v_f32mf2_mu
#define vfsqrt_v_f32m1_tamu __riscv_vfsqrt_v_f32m1_mu
#define vfsqrt_v_f32m2_tamu __riscv_vfsqrt_v_f32m2_mu
#define vfsqrt_v_f32m4_tamu __riscv_vfsqrt_v_f32m4_mu
#define vfsqrt_v_f32m8_tamu __riscv_vfsqrt_v_f32m8_mu
#define vfsqrt_v_f64m1_tamu __riscv_vfsqrt_v_f64m1_mu
#define vfsqrt_v_f64m2_tamu __riscv_vfsqrt_v_f64m2_mu
#define vfsqrt_v_f64m4_tamu __riscv_vfsqrt_v_f64m4_mu
#define vfsqrt_v_f64m8_tamu __riscv_vfsqrt_v_f64m8_mu
#define vfrsqrt7_v_f16mf4_tu __riscv_vfrsqrt7_v_f16mf4_tu
#define vfrsqrt7_v_f16mf2_tu __riscv_vfrsqrt7_v_f16mf2_tu
#define vfrsqrt7_v_f16m1_tu __riscv_vfrsqrt7_v_f16m1_tu
#define vfrsqrt7_v_f16m2_tu __riscv_vfrsqrt7_v_f16m2_tu
#define vfrsqrt7_v_f16m4_tu __riscv_vfrsqrt7_v_f16m4_tu
#define vfrsqrt7_v_f16m8_tu __riscv_vfrsqrt7_v_f16m8_tu
#define vfrsqrt7_v_f32mf2_tu __riscv_vfrsqrt7_v_f32mf2_tu
#define vfrsqrt7_v_f32m1_tu __riscv_vfrsqrt7_v_f32m1_tu
#define vfrsqrt7_v_f32m2_tu __riscv_vfrsqrt7_v_f32m2_tu
#define vfrsqrt7_v_f32m4_tu __riscv_vfrsqrt7_v_f32m4_tu
#define vfrsqrt7_v_f32m8_tu __riscv_vfrsqrt7_v_f32m8_tu
#define vfrsqrt7_v_f64m1_tu __riscv_vfrsqrt7_v_f64m1_tu
#define vfrsqrt7_v_f64m2_tu __riscv_vfrsqrt7_v_f64m2_tu
#define vfrsqrt7_v_f64m4_tu __riscv_vfrsqrt7_v_f64m4_tu
#define vfrsqrt7_v_f64m8_tu __riscv_vfrsqrt7_v_f64m8_tu
#define vfrsqrt7_v_f16mf4_ta __riscv_vfrsqrt7_v_f16mf4
#define vfrsqrt7_v_f16mf2_ta __riscv_vfrsqrt7_v_f16mf2
#define vfrsqrt7_v_f16m1_ta __riscv_vfrsqrt7_v_f16m1
#define vfrsqrt7_v_f16m2_ta __riscv_vfrsqrt7_v_f16m2
#define vfrsqrt7_v_f16m4_ta __riscv_vfrsqrt7_v_f16m4
#define vfrsqrt7_v_f16m8_ta __riscv_vfrsqrt7_v_f16m8
#define vfrsqrt7_v_f32mf2_ta __riscv_vfrsqrt7_v_f32mf2
#define vfrsqrt7_v_f32m1_ta __riscv_vfrsqrt7_v_f32m1
#define vfrsqrt7_v_f32m2_ta __riscv_vfrsqrt7_v_f32m2
#define vfrsqrt7_v_f32m4_ta __riscv_vfrsqrt7_v_f32m4
#define vfrsqrt7_v_f32m8_ta __riscv_vfrsqrt7_v_f32m8
#define vfrsqrt7_v_f64m1_ta __riscv_vfrsqrt7_v_f64m1
#define vfrsqrt7_v_f64m2_ta __riscv_vfrsqrt7_v_f64m2
#define vfrsqrt7_v_f64m4_ta __riscv_vfrsqrt7_v_f64m4
#define vfrsqrt7_v_f64m8_ta __riscv_vfrsqrt7_v_f64m8
// masked functions
#define vfrsqrt7_v_f16mf4_tuma __riscv_vfrsqrt7_v_f16mf4_tum
#define vfrsqrt7_v_f16mf2_tuma __riscv_vfrsqrt7_v_f16mf2_tum
#define vfrsqrt7_v_f16m1_tuma __riscv_vfrsqrt7_v_f16m1_tum
#define vfrsqrt7_v_f16m2_tuma __riscv_vfrsqrt7_v_f16m2_tum
#define vfrsqrt7_v_f16m4_tuma __riscv_vfrsqrt7_v_f16m4_tum
#define vfrsqrt7_v_f16m8_tuma __riscv_vfrsqrt7_v_f16m8_tum
#define vfrsqrt7_v_f32mf2_tuma __riscv_vfrsqrt7_v_f32mf2_tum
#define vfrsqrt7_v_f32m1_tuma __riscv_vfrsqrt7_v_f32m1_tum
#define vfrsqrt7_v_f32m2_tuma __riscv_vfrsqrt7_v_f32m2_tum
#define vfrsqrt7_v_f32m4_tuma __riscv_vfrsqrt7_v_f32m4_tum
#define vfrsqrt7_v_f32m8_tuma __riscv_vfrsqrt7_v_f32m8_tum
#define vfrsqrt7_v_f64m1_tuma __riscv_vfrsqrt7_v_f64m1_tum
#define vfrsqrt7_v_f64m2_tuma __riscv_vfrsqrt7_v_f64m2_tum
#define vfrsqrt7_v_f64m4_tuma __riscv_vfrsqrt7_v_f64m4_tum
#define vfrsqrt7_v_f64m8_tuma __riscv_vfrsqrt7_v_f64m8_tum
// masked functions
#define vfrsqrt7_v_f16mf4_tumu __riscv_vfrsqrt7_v_f16mf4_tumu
#define vfrsqrt7_v_f16mf2_tumu __riscv_vfrsqrt7_v_f16mf2_tumu
#define vfrsqrt7_v_f16m1_tumu __riscv_vfrsqrt7_v_f16m1_tumu
#define vfrsqrt7_v_f16m2_tumu __riscv_vfrsqrt7_v_f16m2_tumu
#define vfrsqrt7_v_f16m4_tumu __riscv_vfrsqrt7_v_f16m4_tumu
#define vfrsqrt7_v_f16m8_tumu __riscv_vfrsqrt7_v_f16m8_tumu
#define vfrsqrt7_v_f32mf2_tumu __riscv_vfrsqrt7_v_f32mf2_tumu
#define vfrsqrt7_v_f32m1_tumu __riscv_vfrsqrt7_v_f32m1_tumu
#define vfrsqrt7_v_f32m2_tumu __riscv_vfrsqrt7_v_f32m2_tumu
#define vfrsqrt7_v_f32m4_tumu __riscv_vfrsqrt7_v_f32m4_tumu
#define vfrsqrt7_v_f32m8_tumu __riscv_vfrsqrt7_v_f32m8_tumu
#define vfrsqrt7_v_f64m1_tumu __riscv_vfrsqrt7_v_f64m1_tumu
#define vfrsqrt7_v_f64m2_tumu __riscv_vfrsqrt7_v_f64m2_tumu
#define vfrsqrt7_v_f64m4_tumu __riscv_vfrsqrt7_v_f64m4_tumu
#define vfrsqrt7_v_f64m8_tumu __riscv_vfrsqrt7_v_f64m8_tumu
// masked functions
#define vfrsqrt7_v_f16mf4_tama __riscv_vfrsqrt7_v_f16mf4_m
#define vfrsqrt7_v_f16mf2_tama __riscv_vfrsqrt7_v_f16mf2_m
#define vfrsqrt7_v_f16m1_tama __riscv_vfrsqrt7_v_f16m1_m
#define vfrsqrt7_v_f16m2_tama __riscv_vfrsqrt7_v_f16m2_m
#define vfrsqrt7_v_f16m4_tama __riscv_vfrsqrt7_v_f16m4_m
#define vfrsqrt7_v_f16m8_tama __riscv_vfrsqrt7_v_f16m8_m
#define vfrsqrt7_v_f32mf2_tama __riscv_vfrsqrt7_v_f32mf2_m
#define vfrsqrt7_v_f32m1_tama __riscv_vfrsqrt7_v_f32m1_m
#define vfrsqrt7_v_f32m2_tama __riscv_vfrsqrt7_v_f32m2_m
#define vfrsqrt7_v_f32m4_tama __riscv_vfrsqrt7_v_f32m4_m
#define vfrsqrt7_v_f32m8_tama __riscv_vfrsqrt7_v_f32m8_m
#define vfrsqrt7_v_f64m1_tama __riscv_vfrsqrt7_v_f64m1_m
#define vfrsqrt7_v_f64m2_tama __riscv_vfrsqrt7_v_f64m2_m
#define vfrsqrt7_v_f64m4_tama __riscv_vfrsqrt7_v_f64m4_m
#define vfrsqrt7_v_f64m8_tama __riscv_vfrsqrt7_v_f64m8_m
// masked functions
#define vfrsqrt7_v_f16mf4_tamu __riscv_vfrsqrt7_v_f16mf4_mu
#define vfrsqrt7_v_f16mf2_tamu __riscv_vfrsqrt7_v_f16mf2_mu
#define vfrsqrt7_v_f16m1_tamu __riscv_vfrsqrt7_v_f16m1_mu
#define vfrsqrt7_v_f16m2_tamu __riscv_vfrsqrt7_v_f16m2_mu
#define vfrsqrt7_v_f16m4_tamu __riscv_vfrsqrt7_v_f16m4_mu
#define vfrsqrt7_v_f16m8_tamu __riscv_vfrsqrt7_v_f16m8_mu
#define vfrsqrt7_v_f32mf2_tamu __riscv_vfrsqrt7_v_f32mf2_mu
#define vfrsqrt7_v_f32m1_tamu __riscv_vfrsqrt7_v_f32m1_mu
#define vfrsqrt7_v_f32m2_tamu __riscv_vfrsqrt7_v_f32m2_mu
#define vfrsqrt7_v_f32m4_tamu __riscv_vfrsqrt7_v_f32m4_mu
#define vfrsqrt7_v_f32m8_tamu __riscv_vfrsqrt7_v_f32m8_mu
#define vfrsqrt7_v_f64m1_tamu __riscv_vfrsqrt7_v_f64m1_mu
#define vfrsqrt7_v_f64m2_tamu __riscv_vfrsqrt7_v_f64m2_mu
#define vfrsqrt7_v_f64m4_tamu __riscv_vfrsqrt7_v_f64m4_mu
#define vfrsqrt7_v_f64m8_tamu __riscv_vfrsqrt7_v_f64m8_mu
#define vfrec7_v_f16mf4_tu __riscv_vfrec7_v_f16mf4_tu
#define vfrec7_v_f16mf2_tu __riscv_vfrec7_v_f16mf2_tu
#define vfrec7_v_f16m1_tu __riscv_vfrec7_v_f16m1_tu
#define vfrec7_v_f16m2_tu __riscv_vfrec7_v_f16m2_tu
#define vfrec7_v_f16m4_tu __riscv_vfrec7_v_f16m4_tu
#define vfrec7_v_f16m8_tu __riscv_vfrec7_v_f16m8_tu
#define vfrec7_v_f32mf2_tu __riscv_vfrec7_v_f32mf2_tu
#define vfrec7_v_f32m1_tu __riscv_vfrec7_v_f32m1_tu
#define vfrec7_v_f32m2_tu __riscv_vfrec7_v_f32m2_tu
#define vfrec7_v_f32m4_tu __riscv_vfrec7_v_f32m4_tu
#define vfrec7_v_f32m8_tu __riscv_vfrec7_v_f32m8_tu
#define vfrec7_v_f64m1_tu __riscv_vfrec7_v_f64m1_tu
#define vfrec7_v_f64m2_tu __riscv_vfrec7_v_f64m2_tu
#define vfrec7_v_f64m4_tu __riscv_vfrec7_v_f64m4_tu
#define vfrec7_v_f64m8_tu __riscv_vfrec7_v_f64m8_tu
#define vfrec7_v_f16mf4_ta __riscv_vfrec7_v_f16mf4
#define vfrec7_v_f16mf2_ta __riscv_vfrec7_v_f16mf2
#define vfrec7_v_f16m1_ta __riscv_vfrec7_v_f16m1
#define vfrec7_v_f16m2_ta __riscv_vfrec7_v_f16m2
#define vfrec7_v_f16m4_ta __riscv_vfrec7_v_f16m4
#define vfrec7_v_f16m8_ta __riscv_vfrec7_v_f16m8
#define vfrec7_v_f32mf2_ta __riscv_vfrec7_v_f32mf2
#define vfrec7_v_f32m1_ta __riscv_vfrec7_v_f32m1
#define vfrec7_v_f32m2_ta __riscv_vfrec7_v_f32m2
#define vfrec7_v_f32m4_ta __riscv_vfrec7_v_f32m4
#define vfrec7_v_f32m8_ta __riscv_vfrec7_v_f32m8
#define vfrec7_v_f64m1_ta __riscv_vfrec7_v_f64m1
#define vfrec7_v_f64m2_ta __riscv_vfrec7_v_f64m2
#define vfrec7_v_f64m4_ta __riscv_vfrec7_v_f64m4
#define vfrec7_v_f64m8_ta __riscv_vfrec7_v_f64m8
// masked functions
#define vfrec7_v_f16mf4_tuma __riscv_vfrec7_v_f16mf4_tum
#define vfrec7_v_f16mf2_tuma __riscv_vfrec7_v_f16mf2_tum
#define vfrec7_v_f16m1_tuma __riscv_vfrec7_v_f16m1_tum
#define vfrec7_v_f16m2_tuma __riscv_vfrec7_v_f16m2_tum
#define vfrec7_v_f16m4_tuma __riscv_vfrec7_v_f16m4_tum
#define vfrec7_v_f16m8_tuma __riscv_vfrec7_v_f16m8_tum
#define vfrec7_v_f32mf2_tuma __riscv_vfrec7_v_f32mf2_tum
#define vfrec7_v_f32m1_tuma __riscv_vfrec7_v_f32m1_tum
#define vfrec7_v_f32m2_tuma __riscv_vfrec7_v_f32m2_tum
#define vfrec7_v_f32m4_tuma __riscv_vfrec7_v_f32m4_tum
#define vfrec7_v_f32m8_tuma __riscv_vfrec7_v_f32m8_tum
#define vfrec7_v_f64m1_tuma __riscv_vfrec7_v_f64m1_tum
#define vfrec7_v_f64m2_tuma __riscv_vfrec7_v_f64m2_tum
#define vfrec7_v_f64m4_tuma __riscv_vfrec7_v_f64m4_tum
#define vfrec7_v_f64m8_tuma __riscv_vfrec7_v_f64m8_tum
// masked functions
#define vfrec7_v_f16mf4_tumu __riscv_vfrec7_v_f16mf4_tumu
#define vfrec7_v_f16mf2_tumu __riscv_vfrec7_v_f16mf2_tumu
#define vfrec7_v_f16m1_tumu __riscv_vfrec7_v_f16m1_tumu
#define vfrec7_v_f16m2_tumu __riscv_vfrec7_v_f16m2_tumu
#define vfrec7_v_f16m4_tumu __riscv_vfrec7_v_f16m4_tumu
#define vfrec7_v_f16m8_tumu __riscv_vfrec7_v_f16m8_tumu
#define vfrec7_v_f32mf2_tumu __riscv_vfrec7_v_f32mf2_tumu
#define vfrec7_v_f32m1_tumu __riscv_vfrec7_v_f32m1_tumu
#define vfrec7_v_f32m2_tumu __riscv_vfrec7_v_f32m2_tumu
#define vfrec7_v_f32m4_tumu __riscv_vfrec7_v_f32m4_tumu
#define vfrec7_v_f32m8_tumu __riscv_vfrec7_v_f32m8_tumu
#define vfrec7_v_f64m1_tumu __riscv_vfrec7_v_f64m1_tumu
#define vfrec7_v_f64m2_tumu __riscv_vfrec7_v_f64m2_tumu
#define vfrec7_v_f64m4_tumu __riscv_vfrec7_v_f64m4_tumu
#define vfrec7_v_f64m8_tumu __riscv_vfrec7_v_f64m8_tumu
// masked functions
#define vfrec7_v_f16mf4_tama __riscv_vfrec7_v_f16mf4_m
#define vfrec7_v_f16mf2_tama __riscv_vfrec7_v_f16mf2_m
#define vfrec7_v_f16m1_tama __riscv_vfrec7_v_f16m1_m
#define vfrec7_v_f16m2_tama __riscv_vfrec7_v_f16m2_m
#define vfrec7_v_f16m4_tama __riscv_vfrec7_v_f16m4_m
#define vfrec7_v_f16m8_tama __riscv_vfrec7_v_f16m8_m
#define vfrec7_v_f32mf2_tama __riscv_vfrec7_v_f32mf2_m
#define vfrec7_v_f32m1_tama __riscv_vfrec7_v_f32m1_m
#define vfrec7_v_f32m2_tama __riscv_vfrec7_v_f32m2_m
#define vfrec7_v_f32m4_tama __riscv_vfrec7_v_f32m4_m
#define vfrec7_v_f32m8_tama __riscv_vfrec7_v_f32m8_m
#define vfrec7_v_f64m1_tama __riscv_vfrec7_v_f64m1_m
#define vfrec7_v_f64m2_tama __riscv_vfrec7_v_f64m2_m
#define vfrec7_v_f64m4_tama __riscv_vfrec7_v_f64m4_m
#define vfrec7_v_f64m8_tama __riscv_vfrec7_v_f64m8_m
// masked functions
#define vfrec7_v_f16mf4_tamu __riscv_vfrec7_v_f16mf4_mu
#define vfrec7_v_f16mf2_tamu __riscv_vfrec7_v_f16mf2_mu
#define vfrec7_v_f16m1_tamu __riscv_vfrec7_v_f16m1_mu
#define vfrec7_v_f16m2_tamu __riscv_vfrec7_v_f16m2_mu
#define vfrec7_v_f16m4_tamu __riscv_vfrec7_v_f16m4_mu
#define vfrec7_v_f16m8_tamu __riscv_vfrec7_v_f16m8_mu
#define vfrec7_v_f32mf2_tamu __riscv_vfrec7_v_f32mf2_mu
#define vfrec7_v_f32m1_tamu __riscv_vfrec7_v_f32m1_mu
#define vfrec7_v_f32m2_tamu __riscv_vfrec7_v_f32m2_mu
#define vfrec7_v_f32m4_tamu __riscv_vfrec7_v_f32m4_mu
#define vfrec7_v_f32m8_tamu __riscv_vfrec7_v_f32m8_mu
#define vfrec7_v_f64m1_tamu __riscv_vfrec7_v_f64m1_mu
#define vfrec7_v_f64m2_tamu __riscv_vfrec7_v_f64m2_mu
#define vfrec7_v_f64m4_tamu __riscv_vfrec7_v_f64m4_mu
#define vfrec7_v_f64m8_tamu __riscv_vfrec7_v_f64m8_mu
#define vfmin_vv_f16mf4_tu __riscv_vfmin_vv_f16mf4_tu
#define vfmin_vf_f16mf4_tu __riscv_vfmin_vf_f16mf4_tu
#define vfmin_vv_f16mf2_tu __riscv_vfmin_vv_f16mf2_tu
#define vfmin_vf_f16mf2_tu __riscv_vfmin_vf_f16mf2_tu
#define vfmin_vv_f16m1_tu __riscv_vfmin_vv_f16m1_tu
#define vfmin_vf_f16m1_tu __riscv_vfmin_vf_f16m1_tu
#define vfmin_vv_f16m2_tu __riscv_vfmin_vv_f16m2_tu
#define vfmin_vf_f16m2_tu __riscv_vfmin_vf_f16m2_tu
#define vfmin_vv_f16m4_tu __riscv_vfmin_vv_f16m4_tu
#define vfmin_vf_f16m4_tu __riscv_vfmin_vf_f16m4_tu
#define vfmin_vv_f16m8_tu __riscv_vfmin_vv_f16m8_tu
#define vfmin_vf_f16m8_tu __riscv_vfmin_vf_f16m8_tu
#define vfmin_vv_f32mf2_tu __riscv_vfmin_vv_f32mf2_tu
#define vfmin_vf_f32mf2_tu __riscv_vfmin_vf_f32mf2_tu
#define vfmin_vv_f32m1_tu __riscv_vfmin_vv_f32m1_tu
#define vfmin_vf_f32m1_tu __riscv_vfmin_vf_f32m1_tu
#define vfmin_vv_f32m2_tu __riscv_vfmin_vv_f32m2_tu
#define vfmin_vf_f32m2_tu __riscv_vfmin_vf_f32m2_tu
#define vfmin_vv_f32m4_tu __riscv_vfmin_vv_f32m4_tu
#define vfmin_vf_f32m4_tu __riscv_vfmin_vf_f32m4_tu
#define vfmin_vv_f32m8_tu __riscv_vfmin_vv_f32m8_tu
#define vfmin_vf_f32m8_tu __riscv_vfmin_vf_f32m8_tu
#define vfmin_vv_f64m1_tu __riscv_vfmin_vv_f64m1_tu
#define vfmin_vf_f64m1_tu __riscv_vfmin_vf_f64m1_tu
#define vfmin_vv_f64m2_tu __riscv_vfmin_vv_f64m2_tu
#define vfmin_vf_f64m2_tu __riscv_vfmin_vf_f64m2_tu
#define vfmin_vv_f64m4_tu __riscv_vfmin_vv_f64m4_tu
#define vfmin_vf_f64m4_tu __riscv_vfmin_vf_f64m4_tu
#define vfmin_vv_f64m8_tu __riscv_vfmin_vv_f64m8_tu
#define vfmin_vf_f64m8_tu __riscv_vfmin_vf_f64m8_tu
#define vfmax_vv_f16mf4_tu __riscv_vfmax_vv_f16mf4_tu
#define vfmax_vf_f16mf4_tu __riscv_vfmax_vf_f16mf4_tu
#define vfmax_vv_f16mf2_tu __riscv_vfmax_vv_f16mf2_tu
#define vfmax_vf_f16mf2_tu __riscv_vfmax_vf_f16mf2_tu
#define vfmax_vv_f16m1_tu __riscv_vfmax_vv_f16m1_tu
#define vfmax_vf_f16m1_tu __riscv_vfmax_vf_f16m1_tu
#define vfmax_vv_f16m2_tu __riscv_vfmax_vv_f16m2_tu
#define vfmax_vf_f16m2_tu __riscv_vfmax_vf_f16m2_tu
#define vfmax_vv_f16m4_tu __riscv_vfmax_vv_f16m4_tu
#define vfmax_vf_f16m4_tu __riscv_vfmax_vf_f16m4_tu
#define vfmax_vv_f16m8_tu __riscv_vfmax_vv_f16m8_tu
#define vfmax_vf_f16m8_tu __riscv_vfmax_vf_f16m8_tu
#define vfmax_vv_f32mf2_tu __riscv_vfmax_vv_f32mf2_tu
#define vfmax_vf_f32mf2_tu __riscv_vfmax_vf_f32mf2_tu
#define vfmax_vv_f32m1_tu __riscv_vfmax_vv_f32m1_tu
#define vfmax_vf_f32m1_tu __riscv_vfmax_vf_f32m1_tu
#define vfmax_vv_f32m2_tu __riscv_vfmax_vv_f32m2_tu
#define vfmax_vf_f32m2_tu __riscv_vfmax_vf_f32m2_tu
#define vfmax_vv_f32m4_tu __riscv_vfmax_vv_f32m4_tu
#define vfmax_vf_f32m4_tu __riscv_vfmax_vf_f32m4_tu
#define vfmax_vv_f32m8_tu __riscv_vfmax_vv_f32m8_tu
#define vfmax_vf_f32m8_tu __riscv_vfmax_vf_f32m8_tu
#define vfmax_vv_f64m1_tu __riscv_vfmax_vv_f64m1_tu
#define vfmax_vf_f64m1_tu __riscv_vfmax_vf_f64m1_tu
#define vfmax_vv_f64m2_tu __riscv_vfmax_vv_f64m2_tu
#define vfmax_vf_f64m2_tu __riscv_vfmax_vf_f64m2_tu
#define vfmax_vv_f64m4_tu __riscv_vfmax_vv_f64m4_tu
#define vfmax_vf_f64m4_tu __riscv_vfmax_vf_f64m4_tu
#define vfmax_vv_f64m8_tu __riscv_vfmax_vv_f64m8_tu
#define vfmax_vf_f64m8_tu __riscv_vfmax_vf_f64m8_tu
#define vfmin_vv_f16mf4_ta __riscv_vfmin_vv_f16mf4
#define vfmin_vf_f16mf4_ta __riscv_vfmin_vf_f16mf4
#define vfmin_vv_f16mf2_ta __riscv_vfmin_vv_f16mf2
#define vfmin_vf_f16mf2_ta __riscv_vfmin_vf_f16mf2
#define vfmin_vv_f16m1_ta __riscv_vfmin_vv_f16m1
#define vfmin_vf_f16m1_ta __riscv_vfmin_vf_f16m1
#define vfmin_vv_f16m2_ta __riscv_vfmin_vv_f16m2
#define vfmin_vf_f16m2_ta __riscv_vfmin_vf_f16m2
#define vfmin_vv_f16m4_ta __riscv_vfmin_vv_f16m4
#define vfmin_vf_f16m4_ta __riscv_vfmin_vf_f16m4
#define vfmin_vv_f16m8_ta __riscv_vfmin_vv_f16m8
#define vfmin_vf_f16m8_ta __riscv_vfmin_vf_f16m8
#define vfmin_vv_f32mf2_ta __riscv_vfmin_vv_f32mf2
#define vfmin_vf_f32mf2_ta __riscv_vfmin_vf_f32mf2
#define vfmin_vv_f32m1_ta __riscv_vfmin_vv_f32m1
#define vfmin_vf_f32m1_ta __riscv_vfmin_vf_f32m1
#define vfmin_vv_f32m2_ta __riscv_vfmin_vv_f32m2
#define vfmin_vf_f32m2_ta __riscv_vfmin_vf_f32m2
#define vfmin_vv_f32m4_ta __riscv_vfmin_vv_f32m4
#define vfmin_vf_f32m4_ta __riscv_vfmin_vf_f32m4
#define vfmin_vv_f32m8_ta __riscv_vfmin_vv_f32m8
#define vfmin_vf_f32m8_ta __riscv_vfmin_vf_f32m8
#define vfmin_vv_f64m1_ta __riscv_vfmin_vv_f64m1
#define vfmin_vf_f64m1_ta __riscv_vfmin_vf_f64m1
#define vfmin_vv_f64m2_ta __riscv_vfmin_vv_f64m2
#define vfmin_vf_f64m2_ta __riscv_vfmin_vf_f64m2
#define vfmin_vv_f64m4_ta __riscv_vfmin_vv_f64m4
#define vfmin_vf_f64m4_ta __riscv_vfmin_vf_f64m4
#define vfmin_vv_f64m8_ta __riscv_vfmin_vv_f64m8
#define vfmin_vf_f64m8_ta __riscv_vfmin_vf_f64m8
#define vfmax_vv_f16mf4_ta __riscv_vfmax_vv_f16mf4
#define vfmax_vf_f16mf4_ta __riscv_vfmax_vf_f16mf4
#define vfmax_vv_f16mf2_ta __riscv_vfmax_vv_f16mf2
#define vfmax_vf_f16mf2_ta __riscv_vfmax_vf_f16mf2
#define vfmax_vv_f16m1_ta __riscv_vfmax_vv_f16m1
#define vfmax_vf_f16m1_ta __riscv_vfmax_vf_f16m1
#define vfmax_vv_f16m2_ta __riscv_vfmax_vv_f16m2
#define vfmax_vf_f16m2_ta __riscv_vfmax_vf_f16m2
#define vfmax_vv_f16m4_ta __riscv_vfmax_vv_f16m4
#define vfmax_vf_f16m4_ta __riscv_vfmax_vf_f16m4
#define vfmax_vv_f16m8_ta __riscv_vfmax_vv_f16m8
#define vfmax_vf_f16m8_ta __riscv_vfmax_vf_f16m8
#define vfmax_vv_f32mf2_ta __riscv_vfmax_vv_f32mf2
#define vfmax_vf_f32mf2_ta __riscv_vfmax_vf_f32mf2
#define vfmax_vv_f32m1_ta __riscv_vfmax_vv_f32m1
#define vfmax_vf_f32m1_ta __riscv_vfmax_vf_f32m1
#define vfmax_vv_f32m2_ta __riscv_vfmax_vv_f32m2
#define vfmax_vf_f32m2_ta __riscv_vfmax_vf_f32m2
#define vfmax_vv_f32m4_ta __riscv_vfmax_vv_f32m4
#define vfmax_vf_f32m4_ta __riscv_vfmax_vf_f32m4
#define vfmax_vv_f32m8_ta __riscv_vfmax_vv_f32m8
#define vfmax_vf_f32m8_ta __riscv_vfmax_vf_f32m8
#define vfmax_vv_f64m1_ta __riscv_vfmax_vv_f64m1
#define vfmax_vf_f64m1_ta __riscv_vfmax_vf_f64m1
#define vfmax_vv_f64m2_ta __riscv_vfmax_vv_f64m2
#define vfmax_vf_f64m2_ta __riscv_vfmax_vf_f64m2
#define vfmax_vv_f64m4_ta __riscv_vfmax_vv_f64m4
#define vfmax_vf_f64m4_ta __riscv_vfmax_vf_f64m4
#define vfmax_vv_f64m8_ta __riscv_vfmax_vv_f64m8
#define vfmax_vf_f64m8_ta __riscv_vfmax_vf_f64m8
// masked functions
#define vfmin_vv_f16mf4_tuma __riscv_vfmin_vv_f16mf4_tum
#define vfmin_vf_f16mf4_tuma __riscv_vfmin_vf_f16mf4_tum
#define vfmin_vv_f16mf2_tuma __riscv_vfmin_vv_f16mf2_tum
#define vfmin_vf_f16mf2_tuma __riscv_vfmin_vf_f16mf2_tum
#define vfmin_vv_f16m1_tuma __riscv_vfmin_vv_f16m1_tum
#define vfmin_vf_f16m1_tuma __riscv_vfmin_vf_f16m1_tum
#define vfmin_vv_f16m2_tuma __riscv_vfmin_vv_f16m2_tum
#define vfmin_vf_f16m2_tuma __riscv_vfmin_vf_f16m2_tum
#define vfmin_vv_f16m4_tuma __riscv_vfmin_vv_f16m4_tum
#define vfmin_vf_f16m4_tuma __riscv_vfmin_vf_f16m4_tum
#define vfmin_vv_f16m8_tuma __riscv_vfmin_vv_f16m8_tum
#define vfmin_vf_f16m8_tuma __riscv_vfmin_vf_f16m8_tum
#define vfmin_vv_f32mf2_tuma __riscv_vfmin_vv_f32mf2_tum
#define vfmin_vf_f32mf2_tuma __riscv_vfmin_vf_f32mf2_tum
#define vfmin_vv_f32m1_tuma __riscv_vfmin_vv_f32m1_tum
#define vfmin_vf_f32m1_tuma __riscv_vfmin_vf_f32m1_tum
#define vfmin_vv_f32m2_tuma __riscv_vfmin_vv_f32m2_tum
#define vfmin_vf_f32m2_tuma __riscv_vfmin_vf_f32m2_tum
#define vfmin_vv_f32m4_tuma __riscv_vfmin_vv_f32m4_tum
#define vfmin_vf_f32m4_tuma __riscv_vfmin_vf_f32m4_tum
#define vfmin_vv_f32m8_tuma __riscv_vfmin_vv_f32m8_tum
#define vfmin_vf_f32m8_tuma __riscv_vfmin_vf_f32m8_tum
#define vfmin_vv_f64m1_tuma __riscv_vfmin_vv_f64m1_tum
#define vfmin_vf_f64m1_tuma __riscv_vfmin_vf_f64m1_tum
#define vfmin_vv_f64m2_tuma __riscv_vfmin_vv_f64m2_tum
#define vfmin_vf_f64m2_tuma __riscv_vfmin_vf_f64m2_tum
#define vfmin_vv_f64m4_tuma __riscv_vfmin_vv_f64m4_tum
#define vfmin_vf_f64m4_tuma __riscv_vfmin_vf_f64m4_tum
#define vfmin_vv_f64m8_tuma __riscv_vfmin_vv_f64m8_tum
#define vfmin_vf_f64m8_tuma __riscv_vfmin_vf_f64m8_tum
#define vfmax_vv_f16mf4_tuma __riscv_vfmax_vv_f16mf4_tum
#define vfmax_vf_f16mf4_tuma __riscv_vfmax_vf_f16mf4_tum
#define vfmax_vv_f16mf2_tuma __riscv_vfmax_vv_f16mf2_tum
#define vfmax_vf_f16mf2_tuma __riscv_vfmax_vf_f16mf2_tum
#define vfmax_vv_f16m1_tuma __riscv_vfmax_vv_f16m1_tum
#define vfmax_vf_f16m1_tuma __riscv_vfmax_vf_f16m1_tum
#define vfmax_vv_f16m2_tuma __riscv_vfmax_vv_f16m2_tum
#define vfmax_vf_f16m2_tuma __riscv_vfmax_vf_f16m2_tum
#define vfmax_vv_f16m4_tuma __riscv_vfmax_vv_f16m4_tum
#define vfmax_vf_f16m4_tuma __riscv_vfmax_vf_f16m4_tum
#define vfmax_vv_f16m8_tuma __riscv_vfmax_vv_f16m8_tum
#define vfmax_vf_f16m8_tuma __riscv_vfmax_vf_f16m8_tum
#define vfmax_vv_f32mf2_tuma __riscv_vfmax_vv_f32mf2_tum
#define vfmax_vf_f32mf2_tuma __riscv_vfmax_vf_f32mf2_tum
#define vfmax_vv_f32m1_tuma __riscv_vfmax_vv_f32m1_tum
#define vfmax_vf_f32m1_tuma __riscv_vfmax_vf_f32m1_tum
#define vfmax_vv_f32m2_tuma __riscv_vfmax_vv_f32m2_tum
#define vfmax_vf_f32m2_tuma __riscv_vfmax_vf_f32m2_tum
#define vfmax_vv_f32m4_tuma __riscv_vfmax_vv_f32m4_tum
#define vfmax_vf_f32m4_tuma __riscv_vfmax_vf_f32m4_tum
#define vfmax_vv_f32m8_tuma __riscv_vfmax_vv_f32m8_tum
#define vfmax_vf_f32m8_tuma __riscv_vfmax_vf_f32m8_tum
#define vfmax_vv_f64m1_tuma __riscv_vfmax_vv_f64m1_tum
#define vfmax_vf_f64m1_tuma __riscv_vfmax_vf_f64m1_tum
#define vfmax_vv_f64m2_tuma __riscv_vfmax_vv_f64m2_tum
#define vfmax_vf_f64m2_tuma __riscv_vfmax_vf_f64m2_tum
#define vfmax_vv_f64m4_tuma __riscv_vfmax_vv_f64m4_tum
#define vfmax_vf_f64m4_tuma __riscv_vfmax_vf_f64m4_tum
#define vfmax_vv_f64m8_tuma __riscv_vfmax_vv_f64m8_tum
#define vfmax_vf_f64m8_tuma __riscv_vfmax_vf_f64m8_tum
// masked functions
#define vfmin_vv_f16mf4_tumu __riscv_vfmin_vv_f16mf4_tumu
#define vfmin_vf_f16mf4_tumu __riscv_vfmin_vf_f16mf4_tumu
#define vfmin_vv_f16mf2_tumu __riscv_vfmin_vv_f16mf2_tumu
#define vfmin_vf_f16mf2_tumu __riscv_vfmin_vf_f16mf2_tumu
#define vfmin_vv_f16m1_tumu __riscv_vfmin_vv_f16m1_tumu
#define vfmin_vf_f16m1_tumu __riscv_vfmin_vf_f16m1_tumu
#define vfmin_vv_f16m2_tumu __riscv_vfmin_vv_f16m2_tumu
#define vfmin_vf_f16m2_tumu __riscv_vfmin_vf_f16m2_tumu
#define vfmin_vv_f16m4_tumu __riscv_vfmin_vv_f16m4_tumu
#define vfmin_vf_f16m4_tumu __riscv_vfmin_vf_f16m4_tumu
#define vfmin_vv_f16m8_tumu __riscv_vfmin_vv_f16m8_tumu
#define vfmin_vf_f16m8_tumu __riscv_vfmin_vf_f16m8_tumu
#define vfmin_vv_f32mf2_tumu __riscv_vfmin_vv_f32mf2_tumu
#define vfmin_vf_f32mf2_tumu __riscv_vfmin_vf_f32mf2_tumu
#define vfmin_vv_f32m1_tumu __riscv_vfmin_vv_f32m1_tumu
#define vfmin_vf_f32m1_tumu __riscv_vfmin_vf_f32m1_tumu
#define vfmin_vv_f32m2_tumu __riscv_vfmin_vv_f32m2_tumu
#define vfmin_vf_f32m2_tumu __riscv_vfmin_vf_f32m2_tumu
#define vfmin_vv_f32m4_tumu __riscv_vfmin_vv_f32m4_tumu
#define vfmin_vf_f32m4_tumu __riscv_vfmin_vf_f32m4_tumu
#define vfmin_vv_f32m8_tumu __riscv_vfmin_vv_f32m8_tumu
#define vfmin_vf_f32m8_tumu __riscv_vfmin_vf_f32m8_tumu
#define vfmin_vv_f64m1_tumu __riscv_vfmin_vv_f64m1_tumu
#define vfmin_vf_f64m1_tumu __riscv_vfmin_vf_f64m1_tumu
#define vfmin_vv_f64m2_tumu __riscv_vfmin_vv_f64m2_tumu
#define vfmin_vf_f64m2_tumu __riscv_vfmin_vf_f64m2_tumu
#define vfmin_vv_f64m4_tumu __riscv_vfmin_vv_f64m4_tumu
#define vfmin_vf_f64m4_tumu __riscv_vfmin_vf_f64m4_tumu
#define vfmin_vv_f64m8_tumu __riscv_vfmin_vv_f64m8_tumu
#define vfmin_vf_f64m8_tumu __riscv_vfmin_vf_f64m8_tumu
#define vfmax_vv_f16mf4_tumu __riscv_vfmax_vv_f16mf4_tumu
#define vfmax_vf_f16mf4_tumu __riscv_vfmax_vf_f16mf4_tumu
#define vfmax_vv_f16mf2_tumu __riscv_vfmax_vv_f16mf2_tumu
#define vfmax_vf_f16mf2_tumu __riscv_vfmax_vf_f16mf2_tumu
#define vfmax_vv_f16m1_tumu __riscv_vfmax_vv_f16m1_tumu
#define vfmax_vf_f16m1_tumu __riscv_vfmax_vf_f16m1_tumu
#define vfmax_vv_f16m2_tumu __riscv_vfmax_vv_f16m2_tumu
#define vfmax_vf_f16m2_tumu __riscv_vfmax_vf_f16m2_tumu
#define vfmax_vv_f16m4_tumu __riscv_vfmax_vv_f16m4_tumu
#define vfmax_vf_f16m4_tumu __riscv_vfmax_vf_f16m4_tumu
#define vfmax_vv_f16m8_tumu __riscv_vfmax_vv_f16m8_tumu
#define vfmax_vf_f16m8_tumu __riscv_vfmax_vf_f16m8_tumu
#define vfmax_vv_f32mf2_tumu __riscv_vfmax_vv_f32mf2_tumu
#define vfmax_vf_f32mf2_tumu __riscv_vfmax_vf_f32mf2_tumu
#define vfmax_vv_f32m1_tumu __riscv_vfmax_vv_f32m1_tumu
#define vfmax_vf_f32m1_tumu __riscv_vfmax_vf_f32m1_tumu
#define vfmax_vv_f32m2_tumu __riscv_vfmax_vv_f32m2_tumu
#define vfmax_vf_f32m2_tumu __riscv_vfmax_vf_f32m2_tumu
#define vfmax_vv_f32m4_tumu __riscv_vfmax_vv_f32m4_tumu
#define vfmax_vf_f32m4_tumu __riscv_vfmax_vf_f32m4_tumu
#define vfmax_vv_f32m8_tumu __riscv_vfmax_vv_f32m8_tumu
#define vfmax_vf_f32m8_tumu __riscv_vfmax_vf_f32m8_tumu
#define vfmax_vv_f64m1_tumu __riscv_vfmax_vv_f64m1_tumu
#define vfmax_vf_f64m1_tumu __riscv_vfmax_vf_f64m1_tumu
#define vfmax_vv_f64m2_tumu __riscv_vfmax_vv_f64m2_tumu
#define vfmax_vf_f64m2_tumu __riscv_vfmax_vf_f64m2_tumu
#define vfmax_vv_f64m4_tumu __riscv_vfmax_vv_f64m4_tumu
#define vfmax_vf_f64m4_tumu __riscv_vfmax_vf_f64m4_tumu
#define vfmax_vv_f64m8_tumu __riscv_vfmax_vv_f64m8_tumu
#define vfmax_vf_f64m8_tumu __riscv_vfmax_vf_f64m8_tumu
// masked functions
#define vfmin_vv_f16mf4_tama __riscv_vfmin_vv_f16mf4_m
#define vfmin_vf_f16mf4_tama __riscv_vfmin_vf_f16mf4_m
#define vfmin_vv_f16mf2_tama __riscv_vfmin_vv_f16mf2_m
#define vfmin_vf_f16mf2_tama __riscv_vfmin_vf_f16mf2_m
#define vfmin_vv_f16m1_tama __riscv_vfmin_vv_f16m1_m
#define vfmin_vf_f16m1_tama __riscv_vfmin_vf_f16m1_m
#define vfmin_vv_f16m2_tama __riscv_vfmin_vv_f16m2_m
#define vfmin_vf_f16m2_tama __riscv_vfmin_vf_f16m2_m
#define vfmin_vv_f16m4_tama __riscv_vfmin_vv_f16m4_m
#define vfmin_vf_f16m4_tama __riscv_vfmin_vf_f16m4_m
#define vfmin_vv_f16m8_tama __riscv_vfmin_vv_f16m8_m
#define vfmin_vf_f16m8_tama __riscv_vfmin_vf_f16m8_m
#define vfmin_vv_f32mf2_tama __riscv_vfmin_vv_f32mf2_m
#define vfmin_vf_f32mf2_tama __riscv_vfmin_vf_f32mf2_m
#define vfmin_vv_f32m1_tama __riscv_vfmin_vv_f32m1_m
#define vfmin_vf_f32m1_tama __riscv_vfmin_vf_f32m1_m
#define vfmin_vv_f32m2_tama __riscv_vfmin_vv_f32m2_m
#define vfmin_vf_f32m2_tama __riscv_vfmin_vf_f32m2_m
#define vfmin_vv_f32m4_tama __riscv_vfmin_vv_f32m4_m
#define vfmin_vf_f32m4_tama __riscv_vfmin_vf_f32m4_m
#define vfmin_vv_f32m8_tama __riscv_vfmin_vv_f32m8_m
#define vfmin_vf_f32m8_tama __riscv_vfmin_vf_f32m8_m
#define vfmin_vv_f64m1_tama __riscv_vfmin_vv_f64m1_m
#define vfmin_vf_f64m1_tama __riscv_vfmin_vf_f64m1_m
#define vfmin_vv_f64m2_tama __riscv_vfmin_vv_f64m2_m
#define vfmin_vf_f64m2_tama __riscv_vfmin_vf_f64m2_m
#define vfmin_vv_f64m4_tama __riscv_vfmin_vv_f64m4_m
#define vfmin_vf_f64m4_tama __riscv_vfmin_vf_f64m4_m
#define vfmin_vv_f64m8_tama __riscv_vfmin_vv_f64m8_m
#define vfmin_vf_f64m8_tama __riscv_vfmin_vf_f64m8_m
#define vfmax_vv_f16mf4_tama __riscv_vfmax_vv_f16mf4_m
#define vfmax_vf_f16mf4_tama __riscv_vfmax_vf_f16mf4_m
#define vfmax_vv_f16mf2_tama __riscv_vfmax_vv_f16mf2_m
#define vfmax_vf_f16mf2_tama __riscv_vfmax_vf_f16mf2_m
#define vfmax_vv_f16m1_tama __riscv_vfmax_vv_f16m1_m
#define vfmax_vf_f16m1_tama __riscv_vfmax_vf_f16m1_m
#define vfmax_vv_f16m2_tama __riscv_vfmax_vv_f16m2_m
#define vfmax_vf_f16m2_tama __riscv_vfmax_vf_f16m2_m
#define vfmax_vv_f16m4_tama __riscv_vfmax_vv_f16m4_m
#define vfmax_vf_f16m4_tama __riscv_vfmax_vf_f16m4_m
#define vfmax_vv_f16m8_tama __riscv_vfmax_vv_f16m8_m
#define vfmax_vf_f16m8_tama __riscv_vfmax_vf_f16m8_m
#define vfmax_vv_f32mf2_tama __riscv_vfmax_vv_f32mf2_m
#define vfmax_vf_f32mf2_tama __riscv_vfmax_vf_f32mf2_m
#define vfmax_vv_f32m1_tama __riscv_vfmax_vv_f32m1_m
#define vfmax_vf_f32m1_tama __riscv_vfmax_vf_f32m1_m
#define vfmax_vv_f32m2_tama __riscv_vfmax_vv_f32m2_m
#define vfmax_vf_f32m2_tama __riscv_vfmax_vf_f32m2_m
#define vfmax_vv_f32m4_tama __riscv_vfmax_vv_f32m4_m
#define vfmax_vf_f32m4_tama __riscv_vfmax_vf_f32m4_m
#define vfmax_vv_f32m8_tama __riscv_vfmax_vv_f32m8_m
#define vfmax_vf_f32m8_tama __riscv_vfmax_vf_f32m8_m
#define vfmax_vv_f64m1_tama __riscv_vfmax_vv_f64m1_m
#define vfmax_vf_f64m1_tama __riscv_vfmax_vf_f64m1_m
#define vfmax_vv_f64m2_tama __riscv_vfmax_vv_f64m2_m
#define vfmax_vf_f64m2_tama __riscv_vfmax_vf_f64m2_m
#define vfmax_vv_f64m4_tama __riscv_vfmax_vv_f64m4_m
#define vfmax_vf_f64m4_tama __riscv_vfmax_vf_f64m4_m
#define vfmax_vv_f64m8_tama __riscv_vfmax_vv_f64m8_m
#define vfmax_vf_f64m8_tama __riscv_vfmax_vf_f64m8_m
// masked functions
#define vfmin_vv_f16mf4_tamu __riscv_vfmin_vv_f16mf4_mu
#define vfmin_vf_f16mf4_tamu __riscv_vfmin_vf_f16mf4_mu
#define vfmin_vv_f16mf2_tamu __riscv_vfmin_vv_f16mf2_mu
#define vfmin_vf_f16mf2_tamu __riscv_vfmin_vf_f16mf2_mu
#define vfmin_vv_f16m1_tamu __riscv_vfmin_vv_f16m1_mu
#define vfmin_vf_f16m1_tamu __riscv_vfmin_vf_f16m1_mu
#define vfmin_vv_f16m2_tamu __riscv_vfmin_vv_f16m2_mu
#define vfmin_vf_f16m2_tamu __riscv_vfmin_vf_f16m2_mu
#define vfmin_vv_f16m4_tamu __riscv_vfmin_vv_f16m4_mu
#define vfmin_vf_f16m4_tamu __riscv_vfmin_vf_f16m4_mu
#define vfmin_vv_f16m8_tamu __riscv_vfmin_vv_f16m8_mu
#define vfmin_vf_f16m8_tamu __riscv_vfmin_vf_f16m8_mu
#define vfmin_vv_f32mf2_tamu __riscv_vfmin_vv_f32mf2_mu
#define vfmin_vf_f32mf2_tamu __riscv_vfmin_vf_f32mf2_mu
#define vfmin_vv_f32m1_tamu __riscv_vfmin_vv_f32m1_mu
#define vfmin_vf_f32m1_tamu __riscv_vfmin_vf_f32m1_mu
#define vfmin_vv_f32m2_tamu __riscv_vfmin_vv_f32m2_mu
#define vfmin_vf_f32m2_tamu __riscv_vfmin_vf_f32m2_mu
#define vfmin_vv_f32m4_tamu __riscv_vfmin_vv_f32m4_mu
#define vfmin_vf_f32m4_tamu __riscv_vfmin_vf_f32m4_mu
#define vfmin_vv_f32m8_tamu __riscv_vfmin_vv_f32m8_mu
#define vfmin_vf_f32m8_tamu __riscv_vfmin_vf_f32m8_mu
#define vfmin_vv_f64m1_tamu __riscv_vfmin_vv_f64m1_mu
#define vfmin_vf_f64m1_tamu __riscv_vfmin_vf_f64m1_mu
#define vfmin_vv_f64m2_tamu __riscv_vfmin_vv_f64m2_mu
#define vfmin_vf_f64m2_tamu __riscv_vfmin_vf_f64m2_mu
#define vfmin_vv_f64m4_tamu __riscv_vfmin_vv_f64m4_mu
#define vfmin_vf_f64m4_tamu __riscv_vfmin_vf_f64m4_mu
#define vfmin_vv_f64m8_tamu __riscv_vfmin_vv_f64m8_mu
#define vfmin_vf_f64m8_tamu __riscv_vfmin_vf_f64m8_mu
#define vfmax_vv_f16mf4_tamu __riscv_vfmax_vv_f16mf4_mu
#define vfmax_vf_f16mf4_tamu __riscv_vfmax_vf_f16mf4_mu
#define vfmax_vv_f16mf2_tamu __riscv_vfmax_vv_f16mf2_mu
#define vfmax_vf_f16mf2_tamu __riscv_vfmax_vf_f16mf2_mu
#define vfmax_vv_f16m1_tamu __riscv_vfmax_vv_f16m1_mu
#define vfmax_vf_f16m1_tamu __riscv_vfmax_vf_f16m1_mu
#define vfmax_vv_f16m2_tamu __riscv_vfmax_vv_f16m2_mu
#define vfmax_vf_f16m2_tamu __riscv_vfmax_vf_f16m2_mu
#define vfmax_vv_f16m4_tamu __riscv_vfmax_vv_f16m4_mu
#define vfmax_vf_f16m4_tamu __riscv_vfmax_vf_f16m4_mu
#define vfmax_vv_f16m8_tamu __riscv_vfmax_vv_f16m8_mu
#define vfmax_vf_f16m8_tamu __riscv_vfmax_vf_f16m8_mu
#define vfmax_vv_f32mf2_tamu __riscv_vfmax_vv_f32mf2_mu
#define vfmax_vf_f32mf2_tamu __riscv_vfmax_vf_f32mf2_mu
#define vfmax_vv_f32m1_tamu __riscv_vfmax_vv_f32m1_mu
#define vfmax_vf_f32m1_tamu __riscv_vfmax_vf_f32m1_mu
#define vfmax_vv_f32m2_tamu __riscv_vfmax_vv_f32m2_mu
#define vfmax_vf_f32m2_tamu __riscv_vfmax_vf_f32m2_mu
#define vfmax_vv_f32m4_tamu __riscv_vfmax_vv_f32m4_mu
#define vfmax_vf_f32m4_tamu __riscv_vfmax_vf_f32m4_mu
#define vfmax_vv_f32m8_tamu __riscv_vfmax_vv_f32m8_mu
#define vfmax_vf_f32m8_tamu __riscv_vfmax_vf_f32m8_mu
#define vfmax_vv_f64m1_tamu __riscv_vfmax_vv_f64m1_mu
#define vfmax_vf_f64m1_tamu __riscv_vfmax_vf_f64m1_mu
#define vfmax_vv_f64m2_tamu __riscv_vfmax_vv_f64m2_mu
#define vfmax_vf_f64m2_tamu __riscv_vfmax_vf_f64m2_mu
#define vfmax_vv_f64m4_tamu __riscv_vfmax_vv_f64m4_mu
#define vfmax_vf_f64m4_tamu __riscv_vfmax_vf_f64m4_mu
#define vfmax_vv_f64m8_tamu __riscv_vfmax_vv_f64m8_mu
#define vfmax_vf_f64m8_tamu __riscv_vfmax_vf_f64m8_mu
#define vfsgnj_vv_f16mf4_tu __riscv_vfsgnj_vv_f16mf4_tu
#define vfsgnj_vf_f16mf4_tu __riscv_vfsgnj_vf_f16mf4_tu
#define vfsgnj_vv_f16mf2_tu __riscv_vfsgnj_vv_f16mf2_tu
#define vfsgnj_vf_f16mf2_tu __riscv_vfsgnj_vf_f16mf2_tu
#define vfsgnj_vv_f16m1_tu __riscv_vfsgnj_vv_f16m1_tu
#define vfsgnj_vf_f16m1_tu __riscv_vfsgnj_vf_f16m1_tu
#define vfsgnj_vv_f16m2_tu __riscv_vfsgnj_vv_f16m2_tu
#define vfsgnj_vf_f16m2_tu __riscv_vfsgnj_vf_f16m2_tu
#define vfsgnj_vv_f16m4_tu __riscv_vfsgnj_vv_f16m4_tu
#define vfsgnj_vf_f16m4_tu __riscv_vfsgnj_vf_f16m4_tu
#define vfsgnj_vv_f16m8_tu __riscv_vfsgnj_vv_f16m8_tu
#define vfsgnj_vf_f16m8_tu __riscv_vfsgnj_vf_f16m8_tu
#define vfsgnj_vv_f32mf2_tu __riscv_vfsgnj_vv_f32mf2_tu
#define vfsgnj_vf_f32mf2_tu __riscv_vfsgnj_vf_f32mf2_tu
#define vfsgnj_vv_f32m1_tu __riscv_vfsgnj_vv_f32m1_tu
#define vfsgnj_vf_f32m1_tu __riscv_vfsgnj_vf_f32m1_tu
#define vfsgnj_vv_f32m2_tu __riscv_vfsgnj_vv_f32m2_tu
#define vfsgnj_vf_f32m2_tu __riscv_vfsgnj_vf_f32m2_tu
#define vfsgnj_vv_f32m4_tu __riscv_vfsgnj_vv_f32m4_tu
#define vfsgnj_vf_f32m4_tu __riscv_vfsgnj_vf_f32m4_tu
#define vfsgnj_vv_f32m8_tu __riscv_vfsgnj_vv_f32m8_tu
#define vfsgnj_vf_f32m8_tu __riscv_vfsgnj_vf_f32m8_tu
#define vfsgnj_vv_f64m1_tu __riscv_vfsgnj_vv_f64m1_tu
#define vfsgnj_vf_f64m1_tu __riscv_vfsgnj_vf_f64m1_tu
#define vfsgnj_vv_f64m2_tu __riscv_vfsgnj_vv_f64m2_tu
#define vfsgnj_vf_f64m2_tu __riscv_vfsgnj_vf_f64m2_tu
#define vfsgnj_vv_f64m4_tu __riscv_vfsgnj_vv_f64m4_tu
#define vfsgnj_vf_f64m4_tu __riscv_vfsgnj_vf_f64m4_tu
#define vfsgnj_vv_f64m8_tu __riscv_vfsgnj_vv_f64m8_tu
#define vfsgnj_vf_f64m8_tu __riscv_vfsgnj_vf_f64m8_tu
#define vfsgnjn_vv_f16mf4_tu __riscv_vfsgnjn_vv_f16mf4_tu
#define vfsgnjn_vf_f16mf4_tu __riscv_vfsgnjn_vf_f16mf4_tu
#define vfsgnjn_vv_f16mf2_tu __riscv_vfsgnjn_vv_f16mf2_tu
#define vfsgnjn_vf_f16mf2_tu __riscv_vfsgnjn_vf_f16mf2_tu
#define vfsgnjn_vv_f16m1_tu __riscv_vfsgnjn_vv_f16m1_tu
#define vfsgnjn_vf_f16m1_tu __riscv_vfsgnjn_vf_f16m1_tu
#define vfsgnjn_vv_f16m2_tu __riscv_vfsgnjn_vv_f16m2_tu
#define vfsgnjn_vf_f16m2_tu __riscv_vfsgnjn_vf_f16m2_tu
#define vfsgnjn_vv_f16m4_tu __riscv_vfsgnjn_vv_f16m4_tu
#define vfsgnjn_vf_f16m4_tu __riscv_vfsgnjn_vf_f16m4_tu
#define vfsgnjn_vv_f16m8_tu __riscv_vfsgnjn_vv_f16m8_tu
#define vfsgnjn_vf_f16m8_tu __riscv_vfsgnjn_vf_f16m8_tu
#define vfsgnjn_vv_f32mf2_tu __riscv_vfsgnjn_vv_f32mf2_tu
#define vfsgnjn_vf_f32mf2_tu __riscv_vfsgnjn_vf_f32mf2_tu
#define vfsgnjn_vv_f32m1_tu __riscv_vfsgnjn_vv_f32m1_tu
#define vfsgnjn_vf_f32m1_tu __riscv_vfsgnjn_vf_f32m1_tu
#define vfsgnjn_vv_f32m2_tu __riscv_vfsgnjn_vv_f32m2_tu
#define vfsgnjn_vf_f32m2_tu __riscv_vfsgnjn_vf_f32m2_tu
#define vfsgnjn_vv_f32m4_tu __riscv_vfsgnjn_vv_f32m4_tu
#define vfsgnjn_vf_f32m4_tu __riscv_vfsgnjn_vf_f32m4_tu
#define vfsgnjn_vv_f32m8_tu __riscv_vfsgnjn_vv_f32m8_tu
#define vfsgnjn_vf_f32m8_tu __riscv_vfsgnjn_vf_f32m8_tu
#define vfsgnjn_vv_f64m1_tu __riscv_vfsgnjn_vv_f64m1_tu
#define vfsgnjn_vf_f64m1_tu __riscv_vfsgnjn_vf_f64m1_tu
#define vfsgnjn_vv_f64m2_tu __riscv_vfsgnjn_vv_f64m2_tu
#define vfsgnjn_vf_f64m2_tu __riscv_vfsgnjn_vf_f64m2_tu
#define vfsgnjn_vv_f64m4_tu __riscv_vfsgnjn_vv_f64m4_tu
#define vfsgnjn_vf_f64m4_tu __riscv_vfsgnjn_vf_f64m4_tu
#define vfsgnjn_vv_f64m8_tu __riscv_vfsgnjn_vv_f64m8_tu
#define vfsgnjn_vf_f64m8_tu __riscv_vfsgnjn_vf_f64m8_tu
#define vfsgnjx_vv_f16mf4_tu __riscv_vfsgnjx_vv_f16mf4_tu
#define vfsgnjx_vf_f16mf4_tu __riscv_vfsgnjx_vf_f16mf4_tu
#define vfsgnjx_vv_f16mf2_tu __riscv_vfsgnjx_vv_f16mf2_tu
#define vfsgnjx_vf_f16mf2_tu __riscv_vfsgnjx_vf_f16mf2_tu
#define vfsgnjx_vv_f16m1_tu __riscv_vfsgnjx_vv_f16m1_tu
#define vfsgnjx_vf_f16m1_tu __riscv_vfsgnjx_vf_f16m1_tu
#define vfsgnjx_vv_f16m2_tu __riscv_vfsgnjx_vv_f16m2_tu
#define vfsgnjx_vf_f16m2_tu __riscv_vfsgnjx_vf_f16m2_tu
#define vfsgnjx_vv_f16m4_tu __riscv_vfsgnjx_vv_f16m4_tu
#define vfsgnjx_vf_f16m4_tu __riscv_vfsgnjx_vf_f16m4_tu
#define vfsgnjx_vv_f16m8_tu __riscv_vfsgnjx_vv_f16m8_tu
#define vfsgnjx_vf_f16m8_tu __riscv_vfsgnjx_vf_f16m8_tu
#define vfsgnjx_vv_f32mf2_tu __riscv_vfsgnjx_vv_f32mf2_tu
#define vfsgnjx_vf_f32mf2_tu __riscv_vfsgnjx_vf_f32mf2_tu
#define vfsgnjx_vv_f32m1_tu __riscv_vfsgnjx_vv_f32m1_tu
#define vfsgnjx_vf_f32m1_tu __riscv_vfsgnjx_vf_f32m1_tu
#define vfsgnjx_vv_f32m2_tu __riscv_vfsgnjx_vv_f32m2_tu
#define vfsgnjx_vf_f32m2_tu __riscv_vfsgnjx_vf_f32m2_tu
#define vfsgnjx_vv_f32m4_tu __riscv_vfsgnjx_vv_f32m4_tu
#define vfsgnjx_vf_f32m4_tu __riscv_vfsgnjx_vf_f32m4_tu
#define vfsgnjx_vv_f32m8_tu __riscv_vfsgnjx_vv_f32m8_tu
#define vfsgnjx_vf_f32m8_tu __riscv_vfsgnjx_vf_f32m8_tu
#define vfsgnjx_vv_f64m1_tu __riscv_vfsgnjx_vv_f64m1_tu
#define vfsgnjx_vf_f64m1_tu __riscv_vfsgnjx_vf_f64m1_tu
#define vfsgnjx_vv_f64m2_tu __riscv_vfsgnjx_vv_f64m2_tu
#define vfsgnjx_vf_f64m2_tu __riscv_vfsgnjx_vf_f64m2_tu
#define vfsgnjx_vv_f64m4_tu __riscv_vfsgnjx_vv_f64m4_tu
#define vfsgnjx_vf_f64m4_tu __riscv_vfsgnjx_vf_f64m4_tu
#define vfsgnjx_vv_f64m8_tu __riscv_vfsgnjx_vv_f64m8_tu
#define vfsgnjx_vf_f64m8_tu __riscv_vfsgnjx_vf_f64m8_tu
#define vfsgnj_vv_f16mf4_ta __riscv_vfsgnj_vv_f16mf4
#define vfsgnj_vf_f16mf4_ta __riscv_vfsgnj_vf_f16mf4
#define vfsgnj_vv_f16mf2_ta __riscv_vfsgnj_vv_f16mf2
#define vfsgnj_vf_f16mf2_ta __riscv_vfsgnj_vf_f16mf2
#define vfsgnj_vv_f16m1_ta __riscv_vfsgnj_vv_f16m1
#define vfsgnj_vf_f16m1_ta __riscv_vfsgnj_vf_f16m1
#define vfsgnj_vv_f16m2_ta __riscv_vfsgnj_vv_f16m2
#define vfsgnj_vf_f16m2_ta __riscv_vfsgnj_vf_f16m2
#define vfsgnj_vv_f16m4_ta __riscv_vfsgnj_vv_f16m4
#define vfsgnj_vf_f16m4_ta __riscv_vfsgnj_vf_f16m4
#define vfsgnj_vv_f16m8_ta __riscv_vfsgnj_vv_f16m8
#define vfsgnj_vf_f16m8_ta __riscv_vfsgnj_vf_f16m8
#define vfsgnj_vv_f32mf2_ta __riscv_vfsgnj_vv_f32mf2
#define vfsgnj_vf_f32mf2_ta __riscv_vfsgnj_vf_f32mf2
#define vfsgnj_vv_f32m1_ta __riscv_vfsgnj_vv_f32m1
#define vfsgnj_vf_f32m1_ta __riscv_vfsgnj_vf_f32m1
#define vfsgnj_vv_f32m2_ta __riscv_vfsgnj_vv_f32m2
#define vfsgnj_vf_f32m2_ta __riscv_vfsgnj_vf_f32m2
#define vfsgnj_vv_f32m4_ta __riscv_vfsgnj_vv_f32m4
#define vfsgnj_vf_f32m4_ta __riscv_vfsgnj_vf_f32m4
#define vfsgnj_vv_f32m8_ta __riscv_vfsgnj_vv_f32m8
#define vfsgnj_vf_f32m8_ta __riscv_vfsgnj_vf_f32m8
#define vfsgnj_vv_f64m1_ta __riscv_vfsgnj_vv_f64m1
#define vfsgnj_vf_f64m1_ta __riscv_vfsgnj_vf_f64m1
#define vfsgnj_vv_f64m2_ta __riscv_vfsgnj_vv_f64m2
#define vfsgnj_vf_f64m2_ta __riscv_vfsgnj_vf_f64m2
#define vfsgnj_vv_f64m4_ta __riscv_vfsgnj_vv_f64m4
#define vfsgnj_vf_f64m4_ta __riscv_vfsgnj_vf_f64m4
#define vfsgnj_vv_f64m8_ta __riscv_vfsgnj_vv_f64m8
#define vfsgnj_vf_f64m8_ta __riscv_vfsgnj_vf_f64m8
#define vfsgnjn_vv_f16mf4_ta __riscv_vfsgnjn_vv_f16mf4
#define vfsgnjn_vf_f16mf4_ta __riscv_vfsgnjn_vf_f16mf4
#define vfsgnjn_vv_f16mf2_ta __riscv_vfsgnjn_vv_f16mf2
#define vfsgnjn_vf_f16mf2_ta __riscv_vfsgnjn_vf_f16mf2
#define vfsgnjn_vv_f16m1_ta __riscv_vfsgnjn_vv_f16m1
#define vfsgnjn_vf_f16m1_ta __riscv_vfsgnjn_vf_f16m1
#define vfsgnjn_vv_f16m2_ta __riscv_vfsgnjn_vv_f16m2
#define vfsgnjn_vf_f16m2_ta __riscv_vfsgnjn_vf_f16m2
#define vfsgnjn_vv_f16m4_ta __riscv_vfsgnjn_vv_f16m4
#define vfsgnjn_vf_f16m4_ta __riscv_vfsgnjn_vf_f16m4
#define vfsgnjn_vv_f16m8_ta __riscv_vfsgnjn_vv_f16m8
#define vfsgnjn_vf_f16m8_ta __riscv_vfsgnjn_vf_f16m8
#define vfsgnjn_vv_f32mf2_ta __riscv_vfsgnjn_vv_f32mf2
#define vfsgnjn_vf_f32mf2_ta __riscv_vfsgnjn_vf_f32mf2
#define vfsgnjn_vv_f32m1_ta __riscv_vfsgnjn_vv_f32m1
#define vfsgnjn_vf_f32m1_ta __riscv_vfsgnjn_vf_f32m1
#define vfsgnjn_vv_f32m2_ta __riscv_vfsgnjn_vv_f32m2
#define vfsgnjn_vf_f32m2_ta __riscv_vfsgnjn_vf_f32m2
#define vfsgnjn_vv_f32m4_ta __riscv_vfsgnjn_vv_f32m4
#define vfsgnjn_vf_f32m4_ta __riscv_vfsgnjn_vf_f32m4
#define vfsgnjn_vv_f32m8_ta __riscv_vfsgnjn_vv_f32m8
#define vfsgnjn_vf_f32m8_ta __riscv_vfsgnjn_vf_f32m8
#define vfsgnjn_vv_f64m1_ta __riscv_vfsgnjn_vv_f64m1
#define vfsgnjn_vf_f64m1_ta __riscv_vfsgnjn_vf_f64m1
#define vfsgnjn_vv_f64m2_ta __riscv_vfsgnjn_vv_f64m2
#define vfsgnjn_vf_f64m2_ta __riscv_vfsgnjn_vf_f64m2
#define vfsgnjn_vv_f64m4_ta __riscv_vfsgnjn_vv_f64m4
#define vfsgnjn_vf_f64m4_ta __riscv_vfsgnjn_vf_f64m4
#define vfsgnjn_vv_f64m8_ta __riscv_vfsgnjn_vv_f64m8
#define vfsgnjn_vf_f64m8_ta __riscv_vfsgnjn_vf_f64m8
#define vfsgnjx_vv_f16mf4_ta __riscv_vfsgnjx_vv_f16mf4
#define vfsgnjx_vf_f16mf4_ta __riscv_vfsgnjx_vf_f16mf4
#define vfsgnjx_vv_f16mf2_ta __riscv_vfsgnjx_vv_f16mf2
#define vfsgnjx_vf_f16mf2_ta __riscv_vfsgnjx_vf_f16mf2
#define vfsgnjx_vv_f16m1_ta __riscv_vfsgnjx_vv_f16m1
#define vfsgnjx_vf_f16m1_ta __riscv_vfsgnjx_vf_f16m1
#define vfsgnjx_vv_f16m2_ta __riscv_vfsgnjx_vv_f16m2
#define vfsgnjx_vf_f16m2_ta __riscv_vfsgnjx_vf_f16m2
#define vfsgnjx_vv_f16m4_ta __riscv_vfsgnjx_vv_f16m4
#define vfsgnjx_vf_f16m4_ta __riscv_vfsgnjx_vf_f16m4
#define vfsgnjx_vv_f16m8_ta __riscv_vfsgnjx_vv_f16m8
#define vfsgnjx_vf_f16m8_ta __riscv_vfsgnjx_vf_f16m8
#define vfsgnjx_vv_f32mf2_ta __riscv_vfsgnjx_vv_f32mf2
#define vfsgnjx_vf_f32mf2_ta __riscv_vfsgnjx_vf_f32mf2
#define vfsgnjx_vv_f32m1_ta __riscv_vfsgnjx_vv_f32m1
#define vfsgnjx_vf_f32m1_ta __riscv_vfsgnjx_vf_f32m1
#define vfsgnjx_vv_f32m2_ta __riscv_vfsgnjx_vv_f32m2
#define vfsgnjx_vf_f32m2_ta __riscv_vfsgnjx_vf_f32m2
#define vfsgnjx_vv_f32m4_ta __riscv_vfsgnjx_vv_f32m4
#define vfsgnjx_vf_f32m4_ta __riscv_vfsgnjx_vf_f32m4
#define vfsgnjx_vv_f32m8_ta __riscv_vfsgnjx_vv_f32m8
#define vfsgnjx_vf_f32m8_ta __riscv_vfsgnjx_vf_f32m8
#define vfsgnjx_vv_f64m1_ta __riscv_vfsgnjx_vv_f64m1
#define vfsgnjx_vf_f64m1_ta __riscv_vfsgnjx_vf_f64m1
#define vfsgnjx_vv_f64m2_ta __riscv_vfsgnjx_vv_f64m2
#define vfsgnjx_vf_f64m2_ta __riscv_vfsgnjx_vf_f64m2
#define vfsgnjx_vv_f64m4_ta __riscv_vfsgnjx_vv_f64m4
#define vfsgnjx_vf_f64m4_ta __riscv_vfsgnjx_vf_f64m4
#define vfsgnjx_vv_f64m8_ta __riscv_vfsgnjx_vv_f64m8
#define vfsgnjx_vf_f64m8_ta __riscv_vfsgnjx_vf_f64m8
// masked functions
#define vfsgnj_vv_f16mf4_tuma __riscv_vfsgnj_vv_f16mf4_tum
#define vfsgnj_vf_f16mf4_tuma __riscv_vfsgnj_vf_f16mf4_tum
#define vfsgnj_vv_f16mf2_tuma __riscv_vfsgnj_vv_f16mf2_tum
#define vfsgnj_vf_f16mf2_tuma __riscv_vfsgnj_vf_f16mf2_tum
#define vfsgnj_vv_f16m1_tuma __riscv_vfsgnj_vv_f16m1_tum
#define vfsgnj_vf_f16m1_tuma __riscv_vfsgnj_vf_f16m1_tum
#define vfsgnj_vv_f16m2_tuma __riscv_vfsgnj_vv_f16m2_tum
#define vfsgnj_vf_f16m2_tuma __riscv_vfsgnj_vf_f16m2_tum
#define vfsgnj_vv_f16m4_tuma __riscv_vfsgnj_vv_f16m4_tum
#define vfsgnj_vf_f16m4_tuma __riscv_vfsgnj_vf_f16m4_tum
#define vfsgnj_vv_f16m8_tuma __riscv_vfsgnj_vv_f16m8_tum
#define vfsgnj_vf_f16m8_tuma __riscv_vfsgnj_vf_f16m8_tum
#define vfsgnj_vv_f32mf2_tuma __riscv_vfsgnj_vv_f32mf2_tum
#define vfsgnj_vf_f32mf2_tuma __riscv_vfsgnj_vf_f32mf2_tum
#define vfsgnj_vv_f32m1_tuma __riscv_vfsgnj_vv_f32m1_tum
#define vfsgnj_vf_f32m1_tuma __riscv_vfsgnj_vf_f32m1_tum
#define vfsgnj_vv_f32m2_tuma __riscv_vfsgnj_vv_f32m2_tum
#define vfsgnj_vf_f32m2_tuma __riscv_vfsgnj_vf_f32m2_tum
#define vfsgnj_vv_f32m4_tuma __riscv_vfsgnj_vv_f32m4_tum
#define vfsgnj_vf_f32m4_tuma __riscv_vfsgnj_vf_f32m4_tum
#define vfsgnj_vv_f32m8_tuma __riscv_vfsgnj_vv_f32m8_tum
#define vfsgnj_vf_f32m8_tuma __riscv_vfsgnj_vf_f32m8_tum
#define vfsgnj_vv_f64m1_tuma __riscv_vfsgnj_vv_f64m1_tum
#define vfsgnj_vf_f64m1_tuma __riscv_vfsgnj_vf_f64m1_tum
#define vfsgnj_vv_f64m2_tuma __riscv_vfsgnj_vv_f64m2_tum
#define vfsgnj_vf_f64m2_tuma __riscv_vfsgnj_vf_f64m2_tum
#define vfsgnj_vv_f64m4_tuma __riscv_vfsgnj_vv_f64m4_tum
#define vfsgnj_vf_f64m4_tuma __riscv_vfsgnj_vf_f64m4_tum
#define vfsgnj_vv_f64m8_tuma __riscv_vfsgnj_vv_f64m8_tum
#define vfsgnj_vf_f64m8_tuma __riscv_vfsgnj_vf_f64m8_tum
#define vfsgnjn_vv_f16mf4_tuma __riscv_vfsgnjn_vv_f16mf4_tum
#define vfsgnjn_vf_f16mf4_tuma __riscv_vfsgnjn_vf_f16mf4_tum
#define vfsgnjn_vv_f16mf2_tuma __riscv_vfsgnjn_vv_f16mf2_tum
#define vfsgnjn_vf_f16mf2_tuma __riscv_vfsgnjn_vf_f16mf2_tum
#define vfsgnjn_vv_f16m1_tuma __riscv_vfsgnjn_vv_f16m1_tum
#define vfsgnjn_vf_f16m1_tuma __riscv_vfsgnjn_vf_f16m1_tum
#define vfsgnjn_vv_f16m2_tuma __riscv_vfsgnjn_vv_f16m2_tum
#define vfsgnjn_vf_f16m2_tuma __riscv_vfsgnjn_vf_f16m2_tum
#define vfsgnjn_vv_f16m4_tuma __riscv_vfsgnjn_vv_f16m4_tum
#define vfsgnjn_vf_f16m4_tuma __riscv_vfsgnjn_vf_f16m4_tum
#define vfsgnjn_vv_f16m8_tuma __riscv_vfsgnjn_vv_f16m8_tum
#define vfsgnjn_vf_f16m8_tuma __riscv_vfsgnjn_vf_f16m8_tum
#define vfsgnjn_vv_f32mf2_tuma __riscv_vfsgnjn_vv_f32mf2_tum
#define vfsgnjn_vf_f32mf2_tuma __riscv_vfsgnjn_vf_f32mf2_tum
#define vfsgnjn_vv_f32m1_tuma __riscv_vfsgnjn_vv_f32m1_tum
#define vfsgnjn_vf_f32m1_tuma __riscv_vfsgnjn_vf_f32m1_tum
#define vfsgnjn_vv_f32m2_tuma __riscv_vfsgnjn_vv_f32m2_tum
#define vfsgnjn_vf_f32m2_tuma __riscv_vfsgnjn_vf_f32m2_tum
#define vfsgnjn_vv_f32m4_tuma __riscv_vfsgnjn_vv_f32m4_tum
#define vfsgnjn_vf_f32m4_tuma __riscv_vfsgnjn_vf_f32m4_tum
#define vfsgnjn_vv_f32m8_tuma __riscv_vfsgnjn_vv_f32m8_tum
#define vfsgnjn_vf_f32m8_tuma __riscv_vfsgnjn_vf_f32m8_tum
#define vfsgnjn_vv_f64m1_tuma __riscv_vfsgnjn_vv_f64m1_tum
#define vfsgnjn_vf_f64m1_tuma __riscv_vfsgnjn_vf_f64m1_tum
#define vfsgnjn_vv_f64m2_tuma __riscv_vfsgnjn_vv_f64m2_tum
#define vfsgnjn_vf_f64m2_tuma __riscv_vfsgnjn_vf_f64m2_tum
#define vfsgnjn_vv_f64m4_tuma __riscv_vfsgnjn_vv_f64m4_tum
#define vfsgnjn_vf_f64m4_tuma __riscv_vfsgnjn_vf_f64m4_tum
#define vfsgnjn_vv_f64m8_tuma __riscv_vfsgnjn_vv_f64m8_tum
#define vfsgnjn_vf_f64m8_tuma __riscv_vfsgnjn_vf_f64m8_tum
#define vfsgnjx_vv_f16mf4_tuma __riscv_vfsgnjx_vv_f16mf4_tum
#define vfsgnjx_vf_f16mf4_tuma __riscv_vfsgnjx_vf_f16mf4_tum
#define vfsgnjx_vv_f16mf2_tuma __riscv_vfsgnjx_vv_f16mf2_tum
#define vfsgnjx_vf_f16mf2_tuma __riscv_vfsgnjx_vf_f16mf2_tum
#define vfsgnjx_vv_f16m1_tuma __riscv_vfsgnjx_vv_f16m1_tum
#define vfsgnjx_vf_f16m1_tuma __riscv_vfsgnjx_vf_f16m1_tum
#define vfsgnjx_vv_f16m2_tuma __riscv_vfsgnjx_vv_f16m2_tum
#define vfsgnjx_vf_f16m2_tuma __riscv_vfsgnjx_vf_f16m2_tum
#define vfsgnjx_vv_f16m4_tuma __riscv_vfsgnjx_vv_f16m4_tum
#define vfsgnjx_vf_f16m4_tuma __riscv_vfsgnjx_vf_f16m4_tum
#define vfsgnjx_vv_f16m8_tuma __riscv_vfsgnjx_vv_f16m8_tum
#define vfsgnjx_vf_f16m8_tuma __riscv_vfsgnjx_vf_f16m8_tum
#define vfsgnjx_vv_f32mf2_tuma __riscv_vfsgnjx_vv_f32mf2_tum
#define vfsgnjx_vf_f32mf2_tuma __riscv_vfsgnjx_vf_f32mf2_tum
#define vfsgnjx_vv_f32m1_tuma __riscv_vfsgnjx_vv_f32m1_tum
#define vfsgnjx_vf_f32m1_tuma __riscv_vfsgnjx_vf_f32m1_tum
#define vfsgnjx_vv_f32m2_tuma __riscv_vfsgnjx_vv_f32m2_tum
#define vfsgnjx_vf_f32m2_tuma __riscv_vfsgnjx_vf_f32m2_tum
#define vfsgnjx_vv_f32m4_tuma __riscv_vfsgnjx_vv_f32m4_tum
#define vfsgnjx_vf_f32m4_tuma __riscv_vfsgnjx_vf_f32m4_tum
#define vfsgnjx_vv_f32m8_tuma __riscv_vfsgnjx_vv_f32m8_tum
#define vfsgnjx_vf_f32m8_tuma __riscv_vfsgnjx_vf_f32m8_tum
#define vfsgnjx_vv_f64m1_tuma __riscv_vfsgnjx_vv_f64m1_tum
#define vfsgnjx_vf_f64m1_tuma __riscv_vfsgnjx_vf_f64m1_tum
#define vfsgnjx_vv_f64m2_tuma __riscv_vfsgnjx_vv_f64m2_tum
#define vfsgnjx_vf_f64m2_tuma __riscv_vfsgnjx_vf_f64m2_tum
#define vfsgnjx_vv_f64m4_tuma __riscv_vfsgnjx_vv_f64m4_tum
#define vfsgnjx_vf_f64m4_tuma __riscv_vfsgnjx_vf_f64m4_tum
#define vfsgnjx_vv_f64m8_tuma __riscv_vfsgnjx_vv_f64m8_tum
#define vfsgnjx_vf_f64m8_tuma __riscv_vfsgnjx_vf_f64m8_tum
// masked functions
#define vfsgnj_vv_f16mf4_tumu __riscv_vfsgnj_vv_f16mf4_tumu
#define vfsgnj_vf_f16mf4_tumu __riscv_vfsgnj_vf_f16mf4_tumu
#define vfsgnj_vv_f16mf2_tumu __riscv_vfsgnj_vv_f16mf2_tumu
#define vfsgnj_vf_f16mf2_tumu __riscv_vfsgnj_vf_f16mf2_tumu
#define vfsgnj_vv_f16m1_tumu __riscv_vfsgnj_vv_f16m1_tumu
#define vfsgnj_vf_f16m1_tumu __riscv_vfsgnj_vf_f16m1_tumu
#define vfsgnj_vv_f16m2_tumu __riscv_vfsgnj_vv_f16m2_tumu
#define vfsgnj_vf_f16m2_tumu __riscv_vfsgnj_vf_f16m2_tumu
#define vfsgnj_vv_f16m4_tumu __riscv_vfsgnj_vv_f16m4_tumu
#define vfsgnj_vf_f16m4_tumu __riscv_vfsgnj_vf_f16m4_tumu
#define vfsgnj_vv_f16m8_tumu __riscv_vfsgnj_vv_f16m8_tumu
#define vfsgnj_vf_f16m8_tumu __riscv_vfsgnj_vf_f16m8_tumu
#define vfsgnj_vv_f32mf2_tumu __riscv_vfsgnj_vv_f32mf2_tumu
#define vfsgnj_vf_f32mf2_tumu __riscv_vfsgnj_vf_f32mf2_tumu
#define vfsgnj_vv_f32m1_tumu __riscv_vfsgnj_vv_f32m1_tumu
#define vfsgnj_vf_f32m1_tumu __riscv_vfsgnj_vf_f32m1_tumu
#define vfsgnj_vv_f32m2_tumu __riscv_vfsgnj_vv_f32m2_tumu
#define vfsgnj_vf_f32m2_tumu __riscv_vfsgnj_vf_f32m2_tumu
#define vfsgnj_vv_f32m4_tumu __riscv_vfsgnj_vv_f32m4_tumu
#define vfsgnj_vf_f32m4_tumu __riscv_vfsgnj_vf_f32m4_tumu
#define vfsgnj_vv_f32m8_tumu __riscv_vfsgnj_vv_f32m8_tumu
#define vfsgnj_vf_f32m8_tumu __riscv_vfsgnj_vf_f32m8_tumu
#define vfsgnj_vv_f64m1_tumu __riscv_vfsgnj_vv_f64m1_tumu
#define vfsgnj_vf_f64m1_tumu __riscv_vfsgnj_vf_f64m1_tumu
#define vfsgnj_vv_f64m2_tumu __riscv_vfsgnj_vv_f64m2_tumu
#define vfsgnj_vf_f64m2_tumu __riscv_vfsgnj_vf_f64m2_tumu
#define vfsgnj_vv_f64m4_tumu __riscv_vfsgnj_vv_f64m4_tumu
#define vfsgnj_vf_f64m4_tumu __riscv_vfsgnj_vf_f64m4_tumu
#define vfsgnj_vv_f64m8_tumu __riscv_vfsgnj_vv_f64m8_tumu
#define vfsgnj_vf_f64m8_tumu __riscv_vfsgnj_vf_f64m8_tumu
#define vfsgnjn_vv_f16mf4_tumu __riscv_vfsgnjn_vv_f16mf4_tumu
#define vfsgnjn_vf_f16mf4_tumu __riscv_vfsgnjn_vf_f16mf4_tumu
#define vfsgnjn_vv_f16mf2_tumu __riscv_vfsgnjn_vv_f16mf2_tumu
#define vfsgnjn_vf_f16mf2_tumu __riscv_vfsgnjn_vf_f16mf2_tumu
#define vfsgnjn_vv_f16m1_tumu __riscv_vfsgnjn_vv_f16m1_tumu
#define vfsgnjn_vf_f16m1_tumu __riscv_vfsgnjn_vf_f16m1_tumu
#define vfsgnjn_vv_f16m2_tumu __riscv_vfsgnjn_vv_f16m2_tumu
#define vfsgnjn_vf_f16m2_tumu __riscv_vfsgnjn_vf_f16m2_tumu
#define vfsgnjn_vv_f16m4_tumu __riscv_vfsgnjn_vv_f16m4_tumu
#define vfsgnjn_vf_f16m4_tumu __riscv_vfsgnjn_vf_f16m4_tumu
#define vfsgnjn_vv_f16m8_tumu __riscv_vfsgnjn_vv_f16m8_tumu
#define vfsgnjn_vf_f16m8_tumu __riscv_vfsgnjn_vf_f16m8_tumu
#define vfsgnjn_vv_f32mf2_tumu __riscv_vfsgnjn_vv_f32mf2_tumu
#define vfsgnjn_vf_f32mf2_tumu __riscv_vfsgnjn_vf_f32mf2_tumu
#define vfsgnjn_vv_f32m1_tumu __riscv_vfsgnjn_vv_f32m1_tumu
#define vfsgnjn_vf_f32m1_tumu __riscv_vfsgnjn_vf_f32m1_tumu
#define vfsgnjn_vv_f32m2_tumu __riscv_vfsgnjn_vv_f32m2_tumu
#define vfsgnjn_vf_f32m2_tumu __riscv_vfsgnjn_vf_f32m2_tumu
#define vfsgnjn_vv_f32m4_tumu __riscv_vfsgnjn_vv_f32m4_tumu
#define vfsgnjn_vf_f32m4_tumu __riscv_vfsgnjn_vf_f32m4_tumu
#define vfsgnjn_vv_f32m8_tumu __riscv_vfsgnjn_vv_f32m8_tumu
#define vfsgnjn_vf_f32m8_tumu __riscv_vfsgnjn_vf_f32m8_tumu
#define vfsgnjn_vv_f64m1_tumu __riscv_vfsgnjn_vv_f64m1_tumu
#define vfsgnjn_vf_f64m1_tumu __riscv_vfsgnjn_vf_f64m1_tumu
#define vfsgnjn_vv_f64m2_tumu __riscv_vfsgnjn_vv_f64m2_tumu
#define vfsgnjn_vf_f64m2_tumu __riscv_vfsgnjn_vf_f64m2_tumu
#define vfsgnjn_vv_f64m4_tumu __riscv_vfsgnjn_vv_f64m4_tumu
#define vfsgnjn_vf_f64m4_tumu __riscv_vfsgnjn_vf_f64m4_tumu
#define vfsgnjn_vv_f64m8_tumu __riscv_vfsgnjn_vv_f64m8_tumu
#define vfsgnjn_vf_f64m8_tumu __riscv_vfsgnjn_vf_f64m8_tumu
#define vfsgnjx_vv_f16mf4_tumu __riscv_vfsgnjx_vv_f16mf4_tumu
#define vfsgnjx_vf_f16mf4_tumu __riscv_vfsgnjx_vf_f16mf4_tumu
#define vfsgnjx_vv_f16mf2_tumu __riscv_vfsgnjx_vv_f16mf2_tumu
#define vfsgnjx_vf_f16mf2_tumu __riscv_vfsgnjx_vf_f16mf2_tumu
#define vfsgnjx_vv_f16m1_tumu __riscv_vfsgnjx_vv_f16m1_tumu
#define vfsgnjx_vf_f16m1_tumu __riscv_vfsgnjx_vf_f16m1_tumu
#define vfsgnjx_vv_f16m2_tumu __riscv_vfsgnjx_vv_f16m2_tumu
#define vfsgnjx_vf_f16m2_tumu __riscv_vfsgnjx_vf_f16m2_tumu
#define vfsgnjx_vv_f16m4_tumu __riscv_vfsgnjx_vv_f16m4_tumu
#define vfsgnjx_vf_f16m4_tumu __riscv_vfsgnjx_vf_f16m4_tumu
#define vfsgnjx_vv_f16m8_tumu __riscv_vfsgnjx_vv_f16m8_tumu
#define vfsgnjx_vf_f16m8_tumu __riscv_vfsgnjx_vf_f16m8_tumu
#define vfsgnjx_vv_f32mf2_tumu __riscv_vfsgnjx_vv_f32mf2_tumu
#define vfsgnjx_vf_f32mf2_tumu __riscv_vfsgnjx_vf_f32mf2_tumu
#define vfsgnjx_vv_f32m1_tumu __riscv_vfsgnjx_vv_f32m1_tumu
#define vfsgnjx_vf_f32m1_tumu __riscv_vfsgnjx_vf_f32m1_tumu
#define vfsgnjx_vv_f32m2_tumu __riscv_vfsgnjx_vv_f32m2_tumu
#define vfsgnjx_vf_f32m2_tumu __riscv_vfsgnjx_vf_f32m2_tumu
#define vfsgnjx_vv_f32m4_tumu __riscv_vfsgnjx_vv_f32m4_tumu
#define vfsgnjx_vf_f32m4_tumu __riscv_vfsgnjx_vf_f32m4_tumu
#define vfsgnjx_vv_f32m8_tumu __riscv_vfsgnjx_vv_f32m8_tumu
#define vfsgnjx_vf_f32m8_tumu __riscv_vfsgnjx_vf_f32m8_tumu
#define vfsgnjx_vv_f64m1_tumu __riscv_vfsgnjx_vv_f64m1_tumu
#define vfsgnjx_vf_f64m1_tumu __riscv_vfsgnjx_vf_f64m1_tumu
#define vfsgnjx_vv_f64m2_tumu __riscv_vfsgnjx_vv_f64m2_tumu
#define vfsgnjx_vf_f64m2_tumu __riscv_vfsgnjx_vf_f64m2_tumu
#define vfsgnjx_vv_f64m4_tumu __riscv_vfsgnjx_vv_f64m4_tumu
#define vfsgnjx_vf_f64m4_tumu __riscv_vfsgnjx_vf_f64m4_tumu
#define vfsgnjx_vv_f64m8_tumu __riscv_vfsgnjx_vv_f64m8_tumu
#define vfsgnjx_vf_f64m8_tumu __riscv_vfsgnjx_vf_f64m8_tumu
// masked functions
#define vfsgnj_vv_f16mf4_tama __riscv_vfsgnj_vv_f16mf4_m
#define vfsgnj_vf_f16mf4_tama __riscv_vfsgnj_vf_f16mf4_m
#define vfsgnj_vv_f16mf2_tama __riscv_vfsgnj_vv_f16mf2_m
#define vfsgnj_vf_f16mf2_tama __riscv_vfsgnj_vf_f16mf2_m
#define vfsgnj_vv_f16m1_tama __riscv_vfsgnj_vv_f16m1_m
#define vfsgnj_vf_f16m1_tama __riscv_vfsgnj_vf_f16m1_m
#define vfsgnj_vv_f16m2_tama __riscv_vfsgnj_vv_f16m2_m
#define vfsgnj_vf_f16m2_tama __riscv_vfsgnj_vf_f16m2_m
#define vfsgnj_vv_f16m4_tama __riscv_vfsgnj_vv_f16m4_m
#define vfsgnj_vf_f16m4_tama __riscv_vfsgnj_vf_f16m4_m
#define vfsgnj_vv_f16m8_tama __riscv_vfsgnj_vv_f16m8_m
#define vfsgnj_vf_f16m8_tama __riscv_vfsgnj_vf_f16m8_m
#define vfsgnj_vv_f32mf2_tama __riscv_vfsgnj_vv_f32mf2_m
#define vfsgnj_vf_f32mf2_tama __riscv_vfsgnj_vf_f32mf2_m
#define vfsgnj_vv_f32m1_tama __riscv_vfsgnj_vv_f32m1_m
#define vfsgnj_vf_f32m1_tama __riscv_vfsgnj_vf_f32m1_m
#define vfsgnj_vv_f32m2_tama __riscv_vfsgnj_vv_f32m2_m
#define vfsgnj_vf_f32m2_tama __riscv_vfsgnj_vf_f32m2_m
#define vfsgnj_vv_f32m4_tama __riscv_vfsgnj_vv_f32m4_m
#define vfsgnj_vf_f32m4_tama __riscv_vfsgnj_vf_f32m4_m
#define vfsgnj_vv_f32m8_tama __riscv_vfsgnj_vv_f32m8_m
#define vfsgnj_vf_f32m8_tama __riscv_vfsgnj_vf_f32m8_m
#define vfsgnj_vv_f64m1_tama __riscv_vfsgnj_vv_f64m1_m
#define vfsgnj_vf_f64m1_tama __riscv_vfsgnj_vf_f64m1_m
#define vfsgnj_vv_f64m2_tama __riscv_vfsgnj_vv_f64m2_m
#define vfsgnj_vf_f64m2_tama __riscv_vfsgnj_vf_f64m2_m
#define vfsgnj_vv_f64m4_tama __riscv_vfsgnj_vv_f64m4_m
#define vfsgnj_vf_f64m4_tama __riscv_vfsgnj_vf_f64m4_m
#define vfsgnj_vv_f64m8_tama __riscv_vfsgnj_vv_f64m8_m
#define vfsgnj_vf_f64m8_tama __riscv_vfsgnj_vf_f64m8_m
#define vfsgnjn_vv_f16mf4_tama __riscv_vfsgnjn_vv_f16mf4_m
#define vfsgnjn_vf_f16mf4_tama __riscv_vfsgnjn_vf_f16mf4_m
#define vfsgnjn_vv_f16mf2_tama __riscv_vfsgnjn_vv_f16mf2_m
#define vfsgnjn_vf_f16mf2_tama __riscv_vfsgnjn_vf_f16mf2_m
#define vfsgnjn_vv_f16m1_tama __riscv_vfsgnjn_vv_f16m1_m
#define vfsgnjn_vf_f16m1_tama __riscv_vfsgnjn_vf_f16m1_m
#define vfsgnjn_vv_f16m2_tama __riscv_vfsgnjn_vv_f16m2_m
#define vfsgnjn_vf_f16m2_tama __riscv_vfsgnjn_vf_f16m2_m
#define vfsgnjn_vv_f16m4_tama __riscv_vfsgnjn_vv_f16m4_m
#define vfsgnjn_vf_f16m4_tama __riscv_vfsgnjn_vf_f16m4_m
#define vfsgnjn_vv_f16m8_tama __riscv_vfsgnjn_vv_f16m8_m
#define vfsgnjn_vf_f16m8_tama __riscv_vfsgnjn_vf_f16m8_m
#define vfsgnjn_vv_f32mf2_tama __riscv_vfsgnjn_vv_f32mf2_m
#define vfsgnjn_vf_f32mf2_tama __riscv_vfsgnjn_vf_f32mf2_m
#define vfsgnjn_vv_f32m1_tama __riscv_vfsgnjn_vv_f32m1_m
#define vfsgnjn_vf_f32m1_tama __riscv_vfsgnjn_vf_f32m1_m
#define vfsgnjn_vv_f32m2_tama __riscv_vfsgnjn_vv_f32m2_m
#define vfsgnjn_vf_f32m2_tama __riscv_vfsgnjn_vf_f32m2_m
#define vfsgnjn_vv_f32m4_tama __riscv_vfsgnjn_vv_f32m4_m
#define vfsgnjn_vf_f32m4_tama __riscv_vfsgnjn_vf_f32m4_m
#define vfsgnjn_vv_f32m8_tama __riscv_vfsgnjn_vv_f32m8_m
#define vfsgnjn_vf_f32m8_tama __riscv_vfsgnjn_vf_f32m8_m
#define vfsgnjn_vv_f64m1_tama __riscv_vfsgnjn_vv_f64m1_m
#define vfsgnjn_vf_f64m1_tama __riscv_vfsgnjn_vf_f64m1_m
#define vfsgnjn_vv_f64m2_tama __riscv_vfsgnjn_vv_f64m2_m
#define vfsgnjn_vf_f64m2_tama __riscv_vfsgnjn_vf_f64m2_m
#define vfsgnjn_vv_f64m4_tama __riscv_vfsgnjn_vv_f64m4_m
#define vfsgnjn_vf_f64m4_tama __riscv_vfsgnjn_vf_f64m4_m
#define vfsgnjn_vv_f64m8_tama __riscv_vfsgnjn_vv_f64m8_m
#define vfsgnjn_vf_f64m8_tama __riscv_vfsgnjn_vf_f64m8_m
#define vfsgnjx_vv_f16mf4_tama __riscv_vfsgnjx_vv_f16mf4_m
#define vfsgnjx_vf_f16mf4_tama __riscv_vfsgnjx_vf_f16mf4_m
#define vfsgnjx_vv_f16mf2_tama __riscv_vfsgnjx_vv_f16mf2_m
#define vfsgnjx_vf_f16mf2_tama __riscv_vfsgnjx_vf_f16mf2_m
#define vfsgnjx_vv_f16m1_tama __riscv_vfsgnjx_vv_f16m1_m
#define vfsgnjx_vf_f16m1_tama __riscv_vfsgnjx_vf_f16m1_m
#define vfsgnjx_vv_f16m2_tama __riscv_vfsgnjx_vv_f16m2_m
#define vfsgnjx_vf_f16m2_tama __riscv_vfsgnjx_vf_f16m2_m
#define vfsgnjx_vv_f16m4_tama __riscv_vfsgnjx_vv_f16m4_m
#define vfsgnjx_vf_f16m4_tama __riscv_vfsgnjx_vf_f16m4_m
#define vfsgnjx_vv_f16m8_tama __riscv_vfsgnjx_vv_f16m8_m
#define vfsgnjx_vf_f16m8_tama __riscv_vfsgnjx_vf_f16m8_m
#define vfsgnjx_vv_f32mf2_tama __riscv_vfsgnjx_vv_f32mf2_m
#define vfsgnjx_vf_f32mf2_tama __riscv_vfsgnjx_vf_f32mf2_m
#define vfsgnjx_vv_f32m1_tama __riscv_vfsgnjx_vv_f32m1_m
#define vfsgnjx_vf_f32m1_tama __riscv_vfsgnjx_vf_f32m1_m
#define vfsgnjx_vv_f32m2_tama __riscv_vfsgnjx_vv_f32m2_m
#define vfsgnjx_vf_f32m2_tama __riscv_vfsgnjx_vf_f32m2_m
#define vfsgnjx_vv_f32m4_tama __riscv_vfsgnjx_vv_f32m4_m
#define vfsgnjx_vf_f32m4_tama __riscv_vfsgnjx_vf_f32m4_m
#define vfsgnjx_vv_f32m8_tama __riscv_vfsgnjx_vv_f32m8_m
#define vfsgnjx_vf_f32m8_tama __riscv_vfsgnjx_vf_f32m8_m
#define vfsgnjx_vv_f64m1_tama __riscv_vfsgnjx_vv_f64m1_m
#define vfsgnjx_vf_f64m1_tama __riscv_vfsgnjx_vf_f64m1_m
#define vfsgnjx_vv_f64m2_tama __riscv_vfsgnjx_vv_f64m2_m
#define vfsgnjx_vf_f64m2_tama __riscv_vfsgnjx_vf_f64m2_m
#define vfsgnjx_vv_f64m4_tama __riscv_vfsgnjx_vv_f64m4_m
#define vfsgnjx_vf_f64m4_tama __riscv_vfsgnjx_vf_f64m4_m
#define vfsgnjx_vv_f64m8_tama __riscv_vfsgnjx_vv_f64m8_m
#define vfsgnjx_vf_f64m8_tama __riscv_vfsgnjx_vf_f64m8_m
// masked functions
#define vfsgnj_vv_f16mf4_tamu __riscv_vfsgnj_vv_f16mf4_mu
#define vfsgnj_vf_f16mf4_tamu __riscv_vfsgnj_vf_f16mf4_mu
#define vfsgnj_vv_f16mf2_tamu __riscv_vfsgnj_vv_f16mf2_mu
#define vfsgnj_vf_f16mf2_tamu __riscv_vfsgnj_vf_f16mf2_mu
#define vfsgnj_vv_f16m1_tamu __riscv_vfsgnj_vv_f16m1_mu
#define vfsgnj_vf_f16m1_tamu __riscv_vfsgnj_vf_f16m1_mu
#define vfsgnj_vv_f16m2_tamu __riscv_vfsgnj_vv_f16m2_mu
#define vfsgnj_vf_f16m2_tamu __riscv_vfsgnj_vf_f16m2_mu
#define vfsgnj_vv_f16m4_tamu __riscv_vfsgnj_vv_f16m4_mu
#define vfsgnj_vf_f16m4_tamu __riscv_vfsgnj_vf_f16m4_mu
#define vfsgnj_vv_f16m8_tamu __riscv_vfsgnj_vv_f16m8_mu
#define vfsgnj_vf_f16m8_tamu __riscv_vfsgnj_vf_f16m8_mu
#define vfsgnj_vv_f32mf2_tamu __riscv_vfsgnj_vv_f32mf2_mu
#define vfsgnj_vf_f32mf2_tamu __riscv_vfsgnj_vf_f32mf2_mu
#define vfsgnj_vv_f32m1_tamu __riscv_vfsgnj_vv_f32m1_mu
#define vfsgnj_vf_f32m1_tamu __riscv_vfsgnj_vf_f32m1_mu
#define vfsgnj_vv_f32m2_tamu __riscv_vfsgnj_vv_f32m2_mu
#define vfsgnj_vf_f32m2_tamu __riscv_vfsgnj_vf_f32m2_mu
#define vfsgnj_vv_f32m4_tamu __riscv_vfsgnj_vv_f32m4_mu
#define vfsgnj_vf_f32m4_tamu __riscv_vfsgnj_vf_f32m4_mu
#define vfsgnj_vv_f32m8_tamu __riscv_vfsgnj_vv_f32m8_mu
#define vfsgnj_vf_f32m8_tamu __riscv_vfsgnj_vf_f32m8_mu
#define vfsgnj_vv_f64m1_tamu __riscv_vfsgnj_vv_f64m1_mu
#define vfsgnj_vf_f64m1_tamu __riscv_vfsgnj_vf_f64m1_mu
#define vfsgnj_vv_f64m2_tamu __riscv_vfsgnj_vv_f64m2_mu
#define vfsgnj_vf_f64m2_tamu __riscv_vfsgnj_vf_f64m2_mu
#define vfsgnj_vv_f64m4_tamu __riscv_vfsgnj_vv_f64m4_mu
#define vfsgnj_vf_f64m4_tamu __riscv_vfsgnj_vf_f64m4_mu
#define vfsgnj_vv_f64m8_tamu __riscv_vfsgnj_vv_f64m8_mu
#define vfsgnj_vf_f64m8_tamu __riscv_vfsgnj_vf_f64m8_mu
#define vfsgnjn_vv_f16mf4_tamu __riscv_vfsgnjn_vv_f16mf4_mu
#define vfsgnjn_vf_f16mf4_tamu __riscv_vfsgnjn_vf_f16mf4_mu
#define vfsgnjn_vv_f16mf2_tamu __riscv_vfsgnjn_vv_f16mf2_mu
#define vfsgnjn_vf_f16mf2_tamu __riscv_vfsgnjn_vf_f16mf2_mu
#define vfsgnjn_vv_f16m1_tamu __riscv_vfsgnjn_vv_f16m1_mu
#define vfsgnjn_vf_f16m1_tamu __riscv_vfsgnjn_vf_f16m1_mu
#define vfsgnjn_vv_f16m2_tamu __riscv_vfsgnjn_vv_f16m2_mu
#define vfsgnjn_vf_f16m2_tamu __riscv_vfsgnjn_vf_f16m2_mu
#define vfsgnjn_vv_f16m4_tamu __riscv_vfsgnjn_vv_f16m4_mu
#define vfsgnjn_vf_f16m4_tamu __riscv_vfsgnjn_vf_f16m4_mu
#define vfsgnjn_vv_f16m8_tamu __riscv_vfsgnjn_vv_f16m8_mu
#define vfsgnjn_vf_f16m8_tamu __riscv_vfsgnjn_vf_f16m8_mu
#define vfsgnjn_vv_f32mf2_tamu __riscv_vfsgnjn_vv_f32mf2_mu
#define vfsgnjn_vf_f32mf2_tamu __riscv_vfsgnjn_vf_f32mf2_mu
#define vfsgnjn_vv_f32m1_tamu __riscv_vfsgnjn_vv_f32m1_mu
#define vfsgnjn_vf_f32m1_tamu __riscv_vfsgnjn_vf_f32m1_mu
#define vfsgnjn_vv_f32m2_tamu __riscv_vfsgnjn_vv_f32m2_mu
#define vfsgnjn_vf_f32m2_tamu __riscv_vfsgnjn_vf_f32m2_mu
#define vfsgnjn_vv_f32m4_tamu __riscv_vfsgnjn_vv_f32m4_mu
#define vfsgnjn_vf_f32m4_tamu __riscv_vfsgnjn_vf_f32m4_mu
#define vfsgnjn_vv_f32m8_tamu __riscv_vfsgnjn_vv_f32m8_mu
#define vfsgnjn_vf_f32m8_tamu __riscv_vfsgnjn_vf_f32m8_mu
#define vfsgnjn_vv_f64m1_tamu __riscv_vfsgnjn_vv_f64m1_mu
#define vfsgnjn_vf_f64m1_tamu __riscv_vfsgnjn_vf_f64m1_mu
#define vfsgnjn_vv_f64m2_tamu __riscv_vfsgnjn_vv_f64m2_mu
#define vfsgnjn_vf_f64m2_tamu __riscv_vfsgnjn_vf_f64m2_mu
#define vfsgnjn_vv_f64m4_tamu __riscv_vfsgnjn_vv_f64m4_mu
#define vfsgnjn_vf_f64m4_tamu __riscv_vfsgnjn_vf_f64m4_mu
#define vfsgnjn_vv_f64m8_tamu __riscv_vfsgnjn_vv_f64m8_mu
#define vfsgnjn_vf_f64m8_tamu __riscv_vfsgnjn_vf_f64m8_mu
#define vfsgnjx_vv_f16mf4_tamu __riscv_vfsgnjx_vv_f16mf4_mu
#define vfsgnjx_vf_f16mf4_tamu __riscv_vfsgnjx_vf_f16mf4_mu
#define vfsgnjx_vv_f16mf2_tamu __riscv_vfsgnjx_vv_f16mf2_mu
#define vfsgnjx_vf_f16mf2_tamu __riscv_vfsgnjx_vf_f16mf2_mu
#define vfsgnjx_vv_f16m1_tamu __riscv_vfsgnjx_vv_f16m1_mu
#define vfsgnjx_vf_f16m1_tamu __riscv_vfsgnjx_vf_f16m1_mu
#define vfsgnjx_vv_f16m2_tamu __riscv_vfsgnjx_vv_f16m2_mu
#define vfsgnjx_vf_f16m2_tamu __riscv_vfsgnjx_vf_f16m2_mu
#define vfsgnjx_vv_f16m4_tamu __riscv_vfsgnjx_vv_f16m4_mu
#define vfsgnjx_vf_f16m4_tamu __riscv_vfsgnjx_vf_f16m4_mu
#define vfsgnjx_vv_f16m8_tamu __riscv_vfsgnjx_vv_f16m8_mu
#define vfsgnjx_vf_f16m8_tamu __riscv_vfsgnjx_vf_f16m8_mu
#define vfsgnjx_vv_f32mf2_tamu __riscv_vfsgnjx_vv_f32mf2_mu
#define vfsgnjx_vf_f32mf2_tamu __riscv_vfsgnjx_vf_f32mf2_mu
#define vfsgnjx_vv_f32m1_tamu __riscv_vfsgnjx_vv_f32m1_mu
#define vfsgnjx_vf_f32m1_tamu __riscv_vfsgnjx_vf_f32m1_mu
#define vfsgnjx_vv_f32m2_tamu __riscv_vfsgnjx_vv_f32m2_mu
#define vfsgnjx_vf_f32m2_tamu __riscv_vfsgnjx_vf_f32m2_mu
#define vfsgnjx_vv_f32m4_tamu __riscv_vfsgnjx_vv_f32m4_mu
#define vfsgnjx_vf_f32m4_tamu __riscv_vfsgnjx_vf_f32m4_mu
#define vfsgnjx_vv_f32m8_tamu __riscv_vfsgnjx_vv_f32m8_mu
#define vfsgnjx_vf_f32m8_tamu __riscv_vfsgnjx_vf_f32m8_mu
#define vfsgnjx_vv_f64m1_tamu __riscv_vfsgnjx_vv_f64m1_mu
#define vfsgnjx_vf_f64m1_tamu __riscv_vfsgnjx_vf_f64m1_mu
#define vfsgnjx_vv_f64m2_tamu __riscv_vfsgnjx_vv_f64m2_mu
#define vfsgnjx_vf_f64m2_tamu __riscv_vfsgnjx_vf_f64m2_mu
#define vfsgnjx_vv_f64m4_tamu __riscv_vfsgnjx_vv_f64m4_mu
#define vfsgnjx_vf_f64m4_tamu __riscv_vfsgnjx_vf_f64m4_mu
#define vfsgnjx_vv_f64m8_tamu __riscv_vfsgnjx_vv_f64m8_mu
#define vfsgnjx_vf_f64m8_tamu __riscv_vfsgnjx_vf_f64m8_mu
#define vfabs_v_f16mf4_tu __riscv_vfabs_v_f16mf4_tu
#define vfabs_v_f16mf2_tu __riscv_vfabs_v_f16mf2_tu
#define vfabs_v_f16m1_tu __riscv_vfabs_v_f16m1_tu
#define vfabs_v_f16m2_tu __riscv_vfabs_v_f16m2_tu
#define vfabs_v_f16m4_tu __riscv_vfabs_v_f16m4_tu
#define vfabs_v_f16m8_tu __riscv_vfabs_v_f16m8_tu
#define vfabs_v_f32mf2_tu __riscv_vfabs_v_f32mf2_tu
#define vfabs_v_f32m1_tu __riscv_vfabs_v_f32m1_tu
#define vfabs_v_f32m2_tu __riscv_vfabs_v_f32m2_tu
#define vfabs_v_f32m4_tu __riscv_vfabs_v_f32m4_tu
#define vfabs_v_f32m8_tu __riscv_vfabs_v_f32m8_tu
#define vfabs_v_f64m1_tu __riscv_vfabs_v_f64m1_tu
#define vfabs_v_f64m2_tu __riscv_vfabs_v_f64m2_tu
#define vfabs_v_f64m4_tu __riscv_vfabs_v_f64m4_tu
#define vfabs_v_f64m8_tu __riscv_vfabs_v_f64m8_tu
#define vfabs_v_f16mf4_ta __riscv_vfabs_v_f16mf4
#define vfabs_v_f16mf2_ta __riscv_vfabs_v_f16mf2
#define vfabs_v_f16m1_ta __riscv_vfabs_v_f16m1
#define vfabs_v_f16m2_ta __riscv_vfabs_v_f16m2
#define vfabs_v_f16m4_ta __riscv_vfabs_v_f16m4
#define vfabs_v_f16m8_ta __riscv_vfabs_v_f16m8
#define vfabs_v_f32mf2_ta __riscv_vfabs_v_f32mf2
#define vfabs_v_f32m1_ta __riscv_vfabs_v_f32m1
#define vfabs_v_f32m2_ta __riscv_vfabs_v_f32m2
#define vfabs_v_f32m4_ta __riscv_vfabs_v_f32m4
#define vfabs_v_f32m8_ta __riscv_vfabs_v_f32m8
#define vfabs_v_f64m1_ta __riscv_vfabs_v_f64m1
#define vfabs_v_f64m2_ta __riscv_vfabs_v_f64m2
#define vfabs_v_f64m4_ta __riscv_vfabs_v_f64m4
#define vfabs_v_f64m8_ta __riscv_vfabs_v_f64m8
// masked functions
#define vfabs_v_f16mf4_tuma __riscv_vfabs_v_f16mf4_tum
#define vfabs_v_f16mf2_tuma __riscv_vfabs_v_f16mf2_tum
#define vfabs_v_f16m1_tuma __riscv_vfabs_v_f16m1_tum
#define vfabs_v_f16m2_tuma __riscv_vfabs_v_f16m2_tum
#define vfabs_v_f16m4_tuma __riscv_vfabs_v_f16m4_tum
#define vfabs_v_f16m8_tuma __riscv_vfabs_v_f16m8_tum
#define vfabs_v_f32mf2_tuma __riscv_vfabs_v_f32mf2_tum
#define vfabs_v_f32m1_tuma __riscv_vfabs_v_f32m1_tum
#define vfabs_v_f32m2_tuma __riscv_vfabs_v_f32m2_tum
#define vfabs_v_f32m4_tuma __riscv_vfabs_v_f32m4_tum
#define vfabs_v_f32m8_tuma __riscv_vfabs_v_f32m8_tum
#define vfabs_v_f64m1_tuma __riscv_vfabs_v_f64m1_tum
#define vfabs_v_f64m2_tuma __riscv_vfabs_v_f64m2_tum
#define vfabs_v_f64m4_tuma __riscv_vfabs_v_f64m4_tum
#define vfabs_v_f64m8_tuma __riscv_vfabs_v_f64m8_tum
// masked functions
#define vfabs_v_f16mf4_tumu __riscv_vfabs_v_f16mf4_tumu
#define vfabs_v_f16mf2_tumu __riscv_vfabs_v_f16mf2_tumu
#define vfabs_v_f16m1_tumu __riscv_vfabs_v_f16m1_tumu
#define vfabs_v_f16m2_tumu __riscv_vfabs_v_f16m2_tumu
#define vfabs_v_f16m4_tumu __riscv_vfabs_v_f16m4_tumu
#define vfabs_v_f16m8_tumu __riscv_vfabs_v_f16m8_tumu
#define vfabs_v_f32mf2_tumu __riscv_vfabs_v_f32mf2_tumu
#define vfabs_v_f32m1_tumu __riscv_vfabs_v_f32m1_tumu
#define vfabs_v_f32m2_tumu __riscv_vfabs_v_f32m2_tumu
#define vfabs_v_f32m4_tumu __riscv_vfabs_v_f32m4_tumu
#define vfabs_v_f32m8_tumu __riscv_vfabs_v_f32m8_tumu
#define vfabs_v_f64m1_tumu __riscv_vfabs_v_f64m1_tumu
#define vfabs_v_f64m2_tumu __riscv_vfabs_v_f64m2_tumu
#define vfabs_v_f64m4_tumu __riscv_vfabs_v_f64m4_tumu
#define vfabs_v_f64m8_tumu __riscv_vfabs_v_f64m8_tumu
// masked functions
#define vfabs_v_f16mf4_tama __riscv_vfabs_v_f16mf4_m
#define vfabs_v_f16mf2_tama __riscv_vfabs_v_f16mf2_m
#define vfabs_v_f16m1_tama __riscv_vfabs_v_f16m1_m
#define vfabs_v_f16m2_tama __riscv_vfabs_v_f16m2_m
#define vfabs_v_f16m4_tama __riscv_vfabs_v_f16m4_m
#define vfabs_v_f16m8_tama __riscv_vfabs_v_f16m8_m
#define vfabs_v_f32mf2_tama __riscv_vfabs_v_f32mf2_m
#define vfabs_v_f32m1_tama __riscv_vfabs_v_f32m1_m
#define vfabs_v_f32m2_tama __riscv_vfabs_v_f32m2_m
#define vfabs_v_f32m4_tama __riscv_vfabs_v_f32m4_m
#define vfabs_v_f32m8_tama __riscv_vfabs_v_f32m8_m
#define vfabs_v_f64m1_tama __riscv_vfabs_v_f64m1_m
#define vfabs_v_f64m2_tama __riscv_vfabs_v_f64m2_m
#define vfabs_v_f64m4_tama __riscv_vfabs_v_f64m4_m
#define vfabs_v_f64m8_tama __riscv_vfabs_v_f64m8_m
// masked functions
#define vfabs_v_f16mf4_tamu __riscv_vfabs_v_f16mf4_mu
#define vfabs_v_f16mf2_tamu __riscv_vfabs_v_f16mf2_mu
#define vfabs_v_f16m1_tamu __riscv_vfabs_v_f16m1_mu
#define vfabs_v_f16m2_tamu __riscv_vfabs_v_f16m2_mu
#define vfabs_v_f16m4_tamu __riscv_vfabs_v_f16m4_mu
#define vfabs_v_f16m8_tamu __riscv_vfabs_v_f16m8_mu
#define vfabs_v_f32mf2_tamu __riscv_vfabs_v_f32mf2_mu
#define vfabs_v_f32m1_tamu __riscv_vfabs_v_f32m1_mu
#define vfabs_v_f32m2_tamu __riscv_vfabs_v_f32m2_mu
#define vfabs_v_f32m4_tamu __riscv_vfabs_v_f32m4_mu
#define vfabs_v_f32m8_tamu __riscv_vfabs_v_f32m8_mu
#define vfabs_v_f64m1_tamu __riscv_vfabs_v_f64m1_mu
#define vfabs_v_f64m2_tamu __riscv_vfabs_v_f64m2_mu
#define vfabs_v_f64m4_tamu __riscv_vfabs_v_f64m4_mu
#define vfabs_v_f64m8_tamu __riscv_vfabs_v_f64m8_mu
// masked functions
#define vmfeq_vv_f16mf4_b64_ma __riscv_vmfeq_vv_f16mf4_b64_m
#define vmfeq_vf_f16mf4_b64_ma __riscv_vmfeq_vf_f16mf4_b64_m
#define vmfeq_vv_f16mf2_b32_ma __riscv_vmfeq_vv_f16mf2_b32_m
#define vmfeq_vf_f16mf2_b32_ma __riscv_vmfeq_vf_f16mf2_b32_m
#define vmfeq_vv_f16m1_b16_ma __riscv_vmfeq_vv_f16m1_b16_m
#define vmfeq_vf_f16m1_b16_ma __riscv_vmfeq_vf_f16m1_b16_m
#define vmfeq_vv_f16m2_b8_ma __riscv_vmfeq_vv_f16m2_b8_m
#define vmfeq_vf_f16m2_b8_ma __riscv_vmfeq_vf_f16m2_b8_m
#define vmfeq_vv_f16m4_b4_ma __riscv_vmfeq_vv_f16m4_b4_m
#define vmfeq_vf_f16m4_b4_ma __riscv_vmfeq_vf_f16m4_b4_m
#define vmfeq_vv_f16m8_b2_ma __riscv_vmfeq_vv_f16m8_b2_m
#define vmfeq_vf_f16m8_b2_ma __riscv_vmfeq_vf_f16m8_b2_m
#define vmfeq_vv_f32mf2_b64_ma __riscv_vmfeq_vv_f32mf2_b64_m
#define vmfeq_vf_f32mf2_b64_ma __riscv_vmfeq_vf_f32mf2_b64_m
#define vmfeq_vv_f32m1_b32_ma __riscv_vmfeq_vv_f32m1_b32_m
#define vmfeq_vf_f32m1_b32_ma __riscv_vmfeq_vf_f32m1_b32_m
#define vmfeq_vv_f32m2_b16_ma __riscv_vmfeq_vv_f32m2_b16_m
#define vmfeq_vf_f32m2_b16_ma __riscv_vmfeq_vf_f32m2_b16_m
#define vmfeq_vv_f32m4_b8_ma __riscv_vmfeq_vv_f32m4_b8_m
#define vmfeq_vf_f32m4_b8_ma __riscv_vmfeq_vf_f32m4_b8_m
#define vmfeq_vv_f32m8_b4_ma __riscv_vmfeq_vv_f32m8_b4_m
#define vmfeq_vf_f32m8_b4_ma __riscv_vmfeq_vf_f32m8_b4_m
#define vmfeq_vv_f64m1_b64_ma __riscv_vmfeq_vv_f64m1_b64_m
#define vmfeq_vf_f64m1_b64_ma __riscv_vmfeq_vf_f64m1_b64_m
#define vmfeq_vv_f64m2_b32_ma __riscv_vmfeq_vv_f64m2_b32_m
#define vmfeq_vf_f64m2_b32_ma __riscv_vmfeq_vf_f64m2_b32_m
#define vmfeq_vv_f64m4_b16_ma __riscv_vmfeq_vv_f64m4_b16_m
#define vmfeq_vf_f64m4_b16_ma __riscv_vmfeq_vf_f64m4_b16_m
#define vmfeq_vv_f64m8_b8_ma __riscv_vmfeq_vv_f64m8_b8_m
#define vmfeq_vf_f64m8_b8_ma __riscv_vmfeq_vf_f64m8_b8_m
#define vmfne_vv_f16mf4_b64_ma __riscv_vmfne_vv_f16mf4_b64_m
#define vmfne_vf_f16mf4_b64_ma __riscv_vmfne_vf_f16mf4_b64_m
#define vmfne_vv_f16mf2_b32_ma __riscv_vmfne_vv_f16mf2_b32_m
#define vmfne_vf_f16mf2_b32_ma __riscv_vmfne_vf_f16mf2_b32_m
#define vmfne_vv_f16m1_b16_ma __riscv_vmfne_vv_f16m1_b16_m
#define vmfne_vf_f16m1_b16_ma __riscv_vmfne_vf_f16m1_b16_m
#define vmfne_vv_f16m2_b8_ma __riscv_vmfne_vv_f16m2_b8_m
#define vmfne_vf_f16m2_b8_ma __riscv_vmfne_vf_f16m2_b8_m
#define vmfne_vv_f16m4_b4_ma __riscv_vmfne_vv_f16m4_b4_m
#define vmfne_vf_f16m4_b4_ma __riscv_vmfne_vf_f16m4_b4_m
#define vmfne_vv_f16m8_b2_ma __riscv_vmfne_vv_f16m8_b2_m
#define vmfne_vf_f16m8_b2_ma __riscv_vmfne_vf_f16m8_b2_m
#define vmfne_vv_f32mf2_b64_ma __riscv_vmfne_vv_f32mf2_b64_m
#define vmfne_vf_f32mf2_b64_ma __riscv_vmfne_vf_f32mf2_b64_m
#define vmfne_vv_f32m1_b32_ma __riscv_vmfne_vv_f32m1_b32_m
#define vmfne_vf_f32m1_b32_ma __riscv_vmfne_vf_f32m1_b32_m
#define vmfne_vv_f32m2_b16_ma __riscv_vmfne_vv_f32m2_b16_m
#define vmfne_vf_f32m2_b16_ma __riscv_vmfne_vf_f32m2_b16_m
#define vmfne_vv_f32m4_b8_ma __riscv_vmfne_vv_f32m4_b8_m
#define vmfne_vf_f32m4_b8_ma __riscv_vmfne_vf_f32m4_b8_m
#define vmfne_vv_f32m8_b4_ma __riscv_vmfne_vv_f32m8_b4_m
#define vmfne_vf_f32m8_b4_ma __riscv_vmfne_vf_f32m8_b4_m
#define vmfne_vv_f64m1_b64_ma __riscv_vmfne_vv_f64m1_b64_m
#define vmfne_vf_f64m1_b64_ma __riscv_vmfne_vf_f64m1_b64_m
#define vmfne_vv_f64m2_b32_ma __riscv_vmfne_vv_f64m2_b32_m
#define vmfne_vf_f64m2_b32_ma __riscv_vmfne_vf_f64m2_b32_m
#define vmfne_vv_f64m4_b16_ma __riscv_vmfne_vv_f64m4_b16_m
#define vmfne_vf_f64m4_b16_ma __riscv_vmfne_vf_f64m4_b16_m
#define vmfne_vv_f64m8_b8_ma __riscv_vmfne_vv_f64m8_b8_m
#define vmfne_vf_f64m8_b8_ma __riscv_vmfne_vf_f64m8_b8_m
#define vmflt_vv_f16mf4_b64_ma __riscv_vmflt_vv_f16mf4_b64_m
#define vmflt_vf_f16mf4_b64_ma __riscv_vmflt_vf_f16mf4_b64_m
#define vmflt_vv_f16mf2_b32_ma __riscv_vmflt_vv_f16mf2_b32_m
#define vmflt_vf_f16mf2_b32_ma __riscv_vmflt_vf_f16mf2_b32_m
#define vmflt_vv_f16m1_b16_ma __riscv_vmflt_vv_f16m1_b16_m
#define vmflt_vf_f16m1_b16_ma __riscv_vmflt_vf_f16m1_b16_m
#define vmflt_vv_f16m2_b8_ma __riscv_vmflt_vv_f16m2_b8_m
#define vmflt_vf_f16m2_b8_ma __riscv_vmflt_vf_f16m2_b8_m
#define vmflt_vv_f16m4_b4_ma __riscv_vmflt_vv_f16m4_b4_m
#define vmflt_vf_f16m4_b4_ma __riscv_vmflt_vf_f16m4_b4_m
#define vmflt_vv_f16m8_b2_ma __riscv_vmflt_vv_f16m8_b2_m
#define vmflt_vf_f16m8_b2_ma __riscv_vmflt_vf_f16m8_b2_m
#define vmflt_vv_f32mf2_b64_ma __riscv_vmflt_vv_f32mf2_b64_m
#define vmflt_vf_f32mf2_b64_ma __riscv_vmflt_vf_f32mf2_b64_m
#define vmflt_vv_f32m1_b32_ma __riscv_vmflt_vv_f32m1_b32_m
#define vmflt_vf_f32m1_b32_ma __riscv_vmflt_vf_f32m1_b32_m
#define vmflt_vv_f32m2_b16_ma __riscv_vmflt_vv_f32m2_b16_m
#define vmflt_vf_f32m2_b16_ma __riscv_vmflt_vf_f32m2_b16_m
#define vmflt_vv_f32m4_b8_ma __riscv_vmflt_vv_f32m4_b8_m
#define vmflt_vf_f32m4_b8_ma __riscv_vmflt_vf_f32m4_b8_m
#define vmflt_vv_f32m8_b4_ma __riscv_vmflt_vv_f32m8_b4_m
#define vmflt_vf_f32m8_b4_ma __riscv_vmflt_vf_f32m8_b4_m
#define vmflt_vv_f64m1_b64_ma __riscv_vmflt_vv_f64m1_b64_m
#define vmflt_vf_f64m1_b64_ma __riscv_vmflt_vf_f64m1_b64_m
#define vmflt_vv_f64m2_b32_ma __riscv_vmflt_vv_f64m2_b32_m
#define vmflt_vf_f64m2_b32_ma __riscv_vmflt_vf_f64m2_b32_m
#define vmflt_vv_f64m4_b16_ma __riscv_vmflt_vv_f64m4_b16_m
#define vmflt_vf_f64m4_b16_ma __riscv_vmflt_vf_f64m4_b16_m
#define vmflt_vv_f64m8_b8_ma __riscv_vmflt_vv_f64m8_b8_m
#define vmflt_vf_f64m8_b8_ma __riscv_vmflt_vf_f64m8_b8_m
#define vmfle_vv_f16mf4_b64_ma __riscv_vmfle_vv_f16mf4_b64_m
#define vmfle_vf_f16mf4_b64_ma __riscv_vmfle_vf_f16mf4_b64_m
#define vmfle_vv_f16mf2_b32_ma __riscv_vmfle_vv_f16mf2_b32_m
#define vmfle_vf_f16mf2_b32_ma __riscv_vmfle_vf_f16mf2_b32_m
#define vmfle_vv_f16m1_b16_ma __riscv_vmfle_vv_f16m1_b16_m
#define vmfle_vf_f16m1_b16_ma __riscv_vmfle_vf_f16m1_b16_m
#define vmfle_vv_f16m2_b8_ma __riscv_vmfle_vv_f16m2_b8_m
#define vmfle_vf_f16m2_b8_ma __riscv_vmfle_vf_f16m2_b8_m
#define vmfle_vv_f16m4_b4_ma __riscv_vmfle_vv_f16m4_b4_m
#define vmfle_vf_f16m4_b4_ma __riscv_vmfle_vf_f16m4_b4_m
#define vmfle_vv_f16m8_b2_ma __riscv_vmfle_vv_f16m8_b2_m
#define vmfle_vf_f16m8_b2_ma __riscv_vmfle_vf_f16m8_b2_m
#define vmfle_vv_f32mf2_b64_ma __riscv_vmfle_vv_f32mf2_b64_m
#define vmfle_vf_f32mf2_b64_ma __riscv_vmfle_vf_f32mf2_b64_m
#define vmfle_vv_f32m1_b32_ma __riscv_vmfle_vv_f32m1_b32_m
#define vmfle_vf_f32m1_b32_ma __riscv_vmfle_vf_f32m1_b32_m
#define vmfle_vv_f32m2_b16_ma __riscv_vmfle_vv_f32m2_b16_m
#define vmfle_vf_f32m2_b16_ma __riscv_vmfle_vf_f32m2_b16_m
#define vmfle_vv_f32m4_b8_ma __riscv_vmfle_vv_f32m4_b8_m
#define vmfle_vf_f32m4_b8_ma __riscv_vmfle_vf_f32m4_b8_m
#define vmfle_vv_f32m8_b4_ma __riscv_vmfle_vv_f32m8_b4_m
#define vmfle_vf_f32m8_b4_ma __riscv_vmfle_vf_f32m8_b4_m
#define vmfle_vv_f64m1_b64_ma __riscv_vmfle_vv_f64m1_b64_m
#define vmfle_vf_f64m1_b64_ma __riscv_vmfle_vf_f64m1_b64_m
#define vmfle_vv_f64m2_b32_ma __riscv_vmfle_vv_f64m2_b32_m
#define vmfle_vf_f64m2_b32_ma __riscv_vmfle_vf_f64m2_b32_m
#define vmfle_vv_f64m4_b16_ma __riscv_vmfle_vv_f64m4_b16_m
#define vmfle_vf_f64m4_b16_ma __riscv_vmfle_vf_f64m4_b16_m
#define vmfle_vv_f64m8_b8_ma __riscv_vmfle_vv_f64m8_b8_m
#define vmfle_vf_f64m8_b8_ma __riscv_vmfle_vf_f64m8_b8_m
#define vmfgt_vv_f16mf4_b64_ma __riscv_vmfgt_vv_f16mf4_b64_m
#define vmfgt_vf_f16mf4_b64_ma __riscv_vmfgt_vf_f16mf4_b64_m
#define vmfgt_vv_f16mf2_b32_ma __riscv_vmfgt_vv_f16mf2_b32_m
#define vmfgt_vf_f16mf2_b32_ma __riscv_vmfgt_vf_f16mf2_b32_m
#define vmfgt_vv_f16m1_b16_ma __riscv_vmfgt_vv_f16m1_b16_m
#define vmfgt_vf_f16m1_b16_ma __riscv_vmfgt_vf_f16m1_b16_m
#define vmfgt_vv_f16m2_b8_ma __riscv_vmfgt_vv_f16m2_b8_m
#define vmfgt_vf_f16m2_b8_ma __riscv_vmfgt_vf_f16m2_b8_m
#define vmfgt_vv_f16m4_b4_ma __riscv_vmfgt_vv_f16m4_b4_m
#define vmfgt_vf_f16m4_b4_ma __riscv_vmfgt_vf_f16m4_b4_m
#define vmfgt_vv_f16m8_b2_ma __riscv_vmfgt_vv_f16m8_b2_m
#define vmfgt_vf_f16m8_b2_ma __riscv_vmfgt_vf_f16m8_b2_m
#define vmfgt_vv_f32mf2_b64_ma __riscv_vmfgt_vv_f32mf2_b64_m
#define vmfgt_vf_f32mf2_b64_ma __riscv_vmfgt_vf_f32mf2_b64_m
#define vmfgt_vv_f32m1_b32_ma __riscv_vmfgt_vv_f32m1_b32_m
#define vmfgt_vf_f32m1_b32_ma __riscv_vmfgt_vf_f32m1_b32_m
#define vmfgt_vv_f32m2_b16_ma __riscv_vmfgt_vv_f32m2_b16_m
#define vmfgt_vf_f32m2_b16_ma __riscv_vmfgt_vf_f32m2_b16_m
#define vmfgt_vv_f32m4_b8_ma __riscv_vmfgt_vv_f32m4_b8_m
#define vmfgt_vf_f32m4_b8_ma __riscv_vmfgt_vf_f32m4_b8_m
#define vmfgt_vv_f32m8_b4_ma __riscv_vmfgt_vv_f32m8_b4_m
#define vmfgt_vf_f32m8_b4_ma __riscv_vmfgt_vf_f32m8_b4_m
#define vmfgt_vv_f64m1_b64_ma __riscv_vmfgt_vv_f64m1_b64_m
#define vmfgt_vf_f64m1_b64_ma __riscv_vmfgt_vf_f64m1_b64_m
#define vmfgt_vv_f64m2_b32_ma __riscv_vmfgt_vv_f64m2_b32_m
#define vmfgt_vf_f64m2_b32_ma __riscv_vmfgt_vf_f64m2_b32_m
#define vmfgt_vv_f64m4_b16_ma __riscv_vmfgt_vv_f64m4_b16_m
#define vmfgt_vf_f64m4_b16_ma __riscv_vmfgt_vf_f64m4_b16_m
#define vmfgt_vv_f64m8_b8_ma __riscv_vmfgt_vv_f64m8_b8_m
#define vmfgt_vf_f64m8_b8_ma __riscv_vmfgt_vf_f64m8_b8_m
#define vmfge_vv_f16mf4_b64_ma __riscv_vmfge_vv_f16mf4_b64_m
#define vmfge_vf_f16mf4_b64_ma __riscv_vmfge_vf_f16mf4_b64_m
#define vmfge_vv_f16mf2_b32_ma __riscv_vmfge_vv_f16mf2_b32_m
#define vmfge_vf_f16mf2_b32_ma __riscv_vmfge_vf_f16mf2_b32_m
#define vmfge_vv_f16m1_b16_ma __riscv_vmfge_vv_f16m1_b16_m
#define vmfge_vf_f16m1_b16_ma __riscv_vmfge_vf_f16m1_b16_m
#define vmfge_vv_f16m2_b8_ma __riscv_vmfge_vv_f16m2_b8_m
#define vmfge_vf_f16m2_b8_ma __riscv_vmfge_vf_f16m2_b8_m
#define vmfge_vv_f16m4_b4_ma __riscv_vmfge_vv_f16m4_b4_m
#define vmfge_vf_f16m4_b4_ma __riscv_vmfge_vf_f16m4_b4_m
#define vmfge_vv_f16m8_b2_ma __riscv_vmfge_vv_f16m8_b2_m
#define vmfge_vf_f16m8_b2_ma __riscv_vmfge_vf_f16m8_b2_m
#define vmfge_vv_f32mf2_b64_ma __riscv_vmfge_vv_f32mf2_b64_m
#define vmfge_vf_f32mf2_b64_ma __riscv_vmfge_vf_f32mf2_b64_m
#define vmfge_vv_f32m1_b32_ma __riscv_vmfge_vv_f32m1_b32_m
#define vmfge_vf_f32m1_b32_ma __riscv_vmfge_vf_f32m1_b32_m
#define vmfge_vv_f32m2_b16_ma __riscv_vmfge_vv_f32m2_b16_m
#define vmfge_vf_f32m2_b16_ma __riscv_vmfge_vf_f32m2_b16_m
#define vmfge_vv_f32m4_b8_ma __riscv_vmfge_vv_f32m4_b8_m
#define vmfge_vf_f32m4_b8_ma __riscv_vmfge_vf_f32m4_b8_m
#define vmfge_vv_f32m8_b4_ma __riscv_vmfge_vv_f32m8_b4_m
#define vmfge_vf_f32m8_b4_ma __riscv_vmfge_vf_f32m8_b4_m
#define vmfge_vv_f64m1_b64_ma __riscv_vmfge_vv_f64m1_b64_m
#define vmfge_vf_f64m1_b64_ma __riscv_vmfge_vf_f64m1_b64_m
#define vmfge_vv_f64m2_b32_ma __riscv_vmfge_vv_f64m2_b32_m
#define vmfge_vf_f64m2_b32_ma __riscv_vmfge_vf_f64m2_b32_m
#define vmfge_vv_f64m4_b16_ma __riscv_vmfge_vv_f64m4_b16_m
#define vmfge_vf_f64m4_b16_ma __riscv_vmfge_vf_f64m4_b16_m
#define vmfge_vv_f64m8_b8_ma __riscv_vmfge_vv_f64m8_b8_m
#define vmfge_vf_f64m8_b8_ma __riscv_vmfge_vf_f64m8_b8_m
// masked functions
#define vmfeq_vv_f16mf4_b64_mu __riscv_vmfeq_vv_f16mf4_b64_mu
#define vmfeq_vf_f16mf4_b64_mu __riscv_vmfeq_vf_f16mf4_b64_mu
#define vmfeq_vv_f16mf2_b32_mu __riscv_vmfeq_vv_f16mf2_b32_mu
#define vmfeq_vf_f16mf2_b32_mu __riscv_vmfeq_vf_f16mf2_b32_mu
#define vmfeq_vv_f16m1_b16_mu __riscv_vmfeq_vv_f16m1_b16_mu
#define vmfeq_vf_f16m1_b16_mu __riscv_vmfeq_vf_f16m1_b16_mu
#define vmfeq_vv_f16m2_b8_mu __riscv_vmfeq_vv_f16m2_b8_mu
#define vmfeq_vf_f16m2_b8_mu __riscv_vmfeq_vf_f16m2_b8_mu
#define vmfeq_vv_f16m4_b4_mu __riscv_vmfeq_vv_f16m4_b4_mu
#define vmfeq_vf_f16m4_b4_mu __riscv_vmfeq_vf_f16m4_b4_mu
#define vmfeq_vv_f16m8_b2_mu __riscv_vmfeq_vv_f16m8_b2_mu
#define vmfeq_vf_f16m8_b2_mu __riscv_vmfeq_vf_f16m8_b2_mu
#define vmfeq_vv_f32mf2_b64_mu __riscv_vmfeq_vv_f32mf2_b64_mu
#define vmfeq_vf_f32mf2_b64_mu __riscv_vmfeq_vf_f32mf2_b64_mu
#define vmfeq_vv_f32m1_b32_mu __riscv_vmfeq_vv_f32m1_b32_mu
#define vmfeq_vf_f32m1_b32_mu __riscv_vmfeq_vf_f32m1_b32_mu
#define vmfeq_vv_f32m2_b16_mu __riscv_vmfeq_vv_f32m2_b16_mu
#define vmfeq_vf_f32m2_b16_mu __riscv_vmfeq_vf_f32m2_b16_mu
#define vmfeq_vv_f32m4_b8_mu __riscv_vmfeq_vv_f32m4_b8_mu
#define vmfeq_vf_f32m4_b8_mu __riscv_vmfeq_vf_f32m4_b8_mu
#define vmfeq_vv_f32m8_b4_mu __riscv_vmfeq_vv_f32m8_b4_mu
#define vmfeq_vf_f32m8_b4_mu __riscv_vmfeq_vf_f32m8_b4_mu
#define vmfeq_vv_f64m1_b64_mu __riscv_vmfeq_vv_f64m1_b64_mu
#define vmfeq_vf_f64m1_b64_mu __riscv_vmfeq_vf_f64m1_b64_mu
#define vmfeq_vv_f64m2_b32_mu __riscv_vmfeq_vv_f64m2_b32_mu
#define vmfeq_vf_f64m2_b32_mu __riscv_vmfeq_vf_f64m2_b32_mu
#define vmfeq_vv_f64m4_b16_mu __riscv_vmfeq_vv_f64m4_b16_mu
#define vmfeq_vf_f64m4_b16_mu __riscv_vmfeq_vf_f64m4_b16_mu
#define vmfeq_vv_f64m8_b8_mu __riscv_vmfeq_vv_f64m8_b8_mu
#define vmfeq_vf_f64m8_b8_mu __riscv_vmfeq_vf_f64m8_b8_mu
#define vmfne_vv_f16mf4_b64_mu __riscv_vmfne_vv_f16mf4_b64_mu
#define vmfne_vf_f16mf4_b64_mu __riscv_vmfne_vf_f16mf4_b64_mu
#define vmfne_vv_f16mf2_b32_mu __riscv_vmfne_vv_f16mf2_b32_mu
#define vmfne_vf_f16mf2_b32_mu __riscv_vmfne_vf_f16mf2_b32_mu
#define vmfne_vv_f16m1_b16_mu __riscv_vmfne_vv_f16m1_b16_mu
#define vmfne_vf_f16m1_b16_mu __riscv_vmfne_vf_f16m1_b16_mu
#define vmfne_vv_f16m2_b8_mu __riscv_vmfne_vv_f16m2_b8_mu
#define vmfne_vf_f16m2_b8_mu __riscv_vmfne_vf_f16m2_b8_mu
#define vmfne_vv_f16m4_b4_mu __riscv_vmfne_vv_f16m4_b4_mu
#define vmfne_vf_f16m4_b4_mu __riscv_vmfne_vf_f16m4_b4_mu
#define vmfne_vv_f16m8_b2_mu __riscv_vmfne_vv_f16m8_b2_mu
#define vmfne_vf_f16m8_b2_mu __riscv_vmfne_vf_f16m8_b2_mu
#define vmfne_vv_f32mf2_b64_mu __riscv_vmfne_vv_f32mf2_b64_mu
#define vmfne_vf_f32mf2_b64_mu __riscv_vmfne_vf_f32mf2_b64_mu
#define vmfne_vv_f32m1_b32_mu __riscv_vmfne_vv_f32m1_b32_mu
#define vmfne_vf_f32m1_b32_mu __riscv_vmfne_vf_f32m1_b32_mu
#define vmfne_vv_f32m2_b16_mu __riscv_vmfne_vv_f32m2_b16_mu
#define vmfne_vf_f32m2_b16_mu __riscv_vmfne_vf_f32m2_b16_mu
#define vmfne_vv_f32m4_b8_mu __riscv_vmfne_vv_f32m4_b8_mu
#define vmfne_vf_f32m4_b8_mu __riscv_vmfne_vf_f32m4_b8_mu
#define vmfne_vv_f32m8_b4_mu __riscv_vmfne_vv_f32m8_b4_mu
#define vmfne_vf_f32m8_b4_mu __riscv_vmfne_vf_f32m8_b4_mu
#define vmfne_vv_f64m1_b64_mu __riscv_vmfne_vv_f64m1_b64_mu
#define vmfne_vf_f64m1_b64_mu __riscv_vmfne_vf_f64m1_b64_mu
#define vmfne_vv_f64m2_b32_mu __riscv_vmfne_vv_f64m2_b32_mu
#define vmfne_vf_f64m2_b32_mu __riscv_vmfne_vf_f64m2_b32_mu
#define vmfne_vv_f64m4_b16_mu __riscv_vmfne_vv_f64m4_b16_mu
#define vmfne_vf_f64m4_b16_mu __riscv_vmfne_vf_f64m4_b16_mu
#define vmfne_vv_f64m8_b8_mu __riscv_vmfne_vv_f64m8_b8_mu
#define vmfne_vf_f64m8_b8_mu __riscv_vmfne_vf_f64m8_b8_mu
#define vmflt_vv_f16mf4_b64_mu __riscv_vmflt_vv_f16mf4_b64_mu
#define vmflt_vf_f16mf4_b64_mu __riscv_vmflt_vf_f16mf4_b64_mu
#define vmflt_vv_f16mf2_b32_mu __riscv_vmflt_vv_f16mf2_b32_mu
#define vmflt_vf_f16mf2_b32_mu __riscv_vmflt_vf_f16mf2_b32_mu
#define vmflt_vv_f16m1_b16_mu __riscv_vmflt_vv_f16m1_b16_mu
#define vmflt_vf_f16m1_b16_mu __riscv_vmflt_vf_f16m1_b16_mu
#define vmflt_vv_f16m2_b8_mu __riscv_vmflt_vv_f16m2_b8_mu
#define vmflt_vf_f16m2_b8_mu __riscv_vmflt_vf_f16m2_b8_mu
#define vmflt_vv_f16m4_b4_mu __riscv_vmflt_vv_f16m4_b4_mu
#define vmflt_vf_f16m4_b4_mu __riscv_vmflt_vf_f16m4_b4_mu
#define vmflt_vv_f16m8_b2_mu __riscv_vmflt_vv_f16m8_b2_mu
#define vmflt_vf_f16m8_b2_mu __riscv_vmflt_vf_f16m8_b2_mu
#define vmflt_vv_f32mf2_b64_mu __riscv_vmflt_vv_f32mf2_b64_mu
#define vmflt_vf_f32mf2_b64_mu __riscv_vmflt_vf_f32mf2_b64_mu
#define vmflt_vv_f32m1_b32_mu __riscv_vmflt_vv_f32m1_b32_mu
#define vmflt_vf_f32m1_b32_mu __riscv_vmflt_vf_f32m1_b32_mu
#define vmflt_vv_f32m2_b16_mu __riscv_vmflt_vv_f32m2_b16_mu
#define vmflt_vf_f32m2_b16_mu __riscv_vmflt_vf_f32m2_b16_mu
#define vmflt_vv_f32m4_b8_mu __riscv_vmflt_vv_f32m4_b8_mu
#define vmflt_vf_f32m4_b8_mu __riscv_vmflt_vf_f32m4_b8_mu
#define vmflt_vv_f32m8_b4_mu __riscv_vmflt_vv_f32m8_b4_mu
#define vmflt_vf_f32m8_b4_mu __riscv_vmflt_vf_f32m8_b4_mu
#define vmflt_vv_f64m1_b64_mu __riscv_vmflt_vv_f64m1_b64_mu
#define vmflt_vf_f64m1_b64_mu __riscv_vmflt_vf_f64m1_b64_mu
#define vmflt_vv_f64m2_b32_mu __riscv_vmflt_vv_f64m2_b32_mu
#define vmflt_vf_f64m2_b32_mu __riscv_vmflt_vf_f64m2_b32_mu
#define vmflt_vv_f64m4_b16_mu __riscv_vmflt_vv_f64m4_b16_mu
#define vmflt_vf_f64m4_b16_mu __riscv_vmflt_vf_f64m4_b16_mu
#define vmflt_vv_f64m8_b8_mu __riscv_vmflt_vv_f64m8_b8_mu
#define vmflt_vf_f64m8_b8_mu __riscv_vmflt_vf_f64m8_b8_mu
#define vmfle_vv_f16mf4_b64_mu __riscv_vmfle_vv_f16mf4_b64_mu
#define vmfle_vf_f16mf4_b64_mu __riscv_vmfle_vf_f16mf4_b64_mu
#define vmfle_vv_f16mf2_b32_mu __riscv_vmfle_vv_f16mf2_b32_mu
#define vmfle_vf_f16mf2_b32_mu __riscv_vmfle_vf_f16mf2_b32_mu
#define vmfle_vv_f16m1_b16_mu __riscv_vmfle_vv_f16m1_b16_mu
#define vmfle_vf_f16m1_b16_mu __riscv_vmfle_vf_f16m1_b16_mu
#define vmfle_vv_f16m2_b8_mu __riscv_vmfle_vv_f16m2_b8_mu
#define vmfle_vf_f16m2_b8_mu __riscv_vmfle_vf_f16m2_b8_mu
#define vmfle_vv_f16m4_b4_mu __riscv_vmfle_vv_f16m4_b4_mu
#define vmfle_vf_f16m4_b4_mu __riscv_vmfle_vf_f16m4_b4_mu
#define vmfle_vv_f16m8_b2_mu __riscv_vmfle_vv_f16m8_b2_mu
#define vmfle_vf_f16m8_b2_mu __riscv_vmfle_vf_f16m8_b2_mu
#define vmfle_vv_f32mf2_b64_mu __riscv_vmfle_vv_f32mf2_b64_mu
#define vmfle_vf_f32mf2_b64_mu __riscv_vmfle_vf_f32mf2_b64_mu
#define vmfle_vv_f32m1_b32_mu __riscv_vmfle_vv_f32m1_b32_mu
#define vmfle_vf_f32m1_b32_mu __riscv_vmfle_vf_f32m1_b32_mu
#define vmfle_vv_f32m2_b16_mu __riscv_vmfle_vv_f32m2_b16_mu
#define vmfle_vf_f32m2_b16_mu __riscv_vmfle_vf_f32m2_b16_mu
#define vmfle_vv_f32m4_b8_mu __riscv_vmfle_vv_f32m4_b8_mu
#define vmfle_vf_f32m4_b8_mu __riscv_vmfle_vf_f32m4_b8_mu
#define vmfle_vv_f32m8_b4_mu __riscv_vmfle_vv_f32m8_b4_mu
#define vmfle_vf_f32m8_b4_mu __riscv_vmfle_vf_f32m8_b4_mu
#define vmfle_vv_f64m1_b64_mu __riscv_vmfle_vv_f64m1_b64_mu
#define vmfle_vf_f64m1_b64_mu __riscv_vmfle_vf_f64m1_b64_mu
#define vmfle_vv_f64m2_b32_mu __riscv_vmfle_vv_f64m2_b32_mu
#define vmfle_vf_f64m2_b32_mu __riscv_vmfle_vf_f64m2_b32_mu
#define vmfle_vv_f64m4_b16_mu __riscv_vmfle_vv_f64m4_b16_mu
#define vmfle_vf_f64m4_b16_mu __riscv_vmfle_vf_f64m4_b16_mu
#define vmfle_vv_f64m8_b8_mu __riscv_vmfle_vv_f64m8_b8_mu
#define vmfle_vf_f64m8_b8_mu __riscv_vmfle_vf_f64m8_b8_mu
#define vmfgt_vv_f16mf4_b64_mu __riscv_vmfgt_vv_f16mf4_b64_mu
#define vmfgt_vf_f16mf4_b64_mu __riscv_vmfgt_vf_f16mf4_b64_mu
#define vmfgt_vv_f16mf2_b32_mu __riscv_vmfgt_vv_f16mf2_b32_mu
#define vmfgt_vf_f16mf2_b32_mu __riscv_vmfgt_vf_f16mf2_b32_mu
#define vmfgt_vv_f16m1_b16_mu __riscv_vmfgt_vv_f16m1_b16_mu
#define vmfgt_vf_f16m1_b16_mu __riscv_vmfgt_vf_f16m1_b16_mu
#define vmfgt_vv_f16m2_b8_mu __riscv_vmfgt_vv_f16m2_b8_mu
#define vmfgt_vf_f16m2_b8_mu __riscv_vmfgt_vf_f16m2_b8_mu
#define vmfgt_vv_f16m4_b4_mu __riscv_vmfgt_vv_f16m4_b4_mu
#define vmfgt_vf_f16m4_b4_mu __riscv_vmfgt_vf_f16m4_b4_mu
#define vmfgt_vv_f16m8_b2_mu __riscv_vmfgt_vv_f16m8_b2_mu
#define vmfgt_vf_f16m8_b2_mu __riscv_vmfgt_vf_f16m8_b2_mu
#define vmfgt_vv_f32mf2_b64_mu __riscv_vmfgt_vv_f32mf2_b64_mu
#define vmfgt_vf_f32mf2_b64_mu __riscv_vmfgt_vf_f32mf2_b64_mu
#define vmfgt_vv_f32m1_b32_mu __riscv_vmfgt_vv_f32m1_b32_mu
#define vmfgt_vf_f32m1_b32_mu __riscv_vmfgt_vf_f32m1_b32_mu
#define vmfgt_vv_f32m2_b16_mu __riscv_vmfgt_vv_f32m2_b16_mu
#define vmfgt_vf_f32m2_b16_mu __riscv_vmfgt_vf_f32m2_b16_mu
#define vmfgt_vv_f32m4_b8_mu __riscv_vmfgt_vv_f32m4_b8_mu
#define vmfgt_vf_f32m4_b8_mu __riscv_vmfgt_vf_f32m4_b8_mu
#define vmfgt_vv_f32m8_b4_mu __riscv_vmfgt_vv_f32m8_b4_mu
#define vmfgt_vf_f32m8_b4_mu __riscv_vmfgt_vf_f32m8_b4_mu
#define vmfgt_vv_f64m1_b64_mu __riscv_vmfgt_vv_f64m1_b64_mu
#define vmfgt_vf_f64m1_b64_mu __riscv_vmfgt_vf_f64m1_b64_mu
#define vmfgt_vv_f64m2_b32_mu __riscv_vmfgt_vv_f64m2_b32_mu
#define vmfgt_vf_f64m2_b32_mu __riscv_vmfgt_vf_f64m2_b32_mu
#define vmfgt_vv_f64m4_b16_mu __riscv_vmfgt_vv_f64m4_b16_mu
#define vmfgt_vf_f64m4_b16_mu __riscv_vmfgt_vf_f64m4_b16_mu
#define vmfgt_vv_f64m8_b8_mu __riscv_vmfgt_vv_f64m8_b8_mu
#define vmfgt_vf_f64m8_b8_mu __riscv_vmfgt_vf_f64m8_b8_mu
#define vmfge_vv_f16mf4_b64_mu __riscv_vmfge_vv_f16mf4_b64_mu
#define vmfge_vf_f16mf4_b64_mu __riscv_vmfge_vf_f16mf4_b64_mu
#define vmfge_vv_f16mf2_b32_mu __riscv_vmfge_vv_f16mf2_b32_mu
#define vmfge_vf_f16mf2_b32_mu __riscv_vmfge_vf_f16mf2_b32_mu
#define vmfge_vv_f16m1_b16_mu __riscv_vmfge_vv_f16m1_b16_mu
#define vmfge_vf_f16m1_b16_mu __riscv_vmfge_vf_f16m1_b16_mu
#define vmfge_vv_f16m2_b8_mu __riscv_vmfge_vv_f16m2_b8_mu
#define vmfge_vf_f16m2_b8_mu __riscv_vmfge_vf_f16m2_b8_mu
#define vmfge_vv_f16m4_b4_mu __riscv_vmfge_vv_f16m4_b4_mu
#define vmfge_vf_f16m4_b4_mu __riscv_vmfge_vf_f16m4_b4_mu
#define vmfge_vv_f16m8_b2_mu __riscv_vmfge_vv_f16m8_b2_mu
#define vmfge_vf_f16m8_b2_mu __riscv_vmfge_vf_f16m8_b2_mu
#define vmfge_vv_f32mf2_b64_mu __riscv_vmfge_vv_f32mf2_b64_mu
#define vmfge_vf_f32mf2_b64_mu __riscv_vmfge_vf_f32mf2_b64_mu
#define vmfge_vv_f32m1_b32_mu __riscv_vmfge_vv_f32m1_b32_mu
#define vmfge_vf_f32m1_b32_mu __riscv_vmfge_vf_f32m1_b32_mu
#define vmfge_vv_f32m2_b16_mu __riscv_vmfge_vv_f32m2_b16_mu
#define vmfge_vf_f32m2_b16_mu __riscv_vmfge_vf_f32m2_b16_mu
#define vmfge_vv_f32m4_b8_mu __riscv_vmfge_vv_f32m4_b8_mu
#define vmfge_vf_f32m4_b8_mu __riscv_vmfge_vf_f32m4_b8_mu
#define vmfge_vv_f32m8_b4_mu __riscv_vmfge_vv_f32m8_b4_mu
#define vmfge_vf_f32m8_b4_mu __riscv_vmfge_vf_f32m8_b4_mu
#define vmfge_vv_f64m1_b64_mu __riscv_vmfge_vv_f64m1_b64_mu
#define vmfge_vf_f64m1_b64_mu __riscv_vmfge_vf_f64m1_b64_mu
#define vmfge_vv_f64m2_b32_mu __riscv_vmfge_vv_f64m2_b32_mu
#define vmfge_vf_f64m2_b32_mu __riscv_vmfge_vf_f64m2_b32_mu
#define vmfge_vv_f64m4_b16_mu __riscv_vmfge_vv_f64m4_b16_mu
#define vmfge_vf_f64m4_b16_mu __riscv_vmfge_vf_f64m4_b16_mu
#define vmfge_vv_f64m8_b8_mu __riscv_vmfge_vv_f64m8_b8_mu
#define vmfge_vf_f64m8_b8_mu __riscv_vmfge_vf_f64m8_b8_mu
#define vfclass_v_u16mf4_tu __riscv_vfclass_v_u16mf4_tu
#define vfclass_v_u16mf2_tu __riscv_vfclass_v_u16mf2_tu
#define vfclass_v_u16m1_tu __riscv_vfclass_v_u16m1_tu
#define vfclass_v_u16m2_tu __riscv_vfclass_v_u16m2_tu
#define vfclass_v_u16m4_tu __riscv_vfclass_v_u16m4_tu
#define vfclass_v_u16m8_tu __riscv_vfclass_v_u16m8_tu
#define vfclass_v_u32mf2_tu __riscv_vfclass_v_u32mf2_tu
#define vfclass_v_u32m1_tu __riscv_vfclass_v_u32m1_tu
#define vfclass_v_u32m2_tu __riscv_vfclass_v_u32m2_tu
#define vfclass_v_u32m4_tu __riscv_vfclass_v_u32m4_tu
#define vfclass_v_u32m8_tu __riscv_vfclass_v_u32m8_tu
#define vfclass_v_u64m1_tu __riscv_vfclass_v_u64m1_tu
#define vfclass_v_u64m2_tu __riscv_vfclass_v_u64m2_tu
#define vfclass_v_u64m4_tu __riscv_vfclass_v_u64m4_tu
#define vfclass_v_u64m8_tu __riscv_vfclass_v_u64m8_tu
#define vfclass_v_u16mf4_ta __riscv_vfclass_v_u16mf4
#define vfclass_v_u16mf2_ta __riscv_vfclass_v_u16mf2
#define vfclass_v_u16m1_ta __riscv_vfclass_v_u16m1
#define vfclass_v_u16m2_ta __riscv_vfclass_v_u16m2
#define vfclass_v_u16m4_ta __riscv_vfclass_v_u16m4
#define vfclass_v_u16m8_ta __riscv_vfclass_v_u16m8
#define vfclass_v_u32mf2_ta __riscv_vfclass_v_u32mf2
#define vfclass_v_u32m1_ta __riscv_vfclass_v_u32m1
#define vfclass_v_u32m2_ta __riscv_vfclass_v_u32m2
#define vfclass_v_u32m4_ta __riscv_vfclass_v_u32m4
#define vfclass_v_u32m8_ta __riscv_vfclass_v_u32m8
#define vfclass_v_u64m1_ta __riscv_vfclass_v_u64m1
#define vfclass_v_u64m2_ta __riscv_vfclass_v_u64m2
#define vfclass_v_u64m4_ta __riscv_vfclass_v_u64m4
#define vfclass_v_u64m8_ta __riscv_vfclass_v_u64m8
// masked functions
#define vfclass_v_u16mf4_tuma __riscv_vfclass_v_u16mf4_tum
#define vfclass_v_u16mf2_tuma __riscv_vfclass_v_u16mf2_tum
#define vfclass_v_u16m1_tuma __riscv_vfclass_v_u16m1_tum
#define vfclass_v_u16m2_tuma __riscv_vfclass_v_u16m2_tum
#define vfclass_v_u16m4_tuma __riscv_vfclass_v_u16m4_tum
#define vfclass_v_u16m8_tuma __riscv_vfclass_v_u16m8_tum
#define vfclass_v_u32mf2_tuma __riscv_vfclass_v_u32mf2_tum
#define vfclass_v_u32m1_tuma __riscv_vfclass_v_u32m1_tum
#define vfclass_v_u32m2_tuma __riscv_vfclass_v_u32m2_tum
#define vfclass_v_u32m4_tuma __riscv_vfclass_v_u32m4_tum
#define vfclass_v_u32m8_tuma __riscv_vfclass_v_u32m8_tum
#define vfclass_v_u64m1_tuma __riscv_vfclass_v_u64m1_tum
#define vfclass_v_u64m2_tuma __riscv_vfclass_v_u64m2_tum
#define vfclass_v_u64m4_tuma __riscv_vfclass_v_u64m4_tum
#define vfclass_v_u64m8_tuma __riscv_vfclass_v_u64m8_tum
// masked functions
#define vfclass_v_u16mf4_tumu __riscv_vfclass_v_u16mf4_tumu
#define vfclass_v_u16mf2_tumu __riscv_vfclass_v_u16mf2_tumu
#define vfclass_v_u16m1_tumu __riscv_vfclass_v_u16m1_tumu
#define vfclass_v_u16m2_tumu __riscv_vfclass_v_u16m2_tumu
#define vfclass_v_u16m4_tumu __riscv_vfclass_v_u16m4_tumu
#define vfclass_v_u16m8_tumu __riscv_vfclass_v_u16m8_tumu
#define vfclass_v_u32mf2_tumu __riscv_vfclass_v_u32mf2_tumu
#define vfclass_v_u32m1_tumu __riscv_vfclass_v_u32m1_tumu
#define vfclass_v_u32m2_tumu __riscv_vfclass_v_u32m2_tumu
#define vfclass_v_u32m4_tumu __riscv_vfclass_v_u32m4_tumu
#define vfclass_v_u32m8_tumu __riscv_vfclass_v_u32m8_tumu
#define vfclass_v_u64m1_tumu __riscv_vfclass_v_u64m1_tumu
#define vfclass_v_u64m2_tumu __riscv_vfclass_v_u64m2_tumu
#define vfclass_v_u64m4_tumu __riscv_vfclass_v_u64m4_tumu
#define vfclass_v_u64m8_tumu __riscv_vfclass_v_u64m8_tumu
// masked functions
#define vfclass_v_u16mf4_tama __riscv_vfclass_v_u16mf4_m
#define vfclass_v_u16mf2_tama __riscv_vfclass_v_u16mf2_m
#define vfclass_v_u16m1_tama __riscv_vfclass_v_u16m1_m
#define vfclass_v_u16m2_tama __riscv_vfclass_v_u16m2_m
#define vfclass_v_u16m4_tama __riscv_vfclass_v_u16m4_m
#define vfclass_v_u16m8_tama __riscv_vfclass_v_u16m8_m
#define vfclass_v_u32mf2_tama __riscv_vfclass_v_u32mf2_m
#define vfclass_v_u32m1_tama __riscv_vfclass_v_u32m1_m
#define vfclass_v_u32m2_tama __riscv_vfclass_v_u32m2_m
#define vfclass_v_u32m4_tama __riscv_vfclass_v_u32m4_m
#define vfclass_v_u32m8_tama __riscv_vfclass_v_u32m8_m
#define vfclass_v_u64m1_tama __riscv_vfclass_v_u64m1_m
#define vfclass_v_u64m2_tama __riscv_vfclass_v_u64m2_m
#define vfclass_v_u64m4_tama __riscv_vfclass_v_u64m4_m
#define vfclass_v_u64m8_tama __riscv_vfclass_v_u64m8_m
// masked functions
#define vfclass_v_u16mf4_tamu __riscv_vfclass_v_u16mf4_mu
#define vfclass_v_u16mf2_tamu __riscv_vfclass_v_u16mf2_mu
#define vfclass_v_u16m1_tamu __riscv_vfclass_v_u16m1_mu
#define vfclass_v_u16m2_tamu __riscv_vfclass_v_u16m2_mu
#define vfclass_v_u16m4_tamu __riscv_vfclass_v_u16m4_mu
#define vfclass_v_u16m8_tamu __riscv_vfclass_v_u16m8_mu
#define vfclass_v_u32mf2_tamu __riscv_vfclass_v_u32mf2_mu
#define vfclass_v_u32m1_tamu __riscv_vfclass_v_u32m1_mu
#define vfclass_v_u32m2_tamu __riscv_vfclass_v_u32m2_mu
#define vfclass_v_u32m4_tamu __riscv_vfclass_v_u32m4_mu
#define vfclass_v_u32m8_tamu __riscv_vfclass_v_u32m8_mu
#define vfclass_v_u64m1_tamu __riscv_vfclass_v_u64m1_mu
#define vfclass_v_u64m2_tamu __riscv_vfclass_v_u64m2_mu
#define vfclass_v_u64m4_tamu __riscv_vfclass_v_u64m4_mu
#define vfclass_v_u64m8_tamu __riscv_vfclass_v_u64m8_mu
#define vmerge_vvm_f16mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f16mf4_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f16mf4_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f16mf4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f16mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f16mf2_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f16mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f16mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f16m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f16m1_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f16m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f16m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f16m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f16m2_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f16m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f16m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f16m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f16m4_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f16m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f16m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f16m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f16m8_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f16m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f16m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f32mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f32mf2_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f32mf2_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f32mf2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f32m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f32m1_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f32m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f32m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f32m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f32m2_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f32m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f32m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f32m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f32m4_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f32m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f32m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f32m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f32m8_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f32m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f32m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f64m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f64m1_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f64m1_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f64m1_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f64m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f64m2_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f64m2_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f64m2_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f64m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f64m4_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f64m4_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f64m4_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f64m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vmerge_vvm_f64m8_tu(maskedoff, op1, op2, mask, vl)
#define vfmerge_vfm_f64m8_tu(mask, maskedoff, op1, op2, vl) __riscv_vfmerge_vfm_f64m8_tu(maskedoff, op1, op2, mask, vl)
#define vmerge_vvm_f16mf4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f16mf4(op1, op2, mask, vl)
#define vfmerge_vfm_f16mf4_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f16mf4(op1, op2, mask, vl)
#define vmerge_vvm_f16mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f16mf2(op1, op2, mask, vl)
#define vfmerge_vfm_f16mf2_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f16mf2(op1, op2, mask, vl)
#define vmerge_vvm_f16m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f16m1(op1, op2, mask, vl)
#define vfmerge_vfm_f16m1_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f16m1(op1, op2, mask, vl)
#define vmerge_vvm_f16m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f16m2(op1, op2, mask, vl)
#define vfmerge_vfm_f16m2_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f16m2(op1, op2, mask, vl)
#define vmerge_vvm_f16m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f16m4(op1, op2, mask, vl)
#define vfmerge_vfm_f16m4_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f16m4(op1, op2, mask, vl)
#define vmerge_vvm_f16m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f16m8(op1, op2, mask, vl)
#define vfmerge_vfm_f16m8_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f16m8(op1, op2, mask, vl)
#define vmerge_vvm_f32mf2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f32mf2(op1, op2, mask, vl)
#define vfmerge_vfm_f32mf2_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f32mf2(op1, op2, mask, vl)
#define vmerge_vvm_f32m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f32m1(op1, op2, mask, vl)
#define vfmerge_vfm_f32m1_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f32m1(op1, op2, mask, vl)
#define vmerge_vvm_f32m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f32m2(op1, op2, mask, vl)
#define vfmerge_vfm_f32m2_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f32m2(op1, op2, mask, vl)
#define vmerge_vvm_f32m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f32m4(op1, op2, mask, vl)
#define vfmerge_vfm_f32m4_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f32m4(op1, op2, mask, vl)
#define vmerge_vvm_f32m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f32m8(op1, op2, mask, vl)
#define vfmerge_vfm_f32m8_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f32m8(op1, op2, mask, vl)
#define vmerge_vvm_f64m1_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f64m1(op1, op2, mask, vl)
#define vfmerge_vfm_f64m1_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f64m1(op1, op2, mask, vl)
#define vmerge_vvm_f64m2_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f64m2(op1, op2, mask, vl)
#define vfmerge_vfm_f64m2_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f64m2(op1, op2, mask, vl)
#define vmerge_vvm_f64m4_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f64m4(op1, op2, mask, vl)
#define vfmerge_vfm_f64m4_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f64m4(op1, op2, mask, vl)
#define vmerge_vvm_f64m8_ta(mask, op1, op2, vl) __riscv_vmerge_vvm_f64m8(op1, op2, mask, vl)
#define vfmerge_vfm_f64m8_ta(mask, op1, op2, vl) __riscv_vfmerge_vfm_f64m8(op1, op2, mask, vl)
#define vmv_v_v_f16mf4_tu __riscv_vmv_v_v_f16mf4_tu
#define vfmv_v_f_f16mf4_tu __riscv_vfmv_v_f_f16mf4_tu
#define vmv_v_v_f16mf2_tu __riscv_vmv_v_v_f16mf2_tu
#define vfmv_v_f_f16mf2_tu __riscv_vfmv_v_f_f16mf2_tu
#define vmv_v_v_f16m1_tu __riscv_vmv_v_v_f16m1_tu
#define vfmv_v_f_f16m1_tu __riscv_vfmv_v_f_f16m1_tu
#define vmv_v_v_f16m2_tu __riscv_vmv_v_v_f16m2_tu
#define vfmv_v_f_f16m2_tu __riscv_vfmv_v_f_f16m2_tu
#define vmv_v_v_f16m4_tu __riscv_vmv_v_v_f16m4_tu
#define vfmv_v_f_f16m4_tu __riscv_vfmv_v_f_f16m4_tu
#define vmv_v_v_f16m8_tu __riscv_vmv_v_v_f16m8_tu
#define vfmv_v_f_f16m8_tu __riscv_vfmv_v_f_f16m8_tu
#define vmv_v_v_f32mf2_tu __riscv_vmv_v_v_f32mf2_tu
#define vfmv_v_f_f32mf2_tu __riscv_vfmv_v_f_f32mf2_tu
#define vmv_v_v_f32m1_tu __riscv_vmv_v_v_f32m1_tu
#define vfmv_v_f_f32m1_tu __riscv_vfmv_v_f_f32m1_tu
#define vmv_v_v_f32m2_tu __riscv_vmv_v_v_f32m2_tu
#define vfmv_v_f_f32m2_tu __riscv_vfmv_v_f_f32m2_tu
#define vmv_v_v_f32m4_tu __riscv_vmv_v_v_f32m4_tu
#define vfmv_v_f_f32m4_tu __riscv_vfmv_v_f_f32m4_tu
#define vmv_v_v_f32m8_tu __riscv_vmv_v_v_f32m8_tu
#define vfmv_v_f_f32m8_tu __riscv_vfmv_v_f_f32m8_tu
#define vmv_v_v_f64m1_tu __riscv_vmv_v_v_f64m1_tu
#define vfmv_v_f_f64m1_tu __riscv_vfmv_v_f_f64m1_tu
#define vmv_v_v_f64m2_tu __riscv_vmv_v_v_f64m2_tu
#define vfmv_v_f_f64m2_tu __riscv_vfmv_v_f_f64m2_tu
#define vmv_v_v_f64m4_tu __riscv_vmv_v_v_f64m4_tu
#define vfmv_v_f_f64m4_tu __riscv_vfmv_v_f_f64m4_tu
#define vmv_v_v_f64m8_tu __riscv_vmv_v_v_f64m8_tu
#define vfmv_v_f_f64m8_tu __riscv_vfmv_v_f_f64m8_tu
#define vmv_v_v_f16mf4_ta __riscv_vmv_v_v_f16mf4
#define vfmv_v_f_f16mf4_ta __riscv_vfmv_v_f_f16mf4
#define vmv_v_v_f16mf2_ta __riscv_vmv_v_v_f16mf2
#define vfmv_v_f_f16mf2_ta __riscv_vfmv_v_f_f16mf2
#define vmv_v_v_f16m1_ta __riscv_vmv_v_v_f16m1
#define vfmv_v_f_f16m1_ta __riscv_vfmv_v_f_f16m1
#define vmv_v_v_f16m2_ta __riscv_vmv_v_v_f16m2
#define vfmv_v_f_f16m2_ta __riscv_vfmv_v_f_f16m2
#define vmv_v_v_f16m4_ta __riscv_vmv_v_v_f16m4
#define vfmv_v_f_f16m4_ta __riscv_vfmv_v_f_f16m4
#define vmv_v_v_f16m8_ta __riscv_vmv_v_v_f16m8
#define vfmv_v_f_f16m8_ta __riscv_vfmv_v_f_f16m8
#define vmv_v_v_f32mf2_ta __riscv_vmv_v_v_f32mf2
#define vfmv_v_f_f32mf2_ta __riscv_vfmv_v_f_f32mf2
#define vmv_v_v_f32m1_ta __riscv_vmv_v_v_f32m1
#define vfmv_v_f_f32m1_ta __riscv_vfmv_v_f_f32m1
#define vmv_v_v_f32m2_ta __riscv_vmv_v_v_f32m2
#define vfmv_v_f_f32m2_ta __riscv_vfmv_v_f_f32m2
#define vmv_v_v_f32m4_ta __riscv_vmv_v_v_f32m4
#define vfmv_v_f_f32m4_ta __riscv_vfmv_v_f_f32m4
#define vmv_v_v_f32m8_ta __riscv_vmv_v_v_f32m8
#define vfmv_v_f_f32m8_ta __riscv_vfmv_v_f_f32m8
#define vmv_v_v_f64m1_ta __riscv_vmv_v_v_f64m1
#define vfmv_v_f_f64m1_ta __riscv_vfmv_v_f_f64m1
#define vmv_v_v_f64m2_ta __riscv_vmv_v_v_f64m2
#define vfmv_v_f_f64m2_ta __riscv_vfmv_v_f_f64m2
#define vmv_v_v_f64m4_ta __riscv_vmv_v_v_f64m4
#define vfmv_v_f_f64m4_ta __riscv_vfmv_v_f_f64m4
#define vmv_v_v_f64m8_ta __riscv_vmv_v_v_f64m8
#define vfmv_v_f_f64m8_ta __riscv_vfmv_v_f_f64m8
#define vfcvt_x_f_v_i16mf4_tu __riscv_vfcvt_x_f_v_i16mf4_tu
#define vfcvt_rtz_x_f_v_i16mf4_tu __riscv_vfcvt_rtz_x_f_v_i16mf4_tu
#define vfcvt_x_f_v_i16mf2_tu __riscv_vfcvt_x_f_v_i16mf2_tu
#define vfcvt_rtz_x_f_v_i16mf2_tu __riscv_vfcvt_rtz_x_f_v_i16mf2_tu
#define vfcvt_x_f_v_i16m1_tu __riscv_vfcvt_x_f_v_i16m1_tu
#define vfcvt_rtz_x_f_v_i16m1_tu __riscv_vfcvt_rtz_x_f_v_i16m1_tu
#define vfcvt_x_f_v_i16m2_tu __riscv_vfcvt_x_f_v_i16m2_tu
#define vfcvt_rtz_x_f_v_i16m2_tu __riscv_vfcvt_rtz_x_f_v_i16m2_tu
#define vfcvt_x_f_v_i16m4_tu __riscv_vfcvt_x_f_v_i16m4_tu
#define vfcvt_rtz_x_f_v_i16m4_tu __riscv_vfcvt_rtz_x_f_v_i16m4_tu
#define vfcvt_x_f_v_i16m8_tu __riscv_vfcvt_x_f_v_i16m8_tu
#define vfcvt_rtz_x_f_v_i16m8_tu __riscv_vfcvt_rtz_x_f_v_i16m8_tu
#define vfcvt_xu_f_v_u16mf4_tu __riscv_vfcvt_xu_f_v_u16mf4_tu
#define vfcvt_rtz_xu_f_v_u16mf4_tu __riscv_vfcvt_rtz_xu_f_v_u16mf4_tu
#define vfcvt_xu_f_v_u16mf2_tu __riscv_vfcvt_xu_f_v_u16mf2_tu
#define vfcvt_rtz_xu_f_v_u16mf2_tu __riscv_vfcvt_rtz_xu_f_v_u16mf2_tu
#define vfcvt_xu_f_v_u16m1_tu __riscv_vfcvt_xu_f_v_u16m1_tu
#define vfcvt_rtz_xu_f_v_u16m1_tu __riscv_vfcvt_rtz_xu_f_v_u16m1_tu
#define vfcvt_xu_f_v_u16m2_tu __riscv_vfcvt_xu_f_v_u16m2_tu
#define vfcvt_rtz_xu_f_v_u16m2_tu __riscv_vfcvt_rtz_xu_f_v_u16m2_tu
#define vfcvt_xu_f_v_u16m4_tu __riscv_vfcvt_xu_f_v_u16m4_tu
#define vfcvt_rtz_xu_f_v_u16m4_tu __riscv_vfcvt_rtz_xu_f_v_u16m4_tu
#define vfcvt_xu_f_v_u16m8_tu __riscv_vfcvt_xu_f_v_u16m8_tu
#define vfcvt_rtz_xu_f_v_u16m8_tu __riscv_vfcvt_rtz_xu_f_v_u16m8_tu
#define vfcvt_f_x_v_f16mf4_tu __riscv_vfcvt_f_x_v_f16mf4_tu
#define vfcvt_f_x_v_f16mf2_tu __riscv_vfcvt_f_x_v_f16mf2_tu
#define vfcvt_f_x_v_f16m1_tu __riscv_vfcvt_f_x_v_f16m1_tu
#define vfcvt_f_x_v_f16m2_tu __riscv_vfcvt_f_x_v_f16m2_tu
#define vfcvt_f_x_v_f16m4_tu __riscv_vfcvt_f_x_v_f16m4_tu
#define vfcvt_f_x_v_f16m8_tu __riscv_vfcvt_f_x_v_f16m8_tu
#define vfcvt_f_xu_v_f16mf4_tu __riscv_vfcvt_f_xu_v_f16mf4_tu
#define vfcvt_f_xu_v_f16mf2_tu __riscv_vfcvt_f_xu_v_f16mf2_tu
#define vfcvt_f_xu_v_f16m1_tu __riscv_vfcvt_f_xu_v_f16m1_tu
#define vfcvt_f_xu_v_f16m2_tu __riscv_vfcvt_f_xu_v_f16m2_tu
#define vfcvt_f_xu_v_f16m4_tu __riscv_vfcvt_f_xu_v_f16m4_tu
#define vfcvt_f_xu_v_f16m8_tu __riscv_vfcvt_f_xu_v_f16m8_tu
#define vfcvt_x_f_v_i32mf2_tu __riscv_vfcvt_x_f_v_i32mf2_tu
#define vfcvt_rtz_x_f_v_i32mf2_tu __riscv_vfcvt_rtz_x_f_v_i32mf2_tu
#define vfcvt_x_f_v_i32m1_tu __riscv_vfcvt_x_f_v_i32m1_tu
#define vfcvt_rtz_x_f_v_i32m1_tu __riscv_vfcvt_rtz_x_f_v_i32m1_tu
#define vfcvt_x_f_v_i32m2_tu __riscv_vfcvt_x_f_v_i32m2_tu
#define vfcvt_rtz_x_f_v_i32m2_tu __riscv_vfcvt_rtz_x_f_v_i32m2_tu
#define vfcvt_x_f_v_i32m4_tu __riscv_vfcvt_x_f_v_i32m4_tu
#define vfcvt_rtz_x_f_v_i32m4_tu __riscv_vfcvt_rtz_x_f_v_i32m4_tu
#define vfcvt_x_f_v_i32m8_tu __riscv_vfcvt_x_f_v_i32m8_tu
#define vfcvt_rtz_x_f_v_i32m8_tu __riscv_vfcvt_rtz_x_f_v_i32m8_tu
#define vfcvt_xu_f_v_u32mf2_tu __riscv_vfcvt_xu_f_v_u32mf2_tu
#define vfcvt_rtz_xu_f_v_u32mf2_tu __riscv_vfcvt_rtz_xu_f_v_u32mf2_tu
#define vfcvt_xu_f_v_u32m1_tu __riscv_vfcvt_xu_f_v_u32m1_tu
#define vfcvt_rtz_xu_f_v_u32m1_tu __riscv_vfcvt_rtz_xu_f_v_u32m1_tu
#define vfcvt_xu_f_v_u32m2_tu __riscv_vfcvt_xu_f_v_u32m2_tu
#define vfcvt_rtz_xu_f_v_u32m2_tu __riscv_vfcvt_rtz_xu_f_v_u32m2_tu
#define vfcvt_xu_f_v_u32m4_tu __riscv_vfcvt_xu_f_v_u32m4_tu
#define vfcvt_rtz_xu_f_v_u32m4_tu __riscv_vfcvt_rtz_xu_f_v_u32m4_tu
#define vfcvt_xu_f_v_u32m8_tu __riscv_vfcvt_xu_f_v_u32m8_tu
#define vfcvt_rtz_xu_f_v_u32m8_tu __riscv_vfcvt_rtz_xu_f_v_u32m8_tu
#define vfcvt_f_x_v_f32mf2_tu __riscv_vfcvt_f_x_v_f32mf2_tu
#define vfcvt_f_x_v_f32m1_tu __riscv_vfcvt_f_x_v_f32m1_tu
#define vfcvt_f_x_v_f32m2_tu __riscv_vfcvt_f_x_v_f32m2_tu
#define vfcvt_f_x_v_f32m4_tu __riscv_vfcvt_f_x_v_f32m4_tu
#define vfcvt_f_x_v_f32m8_tu __riscv_vfcvt_f_x_v_f32m8_tu
#define vfcvt_f_xu_v_f32mf2_tu __riscv_vfcvt_f_xu_v_f32mf2_tu
#define vfcvt_f_xu_v_f32m1_tu __riscv_vfcvt_f_xu_v_f32m1_tu
#define vfcvt_f_xu_v_f32m2_tu __riscv_vfcvt_f_xu_v_f32m2_tu
#define vfcvt_f_xu_v_f32m4_tu __riscv_vfcvt_f_xu_v_f32m4_tu
#define vfcvt_f_xu_v_f32m8_tu __riscv_vfcvt_f_xu_v_f32m8_tu
#define vfcvt_x_f_v_i64m1_tu __riscv_vfcvt_x_f_v_i64m1_tu
#define vfcvt_rtz_x_f_v_i64m1_tu __riscv_vfcvt_rtz_x_f_v_i64m1_tu
#define vfcvt_x_f_v_i64m2_tu __riscv_vfcvt_x_f_v_i64m2_tu
#define vfcvt_rtz_x_f_v_i64m2_tu __riscv_vfcvt_rtz_x_f_v_i64m2_tu
#define vfcvt_x_f_v_i64m4_tu __riscv_vfcvt_x_f_v_i64m4_tu
#define vfcvt_rtz_x_f_v_i64m4_tu __riscv_vfcvt_rtz_x_f_v_i64m4_tu
#define vfcvt_x_f_v_i64m8_tu __riscv_vfcvt_x_f_v_i64m8_tu
#define vfcvt_rtz_x_f_v_i64m8_tu __riscv_vfcvt_rtz_x_f_v_i64m8_tu
#define vfcvt_xu_f_v_u64m1_tu __riscv_vfcvt_xu_f_v_u64m1_tu
#define vfcvt_rtz_xu_f_v_u64m1_tu __riscv_vfcvt_rtz_xu_f_v_u64m1_tu
#define vfcvt_xu_f_v_u64m2_tu __riscv_vfcvt_xu_f_v_u64m2_tu
#define vfcvt_rtz_xu_f_v_u64m2_tu __riscv_vfcvt_rtz_xu_f_v_u64m2_tu
#define vfcvt_xu_f_v_u64m4_tu __riscv_vfcvt_xu_f_v_u64m4_tu
#define vfcvt_rtz_xu_f_v_u64m4_tu __riscv_vfcvt_rtz_xu_f_v_u64m4_tu
#define vfcvt_xu_f_v_u64m8_tu __riscv_vfcvt_xu_f_v_u64m8_tu
#define vfcvt_rtz_xu_f_v_u64m8_tu __riscv_vfcvt_rtz_xu_f_v_u64m8_tu
#define vfcvt_f_x_v_f64m1_tu __riscv_vfcvt_f_x_v_f64m1_tu
#define vfcvt_f_x_v_f64m2_tu __riscv_vfcvt_f_x_v_f64m2_tu
#define vfcvt_f_x_v_f64m4_tu __riscv_vfcvt_f_x_v_f64m4_tu
#define vfcvt_f_x_v_f64m8_tu __riscv_vfcvt_f_x_v_f64m8_tu
#define vfcvt_f_xu_v_f64m1_tu __riscv_vfcvt_f_xu_v_f64m1_tu
#define vfcvt_f_xu_v_f64m2_tu __riscv_vfcvt_f_xu_v_f64m2_tu
#define vfcvt_f_xu_v_f64m4_tu __riscv_vfcvt_f_xu_v_f64m4_tu
#define vfcvt_f_xu_v_f64m8_tu __riscv_vfcvt_f_xu_v_f64m8_tu
#define vfcvt_x_f_v_i16mf4_ta __riscv_vfcvt_x_f_v_i16mf4
#define vfcvt_rtz_x_f_v_i16mf4_ta __riscv_vfcvt_rtz_x_f_v_i16mf4
#define vfcvt_x_f_v_i16mf2_ta __riscv_vfcvt_x_f_v_i16mf2
#define vfcvt_rtz_x_f_v_i16mf2_ta __riscv_vfcvt_rtz_x_f_v_i16mf2
#define vfcvt_x_f_v_i16m1_ta __riscv_vfcvt_x_f_v_i16m1
#define vfcvt_rtz_x_f_v_i16m1_ta __riscv_vfcvt_rtz_x_f_v_i16m1
#define vfcvt_x_f_v_i16m2_ta __riscv_vfcvt_x_f_v_i16m2
#define vfcvt_rtz_x_f_v_i16m2_ta __riscv_vfcvt_rtz_x_f_v_i16m2
#define vfcvt_x_f_v_i16m4_ta __riscv_vfcvt_x_f_v_i16m4
#define vfcvt_rtz_x_f_v_i16m4_ta __riscv_vfcvt_rtz_x_f_v_i16m4
#define vfcvt_x_f_v_i16m8_ta __riscv_vfcvt_x_f_v_i16m8
#define vfcvt_rtz_x_f_v_i16m8_ta __riscv_vfcvt_rtz_x_f_v_i16m8
#define vfcvt_xu_f_v_u16mf4_ta __riscv_vfcvt_xu_f_v_u16mf4
#define vfcvt_rtz_xu_f_v_u16mf4_ta __riscv_vfcvt_rtz_xu_f_v_u16mf4
#define vfcvt_xu_f_v_u16mf2_ta __riscv_vfcvt_xu_f_v_u16mf2
#define vfcvt_rtz_xu_f_v_u16mf2_ta __riscv_vfcvt_rtz_xu_f_v_u16mf2
#define vfcvt_xu_f_v_u16m1_ta __riscv_vfcvt_xu_f_v_u16m1
#define vfcvt_rtz_xu_f_v_u16m1_ta __riscv_vfcvt_rtz_xu_f_v_u16m1
#define vfcvt_xu_f_v_u16m2_ta __riscv_vfcvt_xu_f_v_u16m2
#define vfcvt_rtz_xu_f_v_u16m2_ta __riscv_vfcvt_rtz_xu_f_v_u16m2
#define vfcvt_xu_f_v_u16m4_ta __riscv_vfcvt_xu_f_v_u16m4
#define vfcvt_rtz_xu_f_v_u16m4_ta __riscv_vfcvt_rtz_xu_f_v_u16m4
#define vfcvt_xu_f_v_u16m8_ta __riscv_vfcvt_xu_f_v_u16m8
#define vfcvt_rtz_xu_f_v_u16m8_ta __riscv_vfcvt_rtz_xu_f_v_u16m8
#define vfcvt_f_x_v_f16mf4_ta __riscv_vfcvt_f_x_v_f16mf4
#define vfcvt_f_x_v_f16mf2_ta __riscv_vfcvt_f_x_v_f16mf2
#define vfcvt_f_x_v_f16m1_ta __riscv_vfcvt_f_x_v_f16m1
#define vfcvt_f_x_v_f16m2_ta __riscv_vfcvt_f_x_v_f16m2
#define vfcvt_f_x_v_f16m4_ta __riscv_vfcvt_f_x_v_f16m4
#define vfcvt_f_x_v_f16m8_ta __riscv_vfcvt_f_x_v_f16m8
#define vfcvt_f_xu_v_f16mf4_ta __riscv_vfcvt_f_xu_v_f16mf4
#define vfcvt_f_xu_v_f16mf2_ta __riscv_vfcvt_f_xu_v_f16mf2
#define vfcvt_f_xu_v_f16m1_ta __riscv_vfcvt_f_xu_v_f16m1
#define vfcvt_f_xu_v_f16m2_ta __riscv_vfcvt_f_xu_v_f16m2
#define vfcvt_f_xu_v_f16m4_ta __riscv_vfcvt_f_xu_v_f16m4
#define vfcvt_f_xu_v_f16m8_ta __riscv_vfcvt_f_xu_v_f16m8
#define vfcvt_x_f_v_i32mf2_ta __riscv_vfcvt_x_f_v_i32mf2
#define vfcvt_rtz_x_f_v_i32mf2_ta __riscv_vfcvt_rtz_x_f_v_i32mf2
#define vfcvt_x_f_v_i32m1_ta __riscv_vfcvt_x_f_v_i32m1
#define vfcvt_rtz_x_f_v_i32m1_ta __riscv_vfcvt_rtz_x_f_v_i32m1
#define vfcvt_x_f_v_i32m2_ta __riscv_vfcvt_x_f_v_i32m2
#define vfcvt_rtz_x_f_v_i32m2_ta __riscv_vfcvt_rtz_x_f_v_i32m2
#define vfcvt_x_f_v_i32m4_ta __riscv_vfcvt_x_f_v_i32m4
#define vfcvt_rtz_x_f_v_i32m4_ta __riscv_vfcvt_rtz_x_f_v_i32m4
#define vfcvt_x_f_v_i32m8_ta __riscv_vfcvt_x_f_v_i32m8
#define vfcvt_rtz_x_f_v_i32m8_ta __riscv_vfcvt_rtz_x_f_v_i32m8
#define vfcvt_xu_f_v_u32mf2_ta __riscv_vfcvt_xu_f_v_u32mf2
#define vfcvt_rtz_xu_f_v_u32mf2_ta __riscv_vfcvt_rtz_xu_f_v_u32mf2
#define vfcvt_xu_f_v_u32m1_ta __riscv_vfcvt_xu_f_v_u32m1
#define vfcvt_rtz_xu_f_v_u32m1_ta __riscv_vfcvt_rtz_xu_f_v_u32m1
#define vfcvt_xu_f_v_u32m2_ta __riscv_vfcvt_xu_f_v_u32m2
#define vfcvt_rtz_xu_f_v_u32m2_ta __riscv_vfcvt_rtz_xu_f_v_u32m2
#define vfcvt_xu_f_v_u32m4_ta __riscv_vfcvt_xu_f_v_u32m4
#define vfcvt_rtz_xu_f_v_u32m4_ta __riscv_vfcvt_rtz_xu_f_v_u32m4
#define vfcvt_xu_f_v_u32m8_ta __riscv_vfcvt_xu_f_v_u32m8
#define vfcvt_rtz_xu_f_v_u32m8_ta __riscv_vfcvt_rtz_xu_f_v_u32m8
#define vfcvt_f_x_v_f32mf2_ta __riscv_vfcvt_f_x_v_f32mf2
#define vfcvt_f_x_v_f32m1_ta __riscv_vfcvt_f_x_v_f32m1
#define vfcvt_f_x_v_f32m2_ta __riscv_vfcvt_f_x_v_f32m2
#define vfcvt_f_x_v_f32m4_ta __riscv_vfcvt_f_x_v_f32m4
#define vfcvt_f_x_v_f32m8_ta __riscv_vfcvt_f_x_v_f32m8
#define vfcvt_f_xu_v_f32mf2_ta __riscv_vfcvt_f_xu_v_f32mf2
#define vfcvt_f_xu_v_f32m1_ta __riscv_vfcvt_f_xu_v_f32m1
#define vfcvt_f_xu_v_f32m2_ta __riscv_vfcvt_f_xu_v_f32m2
#define vfcvt_f_xu_v_f32m4_ta __riscv_vfcvt_f_xu_v_f32m4
#define vfcvt_f_xu_v_f32m8_ta __riscv_vfcvt_f_xu_v_f32m8
#define vfcvt_x_f_v_i64m1_ta __riscv_vfcvt_x_f_v_i64m1
#define vfcvt_rtz_x_f_v_i64m1_ta __riscv_vfcvt_rtz_x_f_v_i64m1
#define vfcvt_x_f_v_i64m2_ta __riscv_vfcvt_x_f_v_i64m2
#define vfcvt_rtz_x_f_v_i64m2_ta __riscv_vfcvt_rtz_x_f_v_i64m2
#define vfcvt_x_f_v_i64m4_ta __riscv_vfcvt_x_f_v_i64m4
#define vfcvt_rtz_x_f_v_i64m4_ta __riscv_vfcvt_rtz_x_f_v_i64m4
#define vfcvt_x_f_v_i64m8_ta __riscv_vfcvt_x_f_v_i64m8
#define vfcvt_rtz_x_f_v_i64m8_ta __riscv_vfcvt_rtz_x_f_v_i64m8
#define vfcvt_xu_f_v_u64m1_ta __riscv_vfcvt_xu_f_v_u64m1
#define vfcvt_rtz_xu_f_v_u64m1_ta __riscv_vfcvt_rtz_xu_f_v_u64m1
#define vfcvt_xu_f_v_u64m2_ta __riscv_vfcvt_xu_f_v_u64m2
#define vfcvt_rtz_xu_f_v_u64m2_ta __riscv_vfcvt_rtz_xu_f_v_u64m2
#define vfcvt_xu_f_v_u64m4_ta __riscv_vfcvt_xu_f_v_u64m4
#define vfcvt_rtz_xu_f_v_u64m4_ta __riscv_vfcvt_rtz_xu_f_v_u64m4
#define vfcvt_xu_f_v_u64m8_ta __riscv_vfcvt_xu_f_v_u64m8
#define vfcvt_rtz_xu_f_v_u64m8_ta __riscv_vfcvt_rtz_xu_f_v_u64m8
#define vfcvt_f_x_v_f64m1_ta __riscv_vfcvt_f_x_v_f64m1
#define vfcvt_f_x_v_f64m2_ta __riscv_vfcvt_f_x_v_f64m2
#define vfcvt_f_x_v_f64m4_ta __riscv_vfcvt_f_x_v_f64m4
#define vfcvt_f_x_v_f64m8_ta __riscv_vfcvt_f_x_v_f64m8
#define vfcvt_f_xu_v_f64m1_ta __riscv_vfcvt_f_xu_v_f64m1
#define vfcvt_f_xu_v_f64m2_ta __riscv_vfcvt_f_xu_v_f64m2
#define vfcvt_f_xu_v_f64m4_ta __riscv_vfcvt_f_xu_v_f64m4
#define vfcvt_f_xu_v_f64m8_ta __riscv_vfcvt_f_xu_v_f64m8
// masked functions
#define vfcvt_x_f_v_i16mf4_tuma __riscv_vfcvt_x_f_v_i16mf4_tum
#define vfcvt_rtz_x_f_v_i16mf4_tuma __riscv_vfcvt_rtz_x_f_v_i16mf4_tum
#define vfcvt_x_f_v_i16mf2_tuma __riscv_vfcvt_x_f_v_i16mf2_tum
#define vfcvt_rtz_x_f_v_i16mf2_tuma __riscv_vfcvt_rtz_x_f_v_i16mf2_tum
#define vfcvt_x_f_v_i16m1_tuma __riscv_vfcvt_x_f_v_i16m1_tum
#define vfcvt_rtz_x_f_v_i16m1_tuma __riscv_vfcvt_rtz_x_f_v_i16m1_tum
#define vfcvt_x_f_v_i16m2_tuma __riscv_vfcvt_x_f_v_i16m2_tum
#define vfcvt_rtz_x_f_v_i16m2_tuma __riscv_vfcvt_rtz_x_f_v_i16m2_tum
#define vfcvt_x_f_v_i16m4_tuma __riscv_vfcvt_x_f_v_i16m4_tum
#define vfcvt_rtz_x_f_v_i16m4_tuma __riscv_vfcvt_rtz_x_f_v_i16m4_tum
#define vfcvt_x_f_v_i16m8_tuma __riscv_vfcvt_x_f_v_i16m8_tum
#define vfcvt_rtz_x_f_v_i16m8_tuma __riscv_vfcvt_rtz_x_f_v_i16m8_tum
#define vfcvt_xu_f_v_u16mf4_tuma __riscv_vfcvt_xu_f_v_u16mf4_tum
#define vfcvt_rtz_xu_f_v_u16mf4_tuma __riscv_vfcvt_rtz_xu_f_v_u16mf4_tum
#define vfcvt_xu_f_v_u16mf2_tuma __riscv_vfcvt_xu_f_v_u16mf2_tum
#define vfcvt_rtz_xu_f_v_u16mf2_tuma __riscv_vfcvt_rtz_xu_f_v_u16mf2_tum
#define vfcvt_xu_f_v_u16m1_tuma __riscv_vfcvt_xu_f_v_u16m1_tum
#define vfcvt_rtz_xu_f_v_u16m1_tuma __riscv_vfcvt_rtz_xu_f_v_u16m1_tum
#define vfcvt_xu_f_v_u16m2_tuma __riscv_vfcvt_xu_f_v_u16m2_tum
#define vfcvt_rtz_xu_f_v_u16m2_tuma __riscv_vfcvt_rtz_xu_f_v_u16m2_tum
#define vfcvt_xu_f_v_u16m4_tuma __riscv_vfcvt_xu_f_v_u16m4_tum
#define vfcvt_rtz_xu_f_v_u16m4_tuma __riscv_vfcvt_rtz_xu_f_v_u16m4_tum
#define vfcvt_xu_f_v_u16m8_tuma __riscv_vfcvt_xu_f_v_u16m8_tum
#define vfcvt_rtz_xu_f_v_u16m8_tuma __riscv_vfcvt_rtz_xu_f_v_u16m8_tum
#define vfcvt_f_x_v_f16mf4_tuma __riscv_vfcvt_f_x_v_f16mf4_tum
#define vfcvt_f_x_v_f16mf2_tuma __riscv_vfcvt_f_x_v_f16mf2_tum
#define vfcvt_f_x_v_f16m1_tuma __riscv_vfcvt_f_x_v_f16m1_tum
#define vfcvt_f_x_v_f16m2_tuma __riscv_vfcvt_f_x_v_f16m2_tum
#define vfcvt_f_x_v_f16m4_tuma __riscv_vfcvt_f_x_v_f16m4_tum
#define vfcvt_f_x_v_f16m8_tuma __riscv_vfcvt_f_x_v_f16m8_tum
#define vfcvt_f_xu_v_f16mf4_tuma __riscv_vfcvt_f_xu_v_f16mf4_tum
#define vfcvt_f_xu_v_f16mf2_tuma __riscv_vfcvt_f_xu_v_f16mf2_tum
#define vfcvt_f_xu_v_f16m1_tuma __riscv_vfcvt_f_xu_v_f16m1_tum
#define vfcvt_f_xu_v_f16m2_tuma __riscv_vfcvt_f_xu_v_f16m2_tum
#define vfcvt_f_xu_v_f16m4_tuma __riscv_vfcvt_f_xu_v_f16m4_tum
#define vfcvt_f_xu_v_f16m8_tuma __riscv_vfcvt_f_xu_v_f16m8_tum
#define vfcvt_x_f_v_i32mf2_tuma __riscv_vfcvt_x_f_v_i32mf2_tum
#define vfcvt_rtz_x_f_v_i32mf2_tuma __riscv_vfcvt_rtz_x_f_v_i32mf2_tum
#define vfcvt_x_f_v_i32m1_tuma __riscv_vfcvt_x_f_v_i32m1_tum
#define vfcvt_rtz_x_f_v_i32m1_tuma __riscv_vfcvt_rtz_x_f_v_i32m1_tum
#define vfcvt_x_f_v_i32m2_tuma __riscv_vfcvt_x_f_v_i32m2_tum
#define vfcvt_rtz_x_f_v_i32m2_tuma __riscv_vfcvt_rtz_x_f_v_i32m2_tum
#define vfcvt_x_f_v_i32m4_tuma __riscv_vfcvt_x_f_v_i32m4_tum
#define vfcvt_rtz_x_f_v_i32m4_tuma __riscv_vfcvt_rtz_x_f_v_i32m4_tum
#define vfcvt_x_f_v_i32m8_tuma __riscv_vfcvt_x_f_v_i32m8_tum
#define vfcvt_rtz_x_f_v_i32m8_tuma __riscv_vfcvt_rtz_x_f_v_i32m8_tum
#define vfcvt_xu_f_v_u32mf2_tuma __riscv_vfcvt_xu_f_v_u32mf2_tum
#define vfcvt_rtz_xu_f_v_u32mf2_tuma __riscv_vfcvt_rtz_xu_f_v_u32mf2_tum
#define vfcvt_xu_f_v_u32m1_tuma __riscv_vfcvt_xu_f_v_u32m1_tum
#define vfcvt_rtz_xu_f_v_u32m1_tuma __riscv_vfcvt_rtz_xu_f_v_u32m1_tum
#define vfcvt_xu_f_v_u32m2_tuma __riscv_vfcvt_xu_f_v_u32m2_tum
#define vfcvt_rtz_xu_f_v_u32m2_tuma __riscv_vfcvt_rtz_xu_f_v_u32m2_tum
#define vfcvt_xu_f_v_u32m4_tuma __riscv_vfcvt_xu_f_v_u32m4_tum
#define vfcvt_rtz_xu_f_v_u32m4_tuma __riscv_vfcvt_rtz_xu_f_v_u32m4_tum
#define vfcvt_xu_f_v_u32m8_tuma __riscv_vfcvt_xu_f_v_u32m8_tum
#define vfcvt_rtz_xu_f_v_u32m8_tuma __riscv_vfcvt_rtz_xu_f_v_u32m8_tum
#define vfcvt_f_x_v_f32mf2_tuma __riscv_vfcvt_f_x_v_f32mf2_tum
#define vfcvt_f_x_v_f32m1_tuma __riscv_vfcvt_f_x_v_f32m1_tum
#define vfcvt_f_x_v_f32m2_tuma __riscv_vfcvt_f_x_v_f32m2_tum
#define vfcvt_f_x_v_f32m4_tuma __riscv_vfcvt_f_x_v_f32m4_tum
#define vfcvt_f_x_v_f32m8_tuma __riscv_vfcvt_f_x_v_f32m8_tum
#define vfcvt_f_xu_v_f32mf2_tuma __riscv_vfcvt_f_xu_v_f32mf2_tum
#define vfcvt_f_xu_v_f32m1_tuma __riscv_vfcvt_f_xu_v_f32m1_tum
#define vfcvt_f_xu_v_f32m2_tuma __riscv_vfcvt_f_xu_v_f32m2_tum
#define vfcvt_f_xu_v_f32m4_tuma __riscv_vfcvt_f_xu_v_f32m4_tum
#define vfcvt_f_xu_v_f32m8_tuma __riscv_vfcvt_f_xu_v_f32m8_tum
#define vfcvt_x_f_v_i64m1_tuma __riscv_vfcvt_x_f_v_i64m1_tum
#define vfcvt_rtz_x_f_v_i64m1_tuma __riscv_vfcvt_rtz_x_f_v_i64m1_tum
#define vfcvt_x_f_v_i64m2_tuma __riscv_vfcvt_x_f_v_i64m2_tum
#define vfcvt_rtz_x_f_v_i64m2_tuma __riscv_vfcvt_rtz_x_f_v_i64m2_tum
#define vfcvt_x_f_v_i64m4_tuma __riscv_vfcvt_x_f_v_i64m4_tum
#define vfcvt_rtz_x_f_v_i64m4_tuma __riscv_vfcvt_rtz_x_f_v_i64m4_tum
#define vfcvt_x_f_v_i64m8_tuma __riscv_vfcvt_x_f_v_i64m8_tum
#define vfcvt_rtz_x_f_v_i64m8_tuma __riscv_vfcvt_rtz_x_f_v_i64m8_tum
#define vfcvt_xu_f_v_u64m1_tuma __riscv_vfcvt_xu_f_v_u64m1_tum
#define vfcvt_rtz_xu_f_v_u64m1_tuma __riscv_vfcvt_rtz_xu_f_v_u64m1_tum
#define vfcvt_xu_f_v_u64m2_tuma __riscv_vfcvt_xu_f_v_u64m2_tum
#define vfcvt_rtz_xu_f_v_u64m2_tuma __riscv_vfcvt_rtz_xu_f_v_u64m2_tum
#define vfcvt_xu_f_v_u64m4_tuma __riscv_vfcvt_xu_f_v_u64m4_tum
#define vfcvt_rtz_xu_f_v_u64m4_tuma __riscv_vfcvt_rtz_xu_f_v_u64m4_tum
#define vfcvt_xu_f_v_u64m8_tuma __riscv_vfcvt_xu_f_v_u64m8_tum
#define vfcvt_rtz_xu_f_v_u64m8_tuma __riscv_vfcvt_rtz_xu_f_v_u64m8_tum
#define vfcvt_f_x_v_f64m1_tuma __riscv_vfcvt_f_x_v_f64m1_tum
#define vfcvt_f_x_v_f64m2_tuma __riscv_vfcvt_f_x_v_f64m2_tum
#define vfcvt_f_x_v_f64m4_tuma __riscv_vfcvt_f_x_v_f64m4_tum
#define vfcvt_f_x_v_f64m8_tuma __riscv_vfcvt_f_x_v_f64m8_tum
#define vfcvt_f_xu_v_f64m1_tuma __riscv_vfcvt_f_xu_v_f64m1_tum
#define vfcvt_f_xu_v_f64m2_tuma __riscv_vfcvt_f_xu_v_f64m2_tum
#define vfcvt_f_xu_v_f64m4_tuma __riscv_vfcvt_f_xu_v_f64m4_tum
#define vfcvt_f_xu_v_f64m8_tuma __riscv_vfcvt_f_xu_v_f64m8_tum
// masked functions
#define vfcvt_x_f_v_i16mf4_tumu __riscv_vfcvt_x_f_v_i16mf4_tumu
#define vfcvt_rtz_x_f_v_i16mf4_tumu __riscv_vfcvt_rtz_x_f_v_i16mf4_tumu
#define vfcvt_x_f_v_i16mf2_tumu __riscv_vfcvt_x_f_v_i16mf2_tumu
#define vfcvt_rtz_x_f_v_i16mf2_tumu __riscv_vfcvt_rtz_x_f_v_i16mf2_tumu
#define vfcvt_x_f_v_i16m1_tumu __riscv_vfcvt_x_f_v_i16m1_tumu
#define vfcvt_rtz_x_f_v_i16m1_tumu __riscv_vfcvt_rtz_x_f_v_i16m1_tumu
#define vfcvt_x_f_v_i16m2_tumu __riscv_vfcvt_x_f_v_i16m2_tumu
#define vfcvt_rtz_x_f_v_i16m2_tumu __riscv_vfcvt_rtz_x_f_v_i16m2_tumu
#define vfcvt_x_f_v_i16m4_tumu __riscv_vfcvt_x_f_v_i16m4_tumu
#define vfcvt_rtz_x_f_v_i16m4_tumu __riscv_vfcvt_rtz_x_f_v_i16m4_tumu
#define vfcvt_x_f_v_i16m8_tumu __riscv_vfcvt_x_f_v_i16m8_tumu
#define vfcvt_rtz_x_f_v_i16m8_tumu __riscv_vfcvt_rtz_x_f_v_i16m8_tumu
#define vfcvt_xu_f_v_u16mf4_tumu __riscv_vfcvt_xu_f_v_u16mf4_tumu
#define vfcvt_rtz_xu_f_v_u16mf4_tumu __riscv_vfcvt_rtz_xu_f_v_u16mf4_tumu
#define vfcvt_xu_f_v_u16mf2_tumu __riscv_vfcvt_xu_f_v_u16mf2_tumu
#define vfcvt_rtz_xu_f_v_u16mf2_tumu __riscv_vfcvt_rtz_xu_f_v_u16mf2_tumu
#define vfcvt_xu_f_v_u16m1_tumu __riscv_vfcvt_xu_f_v_u16m1_tumu
#define vfcvt_rtz_xu_f_v_u16m1_tumu __riscv_vfcvt_rtz_xu_f_v_u16m1_tumu
#define vfcvt_xu_f_v_u16m2_tumu __riscv_vfcvt_xu_f_v_u16m2_tumu
#define vfcvt_rtz_xu_f_v_u16m2_tumu __riscv_vfcvt_rtz_xu_f_v_u16m2_tumu
#define vfcvt_xu_f_v_u16m4_tumu __riscv_vfcvt_xu_f_v_u16m4_tumu
#define vfcvt_rtz_xu_f_v_u16m4_tumu __riscv_vfcvt_rtz_xu_f_v_u16m4_tumu
#define vfcvt_xu_f_v_u16m8_tumu __riscv_vfcvt_xu_f_v_u16m8_tumu
#define vfcvt_rtz_xu_f_v_u16m8_tumu __riscv_vfcvt_rtz_xu_f_v_u16m8_tumu
#define vfcvt_f_x_v_f16mf4_tumu __riscv_vfcvt_f_x_v_f16mf4_tumu
#define vfcvt_f_x_v_f16mf2_tumu __riscv_vfcvt_f_x_v_f16mf2_tumu
#define vfcvt_f_x_v_f16m1_tumu __riscv_vfcvt_f_x_v_f16m1_tumu
#define vfcvt_f_x_v_f16m2_tumu __riscv_vfcvt_f_x_v_f16m2_tumu
#define vfcvt_f_x_v_f16m4_tumu __riscv_vfcvt_f_x_v_f16m4_tumu
#define vfcvt_f_x_v_f16m8_tumu __riscv_vfcvt_f_x_v_f16m8_tumu
#define vfcvt_f_xu_v_f16mf4_tumu __riscv_vfcvt_f_xu_v_f16mf4_tumu
#define vfcvt_f_xu_v_f16mf2_tumu __riscv_vfcvt_f_xu_v_f16mf2_tumu
#define vfcvt_f_xu_v_f16m1_tumu __riscv_vfcvt_f_xu_v_f16m1_tumu
#define vfcvt_f_xu_v_f16m2_tumu __riscv_vfcvt_f_xu_v_f16m2_tumu
#define vfcvt_f_xu_v_f16m4_tumu __riscv_vfcvt_f_xu_v_f16m4_tumu
#define vfcvt_f_xu_v_f16m8_tumu __riscv_vfcvt_f_xu_v_f16m8_tumu
#define vfcvt_x_f_v_i32mf2_tumu __riscv_vfcvt_x_f_v_i32mf2_tumu
#define vfcvt_rtz_x_f_v_i32mf2_tumu __riscv_vfcvt_rtz_x_f_v_i32mf2_tumu
#define vfcvt_x_f_v_i32m1_tumu __riscv_vfcvt_x_f_v_i32m1_tumu
#define vfcvt_rtz_x_f_v_i32m1_tumu __riscv_vfcvt_rtz_x_f_v_i32m1_tumu
#define vfcvt_x_f_v_i32m2_tumu __riscv_vfcvt_x_f_v_i32m2_tumu
#define vfcvt_rtz_x_f_v_i32m2_tumu __riscv_vfcvt_rtz_x_f_v_i32m2_tumu
#define vfcvt_x_f_v_i32m4_tumu __riscv_vfcvt_x_f_v_i32m4_tumu
#define vfcvt_rtz_x_f_v_i32m4_tumu __riscv_vfcvt_rtz_x_f_v_i32m4_tumu
#define vfcvt_x_f_v_i32m8_tumu __riscv_vfcvt_x_f_v_i32m8_tumu
#define vfcvt_rtz_x_f_v_i32m8_tumu __riscv_vfcvt_rtz_x_f_v_i32m8_tumu
#define vfcvt_xu_f_v_u32mf2_tumu __riscv_vfcvt_xu_f_v_u32mf2_tumu
#define vfcvt_rtz_xu_f_v_u32mf2_tumu __riscv_vfcvt_rtz_xu_f_v_u32mf2_tumu
#define vfcvt_xu_f_v_u32m1_tumu __riscv_vfcvt_xu_f_v_u32m1_tumu
#define vfcvt_rtz_xu_f_v_u32m1_tumu __riscv_vfcvt_rtz_xu_f_v_u32m1_tumu
#define vfcvt_xu_f_v_u32m2_tumu __riscv_vfcvt_xu_f_v_u32m2_tumu
#define vfcvt_rtz_xu_f_v_u32m2_tumu __riscv_vfcvt_rtz_xu_f_v_u32m2_tumu
#define vfcvt_xu_f_v_u32m4_tumu __riscv_vfcvt_xu_f_v_u32m4_tumu
#define vfcvt_rtz_xu_f_v_u32m4_tumu __riscv_vfcvt_rtz_xu_f_v_u32m4_tumu
#define vfcvt_xu_f_v_u32m8_tumu __riscv_vfcvt_xu_f_v_u32m8_tumu
#define vfcvt_rtz_xu_f_v_u32m8_tumu __riscv_vfcvt_rtz_xu_f_v_u32m8_tumu
#define vfcvt_f_x_v_f32mf2_tumu __riscv_vfcvt_f_x_v_f32mf2_tumu
#define vfcvt_f_x_v_f32m1_tumu __riscv_vfcvt_f_x_v_f32m1_tumu
#define vfcvt_f_x_v_f32m2_tumu __riscv_vfcvt_f_x_v_f32m2_tumu
#define vfcvt_f_x_v_f32m4_tumu __riscv_vfcvt_f_x_v_f32m4_tumu
#define vfcvt_f_x_v_f32m8_tumu __riscv_vfcvt_f_x_v_f32m8_tumu
#define vfcvt_f_xu_v_f32mf2_tumu __riscv_vfcvt_f_xu_v_f32mf2_tumu
#define vfcvt_f_xu_v_f32m1_tumu __riscv_vfcvt_f_xu_v_f32m1_tumu
#define vfcvt_f_xu_v_f32m2_tumu __riscv_vfcvt_f_xu_v_f32m2_tumu
#define vfcvt_f_xu_v_f32m4_tumu __riscv_vfcvt_f_xu_v_f32m4_tumu
#define vfcvt_f_xu_v_f32m8_tumu __riscv_vfcvt_f_xu_v_f32m8_tumu
#define vfcvt_x_f_v_i64m1_tumu __riscv_vfcvt_x_f_v_i64m1_tumu
#define vfcvt_rtz_x_f_v_i64m1_tumu __riscv_vfcvt_rtz_x_f_v_i64m1_tumu
#define vfcvt_x_f_v_i64m2_tumu __riscv_vfcvt_x_f_v_i64m2_tumu
#define vfcvt_rtz_x_f_v_i64m2_tumu __riscv_vfcvt_rtz_x_f_v_i64m2_tumu
#define vfcvt_x_f_v_i64m4_tumu __riscv_vfcvt_x_f_v_i64m4_tumu
#define vfcvt_rtz_x_f_v_i64m4_tumu __riscv_vfcvt_rtz_x_f_v_i64m4_tumu
#define vfcvt_x_f_v_i64m8_tumu __riscv_vfcvt_x_f_v_i64m8_tumu
#define vfcvt_rtz_x_f_v_i64m8_tumu __riscv_vfcvt_rtz_x_f_v_i64m8_tumu
#define vfcvt_xu_f_v_u64m1_tumu __riscv_vfcvt_xu_f_v_u64m1_tumu
#define vfcvt_rtz_xu_f_v_u64m1_tumu __riscv_vfcvt_rtz_xu_f_v_u64m1_tumu
#define vfcvt_xu_f_v_u64m2_tumu __riscv_vfcvt_xu_f_v_u64m2_tumu
#define vfcvt_rtz_xu_f_v_u64m2_tumu __riscv_vfcvt_rtz_xu_f_v_u64m2_tumu
#define vfcvt_xu_f_v_u64m4_tumu __riscv_vfcvt_xu_f_v_u64m4_tumu
#define vfcvt_rtz_xu_f_v_u64m4_tumu __riscv_vfcvt_rtz_xu_f_v_u64m4_tumu
#define vfcvt_xu_f_v_u64m8_tumu __riscv_vfcvt_xu_f_v_u64m8_tumu
#define vfcvt_rtz_xu_f_v_u64m8_tumu __riscv_vfcvt_rtz_xu_f_v_u64m8_tumu
#define vfcvt_f_x_v_f64m1_tumu __riscv_vfcvt_f_x_v_f64m1_tumu
#define vfcvt_f_x_v_f64m2_tumu __riscv_vfcvt_f_x_v_f64m2_tumu
#define vfcvt_f_x_v_f64m4_tumu __riscv_vfcvt_f_x_v_f64m4_tumu
#define vfcvt_f_x_v_f64m8_tumu __riscv_vfcvt_f_x_v_f64m8_tumu
#define vfcvt_f_xu_v_f64m1_tumu __riscv_vfcvt_f_xu_v_f64m1_tumu
#define vfcvt_f_xu_v_f64m2_tumu __riscv_vfcvt_f_xu_v_f64m2_tumu
#define vfcvt_f_xu_v_f64m4_tumu __riscv_vfcvt_f_xu_v_f64m4_tumu
#define vfcvt_f_xu_v_f64m8_tumu __riscv_vfcvt_f_xu_v_f64m8_tumu
// masked functions
#define vfcvt_x_f_v_i16mf4_tama __riscv_vfcvt_x_f_v_i16mf4_m
#define vfcvt_rtz_x_f_v_i16mf4_tama __riscv_vfcvt_rtz_x_f_v_i16mf4_m
#define vfcvt_x_f_v_i16mf2_tama __riscv_vfcvt_x_f_v_i16mf2_m
#define vfcvt_rtz_x_f_v_i16mf2_tama __riscv_vfcvt_rtz_x_f_v_i16mf2_m
#define vfcvt_x_f_v_i16m1_tama __riscv_vfcvt_x_f_v_i16m1_m
#define vfcvt_rtz_x_f_v_i16m1_tama __riscv_vfcvt_rtz_x_f_v_i16m1_m
#define vfcvt_x_f_v_i16m2_tama __riscv_vfcvt_x_f_v_i16m2_m
#define vfcvt_rtz_x_f_v_i16m2_tama __riscv_vfcvt_rtz_x_f_v_i16m2_m
#define vfcvt_x_f_v_i16m4_tama __riscv_vfcvt_x_f_v_i16m4_m
#define vfcvt_rtz_x_f_v_i16m4_tama __riscv_vfcvt_rtz_x_f_v_i16m4_m
#define vfcvt_x_f_v_i16m8_tama __riscv_vfcvt_x_f_v_i16m8_m
#define vfcvt_rtz_x_f_v_i16m8_tama __riscv_vfcvt_rtz_x_f_v_i16m8_m
#define vfcvt_xu_f_v_u16mf4_tama __riscv_vfcvt_xu_f_v_u16mf4_m
#define vfcvt_rtz_xu_f_v_u16mf4_tama __riscv_vfcvt_rtz_xu_f_v_u16mf4_m
#define vfcvt_xu_f_v_u16mf2_tama __riscv_vfcvt_xu_f_v_u16mf2_m
#define vfcvt_rtz_xu_f_v_u16mf2_tama __riscv_vfcvt_rtz_xu_f_v_u16mf2_m
#define vfcvt_xu_f_v_u16m1_tama __riscv_vfcvt_xu_f_v_u16m1_m
#define vfcvt_rtz_xu_f_v_u16m1_tama __riscv_vfcvt_rtz_xu_f_v_u16m1_m
#define vfcvt_xu_f_v_u16m2_tama __riscv_vfcvt_xu_f_v_u16m2_m
#define vfcvt_rtz_xu_f_v_u16m2_tama __riscv_vfcvt_rtz_xu_f_v_u16m2_m
#define vfcvt_xu_f_v_u16m4_tama __riscv_vfcvt_xu_f_v_u16m4_m
#define vfcvt_rtz_xu_f_v_u16m4_tama __riscv_vfcvt_rtz_xu_f_v_u16m4_m
#define vfcvt_xu_f_v_u16m8_tama __riscv_vfcvt_xu_f_v_u16m8_m
#define vfcvt_rtz_xu_f_v_u16m8_tama __riscv_vfcvt_rtz_xu_f_v_u16m8_m
#define vfcvt_f_x_v_f16mf4_tama __riscv_vfcvt_f_x_v_f16mf4_m
#define vfcvt_f_x_v_f16mf2_tama __riscv_vfcvt_f_x_v_f16mf2_m
#define vfcvt_f_x_v_f16m1_tama __riscv_vfcvt_f_x_v_f16m1_m
#define vfcvt_f_x_v_f16m2_tama __riscv_vfcvt_f_x_v_f16m2_m
#define vfcvt_f_x_v_f16m4_tama __riscv_vfcvt_f_x_v_f16m4_m
#define vfcvt_f_x_v_f16m8_tama __riscv_vfcvt_f_x_v_f16m8_m
#define vfcvt_f_xu_v_f16mf4_tama __riscv_vfcvt_f_xu_v_f16mf4_m
#define vfcvt_f_xu_v_f16mf2_tama __riscv_vfcvt_f_xu_v_f16mf2_m
#define vfcvt_f_xu_v_f16m1_tama __riscv_vfcvt_f_xu_v_f16m1_m
#define vfcvt_f_xu_v_f16m2_tama __riscv_vfcvt_f_xu_v_f16m2_m
#define vfcvt_f_xu_v_f16m4_tama __riscv_vfcvt_f_xu_v_f16m4_m
#define vfcvt_f_xu_v_f16m8_tama __riscv_vfcvt_f_xu_v_f16m8_m
#define vfcvt_x_f_v_i32mf2_tama __riscv_vfcvt_x_f_v_i32mf2_m
#define vfcvt_rtz_x_f_v_i32mf2_tama __riscv_vfcvt_rtz_x_f_v_i32mf2_m
#define vfcvt_x_f_v_i32m1_tama __riscv_vfcvt_x_f_v_i32m1_m
#define vfcvt_rtz_x_f_v_i32m1_tama __riscv_vfcvt_rtz_x_f_v_i32m1_m
#define vfcvt_x_f_v_i32m2_tama __riscv_vfcvt_x_f_v_i32m2_m
#define vfcvt_rtz_x_f_v_i32m2_tama __riscv_vfcvt_rtz_x_f_v_i32m2_m
#define vfcvt_x_f_v_i32m4_tama __riscv_vfcvt_x_f_v_i32m4_m
#define vfcvt_rtz_x_f_v_i32m4_tama __riscv_vfcvt_rtz_x_f_v_i32m4_m
#define vfcvt_x_f_v_i32m8_tama __riscv_vfcvt_x_f_v_i32m8_m
#define vfcvt_rtz_x_f_v_i32m8_tama __riscv_vfcvt_rtz_x_f_v_i32m8_m
#define vfcvt_xu_f_v_u32mf2_tama __riscv_vfcvt_xu_f_v_u32mf2_m
#define vfcvt_rtz_xu_f_v_u32mf2_tama __riscv_vfcvt_rtz_xu_f_v_u32mf2_m
#define vfcvt_xu_f_v_u32m1_tama __riscv_vfcvt_xu_f_v_u32m1_m
#define vfcvt_rtz_xu_f_v_u32m1_tama __riscv_vfcvt_rtz_xu_f_v_u32m1_m
#define vfcvt_xu_f_v_u32m2_tama __riscv_vfcvt_xu_f_v_u32m2_m
#define vfcvt_rtz_xu_f_v_u32m2_tama __riscv_vfcvt_rtz_xu_f_v_u32m2_m
#define vfcvt_xu_f_v_u32m4_tama __riscv_vfcvt_xu_f_v_u32m4_m
#define vfcvt_rtz_xu_f_v_u32m4_tama __riscv_vfcvt_rtz_xu_f_v_u32m4_m
#define vfcvt_xu_f_v_u32m8_tama __riscv_vfcvt_xu_f_v_u32m8_m
#define vfcvt_rtz_xu_f_v_u32m8_tama __riscv_vfcvt_rtz_xu_f_v_u32m8_m
#define vfcvt_f_x_v_f32mf2_tama __riscv_vfcvt_f_x_v_f32mf2_m
#define vfcvt_f_x_v_f32m1_tama __riscv_vfcvt_f_x_v_f32m1_m
#define vfcvt_f_x_v_f32m2_tama __riscv_vfcvt_f_x_v_f32m2_m
#define vfcvt_f_x_v_f32m4_tama __riscv_vfcvt_f_x_v_f32m4_m
#define vfcvt_f_x_v_f32m8_tama __riscv_vfcvt_f_x_v_f32m8_m
#define vfcvt_f_xu_v_f32mf2_tama __riscv_vfcvt_f_xu_v_f32mf2_m
#define vfcvt_f_xu_v_f32m1_tama __riscv_vfcvt_f_xu_v_f32m1_m
#define vfcvt_f_xu_v_f32m2_tama __riscv_vfcvt_f_xu_v_f32m2_m
#define vfcvt_f_xu_v_f32m4_tama __riscv_vfcvt_f_xu_v_f32m4_m
#define vfcvt_f_xu_v_f32m8_tama __riscv_vfcvt_f_xu_v_f32m8_m
#define vfcvt_x_f_v_i64m1_tama __riscv_vfcvt_x_f_v_i64m1_m
#define vfcvt_rtz_x_f_v_i64m1_tama __riscv_vfcvt_rtz_x_f_v_i64m1_m
#define vfcvt_x_f_v_i64m2_tama __riscv_vfcvt_x_f_v_i64m2_m
#define vfcvt_rtz_x_f_v_i64m2_tama __riscv_vfcvt_rtz_x_f_v_i64m2_m
#define vfcvt_x_f_v_i64m4_tama __riscv_vfcvt_x_f_v_i64m4_m
#define vfcvt_rtz_x_f_v_i64m4_tama __riscv_vfcvt_rtz_x_f_v_i64m4_m
#define vfcvt_x_f_v_i64m8_tama __riscv_vfcvt_x_f_v_i64m8_m
#define vfcvt_rtz_x_f_v_i64m8_tama __riscv_vfcvt_rtz_x_f_v_i64m8_m
#define vfcvt_xu_f_v_u64m1_tama __riscv_vfcvt_xu_f_v_u64m1_m
#define vfcvt_rtz_xu_f_v_u64m1_tama __riscv_vfcvt_rtz_xu_f_v_u64m1_m
#define vfcvt_xu_f_v_u64m2_tama __riscv_vfcvt_xu_f_v_u64m2_m
#define vfcvt_rtz_xu_f_v_u64m2_tama __riscv_vfcvt_rtz_xu_f_v_u64m2_m
#define vfcvt_xu_f_v_u64m4_tama __riscv_vfcvt_xu_f_v_u64m4_m
#define vfcvt_rtz_xu_f_v_u64m4_tama __riscv_vfcvt_rtz_xu_f_v_u64m4_m
#define vfcvt_xu_f_v_u64m8_tama __riscv_vfcvt_xu_f_v_u64m8_m
#define vfcvt_rtz_xu_f_v_u64m8_tama __riscv_vfcvt_rtz_xu_f_v_u64m8_m
#define vfcvt_f_x_v_f64m1_tama __riscv_vfcvt_f_x_v_f64m1_m
#define vfcvt_f_x_v_f64m2_tama __riscv_vfcvt_f_x_v_f64m2_m
#define vfcvt_f_x_v_f64m4_tama __riscv_vfcvt_f_x_v_f64m4_m
#define vfcvt_f_x_v_f64m8_tama __riscv_vfcvt_f_x_v_f64m8_m
#define vfcvt_f_xu_v_f64m1_tama __riscv_vfcvt_f_xu_v_f64m1_m
#define vfcvt_f_xu_v_f64m2_tama __riscv_vfcvt_f_xu_v_f64m2_m
#define vfcvt_f_xu_v_f64m4_tama __riscv_vfcvt_f_xu_v_f64m4_m
#define vfcvt_f_xu_v_f64m8_tama __riscv_vfcvt_f_xu_v_f64m8_m
// masked functions
#define vfcvt_x_f_v_i16mf4_tamu __riscv_vfcvt_x_f_v_i16mf4_mu
#define vfcvt_rtz_x_f_v_i16mf4_tamu __riscv_vfcvt_rtz_x_f_v_i16mf4_mu
#define vfcvt_x_f_v_i16mf2_tamu __riscv_vfcvt_x_f_v_i16mf2_mu
#define vfcvt_rtz_x_f_v_i16mf2_tamu __riscv_vfcvt_rtz_x_f_v_i16mf2_mu
#define vfcvt_x_f_v_i16m1_tamu __riscv_vfcvt_x_f_v_i16m1_mu
#define vfcvt_rtz_x_f_v_i16m1_tamu __riscv_vfcvt_rtz_x_f_v_i16m1_mu
#define vfcvt_x_f_v_i16m2_tamu __riscv_vfcvt_x_f_v_i16m2_mu
#define vfcvt_rtz_x_f_v_i16m2_tamu __riscv_vfcvt_rtz_x_f_v_i16m2_mu
#define vfcvt_x_f_v_i16m4_tamu __riscv_vfcvt_x_f_v_i16m4_mu
#define vfcvt_rtz_x_f_v_i16m4_tamu __riscv_vfcvt_rtz_x_f_v_i16m4_mu
#define vfcvt_x_f_v_i16m8_tamu __riscv_vfcvt_x_f_v_i16m8_mu
#define vfcvt_rtz_x_f_v_i16m8_tamu __riscv_vfcvt_rtz_x_f_v_i16m8_mu
#define vfcvt_xu_f_v_u16mf4_tamu __riscv_vfcvt_xu_f_v_u16mf4_mu
#define vfcvt_rtz_xu_f_v_u16mf4_tamu __riscv_vfcvt_rtz_xu_f_v_u16mf4_mu
#define vfcvt_xu_f_v_u16mf2_tamu __riscv_vfcvt_xu_f_v_u16mf2_mu
#define vfcvt_rtz_xu_f_v_u16mf2_tamu __riscv_vfcvt_rtz_xu_f_v_u16mf2_mu
#define vfcvt_xu_f_v_u16m1_tamu __riscv_vfcvt_xu_f_v_u16m1_mu
#define vfcvt_rtz_xu_f_v_u16m1_tamu __riscv_vfcvt_rtz_xu_f_v_u16m1_mu
#define vfcvt_xu_f_v_u16m2_tamu __riscv_vfcvt_xu_f_v_u16m2_mu
#define vfcvt_rtz_xu_f_v_u16m2_tamu __riscv_vfcvt_rtz_xu_f_v_u16m2_mu
#define vfcvt_xu_f_v_u16m4_tamu __riscv_vfcvt_xu_f_v_u16m4_mu
#define vfcvt_rtz_xu_f_v_u16m4_tamu __riscv_vfcvt_rtz_xu_f_v_u16m4_mu
#define vfcvt_xu_f_v_u16m8_tamu __riscv_vfcvt_xu_f_v_u16m8_mu
#define vfcvt_rtz_xu_f_v_u16m8_tamu __riscv_vfcvt_rtz_xu_f_v_u16m8_mu
#define vfcvt_f_x_v_f16mf4_tamu __riscv_vfcvt_f_x_v_f16mf4_mu
#define vfcvt_f_x_v_f16mf2_tamu __riscv_vfcvt_f_x_v_f16mf2_mu
#define vfcvt_f_x_v_f16m1_tamu __riscv_vfcvt_f_x_v_f16m1_mu
#define vfcvt_f_x_v_f16m2_tamu __riscv_vfcvt_f_x_v_f16m2_mu
#define vfcvt_f_x_v_f16m4_tamu __riscv_vfcvt_f_x_v_f16m4_mu
#define vfcvt_f_x_v_f16m8_tamu __riscv_vfcvt_f_x_v_f16m8_mu
#define vfcvt_f_xu_v_f16mf4_tamu __riscv_vfcvt_f_xu_v_f16mf4_mu
#define vfcvt_f_xu_v_f16mf2_tamu __riscv_vfcvt_f_xu_v_f16mf2_mu
#define vfcvt_f_xu_v_f16m1_tamu __riscv_vfcvt_f_xu_v_f16m1_mu
#define vfcvt_f_xu_v_f16m2_tamu __riscv_vfcvt_f_xu_v_f16m2_mu
#define vfcvt_f_xu_v_f16m4_tamu __riscv_vfcvt_f_xu_v_f16m4_mu
#define vfcvt_f_xu_v_f16m8_tamu __riscv_vfcvt_f_xu_v_f16m8_mu
#define vfcvt_x_f_v_i32mf2_tamu __riscv_vfcvt_x_f_v_i32mf2_mu
#define vfcvt_rtz_x_f_v_i32mf2_tamu __riscv_vfcvt_rtz_x_f_v_i32mf2_mu
#define vfcvt_x_f_v_i32m1_tamu __riscv_vfcvt_x_f_v_i32m1_mu
#define vfcvt_rtz_x_f_v_i32m1_tamu __riscv_vfcvt_rtz_x_f_v_i32m1_mu
#define vfcvt_x_f_v_i32m2_tamu __riscv_vfcvt_x_f_v_i32m2_mu
#define vfcvt_rtz_x_f_v_i32m2_tamu __riscv_vfcvt_rtz_x_f_v_i32m2_mu
#define vfcvt_x_f_v_i32m4_tamu __riscv_vfcvt_x_f_v_i32m4_mu
#define vfcvt_rtz_x_f_v_i32m4_tamu __riscv_vfcvt_rtz_x_f_v_i32m4_mu
#define vfcvt_x_f_v_i32m8_tamu __riscv_vfcvt_x_f_v_i32m8_mu
#define vfcvt_rtz_x_f_v_i32m8_tamu __riscv_vfcvt_rtz_x_f_v_i32m8_mu
#define vfcvt_xu_f_v_u32mf2_tamu __riscv_vfcvt_xu_f_v_u32mf2_mu
#define vfcvt_rtz_xu_f_v_u32mf2_tamu __riscv_vfcvt_rtz_xu_f_v_u32mf2_mu
#define vfcvt_xu_f_v_u32m1_tamu __riscv_vfcvt_xu_f_v_u32m1_mu
#define vfcvt_rtz_xu_f_v_u32m1_tamu __riscv_vfcvt_rtz_xu_f_v_u32m1_mu
#define vfcvt_xu_f_v_u32m2_tamu __riscv_vfcvt_xu_f_v_u32m2_mu
#define vfcvt_rtz_xu_f_v_u32m2_tamu __riscv_vfcvt_rtz_xu_f_v_u32m2_mu
#define vfcvt_xu_f_v_u32m4_tamu __riscv_vfcvt_xu_f_v_u32m4_mu
#define vfcvt_rtz_xu_f_v_u32m4_tamu __riscv_vfcvt_rtz_xu_f_v_u32m4_mu
#define vfcvt_xu_f_v_u32m8_tamu __riscv_vfcvt_xu_f_v_u32m8_mu
#define vfcvt_rtz_xu_f_v_u32m8_tamu __riscv_vfcvt_rtz_xu_f_v_u32m8_mu
#define vfcvt_f_x_v_f32mf2_tamu __riscv_vfcvt_f_x_v_f32mf2_mu
#define vfcvt_f_x_v_f32m1_tamu __riscv_vfcvt_f_x_v_f32m1_mu
#define vfcvt_f_x_v_f32m2_tamu __riscv_vfcvt_f_x_v_f32m2_mu
#define vfcvt_f_x_v_f32m4_tamu __riscv_vfcvt_f_x_v_f32m4_mu
#define vfcvt_f_x_v_f32m8_tamu __riscv_vfcvt_f_x_v_f32m8_mu
#define vfcvt_f_xu_v_f32mf2_tamu __riscv_vfcvt_f_xu_v_f32mf2_mu
#define vfcvt_f_xu_v_f32m1_tamu __riscv_vfcvt_f_xu_v_f32m1_mu
#define vfcvt_f_xu_v_f32m2_tamu __riscv_vfcvt_f_xu_v_f32m2_mu
#define vfcvt_f_xu_v_f32m4_tamu __riscv_vfcvt_f_xu_v_f32m4_mu
#define vfcvt_f_xu_v_f32m8_tamu __riscv_vfcvt_f_xu_v_f32m8_mu
#define vfcvt_x_f_v_i64m1_tamu __riscv_vfcvt_x_f_v_i64m1_mu
#define vfcvt_rtz_x_f_v_i64m1_tamu __riscv_vfcvt_rtz_x_f_v_i64m1_mu
#define vfcvt_x_f_v_i64m2_tamu __riscv_vfcvt_x_f_v_i64m2_mu
#define vfcvt_rtz_x_f_v_i64m2_tamu __riscv_vfcvt_rtz_x_f_v_i64m2_mu
#define vfcvt_x_f_v_i64m4_tamu __riscv_vfcvt_x_f_v_i64m4_mu
#define vfcvt_rtz_x_f_v_i64m4_tamu __riscv_vfcvt_rtz_x_f_v_i64m4_mu
#define vfcvt_x_f_v_i64m8_tamu __riscv_vfcvt_x_f_v_i64m8_mu
#define vfcvt_rtz_x_f_v_i64m8_tamu __riscv_vfcvt_rtz_x_f_v_i64m8_mu
#define vfcvt_xu_f_v_u64m1_tamu __riscv_vfcvt_xu_f_v_u64m1_mu
#define vfcvt_rtz_xu_f_v_u64m1_tamu __riscv_vfcvt_rtz_xu_f_v_u64m1_mu
#define vfcvt_xu_f_v_u64m2_tamu __riscv_vfcvt_xu_f_v_u64m2_mu
#define vfcvt_rtz_xu_f_v_u64m2_tamu __riscv_vfcvt_rtz_xu_f_v_u64m2_mu
#define vfcvt_xu_f_v_u64m4_tamu __riscv_vfcvt_xu_f_v_u64m4_mu
#define vfcvt_rtz_xu_f_v_u64m4_tamu __riscv_vfcvt_rtz_xu_f_v_u64m4_mu
#define vfcvt_xu_f_v_u64m8_tamu __riscv_vfcvt_xu_f_v_u64m8_mu
#define vfcvt_rtz_xu_f_v_u64m8_tamu __riscv_vfcvt_rtz_xu_f_v_u64m8_mu
#define vfcvt_f_x_v_f64m1_tamu __riscv_vfcvt_f_x_v_f64m1_mu
#define vfcvt_f_x_v_f64m2_tamu __riscv_vfcvt_f_x_v_f64m2_mu
#define vfcvt_f_x_v_f64m4_tamu __riscv_vfcvt_f_x_v_f64m4_mu
#define vfcvt_f_x_v_f64m8_tamu __riscv_vfcvt_f_x_v_f64m8_mu
#define vfcvt_f_xu_v_f64m1_tamu __riscv_vfcvt_f_xu_v_f64m1_mu
#define vfcvt_f_xu_v_f64m2_tamu __riscv_vfcvt_f_xu_v_f64m2_mu
#define vfcvt_f_xu_v_f64m4_tamu __riscv_vfcvt_f_xu_v_f64m4_mu
#define vfcvt_f_xu_v_f64m8_tamu __riscv_vfcvt_f_xu_v_f64m8_mu
#define vwcvt_x_x_v_i16mf4_tu __riscv_vwcvt_x_x_v_i16mf4_tu
#define vwcvt_x_x_v_i16mf2_tu __riscv_vwcvt_x_x_v_i16mf2_tu
#define vwcvt_x_x_v_i16m1_tu __riscv_vwcvt_x_x_v_i16m1_tu
#define vwcvt_x_x_v_i16m2_tu __riscv_vwcvt_x_x_v_i16m2_tu
#define vwcvt_x_x_v_i16m4_tu __riscv_vwcvt_x_x_v_i16m4_tu
#define vwcvt_x_x_v_i16m8_tu __riscv_vwcvt_x_x_v_i16m8_tu
#define vwcvtu_x_x_v_u16mf4_tu __riscv_vwcvtu_x_x_v_u16mf4_tu
#define vwcvtu_x_x_v_u16mf2_tu __riscv_vwcvtu_x_x_v_u16mf2_tu
#define vwcvtu_x_x_v_u16m1_tu __riscv_vwcvtu_x_x_v_u16m1_tu
#define vwcvtu_x_x_v_u16m2_tu __riscv_vwcvtu_x_x_v_u16m2_tu
#define vwcvtu_x_x_v_u16m4_tu __riscv_vwcvtu_x_x_v_u16m4_tu
#define vwcvtu_x_x_v_u16m8_tu __riscv_vwcvtu_x_x_v_u16m8_tu
#define vfwcvt_f_x_v_f16mf4_tu __riscv_vfwcvt_f_x_v_f16mf4_tu
#define vfwcvt_f_x_v_f16mf2_tu __riscv_vfwcvt_f_x_v_f16mf2_tu
#define vfwcvt_f_x_v_f16m1_tu __riscv_vfwcvt_f_x_v_f16m1_tu
#define vfwcvt_f_x_v_f16m2_tu __riscv_vfwcvt_f_x_v_f16m2_tu
#define vfwcvt_f_x_v_f16m4_tu __riscv_vfwcvt_f_x_v_f16m4_tu
#define vfwcvt_f_x_v_f16m8_tu __riscv_vfwcvt_f_x_v_f16m8_tu
#define vfwcvt_f_xu_v_f16mf4_tu __riscv_vfwcvt_f_xu_v_f16mf4_tu
#define vfwcvt_f_xu_v_f16mf2_tu __riscv_vfwcvt_f_xu_v_f16mf2_tu
#define vfwcvt_f_xu_v_f16m1_tu __riscv_vfwcvt_f_xu_v_f16m1_tu
#define vfwcvt_f_xu_v_f16m2_tu __riscv_vfwcvt_f_xu_v_f16m2_tu
#define vfwcvt_f_xu_v_f16m4_tu __riscv_vfwcvt_f_xu_v_f16m4_tu
#define vfwcvt_f_xu_v_f16m8_tu __riscv_vfwcvt_f_xu_v_f16m8_tu
#define vfwcvt_x_f_v_i32mf2_tu __riscv_vfwcvt_x_f_v_i32mf2_tu
#define vfwcvt_rtz_x_f_v_i32mf2_tu __riscv_vfwcvt_rtz_x_f_v_i32mf2_tu
#define vfwcvt_x_f_v_i32m1_tu __riscv_vfwcvt_x_f_v_i32m1_tu
#define vfwcvt_rtz_x_f_v_i32m1_tu __riscv_vfwcvt_rtz_x_f_v_i32m1_tu
#define vfwcvt_x_f_v_i32m2_tu __riscv_vfwcvt_x_f_v_i32m2_tu
#define vfwcvt_rtz_x_f_v_i32m2_tu __riscv_vfwcvt_rtz_x_f_v_i32m2_tu
#define vfwcvt_x_f_v_i32m4_tu __riscv_vfwcvt_x_f_v_i32m4_tu
#define vfwcvt_rtz_x_f_v_i32m4_tu __riscv_vfwcvt_rtz_x_f_v_i32m4_tu
#define vfwcvt_x_f_v_i32m8_tu __riscv_vfwcvt_x_f_v_i32m8_tu
#define vfwcvt_rtz_x_f_v_i32m8_tu __riscv_vfwcvt_rtz_x_f_v_i32m8_tu
#define vwcvt_x_x_v_i32mf2_tu __riscv_vwcvt_x_x_v_i32mf2_tu
#define vwcvt_x_x_v_i32m1_tu __riscv_vwcvt_x_x_v_i32m1_tu
#define vwcvt_x_x_v_i32m2_tu __riscv_vwcvt_x_x_v_i32m2_tu
#define vwcvt_x_x_v_i32m4_tu __riscv_vwcvt_x_x_v_i32m4_tu
#define vwcvt_x_x_v_i32m8_tu __riscv_vwcvt_x_x_v_i32m8_tu
#define vwcvtu_x_x_v_u32mf2_tu __riscv_vwcvtu_x_x_v_u32mf2_tu
#define vwcvtu_x_x_v_u32m1_tu __riscv_vwcvtu_x_x_v_u32m1_tu
#define vwcvtu_x_x_v_u32m2_tu __riscv_vwcvtu_x_x_v_u32m2_tu
#define vwcvtu_x_x_v_u32m4_tu __riscv_vwcvtu_x_x_v_u32m4_tu
#define vwcvtu_x_x_v_u32m8_tu __riscv_vwcvtu_x_x_v_u32m8_tu
#define vfwcvt_xu_f_v_u32mf2_tu __riscv_vfwcvt_xu_f_v_u32mf2_tu
#define vfwcvt_rtz_xu_f_v_u32mf2_tu __riscv_vfwcvt_rtz_xu_f_v_u32mf2_tu
#define vfwcvt_xu_f_v_u32m1_tu __riscv_vfwcvt_xu_f_v_u32m1_tu
#define vfwcvt_rtz_xu_f_v_u32m1_tu __riscv_vfwcvt_rtz_xu_f_v_u32m1_tu
#define vfwcvt_xu_f_v_u32m2_tu __riscv_vfwcvt_xu_f_v_u32m2_tu
#define vfwcvt_rtz_xu_f_v_u32m2_tu __riscv_vfwcvt_rtz_xu_f_v_u32m2_tu
#define vfwcvt_xu_f_v_u32m4_tu __riscv_vfwcvt_xu_f_v_u32m4_tu
#define vfwcvt_rtz_xu_f_v_u32m4_tu __riscv_vfwcvt_rtz_xu_f_v_u32m4_tu
#define vfwcvt_xu_f_v_u32m8_tu __riscv_vfwcvt_xu_f_v_u32m8_tu
#define vfwcvt_rtz_xu_f_v_u32m8_tu __riscv_vfwcvt_rtz_xu_f_v_u32m8_tu
#define vfwcvt_f_x_v_f32mf2_tu __riscv_vfwcvt_f_x_v_f32mf2_tu
#define vfwcvt_f_x_v_f32m1_tu __riscv_vfwcvt_f_x_v_f32m1_tu
#define vfwcvt_f_x_v_f32m2_tu __riscv_vfwcvt_f_x_v_f32m2_tu
#define vfwcvt_f_x_v_f32m4_tu __riscv_vfwcvt_f_x_v_f32m4_tu
#define vfwcvt_f_x_v_f32m8_tu __riscv_vfwcvt_f_x_v_f32m8_tu
#define vfwcvt_f_xu_v_f32mf2_tu __riscv_vfwcvt_f_xu_v_f32mf2_tu
#define vfwcvt_f_xu_v_f32m1_tu __riscv_vfwcvt_f_xu_v_f32m1_tu
#define vfwcvt_f_xu_v_f32m2_tu __riscv_vfwcvt_f_xu_v_f32m2_tu
#define vfwcvt_f_xu_v_f32m4_tu __riscv_vfwcvt_f_xu_v_f32m4_tu
#define vfwcvt_f_xu_v_f32m8_tu __riscv_vfwcvt_f_xu_v_f32m8_tu
#define vfwcvt_f_f_v_f32mf2_tu __riscv_vfwcvt_f_f_v_f32mf2_tu
#define vfwcvt_f_f_v_f32m1_tu __riscv_vfwcvt_f_f_v_f32m1_tu
#define vfwcvt_f_f_v_f32m2_tu __riscv_vfwcvt_f_f_v_f32m2_tu
#define vfwcvt_f_f_v_f32m4_tu __riscv_vfwcvt_f_f_v_f32m4_tu
#define vfwcvt_f_f_v_f32m8_tu __riscv_vfwcvt_f_f_v_f32m8_tu
#define vfwcvt_x_f_v_i64m1_tu __riscv_vfwcvt_x_f_v_i64m1_tu
#define vfwcvt_rtz_x_f_v_i64m1_tu __riscv_vfwcvt_rtz_x_f_v_i64m1_tu
#define vfwcvt_x_f_v_i64m2_tu __riscv_vfwcvt_x_f_v_i64m2_tu
#define vfwcvt_rtz_x_f_v_i64m2_tu __riscv_vfwcvt_rtz_x_f_v_i64m2_tu
#define vfwcvt_x_f_v_i64m4_tu __riscv_vfwcvt_x_f_v_i64m4_tu
#define vfwcvt_rtz_x_f_v_i64m4_tu __riscv_vfwcvt_rtz_x_f_v_i64m4_tu
#define vfwcvt_x_f_v_i64m8_tu __riscv_vfwcvt_x_f_v_i64m8_tu
#define vfwcvt_rtz_x_f_v_i64m8_tu __riscv_vfwcvt_rtz_x_f_v_i64m8_tu
#define vwcvt_x_x_v_i64m1_tu __riscv_vwcvt_x_x_v_i64m1_tu
#define vwcvt_x_x_v_i64m2_tu __riscv_vwcvt_x_x_v_i64m2_tu
#define vwcvt_x_x_v_i64m4_tu __riscv_vwcvt_x_x_v_i64m4_tu
#define vwcvt_x_x_v_i64m8_tu __riscv_vwcvt_x_x_v_i64m8_tu
#define vwcvtu_x_x_v_u64m1_tu __riscv_vwcvtu_x_x_v_u64m1_tu
#define vwcvtu_x_x_v_u64m2_tu __riscv_vwcvtu_x_x_v_u64m2_tu
#define vwcvtu_x_x_v_u64m4_tu __riscv_vwcvtu_x_x_v_u64m4_tu
#define vwcvtu_x_x_v_u64m8_tu __riscv_vwcvtu_x_x_v_u64m8_tu
#define vfwcvt_xu_f_v_u64m1_tu __riscv_vfwcvt_xu_f_v_u64m1_tu
#define vfwcvt_rtz_xu_f_v_u64m1_tu __riscv_vfwcvt_rtz_xu_f_v_u64m1_tu
#define vfwcvt_xu_f_v_u64m2_tu __riscv_vfwcvt_xu_f_v_u64m2_tu
#define vfwcvt_rtz_xu_f_v_u64m2_tu __riscv_vfwcvt_rtz_xu_f_v_u64m2_tu
#define vfwcvt_xu_f_v_u64m4_tu __riscv_vfwcvt_xu_f_v_u64m4_tu
#define vfwcvt_rtz_xu_f_v_u64m4_tu __riscv_vfwcvt_rtz_xu_f_v_u64m4_tu
#define vfwcvt_xu_f_v_u64m8_tu __riscv_vfwcvt_xu_f_v_u64m8_tu
#define vfwcvt_rtz_xu_f_v_u64m8_tu __riscv_vfwcvt_rtz_xu_f_v_u64m8_tu
#define vfwcvt_f_x_v_f64m1_tu __riscv_vfwcvt_f_x_v_f64m1_tu
#define vfwcvt_f_x_v_f64m2_tu __riscv_vfwcvt_f_x_v_f64m2_tu
#define vfwcvt_f_x_v_f64m4_tu __riscv_vfwcvt_f_x_v_f64m4_tu
#define vfwcvt_f_x_v_f64m8_tu __riscv_vfwcvt_f_x_v_f64m8_tu
#define vfwcvt_f_xu_v_f64m1_tu __riscv_vfwcvt_f_xu_v_f64m1_tu
#define vfwcvt_f_xu_v_f64m2_tu __riscv_vfwcvt_f_xu_v_f64m2_tu
#define vfwcvt_f_xu_v_f64m4_tu __riscv_vfwcvt_f_xu_v_f64m4_tu
#define vfwcvt_f_xu_v_f64m8_tu __riscv_vfwcvt_f_xu_v_f64m8_tu
#define vfwcvt_f_f_v_f64m1_tu __riscv_vfwcvt_f_f_v_f64m1_tu
#define vfwcvt_f_f_v_f64m2_tu __riscv_vfwcvt_f_f_v_f64m2_tu
#define vfwcvt_f_f_v_f64m4_tu __riscv_vfwcvt_f_f_v_f64m4_tu
#define vfwcvt_f_f_v_f64m8_tu __riscv_vfwcvt_f_f_v_f64m8_tu
#define vwcvt_x_x_v_i16mf4_ta __riscv_vwcvt_x_x_v_i16mf4
#define vwcvt_x_x_v_i16mf2_ta __riscv_vwcvt_x_x_v_i16mf2
#define vwcvt_x_x_v_i16m1_ta __riscv_vwcvt_x_x_v_i16m1
#define vwcvt_x_x_v_i16m2_ta __riscv_vwcvt_x_x_v_i16m2
#define vwcvt_x_x_v_i16m4_ta __riscv_vwcvt_x_x_v_i16m4
#define vwcvt_x_x_v_i16m8_ta __riscv_vwcvt_x_x_v_i16m8
#define vwcvtu_x_x_v_u16mf4_ta __riscv_vwcvtu_x_x_v_u16mf4
#define vwcvtu_x_x_v_u16mf2_ta __riscv_vwcvtu_x_x_v_u16mf2
#define vwcvtu_x_x_v_u16m1_ta __riscv_vwcvtu_x_x_v_u16m1
#define vwcvtu_x_x_v_u16m2_ta __riscv_vwcvtu_x_x_v_u16m2
#define vwcvtu_x_x_v_u16m4_ta __riscv_vwcvtu_x_x_v_u16m4
#define vwcvtu_x_x_v_u16m8_ta __riscv_vwcvtu_x_x_v_u16m8
#define vfwcvt_f_x_v_f16mf4_ta __riscv_vfwcvt_f_x_v_f16mf4
#define vfwcvt_f_x_v_f16mf2_ta __riscv_vfwcvt_f_x_v_f16mf2
#define vfwcvt_f_x_v_f16m1_ta __riscv_vfwcvt_f_x_v_f16m1
#define vfwcvt_f_x_v_f16m2_ta __riscv_vfwcvt_f_x_v_f16m2
#define vfwcvt_f_x_v_f16m4_ta __riscv_vfwcvt_f_x_v_f16m4
#define vfwcvt_f_x_v_f16m8_ta __riscv_vfwcvt_f_x_v_f16m8
#define vfwcvt_f_xu_v_f16mf4_ta __riscv_vfwcvt_f_xu_v_f16mf4
#define vfwcvt_f_xu_v_f16mf2_ta __riscv_vfwcvt_f_xu_v_f16mf2
#define vfwcvt_f_xu_v_f16m1_ta __riscv_vfwcvt_f_xu_v_f16m1
#define vfwcvt_f_xu_v_f16m2_ta __riscv_vfwcvt_f_xu_v_f16m2
#define vfwcvt_f_xu_v_f16m4_ta __riscv_vfwcvt_f_xu_v_f16m4
#define vfwcvt_f_xu_v_f16m8_ta __riscv_vfwcvt_f_xu_v_f16m8
#define vfwcvt_x_f_v_i32mf2_ta __riscv_vfwcvt_x_f_v_i32mf2
#define vfwcvt_rtz_x_f_v_i32mf2_ta __riscv_vfwcvt_rtz_x_f_v_i32mf2
#define vfwcvt_x_f_v_i32m1_ta __riscv_vfwcvt_x_f_v_i32m1
#define vfwcvt_rtz_x_f_v_i32m1_ta __riscv_vfwcvt_rtz_x_f_v_i32m1
#define vfwcvt_x_f_v_i32m2_ta __riscv_vfwcvt_x_f_v_i32m2
#define vfwcvt_rtz_x_f_v_i32m2_ta __riscv_vfwcvt_rtz_x_f_v_i32m2
#define vfwcvt_x_f_v_i32m4_ta __riscv_vfwcvt_x_f_v_i32m4
#define vfwcvt_rtz_x_f_v_i32m4_ta __riscv_vfwcvt_rtz_x_f_v_i32m4
#define vfwcvt_x_f_v_i32m8_ta __riscv_vfwcvt_x_f_v_i32m8
#define vfwcvt_rtz_x_f_v_i32m8_ta __riscv_vfwcvt_rtz_x_f_v_i32m8
#define vwcvt_x_x_v_i32mf2_ta __riscv_vwcvt_x_x_v_i32mf2
#define vwcvt_x_x_v_i32m1_ta __riscv_vwcvt_x_x_v_i32m1
#define vwcvt_x_x_v_i32m2_ta __riscv_vwcvt_x_x_v_i32m2
#define vwcvt_x_x_v_i32m4_ta __riscv_vwcvt_x_x_v_i32m4
#define vwcvt_x_x_v_i32m8_ta __riscv_vwcvt_x_x_v_i32m8
#define vwcvtu_x_x_v_u32mf2_ta __riscv_vwcvtu_x_x_v_u32mf2
#define vwcvtu_x_x_v_u32m1_ta __riscv_vwcvtu_x_x_v_u32m1
#define vwcvtu_x_x_v_u32m2_ta __riscv_vwcvtu_x_x_v_u32m2
#define vwcvtu_x_x_v_u32m4_ta __riscv_vwcvtu_x_x_v_u32m4
#define vwcvtu_x_x_v_u32m8_ta __riscv_vwcvtu_x_x_v_u32m8
#define vfwcvt_xu_f_v_u32mf2_ta __riscv_vfwcvt_xu_f_v_u32mf2
#define vfwcvt_rtz_xu_f_v_u32mf2_ta __riscv_vfwcvt_rtz_xu_f_v_u32mf2
#define vfwcvt_xu_f_v_u32m1_ta __riscv_vfwcvt_xu_f_v_u32m1
#define vfwcvt_rtz_xu_f_v_u32m1_ta __riscv_vfwcvt_rtz_xu_f_v_u32m1
#define vfwcvt_xu_f_v_u32m2_ta __riscv_vfwcvt_xu_f_v_u32m2
#define vfwcvt_rtz_xu_f_v_u32m2_ta __riscv_vfwcvt_rtz_xu_f_v_u32m2
#define vfwcvt_xu_f_v_u32m4_ta __riscv_vfwcvt_xu_f_v_u32m4
#define vfwcvt_rtz_xu_f_v_u32m4_ta __riscv_vfwcvt_rtz_xu_f_v_u32m4
#define vfwcvt_xu_f_v_u32m8_ta __riscv_vfwcvt_xu_f_v_u32m8
#define vfwcvt_rtz_xu_f_v_u32m8_ta __riscv_vfwcvt_rtz_xu_f_v_u32m8
#define vfwcvt_f_x_v_f32mf2_ta __riscv_vfwcvt_f_x_v_f32mf2
#define vfwcvt_f_x_v_f32m1_ta __riscv_vfwcvt_f_x_v_f32m1
#define vfwcvt_f_x_v_f32m2_ta __riscv_vfwcvt_f_x_v_f32m2
#define vfwcvt_f_x_v_f32m4_ta __riscv_vfwcvt_f_x_v_f32m4
#define vfwcvt_f_x_v_f32m8_ta __riscv_vfwcvt_f_x_v_f32m8
#define vfwcvt_f_xu_v_f32mf2_ta __riscv_vfwcvt_f_xu_v_f32mf2
#define vfwcvt_f_xu_v_f32m1_ta __riscv_vfwcvt_f_xu_v_f32m1
#define vfwcvt_f_xu_v_f32m2_ta __riscv_vfwcvt_f_xu_v_f32m2
#define vfwcvt_f_xu_v_f32m4_ta __riscv_vfwcvt_f_xu_v_f32m4
#define vfwcvt_f_xu_v_f32m8_ta __riscv_vfwcvt_f_xu_v_f32m8
#define vfwcvt_f_f_v_f32mf2_ta __riscv_vfwcvt_f_f_v_f32mf2
#define vfwcvt_f_f_v_f32m1_ta __riscv_vfwcvt_f_f_v_f32m1
#define vfwcvt_f_f_v_f32m2_ta __riscv_vfwcvt_f_f_v_f32m2
#define vfwcvt_f_f_v_f32m4_ta __riscv_vfwcvt_f_f_v_f32m4
#define vfwcvt_f_f_v_f32m8_ta __riscv_vfwcvt_f_f_v_f32m8
#define vfwcvt_x_f_v_i64m1_ta __riscv_vfwcvt_x_f_v_i64m1
#define vfwcvt_rtz_x_f_v_i64m1_ta __riscv_vfwcvt_rtz_x_f_v_i64m1
#define vfwcvt_x_f_v_i64m2_ta __riscv_vfwcvt_x_f_v_i64m2
#define vfwcvt_rtz_x_f_v_i64m2_ta __riscv_vfwcvt_rtz_x_f_v_i64m2
#define vfwcvt_x_f_v_i64m4_ta __riscv_vfwcvt_x_f_v_i64m4
#define vfwcvt_rtz_x_f_v_i64m4_ta __riscv_vfwcvt_rtz_x_f_v_i64m4
#define vfwcvt_x_f_v_i64m8_ta __riscv_vfwcvt_x_f_v_i64m8
#define vfwcvt_rtz_x_f_v_i64m8_ta __riscv_vfwcvt_rtz_x_f_v_i64m8
#define vwcvt_x_x_v_i64m1_ta __riscv_vwcvt_x_x_v_i64m1
#define vwcvt_x_x_v_i64m2_ta __riscv_vwcvt_x_x_v_i64m2
#define vwcvt_x_x_v_i64m4_ta __riscv_vwcvt_x_x_v_i64m4
#define vwcvt_x_x_v_i64m8_ta __riscv_vwcvt_x_x_v_i64m8
#define vwcvtu_x_x_v_u64m1_ta __riscv_vwcvtu_x_x_v_u64m1
#define vwcvtu_x_x_v_u64m2_ta __riscv_vwcvtu_x_x_v_u64m2
#define vwcvtu_x_x_v_u64m4_ta __riscv_vwcvtu_x_x_v_u64m4
#define vwcvtu_x_x_v_u64m8_ta __riscv_vwcvtu_x_x_v_u64m8
#define vfwcvt_xu_f_v_u64m1_ta __riscv_vfwcvt_xu_f_v_u64m1
#define vfwcvt_rtz_xu_f_v_u64m1_ta __riscv_vfwcvt_rtz_xu_f_v_u64m1
#define vfwcvt_xu_f_v_u64m2_ta __riscv_vfwcvt_xu_f_v_u64m2
#define vfwcvt_rtz_xu_f_v_u64m2_ta __riscv_vfwcvt_rtz_xu_f_v_u64m2
#define vfwcvt_xu_f_v_u64m4_ta __riscv_vfwcvt_xu_f_v_u64m4
#define vfwcvt_rtz_xu_f_v_u64m4_ta __riscv_vfwcvt_rtz_xu_f_v_u64m4
#define vfwcvt_xu_f_v_u64m8_ta __riscv_vfwcvt_xu_f_v_u64m8
#define vfwcvt_rtz_xu_f_v_u64m8_ta __riscv_vfwcvt_rtz_xu_f_v_u64m8
#define vfwcvt_f_x_v_f64m1_ta __riscv_vfwcvt_f_x_v_f64m1
#define vfwcvt_f_x_v_f64m2_ta __riscv_vfwcvt_f_x_v_f64m2
#define vfwcvt_f_x_v_f64m4_ta __riscv_vfwcvt_f_x_v_f64m4
#define vfwcvt_f_x_v_f64m8_ta __riscv_vfwcvt_f_x_v_f64m8
#define vfwcvt_f_xu_v_f64m1_ta __riscv_vfwcvt_f_xu_v_f64m1
#define vfwcvt_f_xu_v_f64m2_ta __riscv_vfwcvt_f_xu_v_f64m2
#define vfwcvt_f_xu_v_f64m4_ta __riscv_vfwcvt_f_xu_v_f64m4
#define vfwcvt_f_xu_v_f64m8_ta __riscv_vfwcvt_f_xu_v_f64m8
#define vfwcvt_f_f_v_f64m1_ta __riscv_vfwcvt_f_f_v_f64m1
#define vfwcvt_f_f_v_f64m2_ta __riscv_vfwcvt_f_f_v_f64m2
#define vfwcvt_f_f_v_f64m4_ta __riscv_vfwcvt_f_f_v_f64m4
#define vfwcvt_f_f_v_f64m8_ta __riscv_vfwcvt_f_f_v_f64m8
// masked functions
#define vwcvt_x_x_v_i16mf4_tuma __riscv_vwcvt_x_x_v_i16mf4_tum
#define vwcvt_x_x_v_i16mf2_tuma __riscv_vwcvt_x_x_v_i16mf2_tum
#define vwcvt_x_x_v_i16m1_tuma __riscv_vwcvt_x_x_v_i16m1_tum
#define vwcvt_x_x_v_i16m2_tuma __riscv_vwcvt_x_x_v_i16m2_tum
#define vwcvt_x_x_v_i16m4_tuma __riscv_vwcvt_x_x_v_i16m4_tum
#define vwcvt_x_x_v_i16m8_tuma __riscv_vwcvt_x_x_v_i16m8_tum
#define vwcvtu_x_x_v_u16mf4_tuma __riscv_vwcvtu_x_x_v_u16mf4_tum
#define vwcvtu_x_x_v_u16mf2_tuma __riscv_vwcvtu_x_x_v_u16mf2_tum
#define vwcvtu_x_x_v_u16m1_tuma __riscv_vwcvtu_x_x_v_u16m1_tum
#define vwcvtu_x_x_v_u16m2_tuma __riscv_vwcvtu_x_x_v_u16m2_tum
#define vwcvtu_x_x_v_u16m4_tuma __riscv_vwcvtu_x_x_v_u16m4_tum
#define vwcvtu_x_x_v_u16m8_tuma __riscv_vwcvtu_x_x_v_u16m8_tum
#define vfwcvt_f_x_v_f16mf4_tuma __riscv_vfwcvt_f_x_v_f16mf4_tum
#define vfwcvt_f_x_v_f16mf2_tuma __riscv_vfwcvt_f_x_v_f16mf2_tum
#define vfwcvt_f_x_v_f16m1_tuma __riscv_vfwcvt_f_x_v_f16m1_tum
#define vfwcvt_f_x_v_f16m2_tuma __riscv_vfwcvt_f_x_v_f16m2_tum
#define vfwcvt_f_x_v_f16m4_tuma __riscv_vfwcvt_f_x_v_f16m4_tum
#define vfwcvt_f_x_v_f16m8_tuma __riscv_vfwcvt_f_x_v_f16m8_tum
#define vfwcvt_f_xu_v_f16mf4_tuma __riscv_vfwcvt_f_xu_v_f16mf4_tum
#define vfwcvt_f_xu_v_f16mf2_tuma __riscv_vfwcvt_f_xu_v_f16mf2_tum
#define vfwcvt_f_xu_v_f16m1_tuma __riscv_vfwcvt_f_xu_v_f16m1_tum
#define vfwcvt_f_xu_v_f16m2_tuma __riscv_vfwcvt_f_xu_v_f16m2_tum
#define vfwcvt_f_xu_v_f16m4_tuma __riscv_vfwcvt_f_xu_v_f16m4_tum
#define vfwcvt_f_xu_v_f16m8_tuma __riscv_vfwcvt_f_xu_v_f16m8_tum
#define vfwcvt_x_f_v_i32mf2_tuma __riscv_vfwcvt_x_f_v_i32mf2_tum
#define vfwcvt_rtz_x_f_v_i32mf2_tuma __riscv_vfwcvt_rtz_x_f_v_i32mf2_tum
#define vfwcvt_x_f_v_i32m1_tuma __riscv_vfwcvt_x_f_v_i32m1_tum
#define vfwcvt_rtz_x_f_v_i32m1_tuma __riscv_vfwcvt_rtz_x_f_v_i32m1_tum
#define vfwcvt_x_f_v_i32m2_tuma __riscv_vfwcvt_x_f_v_i32m2_tum
#define vfwcvt_rtz_x_f_v_i32m2_tuma __riscv_vfwcvt_rtz_x_f_v_i32m2_tum
#define vfwcvt_x_f_v_i32m4_tuma __riscv_vfwcvt_x_f_v_i32m4_tum
#define vfwcvt_rtz_x_f_v_i32m4_tuma __riscv_vfwcvt_rtz_x_f_v_i32m4_tum
#define vfwcvt_x_f_v_i32m8_tuma __riscv_vfwcvt_x_f_v_i32m8_tum
#define vfwcvt_rtz_x_f_v_i32m8_tuma __riscv_vfwcvt_rtz_x_f_v_i32m8_tum
#define vwcvt_x_x_v_i32mf2_tuma __riscv_vwcvt_x_x_v_i32mf2_tum
#define vwcvt_x_x_v_i32m1_tuma __riscv_vwcvt_x_x_v_i32m1_tum
#define vwcvt_x_x_v_i32m2_tuma __riscv_vwcvt_x_x_v_i32m2_tum
#define vwcvt_x_x_v_i32m4_tuma __riscv_vwcvt_x_x_v_i32m4_tum
#define vwcvt_x_x_v_i32m8_tuma __riscv_vwcvt_x_x_v_i32m8_tum
#define vwcvtu_x_x_v_u32mf2_tuma __riscv_vwcvtu_x_x_v_u32mf2_tum
#define vwcvtu_x_x_v_u32m1_tuma __riscv_vwcvtu_x_x_v_u32m1_tum
#define vwcvtu_x_x_v_u32m2_tuma __riscv_vwcvtu_x_x_v_u32m2_tum
#define vwcvtu_x_x_v_u32m4_tuma __riscv_vwcvtu_x_x_v_u32m4_tum
#define vwcvtu_x_x_v_u32m8_tuma __riscv_vwcvtu_x_x_v_u32m8_tum
#define vfwcvt_xu_f_v_u32mf2_tuma __riscv_vfwcvt_xu_f_v_u32mf2_tum
#define vfwcvt_rtz_xu_f_v_u32mf2_tuma __riscv_vfwcvt_rtz_xu_f_v_u32mf2_tum
#define vfwcvt_xu_f_v_u32m1_tuma __riscv_vfwcvt_xu_f_v_u32m1_tum
#define vfwcvt_rtz_xu_f_v_u32m1_tuma __riscv_vfwcvt_rtz_xu_f_v_u32m1_tum
#define vfwcvt_xu_f_v_u32m2_tuma __riscv_vfwcvt_xu_f_v_u32m2_tum
#define vfwcvt_rtz_xu_f_v_u32m2_tuma __riscv_vfwcvt_rtz_xu_f_v_u32m2_tum
#define vfwcvt_xu_f_v_u32m4_tuma __riscv_vfwcvt_xu_f_v_u32m4_tum
#define vfwcvt_rtz_xu_f_v_u32m4_tuma __riscv_vfwcvt_rtz_xu_f_v_u32m4_tum
#define vfwcvt_xu_f_v_u32m8_tuma __riscv_vfwcvt_xu_f_v_u32m8_tum
#define vfwcvt_rtz_xu_f_v_u32m8_tuma __riscv_vfwcvt_rtz_xu_f_v_u32m8_tum
#define vfwcvt_f_x_v_f32mf2_tuma __riscv_vfwcvt_f_x_v_f32mf2_tum
#define vfwcvt_f_x_v_f32m1_tuma __riscv_vfwcvt_f_x_v_f32m1_tum
#define vfwcvt_f_x_v_f32m2_tuma __riscv_vfwcvt_f_x_v_f32m2_tum
#define vfwcvt_f_x_v_f32m4_tuma __riscv_vfwcvt_f_x_v_f32m4_tum
#define vfwcvt_f_x_v_f32m8_tuma __riscv_vfwcvt_f_x_v_f32m8_tum
#define vfwcvt_f_xu_v_f32mf2_tuma __riscv_vfwcvt_f_xu_v_f32mf2_tum
#define vfwcvt_f_xu_v_f32m1_tuma __riscv_vfwcvt_f_xu_v_f32m1_tum
#define vfwcvt_f_xu_v_f32m2_tuma __riscv_vfwcvt_f_xu_v_f32m2_tum
#define vfwcvt_f_xu_v_f32m4_tuma __riscv_vfwcvt_f_xu_v_f32m4_tum
#define vfwcvt_f_xu_v_f32m8_tuma __riscv_vfwcvt_f_xu_v_f32m8_tum
#define vfwcvt_f_f_v_f32mf2_tuma __riscv_vfwcvt_f_f_v_f32mf2_tum
#define vfwcvt_f_f_v_f32m1_tuma __riscv_vfwcvt_f_f_v_f32m1_tum
#define vfwcvt_f_f_v_f32m2_tuma __riscv_vfwcvt_f_f_v_f32m2_tum
#define vfwcvt_f_f_v_f32m4_tuma __riscv_vfwcvt_f_f_v_f32m4_tum
#define vfwcvt_f_f_v_f32m8_tuma __riscv_vfwcvt_f_f_v_f32m8_tum
#define vfwcvt_x_f_v_i64m1_tuma __riscv_vfwcvt_x_f_v_i64m1_tum
#define vfwcvt_rtz_x_f_v_i64m1_tuma __riscv_vfwcvt_rtz_x_f_v_i64m1_tum
#define vfwcvt_x_f_v_i64m2_tuma __riscv_vfwcvt_x_f_v_i64m2_tum
#define vfwcvt_rtz_x_f_v_i64m2_tuma __riscv_vfwcvt_rtz_x_f_v_i64m2_tum
#define vfwcvt_x_f_v_i64m4_tuma __riscv_vfwcvt_x_f_v_i64m4_tum
#define vfwcvt_rtz_x_f_v_i64m4_tuma __riscv_vfwcvt_rtz_x_f_v_i64m4_tum
#define vfwcvt_x_f_v_i64m8_tuma __riscv_vfwcvt_x_f_v_i64m8_tum
#define vfwcvt_rtz_x_f_v_i64m8_tuma __riscv_vfwcvt_rtz_x_f_v_i64m8_tum
#define vwcvt_x_x_v_i64m1_tuma __riscv_vwcvt_x_x_v_i64m1_tum
#define vwcvt_x_x_v_i64m2_tuma __riscv_vwcvt_x_x_v_i64m2_tum
#define vwcvt_x_x_v_i64m4_tuma __riscv_vwcvt_x_x_v_i64m4_tum
#define vwcvt_x_x_v_i64m8_tuma __riscv_vwcvt_x_x_v_i64m8_tum
#define vwcvtu_x_x_v_u64m1_tuma __riscv_vwcvtu_x_x_v_u64m1_tum
#define vwcvtu_x_x_v_u64m2_tuma __riscv_vwcvtu_x_x_v_u64m2_tum
#define vwcvtu_x_x_v_u64m4_tuma __riscv_vwcvtu_x_x_v_u64m4_tum
#define vwcvtu_x_x_v_u64m8_tuma __riscv_vwcvtu_x_x_v_u64m8_tum
#define vfwcvt_xu_f_v_u64m1_tuma __riscv_vfwcvt_xu_f_v_u64m1_tum
#define vfwcvt_rtz_xu_f_v_u64m1_tuma __riscv_vfwcvt_rtz_xu_f_v_u64m1_tum
#define vfwcvt_xu_f_v_u64m2_tuma __riscv_vfwcvt_xu_f_v_u64m2_tum
#define vfwcvt_rtz_xu_f_v_u64m2_tuma __riscv_vfwcvt_rtz_xu_f_v_u64m2_tum
#define vfwcvt_xu_f_v_u64m4_tuma __riscv_vfwcvt_xu_f_v_u64m4_tum
#define vfwcvt_rtz_xu_f_v_u64m4_tuma __riscv_vfwcvt_rtz_xu_f_v_u64m4_tum
#define vfwcvt_xu_f_v_u64m8_tuma __riscv_vfwcvt_xu_f_v_u64m8_tum
#define vfwcvt_rtz_xu_f_v_u64m8_tuma __riscv_vfwcvt_rtz_xu_f_v_u64m8_tum
#define vfwcvt_f_x_v_f64m1_tuma __riscv_vfwcvt_f_x_v_f64m1_tum
#define vfwcvt_f_x_v_f64m2_tuma __riscv_vfwcvt_f_x_v_f64m2_tum
#define vfwcvt_f_x_v_f64m4_tuma __riscv_vfwcvt_f_x_v_f64m4_tum
#define vfwcvt_f_x_v_f64m8_tuma __riscv_vfwcvt_f_x_v_f64m8_tum
#define vfwcvt_f_xu_v_f64m1_tuma __riscv_vfwcvt_f_xu_v_f64m1_tum
#define vfwcvt_f_xu_v_f64m2_tuma __riscv_vfwcvt_f_xu_v_f64m2_tum
#define vfwcvt_f_xu_v_f64m4_tuma __riscv_vfwcvt_f_xu_v_f64m4_tum
#define vfwcvt_f_xu_v_f64m8_tuma __riscv_vfwcvt_f_xu_v_f64m8_tum
#define vfwcvt_f_f_v_f64m1_tuma __riscv_vfwcvt_f_f_v_f64m1_tum
#define vfwcvt_f_f_v_f64m2_tuma __riscv_vfwcvt_f_f_v_f64m2_tum
#define vfwcvt_f_f_v_f64m4_tuma __riscv_vfwcvt_f_f_v_f64m4_tum
#define vfwcvt_f_f_v_f64m8_tuma __riscv_vfwcvt_f_f_v_f64m8_tum
// masked functions
#define vwcvt_x_x_v_i16mf4_tumu __riscv_vwcvt_x_x_v_i16mf4_tumu
#define vwcvt_x_x_v_i16mf2_tumu __riscv_vwcvt_x_x_v_i16mf2_tumu
#define vwcvt_x_x_v_i16m1_tumu __riscv_vwcvt_x_x_v_i16m1_tumu
#define vwcvt_x_x_v_i16m2_tumu __riscv_vwcvt_x_x_v_i16m2_tumu
#define vwcvt_x_x_v_i16m4_tumu __riscv_vwcvt_x_x_v_i16m4_tumu
#define vwcvt_x_x_v_i16m8_tumu __riscv_vwcvt_x_x_v_i16m8_tumu
#define vwcvtu_x_x_v_u16mf4_tumu __riscv_vwcvtu_x_x_v_u16mf4_tumu
#define vwcvtu_x_x_v_u16mf2_tumu __riscv_vwcvtu_x_x_v_u16mf2_tumu
#define vwcvtu_x_x_v_u16m1_tumu __riscv_vwcvtu_x_x_v_u16m1_tumu
#define vwcvtu_x_x_v_u16m2_tumu __riscv_vwcvtu_x_x_v_u16m2_tumu
#define vwcvtu_x_x_v_u16m4_tumu __riscv_vwcvtu_x_x_v_u16m4_tumu
#define vwcvtu_x_x_v_u16m8_tumu __riscv_vwcvtu_x_x_v_u16m8_tumu
#define vfwcvt_f_x_v_f16mf4_tumu __riscv_vfwcvt_f_x_v_f16mf4_tumu
#define vfwcvt_f_x_v_f16mf2_tumu __riscv_vfwcvt_f_x_v_f16mf2_tumu
#define vfwcvt_f_x_v_f16m1_tumu __riscv_vfwcvt_f_x_v_f16m1_tumu
#define vfwcvt_f_x_v_f16m2_tumu __riscv_vfwcvt_f_x_v_f16m2_tumu
#define vfwcvt_f_x_v_f16m4_tumu __riscv_vfwcvt_f_x_v_f16m4_tumu
#define vfwcvt_f_x_v_f16m8_tumu __riscv_vfwcvt_f_x_v_f16m8_tumu
#define vfwcvt_f_xu_v_f16mf4_tumu __riscv_vfwcvt_f_xu_v_f16mf4_tumu
#define vfwcvt_f_xu_v_f16mf2_tumu __riscv_vfwcvt_f_xu_v_f16mf2_tumu
#define vfwcvt_f_xu_v_f16m1_tumu __riscv_vfwcvt_f_xu_v_f16m1_tumu
#define vfwcvt_f_xu_v_f16m2_tumu __riscv_vfwcvt_f_xu_v_f16m2_tumu
#define vfwcvt_f_xu_v_f16m4_tumu __riscv_vfwcvt_f_xu_v_f16m4_tumu
#define vfwcvt_f_xu_v_f16m8_tumu __riscv_vfwcvt_f_xu_v_f16m8_tumu
#define vfwcvt_x_f_v_i32mf2_tumu __riscv_vfwcvt_x_f_v_i32mf2_tumu
#define vfwcvt_rtz_x_f_v_i32mf2_tumu __riscv_vfwcvt_rtz_x_f_v_i32mf2_tumu
#define vfwcvt_x_f_v_i32m1_tumu __riscv_vfwcvt_x_f_v_i32m1_tumu
#define vfwcvt_rtz_x_f_v_i32m1_tumu __riscv_vfwcvt_rtz_x_f_v_i32m1_tumu
#define vfwcvt_x_f_v_i32m2_tumu __riscv_vfwcvt_x_f_v_i32m2_tumu
#define vfwcvt_rtz_x_f_v_i32m2_tumu __riscv_vfwcvt_rtz_x_f_v_i32m2_tumu
#define vfwcvt_x_f_v_i32m4_tumu __riscv_vfwcvt_x_f_v_i32m4_tumu
#define vfwcvt_rtz_x_f_v_i32m4_tumu __riscv_vfwcvt_rtz_x_f_v_i32m4_tumu
#define vfwcvt_x_f_v_i32m8_tumu __riscv_vfwcvt_x_f_v_i32m8_tumu
#define vfwcvt_rtz_x_f_v_i32m8_tumu __riscv_vfwcvt_rtz_x_f_v_i32m8_tumu
#define vwcvt_x_x_v_i32mf2_tumu __riscv_vwcvt_x_x_v_i32mf2_tumu
#define vwcvt_x_x_v_i32m1_tumu __riscv_vwcvt_x_x_v_i32m1_tumu
#define vwcvt_x_x_v_i32m2_tumu __riscv_vwcvt_x_x_v_i32m2_tumu
#define vwcvt_x_x_v_i32m4_tumu __riscv_vwcvt_x_x_v_i32m4_tumu
#define vwcvt_x_x_v_i32m8_tumu __riscv_vwcvt_x_x_v_i32m8_tumu
#define vwcvtu_x_x_v_u32mf2_tumu __riscv_vwcvtu_x_x_v_u32mf2_tumu
#define vwcvtu_x_x_v_u32m1_tumu __riscv_vwcvtu_x_x_v_u32m1_tumu
#define vwcvtu_x_x_v_u32m2_tumu __riscv_vwcvtu_x_x_v_u32m2_tumu
#define vwcvtu_x_x_v_u32m4_tumu __riscv_vwcvtu_x_x_v_u32m4_tumu
#define vwcvtu_x_x_v_u32m8_tumu __riscv_vwcvtu_x_x_v_u32m8_tumu
#define vfwcvt_xu_f_v_u32mf2_tumu __riscv_vfwcvt_xu_f_v_u32mf2_tumu
#define vfwcvt_rtz_xu_f_v_u32mf2_tumu __riscv_vfwcvt_rtz_xu_f_v_u32mf2_tumu
#define vfwcvt_xu_f_v_u32m1_tumu __riscv_vfwcvt_xu_f_v_u32m1_tumu
#define vfwcvt_rtz_xu_f_v_u32m1_tumu __riscv_vfwcvt_rtz_xu_f_v_u32m1_tumu
#define vfwcvt_xu_f_v_u32m2_tumu __riscv_vfwcvt_xu_f_v_u32m2_tumu
#define vfwcvt_rtz_xu_f_v_u32m2_tumu __riscv_vfwcvt_rtz_xu_f_v_u32m2_tumu
#define vfwcvt_xu_f_v_u32m4_tumu __riscv_vfwcvt_xu_f_v_u32m4_tumu
#define vfwcvt_rtz_xu_f_v_u32m4_tumu __riscv_vfwcvt_rtz_xu_f_v_u32m4_tumu
#define vfwcvt_xu_f_v_u32m8_tumu __riscv_vfwcvt_xu_f_v_u32m8_tumu
#define vfwcvt_rtz_xu_f_v_u32m8_tumu __riscv_vfwcvt_rtz_xu_f_v_u32m8_tumu
#define vfwcvt_f_x_v_f32mf2_tumu __riscv_vfwcvt_f_x_v_f32mf2_tumu
#define vfwcvt_f_x_v_f32m1_tumu __riscv_vfwcvt_f_x_v_f32m1_tumu
#define vfwcvt_f_x_v_f32m2_tumu __riscv_vfwcvt_f_x_v_f32m2_tumu
#define vfwcvt_f_x_v_f32m4_tumu __riscv_vfwcvt_f_x_v_f32m4_tumu
#define vfwcvt_f_x_v_f32m8_tumu __riscv_vfwcvt_f_x_v_f32m8_tumu
#define vfwcvt_f_xu_v_f32mf2_tumu __riscv_vfwcvt_f_xu_v_f32mf2_tumu
#define vfwcvt_f_xu_v_f32m1_tumu __riscv_vfwcvt_f_xu_v_f32m1_tumu
#define vfwcvt_f_xu_v_f32m2_tumu __riscv_vfwcvt_f_xu_v_f32m2_tumu
#define vfwcvt_f_xu_v_f32m4_tumu __riscv_vfwcvt_f_xu_v_f32m4_tumu
#define vfwcvt_f_xu_v_f32m8_tumu __riscv_vfwcvt_f_xu_v_f32m8_tumu
#define vfwcvt_f_f_v_f32mf2_tumu __riscv_vfwcvt_f_f_v_f32mf2_tumu
#define vfwcvt_f_f_v_f32m1_tumu __riscv_vfwcvt_f_f_v_f32m1_tumu
#define vfwcvt_f_f_v_f32m2_tumu __riscv_vfwcvt_f_f_v_f32m2_tumu
#define vfwcvt_f_f_v_f32m4_tumu __riscv_vfwcvt_f_f_v_f32m4_tumu
#define vfwcvt_f_f_v_f32m8_tumu __riscv_vfwcvt_f_f_v_f32m8_tumu
#define vfwcvt_x_f_v_i64m1_tumu __riscv_vfwcvt_x_f_v_i64m1_tumu
#define vfwcvt_rtz_x_f_v_i64m1_tumu __riscv_vfwcvt_rtz_x_f_v_i64m1_tumu
#define vfwcvt_x_f_v_i64m2_tumu __riscv_vfwcvt_x_f_v_i64m2_tumu
#define vfwcvt_rtz_x_f_v_i64m2_tumu __riscv_vfwcvt_rtz_x_f_v_i64m2_tumu
#define vfwcvt_x_f_v_i64m4_tumu __riscv_vfwcvt_x_f_v_i64m4_tumu
#define vfwcvt_rtz_x_f_v_i64m4_tumu __riscv_vfwcvt_rtz_x_f_v_i64m4_tumu
#define vfwcvt_x_f_v_i64m8_tumu __riscv_vfwcvt_x_f_v_i64m8_tumu
#define vfwcvt_rtz_x_f_v_i64m8_tumu __riscv_vfwcvt_rtz_x_f_v_i64m8_tumu
#define vwcvt_x_x_v_i64m1_tumu __riscv_vwcvt_x_x_v_i64m1_tumu
#define vwcvt_x_x_v_i64m2_tumu __riscv_vwcvt_x_x_v_i64m2_tumu
#define vwcvt_x_x_v_i64m4_tumu __riscv_vwcvt_x_x_v_i64m4_tumu
#define vwcvt_x_x_v_i64m8_tumu __riscv_vwcvt_x_x_v_i64m8_tumu
#define vwcvtu_x_x_v_u64m1_tumu __riscv_vwcvtu_x_x_v_u64m1_tumu
#define vwcvtu_x_x_v_u64m2_tumu __riscv_vwcvtu_x_x_v_u64m2_tumu
#define vwcvtu_x_x_v_u64m4_tumu __riscv_vwcvtu_x_x_v_u64m4_tumu
#define vwcvtu_x_x_v_u64m8_tumu __riscv_vwcvtu_x_x_v_u64m8_tumu
#define vfwcvt_xu_f_v_u64m1_tumu __riscv_vfwcvt_xu_f_v_u64m1_tumu
#define vfwcvt_rtz_xu_f_v_u64m1_tumu __riscv_vfwcvt_rtz_xu_f_v_u64m1_tumu
#define vfwcvt_xu_f_v_u64m2_tumu __riscv_vfwcvt_xu_f_v_u64m2_tumu
#define vfwcvt_rtz_xu_f_v_u64m2_tumu __riscv_vfwcvt_rtz_xu_f_v_u64m2_tumu
#define vfwcvt_xu_f_v_u64m4_tumu __riscv_vfwcvt_xu_f_v_u64m4_tumu
#define vfwcvt_rtz_xu_f_v_u64m4_tumu __riscv_vfwcvt_rtz_xu_f_v_u64m4_tumu
#define vfwcvt_xu_f_v_u64m8_tumu __riscv_vfwcvt_xu_f_v_u64m8_tumu
#define vfwcvt_rtz_xu_f_v_u64m8_tumu __riscv_vfwcvt_rtz_xu_f_v_u64m8_tumu
#define vfwcvt_f_x_v_f64m1_tumu __riscv_vfwcvt_f_x_v_f64m1_tumu
#define vfwcvt_f_x_v_f64m2_tumu __riscv_vfwcvt_f_x_v_f64m2_tumu
#define vfwcvt_f_x_v_f64m4_tumu __riscv_vfwcvt_f_x_v_f64m4_tumu
#define vfwcvt_f_x_v_f64m8_tumu __riscv_vfwcvt_f_x_v_f64m8_tumu
#define vfwcvt_f_xu_v_f64m1_tumu __riscv_vfwcvt_f_xu_v_f64m1_tumu
#define vfwcvt_f_xu_v_f64m2_tumu __riscv_vfwcvt_f_xu_v_f64m2_tumu
#define vfwcvt_f_xu_v_f64m4_tumu __riscv_vfwcvt_f_xu_v_f64m4_tumu
#define vfwcvt_f_xu_v_f64m8_tumu __riscv_vfwcvt_f_xu_v_f64m8_tumu
#define vfwcvt_f_f_v_f64m1_tumu __riscv_vfwcvt_f_f_v_f64m1_tumu
#define vfwcvt_f_f_v_f64m2_tumu __riscv_vfwcvt_f_f_v_f64m2_tumu
#define vfwcvt_f_f_v_f64m4_tumu __riscv_vfwcvt_f_f_v_f64m4_tumu
#define vfwcvt_f_f_v_f64m8_tumu __riscv_vfwcvt_f_f_v_f64m8_tumu
// masked functions
#define vwcvt_x_x_v_i16mf4_tama __riscv_vwcvt_x_x_v_i16mf4_m
#define vwcvt_x_x_v_i16mf2_tama __riscv_vwcvt_x_x_v_i16mf2_m
#define vwcvt_x_x_v_i16m1_tama __riscv_vwcvt_x_x_v_i16m1_m
#define vwcvt_x_x_v_i16m2_tama __riscv_vwcvt_x_x_v_i16m2_m
#define vwcvt_x_x_v_i16m4_tama __riscv_vwcvt_x_x_v_i16m4_m
#define vwcvt_x_x_v_i16m8_tama __riscv_vwcvt_x_x_v_i16m8_m
#define vwcvtu_x_x_v_u16mf4_tama __riscv_vwcvtu_x_x_v_u16mf4_m
#define vwcvtu_x_x_v_u16mf2_tama __riscv_vwcvtu_x_x_v_u16mf2_m
#define vwcvtu_x_x_v_u16m1_tama __riscv_vwcvtu_x_x_v_u16m1_m
#define vwcvtu_x_x_v_u16m2_tama __riscv_vwcvtu_x_x_v_u16m2_m
#define vwcvtu_x_x_v_u16m4_tama __riscv_vwcvtu_x_x_v_u16m4_m
#define vwcvtu_x_x_v_u16m8_tama __riscv_vwcvtu_x_x_v_u16m8_m
#define vfwcvt_f_x_v_f16mf4_tama __riscv_vfwcvt_f_x_v_f16mf4_m
#define vfwcvt_f_x_v_f16mf2_tama __riscv_vfwcvt_f_x_v_f16mf2_m
#define vfwcvt_f_x_v_f16m1_tama __riscv_vfwcvt_f_x_v_f16m1_m
#define vfwcvt_f_x_v_f16m2_tama __riscv_vfwcvt_f_x_v_f16m2_m
#define vfwcvt_f_x_v_f16m4_tama __riscv_vfwcvt_f_x_v_f16m4_m
#define vfwcvt_f_x_v_f16m8_tama __riscv_vfwcvt_f_x_v_f16m8_m
#define vfwcvt_f_xu_v_f16mf4_tama __riscv_vfwcvt_f_xu_v_f16mf4_m
#define vfwcvt_f_xu_v_f16mf2_tama __riscv_vfwcvt_f_xu_v_f16mf2_m
#define vfwcvt_f_xu_v_f16m1_tama __riscv_vfwcvt_f_xu_v_f16m1_m
#define vfwcvt_f_xu_v_f16m2_tama __riscv_vfwcvt_f_xu_v_f16m2_m
#define vfwcvt_f_xu_v_f16m4_tama __riscv_vfwcvt_f_xu_v_f16m4_m
#define vfwcvt_f_xu_v_f16m8_tama __riscv_vfwcvt_f_xu_v_f16m8_m
#define vfwcvt_x_f_v_i32mf2_tama __riscv_vfwcvt_x_f_v_i32mf2_m
#define vfwcvt_rtz_x_f_v_i32mf2_tama __riscv_vfwcvt_rtz_x_f_v_i32mf2_m
#define vfwcvt_x_f_v_i32m1_tama __riscv_vfwcvt_x_f_v_i32m1_m
#define vfwcvt_rtz_x_f_v_i32m1_tama __riscv_vfwcvt_rtz_x_f_v_i32m1_m
#define vfwcvt_x_f_v_i32m2_tama __riscv_vfwcvt_x_f_v_i32m2_m
#define vfwcvt_rtz_x_f_v_i32m2_tama __riscv_vfwcvt_rtz_x_f_v_i32m2_m
#define vfwcvt_x_f_v_i32m4_tama __riscv_vfwcvt_x_f_v_i32m4_m
#define vfwcvt_rtz_x_f_v_i32m4_tama __riscv_vfwcvt_rtz_x_f_v_i32m4_m
#define vfwcvt_x_f_v_i32m8_tama __riscv_vfwcvt_x_f_v_i32m8_m
#define vfwcvt_rtz_x_f_v_i32m8_tama __riscv_vfwcvt_rtz_x_f_v_i32m8_m
#define vwcvt_x_x_v_i32mf2_tama __riscv_vwcvt_x_x_v_i32mf2_m
#define vwcvt_x_x_v_i32m1_tama __riscv_vwcvt_x_x_v_i32m1_m
#define vwcvt_x_x_v_i32m2_tama __riscv_vwcvt_x_x_v_i32m2_m
#define vwcvt_x_x_v_i32m4_tama __riscv_vwcvt_x_x_v_i32m4_m
#define vwcvt_x_x_v_i32m8_tama __riscv_vwcvt_x_x_v_i32m8_m
#define vwcvtu_x_x_v_u32mf2_tama __riscv_vwcvtu_x_x_v_u32mf2_m
#define vwcvtu_x_x_v_u32m1_tama __riscv_vwcvtu_x_x_v_u32m1_m
#define vwcvtu_x_x_v_u32m2_tama __riscv_vwcvtu_x_x_v_u32m2_m
#define vwcvtu_x_x_v_u32m4_tama __riscv_vwcvtu_x_x_v_u32m4_m
#define vwcvtu_x_x_v_u32m8_tama __riscv_vwcvtu_x_x_v_u32m8_m
#define vfwcvt_xu_f_v_u32mf2_tama __riscv_vfwcvt_xu_f_v_u32mf2_m
#define vfwcvt_rtz_xu_f_v_u32mf2_tama __riscv_vfwcvt_rtz_xu_f_v_u32mf2_m
#define vfwcvt_xu_f_v_u32m1_tama __riscv_vfwcvt_xu_f_v_u32m1_m
#define vfwcvt_rtz_xu_f_v_u32m1_tama __riscv_vfwcvt_rtz_xu_f_v_u32m1_m
#define vfwcvt_xu_f_v_u32m2_tama __riscv_vfwcvt_xu_f_v_u32m2_m
#define vfwcvt_rtz_xu_f_v_u32m2_tama __riscv_vfwcvt_rtz_xu_f_v_u32m2_m
#define vfwcvt_xu_f_v_u32m4_tama __riscv_vfwcvt_xu_f_v_u32m4_m
#define vfwcvt_rtz_xu_f_v_u32m4_tama __riscv_vfwcvt_rtz_xu_f_v_u32m4_m
#define vfwcvt_xu_f_v_u32m8_tama __riscv_vfwcvt_xu_f_v_u32m8_m
#define vfwcvt_rtz_xu_f_v_u32m8_tama __riscv_vfwcvt_rtz_xu_f_v_u32m8_m
#define vfwcvt_f_x_v_f32mf2_tama __riscv_vfwcvt_f_x_v_f32mf2_m
#define vfwcvt_f_x_v_f32m1_tama __riscv_vfwcvt_f_x_v_f32m1_m
#define vfwcvt_f_x_v_f32m2_tama __riscv_vfwcvt_f_x_v_f32m2_m
#define vfwcvt_f_x_v_f32m4_tama __riscv_vfwcvt_f_x_v_f32m4_m
#define vfwcvt_f_x_v_f32m8_tama __riscv_vfwcvt_f_x_v_f32m8_m
#define vfwcvt_f_xu_v_f32mf2_tama __riscv_vfwcvt_f_xu_v_f32mf2_m
#define vfwcvt_f_xu_v_f32m1_tama __riscv_vfwcvt_f_xu_v_f32m1_m
#define vfwcvt_f_xu_v_f32m2_tama __riscv_vfwcvt_f_xu_v_f32m2_m
#define vfwcvt_f_xu_v_f32m4_tama __riscv_vfwcvt_f_xu_v_f32m4_m
#define vfwcvt_f_xu_v_f32m8_tama __riscv_vfwcvt_f_xu_v_f32m8_m
#define vfwcvt_f_f_v_f32mf2_tama __riscv_vfwcvt_f_f_v_f32mf2_m
#define vfwcvt_f_f_v_f32m1_tama __riscv_vfwcvt_f_f_v_f32m1_m
#define vfwcvt_f_f_v_f32m2_tama __riscv_vfwcvt_f_f_v_f32m2_m
#define vfwcvt_f_f_v_f32m4_tama __riscv_vfwcvt_f_f_v_f32m4_m
#define vfwcvt_f_f_v_f32m8_tama __riscv_vfwcvt_f_f_v_f32m8_m
#define vfwcvt_x_f_v_i64m1_tama __riscv_vfwcvt_x_f_v_i64m1_m
#define vfwcvt_rtz_x_f_v_i64m1_tama __riscv_vfwcvt_rtz_x_f_v_i64m1_m
#define vfwcvt_x_f_v_i64m2_tama __riscv_vfwcvt_x_f_v_i64m2_m
#define vfwcvt_rtz_x_f_v_i64m2_tama __riscv_vfwcvt_rtz_x_f_v_i64m2_m
#define vfwcvt_x_f_v_i64m4_tama __riscv_vfwcvt_x_f_v_i64m4_m
#define vfwcvt_rtz_x_f_v_i64m4_tama __riscv_vfwcvt_rtz_x_f_v_i64m4_m
#define vfwcvt_x_f_v_i64m8_tama __riscv_vfwcvt_x_f_v_i64m8_m
#define vfwcvt_rtz_x_f_v_i64m8_tama __riscv_vfwcvt_rtz_x_f_v_i64m8_m
#define vwcvt_x_x_v_i64m1_tama __riscv_vwcvt_x_x_v_i64m1_m
#define vwcvt_x_x_v_i64m2_tama __riscv_vwcvt_x_x_v_i64m2_m
#define vwcvt_x_x_v_i64m4_tama __riscv_vwcvt_x_x_v_i64m4_m
#define vwcvt_x_x_v_i64m8_tama __riscv_vwcvt_x_x_v_i64m8_m
#define vwcvtu_x_x_v_u64m1_tama __riscv_vwcvtu_x_x_v_u64m1_m
#define vwcvtu_x_x_v_u64m2_tama __riscv_vwcvtu_x_x_v_u64m2_m
#define vwcvtu_x_x_v_u64m4_tama __riscv_vwcvtu_x_x_v_u64m4_m
#define vwcvtu_x_x_v_u64m8_tama __riscv_vwcvtu_x_x_v_u64m8_m
#define vfwcvt_xu_f_v_u64m1_tama __riscv_vfwcvt_xu_f_v_u64m1_m
#define vfwcvt_rtz_xu_f_v_u64m1_tama __riscv_vfwcvt_rtz_xu_f_v_u64m1_m
#define vfwcvt_xu_f_v_u64m2_tama __riscv_vfwcvt_xu_f_v_u64m2_m
#define vfwcvt_rtz_xu_f_v_u64m2_tama __riscv_vfwcvt_rtz_xu_f_v_u64m2_m
#define vfwcvt_xu_f_v_u64m4_tama __riscv_vfwcvt_xu_f_v_u64m4_m
#define vfwcvt_rtz_xu_f_v_u64m4_tama __riscv_vfwcvt_rtz_xu_f_v_u64m4_m
#define vfwcvt_xu_f_v_u64m8_tama __riscv_vfwcvt_xu_f_v_u64m8_m
#define vfwcvt_rtz_xu_f_v_u64m8_tama __riscv_vfwcvt_rtz_xu_f_v_u64m8_m
#define vfwcvt_f_x_v_f64m1_tama __riscv_vfwcvt_f_x_v_f64m1_m
#define vfwcvt_f_x_v_f64m2_tama __riscv_vfwcvt_f_x_v_f64m2_m
#define vfwcvt_f_x_v_f64m4_tama __riscv_vfwcvt_f_x_v_f64m4_m
#define vfwcvt_f_x_v_f64m8_tama __riscv_vfwcvt_f_x_v_f64m8_m
#define vfwcvt_f_xu_v_f64m1_tama __riscv_vfwcvt_f_xu_v_f64m1_m
#define vfwcvt_f_xu_v_f64m2_tama __riscv_vfwcvt_f_xu_v_f64m2_m
#define vfwcvt_f_xu_v_f64m4_tama __riscv_vfwcvt_f_xu_v_f64m4_m
#define vfwcvt_f_xu_v_f64m8_tama __riscv_vfwcvt_f_xu_v_f64m8_m
#define vfwcvt_f_f_v_f64m1_tama __riscv_vfwcvt_f_f_v_f64m1_m
#define vfwcvt_f_f_v_f64m2_tama __riscv_vfwcvt_f_f_v_f64m2_m
#define vfwcvt_f_f_v_f64m4_tama __riscv_vfwcvt_f_f_v_f64m4_m
#define vfwcvt_f_f_v_f64m8_tama __riscv_vfwcvt_f_f_v_f64m8_m
// masked functions
#define vwcvt_x_x_v_i16mf4_tamu __riscv_vwcvt_x_x_v_i16mf4_mu
#define vwcvt_x_x_v_i16mf2_tamu __riscv_vwcvt_x_x_v_i16mf2_mu
#define vwcvt_x_x_v_i16m1_tamu __riscv_vwcvt_x_x_v_i16m1_mu
#define vwcvt_x_x_v_i16m2_tamu __riscv_vwcvt_x_x_v_i16m2_mu
#define vwcvt_x_x_v_i16m4_tamu __riscv_vwcvt_x_x_v_i16m4_mu
#define vwcvt_x_x_v_i16m8_tamu __riscv_vwcvt_x_x_v_i16m8_mu
#define vwcvtu_x_x_v_u16mf4_tamu __riscv_vwcvtu_x_x_v_u16mf4_mu
#define vwcvtu_x_x_v_u16mf2_tamu __riscv_vwcvtu_x_x_v_u16mf2_mu
#define vwcvtu_x_x_v_u16m1_tamu __riscv_vwcvtu_x_x_v_u16m1_mu
#define vwcvtu_x_x_v_u16m2_tamu __riscv_vwcvtu_x_x_v_u16m2_mu
#define vwcvtu_x_x_v_u16m4_tamu __riscv_vwcvtu_x_x_v_u16m4_mu
#define vwcvtu_x_x_v_u16m8_tamu __riscv_vwcvtu_x_x_v_u16m8_mu
#define vfwcvt_f_x_v_f16mf4_tamu __riscv_vfwcvt_f_x_v_f16mf4_mu
#define vfwcvt_f_x_v_f16mf2_tamu __riscv_vfwcvt_f_x_v_f16mf2_mu
#define vfwcvt_f_x_v_f16m1_tamu __riscv_vfwcvt_f_x_v_f16m1_mu
#define vfwcvt_f_x_v_f16m2_tamu __riscv_vfwcvt_f_x_v_f16m2_mu
#define vfwcvt_f_x_v_f16m4_tamu __riscv_vfwcvt_f_x_v_f16m4_mu
#define vfwcvt_f_x_v_f16m8_tamu __riscv_vfwcvt_f_x_v_f16m8_mu
#define vfwcvt_f_xu_v_f16mf4_tamu __riscv_vfwcvt_f_xu_v_f16mf4_mu
#define vfwcvt_f_xu_v_f16mf2_tamu __riscv_vfwcvt_f_xu_v_f16mf2_mu
#define vfwcvt_f_xu_v_f16m1_tamu __riscv_vfwcvt_f_xu_v_f16m1_mu
#define vfwcvt_f_xu_v_f16m2_tamu __riscv_vfwcvt_f_xu_v_f16m2_mu
#define vfwcvt_f_xu_v_f16m4_tamu __riscv_vfwcvt_f_xu_v_f16m4_mu
#define vfwcvt_f_xu_v_f16m8_tamu __riscv_vfwcvt_f_xu_v_f16m8_mu
#define vfwcvt_x_f_v_i32mf2_tamu __riscv_vfwcvt_x_f_v_i32mf2_mu
#define vfwcvt_rtz_x_f_v_i32mf2_tamu __riscv_vfwcvt_rtz_x_f_v_i32mf2_mu
#define vfwcvt_x_f_v_i32m1_tamu __riscv_vfwcvt_x_f_v_i32m1_mu
#define vfwcvt_rtz_x_f_v_i32m1_tamu __riscv_vfwcvt_rtz_x_f_v_i32m1_mu
#define vfwcvt_x_f_v_i32m2_tamu __riscv_vfwcvt_x_f_v_i32m2_mu
#define vfwcvt_rtz_x_f_v_i32m2_tamu __riscv_vfwcvt_rtz_x_f_v_i32m2_mu
#define vfwcvt_x_f_v_i32m4_tamu __riscv_vfwcvt_x_f_v_i32m4_mu
#define vfwcvt_rtz_x_f_v_i32m4_tamu __riscv_vfwcvt_rtz_x_f_v_i32m4_mu
#define vfwcvt_x_f_v_i32m8_tamu __riscv_vfwcvt_x_f_v_i32m8_mu
#define vfwcvt_rtz_x_f_v_i32m8_tamu __riscv_vfwcvt_rtz_x_f_v_i32m8_mu
#define vwcvt_x_x_v_i32mf2_tamu __riscv_vwcvt_x_x_v_i32mf2_mu
#define vwcvt_x_x_v_i32m1_tamu __riscv_vwcvt_x_x_v_i32m1_mu
#define vwcvt_x_x_v_i32m2_tamu __riscv_vwcvt_x_x_v_i32m2_mu
#define vwcvt_x_x_v_i32m4_tamu __riscv_vwcvt_x_x_v_i32m4_mu
#define vwcvt_x_x_v_i32m8_tamu __riscv_vwcvt_x_x_v_i32m8_mu
#define vwcvtu_x_x_v_u32mf2_tamu __riscv_vwcvtu_x_x_v_u32mf2_mu
#define vwcvtu_x_x_v_u32m1_tamu __riscv_vwcvtu_x_x_v_u32m1_mu
#define vwcvtu_x_x_v_u32m2_tamu __riscv_vwcvtu_x_x_v_u32m2_mu
#define vwcvtu_x_x_v_u32m4_tamu __riscv_vwcvtu_x_x_v_u32m4_mu
#define vwcvtu_x_x_v_u32m8_tamu __riscv_vwcvtu_x_x_v_u32m8_mu
#define vfwcvt_xu_f_v_u32mf2_tamu __riscv_vfwcvt_xu_f_v_u32mf2_mu
#define vfwcvt_rtz_xu_f_v_u32mf2_tamu __riscv_vfwcvt_rtz_xu_f_v_u32mf2_mu
#define vfwcvt_xu_f_v_u32m1_tamu __riscv_vfwcvt_xu_f_v_u32m1_mu
#define vfwcvt_rtz_xu_f_v_u32m1_tamu __riscv_vfwcvt_rtz_xu_f_v_u32m1_mu
#define vfwcvt_xu_f_v_u32m2_tamu __riscv_vfwcvt_xu_f_v_u32m2_mu
#define vfwcvt_rtz_xu_f_v_u32m2_tamu __riscv_vfwcvt_rtz_xu_f_v_u32m2_mu
#define vfwcvt_xu_f_v_u32m4_tamu __riscv_vfwcvt_xu_f_v_u32m4_mu
#define vfwcvt_rtz_xu_f_v_u32m4_tamu __riscv_vfwcvt_rtz_xu_f_v_u32m4_mu
#define vfwcvt_xu_f_v_u32m8_tamu __riscv_vfwcvt_xu_f_v_u32m8_mu
#define vfwcvt_rtz_xu_f_v_u32m8_tamu __riscv_vfwcvt_rtz_xu_f_v_u32m8_mu
#define vfwcvt_f_x_v_f32mf2_tamu __riscv_vfwcvt_f_x_v_f32mf2_mu
#define vfwcvt_f_x_v_f32m1_tamu __riscv_vfwcvt_f_x_v_f32m1_mu
#define vfwcvt_f_x_v_f32m2_tamu __riscv_vfwcvt_f_x_v_f32m2_mu
#define vfwcvt_f_x_v_f32m4_tamu __riscv_vfwcvt_f_x_v_f32m4_mu
#define vfwcvt_f_x_v_f32m8_tamu __riscv_vfwcvt_f_x_v_f32m8_mu
#define vfwcvt_f_xu_v_f32mf2_tamu __riscv_vfwcvt_f_xu_v_f32mf2_mu
#define vfwcvt_f_xu_v_f32m1_tamu __riscv_vfwcvt_f_xu_v_f32m1_mu
#define vfwcvt_f_xu_v_f32m2_tamu __riscv_vfwcvt_f_xu_v_f32m2_mu
#define vfwcvt_f_xu_v_f32m4_tamu __riscv_vfwcvt_f_xu_v_f32m4_mu
#define vfwcvt_f_xu_v_f32m8_tamu __riscv_vfwcvt_f_xu_v_f32m8_mu
#define vfwcvt_f_f_v_f32mf2_tamu __riscv_vfwcvt_f_f_v_f32mf2_mu
#define vfwcvt_f_f_v_f32m1_tamu __riscv_vfwcvt_f_f_v_f32m1_mu
#define vfwcvt_f_f_v_f32m2_tamu __riscv_vfwcvt_f_f_v_f32m2_mu
#define vfwcvt_f_f_v_f32m4_tamu __riscv_vfwcvt_f_f_v_f32m4_mu
#define vfwcvt_f_f_v_f32m8_tamu __riscv_vfwcvt_f_f_v_f32m8_mu
#define vfwcvt_x_f_v_i64m1_tamu __riscv_vfwcvt_x_f_v_i64m1_mu
#define vfwcvt_rtz_x_f_v_i64m1_tamu __riscv_vfwcvt_rtz_x_f_v_i64m1_mu
#define vfwcvt_x_f_v_i64m2_tamu __riscv_vfwcvt_x_f_v_i64m2_mu
#define vfwcvt_rtz_x_f_v_i64m2_tamu __riscv_vfwcvt_rtz_x_f_v_i64m2_mu
#define vfwcvt_x_f_v_i64m4_tamu __riscv_vfwcvt_x_f_v_i64m4_mu
#define vfwcvt_rtz_x_f_v_i64m4_tamu __riscv_vfwcvt_rtz_x_f_v_i64m4_mu
#define vfwcvt_x_f_v_i64m8_tamu __riscv_vfwcvt_x_f_v_i64m8_mu
#define vfwcvt_rtz_x_f_v_i64m8_tamu __riscv_vfwcvt_rtz_x_f_v_i64m8_mu
#define vwcvt_x_x_v_i64m1_tamu __riscv_vwcvt_x_x_v_i64m1_mu
#define vwcvt_x_x_v_i64m2_tamu __riscv_vwcvt_x_x_v_i64m2_mu
#define vwcvt_x_x_v_i64m4_tamu __riscv_vwcvt_x_x_v_i64m4_mu
#define vwcvt_x_x_v_i64m8_tamu __riscv_vwcvt_x_x_v_i64m8_mu
#define vwcvtu_x_x_v_u64m1_tamu __riscv_vwcvtu_x_x_v_u64m1_mu
#define vwcvtu_x_x_v_u64m2_tamu __riscv_vwcvtu_x_x_v_u64m2_mu
#define vwcvtu_x_x_v_u64m4_tamu __riscv_vwcvtu_x_x_v_u64m4_mu
#define vwcvtu_x_x_v_u64m8_tamu __riscv_vwcvtu_x_x_v_u64m8_mu
#define vfwcvt_xu_f_v_u64m1_tamu __riscv_vfwcvt_xu_f_v_u64m1_mu
#define vfwcvt_rtz_xu_f_v_u64m1_tamu __riscv_vfwcvt_rtz_xu_f_v_u64m1_mu
#define vfwcvt_xu_f_v_u64m2_tamu __riscv_vfwcvt_xu_f_v_u64m2_mu
#define vfwcvt_rtz_xu_f_v_u64m2_tamu __riscv_vfwcvt_rtz_xu_f_v_u64m2_mu
#define vfwcvt_xu_f_v_u64m4_tamu __riscv_vfwcvt_xu_f_v_u64m4_mu
#define vfwcvt_rtz_xu_f_v_u64m4_tamu __riscv_vfwcvt_rtz_xu_f_v_u64m4_mu
#define vfwcvt_xu_f_v_u64m8_tamu __riscv_vfwcvt_xu_f_v_u64m8_mu
#define vfwcvt_rtz_xu_f_v_u64m8_tamu __riscv_vfwcvt_rtz_xu_f_v_u64m8_mu
#define vfwcvt_f_x_v_f64m1_tamu __riscv_vfwcvt_f_x_v_f64m1_mu
#define vfwcvt_f_x_v_f64m2_tamu __riscv_vfwcvt_f_x_v_f64m2_mu
#define vfwcvt_f_x_v_f64m4_tamu __riscv_vfwcvt_f_x_v_f64m4_mu
#define vfwcvt_f_x_v_f64m8_tamu __riscv_vfwcvt_f_x_v_f64m8_mu
#define vfwcvt_f_xu_v_f64m1_tamu __riscv_vfwcvt_f_xu_v_f64m1_mu
#define vfwcvt_f_xu_v_f64m2_tamu __riscv_vfwcvt_f_xu_v_f64m2_mu
#define vfwcvt_f_xu_v_f64m4_tamu __riscv_vfwcvt_f_xu_v_f64m4_mu
#define vfwcvt_f_xu_v_f64m8_tamu __riscv_vfwcvt_f_xu_v_f64m8_mu
#define vfwcvt_f_f_v_f64m1_tamu __riscv_vfwcvt_f_f_v_f64m1_mu
#define vfwcvt_f_f_v_f64m2_tamu __riscv_vfwcvt_f_f_v_f64m2_mu
#define vfwcvt_f_f_v_f64m4_tamu __riscv_vfwcvt_f_f_v_f64m4_mu
#define vfwcvt_f_f_v_f64m8_tamu __riscv_vfwcvt_f_f_v_f64m8_mu
#define vfncvt_x_f_w_i8mf8_tu __riscv_vfncvt_x_f_w_i8mf8_tu
#define vfncvt_rtz_x_f_w_i8mf8_tu __riscv_vfncvt_rtz_x_f_w_i8mf8_tu
#define vfncvt_x_f_w_i8mf4_tu __riscv_vfncvt_x_f_w_i8mf4_tu
#define vfncvt_rtz_x_f_w_i8mf4_tu __riscv_vfncvt_rtz_x_f_w_i8mf4_tu
#define vfncvt_x_f_w_i8mf2_tu __riscv_vfncvt_x_f_w_i8mf2_tu
#define vfncvt_rtz_x_f_w_i8mf2_tu __riscv_vfncvt_rtz_x_f_w_i8mf2_tu
#define vfncvt_x_f_w_i8m1_tu __riscv_vfncvt_x_f_w_i8m1_tu
#define vfncvt_rtz_x_f_w_i8m1_tu __riscv_vfncvt_rtz_x_f_w_i8m1_tu
#define vfncvt_x_f_w_i8m2_tu __riscv_vfncvt_x_f_w_i8m2_tu
#define vfncvt_rtz_x_f_w_i8m2_tu __riscv_vfncvt_rtz_x_f_w_i8m2_tu
#define vfncvt_x_f_w_i8m4_tu __riscv_vfncvt_x_f_w_i8m4_tu
#define vfncvt_rtz_x_f_w_i8m4_tu __riscv_vfncvt_rtz_x_f_w_i8m4_tu
#define vncvt_x_x_w_i8mf8_tu __riscv_vncvt_x_x_w_i8mf8_tu
#define vncvt_x_x_w_i8mf4_tu __riscv_vncvt_x_x_w_i8mf4_tu
#define vncvt_x_x_w_i8mf2_tu __riscv_vncvt_x_x_w_i8mf2_tu
#define vncvt_x_x_w_i8m1_tu __riscv_vncvt_x_x_w_i8m1_tu
#define vncvt_x_x_w_i8m2_tu __riscv_vncvt_x_x_w_i8m2_tu
#define vncvt_x_x_w_i8m4_tu __riscv_vncvt_x_x_w_i8m4_tu
#define vncvt_x_x_w_u8mf8_tu __riscv_vncvt_x_x_w_u8mf8_tu
#define vncvt_x_x_w_u8mf4_tu __riscv_vncvt_x_x_w_u8mf4_tu
#define vncvt_x_x_w_u8mf2_tu __riscv_vncvt_x_x_w_u8mf2_tu
#define vncvt_x_x_w_u8m1_tu __riscv_vncvt_x_x_w_u8m1_tu
#define vncvt_x_x_w_u8m2_tu __riscv_vncvt_x_x_w_u8m2_tu
#define vncvt_x_x_w_u8m4_tu __riscv_vncvt_x_x_w_u8m4_tu
#define vfncvt_xu_f_w_u8mf8_tu __riscv_vfncvt_xu_f_w_u8mf8_tu
#define vfncvt_rtz_xu_f_w_u8mf8_tu __riscv_vfncvt_rtz_xu_f_w_u8mf8_tu
#define vfncvt_xu_f_w_u8mf4_tu __riscv_vfncvt_xu_f_w_u8mf4_tu
#define vfncvt_rtz_xu_f_w_u8mf4_tu __riscv_vfncvt_rtz_xu_f_w_u8mf4_tu
#define vfncvt_xu_f_w_u8mf2_tu __riscv_vfncvt_xu_f_w_u8mf2_tu
#define vfncvt_rtz_xu_f_w_u8mf2_tu __riscv_vfncvt_rtz_xu_f_w_u8mf2_tu
#define vfncvt_xu_f_w_u8m1_tu __riscv_vfncvt_xu_f_w_u8m1_tu
#define vfncvt_rtz_xu_f_w_u8m1_tu __riscv_vfncvt_rtz_xu_f_w_u8m1_tu
#define vfncvt_xu_f_w_u8m2_tu __riscv_vfncvt_xu_f_w_u8m2_tu
#define vfncvt_rtz_xu_f_w_u8m2_tu __riscv_vfncvt_rtz_xu_f_w_u8m2_tu
#define vfncvt_xu_f_w_u8m4_tu __riscv_vfncvt_xu_f_w_u8m4_tu
#define vfncvt_rtz_xu_f_w_u8m4_tu __riscv_vfncvt_rtz_xu_f_w_u8m4_tu
#define vfncvt_x_f_w_i16mf4_tu __riscv_vfncvt_x_f_w_i16mf4_tu
#define vfncvt_rtz_x_f_w_i16mf4_tu __riscv_vfncvt_rtz_x_f_w_i16mf4_tu
#define vfncvt_x_f_w_i16mf2_tu __riscv_vfncvt_x_f_w_i16mf2_tu
#define vfncvt_rtz_x_f_w_i16mf2_tu __riscv_vfncvt_rtz_x_f_w_i16mf2_tu
#define vfncvt_x_f_w_i16m1_tu __riscv_vfncvt_x_f_w_i16m1_tu
#define vfncvt_rtz_x_f_w_i16m1_tu __riscv_vfncvt_rtz_x_f_w_i16m1_tu
#define vfncvt_x_f_w_i16m2_tu __riscv_vfncvt_x_f_w_i16m2_tu
#define vfncvt_rtz_x_f_w_i16m2_tu __riscv_vfncvt_rtz_x_f_w_i16m2_tu
#define vfncvt_x_f_w_i16m4_tu __riscv_vfncvt_x_f_w_i16m4_tu
#define vfncvt_rtz_x_f_w_i16m4_tu __riscv_vfncvt_rtz_x_f_w_i16m4_tu
#define vncvt_x_x_w_i16mf4_tu __riscv_vncvt_x_x_w_i16mf4_tu
#define vncvt_x_x_w_i16mf2_tu __riscv_vncvt_x_x_w_i16mf2_tu
#define vncvt_x_x_w_i16m1_tu __riscv_vncvt_x_x_w_i16m1_tu
#define vncvt_x_x_w_i16m2_tu __riscv_vncvt_x_x_w_i16m2_tu
#define vncvt_x_x_w_i16m4_tu __riscv_vncvt_x_x_w_i16m4_tu
#define vncvt_x_x_w_u16mf4_tu __riscv_vncvt_x_x_w_u16mf4_tu
#define vncvt_x_x_w_u16mf2_tu __riscv_vncvt_x_x_w_u16mf2_tu
#define vncvt_x_x_w_u16m1_tu __riscv_vncvt_x_x_w_u16m1_tu
#define vncvt_x_x_w_u16m2_tu __riscv_vncvt_x_x_w_u16m2_tu
#define vncvt_x_x_w_u16m4_tu __riscv_vncvt_x_x_w_u16m4_tu
#define vfncvt_xu_f_w_u16mf4_tu __riscv_vfncvt_xu_f_w_u16mf4_tu
#define vfncvt_rtz_xu_f_w_u16mf4_tu __riscv_vfncvt_rtz_xu_f_w_u16mf4_tu
#define vfncvt_xu_f_w_u16mf2_tu __riscv_vfncvt_xu_f_w_u16mf2_tu
#define vfncvt_rtz_xu_f_w_u16mf2_tu __riscv_vfncvt_rtz_xu_f_w_u16mf2_tu
#define vfncvt_xu_f_w_u16m1_tu __riscv_vfncvt_xu_f_w_u16m1_tu
#define vfncvt_rtz_xu_f_w_u16m1_tu __riscv_vfncvt_rtz_xu_f_w_u16m1_tu
#define vfncvt_xu_f_w_u16m2_tu __riscv_vfncvt_xu_f_w_u16m2_tu
#define vfncvt_rtz_xu_f_w_u16m2_tu __riscv_vfncvt_rtz_xu_f_w_u16m2_tu
#define vfncvt_xu_f_w_u16m4_tu __riscv_vfncvt_xu_f_w_u16m4_tu
#define vfncvt_rtz_xu_f_w_u16m4_tu __riscv_vfncvt_rtz_xu_f_w_u16m4_tu
#define vfncvt_f_x_w_f16mf4_tu __riscv_vfncvt_f_x_w_f16mf4_tu
#define vfncvt_f_x_w_f16mf2_tu __riscv_vfncvt_f_x_w_f16mf2_tu
#define vfncvt_f_x_w_f16m1_tu __riscv_vfncvt_f_x_w_f16m1_tu
#define vfncvt_f_x_w_f16m2_tu __riscv_vfncvt_f_x_w_f16m2_tu
#define vfncvt_f_x_w_f16m4_tu __riscv_vfncvt_f_x_w_f16m4_tu
#define vfncvt_f_xu_w_f16mf4_tu __riscv_vfncvt_f_xu_w_f16mf4_tu
#define vfncvt_f_xu_w_f16mf2_tu __riscv_vfncvt_f_xu_w_f16mf2_tu
#define vfncvt_f_xu_w_f16m1_tu __riscv_vfncvt_f_xu_w_f16m1_tu
#define vfncvt_f_xu_w_f16m2_tu __riscv_vfncvt_f_xu_w_f16m2_tu
#define vfncvt_f_xu_w_f16m4_tu __riscv_vfncvt_f_xu_w_f16m4_tu
#define vfncvt_f_f_w_f16mf4_tu __riscv_vfncvt_f_f_w_f16mf4_tu
#define vfncvt_rod_f_f_w_f16mf4_tu __riscv_vfncvt_rod_f_f_w_f16mf4_tu
#define vfncvt_f_f_w_f16mf2_tu __riscv_vfncvt_f_f_w_f16mf2_tu
#define vfncvt_rod_f_f_w_f16mf2_tu __riscv_vfncvt_rod_f_f_w_f16mf2_tu
#define vfncvt_f_f_w_f16m1_tu __riscv_vfncvt_f_f_w_f16m1_tu
#define vfncvt_rod_f_f_w_f16m1_tu __riscv_vfncvt_rod_f_f_w_f16m1_tu
#define vfncvt_f_f_w_f16m2_tu __riscv_vfncvt_f_f_w_f16m2_tu
#define vfncvt_rod_f_f_w_f16m2_tu __riscv_vfncvt_rod_f_f_w_f16m2_tu
#define vfncvt_f_f_w_f16m4_tu __riscv_vfncvt_f_f_w_f16m4_tu
#define vfncvt_rod_f_f_w_f16m4_tu __riscv_vfncvt_rod_f_f_w_f16m4_tu
#define vfncvt_x_f_w_i32mf2_tu __riscv_vfncvt_x_f_w_i32mf2_tu
#define vfncvt_rtz_x_f_w_i32mf2_tu __riscv_vfncvt_rtz_x_f_w_i32mf2_tu
#define vfncvt_x_f_w_i32m1_tu __riscv_vfncvt_x_f_w_i32m1_tu
#define vfncvt_rtz_x_f_w_i32m1_tu __riscv_vfncvt_rtz_x_f_w_i32m1_tu
#define vfncvt_x_f_w_i32m2_tu __riscv_vfncvt_x_f_w_i32m2_tu
#define vfncvt_rtz_x_f_w_i32m2_tu __riscv_vfncvt_rtz_x_f_w_i32m2_tu
#define vfncvt_x_f_w_i32m4_tu __riscv_vfncvt_x_f_w_i32m4_tu
#define vfncvt_rtz_x_f_w_i32m4_tu __riscv_vfncvt_rtz_x_f_w_i32m4_tu
#define vncvt_x_x_w_i32mf2_tu __riscv_vncvt_x_x_w_i32mf2_tu
#define vncvt_x_x_w_i32m1_tu __riscv_vncvt_x_x_w_i32m1_tu
#define vncvt_x_x_w_i32m2_tu __riscv_vncvt_x_x_w_i32m2_tu
#define vncvt_x_x_w_i32m4_tu __riscv_vncvt_x_x_w_i32m4_tu
#define vncvt_x_x_w_u32mf2_tu __riscv_vncvt_x_x_w_u32mf2_tu
#define vncvt_x_x_w_u32m1_tu __riscv_vncvt_x_x_w_u32m1_tu
#define vncvt_x_x_w_u32m2_tu __riscv_vncvt_x_x_w_u32m2_tu
#define vncvt_x_x_w_u32m4_tu __riscv_vncvt_x_x_w_u32m4_tu
#define vfncvt_xu_f_w_u32mf2_tu __riscv_vfncvt_xu_f_w_u32mf2_tu
#define vfncvt_rtz_xu_f_w_u32mf2_tu __riscv_vfncvt_rtz_xu_f_w_u32mf2_tu
#define vfncvt_xu_f_w_u32m1_tu __riscv_vfncvt_xu_f_w_u32m1_tu
#define vfncvt_rtz_xu_f_w_u32m1_tu __riscv_vfncvt_rtz_xu_f_w_u32m1_tu
#define vfncvt_xu_f_w_u32m2_tu __riscv_vfncvt_xu_f_w_u32m2_tu
#define vfncvt_rtz_xu_f_w_u32m2_tu __riscv_vfncvt_rtz_xu_f_w_u32m2_tu
#define vfncvt_xu_f_w_u32m4_tu __riscv_vfncvt_xu_f_w_u32m4_tu
#define vfncvt_rtz_xu_f_w_u32m4_tu __riscv_vfncvt_rtz_xu_f_w_u32m4_tu
#define vfncvt_f_x_w_f32mf2_tu __riscv_vfncvt_f_x_w_f32mf2_tu
#define vfncvt_f_x_w_f32m1_tu __riscv_vfncvt_f_x_w_f32m1_tu
#define vfncvt_f_x_w_f32m2_tu __riscv_vfncvt_f_x_w_f32m2_tu
#define vfncvt_f_x_w_f32m4_tu __riscv_vfncvt_f_x_w_f32m4_tu
#define vfncvt_f_xu_w_f32mf2_tu __riscv_vfncvt_f_xu_w_f32mf2_tu
#define vfncvt_f_xu_w_f32m1_tu __riscv_vfncvt_f_xu_w_f32m1_tu
#define vfncvt_f_xu_w_f32m2_tu __riscv_vfncvt_f_xu_w_f32m2_tu
#define vfncvt_f_xu_w_f32m4_tu __riscv_vfncvt_f_xu_w_f32m4_tu
#define vfncvt_f_f_w_f32mf2_tu __riscv_vfncvt_f_f_w_f32mf2_tu
#define vfncvt_rod_f_f_w_f32mf2_tu __riscv_vfncvt_rod_f_f_w_f32mf2_tu
#define vfncvt_f_f_w_f32m1_tu __riscv_vfncvt_f_f_w_f32m1_tu
#define vfncvt_rod_f_f_w_f32m1_tu __riscv_vfncvt_rod_f_f_w_f32m1_tu
#define vfncvt_f_f_w_f32m2_tu __riscv_vfncvt_f_f_w_f32m2_tu
#define vfncvt_rod_f_f_w_f32m2_tu __riscv_vfncvt_rod_f_f_w_f32m2_tu
#define vfncvt_f_f_w_f32m4_tu __riscv_vfncvt_f_f_w_f32m4_tu
#define vfncvt_rod_f_f_w_f32m4_tu __riscv_vfncvt_rod_f_f_w_f32m4_tu
#define vfncvt_x_f_w_i8mf8_ta __riscv_vfncvt_x_f_w_i8mf8
#define vfncvt_rtz_x_f_w_i8mf8_ta __riscv_vfncvt_rtz_x_f_w_i8mf8
#define vfncvt_x_f_w_i8mf4_ta __riscv_vfncvt_x_f_w_i8mf4
#define vfncvt_rtz_x_f_w_i8mf4_ta __riscv_vfncvt_rtz_x_f_w_i8mf4
#define vfncvt_x_f_w_i8mf2_ta __riscv_vfncvt_x_f_w_i8mf2
#define vfncvt_rtz_x_f_w_i8mf2_ta __riscv_vfncvt_rtz_x_f_w_i8mf2
#define vfncvt_x_f_w_i8m1_ta __riscv_vfncvt_x_f_w_i8m1
#define vfncvt_rtz_x_f_w_i8m1_ta __riscv_vfncvt_rtz_x_f_w_i8m1
#define vfncvt_x_f_w_i8m2_ta __riscv_vfncvt_x_f_w_i8m2
#define vfncvt_rtz_x_f_w_i8m2_ta __riscv_vfncvt_rtz_x_f_w_i8m2
#define vfncvt_x_f_w_i8m4_ta __riscv_vfncvt_x_f_w_i8m4
#define vfncvt_rtz_x_f_w_i8m4_ta __riscv_vfncvt_rtz_x_f_w_i8m4
#define vncvt_x_x_w_i8mf8_ta __riscv_vncvt_x_x_w_i8mf8
#define vncvt_x_x_w_i8mf4_ta __riscv_vncvt_x_x_w_i8mf4
#define vncvt_x_x_w_i8mf2_ta __riscv_vncvt_x_x_w_i8mf2
#define vncvt_x_x_w_i8m1_ta __riscv_vncvt_x_x_w_i8m1
#define vncvt_x_x_w_i8m2_ta __riscv_vncvt_x_x_w_i8m2
#define vncvt_x_x_w_i8m4_ta __riscv_vncvt_x_x_w_i8m4
#define vncvt_x_x_w_u8mf8_ta __riscv_vncvt_x_x_w_u8mf8
#define vncvt_x_x_w_u8mf4_ta __riscv_vncvt_x_x_w_u8mf4
#define vncvt_x_x_w_u8mf2_ta __riscv_vncvt_x_x_w_u8mf2
#define vncvt_x_x_w_u8m1_ta __riscv_vncvt_x_x_w_u8m1
#define vncvt_x_x_w_u8m2_ta __riscv_vncvt_x_x_w_u8m2
#define vncvt_x_x_w_u8m4_ta __riscv_vncvt_x_x_w_u8m4
#define vfncvt_xu_f_w_u8mf8_ta __riscv_vfncvt_xu_f_w_u8mf8
#define vfncvt_rtz_xu_f_w_u8mf8_ta __riscv_vfncvt_rtz_xu_f_w_u8mf8
#define vfncvt_xu_f_w_u8mf4_ta __riscv_vfncvt_xu_f_w_u8mf4
#define vfncvt_rtz_xu_f_w_u8mf4_ta __riscv_vfncvt_rtz_xu_f_w_u8mf4
#define vfncvt_xu_f_w_u8mf2_ta __riscv_vfncvt_xu_f_w_u8mf2
#define vfncvt_rtz_xu_f_w_u8mf2_ta __riscv_vfncvt_rtz_xu_f_w_u8mf2
#define vfncvt_xu_f_w_u8m1_ta __riscv_vfncvt_xu_f_w_u8m1
#define vfncvt_rtz_xu_f_w_u8m1_ta __riscv_vfncvt_rtz_xu_f_w_u8m1
#define vfncvt_xu_f_w_u8m2_ta __riscv_vfncvt_xu_f_w_u8m2
#define vfncvt_rtz_xu_f_w_u8m2_ta __riscv_vfncvt_rtz_xu_f_w_u8m2
#define vfncvt_xu_f_w_u8m4_ta __riscv_vfncvt_xu_f_w_u8m4
#define vfncvt_rtz_xu_f_w_u8m4_ta __riscv_vfncvt_rtz_xu_f_w_u8m4
#define vfncvt_x_f_w_i16mf4_ta __riscv_vfncvt_x_f_w_i16mf4
#define vfncvt_rtz_x_f_w_i16mf4_ta __riscv_vfncvt_rtz_x_f_w_i16mf4
#define vfncvt_x_f_w_i16mf2_ta __riscv_vfncvt_x_f_w_i16mf2
#define vfncvt_rtz_x_f_w_i16mf2_ta __riscv_vfncvt_rtz_x_f_w_i16mf2
#define vfncvt_x_f_w_i16m1_ta __riscv_vfncvt_x_f_w_i16m1
#define vfncvt_rtz_x_f_w_i16m1_ta __riscv_vfncvt_rtz_x_f_w_i16m1
#define vfncvt_x_f_w_i16m2_ta __riscv_vfncvt_x_f_w_i16m2
#define vfncvt_rtz_x_f_w_i16m2_ta __riscv_vfncvt_rtz_x_f_w_i16m2
#define vfncvt_x_f_w_i16m4_ta __riscv_vfncvt_x_f_w_i16m4
#define vfncvt_rtz_x_f_w_i16m4_ta __riscv_vfncvt_rtz_x_f_w_i16m4
#define vncvt_x_x_w_i16mf4_ta __riscv_vncvt_x_x_w_i16mf4
#define vncvt_x_x_w_i16mf2_ta __riscv_vncvt_x_x_w_i16mf2
#define vncvt_x_x_w_i16m1_ta __riscv_vncvt_x_x_w_i16m1
#define vncvt_x_x_w_i16m2_ta __riscv_vncvt_x_x_w_i16m2
#define vncvt_x_x_w_i16m4_ta __riscv_vncvt_x_x_w_i16m4
#define vncvt_x_x_w_u16mf4_ta __riscv_vncvt_x_x_w_u16mf4
#define vncvt_x_x_w_u16mf2_ta __riscv_vncvt_x_x_w_u16mf2
#define vncvt_x_x_w_u16m1_ta __riscv_vncvt_x_x_w_u16m1
#define vncvt_x_x_w_u16m2_ta __riscv_vncvt_x_x_w_u16m2
#define vncvt_x_x_w_u16m4_ta __riscv_vncvt_x_x_w_u16m4
#define vfncvt_xu_f_w_u16mf4_ta __riscv_vfncvt_xu_f_w_u16mf4
#define vfncvt_rtz_xu_f_w_u16mf4_ta __riscv_vfncvt_rtz_xu_f_w_u16mf4
#define vfncvt_xu_f_w_u16mf2_ta __riscv_vfncvt_xu_f_w_u16mf2
#define vfncvt_rtz_xu_f_w_u16mf2_ta __riscv_vfncvt_rtz_xu_f_w_u16mf2
#define vfncvt_xu_f_w_u16m1_ta __riscv_vfncvt_xu_f_w_u16m1
#define vfncvt_rtz_xu_f_w_u16m1_ta __riscv_vfncvt_rtz_xu_f_w_u16m1
#define vfncvt_xu_f_w_u16m2_ta __riscv_vfncvt_xu_f_w_u16m2
#define vfncvt_rtz_xu_f_w_u16m2_ta __riscv_vfncvt_rtz_xu_f_w_u16m2
#define vfncvt_xu_f_w_u16m4_ta __riscv_vfncvt_xu_f_w_u16m4
#define vfncvt_rtz_xu_f_w_u16m4_ta __riscv_vfncvt_rtz_xu_f_w_u16m4
#define vfncvt_f_x_w_f16mf4_ta __riscv_vfncvt_f_x_w_f16mf4
#define vfncvt_f_x_w_f16mf2_ta __riscv_vfncvt_f_x_w_f16mf2
#define vfncvt_f_x_w_f16m1_ta __riscv_vfncvt_f_x_w_f16m1
#define vfncvt_f_x_w_f16m2_ta __riscv_vfncvt_f_x_w_f16m2
#define vfncvt_f_x_w_f16m4_ta __riscv_vfncvt_f_x_w_f16m4
#define vfncvt_f_xu_w_f16mf4_ta __riscv_vfncvt_f_xu_w_f16mf4
#define vfncvt_f_xu_w_f16mf2_ta __riscv_vfncvt_f_xu_w_f16mf2
#define vfncvt_f_xu_w_f16m1_ta __riscv_vfncvt_f_xu_w_f16m1
#define vfncvt_f_xu_w_f16m2_ta __riscv_vfncvt_f_xu_w_f16m2
#define vfncvt_f_xu_w_f16m4_ta __riscv_vfncvt_f_xu_w_f16m4
#define vfncvt_f_f_w_f16mf4_ta __riscv_vfncvt_f_f_w_f16mf4
#define vfncvt_rod_f_f_w_f16mf4_ta __riscv_vfncvt_rod_f_f_w_f16mf4
#define vfncvt_f_f_w_f16mf2_ta __riscv_vfncvt_f_f_w_f16mf2
#define vfncvt_rod_f_f_w_f16mf2_ta __riscv_vfncvt_rod_f_f_w_f16mf2
#define vfncvt_f_f_w_f16m1_ta __riscv_vfncvt_f_f_w_f16m1
#define vfncvt_rod_f_f_w_f16m1_ta __riscv_vfncvt_rod_f_f_w_f16m1
#define vfncvt_f_f_w_f16m2_ta __riscv_vfncvt_f_f_w_f16m2
#define vfncvt_rod_f_f_w_f16m2_ta __riscv_vfncvt_rod_f_f_w_f16m2
#define vfncvt_f_f_w_f16m4_ta __riscv_vfncvt_f_f_w_f16m4
#define vfncvt_rod_f_f_w_f16m4_ta __riscv_vfncvt_rod_f_f_w_f16m4
#define vfncvt_x_f_w_i32mf2_ta __riscv_vfncvt_x_f_w_i32mf2
#define vfncvt_rtz_x_f_w_i32mf2_ta __riscv_vfncvt_rtz_x_f_w_i32mf2
#define vfncvt_x_f_w_i32m1_ta __riscv_vfncvt_x_f_w_i32m1
#define vfncvt_rtz_x_f_w_i32m1_ta __riscv_vfncvt_rtz_x_f_w_i32m1
#define vfncvt_x_f_w_i32m2_ta __riscv_vfncvt_x_f_w_i32m2
#define vfncvt_rtz_x_f_w_i32m2_ta __riscv_vfncvt_rtz_x_f_w_i32m2
#define vfncvt_x_f_w_i32m4_ta __riscv_vfncvt_x_f_w_i32m4
#define vfncvt_rtz_x_f_w_i32m4_ta __riscv_vfncvt_rtz_x_f_w_i32m4
#define vncvt_x_x_w_i32mf2_ta __riscv_vncvt_x_x_w_i32mf2
#define vncvt_x_x_w_i32m1_ta __riscv_vncvt_x_x_w_i32m1
#define vncvt_x_x_w_i32m2_ta __riscv_vncvt_x_x_w_i32m2
#define vncvt_x_x_w_i32m4_ta __riscv_vncvt_x_x_w_i32m4
#define vncvt_x_x_w_u32mf2_ta __riscv_vncvt_x_x_w_u32mf2
#define vncvt_x_x_w_u32m1_ta __riscv_vncvt_x_x_w_u32m1
#define vncvt_x_x_w_u32m2_ta __riscv_vncvt_x_x_w_u32m2
#define vncvt_x_x_w_u32m4_ta __riscv_vncvt_x_x_w_u32m4
#define vfncvt_xu_f_w_u32mf2_ta __riscv_vfncvt_xu_f_w_u32mf2
#define vfncvt_rtz_xu_f_w_u32mf2_ta __riscv_vfncvt_rtz_xu_f_w_u32mf2
#define vfncvt_xu_f_w_u32m1_ta __riscv_vfncvt_xu_f_w_u32m1
#define vfncvt_rtz_xu_f_w_u32m1_ta __riscv_vfncvt_rtz_xu_f_w_u32m1
#define vfncvt_xu_f_w_u32m2_ta __riscv_vfncvt_xu_f_w_u32m2
#define vfncvt_rtz_xu_f_w_u32m2_ta __riscv_vfncvt_rtz_xu_f_w_u32m2
#define vfncvt_xu_f_w_u32m4_ta __riscv_vfncvt_xu_f_w_u32m4
#define vfncvt_rtz_xu_f_w_u32m4_ta __riscv_vfncvt_rtz_xu_f_w_u32m4
#define vfncvt_f_x_w_f32mf2_ta __riscv_vfncvt_f_x_w_f32mf2
#define vfncvt_f_x_w_f32m1_ta __riscv_vfncvt_f_x_w_f32m1
#define vfncvt_f_x_w_f32m2_ta __riscv_vfncvt_f_x_w_f32m2
#define vfncvt_f_x_w_f32m4_ta __riscv_vfncvt_f_x_w_f32m4
#define vfncvt_f_xu_w_f32mf2_ta __riscv_vfncvt_f_xu_w_f32mf2
#define vfncvt_f_xu_w_f32m1_ta __riscv_vfncvt_f_xu_w_f32m1
#define vfncvt_f_xu_w_f32m2_ta __riscv_vfncvt_f_xu_w_f32m2
#define vfncvt_f_xu_w_f32m4_ta __riscv_vfncvt_f_xu_w_f32m4
#define vfncvt_f_f_w_f32mf2_ta __riscv_vfncvt_f_f_w_f32mf2
#define vfncvt_rod_f_f_w_f32mf2_ta __riscv_vfncvt_rod_f_f_w_f32mf2
#define vfncvt_f_f_w_f32m1_ta __riscv_vfncvt_f_f_w_f32m1
#define vfncvt_rod_f_f_w_f32m1_ta __riscv_vfncvt_rod_f_f_w_f32m1
#define vfncvt_f_f_w_f32m2_ta __riscv_vfncvt_f_f_w_f32m2
#define vfncvt_rod_f_f_w_f32m2_ta __riscv_vfncvt_rod_f_f_w_f32m2
#define vfncvt_f_f_w_f32m4_ta __riscv_vfncvt_f_f_w_f32m4
#define vfncvt_rod_f_f_w_f32m4_ta __riscv_vfncvt_rod_f_f_w_f32m4
// masked functions
#define vfncvt_x_f_w_i8mf8_tuma __riscv_vfncvt_x_f_w_i8mf8_tum
#define vfncvt_rtz_x_f_w_i8mf8_tuma __riscv_vfncvt_rtz_x_f_w_i8mf8_tum
#define vfncvt_x_f_w_i8mf4_tuma __riscv_vfncvt_x_f_w_i8mf4_tum
#define vfncvt_rtz_x_f_w_i8mf4_tuma __riscv_vfncvt_rtz_x_f_w_i8mf4_tum
#define vfncvt_x_f_w_i8mf2_tuma __riscv_vfncvt_x_f_w_i8mf2_tum
#define vfncvt_rtz_x_f_w_i8mf2_tuma __riscv_vfncvt_rtz_x_f_w_i8mf2_tum
#define vfncvt_x_f_w_i8m1_tuma __riscv_vfncvt_x_f_w_i8m1_tum
#define vfncvt_rtz_x_f_w_i8m1_tuma __riscv_vfncvt_rtz_x_f_w_i8m1_tum
#define vfncvt_x_f_w_i8m2_tuma __riscv_vfncvt_x_f_w_i8m2_tum
#define vfncvt_rtz_x_f_w_i8m2_tuma __riscv_vfncvt_rtz_x_f_w_i8m2_tum
#define vfncvt_x_f_w_i8m4_tuma __riscv_vfncvt_x_f_w_i8m4_tum
#define vfncvt_rtz_x_f_w_i8m4_tuma __riscv_vfncvt_rtz_x_f_w_i8m4_tum
#define vncvt_x_x_w_i8mf8_tuma __riscv_vncvt_x_x_w_i8mf8_tum
#define vncvt_x_x_w_i8mf4_tuma __riscv_vncvt_x_x_w_i8mf4_tum
#define vncvt_x_x_w_i8mf2_tuma __riscv_vncvt_x_x_w_i8mf2_tum
#define vncvt_x_x_w_i8m1_tuma __riscv_vncvt_x_x_w_i8m1_tum
#define vncvt_x_x_w_i8m2_tuma __riscv_vncvt_x_x_w_i8m2_tum
#define vncvt_x_x_w_i8m4_tuma __riscv_vncvt_x_x_w_i8m4_tum
#define vncvt_x_x_w_u8mf8_tuma __riscv_vncvt_x_x_w_u8mf8_tum
#define vncvt_x_x_w_u8mf4_tuma __riscv_vncvt_x_x_w_u8mf4_tum
#define vncvt_x_x_w_u8mf2_tuma __riscv_vncvt_x_x_w_u8mf2_tum
#define vncvt_x_x_w_u8m1_tuma __riscv_vncvt_x_x_w_u8m1_tum
#define vncvt_x_x_w_u8m2_tuma __riscv_vncvt_x_x_w_u8m2_tum
#define vncvt_x_x_w_u8m4_tuma __riscv_vncvt_x_x_w_u8m4_tum
#define vfncvt_xu_f_w_u8mf8_tuma __riscv_vfncvt_xu_f_w_u8mf8_tum
#define vfncvt_rtz_xu_f_w_u8mf8_tuma __riscv_vfncvt_rtz_xu_f_w_u8mf8_tum
#define vfncvt_xu_f_w_u8mf4_tuma __riscv_vfncvt_xu_f_w_u8mf4_tum
#define vfncvt_rtz_xu_f_w_u8mf4_tuma __riscv_vfncvt_rtz_xu_f_w_u8mf4_tum
#define vfncvt_xu_f_w_u8mf2_tuma __riscv_vfncvt_xu_f_w_u8mf2_tum
#define vfncvt_rtz_xu_f_w_u8mf2_tuma __riscv_vfncvt_rtz_xu_f_w_u8mf2_tum
#define vfncvt_xu_f_w_u8m1_tuma __riscv_vfncvt_xu_f_w_u8m1_tum
#define vfncvt_rtz_xu_f_w_u8m1_tuma __riscv_vfncvt_rtz_xu_f_w_u8m1_tum
#define vfncvt_xu_f_w_u8m2_tuma __riscv_vfncvt_xu_f_w_u8m2_tum
#define vfncvt_rtz_xu_f_w_u8m2_tuma __riscv_vfncvt_rtz_xu_f_w_u8m2_tum
#define vfncvt_xu_f_w_u8m4_tuma __riscv_vfncvt_xu_f_w_u8m4_tum
#define vfncvt_rtz_xu_f_w_u8m4_tuma __riscv_vfncvt_rtz_xu_f_w_u8m4_tum
#define vfncvt_x_f_w_i16mf4_tuma __riscv_vfncvt_x_f_w_i16mf4_tum
#define vfncvt_rtz_x_f_w_i16mf4_tuma __riscv_vfncvt_rtz_x_f_w_i16mf4_tum
#define vfncvt_x_f_w_i16mf2_tuma __riscv_vfncvt_x_f_w_i16mf2_tum
#define vfncvt_rtz_x_f_w_i16mf2_tuma __riscv_vfncvt_rtz_x_f_w_i16mf2_tum
#define vfncvt_x_f_w_i16m1_tuma __riscv_vfncvt_x_f_w_i16m1_tum
#define vfncvt_rtz_x_f_w_i16m1_tuma __riscv_vfncvt_rtz_x_f_w_i16m1_tum
#define vfncvt_x_f_w_i16m2_tuma __riscv_vfncvt_x_f_w_i16m2_tum
#define vfncvt_rtz_x_f_w_i16m2_tuma __riscv_vfncvt_rtz_x_f_w_i16m2_tum
#define vfncvt_x_f_w_i16m4_tuma __riscv_vfncvt_x_f_w_i16m4_tum
#define vfncvt_rtz_x_f_w_i16m4_tuma __riscv_vfncvt_rtz_x_f_w_i16m4_tum
#define vncvt_x_x_w_i16mf4_tuma __riscv_vncvt_x_x_w_i16mf4_tum
#define vncvt_x_x_w_i16mf2_tuma __riscv_vncvt_x_x_w_i16mf2_tum
#define vncvt_x_x_w_i16m1_tuma __riscv_vncvt_x_x_w_i16m1_tum
#define vncvt_x_x_w_i16m2_tuma __riscv_vncvt_x_x_w_i16m2_tum
#define vncvt_x_x_w_i16m4_tuma __riscv_vncvt_x_x_w_i16m4_tum
#define vncvt_x_x_w_u16mf4_tuma __riscv_vncvt_x_x_w_u16mf4_tum
#define vncvt_x_x_w_u16mf2_tuma __riscv_vncvt_x_x_w_u16mf2_tum
#define vncvt_x_x_w_u16m1_tuma __riscv_vncvt_x_x_w_u16m1_tum
#define vncvt_x_x_w_u16m2_tuma __riscv_vncvt_x_x_w_u16m2_tum
#define vncvt_x_x_w_u16m4_tuma __riscv_vncvt_x_x_w_u16m4_tum
#define vfncvt_xu_f_w_u16mf4_tuma __riscv_vfncvt_xu_f_w_u16mf4_tum
#define vfncvt_rtz_xu_f_w_u16mf4_tuma __riscv_vfncvt_rtz_xu_f_w_u16mf4_tum
#define vfncvt_xu_f_w_u16mf2_tuma __riscv_vfncvt_xu_f_w_u16mf2_tum
#define vfncvt_rtz_xu_f_w_u16mf2_tuma __riscv_vfncvt_rtz_xu_f_w_u16mf2_tum
#define vfncvt_xu_f_w_u16m1_tuma __riscv_vfncvt_xu_f_w_u16m1_tum
#define vfncvt_rtz_xu_f_w_u16m1_tuma __riscv_vfncvt_rtz_xu_f_w_u16m1_tum
#define vfncvt_xu_f_w_u16m2_tuma __riscv_vfncvt_xu_f_w_u16m2_tum
#define vfncvt_rtz_xu_f_w_u16m2_tuma __riscv_vfncvt_rtz_xu_f_w_u16m2_tum
#define vfncvt_xu_f_w_u16m4_tuma __riscv_vfncvt_xu_f_w_u16m4_tum
#define vfncvt_rtz_xu_f_w_u16m4_tuma __riscv_vfncvt_rtz_xu_f_w_u16m4_tum
#define vfncvt_f_x_w_f16mf4_tuma __riscv_vfncvt_f_x_w_f16mf4_tum
#define vfncvt_f_x_w_f16mf2_tuma __riscv_vfncvt_f_x_w_f16mf2_tum
#define vfncvt_f_x_w_f16m1_tuma __riscv_vfncvt_f_x_w_f16m1_tum
#define vfncvt_f_x_w_f16m2_tuma __riscv_vfncvt_f_x_w_f16m2_tum
#define vfncvt_f_x_w_f16m4_tuma __riscv_vfncvt_f_x_w_f16m4_tum
#define vfncvt_f_xu_w_f16mf4_tuma __riscv_vfncvt_f_xu_w_f16mf4_tum
#define vfncvt_f_xu_w_f16mf2_tuma __riscv_vfncvt_f_xu_w_f16mf2_tum
#define vfncvt_f_xu_w_f16m1_tuma __riscv_vfncvt_f_xu_w_f16m1_tum
#define vfncvt_f_xu_w_f16m2_tuma __riscv_vfncvt_f_xu_w_f16m2_tum
#define vfncvt_f_xu_w_f16m4_tuma __riscv_vfncvt_f_xu_w_f16m4_tum
#define vfncvt_f_f_w_f16mf4_tuma __riscv_vfncvt_f_f_w_f16mf4_tum
#define vfncvt_rod_f_f_w_f16mf4_tuma __riscv_vfncvt_rod_f_f_w_f16mf4_tum
#define vfncvt_f_f_w_f16mf2_tuma __riscv_vfncvt_f_f_w_f16mf2_tum
#define vfncvt_rod_f_f_w_f16mf2_tuma __riscv_vfncvt_rod_f_f_w_f16mf2_tum
#define vfncvt_f_f_w_f16m1_tuma __riscv_vfncvt_f_f_w_f16m1_tum
#define vfncvt_rod_f_f_w_f16m1_tuma __riscv_vfncvt_rod_f_f_w_f16m1_tum
#define vfncvt_f_f_w_f16m2_tuma __riscv_vfncvt_f_f_w_f16m2_tum
#define vfncvt_rod_f_f_w_f16m2_tuma __riscv_vfncvt_rod_f_f_w_f16m2_tum
#define vfncvt_f_f_w_f16m4_tuma __riscv_vfncvt_f_f_w_f16m4_tum
#define vfncvt_rod_f_f_w_f16m4_tuma __riscv_vfncvt_rod_f_f_w_f16m4_tum
#define vfncvt_x_f_w_i32mf2_tuma __riscv_vfncvt_x_f_w_i32mf2_tum
#define vfncvt_rtz_x_f_w_i32mf2_tuma __riscv_vfncvt_rtz_x_f_w_i32mf2_tum
#define vfncvt_x_f_w_i32m1_tuma __riscv_vfncvt_x_f_w_i32m1_tum
#define vfncvt_rtz_x_f_w_i32m1_tuma __riscv_vfncvt_rtz_x_f_w_i32m1_tum
#define vfncvt_x_f_w_i32m2_tuma __riscv_vfncvt_x_f_w_i32m2_tum
#define vfncvt_rtz_x_f_w_i32m2_tuma __riscv_vfncvt_rtz_x_f_w_i32m2_tum
#define vfncvt_x_f_w_i32m4_tuma __riscv_vfncvt_x_f_w_i32m4_tum
#define vfncvt_rtz_x_f_w_i32m4_tuma __riscv_vfncvt_rtz_x_f_w_i32m4_tum
#define vncvt_x_x_w_i32mf2_tuma __riscv_vncvt_x_x_w_i32mf2_tum
#define vncvt_x_x_w_i32m1_tuma __riscv_vncvt_x_x_w_i32m1_tum
#define vncvt_x_x_w_i32m2_tuma __riscv_vncvt_x_x_w_i32m2_tum
#define vncvt_x_x_w_i32m4_tuma __riscv_vncvt_x_x_w_i32m4_tum
#define vncvt_x_x_w_u32mf2_tuma __riscv_vncvt_x_x_w_u32mf2_tum
#define vncvt_x_x_w_u32m1_tuma __riscv_vncvt_x_x_w_u32m1_tum
#define vncvt_x_x_w_u32m2_tuma __riscv_vncvt_x_x_w_u32m2_tum
#define vncvt_x_x_w_u32m4_tuma __riscv_vncvt_x_x_w_u32m4_tum
#define vfncvt_xu_f_w_u32mf2_tuma __riscv_vfncvt_xu_f_w_u32mf2_tum
#define vfncvt_rtz_xu_f_w_u32mf2_tuma __riscv_vfncvt_rtz_xu_f_w_u32mf2_tum
#define vfncvt_xu_f_w_u32m1_tuma __riscv_vfncvt_xu_f_w_u32m1_tum
#define vfncvt_rtz_xu_f_w_u32m1_tuma __riscv_vfncvt_rtz_xu_f_w_u32m1_tum
#define vfncvt_xu_f_w_u32m2_tuma __riscv_vfncvt_xu_f_w_u32m2_tum
#define vfncvt_rtz_xu_f_w_u32m2_tuma __riscv_vfncvt_rtz_xu_f_w_u32m2_tum
#define vfncvt_xu_f_w_u32m4_tuma __riscv_vfncvt_xu_f_w_u32m4_tum
#define vfncvt_rtz_xu_f_w_u32m4_tuma __riscv_vfncvt_rtz_xu_f_w_u32m4_tum
#define vfncvt_f_x_w_f32mf2_tuma __riscv_vfncvt_f_x_w_f32mf2_tum
#define vfncvt_f_x_w_f32m1_tuma __riscv_vfncvt_f_x_w_f32m1_tum
#define vfncvt_f_x_w_f32m2_tuma __riscv_vfncvt_f_x_w_f32m2_tum
#define vfncvt_f_x_w_f32m4_tuma __riscv_vfncvt_f_x_w_f32m4_tum
#define vfncvt_f_xu_w_f32mf2_tuma __riscv_vfncvt_f_xu_w_f32mf2_tum
#define vfncvt_f_xu_w_f32m1_tuma __riscv_vfncvt_f_xu_w_f32m1_tum
#define vfncvt_f_xu_w_f32m2_tuma __riscv_vfncvt_f_xu_w_f32m2_tum
#define vfncvt_f_xu_w_f32m4_tuma __riscv_vfncvt_f_xu_w_f32m4_tum
#define vfncvt_f_f_w_f32mf2_tuma __riscv_vfncvt_f_f_w_f32mf2_tum
#define vfncvt_rod_f_f_w_f32mf2_tuma __riscv_vfncvt_rod_f_f_w_f32mf2_tum
#define vfncvt_f_f_w_f32m1_tuma __riscv_vfncvt_f_f_w_f32m1_tum
#define vfncvt_rod_f_f_w_f32m1_tuma __riscv_vfncvt_rod_f_f_w_f32m1_tum
#define vfncvt_f_f_w_f32m2_tuma __riscv_vfncvt_f_f_w_f32m2_tum
#define vfncvt_rod_f_f_w_f32m2_tuma __riscv_vfncvt_rod_f_f_w_f32m2_tum
#define vfncvt_f_f_w_f32m4_tuma __riscv_vfncvt_f_f_w_f32m4_tum
#define vfncvt_rod_f_f_w_f32m4_tuma __riscv_vfncvt_rod_f_f_w_f32m4_tum
// masked functions
#define vfncvt_x_f_w_i8mf8_tumu __riscv_vfncvt_x_f_w_i8mf8_tumu
#define vfncvt_rtz_x_f_w_i8mf8_tumu __riscv_vfncvt_rtz_x_f_w_i8mf8_tumu
#define vfncvt_x_f_w_i8mf4_tumu __riscv_vfncvt_x_f_w_i8mf4_tumu
#define vfncvt_rtz_x_f_w_i8mf4_tumu __riscv_vfncvt_rtz_x_f_w_i8mf4_tumu
#define vfncvt_x_f_w_i8mf2_tumu __riscv_vfncvt_x_f_w_i8mf2_tumu
#define vfncvt_rtz_x_f_w_i8mf2_tumu __riscv_vfncvt_rtz_x_f_w_i8mf2_tumu
#define vfncvt_x_f_w_i8m1_tumu __riscv_vfncvt_x_f_w_i8m1_tumu
#define vfncvt_rtz_x_f_w_i8m1_tumu __riscv_vfncvt_rtz_x_f_w_i8m1_tumu
#define vfncvt_x_f_w_i8m2_tumu __riscv_vfncvt_x_f_w_i8m2_tumu
#define vfncvt_rtz_x_f_w_i8m2_tumu __riscv_vfncvt_rtz_x_f_w_i8m2_tumu
#define vfncvt_x_f_w_i8m4_tumu __riscv_vfncvt_x_f_w_i8m4_tumu
#define vfncvt_rtz_x_f_w_i8m4_tumu __riscv_vfncvt_rtz_x_f_w_i8m4_tumu
#define vncvt_x_x_w_i8mf8_tumu __riscv_vncvt_x_x_w_i8mf8_tumu
#define vncvt_x_x_w_i8mf4_tumu __riscv_vncvt_x_x_w_i8mf4_tumu
#define vncvt_x_x_w_i8mf2_tumu __riscv_vncvt_x_x_w_i8mf2_tumu
#define vncvt_x_x_w_i8m1_tumu __riscv_vncvt_x_x_w_i8m1_tumu
#define vncvt_x_x_w_i8m2_tumu __riscv_vncvt_x_x_w_i8m2_tumu
#define vncvt_x_x_w_i8m4_tumu __riscv_vncvt_x_x_w_i8m4_tumu
#define vncvt_x_x_w_u8mf8_tumu __riscv_vncvt_x_x_w_u8mf8_tumu
#define vncvt_x_x_w_u8mf4_tumu __riscv_vncvt_x_x_w_u8mf4_tumu
#define vncvt_x_x_w_u8mf2_tumu __riscv_vncvt_x_x_w_u8mf2_tumu
#define vncvt_x_x_w_u8m1_tumu __riscv_vncvt_x_x_w_u8m1_tumu
#define vncvt_x_x_w_u8m2_tumu __riscv_vncvt_x_x_w_u8m2_tumu
#define vncvt_x_x_w_u8m4_tumu __riscv_vncvt_x_x_w_u8m4_tumu
#define vfncvt_xu_f_w_u8mf8_tumu __riscv_vfncvt_xu_f_w_u8mf8_tumu
#define vfncvt_rtz_xu_f_w_u8mf8_tumu __riscv_vfncvt_rtz_xu_f_w_u8mf8_tumu
#define vfncvt_xu_f_w_u8mf4_tumu __riscv_vfncvt_xu_f_w_u8mf4_tumu
#define vfncvt_rtz_xu_f_w_u8mf4_tumu __riscv_vfncvt_rtz_xu_f_w_u8mf4_tumu
#define vfncvt_xu_f_w_u8mf2_tumu __riscv_vfncvt_xu_f_w_u8mf2_tumu
#define vfncvt_rtz_xu_f_w_u8mf2_tumu __riscv_vfncvt_rtz_xu_f_w_u8mf2_tumu
#define vfncvt_xu_f_w_u8m1_tumu __riscv_vfncvt_xu_f_w_u8m1_tumu
#define vfncvt_rtz_xu_f_w_u8m1_tumu __riscv_vfncvt_rtz_xu_f_w_u8m1_tumu
#define vfncvt_xu_f_w_u8m2_tumu __riscv_vfncvt_xu_f_w_u8m2_tumu
#define vfncvt_rtz_xu_f_w_u8m2_tumu __riscv_vfncvt_rtz_xu_f_w_u8m2_tumu
#define vfncvt_xu_f_w_u8m4_tumu __riscv_vfncvt_xu_f_w_u8m4_tumu
#define vfncvt_rtz_xu_f_w_u8m4_tumu __riscv_vfncvt_rtz_xu_f_w_u8m4_tumu
#define vfncvt_x_f_w_i16mf4_tumu __riscv_vfncvt_x_f_w_i16mf4_tumu
#define vfncvt_rtz_x_f_w_i16mf4_tumu __riscv_vfncvt_rtz_x_f_w_i16mf4_tumu
#define vfncvt_x_f_w_i16mf2_tumu __riscv_vfncvt_x_f_w_i16mf2_tumu
#define vfncvt_rtz_x_f_w_i16mf2_tumu __riscv_vfncvt_rtz_x_f_w_i16mf2_tumu
#define vfncvt_x_f_w_i16m1_tumu __riscv_vfncvt_x_f_w_i16m1_tumu
#define vfncvt_rtz_x_f_w_i16m1_tumu __riscv_vfncvt_rtz_x_f_w_i16m1_tumu
#define vfncvt_x_f_w_i16m2_tumu __riscv_vfncvt_x_f_w_i16m2_tumu
#define vfncvt_rtz_x_f_w_i16m2_tumu __riscv_vfncvt_rtz_x_f_w_i16m2_tumu
#define vfncvt_x_f_w_i16m4_tumu __riscv_vfncvt_x_f_w_i16m4_tumu
#define vfncvt_rtz_x_f_w_i16m4_tumu __riscv_vfncvt_rtz_x_f_w_i16m4_tumu
#define vncvt_x_x_w_i16mf4_tumu __riscv_vncvt_x_x_w_i16mf4_tumu
#define vncvt_x_x_w_i16mf2_tumu __riscv_vncvt_x_x_w_i16mf2_tumu
#define vncvt_x_x_w_i16m1_tumu __riscv_vncvt_x_x_w_i16m1_tumu
#define vncvt_x_x_w_i16m2_tumu __riscv_vncvt_x_x_w_i16m2_tumu
#define vncvt_x_x_w_i16m4_tumu __riscv_vncvt_x_x_w_i16m4_tumu
#define vncvt_x_x_w_u16mf4_tumu __riscv_vncvt_x_x_w_u16mf4_tumu
#define vncvt_x_x_w_u16mf2_tumu __riscv_vncvt_x_x_w_u16mf2_tumu
#define vncvt_x_x_w_u16m1_tumu __riscv_vncvt_x_x_w_u16m1_tumu
#define vncvt_x_x_w_u16m2_tumu __riscv_vncvt_x_x_w_u16m2_tumu
#define vncvt_x_x_w_u16m4_tumu __riscv_vncvt_x_x_w_u16m4_tumu
#define vfncvt_xu_f_w_u16mf4_tumu __riscv_vfncvt_xu_f_w_u16mf4_tumu
#define vfncvt_rtz_xu_f_w_u16mf4_tumu __riscv_vfncvt_rtz_xu_f_w_u16mf4_tumu
#define vfncvt_xu_f_w_u16mf2_tumu __riscv_vfncvt_xu_f_w_u16mf2_tumu
#define vfncvt_rtz_xu_f_w_u16mf2_tumu __riscv_vfncvt_rtz_xu_f_w_u16mf2_tumu
#define vfncvt_xu_f_w_u16m1_tumu __riscv_vfncvt_xu_f_w_u16m1_tumu
#define vfncvt_rtz_xu_f_w_u16m1_tumu __riscv_vfncvt_rtz_xu_f_w_u16m1_tumu
#define vfncvt_xu_f_w_u16m2_tumu __riscv_vfncvt_xu_f_w_u16m2_tumu
#define vfncvt_rtz_xu_f_w_u16m2_tumu __riscv_vfncvt_rtz_xu_f_w_u16m2_tumu
#define vfncvt_xu_f_w_u16m4_tumu __riscv_vfncvt_xu_f_w_u16m4_tumu
#define vfncvt_rtz_xu_f_w_u16m4_tumu __riscv_vfncvt_rtz_xu_f_w_u16m4_tumu
#define vfncvt_f_x_w_f16mf4_tumu __riscv_vfncvt_f_x_w_f16mf4_tumu
#define vfncvt_f_x_w_f16mf2_tumu __riscv_vfncvt_f_x_w_f16mf2_tumu
#define vfncvt_f_x_w_f16m1_tumu __riscv_vfncvt_f_x_w_f16m1_tumu
#define vfncvt_f_x_w_f16m2_tumu __riscv_vfncvt_f_x_w_f16m2_tumu
#define vfncvt_f_x_w_f16m4_tumu __riscv_vfncvt_f_x_w_f16m4_tumu
#define vfncvt_f_xu_w_f16mf4_tumu __riscv_vfncvt_f_xu_w_f16mf4_tumu
#define vfncvt_f_xu_w_f16mf2_tumu __riscv_vfncvt_f_xu_w_f16mf2_tumu
#define vfncvt_f_xu_w_f16m1_tumu __riscv_vfncvt_f_xu_w_f16m1_tumu
#define vfncvt_f_xu_w_f16m2_tumu __riscv_vfncvt_f_xu_w_f16m2_tumu
#define vfncvt_f_xu_w_f16m4_tumu __riscv_vfncvt_f_xu_w_f16m4_tumu
#define vfncvt_f_f_w_f16mf4_tumu __riscv_vfncvt_f_f_w_f16mf4_tumu
#define vfncvt_rod_f_f_w_f16mf4_tumu __riscv_vfncvt_rod_f_f_w_f16mf4_tumu
#define vfncvt_f_f_w_f16mf2_tumu __riscv_vfncvt_f_f_w_f16mf2_tumu
#define vfncvt_rod_f_f_w_f16mf2_tumu __riscv_vfncvt_rod_f_f_w_f16mf2_tumu
#define vfncvt_f_f_w_f16m1_tumu __riscv_vfncvt_f_f_w_f16m1_tumu
#define vfncvt_rod_f_f_w_f16m1_tumu __riscv_vfncvt_rod_f_f_w_f16m1_tumu
#define vfncvt_f_f_w_f16m2_tumu __riscv_vfncvt_f_f_w_f16m2_tumu
#define vfncvt_rod_f_f_w_f16m2_tumu __riscv_vfncvt_rod_f_f_w_f16m2_tumu
#define vfncvt_f_f_w_f16m4_tumu __riscv_vfncvt_f_f_w_f16m4_tumu
#define vfncvt_rod_f_f_w_f16m4_tumu __riscv_vfncvt_rod_f_f_w_f16m4_tumu
#define vfncvt_x_f_w_i32mf2_tumu __riscv_vfncvt_x_f_w_i32mf2_tumu
#define vfncvt_rtz_x_f_w_i32mf2_tumu __riscv_vfncvt_rtz_x_f_w_i32mf2_tumu
#define vfncvt_x_f_w_i32m1_tumu __riscv_vfncvt_x_f_w_i32m1_tumu
#define vfncvt_rtz_x_f_w_i32m1_tumu __riscv_vfncvt_rtz_x_f_w_i32m1_tumu
#define vfncvt_x_f_w_i32m2_tumu __riscv_vfncvt_x_f_w_i32m2_tumu
#define vfncvt_rtz_x_f_w_i32m2_tumu __riscv_vfncvt_rtz_x_f_w_i32m2_tumu
#define vfncvt_x_f_w_i32m4_tumu __riscv_vfncvt_x_f_w_i32m4_tumu
#define vfncvt_rtz_x_f_w_i32m4_tumu __riscv_vfncvt_rtz_x_f_w_i32m4_tumu
#define vncvt_x_x_w_i32mf2_tumu __riscv_vncvt_x_x_w_i32mf2_tumu
#define vncvt_x_x_w_i32m1_tumu __riscv_vncvt_x_x_w_i32m1_tumu
#define vncvt_x_x_w_i32m2_tumu __riscv_vncvt_x_x_w_i32m2_tumu
#define vncvt_x_x_w_i32m4_tumu __riscv_vncvt_x_x_w_i32m4_tumu
#define vncvt_x_x_w_u32mf2_tumu __riscv_vncvt_x_x_w_u32mf2_tumu
#define vncvt_x_x_w_u32m1_tumu __riscv_vncvt_x_x_w_u32m1_tumu
#define vncvt_x_x_w_u32m2_tumu __riscv_vncvt_x_x_w_u32m2_tumu
#define vncvt_x_x_w_u32m4_tumu __riscv_vncvt_x_x_w_u32m4_tumu
#define vfncvt_xu_f_w_u32mf2_tumu __riscv_vfncvt_xu_f_w_u32mf2_tumu
#define vfncvt_rtz_xu_f_w_u32mf2_tumu __riscv_vfncvt_rtz_xu_f_w_u32mf2_tumu
#define vfncvt_xu_f_w_u32m1_tumu __riscv_vfncvt_xu_f_w_u32m1_tumu
#define vfncvt_rtz_xu_f_w_u32m1_tumu __riscv_vfncvt_rtz_xu_f_w_u32m1_tumu
#define vfncvt_xu_f_w_u32m2_tumu __riscv_vfncvt_xu_f_w_u32m2_tumu
#define vfncvt_rtz_xu_f_w_u32m2_tumu __riscv_vfncvt_rtz_xu_f_w_u32m2_tumu
#define vfncvt_xu_f_w_u32m4_tumu __riscv_vfncvt_xu_f_w_u32m4_tumu
#define vfncvt_rtz_xu_f_w_u32m4_tumu __riscv_vfncvt_rtz_xu_f_w_u32m4_tumu
#define vfncvt_f_x_w_f32mf2_tumu __riscv_vfncvt_f_x_w_f32mf2_tumu
#define vfncvt_f_x_w_f32m1_tumu __riscv_vfncvt_f_x_w_f32m1_tumu
#define vfncvt_f_x_w_f32m2_tumu __riscv_vfncvt_f_x_w_f32m2_tumu
#define vfncvt_f_x_w_f32m4_tumu __riscv_vfncvt_f_x_w_f32m4_tumu
#define vfncvt_f_xu_w_f32mf2_tumu __riscv_vfncvt_f_xu_w_f32mf2_tumu
#define vfncvt_f_xu_w_f32m1_tumu __riscv_vfncvt_f_xu_w_f32m1_tumu
#define vfncvt_f_xu_w_f32m2_tumu __riscv_vfncvt_f_xu_w_f32m2_tumu
#define vfncvt_f_xu_w_f32m4_tumu __riscv_vfncvt_f_xu_w_f32m4_tumu
#define vfncvt_f_f_w_f32mf2_tumu __riscv_vfncvt_f_f_w_f32mf2_tumu
#define vfncvt_rod_f_f_w_f32mf2_tumu __riscv_vfncvt_rod_f_f_w_f32mf2_tumu
#define vfncvt_f_f_w_f32m1_tumu __riscv_vfncvt_f_f_w_f32m1_tumu
#define vfncvt_rod_f_f_w_f32m1_tumu __riscv_vfncvt_rod_f_f_w_f32m1_tumu
#define vfncvt_f_f_w_f32m2_tumu __riscv_vfncvt_f_f_w_f32m2_tumu
#define vfncvt_rod_f_f_w_f32m2_tumu __riscv_vfncvt_rod_f_f_w_f32m2_tumu
#define vfncvt_f_f_w_f32m4_tumu __riscv_vfncvt_f_f_w_f32m4_tumu
#define vfncvt_rod_f_f_w_f32m4_tumu __riscv_vfncvt_rod_f_f_w_f32m4_tumu
// masked functions
#define vfncvt_x_f_w_i8mf8_tama __riscv_vfncvt_x_f_w_i8mf8_m
#define vfncvt_rtz_x_f_w_i8mf8_tama __riscv_vfncvt_rtz_x_f_w_i8mf8_m
#define vfncvt_x_f_w_i8mf4_tama __riscv_vfncvt_x_f_w_i8mf4_m
#define vfncvt_rtz_x_f_w_i8mf4_tama __riscv_vfncvt_rtz_x_f_w_i8mf4_m
#define vfncvt_x_f_w_i8mf2_tama __riscv_vfncvt_x_f_w_i8mf2_m
#define vfncvt_rtz_x_f_w_i8mf2_tama __riscv_vfncvt_rtz_x_f_w_i8mf2_m
#define vfncvt_x_f_w_i8m1_tama __riscv_vfncvt_x_f_w_i8m1_m
#define vfncvt_rtz_x_f_w_i8m1_tama __riscv_vfncvt_rtz_x_f_w_i8m1_m
#define vfncvt_x_f_w_i8m2_tama __riscv_vfncvt_x_f_w_i8m2_m
#define vfncvt_rtz_x_f_w_i8m2_tama __riscv_vfncvt_rtz_x_f_w_i8m2_m
#define vfncvt_x_f_w_i8m4_tama __riscv_vfncvt_x_f_w_i8m4_m
#define vfncvt_rtz_x_f_w_i8m4_tama __riscv_vfncvt_rtz_x_f_w_i8m4_m
#define vncvt_x_x_w_i8mf8_tama __riscv_vncvt_x_x_w_i8mf8_m
#define vncvt_x_x_w_i8mf4_tama __riscv_vncvt_x_x_w_i8mf4_m
#define vncvt_x_x_w_i8mf2_tama __riscv_vncvt_x_x_w_i8mf2_m
#define vncvt_x_x_w_i8m1_tama __riscv_vncvt_x_x_w_i8m1_m
#define vncvt_x_x_w_i8m2_tama __riscv_vncvt_x_x_w_i8m2_m
#define vncvt_x_x_w_i8m4_tama __riscv_vncvt_x_x_w_i8m4_m
#define vncvt_x_x_w_u8mf8_tama __riscv_vncvt_x_x_w_u8mf8_m
#define vncvt_x_x_w_u8mf4_tama __riscv_vncvt_x_x_w_u8mf4_m
#define vncvt_x_x_w_u8mf2_tama __riscv_vncvt_x_x_w_u8mf2_m
#define vncvt_x_x_w_u8m1_tama __riscv_vncvt_x_x_w_u8m1_m
#define vncvt_x_x_w_u8m2_tama __riscv_vncvt_x_x_w_u8m2_m
#define vncvt_x_x_w_u8m4_tama __riscv_vncvt_x_x_w_u8m4_m
#define vfncvt_xu_f_w_u8mf8_tama __riscv_vfncvt_xu_f_w_u8mf8_m
#define vfncvt_rtz_xu_f_w_u8mf8_tama __riscv_vfncvt_rtz_xu_f_w_u8mf8_m
#define vfncvt_xu_f_w_u8mf4_tama __riscv_vfncvt_xu_f_w_u8mf4_m
#define vfncvt_rtz_xu_f_w_u8mf4_tama __riscv_vfncvt_rtz_xu_f_w_u8mf4_m
#define vfncvt_xu_f_w_u8mf2_tama __riscv_vfncvt_xu_f_w_u8mf2_m
#define vfncvt_rtz_xu_f_w_u8mf2_tama __riscv_vfncvt_rtz_xu_f_w_u8mf2_m
#define vfncvt_xu_f_w_u8m1_tama __riscv_vfncvt_xu_f_w_u8m1_m
#define vfncvt_rtz_xu_f_w_u8m1_tama __riscv_vfncvt_rtz_xu_f_w_u8m1_m
#define vfncvt_xu_f_w_u8m2_tama __riscv_vfncvt_xu_f_w_u8m2_m
#define vfncvt_rtz_xu_f_w_u8m2_tama __riscv_vfncvt_rtz_xu_f_w_u8m2_m
#define vfncvt_xu_f_w_u8m4_tama __riscv_vfncvt_xu_f_w_u8m4_m
#define vfncvt_rtz_xu_f_w_u8m4_tama __riscv_vfncvt_rtz_xu_f_w_u8m4_m
#define vfncvt_x_f_w_i16mf4_tama __riscv_vfncvt_x_f_w_i16mf4_m
#define vfncvt_rtz_x_f_w_i16mf4_tama __riscv_vfncvt_rtz_x_f_w_i16mf4_m
#define vfncvt_x_f_w_i16mf2_tama __riscv_vfncvt_x_f_w_i16mf2_m
#define vfncvt_rtz_x_f_w_i16mf2_tama __riscv_vfncvt_rtz_x_f_w_i16mf2_m
#define vfncvt_x_f_w_i16m1_tama __riscv_vfncvt_x_f_w_i16m1_m
#define vfncvt_rtz_x_f_w_i16m1_tama __riscv_vfncvt_rtz_x_f_w_i16m1_m
#define vfncvt_x_f_w_i16m2_tama __riscv_vfncvt_x_f_w_i16m2_m
#define vfncvt_rtz_x_f_w_i16m2_tama __riscv_vfncvt_rtz_x_f_w_i16m2_m
#define vfncvt_x_f_w_i16m4_tama __riscv_vfncvt_x_f_w_i16m4_m
#define vfncvt_rtz_x_f_w_i16m4_tama __riscv_vfncvt_rtz_x_f_w_i16m4_m
#define vncvt_x_x_w_i16mf4_tama __riscv_vncvt_x_x_w_i16mf4_m
#define vncvt_x_x_w_i16mf2_tama __riscv_vncvt_x_x_w_i16mf2_m
#define vncvt_x_x_w_i16m1_tama __riscv_vncvt_x_x_w_i16m1_m
#define vncvt_x_x_w_i16m2_tama __riscv_vncvt_x_x_w_i16m2_m
#define vncvt_x_x_w_i16m4_tama __riscv_vncvt_x_x_w_i16m4_m
#define vncvt_x_x_w_u16mf4_tama __riscv_vncvt_x_x_w_u16mf4_m
#define vncvt_x_x_w_u16mf2_tama __riscv_vncvt_x_x_w_u16mf2_m
#define vncvt_x_x_w_u16m1_tama __riscv_vncvt_x_x_w_u16m1_m
#define vncvt_x_x_w_u16m2_tama __riscv_vncvt_x_x_w_u16m2_m
#define vncvt_x_x_w_u16m4_tama __riscv_vncvt_x_x_w_u16m4_m
#define vfncvt_xu_f_w_u16mf4_tama __riscv_vfncvt_xu_f_w_u16mf4_m
#define vfncvt_rtz_xu_f_w_u16mf4_tama __riscv_vfncvt_rtz_xu_f_w_u16mf4_m
#define vfncvt_xu_f_w_u16mf2_tama __riscv_vfncvt_xu_f_w_u16mf2_m
#define vfncvt_rtz_xu_f_w_u16mf2_tama __riscv_vfncvt_rtz_xu_f_w_u16mf2_m
#define vfncvt_xu_f_w_u16m1_tama __riscv_vfncvt_xu_f_w_u16m1_m
#define vfncvt_rtz_xu_f_w_u16m1_tama __riscv_vfncvt_rtz_xu_f_w_u16m1_m
#define vfncvt_xu_f_w_u16m2_tama __riscv_vfncvt_xu_f_w_u16m2_m
#define vfncvt_rtz_xu_f_w_u16m2_tama __riscv_vfncvt_rtz_xu_f_w_u16m2_m
#define vfncvt_xu_f_w_u16m4_tama __riscv_vfncvt_xu_f_w_u16m4_m
#define vfncvt_rtz_xu_f_w_u16m4_tama __riscv_vfncvt_rtz_xu_f_w_u16m4_m
#define vfncvt_f_x_w_f16mf4_tama __riscv_vfncvt_f_x_w_f16mf4_m
#define vfncvt_f_x_w_f16mf2_tama __riscv_vfncvt_f_x_w_f16mf2_m
#define vfncvt_f_x_w_f16m1_tama __riscv_vfncvt_f_x_w_f16m1_m
#define vfncvt_f_x_w_f16m2_tama __riscv_vfncvt_f_x_w_f16m2_m
#define vfncvt_f_x_w_f16m4_tama __riscv_vfncvt_f_x_w_f16m4_m
#define vfncvt_f_xu_w_f16mf4_tama __riscv_vfncvt_f_xu_w_f16mf4_m
#define vfncvt_f_xu_w_f16mf2_tama __riscv_vfncvt_f_xu_w_f16mf2_m
#define vfncvt_f_xu_w_f16m1_tama __riscv_vfncvt_f_xu_w_f16m1_m
#define vfncvt_f_xu_w_f16m2_tama __riscv_vfncvt_f_xu_w_f16m2_m
#define vfncvt_f_xu_w_f16m4_tama __riscv_vfncvt_f_xu_w_f16m4_m
#define vfncvt_f_f_w_f16mf4_tama __riscv_vfncvt_f_f_w_f16mf4_m
#define vfncvt_rod_f_f_w_f16mf4_tama __riscv_vfncvt_rod_f_f_w_f16mf4_m
#define vfncvt_f_f_w_f16mf2_tama __riscv_vfncvt_f_f_w_f16mf2_m
#define vfncvt_rod_f_f_w_f16mf2_tama __riscv_vfncvt_rod_f_f_w_f16mf2_m
#define vfncvt_f_f_w_f16m1_tama __riscv_vfncvt_f_f_w_f16m1_m
#define vfncvt_rod_f_f_w_f16m1_tama __riscv_vfncvt_rod_f_f_w_f16m1_m
#define vfncvt_f_f_w_f16m2_tama __riscv_vfncvt_f_f_w_f16m2_m
#define vfncvt_rod_f_f_w_f16m2_tama __riscv_vfncvt_rod_f_f_w_f16m2_m
#define vfncvt_f_f_w_f16m4_tama __riscv_vfncvt_f_f_w_f16m4_m
#define vfncvt_rod_f_f_w_f16m4_tama __riscv_vfncvt_rod_f_f_w_f16m4_m
#define vfncvt_x_f_w_i32mf2_tama __riscv_vfncvt_x_f_w_i32mf2_m
#define vfncvt_rtz_x_f_w_i32mf2_tama __riscv_vfncvt_rtz_x_f_w_i32mf2_m
#define vfncvt_x_f_w_i32m1_tama __riscv_vfncvt_x_f_w_i32m1_m
#define vfncvt_rtz_x_f_w_i32m1_tama __riscv_vfncvt_rtz_x_f_w_i32m1_m
#define vfncvt_x_f_w_i32m2_tama __riscv_vfncvt_x_f_w_i32m2_m
#define vfncvt_rtz_x_f_w_i32m2_tama __riscv_vfncvt_rtz_x_f_w_i32m2_m
#define vfncvt_x_f_w_i32m4_tama __riscv_vfncvt_x_f_w_i32m4_m
#define vfncvt_rtz_x_f_w_i32m4_tama __riscv_vfncvt_rtz_x_f_w_i32m4_m
#define vncvt_x_x_w_i32mf2_tama __riscv_vncvt_x_x_w_i32mf2_m
#define vncvt_x_x_w_i32m1_tama __riscv_vncvt_x_x_w_i32m1_m
#define vncvt_x_x_w_i32m2_tama __riscv_vncvt_x_x_w_i32m2_m
#define vncvt_x_x_w_i32m4_tama __riscv_vncvt_x_x_w_i32m4_m
#define vncvt_x_x_w_u32mf2_tama __riscv_vncvt_x_x_w_u32mf2_m
#define vncvt_x_x_w_u32m1_tama __riscv_vncvt_x_x_w_u32m1_m
#define vncvt_x_x_w_u32m2_tama __riscv_vncvt_x_x_w_u32m2_m
#define vncvt_x_x_w_u32m4_tama __riscv_vncvt_x_x_w_u32m4_m
#define vfncvt_xu_f_w_u32mf2_tama __riscv_vfncvt_xu_f_w_u32mf2_m
#define vfncvt_rtz_xu_f_w_u32mf2_tama __riscv_vfncvt_rtz_xu_f_w_u32mf2_m
#define vfncvt_xu_f_w_u32m1_tama __riscv_vfncvt_xu_f_w_u32m1_m
#define vfncvt_rtz_xu_f_w_u32m1_tama __riscv_vfncvt_rtz_xu_f_w_u32m1_m
#define vfncvt_xu_f_w_u32m2_tama __riscv_vfncvt_xu_f_w_u32m2_m
#define vfncvt_rtz_xu_f_w_u32m2_tama __riscv_vfncvt_rtz_xu_f_w_u32m2_m
#define vfncvt_xu_f_w_u32m4_tama __riscv_vfncvt_xu_f_w_u32m4_m
#define vfncvt_rtz_xu_f_w_u32m4_tama __riscv_vfncvt_rtz_xu_f_w_u32m4_m
#define vfncvt_f_x_w_f32mf2_tama __riscv_vfncvt_f_x_w_f32mf2_m
#define vfncvt_f_x_w_f32m1_tama __riscv_vfncvt_f_x_w_f32m1_m
#define vfncvt_f_x_w_f32m2_tama __riscv_vfncvt_f_x_w_f32m2_m
#define vfncvt_f_x_w_f32m4_tama __riscv_vfncvt_f_x_w_f32m4_m
#define vfncvt_f_xu_w_f32mf2_tama __riscv_vfncvt_f_xu_w_f32mf2_m
#define vfncvt_f_xu_w_f32m1_tama __riscv_vfncvt_f_xu_w_f32m1_m
#define vfncvt_f_xu_w_f32m2_tama __riscv_vfncvt_f_xu_w_f32m2_m
#define vfncvt_f_xu_w_f32m4_tama __riscv_vfncvt_f_xu_w_f32m4_m
#define vfncvt_f_f_w_f32mf2_tama __riscv_vfncvt_f_f_w_f32mf2_m
#define vfncvt_rod_f_f_w_f32mf2_tama __riscv_vfncvt_rod_f_f_w_f32mf2_m
#define vfncvt_f_f_w_f32m1_tama __riscv_vfncvt_f_f_w_f32m1_m
#define vfncvt_rod_f_f_w_f32m1_tama __riscv_vfncvt_rod_f_f_w_f32m1_m
#define vfncvt_f_f_w_f32m2_tama __riscv_vfncvt_f_f_w_f32m2_m
#define vfncvt_rod_f_f_w_f32m2_tama __riscv_vfncvt_rod_f_f_w_f32m2_m
#define vfncvt_f_f_w_f32m4_tama __riscv_vfncvt_f_f_w_f32m4_m
#define vfncvt_rod_f_f_w_f32m4_tama __riscv_vfncvt_rod_f_f_w_f32m4_m
// masked functions
#define vfncvt_x_f_w_i8mf8_tamu __riscv_vfncvt_x_f_w_i8mf8_mu
#define vfncvt_rtz_x_f_w_i8mf8_tamu __riscv_vfncvt_rtz_x_f_w_i8mf8_mu
#define vfncvt_x_f_w_i8mf4_tamu __riscv_vfncvt_x_f_w_i8mf4_mu
#define vfncvt_rtz_x_f_w_i8mf4_tamu __riscv_vfncvt_rtz_x_f_w_i8mf4_mu
#define vfncvt_x_f_w_i8mf2_tamu __riscv_vfncvt_x_f_w_i8mf2_mu
#define vfncvt_rtz_x_f_w_i8mf2_tamu __riscv_vfncvt_rtz_x_f_w_i8mf2_mu
#define vfncvt_x_f_w_i8m1_tamu __riscv_vfncvt_x_f_w_i8m1_mu
#define vfncvt_rtz_x_f_w_i8m1_tamu __riscv_vfncvt_rtz_x_f_w_i8m1_mu
#define vfncvt_x_f_w_i8m2_tamu __riscv_vfncvt_x_f_w_i8m2_mu
#define vfncvt_rtz_x_f_w_i8m2_tamu __riscv_vfncvt_rtz_x_f_w_i8m2_mu
#define vfncvt_x_f_w_i8m4_tamu __riscv_vfncvt_x_f_w_i8m4_mu
#define vfncvt_rtz_x_f_w_i8m4_tamu __riscv_vfncvt_rtz_x_f_w_i8m4_mu
#define vncvt_x_x_w_i8mf8_tamu __riscv_vncvt_x_x_w_i8mf8_mu
#define vncvt_x_x_w_i8mf4_tamu __riscv_vncvt_x_x_w_i8mf4_mu
#define vncvt_x_x_w_i8mf2_tamu __riscv_vncvt_x_x_w_i8mf2_mu
#define vncvt_x_x_w_i8m1_tamu __riscv_vncvt_x_x_w_i8m1_mu
#define vncvt_x_x_w_i8m2_tamu __riscv_vncvt_x_x_w_i8m2_mu
#define vncvt_x_x_w_i8m4_tamu __riscv_vncvt_x_x_w_i8m4_mu
#define vncvt_x_x_w_u8mf8_tamu __riscv_vncvt_x_x_w_u8mf8_mu
#define vncvt_x_x_w_u8mf4_tamu __riscv_vncvt_x_x_w_u8mf4_mu
#define vncvt_x_x_w_u8mf2_tamu __riscv_vncvt_x_x_w_u8mf2_mu
#define vncvt_x_x_w_u8m1_tamu __riscv_vncvt_x_x_w_u8m1_mu
#define vncvt_x_x_w_u8m2_tamu __riscv_vncvt_x_x_w_u8m2_mu
#define vncvt_x_x_w_u8m4_tamu __riscv_vncvt_x_x_w_u8m4_mu
#define vfncvt_xu_f_w_u8mf8_tamu __riscv_vfncvt_xu_f_w_u8mf8_mu
#define vfncvt_rtz_xu_f_w_u8mf8_tamu __riscv_vfncvt_rtz_xu_f_w_u8mf8_mu
#define vfncvt_xu_f_w_u8mf4_tamu __riscv_vfncvt_xu_f_w_u8mf4_mu
#define vfncvt_rtz_xu_f_w_u8mf4_tamu __riscv_vfncvt_rtz_xu_f_w_u8mf4_mu
#define vfncvt_xu_f_w_u8mf2_tamu __riscv_vfncvt_xu_f_w_u8mf2_mu
#define vfncvt_rtz_xu_f_w_u8mf2_tamu __riscv_vfncvt_rtz_xu_f_w_u8mf2_mu
#define vfncvt_xu_f_w_u8m1_tamu __riscv_vfncvt_xu_f_w_u8m1_mu
#define vfncvt_rtz_xu_f_w_u8m1_tamu __riscv_vfncvt_rtz_xu_f_w_u8m1_mu
#define vfncvt_xu_f_w_u8m2_tamu __riscv_vfncvt_xu_f_w_u8m2_mu
#define vfncvt_rtz_xu_f_w_u8m2_tamu __riscv_vfncvt_rtz_xu_f_w_u8m2_mu
#define vfncvt_xu_f_w_u8m4_tamu __riscv_vfncvt_xu_f_w_u8m4_mu
#define vfncvt_rtz_xu_f_w_u8m4_tamu __riscv_vfncvt_rtz_xu_f_w_u8m4_mu
#define vfncvt_x_f_w_i16mf4_tamu __riscv_vfncvt_x_f_w_i16mf4_mu
#define vfncvt_rtz_x_f_w_i16mf4_tamu __riscv_vfncvt_rtz_x_f_w_i16mf4_mu
#define vfncvt_x_f_w_i16mf2_tamu __riscv_vfncvt_x_f_w_i16mf2_mu
#define vfncvt_rtz_x_f_w_i16mf2_tamu __riscv_vfncvt_rtz_x_f_w_i16mf2_mu
#define vfncvt_x_f_w_i16m1_tamu __riscv_vfncvt_x_f_w_i16m1_mu
#define vfncvt_rtz_x_f_w_i16m1_tamu __riscv_vfncvt_rtz_x_f_w_i16m1_mu
#define vfncvt_x_f_w_i16m2_tamu __riscv_vfncvt_x_f_w_i16m2_mu
#define vfncvt_rtz_x_f_w_i16m2_tamu __riscv_vfncvt_rtz_x_f_w_i16m2_mu
#define vfncvt_x_f_w_i16m4_tamu __riscv_vfncvt_x_f_w_i16m4_mu
#define vfncvt_rtz_x_f_w_i16m4_tamu __riscv_vfncvt_rtz_x_f_w_i16m4_mu
#define vncvt_x_x_w_i16mf4_tamu __riscv_vncvt_x_x_w_i16mf4_mu
#define vncvt_x_x_w_i16mf2_tamu __riscv_vncvt_x_x_w_i16mf2_mu
#define vncvt_x_x_w_i16m1_tamu __riscv_vncvt_x_x_w_i16m1_mu
#define vncvt_x_x_w_i16m2_tamu __riscv_vncvt_x_x_w_i16m2_mu
#define vncvt_x_x_w_i16m4_tamu __riscv_vncvt_x_x_w_i16m4_mu
#define vncvt_x_x_w_u16mf4_tamu __riscv_vncvt_x_x_w_u16mf4_mu
#define vncvt_x_x_w_u16mf2_tamu __riscv_vncvt_x_x_w_u16mf2_mu
#define vncvt_x_x_w_u16m1_tamu __riscv_vncvt_x_x_w_u16m1_mu
#define vncvt_x_x_w_u16m2_tamu __riscv_vncvt_x_x_w_u16m2_mu
#define vncvt_x_x_w_u16m4_tamu __riscv_vncvt_x_x_w_u16m4_mu
#define vfncvt_xu_f_w_u16mf4_tamu __riscv_vfncvt_xu_f_w_u16mf4_mu
#define vfncvt_rtz_xu_f_w_u16mf4_tamu __riscv_vfncvt_rtz_xu_f_w_u16mf4_mu
#define vfncvt_xu_f_w_u16mf2_tamu __riscv_vfncvt_xu_f_w_u16mf2_mu
#define vfncvt_rtz_xu_f_w_u16mf2_tamu __riscv_vfncvt_rtz_xu_f_w_u16mf2_mu
#define vfncvt_xu_f_w_u16m1_tamu __riscv_vfncvt_xu_f_w_u16m1_mu
#define vfncvt_rtz_xu_f_w_u16m1_tamu __riscv_vfncvt_rtz_xu_f_w_u16m1_mu
#define vfncvt_xu_f_w_u16m2_tamu __riscv_vfncvt_xu_f_w_u16m2_mu
#define vfncvt_rtz_xu_f_w_u16m2_tamu __riscv_vfncvt_rtz_xu_f_w_u16m2_mu
#define vfncvt_xu_f_w_u16m4_tamu __riscv_vfncvt_xu_f_w_u16m4_mu
#define vfncvt_rtz_xu_f_w_u16m4_tamu __riscv_vfncvt_rtz_xu_f_w_u16m4_mu
#define vfncvt_f_x_w_f16mf4_tamu __riscv_vfncvt_f_x_w_f16mf4_mu
#define vfncvt_f_x_w_f16mf2_tamu __riscv_vfncvt_f_x_w_f16mf2_mu
#define vfncvt_f_x_w_f16m1_tamu __riscv_vfncvt_f_x_w_f16m1_mu
#define vfncvt_f_x_w_f16m2_tamu __riscv_vfncvt_f_x_w_f16m2_mu
#define vfncvt_f_x_w_f16m4_tamu __riscv_vfncvt_f_x_w_f16m4_mu
#define vfncvt_f_xu_w_f16mf4_tamu __riscv_vfncvt_f_xu_w_f16mf4_mu
#define vfncvt_f_xu_w_f16mf2_tamu __riscv_vfncvt_f_xu_w_f16mf2_mu
#define vfncvt_f_xu_w_f16m1_tamu __riscv_vfncvt_f_xu_w_f16m1_mu
#define vfncvt_f_xu_w_f16m2_tamu __riscv_vfncvt_f_xu_w_f16m2_mu
#define vfncvt_f_xu_w_f16m4_tamu __riscv_vfncvt_f_xu_w_f16m4_mu
#define vfncvt_f_f_w_f16mf4_tamu __riscv_vfncvt_f_f_w_f16mf4_mu
#define vfncvt_rod_f_f_w_f16mf4_tamu __riscv_vfncvt_rod_f_f_w_f16mf4_mu
#define vfncvt_f_f_w_f16mf2_tamu __riscv_vfncvt_f_f_w_f16mf2_mu
#define vfncvt_rod_f_f_w_f16mf2_tamu __riscv_vfncvt_rod_f_f_w_f16mf2_mu
#define vfncvt_f_f_w_f16m1_tamu __riscv_vfncvt_f_f_w_f16m1_mu
#define vfncvt_rod_f_f_w_f16m1_tamu __riscv_vfncvt_rod_f_f_w_f16m1_mu
#define vfncvt_f_f_w_f16m2_tamu __riscv_vfncvt_f_f_w_f16m2_mu
#define vfncvt_rod_f_f_w_f16m2_tamu __riscv_vfncvt_rod_f_f_w_f16m2_mu
#define vfncvt_f_f_w_f16m4_tamu __riscv_vfncvt_f_f_w_f16m4_mu
#define vfncvt_rod_f_f_w_f16m4_tamu __riscv_vfncvt_rod_f_f_w_f16m4_mu
#define vfncvt_x_f_w_i32mf2_tamu __riscv_vfncvt_x_f_w_i32mf2_mu
#define vfncvt_rtz_x_f_w_i32mf2_tamu __riscv_vfncvt_rtz_x_f_w_i32mf2_mu
#define vfncvt_x_f_w_i32m1_tamu __riscv_vfncvt_x_f_w_i32m1_mu
#define vfncvt_rtz_x_f_w_i32m1_tamu __riscv_vfncvt_rtz_x_f_w_i32m1_mu
#define vfncvt_x_f_w_i32m2_tamu __riscv_vfncvt_x_f_w_i32m2_mu
#define vfncvt_rtz_x_f_w_i32m2_tamu __riscv_vfncvt_rtz_x_f_w_i32m2_mu
#define vfncvt_x_f_w_i32m4_tamu __riscv_vfncvt_x_f_w_i32m4_mu
#define vfncvt_rtz_x_f_w_i32m4_tamu __riscv_vfncvt_rtz_x_f_w_i32m4_mu
#define vncvt_x_x_w_i32mf2_tamu __riscv_vncvt_x_x_w_i32mf2_mu
#define vncvt_x_x_w_i32m1_tamu __riscv_vncvt_x_x_w_i32m1_mu
#define vncvt_x_x_w_i32m2_tamu __riscv_vncvt_x_x_w_i32m2_mu
#define vncvt_x_x_w_i32m4_tamu __riscv_vncvt_x_x_w_i32m4_mu
#define vncvt_x_x_w_u32mf2_tamu __riscv_vncvt_x_x_w_u32mf2_mu
#define vncvt_x_x_w_u32m1_tamu __riscv_vncvt_x_x_w_u32m1_mu
#define vncvt_x_x_w_u32m2_tamu __riscv_vncvt_x_x_w_u32m2_mu
#define vncvt_x_x_w_u32m4_tamu __riscv_vncvt_x_x_w_u32m4_mu
#define vfncvt_xu_f_w_u32mf2_tamu __riscv_vfncvt_xu_f_w_u32mf2_mu
#define vfncvt_rtz_xu_f_w_u32mf2_tamu __riscv_vfncvt_rtz_xu_f_w_u32mf2_mu
#define vfncvt_xu_f_w_u32m1_tamu __riscv_vfncvt_xu_f_w_u32m1_mu
#define vfncvt_rtz_xu_f_w_u32m1_tamu __riscv_vfncvt_rtz_xu_f_w_u32m1_mu
#define vfncvt_xu_f_w_u32m2_tamu __riscv_vfncvt_xu_f_w_u32m2_mu
#define vfncvt_rtz_xu_f_w_u32m2_tamu __riscv_vfncvt_rtz_xu_f_w_u32m2_mu
#define vfncvt_xu_f_w_u32m4_tamu __riscv_vfncvt_xu_f_w_u32m4_mu
#define vfncvt_rtz_xu_f_w_u32m4_tamu __riscv_vfncvt_rtz_xu_f_w_u32m4_mu
#define vfncvt_f_x_w_f32mf2_tamu __riscv_vfncvt_f_x_w_f32mf2_mu
#define vfncvt_f_x_w_f32m1_tamu __riscv_vfncvt_f_x_w_f32m1_mu
#define vfncvt_f_x_w_f32m2_tamu __riscv_vfncvt_f_x_w_f32m2_mu
#define vfncvt_f_x_w_f32m4_tamu __riscv_vfncvt_f_x_w_f32m4_mu
#define vfncvt_f_xu_w_f32mf2_tamu __riscv_vfncvt_f_xu_w_f32mf2_mu
#define vfncvt_f_xu_w_f32m1_tamu __riscv_vfncvt_f_xu_w_f32m1_mu
#define vfncvt_f_xu_w_f32m2_tamu __riscv_vfncvt_f_xu_w_f32m2_mu
#define vfncvt_f_xu_w_f32m4_tamu __riscv_vfncvt_f_xu_w_f32m4_mu
#define vfncvt_f_f_w_f32mf2_tamu __riscv_vfncvt_f_f_w_f32mf2_mu
#define vfncvt_rod_f_f_w_f32mf2_tamu __riscv_vfncvt_rod_f_f_w_f32mf2_mu
#define vfncvt_f_f_w_f32m1_tamu __riscv_vfncvt_f_f_w_f32m1_mu
#define vfncvt_rod_f_f_w_f32m1_tamu __riscv_vfncvt_rod_f_f_w_f32m1_mu
#define vfncvt_f_f_w_f32m2_tamu __riscv_vfncvt_f_f_w_f32m2_mu
#define vfncvt_rod_f_f_w_f32m2_tamu __riscv_vfncvt_rod_f_f_w_f32m2_mu
#define vfncvt_f_f_w_f32m4_tamu __riscv_vfncvt_f_f_w_f32m4_mu
#define vfncvt_rod_f_f_w_f32m4_tamu __riscv_vfncvt_rod_f_f_w_f32m4_mu
#define vredsum_vs_i8mf8_i8m1_tu __riscv_vredsum_vs_i8mf8_i8m1_tu
#define vredsum_vs_i8mf4_i8m1_tu __riscv_vredsum_vs_i8mf4_i8m1_tu
#define vredsum_vs_i8mf2_i8m1_tu __riscv_vredsum_vs_i8mf2_i8m1_tu
#define vredsum_vs_i8m1_i8m1_tu __riscv_vredsum_vs_i8m1_i8m1_tu
#define vredsum_vs_i8m2_i8m1_tu __riscv_vredsum_vs_i8m2_i8m1_tu
#define vredsum_vs_i8m4_i8m1_tu __riscv_vredsum_vs_i8m4_i8m1_tu
#define vredsum_vs_i8m8_i8m1_tu __riscv_vredsum_vs_i8m8_i8m1_tu
#define vredsum_vs_i16mf4_i16m1_tu __riscv_vredsum_vs_i16mf4_i16m1_tu
#define vredsum_vs_i16mf2_i16m1_tu __riscv_vredsum_vs_i16mf2_i16m1_tu
#define vredsum_vs_i16m1_i16m1_tu __riscv_vredsum_vs_i16m1_i16m1_tu
#define vredsum_vs_i16m2_i16m1_tu __riscv_vredsum_vs_i16m2_i16m1_tu
#define vredsum_vs_i16m4_i16m1_tu __riscv_vredsum_vs_i16m4_i16m1_tu
#define vredsum_vs_i16m8_i16m1_tu __riscv_vredsum_vs_i16m8_i16m1_tu
#define vredsum_vs_i32mf2_i32m1_tu __riscv_vredsum_vs_i32mf2_i32m1_tu
#define vredsum_vs_i32m1_i32m1_tu __riscv_vredsum_vs_i32m1_i32m1_tu
#define vredsum_vs_i32m2_i32m1_tu __riscv_vredsum_vs_i32m2_i32m1_tu
#define vredsum_vs_i32m4_i32m1_tu __riscv_vredsum_vs_i32m4_i32m1_tu
#define vredsum_vs_i32m8_i32m1_tu __riscv_vredsum_vs_i32m8_i32m1_tu
#define vredsum_vs_i64m1_i64m1_tu __riscv_vredsum_vs_i64m1_i64m1_tu
#define vredsum_vs_i64m2_i64m1_tu __riscv_vredsum_vs_i64m2_i64m1_tu
#define vredsum_vs_i64m4_i64m1_tu __riscv_vredsum_vs_i64m4_i64m1_tu
#define vredsum_vs_i64m8_i64m1_tu __riscv_vredsum_vs_i64m8_i64m1_tu
#define vredmax_vs_i8mf8_i8m1_tu __riscv_vredmax_vs_i8mf8_i8m1_tu
#define vredmax_vs_i8mf4_i8m1_tu __riscv_vredmax_vs_i8mf4_i8m1_tu
#define vredmax_vs_i8mf2_i8m1_tu __riscv_vredmax_vs_i8mf2_i8m1_tu
#define vredmax_vs_i8m1_i8m1_tu __riscv_vredmax_vs_i8m1_i8m1_tu
#define vredmax_vs_i8m2_i8m1_tu __riscv_vredmax_vs_i8m2_i8m1_tu
#define vredmax_vs_i8m4_i8m1_tu __riscv_vredmax_vs_i8m4_i8m1_tu
#define vredmax_vs_i8m8_i8m1_tu __riscv_vredmax_vs_i8m8_i8m1_tu
#define vredmax_vs_i16mf4_i16m1_tu __riscv_vredmax_vs_i16mf4_i16m1_tu
#define vredmax_vs_i16mf2_i16m1_tu __riscv_vredmax_vs_i16mf2_i16m1_tu
#define vredmax_vs_i16m1_i16m1_tu __riscv_vredmax_vs_i16m1_i16m1_tu
#define vredmax_vs_i16m2_i16m1_tu __riscv_vredmax_vs_i16m2_i16m1_tu
#define vredmax_vs_i16m4_i16m1_tu __riscv_vredmax_vs_i16m4_i16m1_tu
#define vredmax_vs_i16m8_i16m1_tu __riscv_vredmax_vs_i16m8_i16m1_tu
#define vredmax_vs_i32mf2_i32m1_tu __riscv_vredmax_vs_i32mf2_i32m1_tu
#define vredmax_vs_i32m1_i32m1_tu __riscv_vredmax_vs_i32m1_i32m1_tu
#define vredmax_vs_i32m2_i32m1_tu __riscv_vredmax_vs_i32m2_i32m1_tu
#define vredmax_vs_i32m4_i32m1_tu __riscv_vredmax_vs_i32m4_i32m1_tu
#define vredmax_vs_i32m8_i32m1_tu __riscv_vredmax_vs_i32m8_i32m1_tu
#define vredmax_vs_i64m1_i64m1_tu __riscv_vredmax_vs_i64m1_i64m1_tu
#define vredmax_vs_i64m2_i64m1_tu __riscv_vredmax_vs_i64m2_i64m1_tu
#define vredmax_vs_i64m4_i64m1_tu __riscv_vredmax_vs_i64m4_i64m1_tu
#define vredmax_vs_i64m8_i64m1_tu __riscv_vredmax_vs_i64m8_i64m1_tu
#define vredmin_vs_i8mf8_i8m1_tu __riscv_vredmin_vs_i8mf8_i8m1_tu
#define vredmin_vs_i8mf4_i8m1_tu __riscv_vredmin_vs_i8mf4_i8m1_tu
#define vredmin_vs_i8mf2_i8m1_tu __riscv_vredmin_vs_i8mf2_i8m1_tu
#define vredmin_vs_i8m1_i8m1_tu __riscv_vredmin_vs_i8m1_i8m1_tu
#define vredmin_vs_i8m2_i8m1_tu __riscv_vredmin_vs_i8m2_i8m1_tu
#define vredmin_vs_i8m4_i8m1_tu __riscv_vredmin_vs_i8m4_i8m1_tu
#define vredmin_vs_i8m8_i8m1_tu __riscv_vredmin_vs_i8m8_i8m1_tu
#define vredmin_vs_i16mf4_i16m1_tu __riscv_vredmin_vs_i16mf4_i16m1_tu
#define vredmin_vs_i16mf2_i16m1_tu __riscv_vredmin_vs_i16mf2_i16m1_tu
#define vredmin_vs_i16m1_i16m1_tu __riscv_vredmin_vs_i16m1_i16m1_tu
#define vredmin_vs_i16m2_i16m1_tu __riscv_vredmin_vs_i16m2_i16m1_tu
#define vredmin_vs_i16m4_i16m1_tu __riscv_vredmin_vs_i16m4_i16m1_tu
#define vredmin_vs_i16m8_i16m1_tu __riscv_vredmin_vs_i16m8_i16m1_tu
#define vredmin_vs_i32mf2_i32m1_tu __riscv_vredmin_vs_i32mf2_i32m1_tu
#define vredmin_vs_i32m1_i32m1_tu __riscv_vredmin_vs_i32m1_i32m1_tu
#define vredmin_vs_i32m2_i32m1_tu __riscv_vredmin_vs_i32m2_i32m1_tu
#define vredmin_vs_i32m4_i32m1_tu __riscv_vredmin_vs_i32m4_i32m1_tu
#define vredmin_vs_i32m8_i32m1_tu __riscv_vredmin_vs_i32m8_i32m1_tu
#define vredmin_vs_i64m1_i64m1_tu __riscv_vredmin_vs_i64m1_i64m1_tu
#define vredmin_vs_i64m2_i64m1_tu __riscv_vredmin_vs_i64m2_i64m1_tu
#define vredmin_vs_i64m4_i64m1_tu __riscv_vredmin_vs_i64m4_i64m1_tu
#define vredmin_vs_i64m8_i64m1_tu __riscv_vredmin_vs_i64m8_i64m1_tu
#define vredand_vs_i8mf8_i8m1_tu __riscv_vredand_vs_i8mf8_i8m1_tu
#define vredand_vs_i8mf4_i8m1_tu __riscv_vredand_vs_i8mf4_i8m1_tu
#define vredand_vs_i8mf2_i8m1_tu __riscv_vredand_vs_i8mf2_i8m1_tu
#define vredand_vs_i8m1_i8m1_tu __riscv_vredand_vs_i8m1_i8m1_tu
#define vredand_vs_i8m2_i8m1_tu __riscv_vredand_vs_i8m2_i8m1_tu
#define vredand_vs_i8m4_i8m1_tu __riscv_vredand_vs_i8m4_i8m1_tu
#define vredand_vs_i8m8_i8m1_tu __riscv_vredand_vs_i8m8_i8m1_tu
#define vredand_vs_i16mf4_i16m1_tu __riscv_vredand_vs_i16mf4_i16m1_tu
#define vredand_vs_i16mf2_i16m1_tu __riscv_vredand_vs_i16mf2_i16m1_tu
#define vredand_vs_i16m1_i16m1_tu __riscv_vredand_vs_i16m1_i16m1_tu
#define vredand_vs_i16m2_i16m1_tu __riscv_vredand_vs_i16m2_i16m1_tu
#define vredand_vs_i16m4_i16m1_tu __riscv_vredand_vs_i16m4_i16m1_tu
#define vredand_vs_i16m8_i16m1_tu __riscv_vredand_vs_i16m8_i16m1_tu
#define vredand_vs_i32mf2_i32m1_tu __riscv_vredand_vs_i32mf2_i32m1_tu
#define vredand_vs_i32m1_i32m1_tu __riscv_vredand_vs_i32m1_i32m1_tu
#define vredand_vs_i32m2_i32m1_tu __riscv_vredand_vs_i32m2_i32m1_tu
#define vredand_vs_i32m4_i32m1_tu __riscv_vredand_vs_i32m4_i32m1_tu
#define vredand_vs_i32m8_i32m1_tu __riscv_vredand_vs_i32m8_i32m1_tu
#define vredand_vs_i64m1_i64m1_tu __riscv_vredand_vs_i64m1_i64m1_tu
#define vredand_vs_i64m2_i64m1_tu __riscv_vredand_vs_i64m2_i64m1_tu
#define vredand_vs_i64m4_i64m1_tu __riscv_vredand_vs_i64m4_i64m1_tu
#define vredand_vs_i64m8_i64m1_tu __riscv_vredand_vs_i64m8_i64m1_tu
#define vredor_vs_i8mf8_i8m1_tu __riscv_vredor_vs_i8mf8_i8m1_tu
#define vredor_vs_i8mf4_i8m1_tu __riscv_vredor_vs_i8mf4_i8m1_tu
#define vredor_vs_i8mf2_i8m1_tu __riscv_vredor_vs_i8mf2_i8m1_tu
#define vredor_vs_i8m1_i8m1_tu __riscv_vredor_vs_i8m1_i8m1_tu
#define vredor_vs_i8m2_i8m1_tu __riscv_vredor_vs_i8m2_i8m1_tu
#define vredor_vs_i8m4_i8m1_tu __riscv_vredor_vs_i8m4_i8m1_tu
#define vredor_vs_i8m8_i8m1_tu __riscv_vredor_vs_i8m8_i8m1_tu
#define vredor_vs_i16mf4_i16m1_tu __riscv_vredor_vs_i16mf4_i16m1_tu
#define vredor_vs_i16mf2_i16m1_tu __riscv_vredor_vs_i16mf2_i16m1_tu
#define vredor_vs_i16m1_i16m1_tu __riscv_vredor_vs_i16m1_i16m1_tu
#define vredor_vs_i16m2_i16m1_tu __riscv_vredor_vs_i16m2_i16m1_tu
#define vredor_vs_i16m4_i16m1_tu __riscv_vredor_vs_i16m4_i16m1_tu
#define vredor_vs_i16m8_i16m1_tu __riscv_vredor_vs_i16m8_i16m1_tu
#define vredor_vs_i32mf2_i32m1_tu __riscv_vredor_vs_i32mf2_i32m1_tu
#define vredor_vs_i32m1_i32m1_tu __riscv_vredor_vs_i32m1_i32m1_tu
#define vredor_vs_i32m2_i32m1_tu __riscv_vredor_vs_i32m2_i32m1_tu
#define vredor_vs_i32m4_i32m1_tu __riscv_vredor_vs_i32m4_i32m1_tu
#define vredor_vs_i32m8_i32m1_tu __riscv_vredor_vs_i32m8_i32m1_tu
#define vredor_vs_i64m1_i64m1_tu __riscv_vredor_vs_i64m1_i64m1_tu
#define vredor_vs_i64m2_i64m1_tu __riscv_vredor_vs_i64m2_i64m1_tu
#define vredor_vs_i64m4_i64m1_tu __riscv_vredor_vs_i64m4_i64m1_tu
#define vredor_vs_i64m8_i64m1_tu __riscv_vredor_vs_i64m8_i64m1_tu
#define vredxor_vs_i8mf8_i8m1_tu __riscv_vredxor_vs_i8mf8_i8m1_tu
#define vredxor_vs_i8mf4_i8m1_tu __riscv_vredxor_vs_i8mf4_i8m1_tu
#define vredxor_vs_i8mf2_i8m1_tu __riscv_vredxor_vs_i8mf2_i8m1_tu
#define vredxor_vs_i8m1_i8m1_tu __riscv_vredxor_vs_i8m1_i8m1_tu
#define vredxor_vs_i8m2_i8m1_tu __riscv_vredxor_vs_i8m2_i8m1_tu
#define vredxor_vs_i8m4_i8m1_tu __riscv_vredxor_vs_i8m4_i8m1_tu
#define vredxor_vs_i8m8_i8m1_tu __riscv_vredxor_vs_i8m8_i8m1_tu
#define vredxor_vs_i16mf4_i16m1_tu __riscv_vredxor_vs_i16mf4_i16m1_tu
#define vredxor_vs_i16mf2_i16m1_tu __riscv_vredxor_vs_i16mf2_i16m1_tu
#define vredxor_vs_i16m1_i16m1_tu __riscv_vredxor_vs_i16m1_i16m1_tu
#define vredxor_vs_i16m2_i16m1_tu __riscv_vredxor_vs_i16m2_i16m1_tu
#define vredxor_vs_i16m4_i16m1_tu __riscv_vredxor_vs_i16m4_i16m1_tu
#define vredxor_vs_i16m8_i16m1_tu __riscv_vredxor_vs_i16m8_i16m1_tu
#define vredxor_vs_i32mf2_i32m1_tu __riscv_vredxor_vs_i32mf2_i32m1_tu
#define vredxor_vs_i32m1_i32m1_tu __riscv_vredxor_vs_i32m1_i32m1_tu
#define vredxor_vs_i32m2_i32m1_tu __riscv_vredxor_vs_i32m2_i32m1_tu
#define vredxor_vs_i32m4_i32m1_tu __riscv_vredxor_vs_i32m4_i32m1_tu
#define vredxor_vs_i32m8_i32m1_tu __riscv_vredxor_vs_i32m8_i32m1_tu
#define vredxor_vs_i64m1_i64m1_tu __riscv_vredxor_vs_i64m1_i64m1_tu
#define vredxor_vs_i64m2_i64m1_tu __riscv_vredxor_vs_i64m2_i64m1_tu
#define vredxor_vs_i64m4_i64m1_tu __riscv_vredxor_vs_i64m4_i64m1_tu
#define vredxor_vs_i64m8_i64m1_tu __riscv_vredxor_vs_i64m8_i64m1_tu
#define vredsum_vs_u8mf8_u8m1_tu __riscv_vredsum_vs_u8mf8_u8m1_tu
#define vredsum_vs_u8mf4_u8m1_tu __riscv_vredsum_vs_u8mf4_u8m1_tu
#define vredsum_vs_u8mf2_u8m1_tu __riscv_vredsum_vs_u8mf2_u8m1_tu
#define vredsum_vs_u8m1_u8m1_tu __riscv_vredsum_vs_u8m1_u8m1_tu
#define vredsum_vs_u8m2_u8m1_tu __riscv_vredsum_vs_u8m2_u8m1_tu
#define vredsum_vs_u8m4_u8m1_tu __riscv_vredsum_vs_u8m4_u8m1_tu
#define vredsum_vs_u8m8_u8m1_tu __riscv_vredsum_vs_u8m8_u8m1_tu
#define vredsum_vs_u16mf4_u16m1_tu __riscv_vredsum_vs_u16mf4_u16m1_tu
#define vredsum_vs_u16mf2_u16m1_tu __riscv_vredsum_vs_u16mf2_u16m1_tu
#define vredsum_vs_u16m1_u16m1_tu __riscv_vredsum_vs_u16m1_u16m1_tu
#define vredsum_vs_u16m2_u16m1_tu __riscv_vredsum_vs_u16m2_u16m1_tu
#define vredsum_vs_u16m4_u16m1_tu __riscv_vredsum_vs_u16m4_u16m1_tu
#define vredsum_vs_u16m8_u16m1_tu __riscv_vredsum_vs_u16m8_u16m1_tu
#define vredsum_vs_u32mf2_u32m1_tu __riscv_vredsum_vs_u32mf2_u32m1_tu
#define vredsum_vs_u32m1_u32m1_tu __riscv_vredsum_vs_u32m1_u32m1_tu
#define vredsum_vs_u32m2_u32m1_tu __riscv_vredsum_vs_u32m2_u32m1_tu
#define vredsum_vs_u32m4_u32m1_tu __riscv_vredsum_vs_u32m4_u32m1_tu
#define vredsum_vs_u32m8_u32m1_tu __riscv_vredsum_vs_u32m8_u32m1_tu
#define vredsum_vs_u64m1_u64m1_tu __riscv_vredsum_vs_u64m1_u64m1_tu
#define vredsum_vs_u64m2_u64m1_tu __riscv_vredsum_vs_u64m2_u64m1_tu
#define vredsum_vs_u64m4_u64m1_tu __riscv_vredsum_vs_u64m4_u64m1_tu
#define vredsum_vs_u64m8_u64m1_tu __riscv_vredsum_vs_u64m8_u64m1_tu
#define vredmaxu_vs_u8mf8_u8m1_tu __riscv_vredmaxu_vs_u8mf8_u8m1_tu
#define vredmaxu_vs_u8mf4_u8m1_tu __riscv_vredmaxu_vs_u8mf4_u8m1_tu
#define vredmaxu_vs_u8mf2_u8m1_tu __riscv_vredmaxu_vs_u8mf2_u8m1_tu
#define vredmaxu_vs_u8m1_u8m1_tu __riscv_vredmaxu_vs_u8m1_u8m1_tu
#define vredmaxu_vs_u8m2_u8m1_tu __riscv_vredmaxu_vs_u8m2_u8m1_tu
#define vredmaxu_vs_u8m4_u8m1_tu __riscv_vredmaxu_vs_u8m4_u8m1_tu
#define vredmaxu_vs_u8m8_u8m1_tu __riscv_vredmaxu_vs_u8m8_u8m1_tu
#define vredmaxu_vs_u16mf4_u16m1_tu __riscv_vredmaxu_vs_u16mf4_u16m1_tu
#define vredmaxu_vs_u16mf2_u16m1_tu __riscv_vredmaxu_vs_u16mf2_u16m1_tu
#define vredmaxu_vs_u16m1_u16m1_tu __riscv_vredmaxu_vs_u16m1_u16m1_tu
#define vredmaxu_vs_u16m2_u16m1_tu __riscv_vredmaxu_vs_u16m2_u16m1_tu
#define vredmaxu_vs_u16m4_u16m1_tu __riscv_vredmaxu_vs_u16m4_u16m1_tu
#define vredmaxu_vs_u16m8_u16m1_tu __riscv_vredmaxu_vs_u16m8_u16m1_tu
#define vredmaxu_vs_u32mf2_u32m1_tu __riscv_vredmaxu_vs_u32mf2_u32m1_tu
#define vredmaxu_vs_u32m1_u32m1_tu __riscv_vredmaxu_vs_u32m1_u32m1_tu
#define vredmaxu_vs_u32m2_u32m1_tu __riscv_vredmaxu_vs_u32m2_u32m1_tu
#define vredmaxu_vs_u32m4_u32m1_tu __riscv_vredmaxu_vs_u32m4_u32m1_tu
#define vredmaxu_vs_u32m8_u32m1_tu __riscv_vredmaxu_vs_u32m8_u32m1_tu
#define vredmaxu_vs_u64m1_u64m1_tu __riscv_vredmaxu_vs_u64m1_u64m1_tu
#define vredmaxu_vs_u64m2_u64m1_tu __riscv_vredmaxu_vs_u64m2_u64m1_tu
#define vredmaxu_vs_u64m4_u64m1_tu __riscv_vredmaxu_vs_u64m4_u64m1_tu
#define vredmaxu_vs_u64m8_u64m1_tu __riscv_vredmaxu_vs_u64m8_u64m1_tu
#define vredminu_vs_u8mf8_u8m1_tu __riscv_vredminu_vs_u8mf8_u8m1_tu
#define vredminu_vs_u8mf4_u8m1_tu __riscv_vredminu_vs_u8mf4_u8m1_tu
#define vredminu_vs_u8mf2_u8m1_tu __riscv_vredminu_vs_u8mf2_u8m1_tu
#define vredminu_vs_u8m1_u8m1_tu __riscv_vredminu_vs_u8m1_u8m1_tu
#define vredminu_vs_u8m2_u8m1_tu __riscv_vredminu_vs_u8m2_u8m1_tu
#define vredminu_vs_u8m4_u8m1_tu __riscv_vredminu_vs_u8m4_u8m1_tu
#define vredminu_vs_u8m8_u8m1_tu __riscv_vredminu_vs_u8m8_u8m1_tu
#define vredminu_vs_u16mf4_u16m1_tu __riscv_vredminu_vs_u16mf4_u16m1_tu
#define vredminu_vs_u16mf2_u16m1_tu __riscv_vredminu_vs_u16mf2_u16m1_tu
#define vredminu_vs_u16m1_u16m1_tu __riscv_vredminu_vs_u16m1_u16m1_tu
#define vredminu_vs_u16m2_u16m1_tu __riscv_vredminu_vs_u16m2_u16m1_tu
#define vredminu_vs_u16m4_u16m1_tu __riscv_vredminu_vs_u16m4_u16m1_tu
#define vredminu_vs_u16m8_u16m1_tu __riscv_vredminu_vs_u16m8_u16m1_tu
#define vredminu_vs_u32mf2_u32m1_tu __riscv_vredminu_vs_u32mf2_u32m1_tu
#define vredminu_vs_u32m1_u32m1_tu __riscv_vredminu_vs_u32m1_u32m1_tu
#define vredminu_vs_u32m2_u32m1_tu __riscv_vredminu_vs_u32m2_u32m1_tu
#define vredminu_vs_u32m4_u32m1_tu __riscv_vredminu_vs_u32m4_u32m1_tu
#define vredminu_vs_u32m8_u32m1_tu __riscv_vredminu_vs_u32m8_u32m1_tu
#define vredminu_vs_u64m1_u64m1_tu __riscv_vredminu_vs_u64m1_u64m1_tu
#define vredminu_vs_u64m2_u64m1_tu __riscv_vredminu_vs_u64m2_u64m1_tu
#define vredminu_vs_u64m4_u64m1_tu __riscv_vredminu_vs_u64m4_u64m1_tu
#define vredminu_vs_u64m8_u64m1_tu __riscv_vredminu_vs_u64m8_u64m1_tu
#define vredand_vs_u8mf8_u8m1_tu __riscv_vredand_vs_u8mf8_u8m1_tu
#define vredand_vs_u8mf4_u8m1_tu __riscv_vredand_vs_u8mf4_u8m1_tu
#define vredand_vs_u8mf2_u8m1_tu __riscv_vredand_vs_u8mf2_u8m1_tu
#define vredand_vs_u8m1_u8m1_tu __riscv_vredand_vs_u8m1_u8m1_tu
#define vredand_vs_u8m2_u8m1_tu __riscv_vredand_vs_u8m2_u8m1_tu
#define vredand_vs_u8m4_u8m1_tu __riscv_vredand_vs_u8m4_u8m1_tu
#define vredand_vs_u8m8_u8m1_tu __riscv_vredand_vs_u8m8_u8m1_tu
#define vredand_vs_u16mf4_u16m1_tu __riscv_vredand_vs_u16mf4_u16m1_tu
#define vredand_vs_u16mf2_u16m1_tu __riscv_vredand_vs_u16mf2_u16m1_tu
#define vredand_vs_u16m1_u16m1_tu __riscv_vredand_vs_u16m1_u16m1_tu
#define vredand_vs_u16m2_u16m1_tu __riscv_vredand_vs_u16m2_u16m1_tu
#define vredand_vs_u16m4_u16m1_tu __riscv_vredand_vs_u16m4_u16m1_tu
#define vredand_vs_u16m8_u16m1_tu __riscv_vredand_vs_u16m8_u16m1_tu
#define vredand_vs_u32mf2_u32m1_tu __riscv_vredand_vs_u32mf2_u32m1_tu
#define vredand_vs_u32m1_u32m1_tu __riscv_vredand_vs_u32m1_u32m1_tu
#define vredand_vs_u32m2_u32m1_tu __riscv_vredand_vs_u32m2_u32m1_tu
#define vredand_vs_u32m4_u32m1_tu __riscv_vredand_vs_u32m4_u32m1_tu
#define vredand_vs_u32m8_u32m1_tu __riscv_vredand_vs_u32m8_u32m1_tu
#define vredand_vs_u64m1_u64m1_tu __riscv_vredand_vs_u64m1_u64m1_tu
#define vredand_vs_u64m2_u64m1_tu __riscv_vredand_vs_u64m2_u64m1_tu
#define vredand_vs_u64m4_u64m1_tu __riscv_vredand_vs_u64m4_u64m1_tu
#define vredand_vs_u64m8_u64m1_tu __riscv_vredand_vs_u64m8_u64m1_tu
#define vredor_vs_u8mf8_u8m1_tu __riscv_vredor_vs_u8mf8_u8m1_tu
#define vredor_vs_u8mf4_u8m1_tu __riscv_vredor_vs_u8mf4_u8m1_tu
#define vredor_vs_u8mf2_u8m1_tu __riscv_vredor_vs_u8mf2_u8m1_tu
#define vredor_vs_u8m1_u8m1_tu __riscv_vredor_vs_u8m1_u8m1_tu
#define vredor_vs_u8m2_u8m1_tu __riscv_vredor_vs_u8m2_u8m1_tu
#define vredor_vs_u8m4_u8m1_tu __riscv_vredor_vs_u8m4_u8m1_tu
#define vredor_vs_u8m8_u8m1_tu __riscv_vredor_vs_u8m8_u8m1_tu
#define vredor_vs_u16mf4_u16m1_tu __riscv_vredor_vs_u16mf4_u16m1_tu
#define vredor_vs_u16mf2_u16m1_tu __riscv_vredor_vs_u16mf2_u16m1_tu
#define vredor_vs_u16m1_u16m1_tu __riscv_vredor_vs_u16m1_u16m1_tu
#define vredor_vs_u16m2_u16m1_tu __riscv_vredor_vs_u16m2_u16m1_tu
#define vredor_vs_u16m4_u16m1_tu __riscv_vredor_vs_u16m4_u16m1_tu
#define vredor_vs_u16m8_u16m1_tu __riscv_vredor_vs_u16m8_u16m1_tu
#define vredor_vs_u32mf2_u32m1_tu __riscv_vredor_vs_u32mf2_u32m1_tu
#define vredor_vs_u32m1_u32m1_tu __riscv_vredor_vs_u32m1_u32m1_tu
#define vredor_vs_u32m2_u32m1_tu __riscv_vredor_vs_u32m2_u32m1_tu
#define vredor_vs_u32m4_u32m1_tu __riscv_vredor_vs_u32m4_u32m1_tu
#define vredor_vs_u32m8_u32m1_tu __riscv_vredor_vs_u32m8_u32m1_tu
#define vredor_vs_u64m1_u64m1_tu __riscv_vredor_vs_u64m1_u64m1_tu
#define vredor_vs_u64m2_u64m1_tu __riscv_vredor_vs_u64m2_u64m1_tu
#define vredor_vs_u64m4_u64m1_tu __riscv_vredor_vs_u64m4_u64m1_tu
#define vredor_vs_u64m8_u64m1_tu __riscv_vredor_vs_u64m8_u64m1_tu
#define vredxor_vs_u8mf8_u8m1_tu __riscv_vredxor_vs_u8mf8_u8m1_tu
#define vredxor_vs_u8mf4_u8m1_tu __riscv_vredxor_vs_u8mf4_u8m1_tu
#define vredxor_vs_u8mf2_u8m1_tu __riscv_vredxor_vs_u8mf2_u8m1_tu
#define vredxor_vs_u8m1_u8m1_tu __riscv_vredxor_vs_u8m1_u8m1_tu
#define vredxor_vs_u8m2_u8m1_tu __riscv_vredxor_vs_u8m2_u8m1_tu
#define vredxor_vs_u8m4_u8m1_tu __riscv_vredxor_vs_u8m4_u8m1_tu
#define vredxor_vs_u8m8_u8m1_tu __riscv_vredxor_vs_u8m8_u8m1_tu
#define vredxor_vs_u16mf4_u16m1_tu __riscv_vredxor_vs_u16mf4_u16m1_tu
#define vredxor_vs_u16mf2_u16m1_tu __riscv_vredxor_vs_u16mf2_u16m1_tu
#define vredxor_vs_u16m1_u16m1_tu __riscv_vredxor_vs_u16m1_u16m1_tu
#define vredxor_vs_u16m2_u16m1_tu __riscv_vredxor_vs_u16m2_u16m1_tu
#define vredxor_vs_u16m4_u16m1_tu __riscv_vredxor_vs_u16m4_u16m1_tu
#define vredxor_vs_u16m8_u16m1_tu __riscv_vredxor_vs_u16m8_u16m1_tu
#define vredxor_vs_u32mf2_u32m1_tu __riscv_vredxor_vs_u32mf2_u32m1_tu
#define vredxor_vs_u32m1_u32m1_tu __riscv_vredxor_vs_u32m1_u32m1_tu
#define vredxor_vs_u32m2_u32m1_tu __riscv_vredxor_vs_u32m2_u32m1_tu
#define vredxor_vs_u32m4_u32m1_tu __riscv_vredxor_vs_u32m4_u32m1_tu
#define vredxor_vs_u32m8_u32m1_tu __riscv_vredxor_vs_u32m8_u32m1_tu
#define vredxor_vs_u64m1_u64m1_tu __riscv_vredxor_vs_u64m1_u64m1_tu
#define vredxor_vs_u64m2_u64m1_tu __riscv_vredxor_vs_u64m2_u64m1_tu
#define vredxor_vs_u64m4_u64m1_tu __riscv_vredxor_vs_u64m4_u64m1_tu
#define vredxor_vs_u64m8_u64m1_tu __riscv_vredxor_vs_u64m8_u64m1_tu
#define vredsum_vs_i8mf8_i8m1_ta __riscv_vredsum_vs_i8mf8_i8m1
#define vredsum_vs_i8mf4_i8m1_ta __riscv_vredsum_vs_i8mf4_i8m1
#define vredsum_vs_i8mf2_i8m1_ta __riscv_vredsum_vs_i8mf2_i8m1
#define vredsum_vs_i8m1_i8m1_ta __riscv_vredsum_vs_i8m1_i8m1
#define vredsum_vs_i8m2_i8m1_ta __riscv_vredsum_vs_i8m2_i8m1
#define vredsum_vs_i8m4_i8m1_ta __riscv_vredsum_vs_i8m4_i8m1
#define vredsum_vs_i8m8_i8m1_ta __riscv_vredsum_vs_i8m8_i8m1
#define vredsum_vs_i16mf4_i16m1_ta __riscv_vredsum_vs_i16mf4_i16m1
#define vredsum_vs_i16mf2_i16m1_ta __riscv_vredsum_vs_i16mf2_i16m1
#define vredsum_vs_i16m1_i16m1_ta __riscv_vredsum_vs_i16m1_i16m1
#define vredsum_vs_i16m2_i16m1_ta __riscv_vredsum_vs_i16m2_i16m1
#define vredsum_vs_i16m4_i16m1_ta __riscv_vredsum_vs_i16m4_i16m1
#define vredsum_vs_i16m8_i16m1_ta __riscv_vredsum_vs_i16m8_i16m1
#define vredsum_vs_i32mf2_i32m1_ta __riscv_vredsum_vs_i32mf2_i32m1
#define vredsum_vs_i32m1_i32m1_ta __riscv_vredsum_vs_i32m1_i32m1
#define vredsum_vs_i32m2_i32m1_ta __riscv_vredsum_vs_i32m2_i32m1
#define vredsum_vs_i32m4_i32m1_ta __riscv_vredsum_vs_i32m4_i32m1
#define vredsum_vs_i32m8_i32m1_ta __riscv_vredsum_vs_i32m8_i32m1
#define vredsum_vs_i64m1_i64m1_ta __riscv_vredsum_vs_i64m1_i64m1
#define vredsum_vs_i64m2_i64m1_ta __riscv_vredsum_vs_i64m2_i64m1
#define vredsum_vs_i64m4_i64m1_ta __riscv_vredsum_vs_i64m4_i64m1
#define vredsum_vs_i64m8_i64m1_ta __riscv_vredsum_vs_i64m8_i64m1
#define vredmax_vs_i8mf8_i8m1_ta __riscv_vredmax_vs_i8mf8_i8m1
#define vredmax_vs_i8mf4_i8m1_ta __riscv_vredmax_vs_i8mf4_i8m1
#define vredmax_vs_i8mf2_i8m1_ta __riscv_vredmax_vs_i8mf2_i8m1
#define vredmax_vs_i8m1_i8m1_ta __riscv_vredmax_vs_i8m1_i8m1
#define vredmax_vs_i8m2_i8m1_ta __riscv_vredmax_vs_i8m2_i8m1
#define vredmax_vs_i8m4_i8m1_ta __riscv_vredmax_vs_i8m4_i8m1
#define vredmax_vs_i8m8_i8m1_ta __riscv_vredmax_vs_i8m8_i8m1
#define vredmax_vs_i16mf4_i16m1_ta __riscv_vredmax_vs_i16mf4_i16m1
#define vredmax_vs_i16mf2_i16m1_ta __riscv_vredmax_vs_i16mf2_i16m1
#define vredmax_vs_i16m1_i16m1_ta __riscv_vredmax_vs_i16m1_i16m1
#define vredmax_vs_i16m2_i16m1_ta __riscv_vredmax_vs_i16m2_i16m1
#define vredmax_vs_i16m4_i16m1_ta __riscv_vredmax_vs_i16m4_i16m1
#define vredmax_vs_i16m8_i16m1_ta __riscv_vredmax_vs_i16m8_i16m1
#define vredmax_vs_i32mf2_i32m1_ta __riscv_vredmax_vs_i32mf2_i32m1
#define vredmax_vs_i32m1_i32m1_ta __riscv_vredmax_vs_i32m1_i32m1
#define vredmax_vs_i32m2_i32m1_ta __riscv_vredmax_vs_i32m2_i32m1
#define vredmax_vs_i32m4_i32m1_ta __riscv_vredmax_vs_i32m4_i32m1
#define vredmax_vs_i32m8_i32m1_ta __riscv_vredmax_vs_i32m8_i32m1
#define vredmax_vs_i64m1_i64m1_ta __riscv_vredmax_vs_i64m1_i64m1
#define vredmax_vs_i64m2_i64m1_ta __riscv_vredmax_vs_i64m2_i64m1
#define vredmax_vs_i64m4_i64m1_ta __riscv_vredmax_vs_i64m4_i64m1
#define vredmax_vs_i64m8_i64m1_ta __riscv_vredmax_vs_i64m8_i64m1
#define vredmin_vs_i8mf8_i8m1_ta __riscv_vredmin_vs_i8mf8_i8m1
#define vredmin_vs_i8mf4_i8m1_ta __riscv_vredmin_vs_i8mf4_i8m1
#define vredmin_vs_i8mf2_i8m1_ta __riscv_vredmin_vs_i8mf2_i8m1
#define vredmin_vs_i8m1_i8m1_ta __riscv_vredmin_vs_i8m1_i8m1
#define vredmin_vs_i8m2_i8m1_ta __riscv_vredmin_vs_i8m2_i8m1
#define vredmin_vs_i8m4_i8m1_ta __riscv_vredmin_vs_i8m4_i8m1
#define vredmin_vs_i8m8_i8m1_ta __riscv_vredmin_vs_i8m8_i8m1
#define vredmin_vs_i16mf4_i16m1_ta __riscv_vredmin_vs_i16mf4_i16m1
#define vredmin_vs_i16mf2_i16m1_ta __riscv_vredmin_vs_i16mf2_i16m1
#define vredmin_vs_i16m1_i16m1_ta __riscv_vredmin_vs_i16m1_i16m1
#define vredmin_vs_i16m2_i16m1_ta __riscv_vredmin_vs_i16m2_i16m1
#define vredmin_vs_i16m4_i16m1_ta __riscv_vredmin_vs_i16m4_i16m1
#define vredmin_vs_i16m8_i16m1_ta __riscv_vredmin_vs_i16m8_i16m1
#define vredmin_vs_i32mf2_i32m1_ta __riscv_vredmin_vs_i32mf2_i32m1
#define vredmin_vs_i32m1_i32m1_ta __riscv_vredmin_vs_i32m1_i32m1
#define vredmin_vs_i32m2_i32m1_ta __riscv_vredmin_vs_i32m2_i32m1
#define vredmin_vs_i32m4_i32m1_ta __riscv_vredmin_vs_i32m4_i32m1
#define vredmin_vs_i32m8_i32m1_ta __riscv_vredmin_vs_i32m8_i32m1
#define vredmin_vs_i64m1_i64m1_ta __riscv_vredmin_vs_i64m1_i64m1
#define vredmin_vs_i64m2_i64m1_ta __riscv_vredmin_vs_i64m2_i64m1
#define vredmin_vs_i64m4_i64m1_ta __riscv_vredmin_vs_i64m4_i64m1
#define vredmin_vs_i64m8_i64m1_ta __riscv_vredmin_vs_i64m8_i64m1
#define vredand_vs_i8mf8_i8m1_ta __riscv_vredand_vs_i8mf8_i8m1
#define vredand_vs_i8mf4_i8m1_ta __riscv_vredand_vs_i8mf4_i8m1
#define vredand_vs_i8mf2_i8m1_ta __riscv_vredand_vs_i8mf2_i8m1
#define vredand_vs_i8m1_i8m1_ta __riscv_vredand_vs_i8m1_i8m1
#define vredand_vs_i8m2_i8m1_ta __riscv_vredand_vs_i8m2_i8m1
#define vredand_vs_i8m4_i8m1_ta __riscv_vredand_vs_i8m4_i8m1
#define vredand_vs_i8m8_i8m1_ta __riscv_vredand_vs_i8m8_i8m1
#define vredand_vs_i16mf4_i16m1_ta __riscv_vredand_vs_i16mf4_i16m1
#define vredand_vs_i16mf2_i16m1_ta __riscv_vredand_vs_i16mf2_i16m1
#define vredand_vs_i16m1_i16m1_ta __riscv_vredand_vs_i16m1_i16m1
#define vredand_vs_i16m2_i16m1_ta __riscv_vredand_vs_i16m2_i16m1
#define vredand_vs_i16m4_i16m1_ta __riscv_vredand_vs_i16m4_i16m1
#define vredand_vs_i16m8_i16m1_ta __riscv_vredand_vs_i16m8_i16m1
#define vredand_vs_i32mf2_i32m1_ta __riscv_vredand_vs_i32mf2_i32m1
#define vredand_vs_i32m1_i32m1_ta __riscv_vredand_vs_i32m1_i32m1
#define vredand_vs_i32m2_i32m1_ta __riscv_vredand_vs_i32m2_i32m1
#define vredand_vs_i32m4_i32m1_ta __riscv_vredand_vs_i32m4_i32m1
#define vredand_vs_i32m8_i32m1_ta __riscv_vredand_vs_i32m8_i32m1
#define vredand_vs_i64m1_i64m1_ta __riscv_vredand_vs_i64m1_i64m1
#define vredand_vs_i64m2_i64m1_ta __riscv_vredand_vs_i64m2_i64m1
#define vredand_vs_i64m4_i64m1_ta __riscv_vredand_vs_i64m4_i64m1
#define vredand_vs_i64m8_i64m1_ta __riscv_vredand_vs_i64m8_i64m1
#define vredor_vs_i8mf8_i8m1_ta __riscv_vredor_vs_i8mf8_i8m1
#define vredor_vs_i8mf4_i8m1_ta __riscv_vredor_vs_i8mf4_i8m1
#define vredor_vs_i8mf2_i8m1_ta __riscv_vredor_vs_i8mf2_i8m1
#define vredor_vs_i8m1_i8m1_ta __riscv_vredor_vs_i8m1_i8m1
#define vredor_vs_i8m2_i8m1_ta __riscv_vredor_vs_i8m2_i8m1
#define vredor_vs_i8m4_i8m1_ta __riscv_vredor_vs_i8m4_i8m1
#define vredor_vs_i8m8_i8m1_ta __riscv_vredor_vs_i8m8_i8m1
#define vredor_vs_i16mf4_i16m1_ta __riscv_vredor_vs_i16mf4_i16m1
#define vredor_vs_i16mf2_i16m1_ta __riscv_vredor_vs_i16mf2_i16m1
#define vredor_vs_i16m1_i16m1_ta __riscv_vredor_vs_i16m1_i16m1
#define vredor_vs_i16m2_i16m1_ta __riscv_vredor_vs_i16m2_i16m1
#define vredor_vs_i16m4_i16m1_ta __riscv_vredor_vs_i16m4_i16m1
#define vredor_vs_i16m8_i16m1_ta __riscv_vredor_vs_i16m8_i16m1
#define vredor_vs_i32mf2_i32m1_ta __riscv_vredor_vs_i32mf2_i32m1
#define vredor_vs_i32m1_i32m1_ta __riscv_vredor_vs_i32m1_i32m1
#define vredor_vs_i32m2_i32m1_ta __riscv_vredor_vs_i32m2_i32m1
#define vredor_vs_i32m4_i32m1_ta __riscv_vredor_vs_i32m4_i32m1
#define vredor_vs_i32m8_i32m1_ta __riscv_vredor_vs_i32m8_i32m1
#define vredor_vs_i64m1_i64m1_ta __riscv_vredor_vs_i64m1_i64m1
#define vredor_vs_i64m2_i64m1_ta __riscv_vredor_vs_i64m2_i64m1
#define vredor_vs_i64m4_i64m1_ta __riscv_vredor_vs_i64m4_i64m1
#define vredor_vs_i64m8_i64m1_ta __riscv_vredor_vs_i64m8_i64m1
#define vredxor_vs_i8mf8_i8m1_ta __riscv_vredxor_vs_i8mf8_i8m1
#define vredxor_vs_i8mf4_i8m1_ta __riscv_vredxor_vs_i8mf4_i8m1
#define vredxor_vs_i8mf2_i8m1_ta __riscv_vredxor_vs_i8mf2_i8m1
#define vredxor_vs_i8m1_i8m1_ta __riscv_vredxor_vs_i8m1_i8m1
#define vredxor_vs_i8m2_i8m1_ta __riscv_vredxor_vs_i8m2_i8m1
#define vredxor_vs_i8m4_i8m1_ta __riscv_vredxor_vs_i8m4_i8m1
#define vredxor_vs_i8m8_i8m1_ta __riscv_vredxor_vs_i8m8_i8m1
#define vredxor_vs_i16mf4_i16m1_ta __riscv_vredxor_vs_i16mf4_i16m1
#define vredxor_vs_i16mf2_i16m1_ta __riscv_vredxor_vs_i16mf2_i16m1
#define vredxor_vs_i16m1_i16m1_ta __riscv_vredxor_vs_i16m1_i16m1
#define vredxor_vs_i16m2_i16m1_ta __riscv_vredxor_vs_i16m2_i16m1
#define vredxor_vs_i16m4_i16m1_ta __riscv_vredxor_vs_i16m4_i16m1
#define vredxor_vs_i16m8_i16m1_ta __riscv_vredxor_vs_i16m8_i16m1
#define vredxor_vs_i32mf2_i32m1_ta __riscv_vredxor_vs_i32mf2_i32m1
#define vredxor_vs_i32m1_i32m1_ta __riscv_vredxor_vs_i32m1_i32m1
#define vredxor_vs_i32m2_i32m1_ta __riscv_vredxor_vs_i32m2_i32m1
#define vredxor_vs_i32m4_i32m1_ta __riscv_vredxor_vs_i32m4_i32m1
#define vredxor_vs_i32m8_i32m1_ta __riscv_vredxor_vs_i32m8_i32m1
#define vredxor_vs_i64m1_i64m1_ta __riscv_vredxor_vs_i64m1_i64m1
#define vredxor_vs_i64m2_i64m1_ta __riscv_vredxor_vs_i64m2_i64m1
#define vredxor_vs_i64m4_i64m1_ta __riscv_vredxor_vs_i64m4_i64m1
#define vredxor_vs_i64m8_i64m1_ta __riscv_vredxor_vs_i64m8_i64m1
#define vredsum_vs_u8mf8_u8m1_ta __riscv_vredsum_vs_u8mf8_u8m1
#define vredsum_vs_u8mf4_u8m1_ta __riscv_vredsum_vs_u8mf4_u8m1
#define vredsum_vs_u8mf2_u8m1_ta __riscv_vredsum_vs_u8mf2_u8m1
#define vredsum_vs_u8m1_u8m1_ta __riscv_vredsum_vs_u8m1_u8m1
#define vredsum_vs_u8m2_u8m1_ta __riscv_vredsum_vs_u8m2_u8m1
#define vredsum_vs_u8m4_u8m1_ta __riscv_vredsum_vs_u8m4_u8m1
#define vredsum_vs_u8m8_u8m1_ta __riscv_vredsum_vs_u8m8_u8m1
#define vredsum_vs_u16mf4_u16m1_ta __riscv_vredsum_vs_u16mf4_u16m1
#define vredsum_vs_u16mf2_u16m1_ta __riscv_vredsum_vs_u16mf2_u16m1
#define vredsum_vs_u16m1_u16m1_ta __riscv_vredsum_vs_u16m1_u16m1
#define vredsum_vs_u16m2_u16m1_ta __riscv_vredsum_vs_u16m2_u16m1
#define vredsum_vs_u16m4_u16m1_ta __riscv_vredsum_vs_u16m4_u16m1
#define vredsum_vs_u16m8_u16m1_ta __riscv_vredsum_vs_u16m8_u16m1
#define vredsum_vs_u32mf2_u32m1_ta __riscv_vredsum_vs_u32mf2_u32m1
#define vredsum_vs_u32m1_u32m1_ta __riscv_vredsum_vs_u32m1_u32m1
#define vredsum_vs_u32m2_u32m1_ta __riscv_vredsum_vs_u32m2_u32m1
#define vredsum_vs_u32m4_u32m1_ta __riscv_vredsum_vs_u32m4_u32m1
#define vredsum_vs_u32m8_u32m1_ta __riscv_vredsum_vs_u32m8_u32m1
#define vredsum_vs_u64m1_u64m1_ta __riscv_vredsum_vs_u64m1_u64m1
#define vredsum_vs_u64m2_u64m1_ta __riscv_vredsum_vs_u64m2_u64m1
#define vredsum_vs_u64m4_u64m1_ta __riscv_vredsum_vs_u64m4_u64m1
#define vredsum_vs_u64m8_u64m1_ta __riscv_vredsum_vs_u64m8_u64m1
#define vredmaxu_vs_u8mf8_u8m1_ta __riscv_vredmaxu_vs_u8mf8_u8m1
#define vredmaxu_vs_u8mf4_u8m1_ta __riscv_vredmaxu_vs_u8mf4_u8m1
#define vredmaxu_vs_u8mf2_u8m1_ta __riscv_vredmaxu_vs_u8mf2_u8m1
#define vredmaxu_vs_u8m1_u8m1_ta __riscv_vredmaxu_vs_u8m1_u8m1
#define vredmaxu_vs_u8m2_u8m1_ta __riscv_vredmaxu_vs_u8m2_u8m1
#define vredmaxu_vs_u8m4_u8m1_ta __riscv_vredmaxu_vs_u8m4_u8m1
#define vredmaxu_vs_u8m8_u8m1_ta __riscv_vredmaxu_vs_u8m8_u8m1
#define vredmaxu_vs_u16mf4_u16m1_ta __riscv_vredmaxu_vs_u16mf4_u16m1
#define vredmaxu_vs_u16mf2_u16m1_ta __riscv_vredmaxu_vs_u16mf2_u16m1
#define vredmaxu_vs_u16m1_u16m1_ta __riscv_vredmaxu_vs_u16m1_u16m1
#define vredmaxu_vs_u16m2_u16m1_ta __riscv_vredmaxu_vs_u16m2_u16m1
#define vredmaxu_vs_u16m4_u16m1_ta __riscv_vredmaxu_vs_u16m4_u16m1
#define vredmaxu_vs_u16m8_u16m1_ta __riscv_vredmaxu_vs_u16m8_u16m1
#define vredmaxu_vs_u32mf2_u32m1_ta __riscv_vredmaxu_vs_u32mf2_u32m1
#define vredmaxu_vs_u32m1_u32m1_ta __riscv_vredmaxu_vs_u32m1_u32m1
#define vredmaxu_vs_u32m2_u32m1_ta __riscv_vredmaxu_vs_u32m2_u32m1
#define vredmaxu_vs_u32m4_u32m1_ta __riscv_vredmaxu_vs_u32m4_u32m1
#define vredmaxu_vs_u32m8_u32m1_ta __riscv_vredmaxu_vs_u32m8_u32m1
#define vredmaxu_vs_u64m1_u64m1_ta __riscv_vredmaxu_vs_u64m1_u64m1
#define vredmaxu_vs_u64m2_u64m1_ta __riscv_vredmaxu_vs_u64m2_u64m1
#define vredmaxu_vs_u64m4_u64m1_ta __riscv_vredmaxu_vs_u64m4_u64m1
#define vredmaxu_vs_u64m8_u64m1_ta __riscv_vredmaxu_vs_u64m8_u64m1
#define vredminu_vs_u8mf8_u8m1_ta __riscv_vredminu_vs_u8mf8_u8m1
#define vredminu_vs_u8mf4_u8m1_ta __riscv_vredminu_vs_u8mf4_u8m1
#define vredminu_vs_u8mf2_u8m1_ta __riscv_vredminu_vs_u8mf2_u8m1
#define vredminu_vs_u8m1_u8m1_ta __riscv_vredminu_vs_u8m1_u8m1
#define vredminu_vs_u8m2_u8m1_ta __riscv_vredminu_vs_u8m2_u8m1
#define vredminu_vs_u8m4_u8m1_ta __riscv_vredminu_vs_u8m4_u8m1
#define vredminu_vs_u8m8_u8m1_ta __riscv_vredminu_vs_u8m8_u8m1
#define vredminu_vs_u16mf4_u16m1_ta __riscv_vredminu_vs_u16mf4_u16m1
#define vredminu_vs_u16mf2_u16m1_ta __riscv_vredminu_vs_u16mf2_u16m1
#define vredminu_vs_u16m1_u16m1_ta __riscv_vredminu_vs_u16m1_u16m1
#define vredminu_vs_u16m2_u16m1_ta __riscv_vredminu_vs_u16m2_u16m1
#define vredminu_vs_u16m4_u16m1_ta __riscv_vredminu_vs_u16m4_u16m1
#define vredminu_vs_u16m8_u16m1_ta __riscv_vredminu_vs_u16m8_u16m1
#define vredminu_vs_u32mf2_u32m1_ta __riscv_vredminu_vs_u32mf2_u32m1
#define vredminu_vs_u32m1_u32m1_ta __riscv_vredminu_vs_u32m1_u32m1
#define vredminu_vs_u32m2_u32m1_ta __riscv_vredminu_vs_u32m2_u32m1
#define vredminu_vs_u32m4_u32m1_ta __riscv_vredminu_vs_u32m4_u32m1
#define vredminu_vs_u32m8_u32m1_ta __riscv_vredminu_vs_u32m8_u32m1
#define vredminu_vs_u64m1_u64m1_ta __riscv_vredminu_vs_u64m1_u64m1
#define vredminu_vs_u64m2_u64m1_ta __riscv_vredminu_vs_u64m2_u64m1
#define vredminu_vs_u64m4_u64m1_ta __riscv_vredminu_vs_u64m4_u64m1
#define vredminu_vs_u64m8_u64m1_ta __riscv_vredminu_vs_u64m8_u64m1
#define vredand_vs_u8mf8_u8m1_ta __riscv_vredand_vs_u8mf8_u8m1
#define vredand_vs_u8mf4_u8m1_ta __riscv_vredand_vs_u8mf4_u8m1
#define vredand_vs_u8mf2_u8m1_ta __riscv_vredand_vs_u8mf2_u8m1
#define vredand_vs_u8m1_u8m1_ta __riscv_vredand_vs_u8m1_u8m1
#define vredand_vs_u8m2_u8m1_ta __riscv_vredand_vs_u8m2_u8m1
#define vredand_vs_u8m4_u8m1_ta __riscv_vredand_vs_u8m4_u8m1
#define vredand_vs_u8m8_u8m1_ta __riscv_vredand_vs_u8m8_u8m1
#define vredand_vs_u16mf4_u16m1_ta __riscv_vredand_vs_u16mf4_u16m1
#define vredand_vs_u16mf2_u16m1_ta __riscv_vredand_vs_u16mf2_u16m1
#define vredand_vs_u16m1_u16m1_ta __riscv_vredand_vs_u16m1_u16m1
#define vredand_vs_u16m2_u16m1_ta __riscv_vredand_vs_u16m2_u16m1
#define vredand_vs_u16m4_u16m1_ta __riscv_vredand_vs_u16m4_u16m1
#define vredand_vs_u16m8_u16m1_ta __riscv_vredand_vs_u16m8_u16m1
#define vredand_vs_u32mf2_u32m1_ta __riscv_vredand_vs_u32mf2_u32m1
#define vredand_vs_u32m1_u32m1_ta __riscv_vredand_vs_u32m1_u32m1
#define vredand_vs_u32m2_u32m1_ta __riscv_vredand_vs_u32m2_u32m1
#define vredand_vs_u32m4_u32m1_ta __riscv_vredand_vs_u32m4_u32m1
#define vredand_vs_u32m8_u32m1_ta __riscv_vredand_vs_u32m8_u32m1
#define vredand_vs_u64m1_u64m1_ta __riscv_vredand_vs_u64m1_u64m1
#define vredand_vs_u64m2_u64m1_ta __riscv_vredand_vs_u64m2_u64m1
#define vredand_vs_u64m4_u64m1_ta __riscv_vredand_vs_u64m4_u64m1
#define vredand_vs_u64m8_u64m1_ta __riscv_vredand_vs_u64m8_u64m1
#define vredor_vs_u8mf8_u8m1_ta __riscv_vredor_vs_u8mf8_u8m1
#define vredor_vs_u8mf4_u8m1_ta __riscv_vredor_vs_u8mf4_u8m1
#define vredor_vs_u8mf2_u8m1_ta __riscv_vredor_vs_u8mf2_u8m1
#define vredor_vs_u8m1_u8m1_ta __riscv_vredor_vs_u8m1_u8m1
#define vredor_vs_u8m2_u8m1_ta __riscv_vredor_vs_u8m2_u8m1
#define vredor_vs_u8m4_u8m1_ta __riscv_vredor_vs_u8m4_u8m1
#define vredor_vs_u8m8_u8m1_ta __riscv_vredor_vs_u8m8_u8m1
#define vredor_vs_u16mf4_u16m1_ta __riscv_vredor_vs_u16mf4_u16m1
#define vredor_vs_u16mf2_u16m1_ta __riscv_vredor_vs_u16mf2_u16m1
#define vredor_vs_u16m1_u16m1_ta __riscv_vredor_vs_u16m1_u16m1
#define vredor_vs_u16m2_u16m1_ta __riscv_vredor_vs_u16m2_u16m1
#define vredor_vs_u16m4_u16m1_ta __riscv_vredor_vs_u16m4_u16m1
#define vredor_vs_u16m8_u16m1_ta __riscv_vredor_vs_u16m8_u16m1
#define vredor_vs_u32mf2_u32m1_ta __riscv_vredor_vs_u32mf2_u32m1
#define vredor_vs_u32m1_u32m1_ta __riscv_vredor_vs_u32m1_u32m1
#define vredor_vs_u32m2_u32m1_ta __riscv_vredor_vs_u32m2_u32m1
#define vredor_vs_u32m4_u32m1_ta __riscv_vredor_vs_u32m4_u32m1
#define vredor_vs_u32m8_u32m1_ta __riscv_vredor_vs_u32m8_u32m1
#define vredor_vs_u64m1_u64m1_ta __riscv_vredor_vs_u64m1_u64m1
#define vredor_vs_u64m2_u64m1_ta __riscv_vredor_vs_u64m2_u64m1
#define vredor_vs_u64m4_u64m1_ta __riscv_vredor_vs_u64m4_u64m1
#define vredor_vs_u64m8_u64m1_ta __riscv_vredor_vs_u64m8_u64m1
#define vredxor_vs_u8mf8_u8m1_ta __riscv_vredxor_vs_u8mf8_u8m1
#define vredxor_vs_u8mf4_u8m1_ta __riscv_vredxor_vs_u8mf4_u8m1
#define vredxor_vs_u8mf2_u8m1_ta __riscv_vredxor_vs_u8mf2_u8m1
#define vredxor_vs_u8m1_u8m1_ta __riscv_vredxor_vs_u8m1_u8m1
#define vredxor_vs_u8m2_u8m1_ta __riscv_vredxor_vs_u8m2_u8m1
#define vredxor_vs_u8m4_u8m1_ta __riscv_vredxor_vs_u8m4_u8m1
#define vredxor_vs_u8m8_u8m1_ta __riscv_vredxor_vs_u8m8_u8m1
#define vredxor_vs_u16mf4_u16m1_ta __riscv_vredxor_vs_u16mf4_u16m1
#define vredxor_vs_u16mf2_u16m1_ta __riscv_vredxor_vs_u16mf2_u16m1
#define vredxor_vs_u16m1_u16m1_ta __riscv_vredxor_vs_u16m1_u16m1
#define vredxor_vs_u16m2_u16m1_ta __riscv_vredxor_vs_u16m2_u16m1
#define vredxor_vs_u16m4_u16m1_ta __riscv_vredxor_vs_u16m4_u16m1
#define vredxor_vs_u16m8_u16m1_ta __riscv_vredxor_vs_u16m8_u16m1
#define vredxor_vs_u32mf2_u32m1_ta __riscv_vredxor_vs_u32mf2_u32m1
#define vredxor_vs_u32m1_u32m1_ta __riscv_vredxor_vs_u32m1_u32m1
#define vredxor_vs_u32m2_u32m1_ta __riscv_vredxor_vs_u32m2_u32m1
#define vredxor_vs_u32m4_u32m1_ta __riscv_vredxor_vs_u32m4_u32m1
#define vredxor_vs_u32m8_u32m1_ta __riscv_vredxor_vs_u32m8_u32m1
#define vredxor_vs_u64m1_u64m1_ta __riscv_vredxor_vs_u64m1_u64m1
#define vredxor_vs_u64m2_u64m1_ta __riscv_vredxor_vs_u64m2_u64m1
#define vredxor_vs_u64m4_u64m1_ta __riscv_vredxor_vs_u64m4_u64m1
#define vredxor_vs_u64m8_u64m1_ta __riscv_vredxor_vs_u64m8_u64m1
// masked functions
#define vredsum_vs_i8mf8_i8m1_tum __riscv_vredsum_vs_i8mf8_i8m1_tum
#define vredsum_vs_i8mf4_i8m1_tum __riscv_vredsum_vs_i8mf4_i8m1_tum
#define vredsum_vs_i8mf2_i8m1_tum __riscv_vredsum_vs_i8mf2_i8m1_tum
#define vredsum_vs_i8m1_i8m1_tum __riscv_vredsum_vs_i8m1_i8m1_tum
#define vredsum_vs_i8m2_i8m1_tum __riscv_vredsum_vs_i8m2_i8m1_tum
#define vredsum_vs_i8m4_i8m1_tum __riscv_vredsum_vs_i8m4_i8m1_tum
#define vredsum_vs_i8m8_i8m1_tum __riscv_vredsum_vs_i8m8_i8m1_tum
#define vredsum_vs_i16mf4_i16m1_tum __riscv_vredsum_vs_i16mf4_i16m1_tum
#define vredsum_vs_i16mf2_i16m1_tum __riscv_vredsum_vs_i16mf2_i16m1_tum
#define vredsum_vs_i16m1_i16m1_tum __riscv_vredsum_vs_i16m1_i16m1_tum
#define vredsum_vs_i16m2_i16m1_tum __riscv_vredsum_vs_i16m2_i16m1_tum
#define vredsum_vs_i16m4_i16m1_tum __riscv_vredsum_vs_i16m4_i16m1_tum
#define vredsum_vs_i16m8_i16m1_tum __riscv_vredsum_vs_i16m8_i16m1_tum
#define vredsum_vs_i32mf2_i32m1_tum __riscv_vredsum_vs_i32mf2_i32m1_tum
#define vredsum_vs_i32m1_i32m1_tum __riscv_vredsum_vs_i32m1_i32m1_tum
#define vredsum_vs_i32m2_i32m1_tum __riscv_vredsum_vs_i32m2_i32m1_tum
#define vredsum_vs_i32m4_i32m1_tum __riscv_vredsum_vs_i32m4_i32m1_tum
#define vredsum_vs_i32m8_i32m1_tum __riscv_vredsum_vs_i32m8_i32m1_tum
#define vredsum_vs_i64m1_i64m1_tum __riscv_vredsum_vs_i64m1_i64m1_tum
#define vredsum_vs_i64m2_i64m1_tum __riscv_vredsum_vs_i64m2_i64m1_tum
#define vredsum_vs_i64m4_i64m1_tum __riscv_vredsum_vs_i64m4_i64m1_tum
#define vredsum_vs_i64m8_i64m1_tum __riscv_vredsum_vs_i64m8_i64m1_tum
#define vredmax_vs_i8mf8_i8m1_tum __riscv_vredmax_vs_i8mf8_i8m1_tum
#define vredmax_vs_i8mf4_i8m1_tum __riscv_vredmax_vs_i8mf4_i8m1_tum
#define vredmax_vs_i8mf2_i8m1_tum __riscv_vredmax_vs_i8mf2_i8m1_tum
#define vredmax_vs_i8m1_i8m1_tum __riscv_vredmax_vs_i8m1_i8m1_tum
#define vredmax_vs_i8m2_i8m1_tum __riscv_vredmax_vs_i8m2_i8m1_tum
#define vredmax_vs_i8m4_i8m1_tum __riscv_vredmax_vs_i8m4_i8m1_tum
#define vredmax_vs_i8m8_i8m1_tum __riscv_vredmax_vs_i8m8_i8m1_tum
#define vredmax_vs_i16mf4_i16m1_tum __riscv_vredmax_vs_i16mf4_i16m1_tum
#define vredmax_vs_i16mf2_i16m1_tum __riscv_vredmax_vs_i16mf2_i16m1_tum
#define vredmax_vs_i16m1_i16m1_tum __riscv_vredmax_vs_i16m1_i16m1_tum
#define vredmax_vs_i16m2_i16m1_tum __riscv_vredmax_vs_i16m2_i16m1_tum
#define vredmax_vs_i16m4_i16m1_tum __riscv_vredmax_vs_i16m4_i16m1_tum
#define vredmax_vs_i16m8_i16m1_tum __riscv_vredmax_vs_i16m8_i16m1_tum
#define vredmax_vs_i32mf2_i32m1_tum __riscv_vredmax_vs_i32mf2_i32m1_tum
#define vredmax_vs_i32m1_i32m1_tum __riscv_vredmax_vs_i32m1_i32m1_tum
#define vredmax_vs_i32m2_i32m1_tum __riscv_vredmax_vs_i32m2_i32m1_tum
#define vredmax_vs_i32m4_i32m1_tum __riscv_vredmax_vs_i32m4_i32m1_tum
#define vredmax_vs_i32m8_i32m1_tum __riscv_vredmax_vs_i32m8_i32m1_tum
#define vredmax_vs_i64m1_i64m1_tum __riscv_vredmax_vs_i64m1_i64m1_tum
#define vredmax_vs_i64m2_i64m1_tum __riscv_vredmax_vs_i64m2_i64m1_tum
#define vredmax_vs_i64m4_i64m1_tum __riscv_vredmax_vs_i64m4_i64m1_tum
#define vredmax_vs_i64m8_i64m1_tum __riscv_vredmax_vs_i64m8_i64m1_tum
#define vredmin_vs_i8mf8_i8m1_tum __riscv_vredmin_vs_i8mf8_i8m1_tum
#define vredmin_vs_i8mf4_i8m1_tum __riscv_vredmin_vs_i8mf4_i8m1_tum
#define vredmin_vs_i8mf2_i8m1_tum __riscv_vredmin_vs_i8mf2_i8m1_tum
#define vredmin_vs_i8m1_i8m1_tum __riscv_vredmin_vs_i8m1_i8m1_tum
#define vredmin_vs_i8m2_i8m1_tum __riscv_vredmin_vs_i8m2_i8m1_tum
#define vredmin_vs_i8m4_i8m1_tum __riscv_vredmin_vs_i8m4_i8m1_tum
#define vredmin_vs_i8m8_i8m1_tum __riscv_vredmin_vs_i8m8_i8m1_tum
#define vredmin_vs_i16mf4_i16m1_tum __riscv_vredmin_vs_i16mf4_i16m1_tum
#define vredmin_vs_i16mf2_i16m1_tum __riscv_vredmin_vs_i16mf2_i16m1_tum
#define vredmin_vs_i16m1_i16m1_tum __riscv_vredmin_vs_i16m1_i16m1_tum
#define vredmin_vs_i16m2_i16m1_tum __riscv_vredmin_vs_i16m2_i16m1_tum
#define vredmin_vs_i16m4_i16m1_tum __riscv_vredmin_vs_i16m4_i16m1_tum
#define vredmin_vs_i16m8_i16m1_tum __riscv_vredmin_vs_i16m8_i16m1_tum
#define vredmin_vs_i32mf2_i32m1_tum __riscv_vredmin_vs_i32mf2_i32m1_tum
#define vredmin_vs_i32m1_i32m1_tum __riscv_vredmin_vs_i32m1_i32m1_tum
#define vredmin_vs_i32m2_i32m1_tum __riscv_vredmin_vs_i32m2_i32m1_tum
#define vredmin_vs_i32m4_i32m1_tum __riscv_vredmin_vs_i32m4_i32m1_tum
#define vredmin_vs_i32m8_i32m1_tum __riscv_vredmin_vs_i32m8_i32m1_tum
#define vredmin_vs_i64m1_i64m1_tum __riscv_vredmin_vs_i64m1_i64m1_tum
#define vredmin_vs_i64m2_i64m1_tum __riscv_vredmin_vs_i64m2_i64m1_tum
#define vredmin_vs_i64m4_i64m1_tum __riscv_vredmin_vs_i64m4_i64m1_tum
#define vredmin_vs_i64m8_i64m1_tum __riscv_vredmin_vs_i64m8_i64m1_tum
#define vredand_vs_i8mf8_i8m1_tum __riscv_vredand_vs_i8mf8_i8m1_tum
#define vredand_vs_i8mf4_i8m1_tum __riscv_vredand_vs_i8mf4_i8m1_tum
#define vredand_vs_i8mf2_i8m1_tum __riscv_vredand_vs_i8mf2_i8m1_tum
#define vredand_vs_i8m1_i8m1_tum __riscv_vredand_vs_i8m1_i8m1_tum
#define vredand_vs_i8m2_i8m1_tum __riscv_vredand_vs_i8m2_i8m1_tum
#define vredand_vs_i8m4_i8m1_tum __riscv_vredand_vs_i8m4_i8m1_tum
#define vredand_vs_i8m8_i8m1_tum __riscv_vredand_vs_i8m8_i8m1_tum
#define vredand_vs_i16mf4_i16m1_tum __riscv_vredand_vs_i16mf4_i16m1_tum
#define vredand_vs_i16mf2_i16m1_tum __riscv_vredand_vs_i16mf2_i16m1_tum
#define vredand_vs_i16m1_i16m1_tum __riscv_vredand_vs_i16m1_i16m1_tum
#define vredand_vs_i16m2_i16m1_tum __riscv_vredand_vs_i16m2_i16m1_tum
#define vredand_vs_i16m4_i16m1_tum __riscv_vredand_vs_i16m4_i16m1_tum
#define vredand_vs_i16m8_i16m1_tum __riscv_vredand_vs_i16m8_i16m1_tum
#define vredand_vs_i32mf2_i32m1_tum __riscv_vredand_vs_i32mf2_i32m1_tum
#define vredand_vs_i32m1_i32m1_tum __riscv_vredand_vs_i32m1_i32m1_tum
#define vredand_vs_i32m2_i32m1_tum __riscv_vredand_vs_i32m2_i32m1_tum
#define vredand_vs_i32m4_i32m1_tum __riscv_vredand_vs_i32m4_i32m1_tum
#define vredand_vs_i32m8_i32m1_tum __riscv_vredand_vs_i32m8_i32m1_tum
#define vredand_vs_i64m1_i64m1_tum __riscv_vredand_vs_i64m1_i64m1_tum
#define vredand_vs_i64m2_i64m1_tum __riscv_vredand_vs_i64m2_i64m1_tum
#define vredand_vs_i64m4_i64m1_tum __riscv_vredand_vs_i64m4_i64m1_tum
#define vredand_vs_i64m8_i64m1_tum __riscv_vredand_vs_i64m8_i64m1_tum
#define vredor_vs_i8mf8_i8m1_tum __riscv_vredor_vs_i8mf8_i8m1_tum
#define vredor_vs_i8mf4_i8m1_tum __riscv_vredor_vs_i8mf4_i8m1_tum
#define vredor_vs_i8mf2_i8m1_tum __riscv_vredor_vs_i8mf2_i8m1_tum
#define vredor_vs_i8m1_i8m1_tum __riscv_vredor_vs_i8m1_i8m1_tum
#define vredor_vs_i8m2_i8m1_tum __riscv_vredor_vs_i8m2_i8m1_tum
#define vredor_vs_i8m4_i8m1_tum __riscv_vredor_vs_i8m4_i8m1_tum
#define vredor_vs_i8m8_i8m1_tum __riscv_vredor_vs_i8m8_i8m1_tum
#define vredor_vs_i16mf4_i16m1_tum __riscv_vredor_vs_i16mf4_i16m1_tum
#define vredor_vs_i16mf2_i16m1_tum __riscv_vredor_vs_i16mf2_i16m1_tum
#define vredor_vs_i16m1_i16m1_tum __riscv_vredor_vs_i16m1_i16m1_tum
#define vredor_vs_i16m2_i16m1_tum __riscv_vredor_vs_i16m2_i16m1_tum
#define vredor_vs_i16m4_i16m1_tum __riscv_vredor_vs_i16m4_i16m1_tum
#define vredor_vs_i16m8_i16m1_tum __riscv_vredor_vs_i16m8_i16m1_tum
#define vredor_vs_i32mf2_i32m1_tum __riscv_vredor_vs_i32mf2_i32m1_tum
#define vredor_vs_i32m1_i32m1_tum __riscv_vredor_vs_i32m1_i32m1_tum
#define vredor_vs_i32m2_i32m1_tum __riscv_vredor_vs_i32m2_i32m1_tum
#define vredor_vs_i32m4_i32m1_tum __riscv_vredor_vs_i32m4_i32m1_tum
#define vredor_vs_i32m8_i32m1_tum __riscv_vredor_vs_i32m8_i32m1_tum
#define vredor_vs_i64m1_i64m1_tum __riscv_vredor_vs_i64m1_i64m1_tum
#define vredor_vs_i64m2_i64m1_tum __riscv_vredor_vs_i64m2_i64m1_tum
#define vredor_vs_i64m4_i64m1_tum __riscv_vredor_vs_i64m4_i64m1_tum
#define vredor_vs_i64m8_i64m1_tum __riscv_vredor_vs_i64m8_i64m1_tum
#define vredxor_vs_i8mf8_i8m1_tum __riscv_vredxor_vs_i8mf8_i8m1_tum
#define vredxor_vs_i8mf4_i8m1_tum __riscv_vredxor_vs_i8mf4_i8m1_tum
#define vredxor_vs_i8mf2_i8m1_tum __riscv_vredxor_vs_i8mf2_i8m1_tum
#define vredxor_vs_i8m1_i8m1_tum __riscv_vredxor_vs_i8m1_i8m1_tum
#define vredxor_vs_i8m2_i8m1_tum __riscv_vredxor_vs_i8m2_i8m1_tum
#define vredxor_vs_i8m4_i8m1_tum __riscv_vredxor_vs_i8m4_i8m1_tum
#define vredxor_vs_i8m8_i8m1_tum __riscv_vredxor_vs_i8m8_i8m1_tum
#define vredxor_vs_i16mf4_i16m1_tum __riscv_vredxor_vs_i16mf4_i16m1_tum
#define vredxor_vs_i16mf2_i16m1_tum __riscv_vredxor_vs_i16mf2_i16m1_tum
#define vredxor_vs_i16m1_i16m1_tum __riscv_vredxor_vs_i16m1_i16m1_tum
#define vredxor_vs_i16m2_i16m1_tum __riscv_vredxor_vs_i16m2_i16m1_tum
#define vredxor_vs_i16m4_i16m1_tum __riscv_vredxor_vs_i16m4_i16m1_tum
#define vredxor_vs_i16m8_i16m1_tum __riscv_vredxor_vs_i16m8_i16m1_tum
#define vredxor_vs_i32mf2_i32m1_tum __riscv_vredxor_vs_i32mf2_i32m1_tum
#define vredxor_vs_i32m1_i32m1_tum __riscv_vredxor_vs_i32m1_i32m1_tum
#define vredxor_vs_i32m2_i32m1_tum __riscv_vredxor_vs_i32m2_i32m1_tum
#define vredxor_vs_i32m4_i32m1_tum __riscv_vredxor_vs_i32m4_i32m1_tum
#define vredxor_vs_i32m8_i32m1_tum __riscv_vredxor_vs_i32m8_i32m1_tum
#define vredxor_vs_i64m1_i64m1_tum __riscv_vredxor_vs_i64m1_i64m1_tum
#define vredxor_vs_i64m2_i64m1_tum __riscv_vredxor_vs_i64m2_i64m1_tum
#define vredxor_vs_i64m4_i64m1_tum __riscv_vredxor_vs_i64m4_i64m1_tum
#define vredxor_vs_i64m8_i64m1_tum __riscv_vredxor_vs_i64m8_i64m1_tum
#define vredsum_vs_u8mf8_u8m1_tum __riscv_vredsum_vs_u8mf8_u8m1_tum
#define vredsum_vs_u8mf4_u8m1_tum __riscv_vredsum_vs_u8mf4_u8m1_tum
#define vredsum_vs_u8mf2_u8m1_tum __riscv_vredsum_vs_u8mf2_u8m1_tum
#define vredsum_vs_u8m1_u8m1_tum __riscv_vredsum_vs_u8m1_u8m1_tum
#define vredsum_vs_u8m2_u8m1_tum __riscv_vredsum_vs_u8m2_u8m1_tum
#define vredsum_vs_u8m4_u8m1_tum __riscv_vredsum_vs_u8m4_u8m1_tum
#define vredsum_vs_u8m8_u8m1_tum __riscv_vredsum_vs_u8m8_u8m1_tum
#define vredsum_vs_u16mf4_u16m1_tum __riscv_vredsum_vs_u16mf4_u16m1_tum
#define vredsum_vs_u16mf2_u16m1_tum __riscv_vredsum_vs_u16mf2_u16m1_tum
#define vredsum_vs_u16m1_u16m1_tum __riscv_vredsum_vs_u16m1_u16m1_tum
#define vredsum_vs_u16m2_u16m1_tum __riscv_vredsum_vs_u16m2_u16m1_tum
#define vredsum_vs_u16m4_u16m1_tum __riscv_vredsum_vs_u16m4_u16m1_tum
#define vredsum_vs_u16m8_u16m1_tum __riscv_vredsum_vs_u16m8_u16m1_tum
#define vredsum_vs_u32mf2_u32m1_tum __riscv_vredsum_vs_u32mf2_u32m1_tum
#define vredsum_vs_u32m1_u32m1_tum __riscv_vredsum_vs_u32m1_u32m1_tum
#define vredsum_vs_u32m2_u32m1_tum __riscv_vredsum_vs_u32m2_u32m1_tum
#define vredsum_vs_u32m4_u32m1_tum __riscv_vredsum_vs_u32m4_u32m1_tum
#define vredsum_vs_u32m8_u32m1_tum __riscv_vredsum_vs_u32m8_u32m1_tum
#define vredsum_vs_u64m1_u64m1_tum __riscv_vredsum_vs_u64m1_u64m1_tum
#define vredsum_vs_u64m2_u64m1_tum __riscv_vredsum_vs_u64m2_u64m1_tum
#define vredsum_vs_u64m4_u64m1_tum __riscv_vredsum_vs_u64m4_u64m1_tum
#define vredsum_vs_u64m8_u64m1_tum __riscv_vredsum_vs_u64m8_u64m1_tum
#define vredmaxu_vs_u8mf8_u8m1_tum __riscv_vredmaxu_vs_u8mf8_u8m1_tum
#define vredmaxu_vs_u8mf4_u8m1_tum __riscv_vredmaxu_vs_u8mf4_u8m1_tum
#define vredmaxu_vs_u8mf2_u8m1_tum __riscv_vredmaxu_vs_u8mf2_u8m1_tum
#define vredmaxu_vs_u8m1_u8m1_tum __riscv_vredmaxu_vs_u8m1_u8m1_tum
#define vredmaxu_vs_u8m2_u8m1_tum __riscv_vredmaxu_vs_u8m2_u8m1_tum
#define vredmaxu_vs_u8m4_u8m1_tum __riscv_vredmaxu_vs_u8m4_u8m1_tum
#define vredmaxu_vs_u8m8_u8m1_tum __riscv_vredmaxu_vs_u8m8_u8m1_tum
#define vredmaxu_vs_u16mf4_u16m1_tum __riscv_vredmaxu_vs_u16mf4_u16m1_tum
#define vredmaxu_vs_u16mf2_u16m1_tum __riscv_vredmaxu_vs_u16mf2_u16m1_tum
#define vredmaxu_vs_u16m1_u16m1_tum __riscv_vredmaxu_vs_u16m1_u16m1_tum
#define vredmaxu_vs_u16m2_u16m1_tum __riscv_vredmaxu_vs_u16m2_u16m1_tum
#define vredmaxu_vs_u16m4_u16m1_tum __riscv_vredmaxu_vs_u16m4_u16m1_tum
#define vredmaxu_vs_u16m8_u16m1_tum __riscv_vredmaxu_vs_u16m8_u16m1_tum
#define vredmaxu_vs_u32mf2_u32m1_tum __riscv_vredmaxu_vs_u32mf2_u32m1_tum
#define vredmaxu_vs_u32m1_u32m1_tum __riscv_vredmaxu_vs_u32m1_u32m1_tum
#define vredmaxu_vs_u32m2_u32m1_tum __riscv_vredmaxu_vs_u32m2_u32m1_tum
#define vredmaxu_vs_u32m4_u32m1_tum __riscv_vredmaxu_vs_u32m4_u32m1_tum
#define vredmaxu_vs_u32m8_u32m1_tum __riscv_vredmaxu_vs_u32m8_u32m1_tum
#define vredmaxu_vs_u64m1_u64m1_tum __riscv_vredmaxu_vs_u64m1_u64m1_tum
#define vredmaxu_vs_u64m2_u64m1_tum __riscv_vredmaxu_vs_u64m2_u64m1_tum
#define vredmaxu_vs_u64m4_u64m1_tum __riscv_vredmaxu_vs_u64m4_u64m1_tum
#define vredmaxu_vs_u64m8_u64m1_tum __riscv_vredmaxu_vs_u64m8_u64m1_tum
#define vredminu_vs_u8mf8_u8m1_tum __riscv_vredminu_vs_u8mf8_u8m1_tum
#define vredminu_vs_u8mf4_u8m1_tum __riscv_vredminu_vs_u8mf4_u8m1_tum
#define vredminu_vs_u8mf2_u8m1_tum __riscv_vredminu_vs_u8mf2_u8m1_tum
#define vredminu_vs_u8m1_u8m1_tum __riscv_vredminu_vs_u8m1_u8m1_tum
#define vredminu_vs_u8m2_u8m1_tum __riscv_vredminu_vs_u8m2_u8m1_tum
#define vredminu_vs_u8m4_u8m1_tum __riscv_vredminu_vs_u8m4_u8m1_tum
#define vredminu_vs_u8m8_u8m1_tum __riscv_vredminu_vs_u8m8_u8m1_tum
#define vredminu_vs_u16mf4_u16m1_tum __riscv_vredminu_vs_u16mf4_u16m1_tum
#define vredminu_vs_u16mf2_u16m1_tum __riscv_vredminu_vs_u16mf2_u16m1_tum
#define vredminu_vs_u16m1_u16m1_tum __riscv_vredminu_vs_u16m1_u16m1_tum
#define vredminu_vs_u16m2_u16m1_tum __riscv_vredminu_vs_u16m2_u16m1_tum
#define vredminu_vs_u16m4_u16m1_tum __riscv_vredminu_vs_u16m4_u16m1_tum
#define vredminu_vs_u16m8_u16m1_tum __riscv_vredminu_vs_u16m8_u16m1_tum
#define vredminu_vs_u32mf2_u32m1_tum __riscv_vredminu_vs_u32mf2_u32m1_tum
#define vredminu_vs_u32m1_u32m1_tum __riscv_vredminu_vs_u32m1_u32m1_tum
#define vredminu_vs_u32m2_u32m1_tum __riscv_vredminu_vs_u32m2_u32m1_tum
#define vredminu_vs_u32m4_u32m1_tum __riscv_vredminu_vs_u32m4_u32m1_tum
#define vredminu_vs_u32m8_u32m1_tum __riscv_vredminu_vs_u32m8_u32m1_tum
#define vredminu_vs_u64m1_u64m1_tum __riscv_vredminu_vs_u64m1_u64m1_tum
#define vredminu_vs_u64m2_u64m1_tum __riscv_vredminu_vs_u64m2_u64m1_tum
#define vredminu_vs_u64m4_u64m1_tum __riscv_vredminu_vs_u64m4_u64m1_tum
#define vredminu_vs_u64m8_u64m1_tum __riscv_vredminu_vs_u64m8_u64m1_tum
#define vredand_vs_u8mf8_u8m1_tum __riscv_vredand_vs_u8mf8_u8m1_tum
#define vredand_vs_u8mf4_u8m1_tum __riscv_vredand_vs_u8mf4_u8m1_tum
#define vredand_vs_u8mf2_u8m1_tum __riscv_vredand_vs_u8mf2_u8m1_tum
#define vredand_vs_u8m1_u8m1_tum __riscv_vredand_vs_u8m1_u8m1_tum
#define vredand_vs_u8m2_u8m1_tum __riscv_vredand_vs_u8m2_u8m1_tum
#define vredand_vs_u8m4_u8m1_tum __riscv_vredand_vs_u8m4_u8m1_tum
#define vredand_vs_u8m8_u8m1_tum __riscv_vredand_vs_u8m8_u8m1_tum
#define vredand_vs_u16mf4_u16m1_tum __riscv_vredand_vs_u16mf4_u16m1_tum
#define vredand_vs_u16mf2_u16m1_tum __riscv_vredand_vs_u16mf2_u16m1_tum
#define vredand_vs_u16m1_u16m1_tum __riscv_vredand_vs_u16m1_u16m1_tum
#define vredand_vs_u16m2_u16m1_tum __riscv_vredand_vs_u16m2_u16m1_tum
#define vredand_vs_u16m4_u16m1_tum __riscv_vredand_vs_u16m4_u16m1_tum
#define vredand_vs_u16m8_u16m1_tum __riscv_vredand_vs_u16m8_u16m1_tum
#define vredand_vs_u32mf2_u32m1_tum __riscv_vredand_vs_u32mf2_u32m1_tum
#define vredand_vs_u32m1_u32m1_tum __riscv_vredand_vs_u32m1_u32m1_tum
#define vredand_vs_u32m2_u32m1_tum __riscv_vredand_vs_u32m2_u32m1_tum
#define vredand_vs_u32m4_u32m1_tum __riscv_vredand_vs_u32m4_u32m1_tum
#define vredand_vs_u32m8_u32m1_tum __riscv_vredand_vs_u32m8_u32m1_tum
#define vredand_vs_u64m1_u64m1_tum __riscv_vredand_vs_u64m1_u64m1_tum
#define vredand_vs_u64m2_u64m1_tum __riscv_vredand_vs_u64m2_u64m1_tum
#define vredand_vs_u64m4_u64m1_tum __riscv_vredand_vs_u64m4_u64m1_tum
#define vredand_vs_u64m8_u64m1_tum __riscv_vredand_vs_u64m8_u64m1_tum
#define vredor_vs_u8mf8_u8m1_tum __riscv_vredor_vs_u8mf8_u8m1_tum
#define vredor_vs_u8mf4_u8m1_tum __riscv_vredor_vs_u8mf4_u8m1_tum
#define vredor_vs_u8mf2_u8m1_tum __riscv_vredor_vs_u8mf2_u8m1_tum
#define vredor_vs_u8m1_u8m1_tum __riscv_vredor_vs_u8m1_u8m1_tum
#define vredor_vs_u8m2_u8m1_tum __riscv_vredor_vs_u8m2_u8m1_tum
#define vredor_vs_u8m4_u8m1_tum __riscv_vredor_vs_u8m4_u8m1_tum
#define vredor_vs_u8m8_u8m1_tum __riscv_vredor_vs_u8m8_u8m1_tum
#define vredor_vs_u16mf4_u16m1_tum __riscv_vredor_vs_u16mf4_u16m1_tum
#define vredor_vs_u16mf2_u16m1_tum __riscv_vredor_vs_u16mf2_u16m1_tum
#define vredor_vs_u16m1_u16m1_tum __riscv_vredor_vs_u16m1_u16m1_tum
#define vredor_vs_u16m2_u16m1_tum __riscv_vredor_vs_u16m2_u16m1_tum
#define vredor_vs_u16m4_u16m1_tum __riscv_vredor_vs_u16m4_u16m1_tum
#define vredor_vs_u16m8_u16m1_tum __riscv_vredor_vs_u16m8_u16m1_tum
#define vredor_vs_u32mf2_u32m1_tum __riscv_vredor_vs_u32mf2_u32m1_tum
#define vredor_vs_u32m1_u32m1_tum __riscv_vredor_vs_u32m1_u32m1_tum
#define vredor_vs_u32m2_u32m1_tum __riscv_vredor_vs_u32m2_u32m1_tum
#define vredor_vs_u32m4_u32m1_tum __riscv_vredor_vs_u32m4_u32m1_tum
#define vredor_vs_u32m8_u32m1_tum __riscv_vredor_vs_u32m8_u32m1_tum
#define vredor_vs_u64m1_u64m1_tum __riscv_vredor_vs_u64m1_u64m1_tum
#define vredor_vs_u64m2_u64m1_tum __riscv_vredor_vs_u64m2_u64m1_tum
#define vredor_vs_u64m4_u64m1_tum __riscv_vredor_vs_u64m4_u64m1_tum
#define vredor_vs_u64m8_u64m1_tum __riscv_vredor_vs_u64m8_u64m1_tum
#define vredxor_vs_u8mf8_u8m1_tum __riscv_vredxor_vs_u8mf8_u8m1_tum
#define vredxor_vs_u8mf4_u8m1_tum __riscv_vredxor_vs_u8mf4_u8m1_tum
#define vredxor_vs_u8mf2_u8m1_tum __riscv_vredxor_vs_u8mf2_u8m1_tum
#define vredxor_vs_u8m1_u8m1_tum __riscv_vredxor_vs_u8m1_u8m1_tum
#define vredxor_vs_u8m2_u8m1_tum __riscv_vredxor_vs_u8m2_u8m1_tum
#define vredxor_vs_u8m4_u8m1_tum __riscv_vredxor_vs_u8m4_u8m1_tum
#define vredxor_vs_u8m8_u8m1_tum __riscv_vredxor_vs_u8m8_u8m1_tum
#define vredxor_vs_u16mf4_u16m1_tum __riscv_vredxor_vs_u16mf4_u16m1_tum
#define vredxor_vs_u16mf2_u16m1_tum __riscv_vredxor_vs_u16mf2_u16m1_tum
#define vredxor_vs_u16m1_u16m1_tum __riscv_vredxor_vs_u16m1_u16m1_tum
#define vredxor_vs_u16m2_u16m1_tum __riscv_vredxor_vs_u16m2_u16m1_tum
#define vredxor_vs_u16m4_u16m1_tum __riscv_vredxor_vs_u16m4_u16m1_tum
#define vredxor_vs_u16m8_u16m1_tum __riscv_vredxor_vs_u16m8_u16m1_tum
#define vredxor_vs_u32mf2_u32m1_tum __riscv_vredxor_vs_u32mf2_u32m1_tum
#define vredxor_vs_u32m1_u32m1_tum __riscv_vredxor_vs_u32m1_u32m1_tum
#define vredxor_vs_u32m2_u32m1_tum __riscv_vredxor_vs_u32m2_u32m1_tum
#define vredxor_vs_u32m4_u32m1_tum __riscv_vredxor_vs_u32m4_u32m1_tum
#define vredxor_vs_u32m8_u32m1_tum __riscv_vredxor_vs_u32m8_u32m1_tum
#define vredxor_vs_u64m1_u64m1_tum __riscv_vredxor_vs_u64m1_u64m1_tum
#define vredxor_vs_u64m2_u64m1_tum __riscv_vredxor_vs_u64m2_u64m1_tum
#define vredxor_vs_u64m4_u64m1_tum __riscv_vredxor_vs_u64m4_u64m1_tum
#define vredxor_vs_u64m8_u64m1_tum __riscv_vredxor_vs_u64m8_u64m1_tum
// masked functions
#define vredsum_vs_i8mf8_i8m1_tam __riscv_vredsum_vs_i8mf8_i8m1_m
#define vredsum_vs_i8mf4_i8m1_tam __riscv_vredsum_vs_i8mf4_i8m1_m
#define vredsum_vs_i8mf2_i8m1_tam __riscv_vredsum_vs_i8mf2_i8m1_m
#define vredsum_vs_i8m1_i8m1_tam __riscv_vredsum_vs_i8m1_i8m1_m
#define vredsum_vs_i8m2_i8m1_tam __riscv_vredsum_vs_i8m2_i8m1_m
#define vredsum_vs_i8m4_i8m1_tam __riscv_vredsum_vs_i8m4_i8m1_m
#define vredsum_vs_i8m8_i8m1_tam __riscv_vredsum_vs_i8m8_i8m1_m
#define vredsum_vs_i16mf4_i16m1_tam __riscv_vredsum_vs_i16mf4_i16m1_m
#define vredsum_vs_i16mf2_i16m1_tam __riscv_vredsum_vs_i16mf2_i16m1_m
#define vredsum_vs_i16m1_i16m1_tam __riscv_vredsum_vs_i16m1_i16m1_m
#define vredsum_vs_i16m2_i16m1_tam __riscv_vredsum_vs_i16m2_i16m1_m
#define vredsum_vs_i16m4_i16m1_tam __riscv_vredsum_vs_i16m4_i16m1_m
#define vredsum_vs_i16m8_i16m1_tam __riscv_vredsum_vs_i16m8_i16m1_m
#define vredsum_vs_i32mf2_i32m1_tam __riscv_vredsum_vs_i32mf2_i32m1_m
#define vredsum_vs_i32m1_i32m1_tam __riscv_vredsum_vs_i32m1_i32m1_m
#define vredsum_vs_i32m2_i32m1_tam __riscv_vredsum_vs_i32m2_i32m1_m
#define vredsum_vs_i32m4_i32m1_tam __riscv_vredsum_vs_i32m4_i32m1_m
#define vredsum_vs_i32m8_i32m1_tam __riscv_vredsum_vs_i32m8_i32m1_m
#define vredsum_vs_i64m1_i64m1_tam __riscv_vredsum_vs_i64m1_i64m1_m
#define vredsum_vs_i64m2_i64m1_tam __riscv_vredsum_vs_i64m2_i64m1_m
#define vredsum_vs_i64m4_i64m1_tam __riscv_vredsum_vs_i64m4_i64m1_m
#define vredsum_vs_i64m8_i64m1_tam __riscv_vredsum_vs_i64m8_i64m1_m
#define vredmax_vs_i8mf8_i8m1_tam __riscv_vredmax_vs_i8mf8_i8m1_m
#define vredmax_vs_i8mf4_i8m1_tam __riscv_vredmax_vs_i8mf4_i8m1_m
#define vredmax_vs_i8mf2_i8m1_tam __riscv_vredmax_vs_i8mf2_i8m1_m
#define vredmax_vs_i8m1_i8m1_tam __riscv_vredmax_vs_i8m1_i8m1_m
#define vredmax_vs_i8m2_i8m1_tam __riscv_vredmax_vs_i8m2_i8m1_m
#define vredmax_vs_i8m4_i8m1_tam __riscv_vredmax_vs_i8m4_i8m1_m
#define vredmax_vs_i8m8_i8m1_tam __riscv_vredmax_vs_i8m8_i8m1_m
#define vredmax_vs_i16mf4_i16m1_tam __riscv_vredmax_vs_i16mf4_i16m1_m
#define vredmax_vs_i16mf2_i16m1_tam __riscv_vredmax_vs_i16mf2_i16m1_m
#define vredmax_vs_i16m1_i16m1_tam __riscv_vredmax_vs_i16m1_i16m1_m
#define vredmax_vs_i16m2_i16m1_tam __riscv_vredmax_vs_i16m2_i16m1_m
#define vredmax_vs_i16m4_i16m1_tam __riscv_vredmax_vs_i16m4_i16m1_m
#define vredmax_vs_i16m8_i16m1_tam __riscv_vredmax_vs_i16m8_i16m1_m
#define vredmax_vs_i32mf2_i32m1_tam __riscv_vredmax_vs_i32mf2_i32m1_m
#define vredmax_vs_i32m1_i32m1_tam __riscv_vredmax_vs_i32m1_i32m1_m
#define vredmax_vs_i32m2_i32m1_tam __riscv_vredmax_vs_i32m2_i32m1_m
#define vredmax_vs_i32m4_i32m1_tam __riscv_vredmax_vs_i32m4_i32m1_m
#define vredmax_vs_i32m8_i32m1_tam __riscv_vredmax_vs_i32m8_i32m1_m
#define vredmax_vs_i64m1_i64m1_tam __riscv_vredmax_vs_i64m1_i64m1_m
#define vredmax_vs_i64m2_i64m1_tam __riscv_vredmax_vs_i64m2_i64m1_m
#define vredmax_vs_i64m4_i64m1_tam __riscv_vredmax_vs_i64m4_i64m1_m
#define vredmax_vs_i64m8_i64m1_tam __riscv_vredmax_vs_i64m8_i64m1_m
#define vredmin_vs_i8mf8_i8m1_tam __riscv_vredmin_vs_i8mf8_i8m1_m
#define vredmin_vs_i8mf4_i8m1_tam __riscv_vredmin_vs_i8mf4_i8m1_m
#define vredmin_vs_i8mf2_i8m1_tam __riscv_vredmin_vs_i8mf2_i8m1_m
#define vredmin_vs_i8m1_i8m1_tam __riscv_vredmin_vs_i8m1_i8m1_m
#define vredmin_vs_i8m2_i8m1_tam __riscv_vredmin_vs_i8m2_i8m1_m
#define vredmin_vs_i8m4_i8m1_tam __riscv_vredmin_vs_i8m4_i8m1_m
#define vredmin_vs_i8m8_i8m1_tam __riscv_vredmin_vs_i8m8_i8m1_m
#define vredmin_vs_i16mf4_i16m1_tam __riscv_vredmin_vs_i16mf4_i16m1_m
#define vredmin_vs_i16mf2_i16m1_tam __riscv_vredmin_vs_i16mf2_i16m1_m
#define vredmin_vs_i16m1_i16m1_tam __riscv_vredmin_vs_i16m1_i16m1_m
#define vredmin_vs_i16m2_i16m1_tam __riscv_vredmin_vs_i16m2_i16m1_m
#define vredmin_vs_i16m4_i16m1_tam __riscv_vredmin_vs_i16m4_i16m1_m
#define vredmin_vs_i16m8_i16m1_tam __riscv_vredmin_vs_i16m8_i16m1_m
#define vredmin_vs_i32mf2_i32m1_tam __riscv_vredmin_vs_i32mf2_i32m1_m
#define vredmin_vs_i32m1_i32m1_tam __riscv_vredmin_vs_i32m1_i32m1_m
#define vredmin_vs_i32m2_i32m1_tam __riscv_vredmin_vs_i32m2_i32m1_m
#define vredmin_vs_i32m4_i32m1_tam __riscv_vredmin_vs_i32m4_i32m1_m
#define vredmin_vs_i32m8_i32m1_tam __riscv_vredmin_vs_i32m8_i32m1_m
#define vredmin_vs_i64m1_i64m1_tam __riscv_vredmin_vs_i64m1_i64m1_m
#define vredmin_vs_i64m2_i64m1_tam __riscv_vredmin_vs_i64m2_i64m1_m
#define vredmin_vs_i64m4_i64m1_tam __riscv_vredmin_vs_i64m4_i64m1_m
#define vredmin_vs_i64m8_i64m1_tam __riscv_vredmin_vs_i64m8_i64m1_m
#define vredand_vs_i8mf8_i8m1_tam __riscv_vredand_vs_i8mf8_i8m1_m
#define vredand_vs_i8mf4_i8m1_tam __riscv_vredand_vs_i8mf4_i8m1_m
#define vredand_vs_i8mf2_i8m1_tam __riscv_vredand_vs_i8mf2_i8m1_m
#define vredand_vs_i8m1_i8m1_tam __riscv_vredand_vs_i8m1_i8m1_m
#define vredand_vs_i8m2_i8m1_tam __riscv_vredand_vs_i8m2_i8m1_m
#define vredand_vs_i8m4_i8m1_tam __riscv_vredand_vs_i8m4_i8m1_m
#define vredand_vs_i8m8_i8m1_tam __riscv_vredand_vs_i8m8_i8m1_m
#define vredand_vs_i16mf4_i16m1_tam __riscv_vredand_vs_i16mf4_i16m1_m
#define vredand_vs_i16mf2_i16m1_tam __riscv_vredand_vs_i16mf2_i16m1_m
#define vredand_vs_i16m1_i16m1_tam __riscv_vredand_vs_i16m1_i16m1_m
#define vredand_vs_i16m2_i16m1_tam __riscv_vredand_vs_i16m2_i16m1_m
#define vredand_vs_i16m4_i16m1_tam __riscv_vredand_vs_i16m4_i16m1_m
#define vredand_vs_i16m8_i16m1_tam __riscv_vredand_vs_i16m8_i16m1_m
#define vredand_vs_i32mf2_i32m1_tam __riscv_vredand_vs_i32mf2_i32m1_m
#define vredand_vs_i32m1_i32m1_tam __riscv_vredand_vs_i32m1_i32m1_m
#define vredand_vs_i32m2_i32m1_tam __riscv_vredand_vs_i32m2_i32m1_m
#define vredand_vs_i32m4_i32m1_tam __riscv_vredand_vs_i32m4_i32m1_m
#define vredand_vs_i32m8_i32m1_tam __riscv_vredand_vs_i32m8_i32m1_m
#define vredand_vs_i64m1_i64m1_tam __riscv_vredand_vs_i64m1_i64m1_m
#define vredand_vs_i64m2_i64m1_tam __riscv_vredand_vs_i64m2_i64m1_m
#define vredand_vs_i64m4_i64m1_tam __riscv_vredand_vs_i64m4_i64m1_m
#define vredand_vs_i64m8_i64m1_tam __riscv_vredand_vs_i64m8_i64m1_m
#define vredor_vs_i8mf8_i8m1_tam __riscv_vredor_vs_i8mf8_i8m1_m
#define vredor_vs_i8mf4_i8m1_tam __riscv_vredor_vs_i8mf4_i8m1_m
#define vredor_vs_i8mf2_i8m1_tam __riscv_vredor_vs_i8mf2_i8m1_m
#define vredor_vs_i8m1_i8m1_tam __riscv_vredor_vs_i8m1_i8m1_m
#define vredor_vs_i8m2_i8m1_tam __riscv_vredor_vs_i8m2_i8m1_m
#define vredor_vs_i8m4_i8m1_tam __riscv_vredor_vs_i8m4_i8m1_m
#define vredor_vs_i8m8_i8m1_tam __riscv_vredor_vs_i8m8_i8m1_m
#define vredor_vs_i16mf4_i16m1_tam __riscv_vredor_vs_i16mf4_i16m1_m
#define vredor_vs_i16mf2_i16m1_tam __riscv_vredor_vs_i16mf2_i16m1_m
#define vredor_vs_i16m1_i16m1_tam __riscv_vredor_vs_i16m1_i16m1_m
#define vredor_vs_i16m2_i16m1_tam __riscv_vredor_vs_i16m2_i16m1_m
#define vredor_vs_i16m4_i16m1_tam __riscv_vredor_vs_i16m4_i16m1_m
#define vredor_vs_i16m8_i16m1_tam __riscv_vredor_vs_i16m8_i16m1_m
#define vredor_vs_i32mf2_i32m1_tam __riscv_vredor_vs_i32mf2_i32m1_m
#define vredor_vs_i32m1_i32m1_tam __riscv_vredor_vs_i32m1_i32m1_m
#define vredor_vs_i32m2_i32m1_tam __riscv_vredor_vs_i32m2_i32m1_m
#define vredor_vs_i32m4_i32m1_tam __riscv_vredor_vs_i32m4_i32m1_m
#define vredor_vs_i32m8_i32m1_tam __riscv_vredor_vs_i32m8_i32m1_m
#define vredor_vs_i64m1_i64m1_tam __riscv_vredor_vs_i64m1_i64m1_m
#define vredor_vs_i64m2_i64m1_tam __riscv_vredor_vs_i64m2_i64m1_m
#define vredor_vs_i64m4_i64m1_tam __riscv_vredor_vs_i64m4_i64m1_m
#define vredor_vs_i64m8_i64m1_tam __riscv_vredor_vs_i64m8_i64m1_m
#define vredxor_vs_i8mf8_i8m1_tam __riscv_vredxor_vs_i8mf8_i8m1_m
#define vredxor_vs_i8mf4_i8m1_tam __riscv_vredxor_vs_i8mf4_i8m1_m
#define vredxor_vs_i8mf2_i8m1_tam __riscv_vredxor_vs_i8mf2_i8m1_m
#define vredxor_vs_i8m1_i8m1_tam __riscv_vredxor_vs_i8m1_i8m1_m
#define vredxor_vs_i8m2_i8m1_tam __riscv_vredxor_vs_i8m2_i8m1_m
#define vredxor_vs_i8m4_i8m1_tam __riscv_vredxor_vs_i8m4_i8m1_m
#define vredxor_vs_i8m8_i8m1_tam __riscv_vredxor_vs_i8m8_i8m1_m
#define vredxor_vs_i16mf4_i16m1_tam __riscv_vredxor_vs_i16mf4_i16m1_m
#define vredxor_vs_i16mf2_i16m1_tam __riscv_vredxor_vs_i16mf2_i16m1_m
#define vredxor_vs_i16m1_i16m1_tam __riscv_vredxor_vs_i16m1_i16m1_m
#define vredxor_vs_i16m2_i16m1_tam __riscv_vredxor_vs_i16m2_i16m1_m
#define vredxor_vs_i16m4_i16m1_tam __riscv_vredxor_vs_i16m4_i16m1_m
#define vredxor_vs_i16m8_i16m1_tam __riscv_vredxor_vs_i16m8_i16m1_m
#define vredxor_vs_i32mf2_i32m1_tam __riscv_vredxor_vs_i32mf2_i32m1_m
#define vredxor_vs_i32m1_i32m1_tam __riscv_vredxor_vs_i32m1_i32m1_m
#define vredxor_vs_i32m2_i32m1_tam __riscv_vredxor_vs_i32m2_i32m1_m
#define vredxor_vs_i32m4_i32m1_tam __riscv_vredxor_vs_i32m4_i32m1_m
#define vredxor_vs_i32m8_i32m1_tam __riscv_vredxor_vs_i32m8_i32m1_m
#define vredxor_vs_i64m1_i64m1_tam __riscv_vredxor_vs_i64m1_i64m1_m
#define vredxor_vs_i64m2_i64m1_tam __riscv_vredxor_vs_i64m2_i64m1_m
#define vredxor_vs_i64m4_i64m1_tam __riscv_vredxor_vs_i64m4_i64m1_m
#define vredxor_vs_i64m8_i64m1_tam __riscv_vredxor_vs_i64m8_i64m1_m
#define vredsum_vs_u8mf8_u8m1_tam __riscv_vredsum_vs_u8mf8_u8m1_m
#define vredsum_vs_u8mf4_u8m1_tam __riscv_vredsum_vs_u8mf4_u8m1_m
#define vredsum_vs_u8mf2_u8m1_tam __riscv_vredsum_vs_u8mf2_u8m1_m
#define vredsum_vs_u8m1_u8m1_tam __riscv_vredsum_vs_u8m1_u8m1_m
#define vredsum_vs_u8m2_u8m1_tam __riscv_vredsum_vs_u8m2_u8m1_m
#define vredsum_vs_u8m4_u8m1_tam __riscv_vredsum_vs_u8m4_u8m1_m
#define vredsum_vs_u8m8_u8m1_tam __riscv_vredsum_vs_u8m8_u8m1_m
#define vredsum_vs_u16mf4_u16m1_tam __riscv_vredsum_vs_u16mf4_u16m1_m
#define vredsum_vs_u16mf2_u16m1_tam __riscv_vredsum_vs_u16mf2_u16m1_m
#define vredsum_vs_u16m1_u16m1_tam __riscv_vredsum_vs_u16m1_u16m1_m
#define vredsum_vs_u16m2_u16m1_tam __riscv_vredsum_vs_u16m2_u16m1_m
#define vredsum_vs_u16m4_u16m1_tam __riscv_vredsum_vs_u16m4_u16m1_m
#define vredsum_vs_u16m8_u16m1_tam __riscv_vredsum_vs_u16m8_u16m1_m
#define vredsum_vs_u32mf2_u32m1_tam __riscv_vredsum_vs_u32mf2_u32m1_m
#define vredsum_vs_u32m1_u32m1_tam __riscv_vredsum_vs_u32m1_u32m1_m
#define vredsum_vs_u32m2_u32m1_tam __riscv_vredsum_vs_u32m2_u32m1_m
#define vredsum_vs_u32m4_u32m1_tam __riscv_vredsum_vs_u32m4_u32m1_m
#define vredsum_vs_u32m8_u32m1_tam __riscv_vredsum_vs_u32m8_u32m1_m
#define vredsum_vs_u64m1_u64m1_tam __riscv_vredsum_vs_u64m1_u64m1_m
#define vredsum_vs_u64m2_u64m1_tam __riscv_vredsum_vs_u64m2_u64m1_m
#define vredsum_vs_u64m4_u64m1_tam __riscv_vredsum_vs_u64m4_u64m1_m
#define vredsum_vs_u64m8_u64m1_tam __riscv_vredsum_vs_u64m8_u64m1_m
#define vredmaxu_vs_u8mf8_u8m1_tam __riscv_vredmaxu_vs_u8mf8_u8m1_m
#define vredmaxu_vs_u8mf4_u8m1_tam __riscv_vredmaxu_vs_u8mf4_u8m1_m
#define vredmaxu_vs_u8mf2_u8m1_tam __riscv_vredmaxu_vs_u8mf2_u8m1_m
#define vredmaxu_vs_u8m1_u8m1_tam __riscv_vredmaxu_vs_u8m1_u8m1_m
#define vredmaxu_vs_u8m2_u8m1_tam __riscv_vredmaxu_vs_u8m2_u8m1_m
#define vredmaxu_vs_u8m4_u8m1_tam __riscv_vredmaxu_vs_u8m4_u8m1_m
#define vredmaxu_vs_u8m8_u8m1_tam __riscv_vredmaxu_vs_u8m8_u8m1_m
#define vredmaxu_vs_u16mf4_u16m1_tam __riscv_vredmaxu_vs_u16mf4_u16m1_m
#define vredmaxu_vs_u16mf2_u16m1_tam __riscv_vredmaxu_vs_u16mf2_u16m1_m
#define vredmaxu_vs_u16m1_u16m1_tam __riscv_vredmaxu_vs_u16m1_u16m1_m
#define vredmaxu_vs_u16m2_u16m1_tam __riscv_vredmaxu_vs_u16m2_u16m1_m
#define vredmaxu_vs_u16m4_u16m1_tam __riscv_vredmaxu_vs_u16m4_u16m1_m
#define vredmaxu_vs_u16m8_u16m1_tam __riscv_vredmaxu_vs_u16m8_u16m1_m
#define vredmaxu_vs_u32mf2_u32m1_tam __riscv_vredmaxu_vs_u32mf2_u32m1_m
#define vredmaxu_vs_u32m1_u32m1_tam __riscv_vredmaxu_vs_u32m1_u32m1_m
#define vredmaxu_vs_u32m2_u32m1_tam __riscv_vredmaxu_vs_u32m2_u32m1_m
#define vredmaxu_vs_u32m4_u32m1_tam __riscv_vredmaxu_vs_u32m4_u32m1_m
#define vredmaxu_vs_u32m8_u32m1_tam __riscv_vredmaxu_vs_u32m8_u32m1_m
#define vredmaxu_vs_u64m1_u64m1_tam __riscv_vredmaxu_vs_u64m1_u64m1_m
#define vredmaxu_vs_u64m2_u64m1_tam __riscv_vredmaxu_vs_u64m2_u64m1_m
#define vredmaxu_vs_u64m4_u64m1_tam __riscv_vredmaxu_vs_u64m4_u64m1_m
#define vredmaxu_vs_u64m8_u64m1_tam __riscv_vredmaxu_vs_u64m8_u64m1_m
#define vredminu_vs_u8mf8_u8m1_tam __riscv_vredminu_vs_u8mf8_u8m1_m
#define vredminu_vs_u8mf4_u8m1_tam __riscv_vredminu_vs_u8mf4_u8m1_m
#define vredminu_vs_u8mf2_u8m1_tam __riscv_vredminu_vs_u8mf2_u8m1_m
#define vredminu_vs_u8m1_u8m1_tam __riscv_vredminu_vs_u8m1_u8m1_m
#define vredminu_vs_u8m2_u8m1_tam __riscv_vredminu_vs_u8m2_u8m1_m
#define vredminu_vs_u8m4_u8m1_tam __riscv_vredminu_vs_u8m4_u8m1_m
#define vredminu_vs_u8m8_u8m1_tam __riscv_vredminu_vs_u8m8_u8m1_m
#define vredminu_vs_u16mf4_u16m1_tam __riscv_vredminu_vs_u16mf4_u16m1_m
#define vredminu_vs_u16mf2_u16m1_tam __riscv_vredminu_vs_u16mf2_u16m1_m
#define vredminu_vs_u16m1_u16m1_tam __riscv_vredminu_vs_u16m1_u16m1_m
#define vredminu_vs_u16m2_u16m1_tam __riscv_vredminu_vs_u16m2_u16m1_m
#define vredminu_vs_u16m4_u16m1_tam __riscv_vredminu_vs_u16m4_u16m1_m
#define vredminu_vs_u16m8_u16m1_tam __riscv_vredminu_vs_u16m8_u16m1_m
#define vredminu_vs_u32mf2_u32m1_tam __riscv_vredminu_vs_u32mf2_u32m1_m
#define vredminu_vs_u32m1_u32m1_tam __riscv_vredminu_vs_u32m1_u32m1_m
#define vredminu_vs_u32m2_u32m1_tam __riscv_vredminu_vs_u32m2_u32m1_m
#define vredminu_vs_u32m4_u32m1_tam __riscv_vredminu_vs_u32m4_u32m1_m
#define vredminu_vs_u32m8_u32m1_tam __riscv_vredminu_vs_u32m8_u32m1_m
#define vredminu_vs_u64m1_u64m1_tam __riscv_vredminu_vs_u64m1_u64m1_m
#define vredminu_vs_u64m2_u64m1_tam __riscv_vredminu_vs_u64m2_u64m1_m
#define vredminu_vs_u64m4_u64m1_tam __riscv_vredminu_vs_u64m4_u64m1_m
#define vredminu_vs_u64m8_u64m1_tam __riscv_vredminu_vs_u64m8_u64m1_m
#define vredand_vs_u8mf8_u8m1_tam __riscv_vredand_vs_u8mf8_u8m1_m
#define vredand_vs_u8mf4_u8m1_tam __riscv_vredand_vs_u8mf4_u8m1_m
#define vredand_vs_u8mf2_u8m1_tam __riscv_vredand_vs_u8mf2_u8m1_m
#define vredand_vs_u8m1_u8m1_tam __riscv_vredand_vs_u8m1_u8m1_m
#define vredand_vs_u8m2_u8m1_tam __riscv_vredand_vs_u8m2_u8m1_m
#define vredand_vs_u8m4_u8m1_tam __riscv_vredand_vs_u8m4_u8m1_m
#define vredand_vs_u8m8_u8m1_tam __riscv_vredand_vs_u8m8_u8m1_m
#define vredand_vs_u16mf4_u16m1_tam __riscv_vredand_vs_u16mf4_u16m1_m
#define vredand_vs_u16mf2_u16m1_tam __riscv_vredand_vs_u16mf2_u16m1_m
#define vredand_vs_u16m1_u16m1_tam __riscv_vredand_vs_u16m1_u16m1_m
#define vredand_vs_u16m2_u16m1_tam __riscv_vredand_vs_u16m2_u16m1_m
#define vredand_vs_u16m4_u16m1_tam __riscv_vredand_vs_u16m4_u16m1_m
#define vredand_vs_u16m8_u16m1_tam __riscv_vredand_vs_u16m8_u16m1_m
#define vredand_vs_u32mf2_u32m1_tam __riscv_vredand_vs_u32mf2_u32m1_m
#define vredand_vs_u32m1_u32m1_tam __riscv_vredand_vs_u32m1_u32m1_m
#define vredand_vs_u32m2_u32m1_tam __riscv_vredand_vs_u32m2_u32m1_m
#define vredand_vs_u32m4_u32m1_tam __riscv_vredand_vs_u32m4_u32m1_m
#define vredand_vs_u32m8_u32m1_tam __riscv_vredand_vs_u32m8_u32m1_m
#define vredand_vs_u64m1_u64m1_tam __riscv_vredand_vs_u64m1_u64m1_m
#define vredand_vs_u64m2_u64m1_tam __riscv_vredand_vs_u64m2_u64m1_m
#define vredand_vs_u64m4_u64m1_tam __riscv_vredand_vs_u64m4_u64m1_m
#define vredand_vs_u64m8_u64m1_tam __riscv_vredand_vs_u64m8_u64m1_m
#define vredor_vs_u8mf8_u8m1_tam __riscv_vredor_vs_u8mf8_u8m1_m
#define vredor_vs_u8mf4_u8m1_tam __riscv_vredor_vs_u8mf4_u8m1_m
#define vredor_vs_u8mf2_u8m1_tam __riscv_vredor_vs_u8mf2_u8m1_m
#define vredor_vs_u8m1_u8m1_tam __riscv_vredor_vs_u8m1_u8m1_m
#define vredor_vs_u8m2_u8m1_tam __riscv_vredor_vs_u8m2_u8m1_m
#define vredor_vs_u8m4_u8m1_tam __riscv_vredor_vs_u8m4_u8m1_m
#define vredor_vs_u8m8_u8m1_tam __riscv_vredor_vs_u8m8_u8m1_m
#define vredor_vs_u16mf4_u16m1_tam __riscv_vredor_vs_u16mf4_u16m1_m
#define vredor_vs_u16mf2_u16m1_tam __riscv_vredor_vs_u16mf2_u16m1_m
#define vredor_vs_u16m1_u16m1_tam __riscv_vredor_vs_u16m1_u16m1_m
#define vredor_vs_u16m2_u16m1_tam __riscv_vredor_vs_u16m2_u16m1_m
#define vredor_vs_u16m4_u16m1_tam __riscv_vredor_vs_u16m4_u16m1_m
#define vredor_vs_u16m8_u16m1_tam __riscv_vredor_vs_u16m8_u16m1_m
#define vredor_vs_u32mf2_u32m1_tam __riscv_vredor_vs_u32mf2_u32m1_m
#define vredor_vs_u32m1_u32m1_tam __riscv_vredor_vs_u32m1_u32m1_m
#define vredor_vs_u32m2_u32m1_tam __riscv_vredor_vs_u32m2_u32m1_m
#define vredor_vs_u32m4_u32m1_tam __riscv_vredor_vs_u32m4_u32m1_m
#define vredor_vs_u32m8_u32m1_tam __riscv_vredor_vs_u32m8_u32m1_m
#define vredor_vs_u64m1_u64m1_tam __riscv_vredor_vs_u64m1_u64m1_m
#define vredor_vs_u64m2_u64m1_tam __riscv_vredor_vs_u64m2_u64m1_m
#define vredor_vs_u64m4_u64m1_tam __riscv_vredor_vs_u64m4_u64m1_m
#define vredor_vs_u64m8_u64m1_tam __riscv_vredor_vs_u64m8_u64m1_m
#define vredxor_vs_u8mf8_u8m1_tam __riscv_vredxor_vs_u8mf8_u8m1_m
#define vredxor_vs_u8mf4_u8m1_tam __riscv_vredxor_vs_u8mf4_u8m1_m
#define vredxor_vs_u8mf2_u8m1_tam __riscv_vredxor_vs_u8mf2_u8m1_m
#define vredxor_vs_u8m1_u8m1_tam __riscv_vredxor_vs_u8m1_u8m1_m
#define vredxor_vs_u8m2_u8m1_tam __riscv_vredxor_vs_u8m2_u8m1_m
#define vredxor_vs_u8m4_u8m1_tam __riscv_vredxor_vs_u8m4_u8m1_m
#define vredxor_vs_u8m8_u8m1_tam __riscv_vredxor_vs_u8m8_u8m1_m
#define vredxor_vs_u16mf4_u16m1_tam __riscv_vredxor_vs_u16mf4_u16m1_m
#define vredxor_vs_u16mf2_u16m1_tam __riscv_vredxor_vs_u16mf2_u16m1_m
#define vredxor_vs_u16m1_u16m1_tam __riscv_vredxor_vs_u16m1_u16m1_m
#define vredxor_vs_u16m2_u16m1_tam __riscv_vredxor_vs_u16m2_u16m1_m
#define vredxor_vs_u16m4_u16m1_tam __riscv_vredxor_vs_u16m4_u16m1_m
#define vredxor_vs_u16m8_u16m1_tam __riscv_vredxor_vs_u16m8_u16m1_m
#define vredxor_vs_u32mf2_u32m1_tam __riscv_vredxor_vs_u32mf2_u32m1_m
#define vredxor_vs_u32m1_u32m1_tam __riscv_vredxor_vs_u32m1_u32m1_m
#define vredxor_vs_u32m2_u32m1_tam __riscv_vredxor_vs_u32m2_u32m1_m
#define vredxor_vs_u32m4_u32m1_tam __riscv_vredxor_vs_u32m4_u32m1_m
#define vredxor_vs_u32m8_u32m1_tam __riscv_vredxor_vs_u32m8_u32m1_m
#define vredxor_vs_u64m1_u64m1_tam __riscv_vredxor_vs_u64m1_u64m1_m
#define vredxor_vs_u64m2_u64m1_tam __riscv_vredxor_vs_u64m2_u64m1_m
#define vredxor_vs_u64m4_u64m1_tam __riscv_vredxor_vs_u64m4_u64m1_m
#define vredxor_vs_u64m8_u64m1_tam __riscv_vredxor_vs_u64m8_u64m1_m
#define vwredsum_vs_i8mf8_i16m1_tu __riscv_vwredsum_vs_i8mf8_i16m1_tu
#define vwredsum_vs_i8mf4_i16m1_tu __riscv_vwredsum_vs_i8mf4_i16m1_tu
#define vwredsum_vs_i8mf2_i16m1_tu __riscv_vwredsum_vs_i8mf2_i16m1_tu
#define vwredsum_vs_i8m1_i16m1_tu __riscv_vwredsum_vs_i8m1_i16m1_tu
#define vwredsum_vs_i8m2_i16m1_tu __riscv_vwredsum_vs_i8m2_i16m1_tu
#define vwredsum_vs_i8m4_i16m1_tu __riscv_vwredsum_vs_i8m4_i16m1_tu
#define vwredsum_vs_i8m8_i16m1_tu __riscv_vwredsum_vs_i8m8_i16m1_tu
#define vwredsum_vs_i16mf4_i32m1_tu __riscv_vwredsum_vs_i16mf4_i32m1_tu
#define vwredsum_vs_i16mf2_i32m1_tu __riscv_vwredsum_vs_i16mf2_i32m1_tu
#define vwredsum_vs_i16m1_i32m1_tu __riscv_vwredsum_vs_i16m1_i32m1_tu
#define vwredsum_vs_i16m2_i32m1_tu __riscv_vwredsum_vs_i16m2_i32m1_tu
#define vwredsum_vs_i16m4_i32m1_tu __riscv_vwredsum_vs_i16m4_i32m1_tu
#define vwredsum_vs_i16m8_i32m1_tu __riscv_vwredsum_vs_i16m8_i32m1_tu
#define vwredsum_vs_i32mf2_i64m1_tu __riscv_vwredsum_vs_i32mf2_i64m1_tu
#define vwredsum_vs_i32m1_i64m1_tu __riscv_vwredsum_vs_i32m1_i64m1_tu
#define vwredsum_vs_i32m2_i64m1_tu __riscv_vwredsum_vs_i32m2_i64m1_tu
#define vwredsum_vs_i32m4_i64m1_tu __riscv_vwredsum_vs_i32m4_i64m1_tu
#define vwredsum_vs_i32m8_i64m1_tu __riscv_vwredsum_vs_i32m8_i64m1_tu
#define vwredsumu_vs_u8mf8_u16m1_tu __riscv_vwredsumu_vs_u8mf8_u16m1_tu
#define vwredsumu_vs_u8mf4_u16m1_tu __riscv_vwredsumu_vs_u8mf4_u16m1_tu
#define vwredsumu_vs_u8mf2_u16m1_tu __riscv_vwredsumu_vs_u8mf2_u16m1_tu
#define vwredsumu_vs_u8m1_u16m1_tu __riscv_vwredsumu_vs_u8m1_u16m1_tu
#define vwredsumu_vs_u8m2_u16m1_tu __riscv_vwredsumu_vs_u8m2_u16m1_tu
#define vwredsumu_vs_u8m4_u16m1_tu __riscv_vwredsumu_vs_u8m4_u16m1_tu
#define vwredsumu_vs_u8m8_u16m1_tu __riscv_vwredsumu_vs_u8m8_u16m1_tu
#define vwredsumu_vs_u16mf4_u32m1_tu __riscv_vwredsumu_vs_u16mf4_u32m1_tu
#define vwredsumu_vs_u16mf2_u32m1_tu __riscv_vwredsumu_vs_u16mf2_u32m1_tu
#define vwredsumu_vs_u16m1_u32m1_tu __riscv_vwredsumu_vs_u16m1_u32m1_tu
#define vwredsumu_vs_u16m2_u32m1_tu __riscv_vwredsumu_vs_u16m2_u32m1_tu
#define vwredsumu_vs_u16m4_u32m1_tu __riscv_vwredsumu_vs_u16m4_u32m1_tu
#define vwredsumu_vs_u16m8_u32m1_tu __riscv_vwredsumu_vs_u16m8_u32m1_tu
#define vwredsumu_vs_u32mf2_u64m1_tu __riscv_vwredsumu_vs_u32mf2_u64m1_tu
#define vwredsumu_vs_u32m1_u64m1_tu __riscv_vwredsumu_vs_u32m1_u64m1_tu
#define vwredsumu_vs_u32m2_u64m1_tu __riscv_vwredsumu_vs_u32m2_u64m1_tu
#define vwredsumu_vs_u32m4_u64m1_tu __riscv_vwredsumu_vs_u32m4_u64m1_tu
#define vwredsumu_vs_u32m8_u64m1_tu __riscv_vwredsumu_vs_u32m8_u64m1_tu
#define vwredsum_vs_i8mf8_i16m1_ta __riscv_vwredsum_vs_i8mf8_i16m1
#define vwredsum_vs_i8mf4_i16m1_ta __riscv_vwredsum_vs_i8mf4_i16m1
#define vwredsum_vs_i8mf2_i16m1_ta __riscv_vwredsum_vs_i8mf2_i16m1
#define vwredsum_vs_i8m1_i16m1_ta __riscv_vwredsum_vs_i8m1_i16m1
#define vwredsum_vs_i8m2_i16m1_ta __riscv_vwredsum_vs_i8m2_i16m1
#define vwredsum_vs_i8m4_i16m1_ta __riscv_vwredsum_vs_i8m4_i16m1
#define vwredsum_vs_i8m8_i16m1_ta __riscv_vwredsum_vs_i8m8_i16m1
#define vwredsum_vs_i16mf4_i32m1_ta __riscv_vwredsum_vs_i16mf4_i32m1
#define vwredsum_vs_i16mf2_i32m1_ta __riscv_vwredsum_vs_i16mf2_i32m1
#define vwredsum_vs_i16m1_i32m1_ta __riscv_vwredsum_vs_i16m1_i32m1
#define vwredsum_vs_i16m2_i32m1_ta __riscv_vwredsum_vs_i16m2_i32m1
#define vwredsum_vs_i16m4_i32m1_ta __riscv_vwredsum_vs_i16m4_i32m1
#define vwredsum_vs_i16m8_i32m1_ta __riscv_vwredsum_vs_i16m8_i32m1
#define vwredsum_vs_i32mf2_i64m1_ta __riscv_vwredsum_vs_i32mf2_i64m1
#define vwredsum_vs_i32m1_i64m1_ta __riscv_vwredsum_vs_i32m1_i64m1
#define vwredsum_vs_i32m2_i64m1_ta __riscv_vwredsum_vs_i32m2_i64m1
#define vwredsum_vs_i32m4_i64m1_ta __riscv_vwredsum_vs_i32m4_i64m1
#define vwredsum_vs_i32m8_i64m1_ta __riscv_vwredsum_vs_i32m8_i64m1
#define vwredsumu_vs_u8mf8_u16m1_ta __riscv_vwredsumu_vs_u8mf8_u16m1
#define vwredsumu_vs_u8mf4_u16m1_ta __riscv_vwredsumu_vs_u8mf4_u16m1
#define vwredsumu_vs_u8mf2_u16m1_ta __riscv_vwredsumu_vs_u8mf2_u16m1
#define vwredsumu_vs_u8m1_u16m1_ta __riscv_vwredsumu_vs_u8m1_u16m1
#define vwredsumu_vs_u8m2_u16m1_ta __riscv_vwredsumu_vs_u8m2_u16m1
#define vwredsumu_vs_u8m4_u16m1_ta __riscv_vwredsumu_vs_u8m4_u16m1
#define vwredsumu_vs_u8m8_u16m1_ta __riscv_vwredsumu_vs_u8m8_u16m1
#define vwredsumu_vs_u16mf4_u32m1_ta __riscv_vwredsumu_vs_u16mf4_u32m1
#define vwredsumu_vs_u16mf2_u32m1_ta __riscv_vwredsumu_vs_u16mf2_u32m1
#define vwredsumu_vs_u16m1_u32m1_ta __riscv_vwredsumu_vs_u16m1_u32m1
#define vwredsumu_vs_u16m2_u32m1_ta __riscv_vwredsumu_vs_u16m2_u32m1
#define vwredsumu_vs_u16m4_u32m1_ta __riscv_vwredsumu_vs_u16m4_u32m1
#define vwredsumu_vs_u16m8_u32m1_ta __riscv_vwredsumu_vs_u16m8_u32m1
#define vwredsumu_vs_u32mf2_u64m1_ta __riscv_vwredsumu_vs_u32mf2_u64m1
#define vwredsumu_vs_u32m1_u64m1_ta __riscv_vwredsumu_vs_u32m1_u64m1
#define vwredsumu_vs_u32m2_u64m1_ta __riscv_vwredsumu_vs_u32m2_u64m1
#define vwredsumu_vs_u32m4_u64m1_ta __riscv_vwredsumu_vs_u32m4_u64m1
#define vwredsumu_vs_u32m8_u64m1_ta __riscv_vwredsumu_vs_u32m8_u64m1
// masked functions
#define vwredsum_vs_i8mf8_i16m1_tum __riscv_vwredsum_vs_i8mf8_i16m1_tum
#define vwredsum_vs_i8mf4_i16m1_tum __riscv_vwredsum_vs_i8mf4_i16m1_tum
#define vwredsum_vs_i8mf2_i16m1_tum __riscv_vwredsum_vs_i8mf2_i16m1_tum
#define vwredsum_vs_i8m1_i16m1_tum __riscv_vwredsum_vs_i8m1_i16m1_tum
#define vwredsum_vs_i8m2_i16m1_tum __riscv_vwredsum_vs_i8m2_i16m1_tum
#define vwredsum_vs_i8m4_i16m1_tum __riscv_vwredsum_vs_i8m4_i16m1_tum
#define vwredsum_vs_i8m8_i16m1_tum __riscv_vwredsum_vs_i8m8_i16m1_tum
#define vwredsum_vs_i16mf4_i32m1_tum __riscv_vwredsum_vs_i16mf4_i32m1_tum
#define vwredsum_vs_i16mf2_i32m1_tum __riscv_vwredsum_vs_i16mf2_i32m1_tum
#define vwredsum_vs_i16m1_i32m1_tum __riscv_vwredsum_vs_i16m1_i32m1_tum
#define vwredsum_vs_i16m2_i32m1_tum __riscv_vwredsum_vs_i16m2_i32m1_tum
#define vwredsum_vs_i16m4_i32m1_tum __riscv_vwredsum_vs_i16m4_i32m1_tum
#define vwredsum_vs_i16m8_i32m1_tum __riscv_vwredsum_vs_i16m8_i32m1_tum
#define vwredsum_vs_i32mf2_i64m1_tum __riscv_vwredsum_vs_i32mf2_i64m1_tum
#define vwredsum_vs_i32m1_i64m1_tum __riscv_vwredsum_vs_i32m1_i64m1_tum
#define vwredsum_vs_i32m2_i64m1_tum __riscv_vwredsum_vs_i32m2_i64m1_tum
#define vwredsum_vs_i32m4_i64m1_tum __riscv_vwredsum_vs_i32m4_i64m1_tum
#define vwredsum_vs_i32m8_i64m1_tum __riscv_vwredsum_vs_i32m8_i64m1_tum
#define vwredsumu_vs_u8mf8_u16m1_tum __riscv_vwredsumu_vs_u8mf8_u16m1_tum
#define vwredsumu_vs_u8mf4_u16m1_tum __riscv_vwredsumu_vs_u8mf4_u16m1_tum
#define vwredsumu_vs_u8mf2_u16m1_tum __riscv_vwredsumu_vs_u8mf2_u16m1_tum
#define vwredsumu_vs_u8m1_u16m1_tum __riscv_vwredsumu_vs_u8m1_u16m1_tum
#define vwredsumu_vs_u8m2_u16m1_tum __riscv_vwredsumu_vs_u8m2_u16m1_tum
#define vwredsumu_vs_u8m4_u16m1_tum __riscv_vwredsumu_vs_u8m4_u16m1_tum
#define vwredsumu_vs_u8m8_u16m1_tum __riscv_vwredsumu_vs_u8m8_u16m1_tum
#define vwredsumu_vs_u16mf4_u32m1_tum __riscv_vwredsumu_vs_u16mf4_u32m1_tum
#define vwredsumu_vs_u16mf2_u32m1_tum __riscv_vwredsumu_vs_u16mf2_u32m1_tum
#define vwredsumu_vs_u16m1_u32m1_tum __riscv_vwredsumu_vs_u16m1_u32m1_tum
#define vwredsumu_vs_u16m2_u32m1_tum __riscv_vwredsumu_vs_u16m2_u32m1_tum
#define vwredsumu_vs_u16m4_u32m1_tum __riscv_vwredsumu_vs_u16m4_u32m1_tum
#define vwredsumu_vs_u16m8_u32m1_tum __riscv_vwredsumu_vs_u16m8_u32m1_tum
#define vwredsumu_vs_u32mf2_u64m1_tum __riscv_vwredsumu_vs_u32mf2_u64m1_tum
#define vwredsumu_vs_u32m1_u64m1_tum __riscv_vwredsumu_vs_u32m1_u64m1_tum
#define vwredsumu_vs_u32m2_u64m1_tum __riscv_vwredsumu_vs_u32m2_u64m1_tum
#define vwredsumu_vs_u32m4_u64m1_tum __riscv_vwredsumu_vs_u32m4_u64m1_tum
#define vwredsumu_vs_u32m8_u64m1_tum __riscv_vwredsumu_vs_u32m8_u64m1_tum
// masked functions
#define vwredsum_vs_i8mf8_i16m1_tam __riscv_vwredsum_vs_i8mf8_i16m1_m
#define vwredsum_vs_i8mf4_i16m1_tam __riscv_vwredsum_vs_i8mf4_i16m1_m
#define vwredsum_vs_i8mf2_i16m1_tam __riscv_vwredsum_vs_i8mf2_i16m1_m
#define vwredsum_vs_i8m1_i16m1_tam __riscv_vwredsum_vs_i8m1_i16m1_m
#define vwredsum_vs_i8m2_i16m1_tam __riscv_vwredsum_vs_i8m2_i16m1_m
#define vwredsum_vs_i8m4_i16m1_tam __riscv_vwredsum_vs_i8m4_i16m1_m
#define vwredsum_vs_i8m8_i16m1_tam __riscv_vwredsum_vs_i8m8_i16m1_m
#define vwredsum_vs_i16mf4_i32m1_tam __riscv_vwredsum_vs_i16mf4_i32m1_m
#define vwredsum_vs_i16mf2_i32m1_tam __riscv_vwredsum_vs_i16mf2_i32m1_m
#define vwredsum_vs_i16m1_i32m1_tam __riscv_vwredsum_vs_i16m1_i32m1_m
#define vwredsum_vs_i16m2_i32m1_tam __riscv_vwredsum_vs_i16m2_i32m1_m
#define vwredsum_vs_i16m4_i32m1_tam __riscv_vwredsum_vs_i16m4_i32m1_m
#define vwredsum_vs_i16m8_i32m1_tam __riscv_vwredsum_vs_i16m8_i32m1_m
#define vwredsum_vs_i32mf2_i64m1_tam __riscv_vwredsum_vs_i32mf2_i64m1_m
#define vwredsum_vs_i32m1_i64m1_tam __riscv_vwredsum_vs_i32m1_i64m1_m
#define vwredsum_vs_i32m2_i64m1_tam __riscv_vwredsum_vs_i32m2_i64m1_m
#define vwredsum_vs_i32m4_i64m1_tam __riscv_vwredsum_vs_i32m4_i64m1_m
#define vwredsum_vs_i32m8_i64m1_tam __riscv_vwredsum_vs_i32m8_i64m1_m
#define vwredsumu_vs_u8mf8_u16m1_tam __riscv_vwredsumu_vs_u8mf8_u16m1_m
#define vwredsumu_vs_u8mf4_u16m1_tam __riscv_vwredsumu_vs_u8mf4_u16m1_m
#define vwredsumu_vs_u8mf2_u16m1_tam __riscv_vwredsumu_vs_u8mf2_u16m1_m
#define vwredsumu_vs_u8m1_u16m1_tam __riscv_vwredsumu_vs_u8m1_u16m1_m
#define vwredsumu_vs_u8m2_u16m1_tam __riscv_vwredsumu_vs_u8m2_u16m1_m
#define vwredsumu_vs_u8m4_u16m1_tam __riscv_vwredsumu_vs_u8m4_u16m1_m
#define vwredsumu_vs_u8m8_u16m1_tam __riscv_vwredsumu_vs_u8m8_u16m1_m
#define vwredsumu_vs_u16mf4_u32m1_tam __riscv_vwredsumu_vs_u16mf4_u32m1_m
#define vwredsumu_vs_u16mf2_u32m1_tam __riscv_vwredsumu_vs_u16mf2_u32m1_m
#define vwredsumu_vs_u16m1_u32m1_tam __riscv_vwredsumu_vs_u16m1_u32m1_m
#define vwredsumu_vs_u16m2_u32m1_tam __riscv_vwredsumu_vs_u16m2_u32m1_m
#define vwredsumu_vs_u16m4_u32m1_tam __riscv_vwredsumu_vs_u16m4_u32m1_m
#define vwredsumu_vs_u16m8_u32m1_tam __riscv_vwredsumu_vs_u16m8_u32m1_m
#define vwredsumu_vs_u32mf2_u64m1_tam __riscv_vwredsumu_vs_u32mf2_u64m1_m
#define vwredsumu_vs_u32m1_u64m1_tam __riscv_vwredsumu_vs_u32m1_u64m1_m
#define vwredsumu_vs_u32m2_u64m1_tam __riscv_vwredsumu_vs_u32m2_u64m1_m
#define vwredsumu_vs_u32m4_u64m1_tam __riscv_vwredsumu_vs_u32m4_u64m1_m
#define vwredsumu_vs_u32m8_u64m1_tam __riscv_vwredsumu_vs_u32m8_u64m1_m
#define vfredosum_vs_f16mf4_f16m1_tu __riscv_vfredosum_vs_f16mf4_f16m1_tu
#define vfredosum_vs_f16mf2_f16m1_tu __riscv_vfredosum_vs_f16mf2_f16m1_tu
#define vfredosum_vs_f16m1_f16m1_tu __riscv_vfredosum_vs_f16m1_f16m1_tu
#define vfredosum_vs_f16m2_f16m1_tu __riscv_vfredosum_vs_f16m2_f16m1_tu
#define vfredosum_vs_f16m4_f16m1_tu __riscv_vfredosum_vs_f16m4_f16m1_tu
#define vfredosum_vs_f16m8_f16m1_tu __riscv_vfredosum_vs_f16m8_f16m1_tu
#define vfredosum_vs_f32mf2_f32m1_tu __riscv_vfredosum_vs_f32mf2_f32m1_tu
#define vfredosum_vs_f32m1_f32m1_tu __riscv_vfredosum_vs_f32m1_f32m1_tu
#define vfredosum_vs_f32m2_f32m1_tu __riscv_vfredosum_vs_f32m2_f32m1_tu
#define vfredosum_vs_f32m4_f32m1_tu __riscv_vfredosum_vs_f32m4_f32m1_tu
#define vfredosum_vs_f32m8_f32m1_tu __riscv_vfredosum_vs_f32m8_f32m1_tu
#define vfredosum_vs_f64m1_f64m1_tu __riscv_vfredosum_vs_f64m1_f64m1_tu
#define vfredosum_vs_f64m2_f64m1_tu __riscv_vfredosum_vs_f64m2_f64m1_tu
#define vfredosum_vs_f64m4_f64m1_tu __riscv_vfredosum_vs_f64m4_f64m1_tu
#define vfredosum_vs_f64m8_f64m1_tu __riscv_vfredosum_vs_f64m8_f64m1_tu
#define vfredusum_vs_f16mf4_f16m1_tu __riscv_vfredusum_vs_f16mf4_f16m1_tu
#define vfredusum_vs_f16mf2_f16m1_tu __riscv_vfredusum_vs_f16mf2_f16m1_tu
#define vfredusum_vs_f16m1_f16m1_tu __riscv_vfredusum_vs_f16m1_f16m1_tu
#define vfredusum_vs_f16m2_f16m1_tu __riscv_vfredusum_vs_f16m2_f16m1_tu
#define vfredusum_vs_f16m4_f16m1_tu __riscv_vfredusum_vs_f16m4_f16m1_tu
#define vfredusum_vs_f16m8_f16m1_tu __riscv_vfredusum_vs_f16m8_f16m1_tu
#define vfredusum_vs_f32mf2_f32m1_tu __riscv_vfredusum_vs_f32mf2_f32m1_tu
#define vfredusum_vs_f32m1_f32m1_tu __riscv_vfredusum_vs_f32m1_f32m1_tu
#define vfredusum_vs_f32m2_f32m1_tu __riscv_vfredusum_vs_f32m2_f32m1_tu
#define vfredusum_vs_f32m4_f32m1_tu __riscv_vfredusum_vs_f32m4_f32m1_tu
#define vfredusum_vs_f32m8_f32m1_tu __riscv_vfredusum_vs_f32m8_f32m1_tu
#define vfredusum_vs_f64m1_f64m1_tu __riscv_vfredusum_vs_f64m1_f64m1_tu
#define vfredusum_vs_f64m2_f64m1_tu __riscv_vfredusum_vs_f64m2_f64m1_tu
#define vfredusum_vs_f64m4_f64m1_tu __riscv_vfredusum_vs_f64m4_f64m1_tu
#define vfredusum_vs_f64m8_f64m1_tu __riscv_vfredusum_vs_f64m8_f64m1_tu
#define vfredmax_vs_f16mf4_f16m1_tu __riscv_vfredmax_vs_f16mf4_f16m1_tu
#define vfredmax_vs_f16mf2_f16m1_tu __riscv_vfredmax_vs_f16mf2_f16m1_tu
#define vfredmax_vs_f16m1_f16m1_tu __riscv_vfredmax_vs_f16m1_f16m1_tu
#define vfredmax_vs_f16m2_f16m1_tu __riscv_vfredmax_vs_f16m2_f16m1_tu
#define vfredmax_vs_f16m4_f16m1_tu __riscv_vfredmax_vs_f16m4_f16m1_tu
#define vfredmax_vs_f16m8_f16m1_tu __riscv_vfredmax_vs_f16m8_f16m1_tu
#define vfredmax_vs_f32mf2_f32m1_tu __riscv_vfredmax_vs_f32mf2_f32m1_tu
#define vfredmax_vs_f32m1_f32m1_tu __riscv_vfredmax_vs_f32m1_f32m1_tu
#define vfredmax_vs_f32m2_f32m1_tu __riscv_vfredmax_vs_f32m2_f32m1_tu
#define vfredmax_vs_f32m4_f32m1_tu __riscv_vfredmax_vs_f32m4_f32m1_tu
#define vfredmax_vs_f32m8_f32m1_tu __riscv_vfredmax_vs_f32m8_f32m1_tu
#define vfredmax_vs_f64m1_f64m1_tu __riscv_vfredmax_vs_f64m1_f64m1_tu
#define vfredmax_vs_f64m2_f64m1_tu __riscv_vfredmax_vs_f64m2_f64m1_tu
#define vfredmax_vs_f64m4_f64m1_tu __riscv_vfredmax_vs_f64m4_f64m1_tu
#define vfredmax_vs_f64m8_f64m1_tu __riscv_vfredmax_vs_f64m8_f64m1_tu
#define vfredmin_vs_f16mf4_f16m1_tu __riscv_vfredmin_vs_f16mf4_f16m1_tu
#define vfredmin_vs_f16mf2_f16m1_tu __riscv_vfredmin_vs_f16mf2_f16m1_tu
#define vfredmin_vs_f16m1_f16m1_tu __riscv_vfredmin_vs_f16m1_f16m1_tu
#define vfredmin_vs_f16m2_f16m1_tu __riscv_vfredmin_vs_f16m2_f16m1_tu
#define vfredmin_vs_f16m4_f16m1_tu __riscv_vfredmin_vs_f16m4_f16m1_tu
#define vfredmin_vs_f16m8_f16m1_tu __riscv_vfredmin_vs_f16m8_f16m1_tu
#define vfredmin_vs_f32mf2_f32m1_tu __riscv_vfredmin_vs_f32mf2_f32m1_tu
#define vfredmin_vs_f32m1_f32m1_tu __riscv_vfredmin_vs_f32m1_f32m1_tu
#define vfredmin_vs_f32m2_f32m1_tu __riscv_vfredmin_vs_f32m2_f32m1_tu
#define vfredmin_vs_f32m4_f32m1_tu __riscv_vfredmin_vs_f32m4_f32m1_tu
#define vfredmin_vs_f32m8_f32m1_tu __riscv_vfredmin_vs_f32m8_f32m1_tu
#define vfredmin_vs_f64m1_f64m1_tu __riscv_vfredmin_vs_f64m1_f64m1_tu
#define vfredmin_vs_f64m2_f64m1_tu __riscv_vfredmin_vs_f64m2_f64m1_tu
#define vfredmin_vs_f64m4_f64m1_tu __riscv_vfredmin_vs_f64m4_f64m1_tu
#define vfredmin_vs_f64m8_f64m1_tu __riscv_vfredmin_vs_f64m8_f64m1_tu
#define vfredosum_vs_f16mf4_f16m1_ta __riscv_vfredosum_vs_f16mf4_f16m1
#define vfredosum_vs_f16mf2_f16m1_ta __riscv_vfredosum_vs_f16mf2_f16m1
#define vfredosum_vs_f16m1_f16m1_ta __riscv_vfredosum_vs_f16m1_f16m1
#define vfredosum_vs_f16m2_f16m1_ta __riscv_vfredosum_vs_f16m2_f16m1
#define vfredosum_vs_f16m4_f16m1_ta __riscv_vfredosum_vs_f16m4_f16m1
#define vfredosum_vs_f16m8_f16m1_ta __riscv_vfredosum_vs_f16m8_f16m1
#define vfredosum_vs_f32mf2_f32m1_ta __riscv_vfredosum_vs_f32mf2_f32m1
#define vfredosum_vs_f32m1_f32m1_ta __riscv_vfredosum_vs_f32m1_f32m1
#define vfredosum_vs_f32m2_f32m1_ta __riscv_vfredosum_vs_f32m2_f32m1
#define vfredosum_vs_f32m4_f32m1_ta __riscv_vfredosum_vs_f32m4_f32m1
#define vfredosum_vs_f32m8_f32m1_ta __riscv_vfredosum_vs_f32m8_f32m1
#define vfredosum_vs_f64m1_f64m1_ta __riscv_vfredosum_vs_f64m1_f64m1
#define vfredosum_vs_f64m2_f64m1_ta __riscv_vfredosum_vs_f64m2_f64m1
#define vfredosum_vs_f64m4_f64m1_ta __riscv_vfredosum_vs_f64m4_f64m1
#define vfredosum_vs_f64m8_f64m1_ta __riscv_vfredosum_vs_f64m8_f64m1
#define vfredusum_vs_f16mf4_f16m1_ta __riscv_vfredusum_vs_f16mf4_f16m1
#define vfredusum_vs_f16mf2_f16m1_ta __riscv_vfredusum_vs_f16mf2_f16m1
#define vfredusum_vs_f16m1_f16m1_ta __riscv_vfredusum_vs_f16m1_f16m1
#define vfredusum_vs_f16m2_f16m1_ta __riscv_vfredusum_vs_f16m2_f16m1
#define vfredusum_vs_f16m4_f16m1_ta __riscv_vfredusum_vs_f16m4_f16m1
#define vfredusum_vs_f16m8_f16m1_ta __riscv_vfredusum_vs_f16m8_f16m1
#define vfredusum_vs_f32mf2_f32m1_ta __riscv_vfredusum_vs_f32mf2_f32m1
#define vfredusum_vs_f32m1_f32m1_ta __riscv_vfredusum_vs_f32m1_f32m1
#define vfredusum_vs_f32m2_f32m1_ta __riscv_vfredusum_vs_f32m2_f32m1
#define vfredusum_vs_f32m4_f32m1_ta __riscv_vfredusum_vs_f32m4_f32m1
#define vfredusum_vs_f32m8_f32m1_ta __riscv_vfredusum_vs_f32m8_f32m1
#define vfredusum_vs_f64m1_f64m1_ta __riscv_vfredusum_vs_f64m1_f64m1
#define vfredusum_vs_f64m2_f64m1_ta __riscv_vfredusum_vs_f64m2_f64m1
#define vfredusum_vs_f64m4_f64m1_ta __riscv_vfredusum_vs_f64m4_f64m1
#define vfredusum_vs_f64m8_f64m1_ta __riscv_vfredusum_vs_f64m8_f64m1
#define vfredmax_vs_f16mf4_f16m1_ta __riscv_vfredmax_vs_f16mf4_f16m1
#define vfredmax_vs_f16mf2_f16m1_ta __riscv_vfredmax_vs_f16mf2_f16m1
#define vfredmax_vs_f16m1_f16m1_ta __riscv_vfredmax_vs_f16m1_f16m1
#define vfredmax_vs_f16m2_f16m1_ta __riscv_vfredmax_vs_f16m2_f16m1
#define vfredmax_vs_f16m4_f16m1_ta __riscv_vfredmax_vs_f16m4_f16m1
#define vfredmax_vs_f16m8_f16m1_ta __riscv_vfredmax_vs_f16m8_f16m1
#define vfredmax_vs_f32mf2_f32m1_ta __riscv_vfredmax_vs_f32mf2_f32m1
#define vfredmax_vs_f32m1_f32m1_ta __riscv_vfredmax_vs_f32m1_f32m1
#define vfredmax_vs_f32m2_f32m1_ta __riscv_vfredmax_vs_f32m2_f32m1
#define vfredmax_vs_f32m4_f32m1_ta __riscv_vfredmax_vs_f32m4_f32m1
#define vfredmax_vs_f32m8_f32m1_ta __riscv_vfredmax_vs_f32m8_f32m1
#define vfredmax_vs_f64m1_f64m1_ta __riscv_vfredmax_vs_f64m1_f64m1
#define vfredmax_vs_f64m2_f64m1_ta __riscv_vfredmax_vs_f64m2_f64m1
#define vfredmax_vs_f64m4_f64m1_ta __riscv_vfredmax_vs_f64m4_f64m1
#define vfredmax_vs_f64m8_f64m1_ta __riscv_vfredmax_vs_f64m8_f64m1
#define vfredmin_vs_f16mf4_f16m1_ta __riscv_vfredmin_vs_f16mf4_f16m1
#define vfredmin_vs_f16mf2_f16m1_ta __riscv_vfredmin_vs_f16mf2_f16m1
#define vfredmin_vs_f16m1_f16m1_ta __riscv_vfredmin_vs_f16m1_f16m1
#define vfredmin_vs_f16m2_f16m1_ta __riscv_vfredmin_vs_f16m2_f16m1
#define vfredmin_vs_f16m4_f16m1_ta __riscv_vfredmin_vs_f16m4_f16m1
#define vfredmin_vs_f16m8_f16m1_ta __riscv_vfredmin_vs_f16m8_f16m1
#define vfredmin_vs_f32mf2_f32m1_ta __riscv_vfredmin_vs_f32mf2_f32m1
#define vfredmin_vs_f32m1_f32m1_ta __riscv_vfredmin_vs_f32m1_f32m1
#define vfredmin_vs_f32m2_f32m1_ta __riscv_vfredmin_vs_f32m2_f32m1
#define vfredmin_vs_f32m4_f32m1_ta __riscv_vfredmin_vs_f32m4_f32m1
#define vfredmin_vs_f32m8_f32m1_ta __riscv_vfredmin_vs_f32m8_f32m1
#define vfredmin_vs_f64m1_f64m1_ta __riscv_vfredmin_vs_f64m1_f64m1
#define vfredmin_vs_f64m2_f64m1_ta __riscv_vfredmin_vs_f64m2_f64m1
#define vfredmin_vs_f64m4_f64m1_ta __riscv_vfredmin_vs_f64m4_f64m1
#define vfredmin_vs_f64m8_f64m1_ta __riscv_vfredmin_vs_f64m8_f64m1
// masked functions
#define vfredosum_vs_f16mf4_f16m1_tum __riscv_vfredosum_vs_f16mf4_f16m1_tum
#define vfredosum_vs_f16mf2_f16m1_tum __riscv_vfredosum_vs_f16mf2_f16m1_tum
#define vfredosum_vs_f16m1_f16m1_tum __riscv_vfredosum_vs_f16m1_f16m1_tum
#define vfredosum_vs_f16m2_f16m1_tum __riscv_vfredosum_vs_f16m2_f16m1_tum
#define vfredosum_vs_f16m4_f16m1_tum __riscv_vfredosum_vs_f16m4_f16m1_tum
#define vfredosum_vs_f16m8_f16m1_tum __riscv_vfredosum_vs_f16m8_f16m1_tum
#define vfredosum_vs_f32mf2_f32m1_tum __riscv_vfredosum_vs_f32mf2_f32m1_tum
#define vfredosum_vs_f32m1_f32m1_tum __riscv_vfredosum_vs_f32m1_f32m1_tum
#define vfredosum_vs_f32m2_f32m1_tum __riscv_vfredosum_vs_f32m2_f32m1_tum
#define vfredosum_vs_f32m4_f32m1_tum __riscv_vfredosum_vs_f32m4_f32m1_tum
#define vfredosum_vs_f32m8_f32m1_tum __riscv_vfredosum_vs_f32m8_f32m1_tum
#define vfredosum_vs_f64m1_f64m1_tum __riscv_vfredosum_vs_f64m1_f64m1_tum
#define vfredosum_vs_f64m2_f64m1_tum __riscv_vfredosum_vs_f64m2_f64m1_tum
#define vfredosum_vs_f64m4_f64m1_tum __riscv_vfredosum_vs_f64m4_f64m1_tum
#define vfredosum_vs_f64m8_f64m1_tum __riscv_vfredosum_vs_f64m8_f64m1_tum
#define vfredusum_vs_f16mf4_f16m1_tum __riscv_vfredusum_vs_f16mf4_f16m1_tum
#define vfredusum_vs_f16mf2_f16m1_tum __riscv_vfredusum_vs_f16mf2_f16m1_tum
#define vfredusum_vs_f16m1_f16m1_tum __riscv_vfredusum_vs_f16m1_f16m1_tum
#define vfredusum_vs_f16m2_f16m1_tum __riscv_vfredusum_vs_f16m2_f16m1_tum
#define vfredusum_vs_f16m4_f16m1_tum __riscv_vfredusum_vs_f16m4_f16m1_tum
#define vfredusum_vs_f16m8_f16m1_tum __riscv_vfredusum_vs_f16m8_f16m1_tum
#define vfredusum_vs_f32mf2_f32m1_tum __riscv_vfredusum_vs_f32mf2_f32m1_tum
#define vfredusum_vs_f32m1_f32m1_tum __riscv_vfredusum_vs_f32m1_f32m1_tum
#define vfredusum_vs_f32m2_f32m1_tum __riscv_vfredusum_vs_f32m2_f32m1_tum
#define vfredusum_vs_f32m4_f32m1_tum __riscv_vfredusum_vs_f32m4_f32m1_tum
#define vfredusum_vs_f32m8_f32m1_tum __riscv_vfredusum_vs_f32m8_f32m1_tum
#define vfredusum_vs_f64m1_f64m1_tum __riscv_vfredusum_vs_f64m1_f64m1_tum
#define vfredusum_vs_f64m2_f64m1_tum __riscv_vfredusum_vs_f64m2_f64m1_tum
#define vfredusum_vs_f64m4_f64m1_tum __riscv_vfredusum_vs_f64m4_f64m1_tum
#define vfredusum_vs_f64m8_f64m1_tum __riscv_vfredusum_vs_f64m8_f64m1_tum
#define vfredmax_vs_f16mf4_f16m1_tum __riscv_vfredmax_vs_f16mf4_f16m1_tum
#define vfredmax_vs_f16mf2_f16m1_tum __riscv_vfredmax_vs_f16mf2_f16m1_tum
#define vfredmax_vs_f16m1_f16m1_tum __riscv_vfredmax_vs_f16m1_f16m1_tum
#define vfredmax_vs_f16m2_f16m1_tum __riscv_vfredmax_vs_f16m2_f16m1_tum
#define vfredmax_vs_f16m4_f16m1_tum __riscv_vfredmax_vs_f16m4_f16m1_tum
#define vfredmax_vs_f16m8_f16m1_tum __riscv_vfredmax_vs_f16m8_f16m1_tum
#define vfredmax_vs_f32mf2_f32m1_tum __riscv_vfredmax_vs_f32mf2_f32m1_tum
#define vfredmax_vs_f32m1_f32m1_tum __riscv_vfredmax_vs_f32m1_f32m1_tum
#define vfredmax_vs_f32m2_f32m1_tum __riscv_vfredmax_vs_f32m2_f32m1_tum
#define vfredmax_vs_f32m4_f32m1_tum __riscv_vfredmax_vs_f32m4_f32m1_tum
#define vfredmax_vs_f32m8_f32m1_tum __riscv_vfredmax_vs_f32m8_f32m1_tum
#define vfredmax_vs_f64m1_f64m1_tum __riscv_vfredmax_vs_f64m1_f64m1_tum
#define vfredmax_vs_f64m2_f64m1_tum __riscv_vfredmax_vs_f64m2_f64m1_tum
#define vfredmax_vs_f64m4_f64m1_tum __riscv_vfredmax_vs_f64m4_f64m1_tum
#define vfredmax_vs_f64m8_f64m1_tum __riscv_vfredmax_vs_f64m8_f64m1_tum
#define vfredmin_vs_f16mf4_f16m1_tum __riscv_vfredmin_vs_f16mf4_f16m1_tum
#define vfredmin_vs_f16mf2_f16m1_tum __riscv_vfredmin_vs_f16mf2_f16m1_tum
#define vfredmin_vs_f16m1_f16m1_tum __riscv_vfredmin_vs_f16m1_f16m1_tum
#define vfredmin_vs_f16m2_f16m1_tum __riscv_vfredmin_vs_f16m2_f16m1_tum
#define vfredmin_vs_f16m4_f16m1_tum __riscv_vfredmin_vs_f16m4_f16m1_tum
#define vfredmin_vs_f16m8_f16m1_tum __riscv_vfredmin_vs_f16m8_f16m1_tum
#define vfredmin_vs_f32mf2_f32m1_tum __riscv_vfredmin_vs_f32mf2_f32m1_tum
#define vfredmin_vs_f32m1_f32m1_tum __riscv_vfredmin_vs_f32m1_f32m1_tum
#define vfredmin_vs_f32m2_f32m1_tum __riscv_vfredmin_vs_f32m2_f32m1_tum
#define vfredmin_vs_f32m4_f32m1_tum __riscv_vfredmin_vs_f32m4_f32m1_tum
#define vfredmin_vs_f32m8_f32m1_tum __riscv_vfredmin_vs_f32m8_f32m1_tum
#define vfredmin_vs_f64m1_f64m1_tum __riscv_vfredmin_vs_f64m1_f64m1_tum
#define vfredmin_vs_f64m2_f64m1_tum __riscv_vfredmin_vs_f64m2_f64m1_tum
#define vfredmin_vs_f64m4_f64m1_tum __riscv_vfredmin_vs_f64m4_f64m1_tum
#define vfredmin_vs_f64m8_f64m1_tum __riscv_vfredmin_vs_f64m8_f64m1_tum
// masked functions
#define vfredosum_vs_f16mf4_f16m1_tam __riscv_vfredosum_vs_f16mf4_f16m1_m
#define vfredosum_vs_f16mf2_f16m1_tam __riscv_vfredosum_vs_f16mf2_f16m1_m
#define vfredosum_vs_f16m1_f16m1_tam __riscv_vfredosum_vs_f16m1_f16m1_m
#define vfredosum_vs_f16m2_f16m1_tam __riscv_vfredosum_vs_f16m2_f16m1_m
#define vfredosum_vs_f16m4_f16m1_tam __riscv_vfredosum_vs_f16m4_f16m1_m
#define vfredosum_vs_f16m8_f16m1_tam __riscv_vfredosum_vs_f16m8_f16m1_m
#define vfredosum_vs_f32mf2_f32m1_tam __riscv_vfredosum_vs_f32mf2_f32m1_m
#define vfredosum_vs_f32m1_f32m1_tam __riscv_vfredosum_vs_f32m1_f32m1_m
#define vfredosum_vs_f32m2_f32m1_tam __riscv_vfredosum_vs_f32m2_f32m1_m
#define vfredosum_vs_f32m4_f32m1_tam __riscv_vfredosum_vs_f32m4_f32m1_m
#define vfredosum_vs_f32m8_f32m1_tam __riscv_vfredosum_vs_f32m8_f32m1_m
#define vfredosum_vs_f64m1_f64m1_tam __riscv_vfredosum_vs_f64m1_f64m1_m
#define vfredosum_vs_f64m2_f64m1_tam __riscv_vfredosum_vs_f64m2_f64m1_m
#define vfredosum_vs_f64m4_f64m1_tam __riscv_vfredosum_vs_f64m4_f64m1_m
#define vfredosum_vs_f64m8_f64m1_tam __riscv_vfredosum_vs_f64m8_f64m1_m
#define vfredusum_vs_f16mf4_f16m1_tam __riscv_vfredusum_vs_f16mf4_f16m1_m
#define vfredusum_vs_f16mf2_f16m1_tam __riscv_vfredusum_vs_f16mf2_f16m1_m
#define vfredusum_vs_f16m1_f16m1_tam __riscv_vfredusum_vs_f16m1_f16m1_m
#define vfredusum_vs_f16m2_f16m1_tam __riscv_vfredusum_vs_f16m2_f16m1_m
#define vfredusum_vs_f16m4_f16m1_tam __riscv_vfredusum_vs_f16m4_f16m1_m
#define vfredusum_vs_f16m8_f16m1_tam __riscv_vfredusum_vs_f16m8_f16m1_m
#define vfredusum_vs_f32mf2_f32m1_tam __riscv_vfredusum_vs_f32mf2_f32m1_m
#define vfredusum_vs_f32m1_f32m1_tam __riscv_vfredusum_vs_f32m1_f32m1_m
#define vfredusum_vs_f32m2_f32m1_tam __riscv_vfredusum_vs_f32m2_f32m1_m
#define vfredusum_vs_f32m4_f32m1_tam __riscv_vfredusum_vs_f32m4_f32m1_m
#define vfredusum_vs_f32m8_f32m1_tam __riscv_vfredusum_vs_f32m8_f32m1_m
#define vfredusum_vs_f64m1_f64m1_tam __riscv_vfredusum_vs_f64m1_f64m1_m
#define vfredusum_vs_f64m2_f64m1_tam __riscv_vfredusum_vs_f64m2_f64m1_m
#define vfredusum_vs_f64m4_f64m1_tam __riscv_vfredusum_vs_f64m4_f64m1_m
#define vfredusum_vs_f64m8_f64m1_tam __riscv_vfredusum_vs_f64m8_f64m1_m
#define vfredmax_vs_f16mf4_f16m1_tam __riscv_vfredmax_vs_f16mf4_f16m1_m
#define vfredmax_vs_f16mf2_f16m1_tam __riscv_vfredmax_vs_f16mf2_f16m1_m
#define vfredmax_vs_f16m1_f16m1_tam __riscv_vfredmax_vs_f16m1_f16m1_m
#define vfredmax_vs_f16m2_f16m1_tam __riscv_vfredmax_vs_f16m2_f16m1_m
#define vfredmax_vs_f16m4_f16m1_tam __riscv_vfredmax_vs_f16m4_f16m1_m
#define vfredmax_vs_f16m8_f16m1_tam __riscv_vfredmax_vs_f16m8_f16m1_m
#define vfredmax_vs_f32mf2_f32m1_tam __riscv_vfredmax_vs_f32mf2_f32m1_m
#define vfredmax_vs_f32m1_f32m1_tam __riscv_vfredmax_vs_f32m1_f32m1_m
#define vfredmax_vs_f32m2_f32m1_tam __riscv_vfredmax_vs_f32m2_f32m1_m
#define vfredmax_vs_f32m4_f32m1_tam __riscv_vfredmax_vs_f32m4_f32m1_m
#define vfredmax_vs_f32m8_f32m1_tam __riscv_vfredmax_vs_f32m8_f32m1_m
#define vfredmax_vs_f64m1_f64m1_tam __riscv_vfredmax_vs_f64m1_f64m1_m
#define vfredmax_vs_f64m2_f64m1_tam __riscv_vfredmax_vs_f64m2_f64m1_m
#define vfredmax_vs_f64m4_f64m1_tam __riscv_vfredmax_vs_f64m4_f64m1_m
#define vfredmax_vs_f64m8_f64m1_tam __riscv_vfredmax_vs_f64m8_f64m1_m
#define vfredmin_vs_f16mf4_f16m1_tam __riscv_vfredmin_vs_f16mf4_f16m1_m
#define vfredmin_vs_f16mf2_f16m1_tam __riscv_vfredmin_vs_f16mf2_f16m1_m
#define vfredmin_vs_f16m1_f16m1_tam __riscv_vfredmin_vs_f16m1_f16m1_m
#define vfredmin_vs_f16m2_f16m1_tam __riscv_vfredmin_vs_f16m2_f16m1_m
#define vfredmin_vs_f16m4_f16m1_tam __riscv_vfredmin_vs_f16m4_f16m1_m
#define vfredmin_vs_f16m8_f16m1_tam __riscv_vfredmin_vs_f16m8_f16m1_m
#define vfredmin_vs_f32mf2_f32m1_tam __riscv_vfredmin_vs_f32mf2_f32m1_m
#define vfredmin_vs_f32m1_f32m1_tam __riscv_vfredmin_vs_f32m1_f32m1_m
#define vfredmin_vs_f32m2_f32m1_tam __riscv_vfredmin_vs_f32m2_f32m1_m
#define vfredmin_vs_f32m4_f32m1_tam __riscv_vfredmin_vs_f32m4_f32m1_m
#define vfredmin_vs_f32m8_f32m1_tam __riscv_vfredmin_vs_f32m8_f32m1_m
#define vfredmin_vs_f64m1_f64m1_tam __riscv_vfredmin_vs_f64m1_f64m1_m
#define vfredmin_vs_f64m2_f64m1_tam __riscv_vfredmin_vs_f64m2_f64m1_m
#define vfredmin_vs_f64m4_f64m1_tam __riscv_vfredmin_vs_f64m4_f64m1_m
#define vfredmin_vs_f64m8_f64m1_tam __riscv_vfredmin_vs_f64m8_f64m1_m
#define vfwredosum_vs_f16mf4_f32m1_tu __riscv_vfwredosum_vs_f16mf4_f32m1_tu
#define vfwredosum_vs_f16mf2_f32m1_tu __riscv_vfwredosum_vs_f16mf2_f32m1_tu
#define vfwredosum_vs_f16m1_f32m1_tu __riscv_vfwredosum_vs_f16m1_f32m1_tu
#define vfwredosum_vs_f16m2_f32m1_tu __riscv_vfwredosum_vs_f16m2_f32m1_tu
#define vfwredosum_vs_f16m4_f32m1_tu __riscv_vfwredosum_vs_f16m4_f32m1_tu
#define vfwredosum_vs_f16m8_f32m1_tu __riscv_vfwredosum_vs_f16m8_f32m1_tu
#define vfwredosum_vs_f32mf2_f64m1_tu __riscv_vfwredosum_vs_f32mf2_f64m1_tu
#define vfwredosum_vs_f32m1_f64m1_tu __riscv_vfwredosum_vs_f32m1_f64m1_tu
#define vfwredosum_vs_f32m2_f64m1_tu __riscv_vfwredosum_vs_f32m2_f64m1_tu
#define vfwredosum_vs_f32m4_f64m1_tu __riscv_vfwredosum_vs_f32m4_f64m1_tu
#define vfwredosum_vs_f32m8_f64m1_tu __riscv_vfwredosum_vs_f32m8_f64m1_tu
#define vfwredusum_vs_f16mf4_f32m1_tu __riscv_vfwredusum_vs_f16mf4_f32m1_tu
#define vfwredusum_vs_f16mf2_f32m1_tu __riscv_vfwredusum_vs_f16mf2_f32m1_tu
#define vfwredusum_vs_f16m1_f32m1_tu __riscv_vfwredusum_vs_f16m1_f32m1_tu
#define vfwredusum_vs_f16m2_f32m1_tu __riscv_vfwredusum_vs_f16m2_f32m1_tu
#define vfwredusum_vs_f16m4_f32m1_tu __riscv_vfwredusum_vs_f16m4_f32m1_tu
#define vfwredusum_vs_f16m8_f32m1_tu __riscv_vfwredusum_vs_f16m8_f32m1_tu
#define vfwredusum_vs_f32mf2_f64m1_tu __riscv_vfwredusum_vs_f32mf2_f64m1_tu
#define vfwredusum_vs_f32m1_f64m1_tu __riscv_vfwredusum_vs_f32m1_f64m1_tu
#define vfwredusum_vs_f32m2_f64m1_tu __riscv_vfwredusum_vs_f32m2_f64m1_tu
#define vfwredusum_vs_f32m4_f64m1_tu __riscv_vfwredusum_vs_f32m4_f64m1_tu
#define vfwredusum_vs_f32m8_f64m1_tu __riscv_vfwredusum_vs_f32m8_f64m1_tu
#define vfwredosum_vs_f16mf4_f32m1_ta __riscv_vfwredosum_vs_f16mf4_f32m1
#define vfwredosum_vs_f16mf2_f32m1_ta __riscv_vfwredosum_vs_f16mf2_f32m1
#define vfwredosum_vs_f16m1_f32m1_ta __riscv_vfwredosum_vs_f16m1_f32m1
#define vfwredosum_vs_f16m2_f32m1_ta __riscv_vfwredosum_vs_f16m2_f32m1
#define vfwredosum_vs_f16m4_f32m1_ta __riscv_vfwredosum_vs_f16m4_f32m1
#define vfwredosum_vs_f16m8_f32m1_ta __riscv_vfwredosum_vs_f16m8_f32m1
#define vfwredosum_vs_f32mf2_f64m1_ta __riscv_vfwredosum_vs_f32mf2_f64m1
#define vfwredosum_vs_f32m1_f64m1_ta __riscv_vfwredosum_vs_f32m1_f64m1
#define vfwredosum_vs_f32m2_f64m1_ta __riscv_vfwredosum_vs_f32m2_f64m1
#define vfwredosum_vs_f32m4_f64m1_ta __riscv_vfwredosum_vs_f32m4_f64m1
#define vfwredosum_vs_f32m8_f64m1_ta __riscv_vfwredosum_vs_f32m8_f64m1
#define vfwredusum_vs_f16mf4_f32m1_ta __riscv_vfwredusum_vs_f16mf4_f32m1
#define vfwredusum_vs_f16mf2_f32m1_ta __riscv_vfwredusum_vs_f16mf2_f32m1
#define vfwredusum_vs_f16m1_f32m1_ta __riscv_vfwredusum_vs_f16m1_f32m1
#define vfwredusum_vs_f16m2_f32m1_ta __riscv_vfwredusum_vs_f16m2_f32m1
#define vfwredusum_vs_f16m4_f32m1_ta __riscv_vfwredusum_vs_f16m4_f32m1
#define vfwredusum_vs_f16m8_f32m1_ta __riscv_vfwredusum_vs_f16m8_f32m1
#define vfwredusum_vs_f32mf2_f64m1_ta __riscv_vfwredusum_vs_f32mf2_f64m1
#define vfwredusum_vs_f32m1_f64m1_ta __riscv_vfwredusum_vs_f32m1_f64m1
#define vfwredusum_vs_f32m2_f64m1_ta __riscv_vfwredusum_vs_f32m2_f64m1
#define vfwredusum_vs_f32m4_f64m1_ta __riscv_vfwredusum_vs_f32m4_f64m1
#define vfwredusum_vs_f32m8_f64m1_ta __riscv_vfwredusum_vs_f32m8_f64m1
// masked functions
#define vfwredosum_vs_f16mf4_f32m1_tum __riscv_vfwredosum_vs_f16mf4_f32m1_tum
#define vfwredosum_vs_f16mf2_f32m1_tum __riscv_vfwredosum_vs_f16mf2_f32m1_tum
#define vfwredosum_vs_f16m1_f32m1_tum __riscv_vfwredosum_vs_f16m1_f32m1_tum
#define vfwredosum_vs_f16m2_f32m1_tum __riscv_vfwredosum_vs_f16m2_f32m1_tum
#define vfwredosum_vs_f16m4_f32m1_tum __riscv_vfwredosum_vs_f16m4_f32m1_tum
#define vfwredosum_vs_f16m8_f32m1_tum __riscv_vfwredosum_vs_f16m8_f32m1_tum
#define vfwredosum_vs_f32mf2_f64m1_tum __riscv_vfwredosum_vs_f32mf2_f64m1_tum
#define vfwredosum_vs_f32m1_f64m1_tum __riscv_vfwredosum_vs_f32m1_f64m1_tum
#define vfwredosum_vs_f32m2_f64m1_tum __riscv_vfwredosum_vs_f32m2_f64m1_tum
#define vfwredosum_vs_f32m4_f64m1_tum __riscv_vfwredosum_vs_f32m4_f64m1_tum
#define vfwredosum_vs_f32m8_f64m1_tum __riscv_vfwredosum_vs_f32m8_f64m1_tum
#define vfwredusum_vs_f16mf4_f32m1_tum __riscv_vfwredusum_vs_f16mf4_f32m1_tum
#define vfwredusum_vs_f16mf2_f32m1_tum __riscv_vfwredusum_vs_f16mf2_f32m1_tum
#define vfwredusum_vs_f16m1_f32m1_tum __riscv_vfwredusum_vs_f16m1_f32m1_tum
#define vfwredusum_vs_f16m2_f32m1_tum __riscv_vfwredusum_vs_f16m2_f32m1_tum
#define vfwredusum_vs_f16m4_f32m1_tum __riscv_vfwredusum_vs_f16m4_f32m1_tum
#define vfwredusum_vs_f16m8_f32m1_tum __riscv_vfwredusum_vs_f16m8_f32m1_tum
#define vfwredusum_vs_f32mf2_f64m1_tum __riscv_vfwredusum_vs_f32mf2_f64m1_tum
#define vfwredusum_vs_f32m1_f64m1_tum __riscv_vfwredusum_vs_f32m1_f64m1_tum
#define vfwredusum_vs_f32m2_f64m1_tum __riscv_vfwredusum_vs_f32m2_f64m1_tum
#define vfwredusum_vs_f32m4_f64m1_tum __riscv_vfwredusum_vs_f32m4_f64m1_tum
#define vfwredusum_vs_f32m8_f64m1_tum __riscv_vfwredusum_vs_f32m8_f64m1_tum
// masked functions
#define vfwredosum_vs_f16mf4_f32m1_tam __riscv_vfwredosum_vs_f16mf4_f32m1_m
#define vfwredosum_vs_f16mf2_f32m1_tam __riscv_vfwredosum_vs_f16mf2_f32m1_m
#define vfwredosum_vs_f16m1_f32m1_tam __riscv_vfwredosum_vs_f16m1_f32m1_m
#define vfwredosum_vs_f16m2_f32m1_tam __riscv_vfwredosum_vs_f16m2_f32m1_m
#define vfwredosum_vs_f16m4_f32m1_tam __riscv_vfwredosum_vs_f16m4_f32m1_m
#define vfwredosum_vs_f16m8_f32m1_tam __riscv_vfwredosum_vs_f16m8_f32m1_m
#define vfwredosum_vs_f32mf2_f64m1_tam __riscv_vfwredosum_vs_f32mf2_f64m1_m
#define vfwredosum_vs_f32m1_f64m1_tam __riscv_vfwredosum_vs_f32m1_f64m1_m
#define vfwredosum_vs_f32m2_f64m1_tam __riscv_vfwredosum_vs_f32m2_f64m1_m
#define vfwredosum_vs_f32m4_f64m1_tam __riscv_vfwredosum_vs_f32m4_f64m1_m
#define vfwredosum_vs_f32m8_f64m1_tam __riscv_vfwredosum_vs_f32m8_f64m1_m
#define vfwredusum_vs_f16mf4_f32m1_tam __riscv_vfwredusum_vs_f16mf4_f32m1_m
#define vfwredusum_vs_f16mf2_f32m1_tam __riscv_vfwredusum_vs_f16mf2_f32m1_m
#define vfwredusum_vs_f16m1_f32m1_tam __riscv_vfwredusum_vs_f16m1_f32m1_m
#define vfwredusum_vs_f16m2_f32m1_tam __riscv_vfwredusum_vs_f16m2_f32m1_m
#define vfwredusum_vs_f16m4_f32m1_tam __riscv_vfwredusum_vs_f16m4_f32m1_m
#define vfwredusum_vs_f16m8_f32m1_tam __riscv_vfwredusum_vs_f16m8_f32m1_m
#define vfwredusum_vs_f32mf2_f64m1_tam __riscv_vfwredusum_vs_f32mf2_f64m1_m
#define vfwredusum_vs_f32m1_f64m1_tam __riscv_vfwredusum_vs_f32m1_f64m1_m
#define vfwredusum_vs_f32m2_f64m1_tam __riscv_vfwredusum_vs_f32m2_f64m1_m
#define vfwredusum_vs_f32m4_f64m1_tam __riscv_vfwredusum_vs_f32m4_f64m1_m
#define vfwredusum_vs_f32m8_f64m1_tam __riscv_vfwredusum_vs_f32m8_f64m1_m
// masked functions
#define vmsbf_m_b1_ma __riscv_vmsbf_m_b1_m
#define vmsbf_m_b2_ma __riscv_vmsbf_m_b2_m
#define vmsbf_m_b4_ma __riscv_vmsbf_m_b4_m
#define vmsbf_m_b8_ma __riscv_vmsbf_m_b8_m
#define vmsbf_m_b16_ma __riscv_vmsbf_m_b16_m
#define vmsbf_m_b32_ma __riscv_vmsbf_m_b32_m
#define vmsbf_m_b64_ma __riscv_vmsbf_m_b64_m
// masked functions
#define vmsbf_m_b1_mu __riscv_vmsbf_m_b1_mu
#define vmsbf_m_b2_mu __riscv_vmsbf_m_b2_mu
#define vmsbf_m_b4_mu __riscv_vmsbf_m_b4_mu
#define vmsbf_m_b8_mu __riscv_vmsbf_m_b8_mu
#define vmsbf_m_b16_mu __riscv_vmsbf_m_b16_mu
#define vmsbf_m_b32_mu __riscv_vmsbf_m_b32_mu
#define vmsbf_m_b64_mu __riscv_vmsbf_m_b64_mu
// masked functions
#define vmsif_m_b1_ma __riscv_vmsif_m_b1_m
#define vmsif_m_b2_ma __riscv_vmsif_m_b2_m
#define vmsif_m_b4_ma __riscv_vmsif_m_b4_m
#define vmsif_m_b8_ma __riscv_vmsif_m_b8_m
#define vmsif_m_b16_ma __riscv_vmsif_m_b16_m
#define vmsif_m_b32_ma __riscv_vmsif_m_b32_m
#define vmsif_m_b64_ma __riscv_vmsif_m_b64_m
// masked functions
#define vmsif_m_b1_mu __riscv_vmsif_m_b1_mu
#define vmsif_m_b2_mu __riscv_vmsif_m_b2_mu
#define vmsif_m_b4_mu __riscv_vmsif_m_b4_mu
#define vmsif_m_b8_mu __riscv_vmsif_m_b8_mu
#define vmsif_m_b16_mu __riscv_vmsif_m_b16_mu
#define vmsif_m_b32_mu __riscv_vmsif_m_b32_mu
#define vmsif_m_b64_mu __riscv_vmsif_m_b64_mu
// masked functions
#define vmsof_m_b1_ma __riscv_vmsof_m_b1_m
#define vmsof_m_b2_ma __riscv_vmsof_m_b2_m
#define vmsof_m_b4_ma __riscv_vmsof_m_b4_m
#define vmsof_m_b8_ma __riscv_vmsof_m_b8_m
#define vmsof_m_b16_ma __riscv_vmsof_m_b16_m
#define vmsof_m_b32_ma __riscv_vmsof_m_b32_m
#define vmsof_m_b64_ma __riscv_vmsof_m_b64_m
// masked functions
#define vmsof_m_b1_mu __riscv_vmsof_m_b1_mu
#define vmsof_m_b2_mu __riscv_vmsof_m_b2_mu
#define vmsof_m_b4_mu __riscv_vmsof_m_b4_mu
#define vmsof_m_b8_mu __riscv_vmsof_m_b8_mu
#define vmsof_m_b16_mu __riscv_vmsof_m_b16_mu
#define vmsof_m_b32_mu __riscv_vmsof_m_b32_mu
#define vmsof_m_b64_mu __riscv_vmsof_m_b64_mu
#define viota_m_u8mf8_tu __riscv_viota_m_u8mf8_tu
#define viota_m_u8mf4_tu __riscv_viota_m_u8mf4_tu
#define viota_m_u8mf2_tu __riscv_viota_m_u8mf2_tu
#define viota_m_u8m1_tu __riscv_viota_m_u8m1_tu
#define viota_m_u8m2_tu __riscv_viota_m_u8m2_tu
#define viota_m_u8m4_tu __riscv_viota_m_u8m4_tu
#define viota_m_u8m8_tu __riscv_viota_m_u8m8_tu
#define viota_m_u16mf4_tu __riscv_viota_m_u16mf4_tu
#define viota_m_u16mf2_tu __riscv_viota_m_u16mf2_tu
#define viota_m_u16m1_tu __riscv_viota_m_u16m1_tu
#define viota_m_u16m2_tu __riscv_viota_m_u16m2_tu
#define viota_m_u16m4_tu __riscv_viota_m_u16m4_tu
#define viota_m_u16m8_tu __riscv_viota_m_u16m8_tu
#define viota_m_u32mf2_tu __riscv_viota_m_u32mf2_tu
#define viota_m_u32m1_tu __riscv_viota_m_u32m1_tu
#define viota_m_u32m2_tu __riscv_viota_m_u32m2_tu
#define viota_m_u32m4_tu __riscv_viota_m_u32m4_tu
#define viota_m_u32m8_tu __riscv_viota_m_u32m8_tu
#define viota_m_u64m1_tu __riscv_viota_m_u64m1_tu
#define viota_m_u64m2_tu __riscv_viota_m_u64m2_tu
#define viota_m_u64m4_tu __riscv_viota_m_u64m4_tu
#define viota_m_u64m8_tu __riscv_viota_m_u64m8_tu
#define viota_m_u8mf8_ta __riscv_viota_m_u8mf8
#define viota_m_u8mf4_ta __riscv_viota_m_u8mf4
#define viota_m_u8mf2_ta __riscv_viota_m_u8mf2
#define viota_m_u8m1_ta __riscv_viota_m_u8m1
#define viota_m_u8m2_ta __riscv_viota_m_u8m2
#define viota_m_u8m4_ta __riscv_viota_m_u8m4
#define viota_m_u8m8_ta __riscv_viota_m_u8m8
#define viota_m_u16mf4_ta __riscv_viota_m_u16mf4
#define viota_m_u16mf2_ta __riscv_viota_m_u16mf2
#define viota_m_u16m1_ta __riscv_viota_m_u16m1
#define viota_m_u16m2_ta __riscv_viota_m_u16m2
#define viota_m_u16m4_ta __riscv_viota_m_u16m4
#define viota_m_u16m8_ta __riscv_viota_m_u16m8
#define viota_m_u32mf2_ta __riscv_viota_m_u32mf2
#define viota_m_u32m1_ta __riscv_viota_m_u32m1
#define viota_m_u32m2_ta __riscv_viota_m_u32m2
#define viota_m_u32m4_ta __riscv_viota_m_u32m4
#define viota_m_u32m8_ta __riscv_viota_m_u32m8
#define viota_m_u64m1_ta __riscv_viota_m_u64m1
#define viota_m_u64m2_ta __riscv_viota_m_u64m2
#define viota_m_u64m4_ta __riscv_viota_m_u64m4
#define viota_m_u64m8_ta __riscv_viota_m_u64m8
// masked functions
#define viota_m_u8mf8_tuma __riscv_viota_m_u8mf8_tum
#define viota_m_u8mf4_tuma __riscv_viota_m_u8mf4_tum
#define viota_m_u8mf2_tuma __riscv_viota_m_u8mf2_tum
#define viota_m_u8m1_tuma __riscv_viota_m_u8m1_tum
#define viota_m_u8m2_tuma __riscv_viota_m_u8m2_tum
#define viota_m_u8m4_tuma __riscv_viota_m_u8m4_tum
#define viota_m_u8m8_tuma __riscv_viota_m_u8m8_tum
#define viota_m_u16mf4_tuma __riscv_viota_m_u16mf4_tum
#define viota_m_u16mf2_tuma __riscv_viota_m_u16mf2_tum
#define viota_m_u16m1_tuma __riscv_viota_m_u16m1_tum
#define viota_m_u16m2_tuma __riscv_viota_m_u16m2_tum
#define viota_m_u16m4_tuma __riscv_viota_m_u16m4_tum
#define viota_m_u16m8_tuma __riscv_viota_m_u16m8_tum
#define viota_m_u32mf2_tuma __riscv_viota_m_u32mf2_tum
#define viota_m_u32m1_tuma __riscv_viota_m_u32m1_tum
#define viota_m_u32m2_tuma __riscv_viota_m_u32m2_tum
#define viota_m_u32m4_tuma __riscv_viota_m_u32m4_tum
#define viota_m_u32m8_tuma __riscv_viota_m_u32m8_tum
#define viota_m_u64m1_tuma __riscv_viota_m_u64m1_tum
#define viota_m_u64m2_tuma __riscv_viota_m_u64m2_tum
#define viota_m_u64m4_tuma __riscv_viota_m_u64m4_tum
#define viota_m_u64m8_tuma __riscv_viota_m_u64m8_tum
// masked functions
#define viota_m_u8mf8_tumu __riscv_viota_m_u8mf8_tumu
#define viota_m_u8mf4_tumu __riscv_viota_m_u8mf4_tumu
#define viota_m_u8mf2_tumu __riscv_viota_m_u8mf2_tumu
#define viota_m_u8m1_tumu __riscv_viota_m_u8m1_tumu
#define viota_m_u8m2_tumu __riscv_viota_m_u8m2_tumu
#define viota_m_u8m4_tumu __riscv_viota_m_u8m4_tumu
#define viota_m_u8m8_tumu __riscv_viota_m_u8m8_tumu
#define viota_m_u16mf4_tumu __riscv_viota_m_u16mf4_tumu
#define viota_m_u16mf2_tumu __riscv_viota_m_u16mf2_tumu
#define viota_m_u16m1_tumu __riscv_viota_m_u16m1_tumu
#define viota_m_u16m2_tumu __riscv_viota_m_u16m2_tumu
#define viota_m_u16m4_tumu __riscv_viota_m_u16m4_tumu
#define viota_m_u16m8_tumu __riscv_viota_m_u16m8_tumu
#define viota_m_u32mf2_tumu __riscv_viota_m_u32mf2_tumu
#define viota_m_u32m1_tumu __riscv_viota_m_u32m1_tumu
#define viota_m_u32m2_tumu __riscv_viota_m_u32m2_tumu
#define viota_m_u32m4_tumu __riscv_viota_m_u32m4_tumu
#define viota_m_u32m8_tumu __riscv_viota_m_u32m8_tumu
#define viota_m_u64m1_tumu __riscv_viota_m_u64m1_tumu
#define viota_m_u64m2_tumu __riscv_viota_m_u64m2_tumu
#define viota_m_u64m4_tumu __riscv_viota_m_u64m4_tumu
#define viota_m_u64m8_tumu __riscv_viota_m_u64m8_tumu
// masked functions
#define viota_m_u8mf8_tama __riscv_viota_m_u8mf8_m
#define viota_m_u8mf4_tama __riscv_viota_m_u8mf4_m
#define viota_m_u8mf2_tama __riscv_viota_m_u8mf2_m
#define viota_m_u8m1_tama __riscv_viota_m_u8m1_m
#define viota_m_u8m2_tama __riscv_viota_m_u8m2_m
#define viota_m_u8m4_tama __riscv_viota_m_u8m4_m
#define viota_m_u8m8_tama __riscv_viota_m_u8m8_m
#define viota_m_u16mf4_tama __riscv_viota_m_u16mf4_m
#define viota_m_u16mf2_tama __riscv_viota_m_u16mf2_m
#define viota_m_u16m1_tama __riscv_viota_m_u16m1_m
#define viota_m_u16m2_tama __riscv_viota_m_u16m2_m
#define viota_m_u16m4_tama __riscv_viota_m_u16m4_m
#define viota_m_u16m8_tama __riscv_viota_m_u16m8_m
#define viota_m_u32mf2_tama __riscv_viota_m_u32mf2_m
#define viota_m_u32m1_tama __riscv_viota_m_u32m1_m
#define viota_m_u32m2_tama __riscv_viota_m_u32m2_m
#define viota_m_u32m4_tama __riscv_viota_m_u32m4_m
#define viota_m_u32m8_tama __riscv_viota_m_u32m8_m
#define viota_m_u64m1_tama __riscv_viota_m_u64m1_m
#define viota_m_u64m2_tama __riscv_viota_m_u64m2_m
#define viota_m_u64m4_tama __riscv_viota_m_u64m4_m
#define viota_m_u64m8_tama __riscv_viota_m_u64m8_m
// masked functions
#define viota_m_u8mf8_tamu __riscv_viota_m_u8mf8_mu
#define viota_m_u8mf4_tamu __riscv_viota_m_u8mf4_mu
#define viota_m_u8mf2_tamu __riscv_viota_m_u8mf2_mu
#define viota_m_u8m1_tamu __riscv_viota_m_u8m1_mu
#define viota_m_u8m2_tamu __riscv_viota_m_u8m2_mu
#define viota_m_u8m4_tamu __riscv_viota_m_u8m4_mu
#define viota_m_u8m8_tamu __riscv_viota_m_u8m8_mu
#define viota_m_u16mf4_tamu __riscv_viota_m_u16mf4_mu
#define viota_m_u16mf2_tamu __riscv_viota_m_u16mf2_mu
#define viota_m_u16m1_tamu __riscv_viota_m_u16m1_mu
#define viota_m_u16m2_tamu __riscv_viota_m_u16m2_mu
#define viota_m_u16m4_tamu __riscv_viota_m_u16m4_mu
#define viota_m_u16m8_tamu __riscv_viota_m_u16m8_mu
#define viota_m_u32mf2_tamu __riscv_viota_m_u32mf2_mu
#define viota_m_u32m1_tamu __riscv_viota_m_u32m1_mu
#define viota_m_u32m2_tamu __riscv_viota_m_u32m2_mu
#define viota_m_u32m4_tamu __riscv_viota_m_u32m4_mu
#define viota_m_u32m8_tamu __riscv_viota_m_u32m8_mu
#define viota_m_u64m1_tamu __riscv_viota_m_u64m1_mu
#define viota_m_u64m2_tamu __riscv_viota_m_u64m2_mu
#define viota_m_u64m4_tamu __riscv_viota_m_u64m4_mu
#define viota_m_u64m8_tamu __riscv_viota_m_u64m8_mu
#define vid_v_u8mf8_tu __riscv_vid_v_u8mf8_tu
#define vid_v_u8mf4_tu __riscv_vid_v_u8mf4_tu
#define vid_v_u8mf2_tu __riscv_vid_v_u8mf2_tu
#define vid_v_u8m1_tu __riscv_vid_v_u8m1_tu
#define vid_v_u8m2_tu __riscv_vid_v_u8m2_tu
#define vid_v_u8m4_tu __riscv_vid_v_u8m4_tu
#define vid_v_u8m8_tu __riscv_vid_v_u8m8_tu
#define vid_v_u16mf4_tu __riscv_vid_v_u16mf4_tu
#define vid_v_u16mf2_tu __riscv_vid_v_u16mf2_tu
#define vid_v_u16m1_tu __riscv_vid_v_u16m1_tu
#define vid_v_u16m2_tu __riscv_vid_v_u16m2_tu
#define vid_v_u16m4_tu __riscv_vid_v_u16m4_tu
#define vid_v_u16m8_tu __riscv_vid_v_u16m8_tu
#define vid_v_u32mf2_tu __riscv_vid_v_u32mf2_tu
#define vid_v_u32m1_tu __riscv_vid_v_u32m1_tu
#define vid_v_u32m2_tu __riscv_vid_v_u32m2_tu
#define vid_v_u32m4_tu __riscv_vid_v_u32m4_tu
#define vid_v_u32m8_tu __riscv_vid_v_u32m8_tu
#define vid_v_u64m1_tu __riscv_vid_v_u64m1_tu
#define vid_v_u64m2_tu __riscv_vid_v_u64m2_tu
#define vid_v_u64m4_tu __riscv_vid_v_u64m4_tu
#define vid_v_u64m8_tu __riscv_vid_v_u64m8_tu
#define vid_v_u8mf8_ta __riscv_vid_v_u8mf8
#define vid_v_u8mf4_ta __riscv_vid_v_u8mf4
#define vid_v_u8mf2_ta __riscv_vid_v_u8mf2
#define vid_v_u8m1_ta __riscv_vid_v_u8m1
#define vid_v_u8m2_ta __riscv_vid_v_u8m2
#define vid_v_u8m4_ta __riscv_vid_v_u8m4
#define vid_v_u8m8_ta __riscv_vid_v_u8m8
#define vid_v_u16mf4_ta __riscv_vid_v_u16mf4
#define vid_v_u16mf2_ta __riscv_vid_v_u16mf2
#define vid_v_u16m1_ta __riscv_vid_v_u16m1
#define vid_v_u16m2_ta __riscv_vid_v_u16m2
#define vid_v_u16m4_ta __riscv_vid_v_u16m4
#define vid_v_u16m8_ta __riscv_vid_v_u16m8
#define vid_v_u32mf2_ta __riscv_vid_v_u32mf2
#define vid_v_u32m1_ta __riscv_vid_v_u32m1
#define vid_v_u32m2_ta __riscv_vid_v_u32m2
#define vid_v_u32m4_ta __riscv_vid_v_u32m4
#define vid_v_u32m8_ta __riscv_vid_v_u32m8
#define vid_v_u64m1_ta __riscv_vid_v_u64m1
#define vid_v_u64m2_ta __riscv_vid_v_u64m2
#define vid_v_u64m4_ta __riscv_vid_v_u64m4
#define vid_v_u64m8_ta __riscv_vid_v_u64m8
// masked functions
#define vid_v_u8mf8_tuma __riscv_vid_v_u8mf8_tum
#define vid_v_u8mf4_tuma __riscv_vid_v_u8mf4_tum
#define vid_v_u8mf2_tuma __riscv_vid_v_u8mf2_tum
#define vid_v_u8m1_tuma __riscv_vid_v_u8m1_tum
#define vid_v_u8m2_tuma __riscv_vid_v_u8m2_tum
#define vid_v_u8m4_tuma __riscv_vid_v_u8m4_tum
#define vid_v_u8m8_tuma __riscv_vid_v_u8m8_tum
#define vid_v_u16mf4_tuma __riscv_vid_v_u16mf4_tum
#define vid_v_u16mf2_tuma __riscv_vid_v_u16mf2_tum
#define vid_v_u16m1_tuma __riscv_vid_v_u16m1_tum
#define vid_v_u16m2_tuma __riscv_vid_v_u16m2_tum
#define vid_v_u16m4_tuma __riscv_vid_v_u16m4_tum
#define vid_v_u16m8_tuma __riscv_vid_v_u16m8_tum
#define vid_v_u32mf2_tuma __riscv_vid_v_u32mf2_tum
#define vid_v_u32m1_tuma __riscv_vid_v_u32m1_tum
#define vid_v_u32m2_tuma __riscv_vid_v_u32m2_tum
#define vid_v_u32m4_tuma __riscv_vid_v_u32m4_tum
#define vid_v_u32m8_tuma __riscv_vid_v_u32m8_tum
#define vid_v_u64m1_tuma __riscv_vid_v_u64m1_tum
#define vid_v_u64m2_tuma __riscv_vid_v_u64m2_tum
#define vid_v_u64m4_tuma __riscv_vid_v_u64m4_tum
#define vid_v_u64m8_tuma __riscv_vid_v_u64m8_tum
// masked functions
#define vid_v_u8mf8_tumu __riscv_vid_v_u8mf8_tumu
#define vid_v_u8mf4_tumu __riscv_vid_v_u8mf4_tumu
#define vid_v_u8mf2_tumu __riscv_vid_v_u8mf2_tumu
#define vid_v_u8m1_tumu __riscv_vid_v_u8m1_tumu
#define vid_v_u8m2_tumu __riscv_vid_v_u8m2_tumu
#define vid_v_u8m4_tumu __riscv_vid_v_u8m4_tumu
#define vid_v_u8m8_tumu __riscv_vid_v_u8m8_tumu
#define vid_v_u16mf4_tumu __riscv_vid_v_u16mf4_tumu
#define vid_v_u16mf2_tumu __riscv_vid_v_u16mf2_tumu
#define vid_v_u16m1_tumu __riscv_vid_v_u16m1_tumu
#define vid_v_u16m2_tumu __riscv_vid_v_u16m2_tumu
#define vid_v_u16m4_tumu __riscv_vid_v_u16m4_tumu
#define vid_v_u16m8_tumu __riscv_vid_v_u16m8_tumu
#define vid_v_u32mf2_tumu __riscv_vid_v_u32mf2_tumu
#define vid_v_u32m1_tumu __riscv_vid_v_u32m1_tumu
#define vid_v_u32m2_tumu __riscv_vid_v_u32m2_tumu
#define vid_v_u32m4_tumu __riscv_vid_v_u32m4_tumu
#define vid_v_u32m8_tumu __riscv_vid_v_u32m8_tumu
#define vid_v_u64m1_tumu __riscv_vid_v_u64m1_tumu
#define vid_v_u64m2_tumu __riscv_vid_v_u64m2_tumu
#define vid_v_u64m4_tumu __riscv_vid_v_u64m4_tumu
#define vid_v_u64m8_tumu __riscv_vid_v_u64m8_tumu
// masked functions
#define vid_v_u8mf8_tama __riscv_vid_v_u8mf8_m
#define vid_v_u8mf4_tama __riscv_vid_v_u8mf4_m
#define vid_v_u8mf2_tama __riscv_vid_v_u8mf2_m
#define vid_v_u8m1_tama __riscv_vid_v_u8m1_m
#define vid_v_u8m2_tama __riscv_vid_v_u8m2_m
#define vid_v_u8m4_tama __riscv_vid_v_u8m4_m
#define vid_v_u8m8_tama __riscv_vid_v_u8m8_m
#define vid_v_u16mf4_tama __riscv_vid_v_u16mf4_m
#define vid_v_u16mf2_tama __riscv_vid_v_u16mf2_m
#define vid_v_u16m1_tama __riscv_vid_v_u16m1_m
#define vid_v_u16m2_tama __riscv_vid_v_u16m2_m
#define vid_v_u16m4_tama __riscv_vid_v_u16m4_m
#define vid_v_u16m8_tama __riscv_vid_v_u16m8_m
#define vid_v_u32mf2_tama __riscv_vid_v_u32mf2_m
#define vid_v_u32m1_tama __riscv_vid_v_u32m1_m
#define vid_v_u32m2_tama __riscv_vid_v_u32m2_m
#define vid_v_u32m4_tama __riscv_vid_v_u32m4_m
#define vid_v_u32m8_tama __riscv_vid_v_u32m8_m
#define vid_v_u64m1_tama __riscv_vid_v_u64m1_m
#define vid_v_u64m2_tama __riscv_vid_v_u64m2_m
#define vid_v_u64m4_tama __riscv_vid_v_u64m4_m
#define vid_v_u64m8_tama __riscv_vid_v_u64m8_m
// masked functions
#define vid_v_u8mf8_tamu __riscv_vid_v_u8mf8_mu
#define vid_v_u8mf4_tamu __riscv_vid_v_u8mf4_mu
#define vid_v_u8mf2_tamu __riscv_vid_v_u8mf2_mu
#define vid_v_u8m1_tamu __riscv_vid_v_u8m1_mu
#define vid_v_u8m2_tamu __riscv_vid_v_u8m2_mu
#define vid_v_u8m4_tamu __riscv_vid_v_u8m4_mu
#define vid_v_u8m8_tamu __riscv_vid_v_u8m8_mu
#define vid_v_u16mf4_tamu __riscv_vid_v_u16mf4_mu
#define vid_v_u16mf2_tamu __riscv_vid_v_u16mf2_mu
#define vid_v_u16m1_tamu __riscv_vid_v_u16m1_mu
#define vid_v_u16m2_tamu __riscv_vid_v_u16m2_mu
#define vid_v_u16m4_tamu __riscv_vid_v_u16m4_mu
#define vid_v_u16m8_tamu __riscv_vid_v_u16m8_mu
#define vid_v_u32mf2_tamu __riscv_vid_v_u32mf2_mu
#define vid_v_u32m1_tamu __riscv_vid_v_u32m1_mu
#define vid_v_u32m2_tamu __riscv_vid_v_u32m2_mu
#define vid_v_u32m4_tamu __riscv_vid_v_u32m4_mu
#define vid_v_u32m8_tamu __riscv_vid_v_u32m8_mu
#define vid_v_u64m1_tamu __riscv_vid_v_u64m1_mu
#define vid_v_u64m2_tamu __riscv_vid_v_u64m2_mu
#define vid_v_u64m4_tamu __riscv_vid_v_u64m4_mu
#define vid_v_u64m8_tamu __riscv_vid_v_u64m8_mu
#define vfmv_s_f_f16mf4_tu __riscv_vfmv_s_f_f16mf4_tu
#define vfmv_s_f_f16mf2_tu __riscv_vfmv_s_f_f16mf2_tu
#define vfmv_s_f_f16m1_tu __riscv_vfmv_s_f_f16m1_tu
#define vfmv_s_f_f16m2_tu __riscv_vfmv_s_f_f16m2_tu
#define vfmv_s_f_f16m4_tu __riscv_vfmv_s_f_f16m4_tu
#define vfmv_s_f_f16m8_tu __riscv_vfmv_s_f_f16m8_tu
#define vfmv_s_f_f32mf2_tu __riscv_vfmv_s_f_f32mf2_tu
#define vfmv_s_f_f32m1_tu __riscv_vfmv_s_f_f32m1_tu
#define vfmv_s_f_f32m2_tu __riscv_vfmv_s_f_f32m2_tu
#define vfmv_s_f_f32m4_tu __riscv_vfmv_s_f_f32m4_tu
#define vfmv_s_f_f32m8_tu __riscv_vfmv_s_f_f32m8_tu
#define vfmv_s_f_f64m1_tu __riscv_vfmv_s_f_f64m1_tu
#define vfmv_s_f_f64m2_tu __riscv_vfmv_s_f_f64m2_tu
#define vfmv_s_f_f64m4_tu __riscv_vfmv_s_f_f64m4_tu
#define vfmv_s_f_f64m8_tu __riscv_vfmv_s_f_f64m8_tu
#define vmv_s_x_i8mf8_tu __riscv_vmv_s_x_i8mf8_tu
#define vmv_s_x_i8mf4_tu __riscv_vmv_s_x_i8mf4_tu
#define vmv_s_x_i8mf2_tu __riscv_vmv_s_x_i8mf2_tu
#define vmv_s_x_i8m1_tu __riscv_vmv_s_x_i8m1_tu
#define vmv_s_x_i8m2_tu __riscv_vmv_s_x_i8m2_tu
#define vmv_s_x_i8m4_tu __riscv_vmv_s_x_i8m4_tu
#define vmv_s_x_i8m8_tu __riscv_vmv_s_x_i8m8_tu
#define vmv_s_x_i16mf4_tu __riscv_vmv_s_x_i16mf4_tu
#define vmv_s_x_i16mf2_tu __riscv_vmv_s_x_i16mf2_tu
#define vmv_s_x_i16m1_tu __riscv_vmv_s_x_i16m1_tu
#define vmv_s_x_i16m2_tu __riscv_vmv_s_x_i16m2_tu
#define vmv_s_x_i16m4_tu __riscv_vmv_s_x_i16m4_tu
#define vmv_s_x_i16m8_tu __riscv_vmv_s_x_i16m8_tu
#define vmv_s_x_i32mf2_tu __riscv_vmv_s_x_i32mf2_tu
#define vmv_s_x_i32m1_tu __riscv_vmv_s_x_i32m1_tu
#define vmv_s_x_i32m2_tu __riscv_vmv_s_x_i32m2_tu
#define vmv_s_x_i32m4_tu __riscv_vmv_s_x_i32m4_tu
#define vmv_s_x_i32m8_tu __riscv_vmv_s_x_i32m8_tu
#define vmv_s_x_i64m1_tu __riscv_vmv_s_x_i64m1_tu
#define vmv_s_x_i64m2_tu __riscv_vmv_s_x_i64m2_tu
#define vmv_s_x_i64m4_tu __riscv_vmv_s_x_i64m4_tu
#define vmv_s_x_i64m8_tu __riscv_vmv_s_x_i64m8_tu
#define vmv_s_x_u8mf8_tu __riscv_vmv_s_x_u8mf8_tu
#define vmv_s_x_u8mf4_tu __riscv_vmv_s_x_u8mf4_tu
#define vmv_s_x_u8mf2_tu __riscv_vmv_s_x_u8mf2_tu
#define vmv_s_x_u8m1_tu __riscv_vmv_s_x_u8m1_tu
#define vmv_s_x_u8m2_tu __riscv_vmv_s_x_u8m2_tu
#define vmv_s_x_u8m4_tu __riscv_vmv_s_x_u8m4_tu
#define vmv_s_x_u8m8_tu __riscv_vmv_s_x_u8m8_tu
#define vmv_s_x_u16mf4_tu __riscv_vmv_s_x_u16mf4_tu
#define vmv_s_x_u16mf2_tu __riscv_vmv_s_x_u16mf2_tu
#define vmv_s_x_u16m1_tu __riscv_vmv_s_x_u16m1_tu
#define vmv_s_x_u16m2_tu __riscv_vmv_s_x_u16m2_tu
#define vmv_s_x_u16m4_tu __riscv_vmv_s_x_u16m4_tu
#define vmv_s_x_u16m8_tu __riscv_vmv_s_x_u16m8_tu
#define vmv_s_x_u32mf2_tu __riscv_vmv_s_x_u32mf2_tu
#define vmv_s_x_u32m1_tu __riscv_vmv_s_x_u32m1_tu
#define vmv_s_x_u32m2_tu __riscv_vmv_s_x_u32m2_tu
#define vmv_s_x_u32m4_tu __riscv_vmv_s_x_u32m4_tu
#define vmv_s_x_u32m8_tu __riscv_vmv_s_x_u32m8_tu
#define vmv_s_x_u64m1_tu __riscv_vmv_s_x_u64m1_tu
#define vmv_s_x_u64m2_tu __riscv_vmv_s_x_u64m2_tu
#define vmv_s_x_u64m4_tu __riscv_vmv_s_x_u64m4_tu
#define vmv_s_x_u64m8_tu __riscv_vmv_s_x_u64m8_tu
#define vfmv_s_f_f16mf4_ta __riscv_vfmv_s_f_f16mf4
#define vfmv_s_f_f16mf2_ta __riscv_vfmv_s_f_f16mf2
#define vfmv_s_f_f16m1_ta __riscv_vfmv_s_f_f16m1
#define vfmv_s_f_f16m2_ta __riscv_vfmv_s_f_f16m2
#define vfmv_s_f_f16m4_ta __riscv_vfmv_s_f_f16m4
#define vfmv_s_f_f16m8_ta __riscv_vfmv_s_f_f16m8
#define vfmv_s_f_f32mf2_ta __riscv_vfmv_s_f_f32mf2
#define vfmv_s_f_f32m1_ta __riscv_vfmv_s_f_f32m1
#define vfmv_s_f_f32m2_ta __riscv_vfmv_s_f_f32m2
#define vfmv_s_f_f32m4_ta __riscv_vfmv_s_f_f32m4
#define vfmv_s_f_f32m8_ta __riscv_vfmv_s_f_f32m8
#define vfmv_s_f_f64m1_ta __riscv_vfmv_s_f_f64m1
#define vfmv_s_f_f64m2_ta __riscv_vfmv_s_f_f64m2
#define vfmv_s_f_f64m4_ta __riscv_vfmv_s_f_f64m4
#define vfmv_s_f_f64m8_ta __riscv_vfmv_s_f_f64m8
#define vmv_s_x_i8mf8_ta __riscv_vmv_s_x_i8mf8
#define vmv_s_x_i8mf4_ta __riscv_vmv_s_x_i8mf4
#define vmv_s_x_i8mf2_ta __riscv_vmv_s_x_i8mf2
#define vmv_s_x_i8m1_ta __riscv_vmv_s_x_i8m1
#define vmv_s_x_i8m2_ta __riscv_vmv_s_x_i8m2
#define vmv_s_x_i8m4_ta __riscv_vmv_s_x_i8m4
#define vmv_s_x_i8m8_ta __riscv_vmv_s_x_i8m8
#define vmv_s_x_i16mf4_ta __riscv_vmv_s_x_i16mf4
#define vmv_s_x_i16mf2_ta __riscv_vmv_s_x_i16mf2
#define vmv_s_x_i16m1_ta __riscv_vmv_s_x_i16m1
#define vmv_s_x_i16m2_ta __riscv_vmv_s_x_i16m2
#define vmv_s_x_i16m4_ta __riscv_vmv_s_x_i16m4
#define vmv_s_x_i16m8_ta __riscv_vmv_s_x_i16m8
#define vmv_s_x_i32mf2_ta __riscv_vmv_s_x_i32mf2
#define vmv_s_x_i32m1_ta __riscv_vmv_s_x_i32m1
#define vmv_s_x_i32m2_ta __riscv_vmv_s_x_i32m2
#define vmv_s_x_i32m4_ta __riscv_vmv_s_x_i32m4
#define vmv_s_x_i32m8_ta __riscv_vmv_s_x_i32m8
#define vmv_s_x_i64m1_ta __riscv_vmv_s_x_i64m1
#define vmv_s_x_i64m2_ta __riscv_vmv_s_x_i64m2
#define vmv_s_x_i64m4_ta __riscv_vmv_s_x_i64m4
#define vmv_s_x_i64m8_ta __riscv_vmv_s_x_i64m8
#define vmv_s_x_u8mf8_ta __riscv_vmv_s_x_u8mf8
#define vmv_s_x_u8mf4_ta __riscv_vmv_s_x_u8mf4
#define vmv_s_x_u8mf2_ta __riscv_vmv_s_x_u8mf2
#define vmv_s_x_u8m1_ta __riscv_vmv_s_x_u8m1
#define vmv_s_x_u8m2_ta __riscv_vmv_s_x_u8m2
#define vmv_s_x_u8m4_ta __riscv_vmv_s_x_u8m4
#define vmv_s_x_u8m8_ta __riscv_vmv_s_x_u8m8
#define vmv_s_x_u16mf4_ta __riscv_vmv_s_x_u16mf4
#define vmv_s_x_u16mf2_ta __riscv_vmv_s_x_u16mf2
#define vmv_s_x_u16m1_ta __riscv_vmv_s_x_u16m1
#define vmv_s_x_u16m2_ta __riscv_vmv_s_x_u16m2
#define vmv_s_x_u16m4_ta __riscv_vmv_s_x_u16m4
#define vmv_s_x_u16m8_ta __riscv_vmv_s_x_u16m8
#define vmv_s_x_u32mf2_ta __riscv_vmv_s_x_u32mf2
#define vmv_s_x_u32m1_ta __riscv_vmv_s_x_u32m1
#define vmv_s_x_u32m2_ta __riscv_vmv_s_x_u32m2
#define vmv_s_x_u32m4_ta __riscv_vmv_s_x_u32m4
#define vmv_s_x_u32m8_ta __riscv_vmv_s_x_u32m8
#define vmv_s_x_u64m1_ta __riscv_vmv_s_x_u64m1
#define vmv_s_x_u64m2_ta __riscv_vmv_s_x_u64m2
#define vmv_s_x_u64m4_ta __riscv_vmv_s_x_u64m4
#define vmv_s_x_u64m8_ta __riscv_vmv_s_x_u64m8
#define vslideup_vx_f16mf4_tu __riscv_vslideup_vx_f16mf4_tu
#define vslideup_vx_f16mf2_tu __riscv_vslideup_vx_f16mf2_tu
#define vslideup_vx_f16m1_tu __riscv_vslideup_vx_f16m1_tu
#define vslideup_vx_f16m2_tu __riscv_vslideup_vx_f16m2_tu
#define vslideup_vx_f16m4_tu __riscv_vslideup_vx_f16m4_tu
#define vslideup_vx_f16m8_tu __riscv_vslideup_vx_f16m8_tu
#define vslideup_vx_f32mf2_tu __riscv_vslideup_vx_f32mf2_tu
#define vslideup_vx_f32m1_tu __riscv_vslideup_vx_f32m1_tu
#define vslideup_vx_f32m2_tu __riscv_vslideup_vx_f32m2_tu
#define vslideup_vx_f32m4_tu __riscv_vslideup_vx_f32m4_tu
#define vslideup_vx_f32m8_tu __riscv_vslideup_vx_f32m8_tu
#define vslideup_vx_f64m1_tu __riscv_vslideup_vx_f64m1_tu
#define vslideup_vx_f64m2_tu __riscv_vslideup_vx_f64m2_tu
#define vslideup_vx_f64m4_tu __riscv_vslideup_vx_f64m4_tu
#define vslideup_vx_f64m8_tu __riscv_vslideup_vx_f64m8_tu
#define vslideup_vx_i8mf8_tu __riscv_vslideup_vx_i8mf8_tu
#define vslideup_vx_i8mf4_tu __riscv_vslideup_vx_i8mf4_tu
#define vslideup_vx_i8mf2_tu __riscv_vslideup_vx_i8mf2_tu
#define vslideup_vx_i8m1_tu __riscv_vslideup_vx_i8m1_tu
#define vslideup_vx_i8m2_tu __riscv_vslideup_vx_i8m2_tu
#define vslideup_vx_i8m4_tu __riscv_vslideup_vx_i8m4_tu
#define vslideup_vx_i8m8_tu __riscv_vslideup_vx_i8m8_tu
#define vslideup_vx_i16mf4_tu __riscv_vslideup_vx_i16mf4_tu
#define vslideup_vx_i16mf2_tu __riscv_vslideup_vx_i16mf2_tu
#define vslideup_vx_i16m1_tu __riscv_vslideup_vx_i16m1_tu
#define vslideup_vx_i16m2_tu __riscv_vslideup_vx_i16m2_tu
#define vslideup_vx_i16m4_tu __riscv_vslideup_vx_i16m4_tu
#define vslideup_vx_i16m8_tu __riscv_vslideup_vx_i16m8_tu
#define vslideup_vx_i32mf2_tu __riscv_vslideup_vx_i32mf2_tu
#define vslideup_vx_i32m1_tu __riscv_vslideup_vx_i32m1_tu
#define vslideup_vx_i32m2_tu __riscv_vslideup_vx_i32m2_tu
#define vslideup_vx_i32m4_tu __riscv_vslideup_vx_i32m4_tu
#define vslideup_vx_i32m8_tu __riscv_vslideup_vx_i32m8_tu
#define vslideup_vx_i64m1_tu __riscv_vslideup_vx_i64m1_tu
#define vslideup_vx_i64m2_tu __riscv_vslideup_vx_i64m2_tu
#define vslideup_vx_i64m4_tu __riscv_vslideup_vx_i64m4_tu
#define vslideup_vx_i64m8_tu __riscv_vslideup_vx_i64m8_tu
#define vslideup_vx_u8mf8_tu __riscv_vslideup_vx_u8mf8_tu
#define vslideup_vx_u8mf4_tu __riscv_vslideup_vx_u8mf4_tu
#define vslideup_vx_u8mf2_tu __riscv_vslideup_vx_u8mf2_tu
#define vslideup_vx_u8m1_tu __riscv_vslideup_vx_u8m1_tu
#define vslideup_vx_u8m2_tu __riscv_vslideup_vx_u8m2_tu
#define vslideup_vx_u8m4_tu __riscv_vslideup_vx_u8m4_tu
#define vslideup_vx_u8m8_tu __riscv_vslideup_vx_u8m8_tu
#define vslideup_vx_u16mf4_tu __riscv_vslideup_vx_u16mf4_tu
#define vslideup_vx_u16mf2_tu __riscv_vslideup_vx_u16mf2_tu
#define vslideup_vx_u16m1_tu __riscv_vslideup_vx_u16m1_tu
#define vslideup_vx_u16m2_tu __riscv_vslideup_vx_u16m2_tu
#define vslideup_vx_u16m4_tu __riscv_vslideup_vx_u16m4_tu
#define vslideup_vx_u16m8_tu __riscv_vslideup_vx_u16m8_tu
#define vslideup_vx_u32mf2_tu __riscv_vslideup_vx_u32mf2_tu
#define vslideup_vx_u32m1_tu __riscv_vslideup_vx_u32m1_tu
#define vslideup_vx_u32m2_tu __riscv_vslideup_vx_u32m2_tu
#define vslideup_vx_u32m4_tu __riscv_vslideup_vx_u32m4_tu
#define vslideup_vx_u32m8_tu __riscv_vslideup_vx_u32m8_tu
#define vslideup_vx_u64m1_tu __riscv_vslideup_vx_u64m1_tu
#define vslideup_vx_u64m2_tu __riscv_vslideup_vx_u64m2_tu
#define vslideup_vx_u64m4_tu __riscv_vslideup_vx_u64m4_tu
#define vslideup_vx_u64m8_tu __riscv_vslideup_vx_u64m8_tu
#define vslideup_vx_f16mf4_ta __riscv_vslideup_vx_f16mf4
#define vslideup_vx_f16mf2_ta __riscv_vslideup_vx_f16mf2
#define vslideup_vx_f16m1_ta __riscv_vslideup_vx_f16m1
#define vslideup_vx_f16m2_ta __riscv_vslideup_vx_f16m2
#define vslideup_vx_f16m4_ta __riscv_vslideup_vx_f16m4
#define vslideup_vx_f16m8_ta __riscv_vslideup_vx_f16m8
#define vslideup_vx_f32mf2_ta __riscv_vslideup_vx_f32mf2
#define vslideup_vx_f32m1_ta __riscv_vslideup_vx_f32m1
#define vslideup_vx_f32m2_ta __riscv_vslideup_vx_f32m2
#define vslideup_vx_f32m4_ta __riscv_vslideup_vx_f32m4
#define vslideup_vx_f32m8_ta __riscv_vslideup_vx_f32m8
#define vslideup_vx_f64m1_ta __riscv_vslideup_vx_f64m1
#define vslideup_vx_f64m2_ta __riscv_vslideup_vx_f64m2
#define vslideup_vx_f64m4_ta __riscv_vslideup_vx_f64m4
#define vslideup_vx_f64m8_ta __riscv_vslideup_vx_f64m8
#define vslideup_vx_i8mf8_ta __riscv_vslideup_vx_i8mf8
#define vslideup_vx_i8mf4_ta __riscv_vslideup_vx_i8mf4
#define vslideup_vx_i8mf2_ta __riscv_vslideup_vx_i8mf2
#define vslideup_vx_i8m1_ta __riscv_vslideup_vx_i8m1
#define vslideup_vx_i8m2_ta __riscv_vslideup_vx_i8m2
#define vslideup_vx_i8m4_ta __riscv_vslideup_vx_i8m4
#define vslideup_vx_i8m8_ta __riscv_vslideup_vx_i8m8
#define vslideup_vx_i16mf4_ta __riscv_vslideup_vx_i16mf4
#define vslideup_vx_i16mf2_ta __riscv_vslideup_vx_i16mf2
#define vslideup_vx_i16m1_ta __riscv_vslideup_vx_i16m1
#define vslideup_vx_i16m2_ta __riscv_vslideup_vx_i16m2
#define vslideup_vx_i16m4_ta __riscv_vslideup_vx_i16m4
#define vslideup_vx_i16m8_ta __riscv_vslideup_vx_i16m8
#define vslideup_vx_i32mf2_ta __riscv_vslideup_vx_i32mf2
#define vslideup_vx_i32m1_ta __riscv_vslideup_vx_i32m1
#define vslideup_vx_i32m2_ta __riscv_vslideup_vx_i32m2
#define vslideup_vx_i32m4_ta __riscv_vslideup_vx_i32m4
#define vslideup_vx_i32m8_ta __riscv_vslideup_vx_i32m8
#define vslideup_vx_i64m1_ta __riscv_vslideup_vx_i64m1
#define vslideup_vx_i64m2_ta __riscv_vslideup_vx_i64m2
#define vslideup_vx_i64m4_ta __riscv_vslideup_vx_i64m4
#define vslideup_vx_i64m8_ta __riscv_vslideup_vx_i64m8
#define vslideup_vx_u8mf8_ta __riscv_vslideup_vx_u8mf8
#define vslideup_vx_u8mf4_ta __riscv_vslideup_vx_u8mf4
#define vslideup_vx_u8mf2_ta __riscv_vslideup_vx_u8mf2
#define vslideup_vx_u8m1_ta __riscv_vslideup_vx_u8m1
#define vslideup_vx_u8m2_ta __riscv_vslideup_vx_u8m2
#define vslideup_vx_u8m4_ta __riscv_vslideup_vx_u8m4
#define vslideup_vx_u8m8_ta __riscv_vslideup_vx_u8m8
#define vslideup_vx_u16mf4_ta __riscv_vslideup_vx_u16mf4
#define vslideup_vx_u16mf2_ta __riscv_vslideup_vx_u16mf2
#define vslideup_vx_u16m1_ta __riscv_vslideup_vx_u16m1
#define vslideup_vx_u16m2_ta __riscv_vslideup_vx_u16m2
#define vslideup_vx_u16m4_ta __riscv_vslideup_vx_u16m4
#define vslideup_vx_u16m8_ta __riscv_vslideup_vx_u16m8
#define vslideup_vx_u32mf2_ta __riscv_vslideup_vx_u32mf2
#define vslideup_vx_u32m1_ta __riscv_vslideup_vx_u32m1
#define vslideup_vx_u32m2_ta __riscv_vslideup_vx_u32m2
#define vslideup_vx_u32m4_ta __riscv_vslideup_vx_u32m4
#define vslideup_vx_u32m8_ta __riscv_vslideup_vx_u32m8
#define vslideup_vx_u64m1_ta __riscv_vslideup_vx_u64m1
#define vslideup_vx_u64m2_ta __riscv_vslideup_vx_u64m2
#define vslideup_vx_u64m4_ta __riscv_vslideup_vx_u64m4
#define vslideup_vx_u64m8_ta __riscv_vslideup_vx_u64m8
// masked functions
#define vslideup_vx_f16mf4_tuma __riscv_vslideup_vx_f16mf4_tum
#define vslideup_vx_f16mf2_tuma __riscv_vslideup_vx_f16mf2_tum
#define vslideup_vx_f16m1_tuma __riscv_vslideup_vx_f16m1_tum
#define vslideup_vx_f16m2_tuma __riscv_vslideup_vx_f16m2_tum
#define vslideup_vx_f16m4_tuma __riscv_vslideup_vx_f16m4_tum
#define vslideup_vx_f16m8_tuma __riscv_vslideup_vx_f16m8_tum
#define vslideup_vx_f32mf2_tuma __riscv_vslideup_vx_f32mf2_tum
#define vslideup_vx_f32m1_tuma __riscv_vslideup_vx_f32m1_tum
#define vslideup_vx_f32m2_tuma __riscv_vslideup_vx_f32m2_tum
#define vslideup_vx_f32m4_tuma __riscv_vslideup_vx_f32m4_tum
#define vslideup_vx_f32m8_tuma __riscv_vslideup_vx_f32m8_tum
#define vslideup_vx_f64m1_tuma __riscv_vslideup_vx_f64m1_tum
#define vslideup_vx_f64m2_tuma __riscv_vslideup_vx_f64m2_tum
#define vslideup_vx_f64m4_tuma __riscv_vslideup_vx_f64m4_tum
#define vslideup_vx_f64m8_tuma __riscv_vslideup_vx_f64m8_tum
#define vslideup_vx_i8mf8_tuma __riscv_vslideup_vx_i8mf8_tum
#define vslideup_vx_i8mf4_tuma __riscv_vslideup_vx_i8mf4_tum
#define vslideup_vx_i8mf2_tuma __riscv_vslideup_vx_i8mf2_tum
#define vslideup_vx_i8m1_tuma __riscv_vslideup_vx_i8m1_tum
#define vslideup_vx_i8m2_tuma __riscv_vslideup_vx_i8m2_tum
#define vslideup_vx_i8m4_tuma __riscv_vslideup_vx_i8m4_tum
#define vslideup_vx_i8m8_tuma __riscv_vslideup_vx_i8m8_tum
#define vslideup_vx_i16mf4_tuma __riscv_vslideup_vx_i16mf4_tum
#define vslideup_vx_i16mf2_tuma __riscv_vslideup_vx_i16mf2_tum
#define vslideup_vx_i16m1_tuma __riscv_vslideup_vx_i16m1_tum
#define vslideup_vx_i16m2_tuma __riscv_vslideup_vx_i16m2_tum
#define vslideup_vx_i16m4_tuma __riscv_vslideup_vx_i16m4_tum
#define vslideup_vx_i16m8_tuma __riscv_vslideup_vx_i16m8_tum
#define vslideup_vx_i32mf2_tuma __riscv_vslideup_vx_i32mf2_tum
#define vslideup_vx_i32m1_tuma __riscv_vslideup_vx_i32m1_tum
#define vslideup_vx_i32m2_tuma __riscv_vslideup_vx_i32m2_tum
#define vslideup_vx_i32m4_tuma __riscv_vslideup_vx_i32m4_tum
#define vslideup_vx_i32m8_tuma __riscv_vslideup_vx_i32m8_tum
#define vslideup_vx_i64m1_tuma __riscv_vslideup_vx_i64m1_tum
#define vslideup_vx_i64m2_tuma __riscv_vslideup_vx_i64m2_tum
#define vslideup_vx_i64m4_tuma __riscv_vslideup_vx_i64m4_tum
#define vslideup_vx_i64m8_tuma __riscv_vslideup_vx_i64m8_tum
#define vslideup_vx_u8mf8_tuma __riscv_vslideup_vx_u8mf8_tum
#define vslideup_vx_u8mf4_tuma __riscv_vslideup_vx_u8mf4_tum
#define vslideup_vx_u8mf2_tuma __riscv_vslideup_vx_u8mf2_tum
#define vslideup_vx_u8m1_tuma __riscv_vslideup_vx_u8m1_tum
#define vslideup_vx_u8m2_tuma __riscv_vslideup_vx_u8m2_tum
#define vslideup_vx_u8m4_tuma __riscv_vslideup_vx_u8m4_tum
#define vslideup_vx_u8m8_tuma __riscv_vslideup_vx_u8m8_tum
#define vslideup_vx_u16mf4_tuma __riscv_vslideup_vx_u16mf4_tum
#define vslideup_vx_u16mf2_tuma __riscv_vslideup_vx_u16mf2_tum
#define vslideup_vx_u16m1_tuma __riscv_vslideup_vx_u16m1_tum
#define vslideup_vx_u16m2_tuma __riscv_vslideup_vx_u16m2_tum
#define vslideup_vx_u16m4_tuma __riscv_vslideup_vx_u16m4_tum
#define vslideup_vx_u16m8_tuma __riscv_vslideup_vx_u16m8_tum
#define vslideup_vx_u32mf2_tuma __riscv_vslideup_vx_u32mf2_tum
#define vslideup_vx_u32m1_tuma __riscv_vslideup_vx_u32m1_tum
#define vslideup_vx_u32m2_tuma __riscv_vslideup_vx_u32m2_tum
#define vslideup_vx_u32m4_tuma __riscv_vslideup_vx_u32m4_tum
#define vslideup_vx_u32m8_tuma __riscv_vslideup_vx_u32m8_tum
#define vslideup_vx_u64m1_tuma __riscv_vslideup_vx_u64m1_tum
#define vslideup_vx_u64m2_tuma __riscv_vslideup_vx_u64m2_tum
#define vslideup_vx_u64m4_tuma __riscv_vslideup_vx_u64m4_tum
#define vslideup_vx_u64m8_tuma __riscv_vslideup_vx_u64m8_tum
// masked functions
#define vslideup_vx_f16mf4_tumu __riscv_vslideup_vx_f16mf4_tumu
#define vslideup_vx_f16mf2_tumu __riscv_vslideup_vx_f16mf2_tumu
#define vslideup_vx_f16m1_tumu __riscv_vslideup_vx_f16m1_tumu
#define vslideup_vx_f16m2_tumu __riscv_vslideup_vx_f16m2_tumu
#define vslideup_vx_f16m4_tumu __riscv_vslideup_vx_f16m4_tumu
#define vslideup_vx_f16m8_tumu __riscv_vslideup_vx_f16m8_tumu
#define vslideup_vx_f32mf2_tumu __riscv_vslideup_vx_f32mf2_tumu
#define vslideup_vx_f32m1_tumu __riscv_vslideup_vx_f32m1_tumu
#define vslideup_vx_f32m2_tumu __riscv_vslideup_vx_f32m2_tumu
#define vslideup_vx_f32m4_tumu __riscv_vslideup_vx_f32m4_tumu
#define vslideup_vx_f32m8_tumu __riscv_vslideup_vx_f32m8_tumu
#define vslideup_vx_f64m1_tumu __riscv_vslideup_vx_f64m1_tumu
#define vslideup_vx_f64m2_tumu __riscv_vslideup_vx_f64m2_tumu
#define vslideup_vx_f64m4_tumu __riscv_vslideup_vx_f64m4_tumu
#define vslideup_vx_f64m8_tumu __riscv_vslideup_vx_f64m8_tumu
#define vslideup_vx_i8mf8_tumu __riscv_vslideup_vx_i8mf8_tumu
#define vslideup_vx_i8mf4_tumu __riscv_vslideup_vx_i8mf4_tumu
#define vslideup_vx_i8mf2_tumu __riscv_vslideup_vx_i8mf2_tumu
#define vslideup_vx_i8m1_tumu __riscv_vslideup_vx_i8m1_tumu
#define vslideup_vx_i8m2_tumu __riscv_vslideup_vx_i8m2_tumu
#define vslideup_vx_i8m4_tumu __riscv_vslideup_vx_i8m4_tumu
#define vslideup_vx_i8m8_tumu __riscv_vslideup_vx_i8m8_tumu
#define vslideup_vx_i16mf4_tumu __riscv_vslideup_vx_i16mf4_tumu
#define vslideup_vx_i16mf2_tumu __riscv_vslideup_vx_i16mf2_tumu
#define vslideup_vx_i16m1_tumu __riscv_vslideup_vx_i16m1_tumu
#define vslideup_vx_i16m2_tumu __riscv_vslideup_vx_i16m2_tumu
#define vslideup_vx_i16m4_tumu __riscv_vslideup_vx_i16m4_tumu
#define vslideup_vx_i16m8_tumu __riscv_vslideup_vx_i16m8_tumu
#define vslideup_vx_i32mf2_tumu __riscv_vslideup_vx_i32mf2_tumu
#define vslideup_vx_i32m1_tumu __riscv_vslideup_vx_i32m1_tumu
#define vslideup_vx_i32m2_tumu __riscv_vslideup_vx_i32m2_tumu
#define vslideup_vx_i32m4_tumu __riscv_vslideup_vx_i32m4_tumu
#define vslideup_vx_i32m8_tumu __riscv_vslideup_vx_i32m8_tumu
#define vslideup_vx_i64m1_tumu __riscv_vslideup_vx_i64m1_tumu
#define vslideup_vx_i64m2_tumu __riscv_vslideup_vx_i64m2_tumu
#define vslideup_vx_i64m4_tumu __riscv_vslideup_vx_i64m4_tumu
#define vslideup_vx_i64m8_tumu __riscv_vslideup_vx_i64m8_tumu
#define vslideup_vx_u8mf8_tumu __riscv_vslideup_vx_u8mf8_tumu
#define vslideup_vx_u8mf4_tumu __riscv_vslideup_vx_u8mf4_tumu
#define vslideup_vx_u8mf2_tumu __riscv_vslideup_vx_u8mf2_tumu
#define vslideup_vx_u8m1_tumu __riscv_vslideup_vx_u8m1_tumu
#define vslideup_vx_u8m2_tumu __riscv_vslideup_vx_u8m2_tumu
#define vslideup_vx_u8m4_tumu __riscv_vslideup_vx_u8m4_tumu
#define vslideup_vx_u8m8_tumu __riscv_vslideup_vx_u8m8_tumu
#define vslideup_vx_u16mf4_tumu __riscv_vslideup_vx_u16mf4_tumu
#define vslideup_vx_u16mf2_tumu __riscv_vslideup_vx_u16mf2_tumu
#define vslideup_vx_u16m1_tumu __riscv_vslideup_vx_u16m1_tumu
#define vslideup_vx_u16m2_tumu __riscv_vslideup_vx_u16m2_tumu
#define vslideup_vx_u16m4_tumu __riscv_vslideup_vx_u16m4_tumu
#define vslideup_vx_u16m8_tumu __riscv_vslideup_vx_u16m8_tumu
#define vslideup_vx_u32mf2_tumu __riscv_vslideup_vx_u32mf2_tumu
#define vslideup_vx_u32m1_tumu __riscv_vslideup_vx_u32m1_tumu
#define vslideup_vx_u32m2_tumu __riscv_vslideup_vx_u32m2_tumu
#define vslideup_vx_u32m4_tumu __riscv_vslideup_vx_u32m4_tumu
#define vslideup_vx_u32m8_tumu __riscv_vslideup_vx_u32m8_tumu
#define vslideup_vx_u64m1_tumu __riscv_vslideup_vx_u64m1_tumu
#define vslideup_vx_u64m2_tumu __riscv_vslideup_vx_u64m2_tumu
#define vslideup_vx_u64m4_tumu __riscv_vslideup_vx_u64m4_tumu
#define vslideup_vx_u64m8_tumu __riscv_vslideup_vx_u64m8_tumu
// masked functions
#define vslideup_vx_f16mf4_tama __riscv_vslideup_vx_f16mf4_m
#define vslideup_vx_f16mf2_tama __riscv_vslideup_vx_f16mf2_m
#define vslideup_vx_f16m1_tama __riscv_vslideup_vx_f16m1_m
#define vslideup_vx_f16m2_tama __riscv_vslideup_vx_f16m2_m
#define vslideup_vx_f16m4_tama __riscv_vslideup_vx_f16m4_m
#define vslideup_vx_f16m8_tama __riscv_vslideup_vx_f16m8_m
#define vslideup_vx_f32mf2_tama __riscv_vslideup_vx_f32mf2_m
#define vslideup_vx_f32m1_tama __riscv_vslideup_vx_f32m1_m
#define vslideup_vx_f32m2_tama __riscv_vslideup_vx_f32m2_m
#define vslideup_vx_f32m4_tama __riscv_vslideup_vx_f32m4_m
#define vslideup_vx_f32m8_tama __riscv_vslideup_vx_f32m8_m
#define vslideup_vx_f64m1_tama __riscv_vslideup_vx_f64m1_m
#define vslideup_vx_f64m2_tama __riscv_vslideup_vx_f64m2_m
#define vslideup_vx_f64m4_tama __riscv_vslideup_vx_f64m4_m
#define vslideup_vx_f64m8_tama __riscv_vslideup_vx_f64m8_m
#define vslideup_vx_i8mf8_tama __riscv_vslideup_vx_i8mf8_m
#define vslideup_vx_i8mf4_tama __riscv_vslideup_vx_i8mf4_m
#define vslideup_vx_i8mf2_tama __riscv_vslideup_vx_i8mf2_m
#define vslideup_vx_i8m1_tama __riscv_vslideup_vx_i8m1_m
#define vslideup_vx_i8m2_tama __riscv_vslideup_vx_i8m2_m
#define vslideup_vx_i8m4_tama __riscv_vslideup_vx_i8m4_m
#define vslideup_vx_i8m8_tama __riscv_vslideup_vx_i8m8_m
#define vslideup_vx_i16mf4_tama __riscv_vslideup_vx_i16mf4_m
#define vslideup_vx_i16mf2_tama __riscv_vslideup_vx_i16mf2_m
#define vslideup_vx_i16m1_tama __riscv_vslideup_vx_i16m1_m
#define vslideup_vx_i16m2_tama __riscv_vslideup_vx_i16m2_m
#define vslideup_vx_i16m4_tama __riscv_vslideup_vx_i16m4_m
#define vslideup_vx_i16m8_tama __riscv_vslideup_vx_i16m8_m
#define vslideup_vx_i32mf2_tama __riscv_vslideup_vx_i32mf2_m
#define vslideup_vx_i32m1_tama __riscv_vslideup_vx_i32m1_m
#define vslideup_vx_i32m2_tama __riscv_vslideup_vx_i32m2_m
#define vslideup_vx_i32m4_tama __riscv_vslideup_vx_i32m4_m
#define vslideup_vx_i32m8_tama __riscv_vslideup_vx_i32m8_m
#define vslideup_vx_i64m1_tama __riscv_vslideup_vx_i64m1_m
#define vslideup_vx_i64m2_tama __riscv_vslideup_vx_i64m2_m
#define vslideup_vx_i64m4_tama __riscv_vslideup_vx_i64m4_m
#define vslideup_vx_i64m8_tama __riscv_vslideup_vx_i64m8_m
#define vslideup_vx_u8mf8_tama __riscv_vslideup_vx_u8mf8_m
#define vslideup_vx_u8mf4_tama __riscv_vslideup_vx_u8mf4_m
#define vslideup_vx_u8mf2_tama __riscv_vslideup_vx_u8mf2_m
#define vslideup_vx_u8m1_tama __riscv_vslideup_vx_u8m1_m
#define vslideup_vx_u8m2_tama __riscv_vslideup_vx_u8m2_m
#define vslideup_vx_u8m4_tama __riscv_vslideup_vx_u8m4_m
#define vslideup_vx_u8m8_tama __riscv_vslideup_vx_u8m8_m
#define vslideup_vx_u16mf4_tama __riscv_vslideup_vx_u16mf4_m
#define vslideup_vx_u16mf2_tama __riscv_vslideup_vx_u16mf2_m
#define vslideup_vx_u16m1_tama __riscv_vslideup_vx_u16m1_m
#define vslideup_vx_u16m2_tama __riscv_vslideup_vx_u16m2_m
#define vslideup_vx_u16m4_tama __riscv_vslideup_vx_u16m4_m
#define vslideup_vx_u16m8_tama __riscv_vslideup_vx_u16m8_m
#define vslideup_vx_u32mf2_tama __riscv_vslideup_vx_u32mf2_m
#define vslideup_vx_u32m1_tama __riscv_vslideup_vx_u32m1_m
#define vslideup_vx_u32m2_tama __riscv_vslideup_vx_u32m2_m
#define vslideup_vx_u32m4_tama __riscv_vslideup_vx_u32m4_m
#define vslideup_vx_u32m8_tama __riscv_vslideup_vx_u32m8_m
#define vslideup_vx_u64m1_tama __riscv_vslideup_vx_u64m1_m
#define vslideup_vx_u64m2_tama __riscv_vslideup_vx_u64m2_m
#define vslideup_vx_u64m4_tama __riscv_vslideup_vx_u64m4_m
#define vslideup_vx_u64m8_tama __riscv_vslideup_vx_u64m8_m
// masked functions
#define vslideup_vx_f16mf4_tamu __riscv_vslideup_vx_f16mf4_mu
#define vslideup_vx_f16mf2_tamu __riscv_vslideup_vx_f16mf2_mu
#define vslideup_vx_f16m1_tamu __riscv_vslideup_vx_f16m1_mu
#define vslideup_vx_f16m2_tamu __riscv_vslideup_vx_f16m2_mu
#define vslideup_vx_f16m4_tamu __riscv_vslideup_vx_f16m4_mu
#define vslideup_vx_f16m8_tamu __riscv_vslideup_vx_f16m8_mu
#define vslideup_vx_f32mf2_tamu __riscv_vslideup_vx_f32mf2_mu
#define vslideup_vx_f32m1_tamu __riscv_vslideup_vx_f32m1_mu
#define vslideup_vx_f32m2_tamu __riscv_vslideup_vx_f32m2_mu
#define vslideup_vx_f32m4_tamu __riscv_vslideup_vx_f32m4_mu
#define vslideup_vx_f32m8_tamu __riscv_vslideup_vx_f32m8_mu
#define vslideup_vx_f64m1_tamu __riscv_vslideup_vx_f64m1_mu
#define vslideup_vx_f64m2_tamu __riscv_vslideup_vx_f64m2_mu
#define vslideup_vx_f64m4_tamu __riscv_vslideup_vx_f64m4_mu
#define vslideup_vx_f64m8_tamu __riscv_vslideup_vx_f64m8_mu
#define vslideup_vx_i8mf8_tamu __riscv_vslideup_vx_i8mf8_mu
#define vslideup_vx_i8mf4_tamu __riscv_vslideup_vx_i8mf4_mu
#define vslideup_vx_i8mf2_tamu __riscv_vslideup_vx_i8mf2_mu
#define vslideup_vx_i8m1_tamu __riscv_vslideup_vx_i8m1_mu
#define vslideup_vx_i8m2_tamu __riscv_vslideup_vx_i8m2_mu
#define vslideup_vx_i8m4_tamu __riscv_vslideup_vx_i8m4_mu
#define vslideup_vx_i8m8_tamu __riscv_vslideup_vx_i8m8_mu
#define vslideup_vx_i16mf4_tamu __riscv_vslideup_vx_i16mf4_mu
#define vslideup_vx_i16mf2_tamu __riscv_vslideup_vx_i16mf2_mu
#define vslideup_vx_i16m1_tamu __riscv_vslideup_vx_i16m1_mu
#define vslideup_vx_i16m2_tamu __riscv_vslideup_vx_i16m2_mu
#define vslideup_vx_i16m4_tamu __riscv_vslideup_vx_i16m4_mu
#define vslideup_vx_i16m8_tamu __riscv_vslideup_vx_i16m8_mu
#define vslideup_vx_i32mf2_tamu __riscv_vslideup_vx_i32mf2_mu
#define vslideup_vx_i32m1_tamu __riscv_vslideup_vx_i32m1_mu
#define vslideup_vx_i32m2_tamu __riscv_vslideup_vx_i32m2_mu
#define vslideup_vx_i32m4_tamu __riscv_vslideup_vx_i32m4_mu
#define vslideup_vx_i32m8_tamu __riscv_vslideup_vx_i32m8_mu
#define vslideup_vx_i64m1_tamu __riscv_vslideup_vx_i64m1_mu
#define vslideup_vx_i64m2_tamu __riscv_vslideup_vx_i64m2_mu
#define vslideup_vx_i64m4_tamu __riscv_vslideup_vx_i64m4_mu
#define vslideup_vx_i64m8_tamu __riscv_vslideup_vx_i64m8_mu
#define vslideup_vx_u8mf8_tamu __riscv_vslideup_vx_u8mf8_mu
#define vslideup_vx_u8mf4_tamu __riscv_vslideup_vx_u8mf4_mu
#define vslideup_vx_u8mf2_tamu __riscv_vslideup_vx_u8mf2_mu
#define vslideup_vx_u8m1_tamu __riscv_vslideup_vx_u8m1_mu
#define vslideup_vx_u8m2_tamu __riscv_vslideup_vx_u8m2_mu
#define vslideup_vx_u8m4_tamu __riscv_vslideup_vx_u8m4_mu
#define vslideup_vx_u8m8_tamu __riscv_vslideup_vx_u8m8_mu
#define vslideup_vx_u16mf4_tamu __riscv_vslideup_vx_u16mf4_mu
#define vslideup_vx_u16mf2_tamu __riscv_vslideup_vx_u16mf2_mu
#define vslideup_vx_u16m1_tamu __riscv_vslideup_vx_u16m1_mu
#define vslideup_vx_u16m2_tamu __riscv_vslideup_vx_u16m2_mu
#define vslideup_vx_u16m4_tamu __riscv_vslideup_vx_u16m4_mu
#define vslideup_vx_u16m8_tamu __riscv_vslideup_vx_u16m8_mu
#define vslideup_vx_u32mf2_tamu __riscv_vslideup_vx_u32mf2_mu
#define vslideup_vx_u32m1_tamu __riscv_vslideup_vx_u32m1_mu
#define vslideup_vx_u32m2_tamu __riscv_vslideup_vx_u32m2_mu
#define vslideup_vx_u32m4_tamu __riscv_vslideup_vx_u32m4_mu
#define vslideup_vx_u32m8_tamu __riscv_vslideup_vx_u32m8_mu
#define vslideup_vx_u64m1_tamu __riscv_vslideup_vx_u64m1_mu
#define vslideup_vx_u64m2_tamu __riscv_vslideup_vx_u64m2_mu
#define vslideup_vx_u64m4_tamu __riscv_vslideup_vx_u64m4_mu
#define vslideup_vx_u64m8_tamu __riscv_vslideup_vx_u64m8_mu
#define vslidedown_vx_f16mf4_tu __riscv_vslidedown_vx_f16mf4_tu
#define vslidedown_vx_f16mf2_tu __riscv_vslidedown_vx_f16mf2_tu
#define vslidedown_vx_f16m1_tu __riscv_vslidedown_vx_f16m1_tu
#define vslidedown_vx_f16m2_tu __riscv_vslidedown_vx_f16m2_tu
#define vslidedown_vx_f16m4_tu __riscv_vslidedown_vx_f16m4_tu
#define vslidedown_vx_f16m8_tu __riscv_vslidedown_vx_f16m8_tu
#define vslidedown_vx_f32mf2_tu __riscv_vslidedown_vx_f32mf2_tu
#define vslidedown_vx_f32m1_tu __riscv_vslidedown_vx_f32m1_tu
#define vslidedown_vx_f32m2_tu __riscv_vslidedown_vx_f32m2_tu
#define vslidedown_vx_f32m4_tu __riscv_vslidedown_vx_f32m4_tu
#define vslidedown_vx_f32m8_tu __riscv_vslidedown_vx_f32m8_tu
#define vslidedown_vx_f64m1_tu __riscv_vslidedown_vx_f64m1_tu
#define vslidedown_vx_f64m2_tu __riscv_vslidedown_vx_f64m2_tu
#define vslidedown_vx_f64m4_tu __riscv_vslidedown_vx_f64m4_tu
#define vslidedown_vx_f64m8_tu __riscv_vslidedown_vx_f64m8_tu
#define vslidedown_vx_i8mf8_tu __riscv_vslidedown_vx_i8mf8_tu
#define vslidedown_vx_i8mf4_tu __riscv_vslidedown_vx_i8mf4_tu
#define vslidedown_vx_i8mf2_tu __riscv_vslidedown_vx_i8mf2_tu
#define vslidedown_vx_i8m1_tu __riscv_vslidedown_vx_i8m1_tu
#define vslidedown_vx_i8m2_tu __riscv_vslidedown_vx_i8m2_tu
#define vslidedown_vx_i8m4_tu __riscv_vslidedown_vx_i8m4_tu
#define vslidedown_vx_i8m8_tu __riscv_vslidedown_vx_i8m8_tu
#define vslidedown_vx_i16mf4_tu __riscv_vslidedown_vx_i16mf4_tu
#define vslidedown_vx_i16mf2_tu __riscv_vslidedown_vx_i16mf2_tu
#define vslidedown_vx_i16m1_tu __riscv_vslidedown_vx_i16m1_tu
#define vslidedown_vx_i16m2_tu __riscv_vslidedown_vx_i16m2_tu
#define vslidedown_vx_i16m4_tu __riscv_vslidedown_vx_i16m4_tu
#define vslidedown_vx_i16m8_tu __riscv_vslidedown_vx_i16m8_tu
#define vslidedown_vx_i32mf2_tu __riscv_vslidedown_vx_i32mf2_tu
#define vslidedown_vx_i32m1_tu __riscv_vslidedown_vx_i32m1_tu
#define vslidedown_vx_i32m2_tu __riscv_vslidedown_vx_i32m2_tu
#define vslidedown_vx_i32m4_tu __riscv_vslidedown_vx_i32m4_tu
#define vslidedown_vx_i32m8_tu __riscv_vslidedown_vx_i32m8_tu
#define vslidedown_vx_i64m1_tu __riscv_vslidedown_vx_i64m1_tu
#define vslidedown_vx_i64m2_tu __riscv_vslidedown_vx_i64m2_tu
#define vslidedown_vx_i64m4_tu __riscv_vslidedown_vx_i64m4_tu
#define vslidedown_vx_i64m8_tu __riscv_vslidedown_vx_i64m8_tu
#define vslidedown_vx_u8mf8_tu __riscv_vslidedown_vx_u8mf8_tu
#define vslidedown_vx_u8mf4_tu __riscv_vslidedown_vx_u8mf4_tu
#define vslidedown_vx_u8mf2_tu __riscv_vslidedown_vx_u8mf2_tu
#define vslidedown_vx_u8m1_tu __riscv_vslidedown_vx_u8m1_tu
#define vslidedown_vx_u8m2_tu __riscv_vslidedown_vx_u8m2_tu
#define vslidedown_vx_u8m4_tu __riscv_vslidedown_vx_u8m4_tu
#define vslidedown_vx_u8m8_tu __riscv_vslidedown_vx_u8m8_tu
#define vslidedown_vx_u16mf4_tu __riscv_vslidedown_vx_u16mf4_tu
#define vslidedown_vx_u16mf2_tu __riscv_vslidedown_vx_u16mf2_tu
#define vslidedown_vx_u16m1_tu __riscv_vslidedown_vx_u16m1_tu
#define vslidedown_vx_u16m2_tu __riscv_vslidedown_vx_u16m2_tu
#define vslidedown_vx_u16m4_tu __riscv_vslidedown_vx_u16m4_tu
#define vslidedown_vx_u16m8_tu __riscv_vslidedown_vx_u16m8_tu
#define vslidedown_vx_u32mf2_tu __riscv_vslidedown_vx_u32mf2_tu
#define vslidedown_vx_u32m1_tu __riscv_vslidedown_vx_u32m1_tu
#define vslidedown_vx_u32m2_tu __riscv_vslidedown_vx_u32m2_tu
#define vslidedown_vx_u32m4_tu __riscv_vslidedown_vx_u32m4_tu
#define vslidedown_vx_u32m8_tu __riscv_vslidedown_vx_u32m8_tu
#define vslidedown_vx_u64m1_tu __riscv_vslidedown_vx_u64m1_tu
#define vslidedown_vx_u64m2_tu __riscv_vslidedown_vx_u64m2_tu
#define vslidedown_vx_u64m4_tu __riscv_vslidedown_vx_u64m4_tu
#define vslidedown_vx_u64m8_tu __riscv_vslidedown_vx_u64m8_tu
#define vslidedown_vx_f16mf4_ta __riscv_vslidedown_vx_f16mf4
#define vslidedown_vx_f16mf2_ta __riscv_vslidedown_vx_f16mf2
#define vslidedown_vx_f16m1_ta __riscv_vslidedown_vx_f16m1
#define vslidedown_vx_f16m2_ta __riscv_vslidedown_vx_f16m2
#define vslidedown_vx_f16m4_ta __riscv_vslidedown_vx_f16m4
#define vslidedown_vx_f16m8_ta __riscv_vslidedown_vx_f16m8
#define vslidedown_vx_f32mf2_ta __riscv_vslidedown_vx_f32mf2
#define vslidedown_vx_f32m1_ta __riscv_vslidedown_vx_f32m1
#define vslidedown_vx_f32m2_ta __riscv_vslidedown_vx_f32m2
#define vslidedown_vx_f32m4_ta __riscv_vslidedown_vx_f32m4
#define vslidedown_vx_f32m8_ta __riscv_vslidedown_vx_f32m8
#define vslidedown_vx_f64m1_ta __riscv_vslidedown_vx_f64m1
#define vslidedown_vx_f64m2_ta __riscv_vslidedown_vx_f64m2
#define vslidedown_vx_f64m4_ta __riscv_vslidedown_vx_f64m4
#define vslidedown_vx_f64m8_ta __riscv_vslidedown_vx_f64m8
#define vslidedown_vx_i8mf8_ta __riscv_vslidedown_vx_i8mf8
#define vslidedown_vx_i8mf4_ta __riscv_vslidedown_vx_i8mf4
#define vslidedown_vx_i8mf2_ta __riscv_vslidedown_vx_i8mf2
#define vslidedown_vx_i8m1_ta __riscv_vslidedown_vx_i8m1
#define vslidedown_vx_i8m2_ta __riscv_vslidedown_vx_i8m2
#define vslidedown_vx_i8m4_ta __riscv_vslidedown_vx_i8m4
#define vslidedown_vx_i8m8_ta __riscv_vslidedown_vx_i8m8
#define vslidedown_vx_i16mf4_ta __riscv_vslidedown_vx_i16mf4
#define vslidedown_vx_i16mf2_ta __riscv_vslidedown_vx_i16mf2
#define vslidedown_vx_i16m1_ta __riscv_vslidedown_vx_i16m1
#define vslidedown_vx_i16m2_ta __riscv_vslidedown_vx_i16m2
#define vslidedown_vx_i16m4_ta __riscv_vslidedown_vx_i16m4
#define vslidedown_vx_i16m8_ta __riscv_vslidedown_vx_i16m8
#define vslidedown_vx_i32mf2_ta __riscv_vslidedown_vx_i32mf2
#define vslidedown_vx_i32m1_ta __riscv_vslidedown_vx_i32m1
#define vslidedown_vx_i32m2_ta __riscv_vslidedown_vx_i32m2
#define vslidedown_vx_i32m4_ta __riscv_vslidedown_vx_i32m4
#define vslidedown_vx_i32m8_ta __riscv_vslidedown_vx_i32m8
#define vslidedown_vx_i64m1_ta __riscv_vslidedown_vx_i64m1
#define vslidedown_vx_i64m2_ta __riscv_vslidedown_vx_i64m2
#define vslidedown_vx_i64m4_ta __riscv_vslidedown_vx_i64m4
#define vslidedown_vx_i64m8_ta __riscv_vslidedown_vx_i64m8
#define vslidedown_vx_u8mf8_ta __riscv_vslidedown_vx_u8mf8
#define vslidedown_vx_u8mf4_ta __riscv_vslidedown_vx_u8mf4
#define vslidedown_vx_u8mf2_ta __riscv_vslidedown_vx_u8mf2
#define vslidedown_vx_u8m1_ta __riscv_vslidedown_vx_u8m1
#define vslidedown_vx_u8m2_ta __riscv_vslidedown_vx_u8m2
#define vslidedown_vx_u8m4_ta __riscv_vslidedown_vx_u8m4
#define vslidedown_vx_u8m8_ta __riscv_vslidedown_vx_u8m8
#define vslidedown_vx_u16mf4_ta __riscv_vslidedown_vx_u16mf4
#define vslidedown_vx_u16mf2_ta __riscv_vslidedown_vx_u16mf2
#define vslidedown_vx_u16m1_ta __riscv_vslidedown_vx_u16m1
#define vslidedown_vx_u16m2_ta __riscv_vslidedown_vx_u16m2
#define vslidedown_vx_u16m4_ta __riscv_vslidedown_vx_u16m4
#define vslidedown_vx_u16m8_ta __riscv_vslidedown_vx_u16m8
#define vslidedown_vx_u32mf2_ta __riscv_vslidedown_vx_u32mf2
#define vslidedown_vx_u32m1_ta __riscv_vslidedown_vx_u32m1
#define vslidedown_vx_u32m2_ta __riscv_vslidedown_vx_u32m2
#define vslidedown_vx_u32m4_ta __riscv_vslidedown_vx_u32m4
#define vslidedown_vx_u32m8_ta __riscv_vslidedown_vx_u32m8
#define vslidedown_vx_u64m1_ta __riscv_vslidedown_vx_u64m1
#define vslidedown_vx_u64m2_ta __riscv_vslidedown_vx_u64m2
#define vslidedown_vx_u64m4_ta __riscv_vslidedown_vx_u64m4
#define vslidedown_vx_u64m8_ta __riscv_vslidedown_vx_u64m8
// masked functions
#define vslidedown_vx_f16mf4_tuma __riscv_vslidedown_vx_f16mf4_tum
#define vslidedown_vx_f16mf2_tuma __riscv_vslidedown_vx_f16mf2_tum
#define vslidedown_vx_f16m1_tuma __riscv_vslidedown_vx_f16m1_tum
#define vslidedown_vx_f16m2_tuma __riscv_vslidedown_vx_f16m2_tum
#define vslidedown_vx_f16m4_tuma __riscv_vslidedown_vx_f16m4_tum
#define vslidedown_vx_f16m8_tuma __riscv_vslidedown_vx_f16m8_tum
#define vslidedown_vx_f32mf2_tuma __riscv_vslidedown_vx_f32mf2_tum
#define vslidedown_vx_f32m1_tuma __riscv_vslidedown_vx_f32m1_tum
#define vslidedown_vx_f32m2_tuma __riscv_vslidedown_vx_f32m2_tum
#define vslidedown_vx_f32m4_tuma __riscv_vslidedown_vx_f32m4_tum
#define vslidedown_vx_f32m8_tuma __riscv_vslidedown_vx_f32m8_tum
#define vslidedown_vx_f64m1_tuma __riscv_vslidedown_vx_f64m1_tum
#define vslidedown_vx_f64m2_tuma __riscv_vslidedown_vx_f64m2_tum
#define vslidedown_vx_f64m4_tuma __riscv_vslidedown_vx_f64m4_tum
#define vslidedown_vx_f64m8_tuma __riscv_vslidedown_vx_f64m8_tum
#define vslidedown_vx_i8mf8_tuma __riscv_vslidedown_vx_i8mf8_tum
#define vslidedown_vx_i8mf4_tuma __riscv_vslidedown_vx_i8mf4_tum
#define vslidedown_vx_i8mf2_tuma __riscv_vslidedown_vx_i8mf2_tum
#define vslidedown_vx_i8m1_tuma __riscv_vslidedown_vx_i8m1_tum
#define vslidedown_vx_i8m2_tuma __riscv_vslidedown_vx_i8m2_tum
#define vslidedown_vx_i8m4_tuma __riscv_vslidedown_vx_i8m4_tum
#define vslidedown_vx_i8m8_tuma __riscv_vslidedown_vx_i8m8_tum
#define vslidedown_vx_i16mf4_tuma __riscv_vslidedown_vx_i16mf4_tum
#define vslidedown_vx_i16mf2_tuma __riscv_vslidedown_vx_i16mf2_tum
#define vslidedown_vx_i16m1_tuma __riscv_vslidedown_vx_i16m1_tum
#define vslidedown_vx_i16m2_tuma __riscv_vslidedown_vx_i16m2_tum
#define vslidedown_vx_i16m4_tuma __riscv_vslidedown_vx_i16m4_tum
#define vslidedown_vx_i16m8_tuma __riscv_vslidedown_vx_i16m8_tum
#define vslidedown_vx_i32mf2_tuma __riscv_vslidedown_vx_i32mf2_tum
#define vslidedown_vx_i32m1_tuma __riscv_vslidedown_vx_i32m1_tum
#define vslidedown_vx_i32m2_tuma __riscv_vslidedown_vx_i32m2_tum
#define vslidedown_vx_i32m4_tuma __riscv_vslidedown_vx_i32m4_tum
#define vslidedown_vx_i32m8_tuma __riscv_vslidedown_vx_i32m8_tum
#define vslidedown_vx_i64m1_tuma __riscv_vslidedown_vx_i64m1_tum
#define vslidedown_vx_i64m2_tuma __riscv_vslidedown_vx_i64m2_tum
#define vslidedown_vx_i64m4_tuma __riscv_vslidedown_vx_i64m4_tum
#define vslidedown_vx_i64m8_tuma __riscv_vslidedown_vx_i64m8_tum
#define vslidedown_vx_u8mf8_tuma __riscv_vslidedown_vx_u8mf8_tum
#define vslidedown_vx_u8mf4_tuma __riscv_vslidedown_vx_u8mf4_tum
#define vslidedown_vx_u8mf2_tuma __riscv_vslidedown_vx_u8mf2_tum
#define vslidedown_vx_u8m1_tuma __riscv_vslidedown_vx_u8m1_tum
#define vslidedown_vx_u8m2_tuma __riscv_vslidedown_vx_u8m2_tum
#define vslidedown_vx_u8m4_tuma __riscv_vslidedown_vx_u8m4_tum
#define vslidedown_vx_u8m8_tuma __riscv_vslidedown_vx_u8m8_tum
#define vslidedown_vx_u16mf4_tuma __riscv_vslidedown_vx_u16mf4_tum
#define vslidedown_vx_u16mf2_tuma __riscv_vslidedown_vx_u16mf2_tum
#define vslidedown_vx_u16m1_tuma __riscv_vslidedown_vx_u16m1_tum
#define vslidedown_vx_u16m2_tuma __riscv_vslidedown_vx_u16m2_tum
#define vslidedown_vx_u16m4_tuma __riscv_vslidedown_vx_u16m4_tum
#define vslidedown_vx_u16m8_tuma __riscv_vslidedown_vx_u16m8_tum
#define vslidedown_vx_u32mf2_tuma __riscv_vslidedown_vx_u32mf2_tum
#define vslidedown_vx_u32m1_tuma __riscv_vslidedown_vx_u32m1_tum
#define vslidedown_vx_u32m2_tuma __riscv_vslidedown_vx_u32m2_tum
#define vslidedown_vx_u32m4_tuma __riscv_vslidedown_vx_u32m4_tum
#define vslidedown_vx_u32m8_tuma __riscv_vslidedown_vx_u32m8_tum
#define vslidedown_vx_u64m1_tuma __riscv_vslidedown_vx_u64m1_tum
#define vslidedown_vx_u64m2_tuma __riscv_vslidedown_vx_u64m2_tum
#define vslidedown_vx_u64m4_tuma __riscv_vslidedown_vx_u64m4_tum
#define vslidedown_vx_u64m8_tuma __riscv_vslidedown_vx_u64m8_tum
// masked functions
#define vslidedown_vx_f16mf4_tumu __riscv_vslidedown_vx_f16mf4_tumu
#define vslidedown_vx_f16mf2_tumu __riscv_vslidedown_vx_f16mf2_tumu
#define vslidedown_vx_f16m1_tumu __riscv_vslidedown_vx_f16m1_tumu
#define vslidedown_vx_f16m2_tumu __riscv_vslidedown_vx_f16m2_tumu
#define vslidedown_vx_f16m4_tumu __riscv_vslidedown_vx_f16m4_tumu
#define vslidedown_vx_f16m8_tumu __riscv_vslidedown_vx_f16m8_tumu
#define vslidedown_vx_f32mf2_tumu __riscv_vslidedown_vx_f32mf2_tumu
#define vslidedown_vx_f32m1_tumu __riscv_vslidedown_vx_f32m1_tumu
#define vslidedown_vx_f32m2_tumu __riscv_vslidedown_vx_f32m2_tumu
#define vslidedown_vx_f32m4_tumu __riscv_vslidedown_vx_f32m4_tumu
#define vslidedown_vx_f32m8_tumu __riscv_vslidedown_vx_f32m8_tumu
#define vslidedown_vx_f64m1_tumu __riscv_vslidedown_vx_f64m1_tumu
#define vslidedown_vx_f64m2_tumu __riscv_vslidedown_vx_f64m2_tumu
#define vslidedown_vx_f64m4_tumu __riscv_vslidedown_vx_f64m4_tumu
#define vslidedown_vx_f64m8_tumu __riscv_vslidedown_vx_f64m8_tumu
#define vslidedown_vx_i8mf8_tumu __riscv_vslidedown_vx_i8mf8_tumu
#define vslidedown_vx_i8mf4_tumu __riscv_vslidedown_vx_i8mf4_tumu
#define vslidedown_vx_i8mf2_tumu __riscv_vslidedown_vx_i8mf2_tumu
#define vslidedown_vx_i8m1_tumu __riscv_vslidedown_vx_i8m1_tumu
#define vslidedown_vx_i8m2_tumu __riscv_vslidedown_vx_i8m2_tumu
#define vslidedown_vx_i8m4_tumu __riscv_vslidedown_vx_i8m4_tumu
#define vslidedown_vx_i8m8_tumu __riscv_vslidedown_vx_i8m8_tumu
#define vslidedown_vx_i16mf4_tumu __riscv_vslidedown_vx_i16mf4_tumu
#define vslidedown_vx_i16mf2_tumu __riscv_vslidedown_vx_i16mf2_tumu
#define vslidedown_vx_i16m1_tumu __riscv_vslidedown_vx_i16m1_tumu
#define vslidedown_vx_i16m2_tumu __riscv_vslidedown_vx_i16m2_tumu
#define vslidedown_vx_i16m4_tumu __riscv_vslidedown_vx_i16m4_tumu
#define vslidedown_vx_i16m8_tumu __riscv_vslidedown_vx_i16m8_tumu
#define vslidedown_vx_i32mf2_tumu __riscv_vslidedown_vx_i32mf2_tumu
#define vslidedown_vx_i32m1_tumu __riscv_vslidedown_vx_i32m1_tumu
#define vslidedown_vx_i32m2_tumu __riscv_vslidedown_vx_i32m2_tumu
#define vslidedown_vx_i32m4_tumu __riscv_vslidedown_vx_i32m4_tumu
#define vslidedown_vx_i32m8_tumu __riscv_vslidedown_vx_i32m8_tumu
#define vslidedown_vx_i64m1_tumu __riscv_vslidedown_vx_i64m1_tumu
#define vslidedown_vx_i64m2_tumu __riscv_vslidedown_vx_i64m2_tumu
#define vslidedown_vx_i64m4_tumu __riscv_vslidedown_vx_i64m4_tumu
#define vslidedown_vx_i64m8_tumu __riscv_vslidedown_vx_i64m8_tumu
#define vslidedown_vx_u8mf8_tumu __riscv_vslidedown_vx_u8mf8_tumu
#define vslidedown_vx_u8mf4_tumu __riscv_vslidedown_vx_u8mf4_tumu
#define vslidedown_vx_u8mf2_tumu __riscv_vslidedown_vx_u8mf2_tumu
#define vslidedown_vx_u8m1_tumu __riscv_vslidedown_vx_u8m1_tumu
#define vslidedown_vx_u8m2_tumu __riscv_vslidedown_vx_u8m2_tumu
#define vslidedown_vx_u8m4_tumu __riscv_vslidedown_vx_u8m4_tumu
#define vslidedown_vx_u8m8_tumu __riscv_vslidedown_vx_u8m8_tumu
#define vslidedown_vx_u16mf4_tumu __riscv_vslidedown_vx_u16mf4_tumu
#define vslidedown_vx_u16mf2_tumu __riscv_vslidedown_vx_u16mf2_tumu
#define vslidedown_vx_u16m1_tumu __riscv_vslidedown_vx_u16m1_tumu
#define vslidedown_vx_u16m2_tumu __riscv_vslidedown_vx_u16m2_tumu
#define vslidedown_vx_u16m4_tumu __riscv_vslidedown_vx_u16m4_tumu
#define vslidedown_vx_u16m8_tumu __riscv_vslidedown_vx_u16m8_tumu
#define vslidedown_vx_u32mf2_tumu __riscv_vslidedown_vx_u32mf2_tumu
#define vslidedown_vx_u32m1_tumu __riscv_vslidedown_vx_u32m1_tumu
#define vslidedown_vx_u32m2_tumu __riscv_vslidedown_vx_u32m2_tumu
#define vslidedown_vx_u32m4_tumu __riscv_vslidedown_vx_u32m4_tumu
#define vslidedown_vx_u32m8_tumu __riscv_vslidedown_vx_u32m8_tumu
#define vslidedown_vx_u64m1_tumu __riscv_vslidedown_vx_u64m1_tumu
#define vslidedown_vx_u64m2_tumu __riscv_vslidedown_vx_u64m2_tumu
#define vslidedown_vx_u64m4_tumu __riscv_vslidedown_vx_u64m4_tumu
#define vslidedown_vx_u64m8_tumu __riscv_vslidedown_vx_u64m8_tumu
// masked functions
#define vslidedown_vx_f16mf4_tama __riscv_vslidedown_vx_f16mf4_m
#define vslidedown_vx_f16mf2_tama __riscv_vslidedown_vx_f16mf2_m
#define vslidedown_vx_f16m1_tama __riscv_vslidedown_vx_f16m1_m
#define vslidedown_vx_f16m2_tama __riscv_vslidedown_vx_f16m2_m
#define vslidedown_vx_f16m4_tama __riscv_vslidedown_vx_f16m4_m
#define vslidedown_vx_f16m8_tama __riscv_vslidedown_vx_f16m8_m
#define vslidedown_vx_f32mf2_tama __riscv_vslidedown_vx_f32mf2_m
#define vslidedown_vx_f32m1_tama __riscv_vslidedown_vx_f32m1_m
#define vslidedown_vx_f32m2_tama __riscv_vslidedown_vx_f32m2_m
#define vslidedown_vx_f32m4_tama __riscv_vslidedown_vx_f32m4_m
#define vslidedown_vx_f32m8_tama __riscv_vslidedown_vx_f32m8_m
#define vslidedown_vx_f64m1_tama __riscv_vslidedown_vx_f64m1_m
#define vslidedown_vx_f64m2_tama __riscv_vslidedown_vx_f64m2_m
#define vslidedown_vx_f64m4_tama __riscv_vslidedown_vx_f64m4_m
#define vslidedown_vx_f64m8_tama __riscv_vslidedown_vx_f64m8_m
#define vslidedown_vx_i8mf8_tama __riscv_vslidedown_vx_i8mf8_m
#define vslidedown_vx_i8mf4_tama __riscv_vslidedown_vx_i8mf4_m
#define vslidedown_vx_i8mf2_tama __riscv_vslidedown_vx_i8mf2_m
#define vslidedown_vx_i8m1_tama __riscv_vslidedown_vx_i8m1_m
#define vslidedown_vx_i8m2_tama __riscv_vslidedown_vx_i8m2_m
#define vslidedown_vx_i8m4_tama __riscv_vslidedown_vx_i8m4_m
#define vslidedown_vx_i8m8_tama __riscv_vslidedown_vx_i8m8_m
#define vslidedown_vx_i16mf4_tama __riscv_vslidedown_vx_i16mf4_m
#define vslidedown_vx_i16mf2_tama __riscv_vslidedown_vx_i16mf2_m
#define vslidedown_vx_i16m1_tama __riscv_vslidedown_vx_i16m1_m
#define vslidedown_vx_i16m2_tama __riscv_vslidedown_vx_i16m2_m
#define vslidedown_vx_i16m4_tama __riscv_vslidedown_vx_i16m4_m
#define vslidedown_vx_i16m8_tama __riscv_vslidedown_vx_i16m8_m
#define vslidedown_vx_i32mf2_tama __riscv_vslidedown_vx_i32mf2_m
#define vslidedown_vx_i32m1_tama __riscv_vslidedown_vx_i32m1_m
#define vslidedown_vx_i32m2_tama __riscv_vslidedown_vx_i32m2_m
#define vslidedown_vx_i32m4_tama __riscv_vslidedown_vx_i32m4_m
#define vslidedown_vx_i32m8_tama __riscv_vslidedown_vx_i32m8_m
#define vslidedown_vx_i64m1_tama __riscv_vslidedown_vx_i64m1_m
#define vslidedown_vx_i64m2_tama __riscv_vslidedown_vx_i64m2_m
#define vslidedown_vx_i64m4_tama __riscv_vslidedown_vx_i64m4_m
#define vslidedown_vx_i64m8_tama __riscv_vslidedown_vx_i64m8_m
#define vslidedown_vx_u8mf8_tama __riscv_vslidedown_vx_u8mf8_m
#define vslidedown_vx_u8mf4_tama __riscv_vslidedown_vx_u8mf4_m
#define vslidedown_vx_u8mf2_tama __riscv_vslidedown_vx_u8mf2_m
#define vslidedown_vx_u8m1_tama __riscv_vslidedown_vx_u8m1_m
#define vslidedown_vx_u8m2_tama __riscv_vslidedown_vx_u8m2_m
#define vslidedown_vx_u8m4_tama __riscv_vslidedown_vx_u8m4_m
#define vslidedown_vx_u8m8_tama __riscv_vslidedown_vx_u8m8_m
#define vslidedown_vx_u16mf4_tama __riscv_vslidedown_vx_u16mf4_m
#define vslidedown_vx_u16mf2_tama __riscv_vslidedown_vx_u16mf2_m
#define vslidedown_vx_u16m1_tama __riscv_vslidedown_vx_u16m1_m
#define vslidedown_vx_u16m2_tama __riscv_vslidedown_vx_u16m2_m
#define vslidedown_vx_u16m4_tama __riscv_vslidedown_vx_u16m4_m
#define vslidedown_vx_u16m8_tama __riscv_vslidedown_vx_u16m8_m
#define vslidedown_vx_u32mf2_tama __riscv_vslidedown_vx_u32mf2_m
#define vslidedown_vx_u32m1_tama __riscv_vslidedown_vx_u32m1_m
#define vslidedown_vx_u32m2_tama __riscv_vslidedown_vx_u32m2_m
#define vslidedown_vx_u32m4_tama __riscv_vslidedown_vx_u32m4_m
#define vslidedown_vx_u32m8_tama __riscv_vslidedown_vx_u32m8_m
#define vslidedown_vx_u64m1_tama __riscv_vslidedown_vx_u64m1_m
#define vslidedown_vx_u64m2_tama __riscv_vslidedown_vx_u64m2_m
#define vslidedown_vx_u64m4_tama __riscv_vslidedown_vx_u64m4_m
#define vslidedown_vx_u64m8_tama __riscv_vslidedown_vx_u64m8_m
// masked functions
#define vslidedown_vx_f16mf4_tamu __riscv_vslidedown_vx_f16mf4_mu
#define vslidedown_vx_f16mf2_tamu __riscv_vslidedown_vx_f16mf2_mu
#define vslidedown_vx_f16m1_tamu __riscv_vslidedown_vx_f16m1_mu
#define vslidedown_vx_f16m2_tamu __riscv_vslidedown_vx_f16m2_mu
#define vslidedown_vx_f16m4_tamu __riscv_vslidedown_vx_f16m4_mu
#define vslidedown_vx_f16m8_tamu __riscv_vslidedown_vx_f16m8_mu
#define vslidedown_vx_f32mf2_tamu __riscv_vslidedown_vx_f32mf2_mu
#define vslidedown_vx_f32m1_tamu __riscv_vslidedown_vx_f32m1_mu
#define vslidedown_vx_f32m2_tamu __riscv_vslidedown_vx_f32m2_mu
#define vslidedown_vx_f32m4_tamu __riscv_vslidedown_vx_f32m4_mu
#define vslidedown_vx_f32m8_tamu __riscv_vslidedown_vx_f32m8_mu
#define vslidedown_vx_f64m1_tamu __riscv_vslidedown_vx_f64m1_mu
#define vslidedown_vx_f64m2_tamu __riscv_vslidedown_vx_f64m2_mu
#define vslidedown_vx_f64m4_tamu __riscv_vslidedown_vx_f64m4_mu
#define vslidedown_vx_f64m8_tamu __riscv_vslidedown_vx_f64m8_mu
#define vslidedown_vx_i8mf8_tamu __riscv_vslidedown_vx_i8mf8_mu
#define vslidedown_vx_i8mf4_tamu __riscv_vslidedown_vx_i8mf4_mu
#define vslidedown_vx_i8mf2_tamu __riscv_vslidedown_vx_i8mf2_mu
#define vslidedown_vx_i8m1_tamu __riscv_vslidedown_vx_i8m1_mu
#define vslidedown_vx_i8m2_tamu __riscv_vslidedown_vx_i8m2_mu
#define vslidedown_vx_i8m4_tamu __riscv_vslidedown_vx_i8m4_mu
#define vslidedown_vx_i8m8_tamu __riscv_vslidedown_vx_i8m8_mu
#define vslidedown_vx_i16mf4_tamu __riscv_vslidedown_vx_i16mf4_mu
#define vslidedown_vx_i16mf2_tamu __riscv_vslidedown_vx_i16mf2_mu
#define vslidedown_vx_i16m1_tamu __riscv_vslidedown_vx_i16m1_mu
#define vslidedown_vx_i16m2_tamu __riscv_vslidedown_vx_i16m2_mu
#define vslidedown_vx_i16m4_tamu __riscv_vslidedown_vx_i16m4_mu
#define vslidedown_vx_i16m8_tamu __riscv_vslidedown_vx_i16m8_mu
#define vslidedown_vx_i32mf2_tamu __riscv_vslidedown_vx_i32mf2_mu
#define vslidedown_vx_i32m1_tamu __riscv_vslidedown_vx_i32m1_mu
#define vslidedown_vx_i32m2_tamu __riscv_vslidedown_vx_i32m2_mu
#define vslidedown_vx_i32m4_tamu __riscv_vslidedown_vx_i32m4_mu
#define vslidedown_vx_i32m8_tamu __riscv_vslidedown_vx_i32m8_mu
#define vslidedown_vx_i64m1_tamu __riscv_vslidedown_vx_i64m1_mu
#define vslidedown_vx_i64m2_tamu __riscv_vslidedown_vx_i64m2_mu
#define vslidedown_vx_i64m4_tamu __riscv_vslidedown_vx_i64m4_mu
#define vslidedown_vx_i64m8_tamu __riscv_vslidedown_vx_i64m8_mu
#define vslidedown_vx_u8mf8_tamu __riscv_vslidedown_vx_u8mf8_mu
#define vslidedown_vx_u8mf4_tamu __riscv_vslidedown_vx_u8mf4_mu
#define vslidedown_vx_u8mf2_tamu __riscv_vslidedown_vx_u8mf2_mu
#define vslidedown_vx_u8m1_tamu __riscv_vslidedown_vx_u8m1_mu
#define vslidedown_vx_u8m2_tamu __riscv_vslidedown_vx_u8m2_mu
#define vslidedown_vx_u8m4_tamu __riscv_vslidedown_vx_u8m4_mu
#define vslidedown_vx_u8m8_tamu __riscv_vslidedown_vx_u8m8_mu
#define vslidedown_vx_u16mf4_tamu __riscv_vslidedown_vx_u16mf4_mu
#define vslidedown_vx_u16mf2_tamu __riscv_vslidedown_vx_u16mf2_mu
#define vslidedown_vx_u16m1_tamu __riscv_vslidedown_vx_u16m1_mu
#define vslidedown_vx_u16m2_tamu __riscv_vslidedown_vx_u16m2_mu
#define vslidedown_vx_u16m4_tamu __riscv_vslidedown_vx_u16m4_mu
#define vslidedown_vx_u16m8_tamu __riscv_vslidedown_vx_u16m8_mu
#define vslidedown_vx_u32mf2_tamu __riscv_vslidedown_vx_u32mf2_mu
#define vslidedown_vx_u32m1_tamu __riscv_vslidedown_vx_u32m1_mu
#define vslidedown_vx_u32m2_tamu __riscv_vslidedown_vx_u32m2_mu
#define vslidedown_vx_u32m4_tamu __riscv_vslidedown_vx_u32m4_mu
#define vslidedown_vx_u32m8_tamu __riscv_vslidedown_vx_u32m8_mu
#define vslidedown_vx_u64m1_tamu __riscv_vslidedown_vx_u64m1_mu
#define vslidedown_vx_u64m2_tamu __riscv_vslidedown_vx_u64m2_mu
#define vslidedown_vx_u64m4_tamu __riscv_vslidedown_vx_u64m4_mu
#define vslidedown_vx_u64m8_tamu __riscv_vslidedown_vx_u64m8_mu
#define vfslide1up_vf_f16mf4_tu __riscv_vfslide1up_vf_f16mf4_tu
#define vfslide1up_vf_f16mf2_tu __riscv_vfslide1up_vf_f16mf2_tu
#define vfslide1up_vf_f16m1_tu __riscv_vfslide1up_vf_f16m1_tu
#define vfslide1up_vf_f16m2_tu __riscv_vfslide1up_vf_f16m2_tu
#define vfslide1up_vf_f16m4_tu __riscv_vfslide1up_vf_f16m4_tu
#define vfslide1up_vf_f16m8_tu __riscv_vfslide1up_vf_f16m8_tu
#define vfslide1up_vf_f32mf2_tu __riscv_vfslide1up_vf_f32mf2_tu
#define vfslide1up_vf_f32m1_tu __riscv_vfslide1up_vf_f32m1_tu
#define vfslide1up_vf_f32m2_tu __riscv_vfslide1up_vf_f32m2_tu
#define vfslide1up_vf_f32m4_tu __riscv_vfslide1up_vf_f32m4_tu
#define vfslide1up_vf_f32m8_tu __riscv_vfslide1up_vf_f32m8_tu
#define vfslide1up_vf_f64m1_tu __riscv_vfslide1up_vf_f64m1_tu
#define vfslide1up_vf_f64m2_tu __riscv_vfslide1up_vf_f64m2_tu
#define vfslide1up_vf_f64m4_tu __riscv_vfslide1up_vf_f64m4_tu
#define vfslide1up_vf_f64m8_tu __riscv_vfslide1up_vf_f64m8_tu
#define vfslide1down_vf_f16mf4_tu __riscv_vfslide1down_vf_f16mf4_tu
#define vfslide1down_vf_f16mf2_tu __riscv_vfslide1down_vf_f16mf2_tu
#define vfslide1down_vf_f16m1_tu __riscv_vfslide1down_vf_f16m1_tu
#define vfslide1down_vf_f16m2_tu __riscv_vfslide1down_vf_f16m2_tu
#define vfslide1down_vf_f16m4_tu __riscv_vfslide1down_vf_f16m4_tu
#define vfslide1down_vf_f16m8_tu __riscv_vfslide1down_vf_f16m8_tu
#define vfslide1down_vf_f32mf2_tu __riscv_vfslide1down_vf_f32mf2_tu
#define vfslide1down_vf_f32m1_tu __riscv_vfslide1down_vf_f32m1_tu
#define vfslide1down_vf_f32m2_tu __riscv_vfslide1down_vf_f32m2_tu
#define vfslide1down_vf_f32m4_tu __riscv_vfslide1down_vf_f32m4_tu
#define vfslide1down_vf_f32m8_tu __riscv_vfslide1down_vf_f32m8_tu
#define vfslide1down_vf_f64m1_tu __riscv_vfslide1down_vf_f64m1_tu
#define vfslide1down_vf_f64m2_tu __riscv_vfslide1down_vf_f64m2_tu
#define vfslide1down_vf_f64m4_tu __riscv_vfslide1down_vf_f64m4_tu
#define vfslide1down_vf_f64m8_tu __riscv_vfslide1down_vf_f64m8_tu
#define vslide1up_vx_i8mf8_tu __riscv_vslide1up_vx_i8mf8_tu
#define vslide1up_vx_i8mf4_tu __riscv_vslide1up_vx_i8mf4_tu
#define vslide1up_vx_i8mf2_tu __riscv_vslide1up_vx_i8mf2_tu
#define vslide1up_vx_i8m1_tu __riscv_vslide1up_vx_i8m1_tu
#define vslide1up_vx_i8m2_tu __riscv_vslide1up_vx_i8m2_tu
#define vslide1up_vx_i8m4_tu __riscv_vslide1up_vx_i8m4_tu
#define vslide1up_vx_i8m8_tu __riscv_vslide1up_vx_i8m8_tu
#define vslide1up_vx_i16mf4_tu __riscv_vslide1up_vx_i16mf4_tu
#define vslide1up_vx_i16mf2_tu __riscv_vslide1up_vx_i16mf2_tu
#define vslide1up_vx_i16m1_tu __riscv_vslide1up_vx_i16m1_tu
#define vslide1up_vx_i16m2_tu __riscv_vslide1up_vx_i16m2_tu
#define vslide1up_vx_i16m4_tu __riscv_vslide1up_vx_i16m4_tu
#define vslide1up_vx_i16m8_tu __riscv_vslide1up_vx_i16m8_tu
#define vslide1up_vx_i32mf2_tu __riscv_vslide1up_vx_i32mf2_tu
#define vslide1up_vx_i32m1_tu __riscv_vslide1up_vx_i32m1_tu
#define vslide1up_vx_i32m2_tu __riscv_vslide1up_vx_i32m2_tu
#define vslide1up_vx_i32m4_tu __riscv_vslide1up_vx_i32m4_tu
#define vslide1up_vx_i32m8_tu __riscv_vslide1up_vx_i32m8_tu
#define vslide1up_vx_i64m1_tu __riscv_vslide1up_vx_i64m1_tu
#define vslide1up_vx_i64m2_tu __riscv_vslide1up_vx_i64m2_tu
#define vslide1up_vx_i64m4_tu __riscv_vslide1up_vx_i64m4_tu
#define vslide1up_vx_i64m8_tu __riscv_vslide1up_vx_i64m8_tu
#define vslide1down_vx_i8mf8_tu __riscv_vslide1down_vx_i8mf8_tu
#define vslide1down_vx_i8mf4_tu __riscv_vslide1down_vx_i8mf4_tu
#define vslide1down_vx_i8mf2_tu __riscv_vslide1down_vx_i8mf2_tu
#define vslide1down_vx_i8m1_tu __riscv_vslide1down_vx_i8m1_tu
#define vslide1down_vx_i8m2_tu __riscv_vslide1down_vx_i8m2_tu
#define vslide1down_vx_i8m4_tu __riscv_vslide1down_vx_i8m4_tu
#define vslide1down_vx_i8m8_tu __riscv_vslide1down_vx_i8m8_tu
#define vslide1down_vx_i16mf4_tu __riscv_vslide1down_vx_i16mf4_tu
#define vslide1down_vx_i16mf2_tu __riscv_vslide1down_vx_i16mf2_tu
#define vslide1down_vx_i16m1_tu __riscv_vslide1down_vx_i16m1_tu
#define vslide1down_vx_i16m2_tu __riscv_vslide1down_vx_i16m2_tu
#define vslide1down_vx_i16m4_tu __riscv_vslide1down_vx_i16m4_tu
#define vslide1down_vx_i16m8_tu __riscv_vslide1down_vx_i16m8_tu
#define vslide1down_vx_i32mf2_tu __riscv_vslide1down_vx_i32mf2_tu
#define vslide1down_vx_i32m1_tu __riscv_vslide1down_vx_i32m1_tu
#define vslide1down_vx_i32m2_tu __riscv_vslide1down_vx_i32m2_tu
#define vslide1down_vx_i32m4_tu __riscv_vslide1down_vx_i32m4_tu
#define vslide1down_vx_i32m8_tu __riscv_vslide1down_vx_i32m8_tu
#define vslide1down_vx_i64m1_tu __riscv_vslide1down_vx_i64m1_tu
#define vslide1down_vx_i64m2_tu __riscv_vslide1down_vx_i64m2_tu
#define vslide1down_vx_i64m4_tu __riscv_vslide1down_vx_i64m4_tu
#define vslide1down_vx_i64m8_tu __riscv_vslide1down_vx_i64m8_tu
#define vslide1up_vx_u8mf8_tu __riscv_vslide1up_vx_u8mf8_tu
#define vslide1up_vx_u8mf4_tu __riscv_vslide1up_vx_u8mf4_tu
#define vslide1up_vx_u8mf2_tu __riscv_vslide1up_vx_u8mf2_tu
#define vslide1up_vx_u8m1_tu __riscv_vslide1up_vx_u8m1_tu
#define vslide1up_vx_u8m2_tu __riscv_vslide1up_vx_u8m2_tu
#define vslide1up_vx_u8m4_tu __riscv_vslide1up_vx_u8m4_tu
#define vslide1up_vx_u8m8_tu __riscv_vslide1up_vx_u8m8_tu
#define vslide1up_vx_u16mf4_tu __riscv_vslide1up_vx_u16mf4_tu
#define vslide1up_vx_u16mf2_tu __riscv_vslide1up_vx_u16mf2_tu
#define vslide1up_vx_u16m1_tu __riscv_vslide1up_vx_u16m1_tu
#define vslide1up_vx_u16m2_tu __riscv_vslide1up_vx_u16m2_tu
#define vslide1up_vx_u16m4_tu __riscv_vslide1up_vx_u16m4_tu
#define vslide1up_vx_u16m8_tu __riscv_vslide1up_vx_u16m8_tu
#define vslide1up_vx_u32mf2_tu __riscv_vslide1up_vx_u32mf2_tu
#define vslide1up_vx_u32m1_tu __riscv_vslide1up_vx_u32m1_tu
#define vslide1up_vx_u32m2_tu __riscv_vslide1up_vx_u32m2_tu
#define vslide1up_vx_u32m4_tu __riscv_vslide1up_vx_u32m4_tu
#define vslide1up_vx_u32m8_tu __riscv_vslide1up_vx_u32m8_tu
#define vslide1up_vx_u64m1_tu __riscv_vslide1up_vx_u64m1_tu
#define vslide1up_vx_u64m2_tu __riscv_vslide1up_vx_u64m2_tu
#define vslide1up_vx_u64m4_tu __riscv_vslide1up_vx_u64m4_tu
#define vslide1up_vx_u64m8_tu __riscv_vslide1up_vx_u64m8_tu
#define vslide1down_vx_u8mf8_tu __riscv_vslide1down_vx_u8mf8_tu
#define vslide1down_vx_u8mf4_tu __riscv_vslide1down_vx_u8mf4_tu
#define vslide1down_vx_u8mf2_tu __riscv_vslide1down_vx_u8mf2_tu
#define vslide1down_vx_u8m1_tu __riscv_vslide1down_vx_u8m1_tu
#define vslide1down_vx_u8m2_tu __riscv_vslide1down_vx_u8m2_tu
#define vslide1down_vx_u8m4_tu __riscv_vslide1down_vx_u8m4_tu
#define vslide1down_vx_u8m8_tu __riscv_vslide1down_vx_u8m8_tu
#define vslide1down_vx_u16mf4_tu __riscv_vslide1down_vx_u16mf4_tu
#define vslide1down_vx_u16mf2_tu __riscv_vslide1down_vx_u16mf2_tu
#define vslide1down_vx_u16m1_tu __riscv_vslide1down_vx_u16m1_tu
#define vslide1down_vx_u16m2_tu __riscv_vslide1down_vx_u16m2_tu
#define vslide1down_vx_u16m4_tu __riscv_vslide1down_vx_u16m4_tu
#define vslide1down_vx_u16m8_tu __riscv_vslide1down_vx_u16m8_tu
#define vslide1down_vx_u32mf2_tu __riscv_vslide1down_vx_u32mf2_tu
#define vslide1down_vx_u32m1_tu __riscv_vslide1down_vx_u32m1_tu
#define vslide1down_vx_u32m2_tu __riscv_vslide1down_vx_u32m2_tu
#define vslide1down_vx_u32m4_tu __riscv_vslide1down_vx_u32m4_tu
#define vslide1down_vx_u32m8_tu __riscv_vslide1down_vx_u32m8_tu
#define vslide1down_vx_u64m1_tu __riscv_vslide1down_vx_u64m1_tu
#define vslide1down_vx_u64m2_tu __riscv_vslide1down_vx_u64m2_tu
#define vslide1down_vx_u64m4_tu __riscv_vslide1down_vx_u64m4_tu
#define vslide1down_vx_u64m8_tu __riscv_vslide1down_vx_u64m8_tu
#define vfslide1up_vf_f16mf4_ta __riscv_vfslide1up_vf_f16mf4
#define vfslide1up_vf_f16mf2_ta __riscv_vfslide1up_vf_f16mf2
#define vfslide1up_vf_f16m1_ta __riscv_vfslide1up_vf_f16m1
#define vfslide1up_vf_f16m2_ta __riscv_vfslide1up_vf_f16m2
#define vfslide1up_vf_f16m4_ta __riscv_vfslide1up_vf_f16m4
#define vfslide1up_vf_f16m8_ta __riscv_vfslide1up_vf_f16m8
#define vfslide1up_vf_f32mf2_ta __riscv_vfslide1up_vf_f32mf2
#define vfslide1up_vf_f32m1_ta __riscv_vfslide1up_vf_f32m1
#define vfslide1up_vf_f32m2_ta __riscv_vfslide1up_vf_f32m2
#define vfslide1up_vf_f32m4_ta __riscv_vfslide1up_vf_f32m4
#define vfslide1up_vf_f32m8_ta __riscv_vfslide1up_vf_f32m8
#define vfslide1up_vf_f64m1_ta __riscv_vfslide1up_vf_f64m1
#define vfslide1up_vf_f64m2_ta __riscv_vfslide1up_vf_f64m2
#define vfslide1up_vf_f64m4_ta __riscv_vfslide1up_vf_f64m4
#define vfslide1up_vf_f64m8_ta __riscv_vfslide1up_vf_f64m8
#define vfslide1down_vf_f16mf4_ta __riscv_vfslide1down_vf_f16mf4
#define vfslide1down_vf_f16mf2_ta __riscv_vfslide1down_vf_f16mf2
#define vfslide1down_vf_f16m1_ta __riscv_vfslide1down_vf_f16m1
#define vfslide1down_vf_f16m2_ta __riscv_vfslide1down_vf_f16m2
#define vfslide1down_vf_f16m4_ta __riscv_vfslide1down_vf_f16m4
#define vfslide1down_vf_f16m8_ta __riscv_vfslide1down_vf_f16m8
#define vfslide1down_vf_f32mf2_ta __riscv_vfslide1down_vf_f32mf2
#define vfslide1down_vf_f32m1_ta __riscv_vfslide1down_vf_f32m1
#define vfslide1down_vf_f32m2_ta __riscv_vfslide1down_vf_f32m2
#define vfslide1down_vf_f32m4_ta __riscv_vfslide1down_vf_f32m4
#define vfslide1down_vf_f32m8_ta __riscv_vfslide1down_vf_f32m8
#define vfslide1down_vf_f64m1_ta __riscv_vfslide1down_vf_f64m1
#define vfslide1down_vf_f64m2_ta __riscv_vfslide1down_vf_f64m2
#define vfslide1down_vf_f64m4_ta __riscv_vfslide1down_vf_f64m4
#define vfslide1down_vf_f64m8_ta __riscv_vfslide1down_vf_f64m8
#define vslide1up_vx_i8mf8_ta __riscv_vslide1up_vx_i8mf8
#define vslide1up_vx_i8mf4_ta __riscv_vslide1up_vx_i8mf4
#define vslide1up_vx_i8mf2_ta __riscv_vslide1up_vx_i8mf2
#define vslide1up_vx_i8m1_ta __riscv_vslide1up_vx_i8m1
#define vslide1up_vx_i8m2_ta __riscv_vslide1up_vx_i8m2
#define vslide1up_vx_i8m4_ta __riscv_vslide1up_vx_i8m4
#define vslide1up_vx_i8m8_ta __riscv_vslide1up_vx_i8m8
#define vslide1up_vx_i16mf4_ta __riscv_vslide1up_vx_i16mf4
#define vslide1up_vx_i16mf2_ta __riscv_vslide1up_vx_i16mf2
#define vslide1up_vx_i16m1_ta __riscv_vslide1up_vx_i16m1
#define vslide1up_vx_i16m2_ta __riscv_vslide1up_vx_i16m2
#define vslide1up_vx_i16m4_ta __riscv_vslide1up_vx_i16m4
#define vslide1up_vx_i16m8_ta __riscv_vslide1up_vx_i16m8
#define vslide1up_vx_i32mf2_ta __riscv_vslide1up_vx_i32mf2
#define vslide1up_vx_i32m1_ta __riscv_vslide1up_vx_i32m1
#define vslide1up_vx_i32m2_ta __riscv_vslide1up_vx_i32m2
#define vslide1up_vx_i32m4_ta __riscv_vslide1up_vx_i32m4
#define vslide1up_vx_i32m8_ta __riscv_vslide1up_vx_i32m8
#define vslide1up_vx_i64m1_ta __riscv_vslide1up_vx_i64m1
#define vslide1up_vx_i64m2_ta __riscv_vslide1up_vx_i64m2
#define vslide1up_vx_i64m4_ta __riscv_vslide1up_vx_i64m4
#define vslide1up_vx_i64m8_ta __riscv_vslide1up_vx_i64m8
#define vslide1down_vx_i8mf8_ta __riscv_vslide1down_vx_i8mf8
#define vslide1down_vx_i8mf4_ta __riscv_vslide1down_vx_i8mf4
#define vslide1down_vx_i8mf2_ta __riscv_vslide1down_vx_i8mf2
#define vslide1down_vx_i8m1_ta __riscv_vslide1down_vx_i8m1
#define vslide1down_vx_i8m2_ta __riscv_vslide1down_vx_i8m2
#define vslide1down_vx_i8m4_ta __riscv_vslide1down_vx_i8m4
#define vslide1down_vx_i8m8_ta __riscv_vslide1down_vx_i8m8
#define vslide1down_vx_i16mf4_ta __riscv_vslide1down_vx_i16mf4
#define vslide1down_vx_i16mf2_ta __riscv_vslide1down_vx_i16mf2
#define vslide1down_vx_i16m1_ta __riscv_vslide1down_vx_i16m1
#define vslide1down_vx_i16m2_ta __riscv_vslide1down_vx_i16m2
#define vslide1down_vx_i16m4_ta __riscv_vslide1down_vx_i16m4
#define vslide1down_vx_i16m8_ta __riscv_vslide1down_vx_i16m8
#define vslide1down_vx_i32mf2_ta __riscv_vslide1down_vx_i32mf2
#define vslide1down_vx_i32m1_ta __riscv_vslide1down_vx_i32m1
#define vslide1down_vx_i32m2_ta __riscv_vslide1down_vx_i32m2
#define vslide1down_vx_i32m4_ta __riscv_vslide1down_vx_i32m4
#define vslide1down_vx_i32m8_ta __riscv_vslide1down_vx_i32m8
#define vslide1down_vx_i64m1_ta __riscv_vslide1down_vx_i64m1
#define vslide1down_vx_i64m2_ta __riscv_vslide1down_vx_i64m2
#define vslide1down_vx_i64m4_ta __riscv_vslide1down_vx_i64m4
#define vslide1down_vx_i64m8_ta __riscv_vslide1down_vx_i64m8
#define vslide1up_vx_u8mf8_ta __riscv_vslide1up_vx_u8mf8
#define vslide1up_vx_u8mf4_ta __riscv_vslide1up_vx_u8mf4
#define vslide1up_vx_u8mf2_ta __riscv_vslide1up_vx_u8mf2
#define vslide1up_vx_u8m1_ta __riscv_vslide1up_vx_u8m1
#define vslide1up_vx_u8m2_ta __riscv_vslide1up_vx_u8m2
#define vslide1up_vx_u8m4_ta __riscv_vslide1up_vx_u8m4
#define vslide1up_vx_u8m8_ta __riscv_vslide1up_vx_u8m8
#define vslide1up_vx_u16mf4_ta __riscv_vslide1up_vx_u16mf4
#define vslide1up_vx_u16mf2_ta __riscv_vslide1up_vx_u16mf2
#define vslide1up_vx_u16m1_ta __riscv_vslide1up_vx_u16m1
#define vslide1up_vx_u16m2_ta __riscv_vslide1up_vx_u16m2
#define vslide1up_vx_u16m4_ta __riscv_vslide1up_vx_u16m4
#define vslide1up_vx_u16m8_ta __riscv_vslide1up_vx_u16m8
#define vslide1up_vx_u32mf2_ta __riscv_vslide1up_vx_u32mf2
#define vslide1up_vx_u32m1_ta __riscv_vslide1up_vx_u32m1
#define vslide1up_vx_u32m2_ta __riscv_vslide1up_vx_u32m2
#define vslide1up_vx_u32m4_ta __riscv_vslide1up_vx_u32m4
#define vslide1up_vx_u32m8_ta __riscv_vslide1up_vx_u32m8
#define vslide1up_vx_u64m1_ta __riscv_vslide1up_vx_u64m1
#define vslide1up_vx_u64m2_ta __riscv_vslide1up_vx_u64m2
#define vslide1up_vx_u64m4_ta __riscv_vslide1up_vx_u64m4
#define vslide1up_vx_u64m8_ta __riscv_vslide1up_vx_u64m8
#define vslide1down_vx_u8mf8_ta __riscv_vslide1down_vx_u8mf8
#define vslide1down_vx_u8mf4_ta __riscv_vslide1down_vx_u8mf4
#define vslide1down_vx_u8mf2_ta __riscv_vslide1down_vx_u8mf2
#define vslide1down_vx_u8m1_ta __riscv_vslide1down_vx_u8m1
#define vslide1down_vx_u8m2_ta __riscv_vslide1down_vx_u8m2
#define vslide1down_vx_u8m4_ta __riscv_vslide1down_vx_u8m4
#define vslide1down_vx_u8m8_ta __riscv_vslide1down_vx_u8m8
#define vslide1down_vx_u16mf4_ta __riscv_vslide1down_vx_u16mf4
#define vslide1down_vx_u16mf2_ta __riscv_vslide1down_vx_u16mf2
#define vslide1down_vx_u16m1_ta __riscv_vslide1down_vx_u16m1
#define vslide1down_vx_u16m2_ta __riscv_vslide1down_vx_u16m2
#define vslide1down_vx_u16m4_ta __riscv_vslide1down_vx_u16m4
#define vslide1down_vx_u16m8_ta __riscv_vslide1down_vx_u16m8
#define vslide1down_vx_u32mf2_ta __riscv_vslide1down_vx_u32mf2
#define vslide1down_vx_u32m1_ta __riscv_vslide1down_vx_u32m1
#define vslide1down_vx_u32m2_ta __riscv_vslide1down_vx_u32m2
#define vslide1down_vx_u32m4_ta __riscv_vslide1down_vx_u32m4
#define vslide1down_vx_u32m8_ta __riscv_vslide1down_vx_u32m8
#define vslide1down_vx_u64m1_ta __riscv_vslide1down_vx_u64m1
#define vslide1down_vx_u64m2_ta __riscv_vslide1down_vx_u64m2
#define vslide1down_vx_u64m4_ta __riscv_vslide1down_vx_u64m4
#define vslide1down_vx_u64m8_ta __riscv_vslide1down_vx_u64m8
// masked functions
#define vfslide1up_vf_f16mf4_tuma __riscv_vfslide1up_vf_f16mf4_tum
#define vfslide1up_vf_f16mf2_tuma __riscv_vfslide1up_vf_f16mf2_tum
#define vfslide1up_vf_f16m1_tuma __riscv_vfslide1up_vf_f16m1_tum
#define vfslide1up_vf_f16m2_tuma __riscv_vfslide1up_vf_f16m2_tum
#define vfslide1up_vf_f16m4_tuma __riscv_vfslide1up_vf_f16m4_tum
#define vfslide1up_vf_f16m8_tuma __riscv_vfslide1up_vf_f16m8_tum
#define vfslide1up_vf_f32mf2_tuma __riscv_vfslide1up_vf_f32mf2_tum
#define vfslide1up_vf_f32m1_tuma __riscv_vfslide1up_vf_f32m1_tum
#define vfslide1up_vf_f32m2_tuma __riscv_vfslide1up_vf_f32m2_tum
#define vfslide1up_vf_f32m4_tuma __riscv_vfslide1up_vf_f32m4_tum
#define vfslide1up_vf_f32m8_tuma __riscv_vfslide1up_vf_f32m8_tum
#define vfslide1up_vf_f64m1_tuma __riscv_vfslide1up_vf_f64m1_tum
#define vfslide1up_vf_f64m2_tuma __riscv_vfslide1up_vf_f64m2_tum
#define vfslide1up_vf_f64m4_tuma __riscv_vfslide1up_vf_f64m4_tum
#define vfslide1up_vf_f64m8_tuma __riscv_vfslide1up_vf_f64m8_tum
#define vfslide1down_vf_f16mf4_tuma __riscv_vfslide1down_vf_f16mf4_tum
#define vfslide1down_vf_f16mf2_tuma __riscv_vfslide1down_vf_f16mf2_tum
#define vfslide1down_vf_f16m1_tuma __riscv_vfslide1down_vf_f16m1_tum
#define vfslide1down_vf_f16m2_tuma __riscv_vfslide1down_vf_f16m2_tum
#define vfslide1down_vf_f16m4_tuma __riscv_vfslide1down_vf_f16m4_tum
#define vfslide1down_vf_f16m8_tuma __riscv_vfslide1down_vf_f16m8_tum
#define vfslide1down_vf_f32mf2_tuma __riscv_vfslide1down_vf_f32mf2_tum
#define vfslide1down_vf_f32m1_tuma __riscv_vfslide1down_vf_f32m1_tum
#define vfslide1down_vf_f32m2_tuma __riscv_vfslide1down_vf_f32m2_tum
#define vfslide1down_vf_f32m4_tuma __riscv_vfslide1down_vf_f32m4_tum
#define vfslide1down_vf_f32m8_tuma __riscv_vfslide1down_vf_f32m8_tum
#define vfslide1down_vf_f64m1_tuma __riscv_vfslide1down_vf_f64m1_tum
#define vfslide1down_vf_f64m2_tuma __riscv_vfslide1down_vf_f64m2_tum
#define vfslide1down_vf_f64m4_tuma __riscv_vfslide1down_vf_f64m4_tum
#define vfslide1down_vf_f64m8_tuma __riscv_vfslide1down_vf_f64m8_tum
#define vslide1up_vx_i8mf8_tuma __riscv_vslide1up_vx_i8mf8_tum
#define vslide1up_vx_i8mf4_tuma __riscv_vslide1up_vx_i8mf4_tum
#define vslide1up_vx_i8mf2_tuma __riscv_vslide1up_vx_i8mf2_tum
#define vslide1up_vx_i8m1_tuma __riscv_vslide1up_vx_i8m1_tum
#define vslide1up_vx_i8m2_tuma __riscv_vslide1up_vx_i8m2_tum
#define vslide1up_vx_i8m4_tuma __riscv_vslide1up_vx_i8m4_tum
#define vslide1up_vx_i8m8_tuma __riscv_vslide1up_vx_i8m8_tum
#define vslide1up_vx_i16mf4_tuma __riscv_vslide1up_vx_i16mf4_tum
#define vslide1up_vx_i16mf2_tuma __riscv_vslide1up_vx_i16mf2_tum
#define vslide1up_vx_i16m1_tuma __riscv_vslide1up_vx_i16m1_tum
#define vslide1up_vx_i16m2_tuma __riscv_vslide1up_vx_i16m2_tum
#define vslide1up_vx_i16m4_tuma __riscv_vslide1up_vx_i16m4_tum
#define vslide1up_vx_i16m8_tuma __riscv_vslide1up_vx_i16m8_tum
#define vslide1up_vx_i32mf2_tuma __riscv_vslide1up_vx_i32mf2_tum
#define vslide1up_vx_i32m1_tuma __riscv_vslide1up_vx_i32m1_tum
#define vslide1up_vx_i32m2_tuma __riscv_vslide1up_vx_i32m2_tum
#define vslide1up_vx_i32m4_tuma __riscv_vslide1up_vx_i32m4_tum
#define vslide1up_vx_i32m8_tuma __riscv_vslide1up_vx_i32m8_tum
#define vslide1up_vx_i64m1_tuma __riscv_vslide1up_vx_i64m1_tum
#define vslide1up_vx_i64m2_tuma __riscv_vslide1up_vx_i64m2_tum
#define vslide1up_vx_i64m4_tuma __riscv_vslide1up_vx_i64m4_tum
#define vslide1up_vx_i64m8_tuma __riscv_vslide1up_vx_i64m8_tum
#define vslide1down_vx_i8mf8_tuma __riscv_vslide1down_vx_i8mf8_tum
#define vslide1down_vx_i8mf4_tuma __riscv_vslide1down_vx_i8mf4_tum
#define vslide1down_vx_i8mf2_tuma __riscv_vslide1down_vx_i8mf2_tum
#define vslide1down_vx_i8m1_tuma __riscv_vslide1down_vx_i8m1_tum
#define vslide1down_vx_i8m2_tuma __riscv_vslide1down_vx_i8m2_tum
#define vslide1down_vx_i8m4_tuma __riscv_vslide1down_vx_i8m4_tum
#define vslide1down_vx_i8m8_tuma __riscv_vslide1down_vx_i8m8_tum
#define vslide1down_vx_i16mf4_tuma __riscv_vslide1down_vx_i16mf4_tum
#define vslide1down_vx_i16mf2_tuma __riscv_vslide1down_vx_i16mf2_tum
#define vslide1down_vx_i16m1_tuma __riscv_vslide1down_vx_i16m1_tum
#define vslide1down_vx_i16m2_tuma __riscv_vslide1down_vx_i16m2_tum
#define vslide1down_vx_i16m4_tuma __riscv_vslide1down_vx_i16m4_tum
#define vslide1down_vx_i16m8_tuma __riscv_vslide1down_vx_i16m8_tum
#define vslide1down_vx_i32mf2_tuma __riscv_vslide1down_vx_i32mf2_tum
#define vslide1down_vx_i32m1_tuma __riscv_vslide1down_vx_i32m1_tum
#define vslide1down_vx_i32m2_tuma __riscv_vslide1down_vx_i32m2_tum
#define vslide1down_vx_i32m4_tuma __riscv_vslide1down_vx_i32m4_tum
#define vslide1down_vx_i32m8_tuma __riscv_vslide1down_vx_i32m8_tum
#define vslide1down_vx_i64m1_tuma __riscv_vslide1down_vx_i64m1_tum
#define vslide1down_vx_i64m2_tuma __riscv_vslide1down_vx_i64m2_tum
#define vslide1down_vx_i64m4_tuma __riscv_vslide1down_vx_i64m4_tum
#define vslide1down_vx_i64m8_tuma __riscv_vslide1down_vx_i64m8_tum
#define vslide1up_vx_u8mf8_tuma __riscv_vslide1up_vx_u8mf8_tum
#define vslide1up_vx_u8mf4_tuma __riscv_vslide1up_vx_u8mf4_tum
#define vslide1up_vx_u8mf2_tuma __riscv_vslide1up_vx_u8mf2_tum
#define vslide1up_vx_u8m1_tuma __riscv_vslide1up_vx_u8m1_tum
#define vslide1up_vx_u8m2_tuma __riscv_vslide1up_vx_u8m2_tum
#define vslide1up_vx_u8m4_tuma __riscv_vslide1up_vx_u8m4_tum
#define vslide1up_vx_u8m8_tuma __riscv_vslide1up_vx_u8m8_tum
#define vslide1up_vx_u16mf4_tuma __riscv_vslide1up_vx_u16mf4_tum
#define vslide1up_vx_u16mf2_tuma __riscv_vslide1up_vx_u16mf2_tum
#define vslide1up_vx_u16m1_tuma __riscv_vslide1up_vx_u16m1_tum
#define vslide1up_vx_u16m2_tuma __riscv_vslide1up_vx_u16m2_tum
#define vslide1up_vx_u16m4_tuma __riscv_vslide1up_vx_u16m4_tum
#define vslide1up_vx_u16m8_tuma __riscv_vslide1up_vx_u16m8_tum
#define vslide1up_vx_u32mf2_tuma __riscv_vslide1up_vx_u32mf2_tum
#define vslide1up_vx_u32m1_tuma __riscv_vslide1up_vx_u32m1_tum
#define vslide1up_vx_u32m2_tuma __riscv_vslide1up_vx_u32m2_tum
#define vslide1up_vx_u32m4_tuma __riscv_vslide1up_vx_u32m4_tum
#define vslide1up_vx_u32m8_tuma __riscv_vslide1up_vx_u32m8_tum
#define vslide1up_vx_u64m1_tuma __riscv_vslide1up_vx_u64m1_tum
#define vslide1up_vx_u64m2_tuma __riscv_vslide1up_vx_u64m2_tum
#define vslide1up_vx_u64m4_tuma __riscv_vslide1up_vx_u64m4_tum
#define vslide1up_vx_u64m8_tuma __riscv_vslide1up_vx_u64m8_tum
#define vslide1down_vx_u8mf8_tuma __riscv_vslide1down_vx_u8mf8_tum
#define vslide1down_vx_u8mf4_tuma __riscv_vslide1down_vx_u8mf4_tum
#define vslide1down_vx_u8mf2_tuma __riscv_vslide1down_vx_u8mf2_tum
#define vslide1down_vx_u8m1_tuma __riscv_vslide1down_vx_u8m1_tum
#define vslide1down_vx_u8m2_tuma __riscv_vslide1down_vx_u8m2_tum
#define vslide1down_vx_u8m4_tuma __riscv_vslide1down_vx_u8m4_tum
#define vslide1down_vx_u8m8_tuma __riscv_vslide1down_vx_u8m8_tum
#define vslide1down_vx_u16mf4_tuma __riscv_vslide1down_vx_u16mf4_tum
#define vslide1down_vx_u16mf2_tuma __riscv_vslide1down_vx_u16mf2_tum
#define vslide1down_vx_u16m1_tuma __riscv_vslide1down_vx_u16m1_tum
#define vslide1down_vx_u16m2_tuma __riscv_vslide1down_vx_u16m2_tum
#define vslide1down_vx_u16m4_tuma __riscv_vslide1down_vx_u16m4_tum
#define vslide1down_vx_u16m8_tuma __riscv_vslide1down_vx_u16m8_tum
#define vslide1down_vx_u32mf2_tuma __riscv_vslide1down_vx_u32mf2_tum
#define vslide1down_vx_u32m1_tuma __riscv_vslide1down_vx_u32m1_tum
#define vslide1down_vx_u32m2_tuma __riscv_vslide1down_vx_u32m2_tum
#define vslide1down_vx_u32m4_tuma __riscv_vslide1down_vx_u32m4_tum
#define vslide1down_vx_u32m8_tuma __riscv_vslide1down_vx_u32m8_tum
#define vslide1down_vx_u64m1_tuma __riscv_vslide1down_vx_u64m1_tum
#define vslide1down_vx_u64m2_tuma __riscv_vslide1down_vx_u64m2_tum
#define vslide1down_vx_u64m4_tuma __riscv_vslide1down_vx_u64m4_tum
#define vslide1down_vx_u64m8_tuma __riscv_vslide1down_vx_u64m8_tum
// masked functions
#define vfslide1up_vf_f16mf4_tumu __riscv_vfslide1up_vf_f16mf4_tumu
#define vfslide1up_vf_f16mf2_tumu __riscv_vfslide1up_vf_f16mf2_tumu
#define vfslide1up_vf_f16m1_tumu __riscv_vfslide1up_vf_f16m1_tumu
#define vfslide1up_vf_f16m2_tumu __riscv_vfslide1up_vf_f16m2_tumu
#define vfslide1up_vf_f16m4_tumu __riscv_vfslide1up_vf_f16m4_tumu
#define vfslide1up_vf_f16m8_tumu __riscv_vfslide1up_vf_f16m8_tumu
#define vfslide1up_vf_f32mf2_tumu __riscv_vfslide1up_vf_f32mf2_tumu
#define vfslide1up_vf_f32m1_tumu __riscv_vfslide1up_vf_f32m1_tumu
#define vfslide1up_vf_f32m2_tumu __riscv_vfslide1up_vf_f32m2_tumu
#define vfslide1up_vf_f32m4_tumu __riscv_vfslide1up_vf_f32m4_tumu
#define vfslide1up_vf_f32m8_tumu __riscv_vfslide1up_vf_f32m8_tumu
#define vfslide1up_vf_f64m1_tumu __riscv_vfslide1up_vf_f64m1_tumu
#define vfslide1up_vf_f64m2_tumu __riscv_vfslide1up_vf_f64m2_tumu
#define vfslide1up_vf_f64m4_tumu __riscv_vfslide1up_vf_f64m4_tumu
#define vfslide1up_vf_f64m8_tumu __riscv_vfslide1up_vf_f64m8_tumu
#define vfslide1down_vf_f16mf4_tumu __riscv_vfslide1down_vf_f16mf4_tumu
#define vfslide1down_vf_f16mf2_tumu __riscv_vfslide1down_vf_f16mf2_tumu
#define vfslide1down_vf_f16m1_tumu __riscv_vfslide1down_vf_f16m1_tumu
#define vfslide1down_vf_f16m2_tumu __riscv_vfslide1down_vf_f16m2_tumu
#define vfslide1down_vf_f16m4_tumu __riscv_vfslide1down_vf_f16m4_tumu
#define vfslide1down_vf_f16m8_tumu __riscv_vfslide1down_vf_f16m8_tumu
#define vfslide1down_vf_f32mf2_tumu __riscv_vfslide1down_vf_f32mf2_tumu
#define vfslide1down_vf_f32m1_tumu __riscv_vfslide1down_vf_f32m1_tumu
#define vfslide1down_vf_f32m2_tumu __riscv_vfslide1down_vf_f32m2_tumu
#define vfslide1down_vf_f32m4_tumu __riscv_vfslide1down_vf_f32m4_tumu
#define vfslide1down_vf_f32m8_tumu __riscv_vfslide1down_vf_f32m8_tumu
#define vfslide1down_vf_f64m1_tumu __riscv_vfslide1down_vf_f64m1_tumu
#define vfslide1down_vf_f64m2_tumu __riscv_vfslide1down_vf_f64m2_tumu
#define vfslide1down_vf_f64m4_tumu __riscv_vfslide1down_vf_f64m4_tumu
#define vfslide1down_vf_f64m8_tumu __riscv_vfslide1down_vf_f64m8_tumu
#define vslide1up_vx_i8mf8_tumu __riscv_vslide1up_vx_i8mf8_tumu
#define vslide1up_vx_i8mf4_tumu __riscv_vslide1up_vx_i8mf4_tumu
#define vslide1up_vx_i8mf2_tumu __riscv_vslide1up_vx_i8mf2_tumu
#define vslide1up_vx_i8m1_tumu __riscv_vslide1up_vx_i8m1_tumu
#define vslide1up_vx_i8m2_tumu __riscv_vslide1up_vx_i8m2_tumu
#define vslide1up_vx_i8m4_tumu __riscv_vslide1up_vx_i8m4_tumu
#define vslide1up_vx_i8m8_tumu __riscv_vslide1up_vx_i8m8_tumu
#define vslide1up_vx_i16mf4_tumu __riscv_vslide1up_vx_i16mf4_tumu
#define vslide1up_vx_i16mf2_tumu __riscv_vslide1up_vx_i16mf2_tumu
#define vslide1up_vx_i16m1_tumu __riscv_vslide1up_vx_i16m1_tumu
#define vslide1up_vx_i16m2_tumu __riscv_vslide1up_vx_i16m2_tumu
#define vslide1up_vx_i16m4_tumu __riscv_vslide1up_vx_i16m4_tumu
#define vslide1up_vx_i16m8_tumu __riscv_vslide1up_vx_i16m8_tumu
#define vslide1up_vx_i32mf2_tumu __riscv_vslide1up_vx_i32mf2_tumu
#define vslide1up_vx_i32m1_tumu __riscv_vslide1up_vx_i32m1_tumu
#define vslide1up_vx_i32m2_tumu __riscv_vslide1up_vx_i32m2_tumu
#define vslide1up_vx_i32m4_tumu __riscv_vslide1up_vx_i32m4_tumu
#define vslide1up_vx_i32m8_tumu __riscv_vslide1up_vx_i32m8_tumu
#define vslide1up_vx_i64m1_tumu __riscv_vslide1up_vx_i64m1_tumu
#define vslide1up_vx_i64m2_tumu __riscv_vslide1up_vx_i64m2_tumu
#define vslide1up_vx_i64m4_tumu __riscv_vslide1up_vx_i64m4_tumu
#define vslide1up_vx_i64m8_tumu __riscv_vslide1up_vx_i64m8_tumu
#define vslide1down_vx_i8mf8_tumu __riscv_vslide1down_vx_i8mf8_tumu
#define vslide1down_vx_i8mf4_tumu __riscv_vslide1down_vx_i8mf4_tumu
#define vslide1down_vx_i8mf2_tumu __riscv_vslide1down_vx_i8mf2_tumu
#define vslide1down_vx_i8m1_tumu __riscv_vslide1down_vx_i8m1_tumu
#define vslide1down_vx_i8m2_tumu __riscv_vslide1down_vx_i8m2_tumu
#define vslide1down_vx_i8m4_tumu __riscv_vslide1down_vx_i8m4_tumu
#define vslide1down_vx_i8m8_tumu __riscv_vslide1down_vx_i8m8_tumu
#define vslide1down_vx_i16mf4_tumu __riscv_vslide1down_vx_i16mf4_tumu
#define vslide1down_vx_i16mf2_tumu __riscv_vslide1down_vx_i16mf2_tumu
#define vslide1down_vx_i16m1_tumu __riscv_vslide1down_vx_i16m1_tumu
#define vslide1down_vx_i16m2_tumu __riscv_vslide1down_vx_i16m2_tumu
#define vslide1down_vx_i16m4_tumu __riscv_vslide1down_vx_i16m4_tumu
#define vslide1down_vx_i16m8_tumu __riscv_vslide1down_vx_i16m8_tumu
#define vslide1down_vx_i32mf2_tumu __riscv_vslide1down_vx_i32mf2_tumu
#define vslide1down_vx_i32m1_tumu __riscv_vslide1down_vx_i32m1_tumu
#define vslide1down_vx_i32m2_tumu __riscv_vslide1down_vx_i32m2_tumu
#define vslide1down_vx_i32m4_tumu __riscv_vslide1down_vx_i32m4_tumu
#define vslide1down_vx_i32m8_tumu __riscv_vslide1down_vx_i32m8_tumu
#define vslide1down_vx_i64m1_tumu __riscv_vslide1down_vx_i64m1_tumu
#define vslide1down_vx_i64m2_tumu __riscv_vslide1down_vx_i64m2_tumu
#define vslide1down_vx_i64m4_tumu __riscv_vslide1down_vx_i64m4_tumu
#define vslide1down_vx_i64m8_tumu __riscv_vslide1down_vx_i64m8_tumu
#define vslide1up_vx_u8mf8_tumu __riscv_vslide1up_vx_u8mf8_tumu
#define vslide1up_vx_u8mf4_tumu __riscv_vslide1up_vx_u8mf4_tumu
#define vslide1up_vx_u8mf2_tumu __riscv_vslide1up_vx_u8mf2_tumu
#define vslide1up_vx_u8m1_tumu __riscv_vslide1up_vx_u8m1_tumu
#define vslide1up_vx_u8m2_tumu __riscv_vslide1up_vx_u8m2_tumu
#define vslide1up_vx_u8m4_tumu __riscv_vslide1up_vx_u8m4_tumu
#define vslide1up_vx_u8m8_tumu __riscv_vslide1up_vx_u8m8_tumu
#define vslide1up_vx_u16mf4_tumu __riscv_vslide1up_vx_u16mf4_tumu
#define vslide1up_vx_u16mf2_tumu __riscv_vslide1up_vx_u16mf2_tumu
#define vslide1up_vx_u16m1_tumu __riscv_vslide1up_vx_u16m1_tumu
#define vslide1up_vx_u16m2_tumu __riscv_vslide1up_vx_u16m2_tumu
#define vslide1up_vx_u16m4_tumu __riscv_vslide1up_vx_u16m4_tumu
#define vslide1up_vx_u16m8_tumu __riscv_vslide1up_vx_u16m8_tumu
#define vslide1up_vx_u32mf2_tumu __riscv_vslide1up_vx_u32mf2_tumu
#define vslide1up_vx_u32m1_tumu __riscv_vslide1up_vx_u32m1_tumu
#define vslide1up_vx_u32m2_tumu __riscv_vslide1up_vx_u32m2_tumu
#define vslide1up_vx_u32m4_tumu __riscv_vslide1up_vx_u32m4_tumu
#define vslide1up_vx_u32m8_tumu __riscv_vslide1up_vx_u32m8_tumu
#define vslide1up_vx_u64m1_tumu __riscv_vslide1up_vx_u64m1_tumu
#define vslide1up_vx_u64m2_tumu __riscv_vslide1up_vx_u64m2_tumu
#define vslide1up_vx_u64m4_tumu __riscv_vslide1up_vx_u64m4_tumu
#define vslide1up_vx_u64m8_tumu __riscv_vslide1up_vx_u64m8_tumu
#define vslide1down_vx_u8mf8_tumu __riscv_vslide1down_vx_u8mf8_tumu
#define vslide1down_vx_u8mf4_tumu __riscv_vslide1down_vx_u8mf4_tumu
#define vslide1down_vx_u8mf2_tumu __riscv_vslide1down_vx_u8mf2_tumu
#define vslide1down_vx_u8m1_tumu __riscv_vslide1down_vx_u8m1_tumu
#define vslide1down_vx_u8m2_tumu __riscv_vslide1down_vx_u8m2_tumu
#define vslide1down_vx_u8m4_tumu __riscv_vslide1down_vx_u8m4_tumu
#define vslide1down_vx_u8m8_tumu __riscv_vslide1down_vx_u8m8_tumu
#define vslide1down_vx_u16mf4_tumu __riscv_vslide1down_vx_u16mf4_tumu
#define vslide1down_vx_u16mf2_tumu __riscv_vslide1down_vx_u16mf2_tumu
#define vslide1down_vx_u16m1_tumu __riscv_vslide1down_vx_u16m1_tumu
#define vslide1down_vx_u16m2_tumu __riscv_vslide1down_vx_u16m2_tumu
#define vslide1down_vx_u16m4_tumu __riscv_vslide1down_vx_u16m4_tumu
#define vslide1down_vx_u16m8_tumu __riscv_vslide1down_vx_u16m8_tumu
#define vslide1down_vx_u32mf2_tumu __riscv_vslide1down_vx_u32mf2_tumu
#define vslide1down_vx_u32m1_tumu __riscv_vslide1down_vx_u32m1_tumu
#define vslide1down_vx_u32m2_tumu __riscv_vslide1down_vx_u32m2_tumu
#define vslide1down_vx_u32m4_tumu __riscv_vslide1down_vx_u32m4_tumu
#define vslide1down_vx_u32m8_tumu __riscv_vslide1down_vx_u32m8_tumu
#define vslide1down_vx_u64m1_tumu __riscv_vslide1down_vx_u64m1_tumu
#define vslide1down_vx_u64m2_tumu __riscv_vslide1down_vx_u64m2_tumu
#define vslide1down_vx_u64m4_tumu __riscv_vslide1down_vx_u64m4_tumu
#define vslide1down_vx_u64m8_tumu __riscv_vslide1down_vx_u64m8_tumu
// masked functions
#define vfslide1up_vf_f16mf4_tama __riscv_vfslide1up_vf_f16mf4_m
#define vfslide1up_vf_f16mf2_tama __riscv_vfslide1up_vf_f16mf2_m
#define vfslide1up_vf_f16m1_tama __riscv_vfslide1up_vf_f16m1_m
#define vfslide1up_vf_f16m2_tama __riscv_vfslide1up_vf_f16m2_m
#define vfslide1up_vf_f16m4_tama __riscv_vfslide1up_vf_f16m4_m
#define vfslide1up_vf_f16m8_tama __riscv_vfslide1up_vf_f16m8_m
#define vfslide1up_vf_f32mf2_tama __riscv_vfslide1up_vf_f32mf2_m
#define vfslide1up_vf_f32m1_tama __riscv_vfslide1up_vf_f32m1_m
#define vfslide1up_vf_f32m2_tama __riscv_vfslide1up_vf_f32m2_m
#define vfslide1up_vf_f32m4_tama __riscv_vfslide1up_vf_f32m4_m
#define vfslide1up_vf_f32m8_tama __riscv_vfslide1up_vf_f32m8_m
#define vfslide1up_vf_f64m1_tama __riscv_vfslide1up_vf_f64m1_m
#define vfslide1up_vf_f64m2_tama __riscv_vfslide1up_vf_f64m2_m
#define vfslide1up_vf_f64m4_tama __riscv_vfslide1up_vf_f64m4_m
#define vfslide1up_vf_f64m8_tama __riscv_vfslide1up_vf_f64m8_m
#define vfslide1down_vf_f16mf4_tama __riscv_vfslide1down_vf_f16mf4_m
#define vfslide1down_vf_f16mf2_tama __riscv_vfslide1down_vf_f16mf2_m
#define vfslide1down_vf_f16m1_tama __riscv_vfslide1down_vf_f16m1_m
#define vfslide1down_vf_f16m2_tama __riscv_vfslide1down_vf_f16m2_m
#define vfslide1down_vf_f16m4_tama __riscv_vfslide1down_vf_f16m4_m
#define vfslide1down_vf_f16m8_tama __riscv_vfslide1down_vf_f16m8_m
#define vfslide1down_vf_f32mf2_tama __riscv_vfslide1down_vf_f32mf2_m
#define vfslide1down_vf_f32m1_tama __riscv_vfslide1down_vf_f32m1_m
#define vfslide1down_vf_f32m2_tama __riscv_vfslide1down_vf_f32m2_m
#define vfslide1down_vf_f32m4_tama __riscv_vfslide1down_vf_f32m4_m
#define vfslide1down_vf_f32m8_tama __riscv_vfslide1down_vf_f32m8_m
#define vfslide1down_vf_f64m1_tama __riscv_vfslide1down_vf_f64m1_m
#define vfslide1down_vf_f64m2_tama __riscv_vfslide1down_vf_f64m2_m
#define vfslide1down_vf_f64m4_tama __riscv_vfslide1down_vf_f64m4_m
#define vfslide1down_vf_f64m8_tama __riscv_vfslide1down_vf_f64m8_m
#define vslide1up_vx_i8mf8_tama __riscv_vslide1up_vx_i8mf8_m
#define vslide1up_vx_i8mf4_tama __riscv_vslide1up_vx_i8mf4_m
#define vslide1up_vx_i8mf2_tama __riscv_vslide1up_vx_i8mf2_m
#define vslide1up_vx_i8m1_tama __riscv_vslide1up_vx_i8m1_m
#define vslide1up_vx_i8m2_tama __riscv_vslide1up_vx_i8m2_m
#define vslide1up_vx_i8m4_tama __riscv_vslide1up_vx_i8m4_m
#define vslide1up_vx_i8m8_tama __riscv_vslide1up_vx_i8m8_m
#define vslide1up_vx_i16mf4_tama __riscv_vslide1up_vx_i16mf4_m
#define vslide1up_vx_i16mf2_tama __riscv_vslide1up_vx_i16mf2_m
#define vslide1up_vx_i16m1_tama __riscv_vslide1up_vx_i16m1_m
#define vslide1up_vx_i16m2_tama __riscv_vslide1up_vx_i16m2_m
#define vslide1up_vx_i16m4_tama __riscv_vslide1up_vx_i16m4_m
#define vslide1up_vx_i16m8_tama __riscv_vslide1up_vx_i16m8_m
#define vslide1up_vx_i32mf2_tama __riscv_vslide1up_vx_i32mf2_m
#define vslide1up_vx_i32m1_tama __riscv_vslide1up_vx_i32m1_m
#define vslide1up_vx_i32m2_tama __riscv_vslide1up_vx_i32m2_m
#define vslide1up_vx_i32m4_tama __riscv_vslide1up_vx_i32m4_m
#define vslide1up_vx_i32m8_tama __riscv_vslide1up_vx_i32m8_m
#define vslide1up_vx_i64m1_tama __riscv_vslide1up_vx_i64m1_m
#define vslide1up_vx_i64m2_tama __riscv_vslide1up_vx_i64m2_m
#define vslide1up_vx_i64m4_tama __riscv_vslide1up_vx_i64m4_m
#define vslide1up_vx_i64m8_tama __riscv_vslide1up_vx_i64m8_m
#define vslide1down_vx_i8mf8_tama __riscv_vslide1down_vx_i8mf8_m
#define vslide1down_vx_i8mf4_tama __riscv_vslide1down_vx_i8mf4_m
#define vslide1down_vx_i8mf2_tama __riscv_vslide1down_vx_i8mf2_m
#define vslide1down_vx_i8m1_tama __riscv_vslide1down_vx_i8m1_m
#define vslide1down_vx_i8m2_tama __riscv_vslide1down_vx_i8m2_m
#define vslide1down_vx_i8m4_tama __riscv_vslide1down_vx_i8m4_m
#define vslide1down_vx_i8m8_tama __riscv_vslide1down_vx_i8m8_m
#define vslide1down_vx_i16mf4_tama __riscv_vslide1down_vx_i16mf4_m
#define vslide1down_vx_i16mf2_tama __riscv_vslide1down_vx_i16mf2_m
#define vslide1down_vx_i16m1_tama __riscv_vslide1down_vx_i16m1_m
#define vslide1down_vx_i16m2_tama __riscv_vslide1down_vx_i16m2_m
#define vslide1down_vx_i16m4_tama __riscv_vslide1down_vx_i16m4_m
#define vslide1down_vx_i16m8_tama __riscv_vslide1down_vx_i16m8_m
#define vslide1down_vx_i32mf2_tama __riscv_vslide1down_vx_i32mf2_m
#define vslide1down_vx_i32m1_tama __riscv_vslide1down_vx_i32m1_m
#define vslide1down_vx_i32m2_tama __riscv_vslide1down_vx_i32m2_m
#define vslide1down_vx_i32m4_tama __riscv_vslide1down_vx_i32m4_m
#define vslide1down_vx_i32m8_tama __riscv_vslide1down_vx_i32m8_m
#define vslide1down_vx_i64m1_tama __riscv_vslide1down_vx_i64m1_m
#define vslide1down_vx_i64m2_tama __riscv_vslide1down_vx_i64m2_m
#define vslide1down_vx_i64m4_tama __riscv_vslide1down_vx_i64m4_m
#define vslide1down_vx_i64m8_tama __riscv_vslide1down_vx_i64m8_m
#define vslide1up_vx_u8mf8_tama __riscv_vslide1up_vx_u8mf8_m
#define vslide1up_vx_u8mf4_tama __riscv_vslide1up_vx_u8mf4_m
#define vslide1up_vx_u8mf2_tama __riscv_vslide1up_vx_u8mf2_m
#define vslide1up_vx_u8m1_tama __riscv_vslide1up_vx_u8m1_m
#define vslide1up_vx_u8m2_tama __riscv_vslide1up_vx_u8m2_m
#define vslide1up_vx_u8m4_tama __riscv_vslide1up_vx_u8m4_m
#define vslide1up_vx_u8m8_tama __riscv_vslide1up_vx_u8m8_m
#define vslide1up_vx_u16mf4_tama __riscv_vslide1up_vx_u16mf4_m
#define vslide1up_vx_u16mf2_tama __riscv_vslide1up_vx_u16mf2_m
#define vslide1up_vx_u16m1_tama __riscv_vslide1up_vx_u16m1_m
#define vslide1up_vx_u16m2_tama __riscv_vslide1up_vx_u16m2_m
#define vslide1up_vx_u16m4_tama __riscv_vslide1up_vx_u16m4_m
#define vslide1up_vx_u16m8_tama __riscv_vslide1up_vx_u16m8_m
#define vslide1up_vx_u32mf2_tama __riscv_vslide1up_vx_u32mf2_m
#define vslide1up_vx_u32m1_tama __riscv_vslide1up_vx_u32m1_m
#define vslide1up_vx_u32m2_tama __riscv_vslide1up_vx_u32m2_m
#define vslide1up_vx_u32m4_tama __riscv_vslide1up_vx_u32m4_m
#define vslide1up_vx_u32m8_tama __riscv_vslide1up_vx_u32m8_m
#define vslide1up_vx_u64m1_tama __riscv_vslide1up_vx_u64m1_m
#define vslide1up_vx_u64m2_tama __riscv_vslide1up_vx_u64m2_m
#define vslide1up_vx_u64m4_tama __riscv_vslide1up_vx_u64m4_m
#define vslide1up_vx_u64m8_tama __riscv_vslide1up_vx_u64m8_m
#define vslide1down_vx_u8mf8_tama __riscv_vslide1down_vx_u8mf8_m
#define vslide1down_vx_u8mf4_tama __riscv_vslide1down_vx_u8mf4_m
#define vslide1down_vx_u8mf2_tama __riscv_vslide1down_vx_u8mf2_m
#define vslide1down_vx_u8m1_tama __riscv_vslide1down_vx_u8m1_m
#define vslide1down_vx_u8m2_tama __riscv_vslide1down_vx_u8m2_m
#define vslide1down_vx_u8m4_tama __riscv_vslide1down_vx_u8m4_m
#define vslide1down_vx_u8m8_tama __riscv_vslide1down_vx_u8m8_m
#define vslide1down_vx_u16mf4_tama __riscv_vslide1down_vx_u16mf4_m
#define vslide1down_vx_u16mf2_tama __riscv_vslide1down_vx_u16mf2_m
#define vslide1down_vx_u16m1_tama __riscv_vslide1down_vx_u16m1_m
#define vslide1down_vx_u16m2_tama __riscv_vslide1down_vx_u16m2_m
#define vslide1down_vx_u16m4_tama __riscv_vslide1down_vx_u16m4_m
#define vslide1down_vx_u16m8_tama __riscv_vslide1down_vx_u16m8_m
#define vslide1down_vx_u32mf2_tama __riscv_vslide1down_vx_u32mf2_m
#define vslide1down_vx_u32m1_tama __riscv_vslide1down_vx_u32m1_m
#define vslide1down_vx_u32m2_tama __riscv_vslide1down_vx_u32m2_m
#define vslide1down_vx_u32m4_tama __riscv_vslide1down_vx_u32m4_m
#define vslide1down_vx_u32m8_tama __riscv_vslide1down_vx_u32m8_m
#define vslide1down_vx_u64m1_tama __riscv_vslide1down_vx_u64m1_m
#define vslide1down_vx_u64m2_tama __riscv_vslide1down_vx_u64m2_m
#define vslide1down_vx_u64m4_tama __riscv_vslide1down_vx_u64m4_m
#define vslide1down_vx_u64m8_tama __riscv_vslide1down_vx_u64m8_m
// masked functions
#define vfslide1up_vf_f16mf4_tamu __riscv_vfslide1up_vf_f16mf4_mu
#define vfslide1up_vf_f16mf2_tamu __riscv_vfslide1up_vf_f16mf2_mu
#define vfslide1up_vf_f16m1_tamu __riscv_vfslide1up_vf_f16m1_mu
#define vfslide1up_vf_f16m2_tamu __riscv_vfslide1up_vf_f16m2_mu
#define vfslide1up_vf_f16m4_tamu __riscv_vfslide1up_vf_f16m4_mu
#define vfslide1up_vf_f16m8_tamu __riscv_vfslide1up_vf_f16m8_mu
#define vfslide1up_vf_f32mf2_tamu __riscv_vfslide1up_vf_f32mf2_mu
#define vfslide1up_vf_f32m1_tamu __riscv_vfslide1up_vf_f32m1_mu
#define vfslide1up_vf_f32m2_tamu __riscv_vfslide1up_vf_f32m2_mu
#define vfslide1up_vf_f32m4_tamu __riscv_vfslide1up_vf_f32m4_mu
#define vfslide1up_vf_f32m8_tamu __riscv_vfslide1up_vf_f32m8_mu
#define vfslide1up_vf_f64m1_tamu __riscv_vfslide1up_vf_f64m1_mu
#define vfslide1up_vf_f64m2_tamu __riscv_vfslide1up_vf_f64m2_mu
#define vfslide1up_vf_f64m4_tamu __riscv_vfslide1up_vf_f64m4_mu
#define vfslide1up_vf_f64m8_tamu __riscv_vfslide1up_vf_f64m8_mu
#define vfslide1down_vf_f16mf4_tamu __riscv_vfslide1down_vf_f16mf4_mu
#define vfslide1down_vf_f16mf2_tamu __riscv_vfslide1down_vf_f16mf2_mu
#define vfslide1down_vf_f16m1_tamu __riscv_vfslide1down_vf_f16m1_mu
#define vfslide1down_vf_f16m2_tamu __riscv_vfslide1down_vf_f16m2_mu
#define vfslide1down_vf_f16m4_tamu __riscv_vfslide1down_vf_f16m4_mu
#define vfslide1down_vf_f16m8_tamu __riscv_vfslide1down_vf_f16m8_mu
#define vfslide1down_vf_f32mf2_tamu __riscv_vfslide1down_vf_f32mf2_mu
#define vfslide1down_vf_f32m1_tamu __riscv_vfslide1down_vf_f32m1_mu
#define vfslide1down_vf_f32m2_tamu __riscv_vfslide1down_vf_f32m2_mu
#define vfslide1down_vf_f32m4_tamu __riscv_vfslide1down_vf_f32m4_mu
#define vfslide1down_vf_f32m8_tamu __riscv_vfslide1down_vf_f32m8_mu
#define vfslide1down_vf_f64m1_tamu __riscv_vfslide1down_vf_f64m1_mu
#define vfslide1down_vf_f64m2_tamu __riscv_vfslide1down_vf_f64m2_mu
#define vfslide1down_vf_f64m4_tamu __riscv_vfslide1down_vf_f64m4_mu
#define vfslide1down_vf_f64m8_tamu __riscv_vfslide1down_vf_f64m8_mu
#define vslide1up_vx_i8mf8_tamu __riscv_vslide1up_vx_i8mf8_mu
#define vslide1up_vx_i8mf4_tamu __riscv_vslide1up_vx_i8mf4_mu
#define vslide1up_vx_i8mf2_tamu __riscv_vslide1up_vx_i8mf2_mu
#define vslide1up_vx_i8m1_tamu __riscv_vslide1up_vx_i8m1_mu
#define vslide1up_vx_i8m2_tamu __riscv_vslide1up_vx_i8m2_mu
#define vslide1up_vx_i8m4_tamu __riscv_vslide1up_vx_i8m4_mu
#define vslide1up_vx_i8m8_tamu __riscv_vslide1up_vx_i8m8_mu
#define vslide1up_vx_i16mf4_tamu __riscv_vslide1up_vx_i16mf4_mu
#define vslide1up_vx_i16mf2_tamu __riscv_vslide1up_vx_i16mf2_mu
#define vslide1up_vx_i16m1_tamu __riscv_vslide1up_vx_i16m1_mu
#define vslide1up_vx_i16m2_tamu __riscv_vslide1up_vx_i16m2_mu
#define vslide1up_vx_i16m4_tamu __riscv_vslide1up_vx_i16m4_mu
#define vslide1up_vx_i16m8_tamu __riscv_vslide1up_vx_i16m8_mu
#define vslide1up_vx_i32mf2_tamu __riscv_vslide1up_vx_i32mf2_mu
#define vslide1up_vx_i32m1_tamu __riscv_vslide1up_vx_i32m1_mu
#define vslide1up_vx_i32m2_tamu __riscv_vslide1up_vx_i32m2_mu
#define vslide1up_vx_i32m4_tamu __riscv_vslide1up_vx_i32m4_mu
#define vslide1up_vx_i32m8_tamu __riscv_vslide1up_vx_i32m8_mu
#define vslide1up_vx_i64m1_tamu __riscv_vslide1up_vx_i64m1_mu
#define vslide1up_vx_i64m2_tamu __riscv_vslide1up_vx_i64m2_mu
#define vslide1up_vx_i64m4_tamu __riscv_vslide1up_vx_i64m4_mu
#define vslide1up_vx_i64m8_tamu __riscv_vslide1up_vx_i64m8_mu
#define vslide1down_vx_i8mf8_tamu __riscv_vslide1down_vx_i8mf8_mu
#define vslide1down_vx_i8mf4_tamu __riscv_vslide1down_vx_i8mf4_mu
#define vslide1down_vx_i8mf2_tamu __riscv_vslide1down_vx_i8mf2_mu
#define vslide1down_vx_i8m1_tamu __riscv_vslide1down_vx_i8m1_mu
#define vslide1down_vx_i8m2_tamu __riscv_vslide1down_vx_i8m2_mu
#define vslide1down_vx_i8m4_tamu __riscv_vslide1down_vx_i8m4_mu
#define vslide1down_vx_i8m8_tamu __riscv_vslide1down_vx_i8m8_mu
#define vslide1down_vx_i16mf4_tamu __riscv_vslide1down_vx_i16mf4_mu
#define vslide1down_vx_i16mf2_tamu __riscv_vslide1down_vx_i16mf2_mu
#define vslide1down_vx_i16m1_tamu __riscv_vslide1down_vx_i16m1_mu
#define vslide1down_vx_i16m2_tamu __riscv_vslide1down_vx_i16m2_mu
#define vslide1down_vx_i16m4_tamu __riscv_vslide1down_vx_i16m4_mu
#define vslide1down_vx_i16m8_tamu __riscv_vslide1down_vx_i16m8_mu
#define vslide1down_vx_i32mf2_tamu __riscv_vslide1down_vx_i32mf2_mu
#define vslide1down_vx_i32m1_tamu __riscv_vslide1down_vx_i32m1_mu
#define vslide1down_vx_i32m2_tamu __riscv_vslide1down_vx_i32m2_mu
#define vslide1down_vx_i32m4_tamu __riscv_vslide1down_vx_i32m4_mu
#define vslide1down_vx_i32m8_tamu __riscv_vslide1down_vx_i32m8_mu
#define vslide1down_vx_i64m1_tamu __riscv_vslide1down_vx_i64m1_mu
#define vslide1down_vx_i64m2_tamu __riscv_vslide1down_vx_i64m2_mu
#define vslide1down_vx_i64m4_tamu __riscv_vslide1down_vx_i64m4_mu
#define vslide1down_vx_i64m8_tamu __riscv_vslide1down_vx_i64m8_mu
#define vslide1up_vx_u8mf8_tamu __riscv_vslide1up_vx_u8mf8_mu
#define vslide1up_vx_u8mf4_tamu __riscv_vslide1up_vx_u8mf4_mu
#define vslide1up_vx_u8mf2_tamu __riscv_vslide1up_vx_u8mf2_mu
#define vslide1up_vx_u8m1_tamu __riscv_vslide1up_vx_u8m1_mu
#define vslide1up_vx_u8m2_tamu __riscv_vslide1up_vx_u8m2_mu
#define vslide1up_vx_u8m4_tamu __riscv_vslide1up_vx_u8m4_mu
#define vslide1up_vx_u8m8_tamu __riscv_vslide1up_vx_u8m8_mu
#define vslide1up_vx_u16mf4_tamu __riscv_vslide1up_vx_u16mf4_mu
#define vslide1up_vx_u16mf2_tamu __riscv_vslide1up_vx_u16mf2_mu
#define vslide1up_vx_u16m1_tamu __riscv_vslide1up_vx_u16m1_mu
#define vslide1up_vx_u16m2_tamu __riscv_vslide1up_vx_u16m2_mu
#define vslide1up_vx_u16m4_tamu __riscv_vslide1up_vx_u16m4_mu
#define vslide1up_vx_u16m8_tamu __riscv_vslide1up_vx_u16m8_mu
#define vslide1up_vx_u32mf2_tamu __riscv_vslide1up_vx_u32mf2_mu
#define vslide1up_vx_u32m1_tamu __riscv_vslide1up_vx_u32m1_mu
#define vslide1up_vx_u32m2_tamu __riscv_vslide1up_vx_u32m2_mu
#define vslide1up_vx_u32m4_tamu __riscv_vslide1up_vx_u32m4_mu
#define vslide1up_vx_u32m8_tamu __riscv_vslide1up_vx_u32m8_mu
#define vslide1up_vx_u64m1_tamu __riscv_vslide1up_vx_u64m1_mu
#define vslide1up_vx_u64m2_tamu __riscv_vslide1up_vx_u64m2_mu
#define vslide1up_vx_u64m4_tamu __riscv_vslide1up_vx_u64m4_mu
#define vslide1up_vx_u64m8_tamu __riscv_vslide1up_vx_u64m8_mu
#define vslide1down_vx_u8mf8_tamu __riscv_vslide1down_vx_u8mf8_mu
#define vslide1down_vx_u8mf4_tamu __riscv_vslide1down_vx_u8mf4_mu
#define vslide1down_vx_u8mf2_tamu __riscv_vslide1down_vx_u8mf2_mu
#define vslide1down_vx_u8m1_tamu __riscv_vslide1down_vx_u8m1_mu
#define vslide1down_vx_u8m2_tamu __riscv_vslide1down_vx_u8m2_mu
#define vslide1down_vx_u8m4_tamu __riscv_vslide1down_vx_u8m4_mu
#define vslide1down_vx_u8m8_tamu __riscv_vslide1down_vx_u8m8_mu
#define vslide1down_vx_u16mf4_tamu __riscv_vslide1down_vx_u16mf4_mu
#define vslide1down_vx_u16mf2_tamu __riscv_vslide1down_vx_u16mf2_mu
#define vslide1down_vx_u16m1_tamu __riscv_vslide1down_vx_u16m1_mu
#define vslide1down_vx_u16m2_tamu __riscv_vslide1down_vx_u16m2_mu
#define vslide1down_vx_u16m4_tamu __riscv_vslide1down_vx_u16m4_mu
#define vslide1down_vx_u16m8_tamu __riscv_vslide1down_vx_u16m8_mu
#define vslide1down_vx_u32mf2_tamu __riscv_vslide1down_vx_u32mf2_mu
#define vslide1down_vx_u32m1_tamu __riscv_vslide1down_vx_u32m1_mu
#define vslide1down_vx_u32m2_tamu __riscv_vslide1down_vx_u32m2_mu
#define vslide1down_vx_u32m4_tamu __riscv_vslide1down_vx_u32m4_mu
#define vslide1down_vx_u32m8_tamu __riscv_vslide1down_vx_u32m8_mu
#define vslide1down_vx_u64m1_tamu __riscv_vslide1down_vx_u64m1_mu
#define vslide1down_vx_u64m2_tamu __riscv_vslide1down_vx_u64m2_mu
#define vslide1down_vx_u64m4_tamu __riscv_vslide1down_vx_u64m4_mu
#define vslide1down_vx_u64m8_tamu __riscv_vslide1down_vx_u64m8_mu
#define vrgather_vv_f16mf4_tu __riscv_vrgather_vv_f16mf4_tu
#define vrgather_vx_f16mf4_tu __riscv_vrgather_vx_f16mf4_tu
#define vrgather_vv_f16mf2_tu __riscv_vrgather_vv_f16mf2_tu
#define vrgather_vx_f16mf2_tu __riscv_vrgather_vx_f16mf2_tu
#define vrgather_vv_f16m1_tu __riscv_vrgather_vv_f16m1_tu
#define vrgather_vx_f16m1_tu __riscv_vrgather_vx_f16m1_tu
#define vrgather_vv_f16m2_tu __riscv_vrgather_vv_f16m2_tu
#define vrgather_vx_f16m2_tu __riscv_vrgather_vx_f16m2_tu
#define vrgather_vv_f16m4_tu __riscv_vrgather_vv_f16m4_tu
#define vrgather_vx_f16m4_tu __riscv_vrgather_vx_f16m4_tu
#define vrgather_vv_f16m8_tu __riscv_vrgather_vv_f16m8_tu
#define vrgather_vx_f16m8_tu __riscv_vrgather_vx_f16m8_tu
#define vrgather_vv_f32mf2_tu __riscv_vrgather_vv_f32mf2_tu
#define vrgather_vx_f32mf2_tu __riscv_vrgather_vx_f32mf2_tu
#define vrgather_vv_f32m1_tu __riscv_vrgather_vv_f32m1_tu
#define vrgather_vx_f32m1_tu __riscv_vrgather_vx_f32m1_tu
#define vrgather_vv_f32m2_tu __riscv_vrgather_vv_f32m2_tu
#define vrgather_vx_f32m2_tu __riscv_vrgather_vx_f32m2_tu
#define vrgather_vv_f32m4_tu __riscv_vrgather_vv_f32m4_tu
#define vrgather_vx_f32m4_tu __riscv_vrgather_vx_f32m4_tu
#define vrgather_vv_f32m8_tu __riscv_vrgather_vv_f32m8_tu
#define vrgather_vx_f32m8_tu __riscv_vrgather_vx_f32m8_tu
#define vrgather_vv_f64m1_tu __riscv_vrgather_vv_f64m1_tu
#define vrgather_vx_f64m1_tu __riscv_vrgather_vx_f64m1_tu
#define vrgather_vv_f64m2_tu __riscv_vrgather_vv_f64m2_tu
#define vrgather_vx_f64m2_tu __riscv_vrgather_vx_f64m2_tu
#define vrgather_vv_f64m4_tu __riscv_vrgather_vv_f64m4_tu
#define vrgather_vx_f64m4_tu __riscv_vrgather_vx_f64m4_tu
#define vrgather_vv_f64m8_tu __riscv_vrgather_vv_f64m8_tu
#define vrgather_vx_f64m8_tu __riscv_vrgather_vx_f64m8_tu
#define vrgatherei16_vv_f16mf4_tu __riscv_vrgatherei16_vv_f16mf4_tu
#define vrgatherei16_vv_f16mf2_tu __riscv_vrgatherei16_vv_f16mf2_tu
#define vrgatherei16_vv_f16m1_tu __riscv_vrgatherei16_vv_f16m1_tu
#define vrgatherei16_vv_f16m2_tu __riscv_vrgatherei16_vv_f16m2_tu
#define vrgatherei16_vv_f16m4_tu __riscv_vrgatherei16_vv_f16m4_tu
#define vrgatherei16_vv_f16m8_tu __riscv_vrgatherei16_vv_f16m8_tu
#define vrgatherei16_vv_f32mf2_tu __riscv_vrgatherei16_vv_f32mf2_tu
#define vrgatherei16_vv_f32m1_tu __riscv_vrgatherei16_vv_f32m1_tu
#define vrgatherei16_vv_f32m2_tu __riscv_vrgatherei16_vv_f32m2_tu
#define vrgatherei16_vv_f32m4_tu __riscv_vrgatherei16_vv_f32m4_tu
#define vrgatherei16_vv_f32m8_tu __riscv_vrgatherei16_vv_f32m8_tu
#define vrgatherei16_vv_f64m1_tu __riscv_vrgatherei16_vv_f64m1_tu
#define vrgatherei16_vv_f64m2_tu __riscv_vrgatherei16_vv_f64m2_tu
#define vrgatherei16_vv_f64m4_tu __riscv_vrgatherei16_vv_f64m4_tu
#define vrgatherei16_vv_f64m8_tu __riscv_vrgatherei16_vv_f64m8_tu
#define vrgather_vv_i8mf8_tu __riscv_vrgather_vv_i8mf8_tu
#define vrgather_vx_i8mf8_tu __riscv_vrgather_vx_i8mf8_tu
#define vrgather_vv_i8mf4_tu __riscv_vrgather_vv_i8mf4_tu
#define vrgather_vx_i8mf4_tu __riscv_vrgather_vx_i8mf4_tu
#define vrgather_vv_i8mf2_tu __riscv_vrgather_vv_i8mf2_tu
#define vrgather_vx_i8mf2_tu __riscv_vrgather_vx_i8mf2_tu
#define vrgather_vv_i8m1_tu __riscv_vrgather_vv_i8m1_tu
#define vrgather_vx_i8m1_tu __riscv_vrgather_vx_i8m1_tu
#define vrgather_vv_i8m2_tu __riscv_vrgather_vv_i8m2_tu
#define vrgather_vx_i8m2_tu __riscv_vrgather_vx_i8m2_tu
#define vrgather_vv_i8m4_tu __riscv_vrgather_vv_i8m4_tu
#define vrgather_vx_i8m4_tu __riscv_vrgather_vx_i8m4_tu
#define vrgather_vv_i8m8_tu __riscv_vrgather_vv_i8m8_tu
#define vrgather_vx_i8m8_tu __riscv_vrgather_vx_i8m8_tu
#define vrgather_vv_i16mf4_tu __riscv_vrgather_vv_i16mf4_tu
#define vrgather_vx_i16mf4_tu __riscv_vrgather_vx_i16mf4_tu
#define vrgather_vv_i16mf2_tu __riscv_vrgather_vv_i16mf2_tu
#define vrgather_vx_i16mf2_tu __riscv_vrgather_vx_i16mf2_tu
#define vrgather_vv_i16m1_tu __riscv_vrgather_vv_i16m1_tu
#define vrgather_vx_i16m1_tu __riscv_vrgather_vx_i16m1_tu
#define vrgather_vv_i16m2_tu __riscv_vrgather_vv_i16m2_tu
#define vrgather_vx_i16m2_tu __riscv_vrgather_vx_i16m2_tu
#define vrgather_vv_i16m4_tu __riscv_vrgather_vv_i16m4_tu
#define vrgather_vx_i16m4_tu __riscv_vrgather_vx_i16m4_tu
#define vrgather_vv_i16m8_tu __riscv_vrgather_vv_i16m8_tu
#define vrgather_vx_i16m8_tu __riscv_vrgather_vx_i16m8_tu
#define vrgather_vv_i32mf2_tu __riscv_vrgather_vv_i32mf2_tu
#define vrgather_vx_i32mf2_tu __riscv_vrgather_vx_i32mf2_tu
#define vrgather_vv_i32m1_tu __riscv_vrgather_vv_i32m1_tu
#define vrgather_vx_i32m1_tu __riscv_vrgather_vx_i32m1_tu
#define vrgather_vv_i32m2_tu __riscv_vrgather_vv_i32m2_tu
#define vrgather_vx_i32m2_tu __riscv_vrgather_vx_i32m2_tu
#define vrgather_vv_i32m4_tu __riscv_vrgather_vv_i32m4_tu
#define vrgather_vx_i32m4_tu __riscv_vrgather_vx_i32m4_tu
#define vrgather_vv_i32m8_tu __riscv_vrgather_vv_i32m8_tu
#define vrgather_vx_i32m8_tu __riscv_vrgather_vx_i32m8_tu
#define vrgather_vv_i64m1_tu __riscv_vrgather_vv_i64m1_tu
#define vrgather_vx_i64m1_tu __riscv_vrgather_vx_i64m1_tu
#define vrgather_vv_i64m2_tu __riscv_vrgather_vv_i64m2_tu
#define vrgather_vx_i64m2_tu __riscv_vrgather_vx_i64m2_tu
#define vrgather_vv_i64m4_tu __riscv_vrgather_vv_i64m4_tu
#define vrgather_vx_i64m4_tu __riscv_vrgather_vx_i64m4_tu
#define vrgather_vv_i64m8_tu __riscv_vrgather_vv_i64m8_tu
#define vrgather_vx_i64m8_tu __riscv_vrgather_vx_i64m8_tu
#define vrgatherei16_vv_i8mf8_tu __riscv_vrgatherei16_vv_i8mf8_tu
#define vrgatherei16_vv_i8mf4_tu __riscv_vrgatherei16_vv_i8mf4_tu
#define vrgatherei16_vv_i8mf2_tu __riscv_vrgatherei16_vv_i8mf2_tu
#define vrgatherei16_vv_i8m1_tu __riscv_vrgatherei16_vv_i8m1_tu
#define vrgatherei16_vv_i8m2_tu __riscv_vrgatherei16_vv_i8m2_tu
#define vrgatherei16_vv_i8m4_tu __riscv_vrgatherei16_vv_i8m4_tu
#define vrgatherei16_vv_i16mf4_tu __riscv_vrgatherei16_vv_i16mf4_tu
#define vrgatherei16_vv_i16mf2_tu __riscv_vrgatherei16_vv_i16mf2_tu
#define vrgatherei16_vv_i16m1_tu __riscv_vrgatherei16_vv_i16m1_tu
#define vrgatherei16_vv_i16m2_tu __riscv_vrgatherei16_vv_i16m2_tu
#define vrgatherei16_vv_i16m4_tu __riscv_vrgatherei16_vv_i16m4_tu
#define vrgatherei16_vv_i16m8_tu __riscv_vrgatherei16_vv_i16m8_tu
#define vrgatherei16_vv_i32mf2_tu __riscv_vrgatherei16_vv_i32mf2_tu
#define vrgatherei16_vv_i32m1_tu __riscv_vrgatherei16_vv_i32m1_tu
#define vrgatherei16_vv_i32m2_tu __riscv_vrgatherei16_vv_i32m2_tu
#define vrgatherei16_vv_i32m4_tu __riscv_vrgatherei16_vv_i32m4_tu
#define vrgatherei16_vv_i32m8_tu __riscv_vrgatherei16_vv_i32m8_tu
#define vrgatherei16_vv_i64m1_tu __riscv_vrgatherei16_vv_i64m1_tu
#define vrgatherei16_vv_i64m2_tu __riscv_vrgatherei16_vv_i64m2_tu
#define vrgatherei16_vv_i64m4_tu __riscv_vrgatherei16_vv_i64m4_tu
#define vrgatherei16_vv_i64m8_tu __riscv_vrgatherei16_vv_i64m8_tu
#define vrgather_vv_u8mf8_tu __riscv_vrgather_vv_u8mf8_tu
#define vrgather_vx_u8mf8_tu __riscv_vrgather_vx_u8mf8_tu
#define vrgather_vv_u8mf4_tu __riscv_vrgather_vv_u8mf4_tu
#define vrgather_vx_u8mf4_tu __riscv_vrgather_vx_u8mf4_tu
#define vrgather_vv_u8mf2_tu __riscv_vrgather_vv_u8mf2_tu
#define vrgather_vx_u8mf2_tu __riscv_vrgather_vx_u8mf2_tu
#define vrgather_vv_u8m1_tu __riscv_vrgather_vv_u8m1_tu
#define vrgather_vx_u8m1_tu __riscv_vrgather_vx_u8m1_tu
#define vrgather_vv_u8m2_tu __riscv_vrgather_vv_u8m2_tu
#define vrgather_vx_u8m2_tu __riscv_vrgather_vx_u8m2_tu
#define vrgather_vv_u8m4_tu __riscv_vrgather_vv_u8m4_tu
#define vrgather_vx_u8m4_tu __riscv_vrgather_vx_u8m4_tu
#define vrgather_vv_u8m8_tu __riscv_vrgather_vv_u8m8_tu
#define vrgather_vx_u8m8_tu __riscv_vrgather_vx_u8m8_tu
#define vrgather_vv_u16mf4_tu __riscv_vrgather_vv_u16mf4_tu
#define vrgather_vx_u16mf4_tu __riscv_vrgather_vx_u16mf4_tu
#define vrgather_vv_u16mf2_tu __riscv_vrgather_vv_u16mf2_tu
#define vrgather_vx_u16mf2_tu __riscv_vrgather_vx_u16mf2_tu
#define vrgather_vv_u16m1_tu __riscv_vrgather_vv_u16m1_tu
#define vrgather_vx_u16m1_tu __riscv_vrgather_vx_u16m1_tu
#define vrgather_vv_u16m2_tu __riscv_vrgather_vv_u16m2_tu
#define vrgather_vx_u16m2_tu __riscv_vrgather_vx_u16m2_tu
#define vrgather_vv_u16m4_tu __riscv_vrgather_vv_u16m4_tu
#define vrgather_vx_u16m4_tu __riscv_vrgather_vx_u16m4_tu
#define vrgather_vv_u16m8_tu __riscv_vrgather_vv_u16m8_tu
#define vrgather_vx_u16m8_tu __riscv_vrgather_vx_u16m8_tu
#define vrgather_vv_u32mf2_tu __riscv_vrgather_vv_u32mf2_tu
#define vrgather_vx_u32mf2_tu __riscv_vrgather_vx_u32mf2_tu
#define vrgather_vv_u32m1_tu __riscv_vrgather_vv_u32m1_tu
#define vrgather_vx_u32m1_tu __riscv_vrgather_vx_u32m1_tu
#define vrgather_vv_u32m2_tu __riscv_vrgather_vv_u32m2_tu
#define vrgather_vx_u32m2_tu __riscv_vrgather_vx_u32m2_tu
#define vrgather_vv_u32m4_tu __riscv_vrgather_vv_u32m4_tu
#define vrgather_vx_u32m4_tu __riscv_vrgather_vx_u32m4_tu
#define vrgather_vv_u32m8_tu __riscv_vrgather_vv_u32m8_tu
#define vrgather_vx_u32m8_tu __riscv_vrgather_vx_u32m8_tu
#define vrgather_vv_u64m1_tu __riscv_vrgather_vv_u64m1_tu
#define vrgather_vx_u64m1_tu __riscv_vrgather_vx_u64m1_tu
#define vrgather_vv_u64m2_tu __riscv_vrgather_vv_u64m2_tu
#define vrgather_vx_u64m2_tu __riscv_vrgather_vx_u64m2_tu
#define vrgather_vv_u64m4_tu __riscv_vrgather_vv_u64m4_tu
#define vrgather_vx_u64m4_tu __riscv_vrgather_vx_u64m4_tu
#define vrgather_vv_u64m8_tu __riscv_vrgather_vv_u64m8_tu
#define vrgather_vx_u64m8_tu __riscv_vrgather_vx_u64m8_tu
#define vrgatherei16_vv_u8mf8_tu __riscv_vrgatherei16_vv_u8mf8_tu
#define vrgatherei16_vv_u8mf4_tu __riscv_vrgatherei16_vv_u8mf4_tu
#define vrgatherei16_vv_u8mf2_tu __riscv_vrgatherei16_vv_u8mf2_tu
#define vrgatherei16_vv_u8m1_tu __riscv_vrgatherei16_vv_u8m1_tu
#define vrgatherei16_vv_u8m2_tu __riscv_vrgatherei16_vv_u8m2_tu
#define vrgatherei16_vv_u8m4_tu __riscv_vrgatherei16_vv_u8m4_tu
#define vrgatherei16_vv_u16mf4_tu __riscv_vrgatherei16_vv_u16mf4_tu
#define vrgatherei16_vv_u16mf2_tu __riscv_vrgatherei16_vv_u16mf2_tu
#define vrgatherei16_vv_u16m1_tu __riscv_vrgatherei16_vv_u16m1_tu
#define vrgatherei16_vv_u16m2_tu __riscv_vrgatherei16_vv_u16m2_tu
#define vrgatherei16_vv_u16m4_tu __riscv_vrgatherei16_vv_u16m4_tu
#define vrgatherei16_vv_u16m8_tu __riscv_vrgatherei16_vv_u16m8_tu
#define vrgatherei16_vv_u32mf2_tu __riscv_vrgatherei16_vv_u32mf2_tu
#define vrgatherei16_vv_u32m1_tu __riscv_vrgatherei16_vv_u32m1_tu
#define vrgatherei16_vv_u32m2_tu __riscv_vrgatherei16_vv_u32m2_tu
#define vrgatherei16_vv_u32m4_tu __riscv_vrgatherei16_vv_u32m4_tu
#define vrgatherei16_vv_u32m8_tu __riscv_vrgatherei16_vv_u32m8_tu
#define vrgatherei16_vv_u64m1_tu __riscv_vrgatherei16_vv_u64m1_tu
#define vrgatherei16_vv_u64m2_tu __riscv_vrgatherei16_vv_u64m2_tu
#define vrgatherei16_vv_u64m4_tu __riscv_vrgatherei16_vv_u64m4_tu
#define vrgatherei16_vv_u64m8_tu __riscv_vrgatherei16_vv_u64m8_tu
#define vrgather_vv_f16mf4_ta __riscv_vrgather_vv_f16mf4
#define vrgather_vx_f16mf4_ta __riscv_vrgather_vx_f16mf4
#define vrgather_vv_f16mf2_ta __riscv_vrgather_vv_f16mf2
#define vrgather_vx_f16mf2_ta __riscv_vrgather_vx_f16mf2
#define vrgather_vv_f16m1_ta __riscv_vrgather_vv_f16m1
#define vrgather_vx_f16m1_ta __riscv_vrgather_vx_f16m1
#define vrgather_vv_f16m2_ta __riscv_vrgather_vv_f16m2
#define vrgather_vx_f16m2_ta __riscv_vrgather_vx_f16m2
#define vrgather_vv_f16m4_ta __riscv_vrgather_vv_f16m4
#define vrgather_vx_f16m4_ta __riscv_vrgather_vx_f16m4
#define vrgather_vv_f16m8_ta __riscv_vrgather_vv_f16m8
#define vrgather_vx_f16m8_ta __riscv_vrgather_vx_f16m8
#define vrgather_vv_f32mf2_ta __riscv_vrgather_vv_f32mf2
#define vrgather_vx_f32mf2_ta __riscv_vrgather_vx_f32mf2
#define vrgather_vv_f32m1_ta __riscv_vrgather_vv_f32m1
#define vrgather_vx_f32m1_ta __riscv_vrgather_vx_f32m1
#define vrgather_vv_f32m2_ta __riscv_vrgather_vv_f32m2
#define vrgather_vx_f32m2_ta __riscv_vrgather_vx_f32m2
#define vrgather_vv_f32m4_ta __riscv_vrgather_vv_f32m4
#define vrgather_vx_f32m4_ta __riscv_vrgather_vx_f32m4
#define vrgather_vv_f32m8_ta __riscv_vrgather_vv_f32m8
#define vrgather_vx_f32m8_ta __riscv_vrgather_vx_f32m8
#define vrgather_vv_f64m1_ta __riscv_vrgather_vv_f64m1
#define vrgather_vx_f64m1_ta __riscv_vrgather_vx_f64m1
#define vrgather_vv_f64m2_ta __riscv_vrgather_vv_f64m2
#define vrgather_vx_f64m2_ta __riscv_vrgather_vx_f64m2
#define vrgather_vv_f64m4_ta __riscv_vrgather_vv_f64m4
#define vrgather_vx_f64m4_ta __riscv_vrgather_vx_f64m4
#define vrgather_vv_f64m8_ta __riscv_vrgather_vv_f64m8
#define vrgather_vx_f64m8_ta __riscv_vrgather_vx_f64m8
#define vrgatherei16_vv_f16mf4_ta __riscv_vrgatherei16_vv_f16mf4
#define vrgatherei16_vv_f16mf2_ta __riscv_vrgatherei16_vv_f16mf2
#define vrgatherei16_vv_f16m1_ta __riscv_vrgatherei16_vv_f16m1
#define vrgatherei16_vv_f16m2_ta __riscv_vrgatherei16_vv_f16m2
#define vrgatherei16_vv_f16m4_ta __riscv_vrgatherei16_vv_f16m4
#define vrgatherei16_vv_f16m8_ta __riscv_vrgatherei16_vv_f16m8
#define vrgatherei16_vv_f32mf2_ta __riscv_vrgatherei16_vv_f32mf2
#define vrgatherei16_vv_f32m1_ta __riscv_vrgatherei16_vv_f32m1
#define vrgatherei16_vv_f32m2_ta __riscv_vrgatherei16_vv_f32m2
#define vrgatherei16_vv_f32m4_ta __riscv_vrgatherei16_vv_f32m4
#define vrgatherei16_vv_f32m8_ta __riscv_vrgatherei16_vv_f32m8
#define vrgatherei16_vv_f64m1_ta __riscv_vrgatherei16_vv_f64m1
#define vrgatherei16_vv_f64m2_ta __riscv_vrgatherei16_vv_f64m2
#define vrgatherei16_vv_f64m4_ta __riscv_vrgatherei16_vv_f64m4
#define vrgatherei16_vv_f64m8_ta __riscv_vrgatherei16_vv_f64m8
#define vrgather_vv_i8mf8_ta __riscv_vrgather_vv_i8mf8
#define vrgather_vx_i8mf8_ta __riscv_vrgather_vx_i8mf8
#define vrgather_vv_i8mf4_ta __riscv_vrgather_vv_i8mf4
#define vrgather_vx_i8mf4_ta __riscv_vrgather_vx_i8mf4
#define vrgather_vv_i8mf2_ta __riscv_vrgather_vv_i8mf2
#define vrgather_vx_i8mf2_ta __riscv_vrgather_vx_i8mf2
#define vrgather_vv_i8m1_ta __riscv_vrgather_vv_i8m1
#define vrgather_vx_i8m1_ta __riscv_vrgather_vx_i8m1
#define vrgather_vv_i8m2_ta __riscv_vrgather_vv_i8m2
#define vrgather_vx_i8m2_ta __riscv_vrgather_vx_i8m2
#define vrgather_vv_i8m4_ta __riscv_vrgather_vv_i8m4
#define vrgather_vx_i8m4_ta __riscv_vrgather_vx_i8m4
#define vrgather_vv_i8m8_ta __riscv_vrgather_vv_i8m8
#define vrgather_vx_i8m8_ta __riscv_vrgather_vx_i8m8
#define vrgather_vv_i16mf4_ta __riscv_vrgather_vv_i16mf4
#define vrgather_vx_i16mf4_ta __riscv_vrgather_vx_i16mf4
#define vrgather_vv_i16mf2_ta __riscv_vrgather_vv_i16mf2
#define vrgather_vx_i16mf2_ta __riscv_vrgather_vx_i16mf2
#define vrgather_vv_i16m1_ta __riscv_vrgather_vv_i16m1
#define vrgather_vx_i16m1_ta __riscv_vrgather_vx_i16m1
#define vrgather_vv_i16m2_ta __riscv_vrgather_vv_i16m2
#define vrgather_vx_i16m2_ta __riscv_vrgather_vx_i16m2
#define vrgather_vv_i16m4_ta __riscv_vrgather_vv_i16m4
#define vrgather_vx_i16m4_ta __riscv_vrgather_vx_i16m4
#define vrgather_vv_i16m8_ta __riscv_vrgather_vv_i16m8
#define vrgather_vx_i16m8_ta __riscv_vrgather_vx_i16m8
#define vrgather_vv_i32mf2_ta __riscv_vrgather_vv_i32mf2
#define vrgather_vx_i32mf2_ta __riscv_vrgather_vx_i32mf2
#define vrgather_vv_i32m1_ta __riscv_vrgather_vv_i32m1
#define vrgather_vx_i32m1_ta __riscv_vrgather_vx_i32m1
#define vrgather_vv_i32m2_ta __riscv_vrgather_vv_i32m2
#define vrgather_vx_i32m2_ta __riscv_vrgather_vx_i32m2
#define vrgather_vv_i32m4_ta __riscv_vrgather_vv_i32m4
#define vrgather_vx_i32m4_ta __riscv_vrgather_vx_i32m4
#define vrgather_vv_i32m8_ta __riscv_vrgather_vv_i32m8
#define vrgather_vx_i32m8_ta __riscv_vrgather_vx_i32m8
#define vrgather_vv_i64m1_ta __riscv_vrgather_vv_i64m1
#define vrgather_vx_i64m1_ta __riscv_vrgather_vx_i64m1
#define vrgather_vv_i64m2_ta __riscv_vrgather_vv_i64m2
#define vrgather_vx_i64m2_ta __riscv_vrgather_vx_i64m2
#define vrgather_vv_i64m4_ta __riscv_vrgather_vv_i64m4
#define vrgather_vx_i64m4_ta __riscv_vrgather_vx_i64m4
#define vrgather_vv_i64m8_ta __riscv_vrgather_vv_i64m8
#define vrgather_vx_i64m8_ta __riscv_vrgather_vx_i64m8
#define vrgatherei16_vv_i8mf8_ta __riscv_vrgatherei16_vv_i8mf8
#define vrgatherei16_vv_i8mf4_ta __riscv_vrgatherei16_vv_i8mf4
#define vrgatherei16_vv_i8mf2_ta __riscv_vrgatherei16_vv_i8mf2
#define vrgatherei16_vv_i8m1_ta __riscv_vrgatherei16_vv_i8m1
#define vrgatherei16_vv_i8m2_ta __riscv_vrgatherei16_vv_i8m2
#define vrgatherei16_vv_i8m4_ta __riscv_vrgatherei16_vv_i8m4
#define vrgatherei16_vv_i16mf4_ta __riscv_vrgatherei16_vv_i16mf4
#define vrgatherei16_vv_i16mf2_ta __riscv_vrgatherei16_vv_i16mf2
#define vrgatherei16_vv_i16m1_ta __riscv_vrgatherei16_vv_i16m1
#define vrgatherei16_vv_i16m2_ta __riscv_vrgatherei16_vv_i16m2
#define vrgatherei16_vv_i16m4_ta __riscv_vrgatherei16_vv_i16m4
#define vrgatherei16_vv_i16m8_ta __riscv_vrgatherei16_vv_i16m8
#define vrgatherei16_vv_i32mf2_ta __riscv_vrgatherei16_vv_i32mf2
#define vrgatherei16_vv_i32m1_ta __riscv_vrgatherei16_vv_i32m1
#define vrgatherei16_vv_i32m2_ta __riscv_vrgatherei16_vv_i32m2
#define vrgatherei16_vv_i32m4_ta __riscv_vrgatherei16_vv_i32m4
#define vrgatherei16_vv_i32m8_ta __riscv_vrgatherei16_vv_i32m8
#define vrgatherei16_vv_i64m1_ta __riscv_vrgatherei16_vv_i64m1
#define vrgatherei16_vv_i64m2_ta __riscv_vrgatherei16_vv_i64m2
#define vrgatherei16_vv_i64m4_ta __riscv_vrgatherei16_vv_i64m4
#define vrgatherei16_vv_i64m8_ta __riscv_vrgatherei16_vv_i64m8
#define vrgather_vv_u8mf8_ta __riscv_vrgather_vv_u8mf8
#define vrgather_vx_u8mf8_ta __riscv_vrgather_vx_u8mf8
#define vrgather_vv_u8mf4_ta __riscv_vrgather_vv_u8mf4
#define vrgather_vx_u8mf4_ta __riscv_vrgather_vx_u8mf4
#define vrgather_vv_u8mf2_ta __riscv_vrgather_vv_u8mf2
#define vrgather_vx_u8mf2_ta __riscv_vrgather_vx_u8mf2
#define vrgather_vv_u8m1_ta __riscv_vrgather_vv_u8m1
#define vrgather_vx_u8m1_ta __riscv_vrgather_vx_u8m1
#define vrgather_vv_u8m2_ta __riscv_vrgather_vv_u8m2
#define vrgather_vx_u8m2_ta __riscv_vrgather_vx_u8m2
#define vrgather_vv_u8m4_ta __riscv_vrgather_vv_u8m4
#define vrgather_vx_u8m4_ta __riscv_vrgather_vx_u8m4
#define vrgather_vv_u8m8_ta __riscv_vrgather_vv_u8m8
#define vrgather_vx_u8m8_ta __riscv_vrgather_vx_u8m8
#define vrgather_vv_u16mf4_ta __riscv_vrgather_vv_u16mf4
#define vrgather_vx_u16mf4_ta __riscv_vrgather_vx_u16mf4
#define vrgather_vv_u16mf2_ta __riscv_vrgather_vv_u16mf2
#define vrgather_vx_u16mf2_ta __riscv_vrgather_vx_u16mf2
#define vrgather_vv_u16m1_ta __riscv_vrgather_vv_u16m1
#define vrgather_vx_u16m1_ta __riscv_vrgather_vx_u16m1
#define vrgather_vv_u16m2_ta __riscv_vrgather_vv_u16m2
#define vrgather_vx_u16m2_ta __riscv_vrgather_vx_u16m2
#define vrgather_vv_u16m4_ta __riscv_vrgather_vv_u16m4
#define vrgather_vx_u16m4_ta __riscv_vrgather_vx_u16m4
#define vrgather_vv_u16m8_ta __riscv_vrgather_vv_u16m8
#define vrgather_vx_u16m8_ta __riscv_vrgather_vx_u16m8
#define vrgather_vv_u32mf2_ta __riscv_vrgather_vv_u32mf2
#define vrgather_vx_u32mf2_ta __riscv_vrgather_vx_u32mf2
#define vrgather_vv_u32m1_ta __riscv_vrgather_vv_u32m1
#define vrgather_vx_u32m1_ta __riscv_vrgather_vx_u32m1
#define vrgather_vv_u32m2_ta __riscv_vrgather_vv_u32m2
#define vrgather_vx_u32m2_ta __riscv_vrgather_vx_u32m2
#define vrgather_vv_u32m4_ta __riscv_vrgather_vv_u32m4
#define vrgather_vx_u32m4_ta __riscv_vrgather_vx_u32m4
#define vrgather_vv_u32m8_ta __riscv_vrgather_vv_u32m8
#define vrgather_vx_u32m8_ta __riscv_vrgather_vx_u32m8
#define vrgather_vv_u64m1_ta __riscv_vrgather_vv_u64m1
#define vrgather_vx_u64m1_ta __riscv_vrgather_vx_u64m1
#define vrgather_vv_u64m2_ta __riscv_vrgather_vv_u64m2
#define vrgather_vx_u64m2_ta __riscv_vrgather_vx_u64m2
#define vrgather_vv_u64m4_ta __riscv_vrgather_vv_u64m4
#define vrgather_vx_u64m4_ta __riscv_vrgather_vx_u64m4
#define vrgather_vv_u64m8_ta __riscv_vrgather_vv_u64m8
#define vrgather_vx_u64m8_ta __riscv_vrgather_vx_u64m8
#define vrgatherei16_vv_u8mf8_ta __riscv_vrgatherei16_vv_u8mf8
#define vrgatherei16_vv_u8mf4_ta __riscv_vrgatherei16_vv_u8mf4
#define vrgatherei16_vv_u8mf2_ta __riscv_vrgatherei16_vv_u8mf2
#define vrgatherei16_vv_u8m1_ta __riscv_vrgatherei16_vv_u8m1
#define vrgatherei16_vv_u8m2_ta __riscv_vrgatherei16_vv_u8m2
#define vrgatherei16_vv_u8m4_ta __riscv_vrgatherei16_vv_u8m4
#define vrgatherei16_vv_u16mf4_ta __riscv_vrgatherei16_vv_u16mf4
#define vrgatherei16_vv_u16mf2_ta __riscv_vrgatherei16_vv_u16mf2
#define vrgatherei16_vv_u16m1_ta __riscv_vrgatherei16_vv_u16m1
#define vrgatherei16_vv_u16m2_ta __riscv_vrgatherei16_vv_u16m2
#define vrgatherei16_vv_u16m4_ta __riscv_vrgatherei16_vv_u16m4
#define vrgatherei16_vv_u16m8_ta __riscv_vrgatherei16_vv_u16m8
#define vrgatherei16_vv_u32mf2_ta __riscv_vrgatherei16_vv_u32mf2
#define vrgatherei16_vv_u32m1_ta __riscv_vrgatherei16_vv_u32m1
#define vrgatherei16_vv_u32m2_ta __riscv_vrgatherei16_vv_u32m2
#define vrgatherei16_vv_u32m4_ta __riscv_vrgatherei16_vv_u32m4
#define vrgatherei16_vv_u32m8_ta __riscv_vrgatherei16_vv_u32m8
#define vrgatherei16_vv_u64m1_ta __riscv_vrgatherei16_vv_u64m1
#define vrgatherei16_vv_u64m2_ta __riscv_vrgatherei16_vv_u64m2
#define vrgatherei16_vv_u64m4_ta __riscv_vrgatherei16_vv_u64m4
#define vrgatherei16_vv_u64m8_ta __riscv_vrgatherei16_vv_u64m8
// masked functions
#define vrgather_vv_f16mf4_tuma __riscv_vrgather_vv_f16mf4_tum
#define vrgather_vx_f16mf4_tuma __riscv_vrgather_vx_f16mf4_tum
#define vrgather_vv_f16mf2_tuma __riscv_vrgather_vv_f16mf2_tum
#define vrgather_vx_f16mf2_tuma __riscv_vrgather_vx_f16mf2_tum
#define vrgather_vv_f16m1_tuma __riscv_vrgather_vv_f16m1_tum
#define vrgather_vx_f16m1_tuma __riscv_vrgather_vx_f16m1_tum
#define vrgather_vv_f16m2_tuma __riscv_vrgather_vv_f16m2_tum
#define vrgather_vx_f16m2_tuma __riscv_vrgather_vx_f16m2_tum
#define vrgather_vv_f16m4_tuma __riscv_vrgather_vv_f16m4_tum
#define vrgather_vx_f16m4_tuma __riscv_vrgather_vx_f16m4_tum
#define vrgather_vv_f16m8_tuma __riscv_vrgather_vv_f16m8_tum
#define vrgather_vx_f16m8_tuma __riscv_vrgather_vx_f16m8_tum
#define vrgather_vv_f32mf2_tuma __riscv_vrgather_vv_f32mf2_tum
#define vrgather_vx_f32mf2_tuma __riscv_vrgather_vx_f32mf2_tum
#define vrgather_vv_f32m1_tuma __riscv_vrgather_vv_f32m1_tum
#define vrgather_vx_f32m1_tuma __riscv_vrgather_vx_f32m1_tum
#define vrgather_vv_f32m2_tuma __riscv_vrgather_vv_f32m2_tum
#define vrgather_vx_f32m2_tuma __riscv_vrgather_vx_f32m2_tum
#define vrgather_vv_f32m4_tuma __riscv_vrgather_vv_f32m4_tum
#define vrgather_vx_f32m4_tuma __riscv_vrgather_vx_f32m4_tum
#define vrgather_vv_f32m8_tuma __riscv_vrgather_vv_f32m8_tum
#define vrgather_vx_f32m8_tuma __riscv_vrgather_vx_f32m8_tum
#define vrgather_vv_f64m1_tuma __riscv_vrgather_vv_f64m1_tum
#define vrgather_vx_f64m1_tuma __riscv_vrgather_vx_f64m1_tum
#define vrgather_vv_f64m2_tuma __riscv_vrgather_vv_f64m2_tum
#define vrgather_vx_f64m2_tuma __riscv_vrgather_vx_f64m2_tum
#define vrgather_vv_f64m4_tuma __riscv_vrgather_vv_f64m4_tum
#define vrgather_vx_f64m4_tuma __riscv_vrgather_vx_f64m4_tum
#define vrgather_vv_f64m8_tuma __riscv_vrgather_vv_f64m8_tum
#define vrgather_vx_f64m8_tuma __riscv_vrgather_vx_f64m8_tum
#define vrgatherei16_vv_f16mf4_tuma __riscv_vrgatherei16_vv_f16mf4_tum
#define vrgatherei16_vv_f16mf2_tuma __riscv_vrgatherei16_vv_f16mf2_tum
#define vrgatherei16_vv_f16m1_tuma __riscv_vrgatherei16_vv_f16m1_tum
#define vrgatherei16_vv_f16m2_tuma __riscv_vrgatherei16_vv_f16m2_tum
#define vrgatherei16_vv_f16m4_tuma __riscv_vrgatherei16_vv_f16m4_tum
#define vrgatherei16_vv_f16m8_tuma __riscv_vrgatherei16_vv_f16m8_tum
#define vrgatherei16_vv_f32mf2_tuma __riscv_vrgatherei16_vv_f32mf2_tum
#define vrgatherei16_vv_f32m1_tuma __riscv_vrgatherei16_vv_f32m1_tum
#define vrgatherei16_vv_f32m2_tuma __riscv_vrgatherei16_vv_f32m2_tum
#define vrgatherei16_vv_f32m4_tuma __riscv_vrgatherei16_vv_f32m4_tum
#define vrgatherei16_vv_f32m8_tuma __riscv_vrgatherei16_vv_f32m8_tum
#define vrgatherei16_vv_f64m1_tuma __riscv_vrgatherei16_vv_f64m1_tum
#define vrgatherei16_vv_f64m2_tuma __riscv_vrgatherei16_vv_f64m2_tum
#define vrgatherei16_vv_f64m4_tuma __riscv_vrgatherei16_vv_f64m4_tum
#define vrgatherei16_vv_f64m8_tuma __riscv_vrgatherei16_vv_f64m8_tum
#define vrgather_vv_i8mf8_tuma __riscv_vrgather_vv_i8mf8_tum
#define vrgather_vx_i8mf8_tuma __riscv_vrgather_vx_i8mf8_tum
#define vrgather_vv_i8mf4_tuma __riscv_vrgather_vv_i8mf4_tum
#define vrgather_vx_i8mf4_tuma __riscv_vrgather_vx_i8mf4_tum
#define vrgather_vv_i8mf2_tuma __riscv_vrgather_vv_i8mf2_tum
#define vrgather_vx_i8mf2_tuma __riscv_vrgather_vx_i8mf2_tum
#define vrgather_vv_i8m1_tuma __riscv_vrgather_vv_i8m1_tum
#define vrgather_vx_i8m1_tuma __riscv_vrgather_vx_i8m1_tum
#define vrgather_vv_i8m2_tuma __riscv_vrgather_vv_i8m2_tum
#define vrgather_vx_i8m2_tuma __riscv_vrgather_vx_i8m2_tum
#define vrgather_vv_i8m4_tuma __riscv_vrgather_vv_i8m4_tum
#define vrgather_vx_i8m4_tuma __riscv_vrgather_vx_i8m4_tum
#define vrgather_vv_i8m8_tuma __riscv_vrgather_vv_i8m8_tum
#define vrgather_vx_i8m8_tuma __riscv_vrgather_vx_i8m8_tum
#define vrgather_vv_i16mf4_tuma __riscv_vrgather_vv_i16mf4_tum
#define vrgather_vx_i16mf4_tuma __riscv_vrgather_vx_i16mf4_tum
#define vrgather_vv_i16mf2_tuma __riscv_vrgather_vv_i16mf2_tum
#define vrgather_vx_i16mf2_tuma __riscv_vrgather_vx_i16mf2_tum
#define vrgather_vv_i16m1_tuma __riscv_vrgather_vv_i16m1_tum
#define vrgather_vx_i16m1_tuma __riscv_vrgather_vx_i16m1_tum
#define vrgather_vv_i16m2_tuma __riscv_vrgather_vv_i16m2_tum
#define vrgather_vx_i16m2_tuma __riscv_vrgather_vx_i16m2_tum
#define vrgather_vv_i16m4_tuma __riscv_vrgather_vv_i16m4_tum
#define vrgather_vx_i16m4_tuma __riscv_vrgather_vx_i16m4_tum
#define vrgather_vv_i16m8_tuma __riscv_vrgather_vv_i16m8_tum
#define vrgather_vx_i16m8_tuma __riscv_vrgather_vx_i16m8_tum
#define vrgather_vv_i32mf2_tuma __riscv_vrgather_vv_i32mf2_tum
#define vrgather_vx_i32mf2_tuma __riscv_vrgather_vx_i32mf2_tum
#define vrgather_vv_i32m1_tuma __riscv_vrgather_vv_i32m1_tum
#define vrgather_vx_i32m1_tuma __riscv_vrgather_vx_i32m1_tum
#define vrgather_vv_i32m2_tuma __riscv_vrgather_vv_i32m2_tum
#define vrgather_vx_i32m2_tuma __riscv_vrgather_vx_i32m2_tum
#define vrgather_vv_i32m4_tuma __riscv_vrgather_vv_i32m4_tum
#define vrgather_vx_i32m4_tuma __riscv_vrgather_vx_i32m4_tum
#define vrgather_vv_i32m8_tuma __riscv_vrgather_vv_i32m8_tum
#define vrgather_vx_i32m8_tuma __riscv_vrgather_vx_i32m8_tum
#define vrgather_vv_i64m1_tuma __riscv_vrgather_vv_i64m1_tum
#define vrgather_vx_i64m1_tuma __riscv_vrgather_vx_i64m1_tum
#define vrgather_vv_i64m2_tuma __riscv_vrgather_vv_i64m2_tum
#define vrgather_vx_i64m2_tuma __riscv_vrgather_vx_i64m2_tum
#define vrgather_vv_i64m4_tuma __riscv_vrgather_vv_i64m4_tum
#define vrgather_vx_i64m4_tuma __riscv_vrgather_vx_i64m4_tum
#define vrgather_vv_i64m8_tuma __riscv_vrgather_vv_i64m8_tum
#define vrgather_vx_i64m8_tuma __riscv_vrgather_vx_i64m8_tum
#define vrgatherei16_vv_i8mf8_tuma __riscv_vrgatherei16_vv_i8mf8_tum
#define vrgatherei16_vv_i8mf4_tuma __riscv_vrgatherei16_vv_i8mf4_tum
#define vrgatherei16_vv_i8mf2_tuma __riscv_vrgatherei16_vv_i8mf2_tum
#define vrgatherei16_vv_i8m1_tuma __riscv_vrgatherei16_vv_i8m1_tum
#define vrgatherei16_vv_i8m2_tuma __riscv_vrgatherei16_vv_i8m2_tum
#define vrgatherei16_vv_i8m4_tuma __riscv_vrgatherei16_vv_i8m4_tum
#define vrgatherei16_vv_i16mf4_tuma __riscv_vrgatherei16_vv_i16mf4_tum
#define vrgatherei16_vv_i16mf2_tuma __riscv_vrgatherei16_vv_i16mf2_tum
#define vrgatherei16_vv_i16m1_tuma __riscv_vrgatherei16_vv_i16m1_tum
#define vrgatherei16_vv_i16m2_tuma __riscv_vrgatherei16_vv_i16m2_tum
#define vrgatherei16_vv_i16m4_tuma __riscv_vrgatherei16_vv_i16m4_tum
#define vrgatherei16_vv_i16m8_tuma __riscv_vrgatherei16_vv_i16m8_tum
#define vrgatherei16_vv_i32mf2_tuma __riscv_vrgatherei16_vv_i32mf2_tum
#define vrgatherei16_vv_i32m1_tuma __riscv_vrgatherei16_vv_i32m1_tum
#define vrgatherei16_vv_i32m2_tuma __riscv_vrgatherei16_vv_i32m2_tum
#define vrgatherei16_vv_i32m4_tuma __riscv_vrgatherei16_vv_i32m4_tum
#define vrgatherei16_vv_i32m8_tuma __riscv_vrgatherei16_vv_i32m8_tum
#define vrgatherei16_vv_i64m1_tuma __riscv_vrgatherei16_vv_i64m1_tum
#define vrgatherei16_vv_i64m2_tuma __riscv_vrgatherei16_vv_i64m2_tum
#define vrgatherei16_vv_i64m4_tuma __riscv_vrgatherei16_vv_i64m4_tum
#define vrgatherei16_vv_i64m8_tuma __riscv_vrgatherei16_vv_i64m8_tum
#define vrgather_vv_u8mf8_tuma __riscv_vrgather_vv_u8mf8_tum
#define vrgather_vx_u8mf8_tuma __riscv_vrgather_vx_u8mf8_tum
#define vrgather_vv_u8mf4_tuma __riscv_vrgather_vv_u8mf4_tum
#define vrgather_vx_u8mf4_tuma __riscv_vrgather_vx_u8mf4_tum
#define vrgather_vv_u8mf2_tuma __riscv_vrgather_vv_u8mf2_tum
#define vrgather_vx_u8mf2_tuma __riscv_vrgather_vx_u8mf2_tum
#define vrgather_vv_u8m1_tuma __riscv_vrgather_vv_u8m1_tum
#define vrgather_vx_u8m1_tuma __riscv_vrgather_vx_u8m1_tum
#define vrgather_vv_u8m2_tuma __riscv_vrgather_vv_u8m2_tum
#define vrgather_vx_u8m2_tuma __riscv_vrgather_vx_u8m2_tum
#define vrgather_vv_u8m4_tuma __riscv_vrgather_vv_u8m4_tum
#define vrgather_vx_u8m4_tuma __riscv_vrgather_vx_u8m4_tum
#define vrgather_vv_u8m8_tuma __riscv_vrgather_vv_u8m8_tum
#define vrgather_vx_u8m8_tuma __riscv_vrgather_vx_u8m8_tum
#define vrgather_vv_u16mf4_tuma __riscv_vrgather_vv_u16mf4_tum
#define vrgather_vx_u16mf4_tuma __riscv_vrgather_vx_u16mf4_tum
#define vrgather_vv_u16mf2_tuma __riscv_vrgather_vv_u16mf2_tum
#define vrgather_vx_u16mf2_tuma __riscv_vrgather_vx_u16mf2_tum
#define vrgather_vv_u16m1_tuma __riscv_vrgather_vv_u16m1_tum
#define vrgather_vx_u16m1_tuma __riscv_vrgather_vx_u16m1_tum
#define vrgather_vv_u16m2_tuma __riscv_vrgather_vv_u16m2_tum
#define vrgather_vx_u16m2_tuma __riscv_vrgather_vx_u16m2_tum
#define vrgather_vv_u16m4_tuma __riscv_vrgather_vv_u16m4_tum
#define vrgather_vx_u16m4_tuma __riscv_vrgather_vx_u16m4_tum
#define vrgather_vv_u16m8_tuma __riscv_vrgather_vv_u16m8_tum
#define vrgather_vx_u16m8_tuma __riscv_vrgather_vx_u16m8_tum
#define vrgather_vv_u32mf2_tuma __riscv_vrgather_vv_u32mf2_tum
#define vrgather_vx_u32mf2_tuma __riscv_vrgather_vx_u32mf2_tum
#define vrgather_vv_u32m1_tuma __riscv_vrgather_vv_u32m1_tum
#define vrgather_vx_u32m1_tuma __riscv_vrgather_vx_u32m1_tum
#define vrgather_vv_u32m2_tuma __riscv_vrgather_vv_u32m2_tum
#define vrgather_vx_u32m2_tuma __riscv_vrgather_vx_u32m2_tum
#define vrgather_vv_u32m4_tuma __riscv_vrgather_vv_u32m4_tum
#define vrgather_vx_u32m4_tuma __riscv_vrgather_vx_u32m4_tum
#define vrgather_vv_u32m8_tuma __riscv_vrgather_vv_u32m8_tum
#define vrgather_vx_u32m8_tuma __riscv_vrgather_vx_u32m8_tum
#define vrgather_vv_u64m1_tuma __riscv_vrgather_vv_u64m1_tum
#define vrgather_vx_u64m1_tuma __riscv_vrgather_vx_u64m1_tum
#define vrgather_vv_u64m2_tuma __riscv_vrgather_vv_u64m2_tum
#define vrgather_vx_u64m2_tuma __riscv_vrgather_vx_u64m2_tum
#define vrgather_vv_u64m4_tuma __riscv_vrgather_vv_u64m4_tum
#define vrgather_vx_u64m4_tuma __riscv_vrgather_vx_u64m4_tum
#define vrgather_vv_u64m8_tuma __riscv_vrgather_vv_u64m8_tum
#define vrgather_vx_u64m8_tuma __riscv_vrgather_vx_u64m8_tum
#define vrgatherei16_vv_u8mf8_tuma __riscv_vrgatherei16_vv_u8mf8_tum
#define vrgatherei16_vv_u8mf4_tuma __riscv_vrgatherei16_vv_u8mf4_tum
#define vrgatherei16_vv_u8mf2_tuma __riscv_vrgatherei16_vv_u8mf2_tum
#define vrgatherei16_vv_u8m1_tuma __riscv_vrgatherei16_vv_u8m1_tum
#define vrgatherei16_vv_u8m2_tuma __riscv_vrgatherei16_vv_u8m2_tum
#define vrgatherei16_vv_u8m4_tuma __riscv_vrgatherei16_vv_u8m4_tum
#define vrgatherei16_vv_u16mf4_tuma __riscv_vrgatherei16_vv_u16mf4_tum
#define vrgatherei16_vv_u16mf2_tuma __riscv_vrgatherei16_vv_u16mf2_tum
#define vrgatherei16_vv_u16m1_tuma __riscv_vrgatherei16_vv_u16m1_tum
#define vrgatherei16_vv_u16m2_tuma __riscv_vrgatherei16_vv_u16m2_tum
#define vrgatherei16_vv_u16m4_tuma __riscv_vrgatherei16_vv_u16m4_tum
#define vrgatherei16_vv_u16m8_tuma __riscv_vrgatherei16_vv_u16m8_tum
#define vrgatherei16_vv_u32mf2_tuma __riscv_vrgatherei16_vv_u32mf2_tum
#define vrgatherei16_vv_u32m1_tuma __riscv_vrgatherei16_vv_u32m1_tum
#define vrgatherei16_vv_u32m2_tuma __riscv_vrgatherei16_vv_u32m2_tum
#define vrgatherei16_vv_u32m4_tuma __riscv_vrgatherei16_vv_u32m4_tum
#define vrgatherei16_vv_u32m8_tuma __riscv_vrgatherei16_vv_u32m8_tum
#define vrgatherei16_vv_u64m1_tuma __riscv_vrgatherei16_vv_u64m1_tum
#define vrgatherei16_vv_u64m2_tuma __riscv_vrgatherei16_vv_u64m2_tum
#define vrgatherei16_vv_u64m4_tuma __riscv_vrgatherei16_vv_u64m4_tum
#define vrgatherei16_vv_u64m8_tuma __riscv_vrgatherei16_vv_u64m8_tum
// masked functions
#define vrgather_vv_f16mf4_tumu __riscv_vrgather_vv_f16mf4_tumu
#define vrgather_vx_f16mf4_tumu __riscv_vrgather_vx_f16mf4_tumu
#define vrgather_vv_f16mf2_tumu __riscv_vrgather_vv_f16mf2_tumu
#define vrgather_vx_f16mf2_tumu __riscv_vrgather_vx_f16mf2_tumu
#define vrgather_vv_f16m1_tumu __riscv_vrgather_vv_f16m1_tumu
#define vrgather_vx_f16m1_tumu __riscv_vrgather_vx_f16m1_tumu
#define vrgather_vv_f16m2_tumu __riscv_vrgather_vv_f16m2_tumu
#define vrgather_vx_f16m2_tumu __riscv_vrgather_vx_f16m2_tumu
#define vrgather_vv_f16m4_tumu __riscv_vrgather_vv_f16m4_tumu
#define vrgather_vx_f16m4_tumu __riscv_vrgather_vx_f16m4_tumu
#define vrgather_vv_f16m8_tumu __riscv_vrgather_vv_f16m8_tumu
#define vrgather_vx_f16m8_tumu __riscv_vrgather_vx_f16m8_tumu
#define vrgather_vv_f32mf2_tumu __riscv_vrgather_vv_f32mf2_tumu
#define vrgather_vx_f32mf2_tumu __riscv_vrgather_vx_f32mf2_tumu
#define vrgather_vv_f32m1_tumu __riscv_vrgather_vv_f32m1_tumu
#define vrgather_vx_f32m1_tumu __riscv_vrgather_vx_f32m1_tumu
#define vrgather_vv_f32m2_tumu __riscv_vrgather_vv_f32m2_tumu
#define vrgather_vx_f32m2_tumu __riscv_vrgather_vx_f32m2_tumu
#define vrgather_vv_f32m4_tumu __riscv_vrgather_vv_f32m4_tumu
#define vrgather_vx_f32m4_tumu __riscv_vrgather_vx_f32m4_tumu
#define vrgather_vv_f32m8_tumu __riscv_vrgather_vv_f32m8_tumu
#define vrgather_vx_f32m8_tumu __riscv_vrgather_vx_f32m8_tumu
#define vrgather_vv_f64m1_tumu __riscv_vrgather_vv_f64m1_tumu
#define vrgather_vx_f64m1_tumu __riscv_vrgather_vx_f64m1_tumu
#define vrgather_vv_f64m2_tumu __riscv_vrgather_vv_f64m2_tumu
#define vrgather_vx_f64m2_tumu __riscv_vrgather_vx_f64m2_tumu
#define vrgather_vv_f64m4_tumu __riscv_vrgather_vv_f64m4_tumu
#define vrgather_vx_f64m4_tumu __riscv_vrgather_vx_f64m4_tumu
#define vrgather_vv_f64m8_tumu __riscv_vrgather_vv_f64m8_tumu
#define vrgather_vx_f64m8_tumu __riscv_vrgather_vx_f64m8_tumu
#define vrgatherei16_vv_f16mf4_tumu __riscv_vrgatherei16_vv_f16mf4_tumu
#define vrgatherei16_vv_f16mf2_tumu __riscv_vrgatherei16_vv_f16mf2_tumu
#define vrgatherei16_vv_f16m1_tumu __riscv_vrgatherei16_vv_f16m1_tumu
#define vrgatherei16_vv_f16m2_tumu __riscv_vrgatherei16_vv_f16m2_tumu
#define vrgatherei16_vv_f16m4_tumu __riscv_vrgatherei16_vv_f16m4_tumu
#define vrgatherei16_vv_f16m8_tumu __riscv_vrgatherei16_vv_f16m8_tumu
#define vrgatherei16_vv_f32mf2_tumu __riscv_vrgatherei16_vv_f32mf2_tumu
#define vrgatherei16_vv_f32m1_tumu __riscv_vrgatherei16_vv_f32m1_tumu
#define vrgatherei16_vv_f32m2_tumu __riscv_vrgatherei16_vv_f32m2_tumu
#define vrgatherei16_vv_f32m4_tumu __riscv_vrgatherei16_vv_f32m4_tumu
#define vrgatherei16_vv_f32m8_tumu __riscv_vrgatherei16_vv_f32m8_tumu
#define vrgatherei16_vv_f64m1_tumu __riscv_vrgatherei16_vv_f64m1_tumu
#define vrgatherei16_vv_f64m2_tumu __riscv_vrgatherei16_vv_f64m2_tumu
#define vrgatherei16_vv_f64m4_tumu __riscv_vrgatherei16_vv_f64m4_tumu
#define vrgatherei16_vv_f64m8_tumu __riscv_vrgatherei16_vv_f64m8_tumu
#define vrgather_vv_i8mf8_tumu __riscv_vrgather_vv_i8mf8_tumu
#define vrgather_vx_i8mf8_tumu __riscv_vrgather_vx_i8mf8_tumu
#define vrgather_vv_i8mf4_tumu __riscv_vrgather_vv_i8mf4_tumu
#define vrgather_vx_i8mf4_tumu __riscv_vrgather_vx_i8mf4_tumu
#define vrgather_vv_i8mf2_tumu __riscv_vrgather_vv_i8mf2_tumu
#define vrgather_vx_i8mf2_tumu __riscv_vrgather_vx_i8mf2_tumu
#define vrgather_vv_i8m1_tumu __riscv_vrgather_vv_i8m1_tumu
#define vrgather_vx_i8m1_tumu __riscv_vrgather_vx_i8m1_tumu
#define vrgather_vv_i8m2_tumu __riscv_vrgather_vv_i8m2_tumu
#define vrgather_vx_i8m2_tumu __riscv_vrgather_vx_i8m2_tumu
#define vrgather_vv_i8m4_tumu __riscv_vrgather_vv_i8m4_tumu
#define vrgather_vx_i8m4_tumu __riscv_vrgather_vx_i8m4_tumu
#define vrgather_vv_i8m8_tumu __riscv_vrgather_vv_i8m8_tumu
#define vrgather_vx_i8m8_tumu __riscv_vrgather_vx_i8m8_tumu
#define vrgather_vv_i16mf4_tumu __riscv_vrgather_vv_i16mf4_tumu
#define vrgather_vx_i16mf4_tumu __riscv_vrgather_vx_i16mf4_tumu
#define vrgather_vv_i16mf2_tumu __riscv_vrgather_vv_i16mf2_tumu
#define vrgather_vx_i16mf2_tumu __riscv_vrgather_vx_i16mf2_tumu
#define vrgather_vv_i16m1_tumu __riscv_vrgather_vv_i16m1_tumu
#define vrgather_vx_i16m1_tumu __riscv_vrgather_vx_i16m1_tumu
#define vrgather_vv_i16m2_tumu __riscv_vrgather_vv_i16m2_tumu
#define vrgather_vx_i16m2_tumu __riscv_vrgather_vx_i16m2_tumu
#define vrgather_vv_i16m4_tumu __riscv_vrgather_vv_i16m4_tumu
#define vrgather_vx_i16m4_tumu __riscv_vrgather_vx_i16m4_tumu
#define vrgather_vv_i16m8_tumu __riscv_vrgather_vv_i16m8_tumu
#define vrgather_vx_i16m8_tumu __riscv_vrgather_vx_i16m8_tumu
#define vrgather_vv_i32mf2_tumu __riscv_vrgather_vv_i32mf2_tumu
#define vrgather_vx_i32mf2_tumu __riscv_vrgather_vx_i32mf2_tumu
#define vrgather_vv_i32m1_tumu __riscv_vrgather_vv_i32m1_tumu
#define vrgather_vx_i32m1_tumu __riscv_vrgather_vx_i32m1_tumu
#define vrgather_vv_i32m2_tumu __riscv_vrgather_vv_i32m2_tumu
#define vrgather_vx_i32m2_tumu __riscv_vrgather_vx_i32m2_tumu
#define vrgather_vv_i32m4_tumu __riscv_vrgather_vv_i32m4_tumu
#define vrgather_vx_i32m4_tumu __riscv_vrgather_vx_i32m4_tumu
#define vrgather_vv_i32m8_tumu __riscv_vrgather_vv_i32m8_tumu
#define vrgather_vx_i32m8_tumu __riscv_vrgather_vx_i32m8_tumu
#define vrgather_vv_i64m1_tumu __riscv_vrgather_vv_i64m1_tumu
#define vrgather_vx_i64m1_tumu __riscv_vrgather_vx_i64m1_tumu
#define vrgather_vv_i64m2_tumu __riscv_vrgather_vv_i64m2_tumu
#define vrgather_vx_i64m2_tumu __riscv_vrgather_vx_i64m2_tumu
#define vrgather_vv_i64m4_tumu __riscv_vrgather_vv_i64m4_tumu
#define vrgather_vx_i64m4_tumu __riscv_vrgather_vx_i64m4_tumu
#define vrgather_vv_i64m8_tumu __riscv_vrgather_vv_i64m8_tumu
#define vrgather_vx_i64m8_tumu __riscv_vrgather_vx_i64m8_tumu
#define vrgatherei16_vv_i8mf8_tumu __riscv_vrgatherei16_vv_i8mf8_tumu
#define vrgatherei16_vv_i8mf4_tumu __riscv_vrgatherei16_vv_i8mf4_tumu
#define vrgatherei16_vv_i8mf2_tumu __riscv_vrgatherei16_vv_i8mf2_tumu
#define vrgatherei16_vv_i8m1_tumu __riscv_vrgatherei16_vv_i8m1_tumu
#define vrgatherei16_vv_i8m2_tumu __riscv_vrgatherei16_vv_i8m2_tumu
#define vrgatherei16_vv_i8m4_tumu __riscv_vrgatherei16_vv_i8m4_tumu
#define vrgatherei16_vv_i16mf4_tumu __riscv_vrgatherei16_vv_i16mf4_tumu
#define vrgatherei16_vv_i16mf2_tumu __riscv_vrgatherei16_vv_i16mf2_tumu
#define vrgatherei16_vv_i16m1_tumu __riscv_vrgatherei16_vv_i16m1_tumu
#define vrgatherei16_vv_i16m2_tumu __riscv_vrgatherei16_vv_i16m2_tumu
#define vrgatherei16_vv_i16m4_tumu __riscv_vrgatherei16_vv_i16m4_tumu
#define vrgatherei16_vv_i16m8_tumu __riscv_vrgatherei16_vv_i16m8_tumu
#define vrgatherei16_vv_i32mf2_tumu __riscv_vrgatherei16_vv_i32mf2_tumu
#define vrgatherei16_vv_i32m1_tumu __riscv_vrgatherei16_vv_i32m1_tumu
#define vrgatherei16_vv_i32m2_tumu __riscv_vrgatherei16_vv_i32m2_tumu
#define vrgatherei16_vv_i32m4_tumu __riscv_vrgatherei16_vv_i32m4_tumu
#define vrgatherei16_vv_i32m8_tumu __riscv_vrgatherei16_vv_i32m8_tumu
#define vrgatherei16_vv_i64m1_tumu __riscv_vrgatherei16_vv_i64m1_tumu
#define vrgatherei16_vv_i64m2_tumu __riscv_vrgatherei16_vv_i64m2_tumu
#define vrgatherei16_vv_i64m4_tumu __riscv_vrgatherei16_vv_i64m4_tumu
#define vrgatherei16_vv_i64m8_tumu __riscv_vrgatherei16_vv_i64m8_tumu
#define vrgather_vv_u8mf8_tumu __riscv_vrgather_vv_u8mf8_tumu
#define vrgather_vx_u8mf8_tumu __riscv_vrgather_vx_u8mf8_tumu
#define vrgather_vv_u8mf4_tumu __riscv_vrgather_vv_u8mf4_tumu
#define vrgather_vx_u8mf4_tumu __riscv_vrgather_vx_u8mf4_tumu
#define vrgather_vv_u8mf2_tumu __riscv_vrgather_vv_u8mf2_tumu
#define vrgather_vx_u8mf2_tumu __riscv_vrgather_vx_u8mf2_tumu
#define vrgather_vv_u8m1_tumu __riscv_vrgather_vv_u8m1_tumu
#define vrgather_vx_u8m1_tumu __riscv_vrgather_vx_u8m1_tumu
#define vrgather_vv_u8m2_tumu __riscv_vrgather_vv_u8m2_tumu
#define vrgather_vx_u8m2_tumu __riscv_vrgather_vx_u8m2_tumu
#define vrgather_vv_u8m4_tumu __riscv_vrgather_vv_u8m4_tumu
#define vrgather_vx_u8m4_tumu __riscv_vrgather_vx_u8m4_tumu
#define vrgather_vv_u8m8_tumu __riscv_vrgather_vv_u8m8_tumu
#define vrgather_vx_u8m8_tumu __riscv_vrgather_vx_u8m8_tumu
#define vrgather_vv_u16mf4_tumu __riscv_vrgather_vv_u16mf4_tumu
#define vrgather_vx_u16mf4_tumu __riscv_vrgather_vx_u16mf4_tumu
#define vrgather_vv_u16mf2_tumu __riscv_vrgather_vv_u16mf2_tumu
#define vrgather_vx_u16mf2_tumu __riscv_vrgather_vx_u16mf2_tumu
#define vrgather_vv_u16m1_tumu __riscv_vrgather_vv_u16m1_tumu
#define vrgather_vx_u16m1_tumu __riscv_vrgather_vx_u16m1_tumu
#define vrgather_vv_u16m2_tumu __riscv_vrgather_vv_u16m2_tumu
#define vrgather_vx_u16m2_tumu __riscv_vrgather_vx_u16m2_tumu
#define vrgather_vv_u16m4_tumu __riscv_vrgather_vv_u16m4_tumu
#define vrgather_vx_u16m4_tumu __riscv_vrgather_vx_u16m4_tumu
#define vrgather_vv_u16m8_tumu __riscv_vrgather_vv_u16m8_tumu
#define vrgather_vx_u16m8_tumu __riscv_vrgather_vx_u16m8_tumu
#define vrgather_vv_u32mf2_tumu __riscv_vrgather_vv_u32mf2_tumu
#define vrgather_vx_u32mf2_tumu __riscv_vrgather_vx_u32mf2_tumu
#define vrgather_vv_u32m1_tumu __riscv_vrgather_vv_u32m1_tumu
#define vrgather_vx_u32m1_tumu __riscv_vrgather_vx_u32m1_tumu
#define vrgather_vv_u32m2_tumu __riscv_vrgather_vv_u32m2_tumu
#define vrgather_vx_u32m2_tumu __riscv_vrgather_vx_u32m2_tumu
#define vrgather_vv_u32m4_tumu __riscv_vrgather_vv_u32m4_tumu
#define vrgather_vx_u32m4_tumu __riscv_vrgather_vx_u32m4_tumu
#define vrgather_vv_u32m8_tumu __riscv_vrgather_vv_u32m8_tumu
#define vrgather_vx_u32m8_tumu __riscv_vrgather_vx_u32m8_tumu
#define vrgather_vv_u64m1_tumu __riscv_vrgather_vv_u64m1_tumu
#define vrgather_vx_u64m1_tumu __riscv_vrgather_vx_u64m1_tumu
#define vrgather_vv_u64m2_tumu __riscv_vrgather_vv_u64m2_tumu
#define vrgather_vx_u64m2_tumu __riscv_vrgather_vx_u64m2_tumu
#define vrgather_vv_u64m4_tumu __riscv_vrgather_vv_u64m4_tumu
#define vrgather_vx_u64m4_tumu __riscv_vrgather_vx_u64m4_tumu
#define vrgather_vv_u64m8_tumu __riscv_vrgather_vv_u64m8_tumu
#define vrgather_vx_u64m8_tumu __riscv_vrgather_vx_u64m8_tumu
#define vrgatherei16_vv_u8mf8_tumu __riscv_vrgatherei16_vv_u8mf8_tumu
#define vrgatherei16_vv_u8mf4_tumu __riscv_vrgatherei16_vv_u8mf4_tumu
#define vrgatherei16_vv_u8mf2_tumu __riscv_vrgatherei16_vv_u8mf2_tumu
#define vrgatherei16_vv_u8m1_tumu __riscv_vrgatherei16_vv_u8m1_tumu
#define vrgatherei16_vv_u8m2_tumu __riscv_vrgatherei16_vv_u8m2_tumu
#define vrgatherei16_vv_u8m4_tumu __riscv_vrgatherei16_vv_u8m4_tumu
#define vrgatherei16_vv_u16mf4_tumu __riscv_vrgatherei16_vv_u16mf4_tumu
#define vrgatherei16_vv_u16mf2_tumu __riscv_vrgatherei16_vv_u16mf2_tumu
#define vrgatherei16_vv_u16m1_tumu __riscv_vrgatherei16_vv_u16m1_tumu
#define vrgatherei16_vv_u16m2_tumu __riscv_vrgatherei16_vv_u16m2_tumu
#define vrgatherei16_vv_u16m4_tumu __riscv_vrgatherei16_vv_u16m4_tumu
#define vrgatherei16_vv_u16m8_tumu __riscv_vrgatherei16_vv_u16m8_tumu
#define vrgatherei16_vv_u32mf2_tumu __riscv_vrgatherei16_vv_u32mf2_tumu
#define vrgatherei16_vv_u32m1_tumu __riscv_vrgatherei16_vv_u32m1_tumu
#define vrgatherei16_vv_u32m2_tumu __riscv_vrgatherei16_vv_u32m2_tumu
#define vrgatherei16_vv_u32m4_tumu __riscv_vrgatherei16_vv_u32m4_tumu
#define vrgatherei16_vv_u32m8_tumu __riscv_vrgatherei16_vv_u32m8_tumu
#define vrgatherei16_vv_u64m1_tumu __riscv_vrgatherei16_vv_u64m1_tumu
#define vrgatherei16_vv_u64m2_tumu __riscv_vrgatherei16_vv_u64m2_tumu
#define vrgatherei16_vv_u64m4_tumu __riscv_vrgatherei16_vv_u64m4_tumu
#define vrgatherei16_vv_u64m8_tumu __riscv_vrgatherei16_vv_u64m8_tumu
// masked functions
#define vrgather_vv_f16mf4_tama __riscv_vrgather_vv_f16mf4_m
#define vrgather_vx_f16mf4_tama __riscv_vrgather_vx_f16mf4_m
#define vrgather_vv_f16mf2_tama __riscv_vrgather_vv_f16mf2_m
#define vrgather_vx_f16mf2_tama __riscv_vrgather_vx_f16mf2_m
#define vrgather_vv_f16m1_tama __riscv_vrgather_vv_f16m1_m
#define vrgather_vx_f16m1_tama __riscv_vrgather_vx_f16m1_m
#define vrgather_vv_f16m2_tama __riscv_vrgather_vv_f16m2_m
#define vrgather_vx_f16m2_tama __riscv_vrgather_vx_f16m2_m
#define vrgather_vv_f16m4_tama __riscv_vrgather_vv_f16m4_m
#define vrgather_vx_f16m4_tama __riscv_vrgather_vx_f16m4_m
#define vrgather_vv_f16m8_tama __riscv_vrgather_vv_f16m8_m
#define vrgather_vx_f16m8_tama __riscv_vrgather_vx_f16m8_m
#define vrgather_vv_f32mf2_tama __riscv_vrgather_vv_f32mf2_m
#define vrgather_vx_f32mf2_tama __riscv_vrgather_vx_f32mf2_m
#define vrgather_vv_f32m1_tama __riscv_vrgather_vv_f32m1_m
#define vrgather_vx_f32m1_tama __riscv_vrgather_vx_f32m1_m
#define vrgather_vv_f32m2_tama __riscv_vrgather_vv_f32m2_m
#define vrgather_vx_f32m2_tama __riscv_vrgather_vx_f32m2_m
#define vrgather_vv_f32m4_tama __riscv_vrgather_vv_f32m4_m
#define vrgather_vx_f32m4_tama __riscv_vrgather_vx_f32m4_m
#define vrgather_vv_f32m8_tama __riscv_vrgather_vv_f32m8_m
#define vrgather_vx_f32m8_tama __riscv_vrgather_vx_f32m8_m
#define vrgather_vv_f64m1_tama __riscv_vrgather_vv_f64m1_m
#define vrgather_vx_f64m1_tama __riscv_vrgather_vx_f64m1_m
#define vrgather_vv_f64m2_tama __riscv_vrgather_vv_f64m2_m
#define vrgather_vx_f64m2_tama __riscv_vrgather_vx_f64m2_m
#define vrgather_vv_f64m4_tama __riscv_vrgather_vv_f64m4_m
#define vrgather_vx_f64m4_tama __riscv_vrgather_vx_f64m4_m
#define vrgather_vv_f64m8_tama __riscv_vrgather_vv_f64m8_m
#define vrgather_vx_f64m8_tama __riscv_vrgather_vx_f64m8_m
#define vrgatherei16_vv_f16mf4_tama __riscv_vrgatherei16_vv_f16mf4_m
#define vrgatherei16_vv_f16mf2_tama __riscv_vrgatherei16_vv_f16mf2_m
#define vrgatherei16_vv_f16m1_tama __riscv_vrgatherei16_vv_f16m1_m
#define vrgatherei16_vv_f16m2_tama __riscv_vrgatherei16_vv_f16m2_m
#define vrgatherei16_vv_f16m4_tama __riscv_vrgatherei16_vv_f16m4_m
#define vrgatherei16_vv_f16m8_tama __riscv_vrgatherei16_vv_f16m8_m
#define vrgatherei16_vv_f32mf2_tama __riscv_vrgatherei16_vv_f32mf2_m
#define vrgatherei16_vv_f32m1_tama __riscv_vrgatherei16_vv_f32m1_m
#define vrgatherei16_vv_f32m2_tama __riscv_vrgatherei16_vv_f32m2_m
#define vrgatherei16_vv_f32m4_tama __riscv_vrgatherei16_vv_f32m4_m
#define vrgatherei16_vv_f32m8_tama __riscv_vrgatherei16_vv_f32m8_m
#define vrgatherei16_vv_f64m1_tama __riscv_vrgatherei16_vv_f64m1_m
#define vrgatherei16_vv_f64m2_tama __riscv_vrgatherei16_vv_f64m2_m
#define vrgatherei16_vv_f64m4_tama __riscv_vrgatherei16_vv_f64m4_m
#define vrgatherei16_vv_f64m8_tama __riscv_vrgatherei16_vv_f64m8_m
#define vrgather_vv_i8mf8_tama __riscv_vrgather_vv_i8mf8_m
#define vrgather_vx_i8mf8_tama __riscv_vrgather_vx_i8mf8_m
#define vrgather_vv_i8mf4_tama __riscv_vrgather_vv_i8mf4_m
#define vrgather_vx_i8mf4_tama __riscv_vrgather_vx_i8mf4_m
#define vrgather_vv_i8mf2_tama __riscv_vrgather_vv_i8mf2_m
#define vrgather_vx_i8mf2_tama __riscv_vrgather_vx_i8mf2_m
#define vrgather_vv_i8m1_tama __riscv_vrgather_vv_i8m1_m
#define vrgather_vx_i8m1_tama __riscv_vrgather_vx_i8m1_m
#define vrgather_vv_i8m2_tama __riscv_vrgather_vv_i8m2_m
#define vrgather_vx_i8m2_tama __riscv_vrgather_vx_i8m2_m
#define vrgather_vv_i8m4_tama __riscv_vrgather_vv_i8m4_m
#define vrgather_vx_i8m4_tama __riscv_vrgather_vx_i8m4_m
#define vrgather_vv_i8m8_tama __riscv_vrgather_vv_i8m8_m
#define vrgather_vx_i8m8_tama __riscv_vrgather_vx_i8m8_m
#define vrgather_vv_i16mf4_tama __riscv_vrgather_vv_i16mf4_m
#define vrgather_vx_i16mf4_tama __riscv_vrgather_vx_i16mf4_m
#define vrgather_vv_i16mf2_tama __riscv_vrgather_vv_i16mf2_m
#define vrgather_vx_i16mf2_tama __riscv_vrgather_vx_i16mf2_m
#define vrgather_vv_i16m1_tama __riscv_vrgather_vv_i16m1_m
#define vrgather_vx_i16m1_tama __riscv_vrgather_vx_i16m1_m
#define vrgather_vv_i16m2_tama __riscv_vrgather_vv_i16m2_m
#define vrgather_vx_i16m2_tama __riscv_vrgather_vx_i16m2_m
#define vrgather_vv_i16m4_tama __riscv_vrgather_vv_i16m4_m
#define vrgather_vx_i16m4_tama __riscv_vrgather_vx_i16m4_m
#define vrgather_vv_i16m8_tama __riscv_vrgather_vv_i16m8_m
#define vrgather_vx_i16m8_tama __riscv_vrgather_vx_i16m8_m
#define vrgather_vv_i32mf2_tama __riscv_vrgather_vv_i32mf2_m
#define vrgather_vx_i32mf2_tama __riscv_vrgather_vx_i32mf2_m
#define vrgather_vv_i32m1_tama __riscv_vrgather_vv_i32m1_m
#define vrgather_vx_i32m1_tama __riscv_vrgather_vx_i32m1_m
#define vrgather_vv_i32m2_tama __riscv_vrgather_vv_i32m2_m
#define vrgather_vx_i32m2_tama __riscv_vrgather_vx_i32m2_m
#define vrgather_vv_i32m4_tama __riscv_vrgather_vv_i32m4_m
#define vrgather_vx_i32m4_tama __riscv_vrgather_vx_i32m4_m
#define vrgather_vv_i32m8_tama __riscv_vrgather_vv_i32m8_m
#define vrgather_vx_i32m8_tama __riscv_vrgather_vx_i32m8_m
#define vrgather_vv_i64m1_tama __riscv_vrgather_vv_i64m1_m
#define vrgather_vx_i64m1_tama __riscv_vrgather_vx_i64m1_m
#define vrgather_vv_i64m2_tama __riscv_vrgather_vv_i64m2_m
#define vrgather_vx_i64m2_tama __riscv_vrgather_vx_i64m2_m
#define vrgather_vv_i64m4_tama __riscv_vrgather_vv_i64m4_m
#define vrgather_vx_i64m4_tama __riscv_vrgather_vx_i64m4_m
#define vrgather_vv_i64m8_tama __riscv_vrgather_vv_i64m8_m
#define vrgather_vx_i64m8_tama __riscv_vrgather_vx_i64m8_m
#define vrgatherei16_vv_i8mf8_tama __riscv_vrgatherei16_vv_i8mf8_m
#define vrgatherei16_vv_i8mf4_tama __riscv_vrgatherei16_vv_i8mf4_m
#define vrgatherei16_vv_i8mf2_tama __riscv_vrgatherei16_vv_i8mf2_m
#define vrgatherei16_vv_i8m1_tama __riscv_vrgatherei16_vv_i8m1_m
#define vrgatherei16_vv_i8m2_tama __riscv_vrgatherei16_vv_i8m2_m
#define vrgatherei16_vv_i8m4_tama __riscv_vrgatherei16_vv_i8m4_m
#define vrgatherei16_vv_i16mf4_tama __riscv_vrgatherei16_vv_i16mf4_m
#define vrgatherei16_vv_i16mf2_tama __riscv_vrgatherei16_vv_i16mf2_m
#define vrgatherei16_vv_i16m1_tama __riscv_vrgatherei16_vv_i16m1_m
#define vrgatherei16_vv_i16m2_tama __riscv_vrgatherei16_vv_i16m2_m
#define vrgatherei16_vv_i16m4_tama __riscv_vrgatherei16_vv_i16m4_m
#define vrgatherei16_vv_i16m8_tama __riscv_vrgatherei16_vv_i16m8_m
#define vrgatherei16_vv_i32mf2_tama __riscv_vrgatherei16_vv_i32mf2_m
#define vrgatherei16_vv_i32m1_tama __riscv_vrgatherei16_vv_i32m1_m
#define vrgatherei16_vv_i32m2_tama __riscv_vrgatherei16_vv_i32m2_m
#define vrgatherei16_vv_i32m4_tama __riscv_vrgatherei16_vv_i32m4_m
#define vrgatherei16_vv_i32m8_tama __riscv_vrgatherei16_vv_i32m8_m
#define vrgatherei16_vv_i64m1_tama __riscv_vrgatherei16_vv_i64m1_m
#define vrgatherei16_vv_i64m2_tama __riscv_vrgatherei16_vv_i64m2_m
#define vrgatherei16_vv_i64m4_tama __riscv_vrgatherei16_vv_i64m4_m
#define vrgatherei16_vv_i64m8_tama __riscv_vrgatherei16_vv_i64m8_m
#define vrgather_vv_u8mf8_tama __riscv_vrgather_vv_u8mf8_m
#define vrgather_vx_u8mf8_tama __riscv_vrgather_vx_u8mf8_m
#define vrgather_vv_u8mf4_tama __riscv_vrgather_vv_u8mf4_m
#define vrgather_vx_u8mf4_tama __riscv_vrgather_vx_u8mf4_m
#define vrgather_vv_u8mf2_tama __riscv_vrgather_vv_u8mf2_m
#define vrgather_vx_u8mf2_tama __riscv_vrgather_vx_u8mf2_m
#define vrgather_vv_u8m1_tama __riscv_vrgather_vv_u8m1_m
#define vrgather_vx_u8m1_tama __riscv_vrgather_vx_u8m1_m
#define vrgather_vv_u8m2_tama __riscv_vrgather_vv_u8m2_m
#define vrgather_vx_u8m2_tama __riscv_vrgather_vx_u8m2_m
#define vrgather_vv_u8m4_tama __riscv_vrgather_vv_u8m4_m
#define vrgather_vx_u8m4_tama __riscv_vrgather_vx_u8m4_m
#define vrgather_vv_u8m8_tama __riscv_vrgather_vv_u8m8_m
#define vrgather_vx_u8m8_tama __riscv_vrgather_vx_u8m8_m
#define vrgather_vv_u16mf4_tama __riscv_vrgather_vv_u16mf4_m
#define vrgather_vx_u16mf4_tama __riscv_vrgather_vx_u16mf4_m
#define vrgather_vv_u16mf2_tama __riscv_vrgather_vv_u16mf2_m
#define vrgather_vx_u16mf2_tama __riscv_vrgather_vx_u16mf2_m
#define vrgather_vv_u16m1_tama __riscv_vrgather_vv_u16m1_m
#define vrgather_vx_u16m1_tama __riscv_vrgather_vx_u16m1_m
#define vrgather_vv_u16m2_tama __riscv_vrgather_vv_u16m2_m
#define vrgather_vx_u16m2_tama __riscv_vrgather_vx_u16m2_m
#define vrgather_vv_u16m4_tama __riscv_vrgather_vv_u16m4_m
#define vrgather_vx_u16m4_tama __riscv_vrgather_vx_u16m4_m
#define vrgather_vv_u16m8_tama __riscv_vrgather_vv_u16m8_m
#define vrgather_vx_u16m8_tama __riscv_vrgather_vx_u16m8_m
#define vrgather_vv_u32mf2_tama __riscv_vrgather_vv_u32mf2_m
#define vrgather_vx_u32mf2_tama __riscv_vrgather_vx_u32mf2_m
#define vrgather_vv_u32m1_tama __riscv_vrgather_vv_u32m1_m
#define vrgather_vx_u32m1_tama __riscv_vrgather_vx_u32m1_m
#define vrgather_vv_u32m2_tama __riscv_vrgather_vv_u32m2_m
#define vrgather_vx_u32m2_tama __riscv_vrgather_vx_u32m2_m
#define vrgather_vv_u32m4_tama __riscv_vrgather_vv_u32m4_m
#define vrgather_vx_u32m4_tama __riscv_vrgather_vx_u32m4_m
#define vrgather_vv_u32m8_tama __riscv_vrgather_vv_u32m8_m
#define vrgather_vx_u32m8_tama __riscv_vrgather_vx_u32m8_m
#define vrgather_vv_u64m1_tama __riscv_vrgather_vv_u64m1_m
#define vrgather_vx_u64m1_tama __riscv_vrgather_vx_u64m1_m
#define vrgather_vv_u64m2_tama __riscv_vrgather_vv_u64m2_m
#define vrgather_vx_u64m2_tama __riscv_vrgather_vx_u64m2_m
#define vrgather_vv_u64m4_tama __riscv_vrgather_vv_u64m4_m
#define vrgather_vx_u64m4_tama __riscv_vrgather_vx_u64m4_m
#define vrgather_vv_u64m8_tama __riscv_vrgather_vv_u64m8_m
#define vrgather_vx_u64m8_tama __riscv_vrgather_vx_u64m8_m
#define vrgatherei16_vv_u8mf8_tama __riscv_vrgatherei16_vv_u8mf8_m
#define vrgatherei16_vv_u8mf4_tama __riscv_vrgatherei16_vv_u8mf4_m
#define vrgatherei16_vv_u8mf2_tama __riscv_vrgatherei16_vv_u8mf2_m
#define vrgatherei16_vv_u8m1_tama __riscv_vrgatherei16_vv_u8m1_m
#define vrgatherei16_vv_u8m2_tama __riscv_vrgatherei16_vv_u8m2_m
#define vrgatherei16_vv_u8m4_tama __riscv_vrgatherei16_vv_u8m4_m
#define vrgatherei16_vv_u16mf4_tama __riscv_vrgatherei16_vv_u16mf4_m
#define vrgatherei16_vv_u16mf2_tama __riscv_vrgatherei16_vv_u16mf2_m
#define vrgatherei16_vv_u16m1_tama __riscv_vrgatherei16_vv_u16m1_m
#define vrgatherei16_vv_u16m2_tama __riscv_vrgatherei16_vv_u16m2_m
#define vrgatherei16_vv_u16m4_tama __riscv_vrgatherei16_vv_u16m4_m
#define vrgatherei16_vv_u16m8_tama __riscv_vrgatherei16_vv_u16m8_m
#define vrgatherei16_vv_u32mf2_tama __riscv_vrgatherei16_vv_u32mf2_m
#define vrgatherei16_vv_u32m1_tama __riscv_vrgatherei16_vv_u32m1_m
#define vrgatherei16_vv_u32m2_tama __riscv_vrgatherei16_vv_u32m2_m
#define vrgatherei16_vv_u32m4_tama __riscv_vrgatherei16_vv_u32m4_m
#define vrgatherei16_vv_u32m8_tama __riscv_vrgatherei16_vv_u32m8_m
#define vrgatherei16_vv_u64m1_tama __riscv_vrgatherei16_vv_u64m1_m
#define vrgatherei16_vv_u64m2_tama __riscv_vrgatherei16_vv_u64m2_m
#define vrgatherei16_vv_u64m4_tama __riscv_vrgatherei16_vv_u64m4_m
#define vrgatherei16_vv_u64m8_tama __riscv_vrgatherei16_vv_u64m8_m
// masked functions
#define vrgather_vv_f16mf4_tamu __riscv_vrgather_vv_f16mf4_mu
#define vrgather_vx_f16mf4_tamu __riscv_vrgather_vx_f16mf4_mu
#define vrgather_vv_f16mf2_tamu __riscv_vrgather_vv_f16mf2_mu
#define vrgather_vx_f16mf2_tamu __riscv_vrgather_vx_f16mf2_mu
#define vrgather_vv_f16m1_tamu __riscv_vrgather_vv_f16m1_mu
#define vrgather_vx_f16m1_tamu __riscv_vrgather_vx_f16m1_mu
#define vrgather_vv_f16m2_tamu __riscv_vrgather_vv_f16m2_mu
#define vrgather_vx_f16m2_tamu __riscv_vrgather_vx_f16m2_mu
#define vrgather_vv_f16m4_tamu __riscv_vrgather_vv_f16m4_mu
#define vrgather_vx_f16m4_tamu __riscv_vrgather_vx_f16m4_mu
#define vrgather_vv_f16m8_tamu __riscv_vrgather_vv_f16m8_mu
#define vrgather_vx_f16m8_tamu __riscv_vrgather_vx_f16m8_mu
#define vrgather_vv_f32mf2_tamu __riscv_vrgather_vv_f32mf2_mu
#define vrgather_vx_f32mf2_tamu __riscv_vrgather_vx_f32mf2_mu
#define vrgather_vv_f32m1_tamu __riscv_vrgather_vv_f32m1_mu
#define vrgather_vx_f32m1_tamu __riscv_vrgather_vx_f32m1_mu
#define vrgather_vv_f32m2_tamu __riscv_vrgather_vv_f32m2_mu
#define vrgather_vx_f32m2_tamu __riscv_vrgather_vx_f32m2_mu
#define vrgather_vv_f32m4_tamu __riscv_vrgather_vv_f32m4_mu
#define vrgather_vx_f32m4_tamu __riscv_vrgather_vx_f32m4_mu
#define vrgather_vv_f32m8_tamu __riscv_vrgather_vv_f32m8_mu
#define vrgather_vx_f32m8_tamu __riscv_vrgather_vx_f32m8_mu
#define vrgather_vv_f64m1_tamu __riscv_vrgather_vv_f64m1_mu
#define vrgather_vx_f64m1_tamu __riscv_vrgather_vx_f64m1_mu
#define vrgather_vv_f64m2_tamu __riscv_vrgather_vv_f64m2_mu
#define vrgather_vx_f64m2_tamu __riscv_vrgather_vx_f64m2_mu
#define vrgather_vv_f64m4_tamu __riscv_vrgather_vv_f64m4_mu
#define vrgather_vx_f64m4_tamu __riscv_vrgather_vx_f64m4_mu
#define vrgather_vv_f64m8_tamu __riscv_vrgather_vv_f64m8_mu
#define vrgather_vx_f64m8_tamu __riscv_vrgather_vx_f64m8_mu
#define vrgatherei16_vv_f16mf4_tamu __riscv_vrgatherei16_vv_f16mf4_mu
#define vrgatherei16_vv_f16mf2_tamu __riscv_vrgatherei16_vv_f16mf2_mu
#define vrgatherei16_vv_f16m1_tamu __riscv_vrgatherei16_vv_f16m1_mu
#define vrgatherei16_vv_f16m2_tamu __riscv_vrgatherei16_vv_f16m2_mu
#define vrgatherei16_vv_f16m4_tamu __riscv_vrgatherei16_vv_f16m4_mu
#define vrgatherei16_vv_f16m8_tamu __riscv_vrgatherei16_vv_f16m8_mu
#define vrgatherei16_vv_f32mf2_tamu __riscv_vrgatherei16_vv_f32mf2_mu
#define vrgatherei16_vv_f32m1_tamu __riscv_vrgatherei16_vv_f32m1_mu
#define vrgatherei16_vv_f32m2_tamu __riscv_vrgatherei16_vv_f32m2_mu
#define vrgatherei16_vv_f32m4_tamu __riscv_vrgatherei16_vv_f32m4_mu
#define vrgatherei16_vv_f32m8_tamu __riscv_vrgatherei16_vv_f32m8_mu
#define vrgatherei16_vv_f64m1_tamu __riscv_vrgatherei16_vv_f64m1_mu
#define vrgatherei16_vv_f64m2_tamu __riscv_vrgatherei16_vv_f64m2_mu
#define vrgatherei16_vv_f64m4_tamu __riscv_vrgatherei16_vv_f64m4_mu
#define vrgatherei16_vv_f64m8_tamu __riscv_vrgatherei16_vv_f64m8_mu
#define vrgather_vv_i8mf8_tamu __riscv_vrgather_vv_i8mf8_mu
#define vrgather_vx_i8mf8_tamu __riscv_vrgather_vx_i8mf8_mu
#define vrgather_vv_i8mf4_tamu __riscv_vrgather_vv_i8mf4_mu
#define vrgather_vx_i8mf4_tamu __riscv_vrgather_vx_i8mf4_mu
#define vrgather_vv_i8mf2_tamu __riscv_vrgather_vv_i8mf2_mu
#define vrgather_vx_i8mf2_tamu __riscv_vrgather_vx_i8mf2_mu
#define vrgather_vv_i8m1_tamu __riscv_vrgather_vv_i8m1_mu
#define vrgather_vx_i8m1_tamu __riscv_vrgather_vx_i8m1_mu
#define vrgather_vv_i8m2_tamu __riscv_vrgather_vv_i8m2_mu
#define vrgather_vx_i8m2_tamu __riscv_vrgather_vx_i8m2_mu
#define vrgather_vv_i8m4_tamu __riscv_vrgather_vv_i8m4_mu
#define vrgather_vx_i8m4_tamu __riscv_vrgather_vx_i8m4_mu
#define vrgather_vv_i8m8_tamu __riscv_vrgather_vv_i8m8_mu
#define vrgather_vx_i8m8_tamu __riscv_vrgather_vx_i8m8_mu
#define vrgather_vv_i16mf4_tamu __riscv_vrgather_vv_i16mf4_mu
#define vrgather_vx_i16mf4_tamu __riscv_vrgather_vx_i16mf4_mu
#define vrgather_vv_i16mf2_tamu __riscv_vrgather_vv_i16mf2_mu
#define vrgather_vx_i16mf2_tamu __riscv_vrgather_vx_i16mf2_mu
#define vrgather_vv_i16m1_tamu __riscv_vrgather_vv_i16m1_mu
#define vrgather_vx_i16m1_tamu __riscv_vrgather_vx_i16m1_mu
#define vrgather_vv_i16m2_tamu __riscv_vrgather_vv_i16m2_mu
#define vrgather_vx_i16m2_tamu __riscv_vrgather_vx_i16m2_mu
#define vrgather_vv_i16m4_tamu __riscv_vrgather_vv_i16m4_mu
#define vrgather_vx_i16m4_tamu __riscv_vrgather_vx_i16m4_mu
#define vrgather_vv_i16m8_tamu __riscv_vrgather_vv_i16m8_mu
#define vrgather_vx_i16m8_tamu __riscv_vrgather_vx_i16m8_mu
#define vrgather_vv_i32mf2_tamu __riscv_vrgather_vv_i32mf2_mu
#define vrgather_vx_i32mf2_tamu __riscv_vrgather_vx_i32mf2_mu
#define vrgather_vv_i32m1_tamu __riscv_vrgather_vv_i32m1_mu
#define vrgather_vx_i32m1_tamu __riscv_vrgather_vx_i32m1_mu
#define vrgather_vv_i32m2_tamu __riscv_vrgather_vv_i32m2_mu
#define vrgather_vx_i32m2_tamu __riscv_vrgather_vx_i32m2_mu
#define vrgather_vv_i32m4_tamu __riscv_vrgather_vv_i32m4_mu
#define vrgather_vx_i32m4_tamu __riscv_vrgather_vx_i32m4_mu
#define vrgather_vv_i32m8_tamu __riscv_vrgather_vv_i32m8_mu
#define vrgather_vx_i32m8_tamu __riscv_vrgather_vx_i32m8_mu
#define vrgather_vv_i64m1_tamu __riscv_vrgather_vv_i64m1_mu
#define vrgather_vx_i64m1_tamu __riscv_vrgather_vx_i64m1_mu
#define vrgather_vv_i64m2_tamu __riscv_vrgather_vv_i64m2_mu
#define vrgather_vx_i64m2_tamu __riscv_vrgather_vx_i64m2_mu
#define vrgather_vv_i64m4_tamu __riscv_vrgather_vv_i64m4_mu
#define vrgather_vx_i64m4_tamu __riscv_vrgather_vx_i64m4_mu
#define vrgather_vv_i64m8_tamu __riscv_vrgather_vv_i64m8_mu
#define vrgather_vx_i64m8_tamu __riscv_vrgather_vx_i64m8_mu
#define vrgatherei16_vv_i8mf8_tamu __riscv_vrgatherei16_vv_i8mf8_mu
#define vrgatherei16_vv_i8mf4_tamu __riscv_vrgatherei16_vv_i8mf4_mu
#define vrgatherei16_vv_i8mf2_tamu __riscv_vrgatherei16_vv_i8mf2_mu
#define vrgatherei16_vv_i8m1_tamu __riscv_vrgatherei16_vv_i8m1_mu
#define vrgatherei16_vv_i8m2_tamu __riscv_vrgatherei16_vv_i8m2_mu
#define vrgatherei16_vv_i8m4_tamu __riscv_vrgatherei16_vv_i8m4_mu
#define vrgatherei16_vv_i16mf4_tamu __riscv_vrgatherei16_vv_i16mf4_mu
#define vrgatherei16_vv_i16mf2_tamu __riscv_vrgatherei16_vv_i16mf2_mu
#define vrgatherei16_vv_i16m1_tamu __riscv_vrgatherei16_vv_i16m1_mu
#define vrgatherei16_vv_i16m2_tamu __riscv_vrgatherei16_vv_i16m2_mu
#define vrgatherei16_vv_i16m4_tamu __riscv_vrgatherei16_vv_i16m4_mu
#define vrgatherei16_vv_i16m8_tamu __riscv_vrgatherei16_vv_i16m8_mu
#define vrgatherei16_vv_i32mf2_tamu __riscv_vrgatherei16_vv_i32mf2_mu
#define vrgatherei16_vv_i32m1_tamu __riscv_vrgatherei16_vv_i32m1_mu
#define vrgatherei16_vv_i32m2_tamu __riscv_vrgatherei16_vv_i32m2_mu
#define vrgatherei16_vv_i32m4_tamu __riscv_vrgatherei16_vv_i32m4_mu
#define vrgatherei16_vv_i32m8_tamu __riscv_vrgatherei16_vv_i32m8_mu
#define vrgatherei16_vv_i64m1_tamu __riscv_vrgatherei16_vv_i64m1_mu
#define vrgatherei16_vv_i64m2_tamu __riscv_vrgatherei16_vv_i64m2_mu
#define vrgatherei16_vv_i64m4_tamu __riscv_vrgatherei16_vv_i64m4_mu
#define vrgatherei16_vv_i64m8_tamu __riscv_vrgatherei16_vv_i64m8_mu
#define vrgather_vv_u8mf8_tamu __riscv_vrgather_vv_u8mf8_mu
#define vrgather_vx_u8mf8_tamu __riscv_vrgather_vx_u8mf8_mu
#define vrgather_vv_u8mf4_tamu __riscv_vrgather_vv_u8mf4_mu
#define vrgather_vx_u8mf4_tamu __riscv_vrgather_vx_u8mf4_mu
#define vrgather_vv_u8mf2_tamu __riscv_vrgather_vv_u8mf2_mu
#define vrgather_vx_u8mf2_tamu __riscv_vrgather_vx_u8mf2_mu
#define vrgather_vv_u8m1_tamu __riscv_vrgather_vv_u8m1_mu
#define vrgather_vx_u8m1_tamu __riscv_vrgather_vx_u8m1_mu
#define vrgather_vv_u8m2_tamu __riscv_vrgather_vv_u8m2_mu
#define vrgather_vx_u8m2_tamu __riscv_vrgather_vx_u8m2_mu
#define vrgather_vv_u8m4_tamu __riscv_vrgather_vv_u8m4_mu
#define vrgather_vx_u8m4_tamu __riscv_vrgather_vx_u8m4_mu
#define vrgather_vv_u8m8_tamu __riscv_vrgather_vv_u8m8_mu
#define vrgather_vx_u8m8_tamu __riscv_vrgather_vx_u8m8_mu
#define vrgather_vv_u16mf4_tamu __riscv_vrgather_vv_u16mf4_mu
#define vrgather_vx_u16mf4_tamu __riscv_vrgather_vx_u16mf4_mu
#define vrgather_vv_u16mf2_tamu __riscv_vrgather_vv_u16mf2_mu
#define vrgather_vx_u16mf2_tamu __riscv_vrgather_vx_u16mf2_mu
#define vrgather_vv_u16m1_tamu __riscv_vrgather_vv_u16m1_mu
#define vrgather_vx_u16m1_tamu __riscv_vrgather_vx_u16m1_mu
#define vrgather_vv_u16m2_tamu __riscv_vrgather_vv_u16m2_mu
#define vrgather_vx_u16m2_tamu __riscv_vrgather_vx_u16m2_mu
#define vrgather_vv_u16m4_tamu __riscv_vrgather_vv_u16m4_mu
#define vrgather_vx_u16m4_tamu __riscv_vrgather_vx_u16m4_mu
#define vrgather_vv_u16m8_tamu __riscv_vrgather_vv_u16m8_mu
#define vrgather_vx_u16m8_tamu __riscv_vrgather_vx_u16m8_mu
#define vrgather_vv_u32mf2_tamu __riscv_vrgather_vv_u32mf2_mu
#define vrgather_vx_u32mf2_tamu __riscv_vrgather_vx_u32mf2_mu
#define vrgather_vv_u32m1_tamu __riscv_vrgather_vv_u32m1_mu
#define vrgather_vx_u32m1_tamu __riscv_vrgather_vx_u32m1_mu
#define vrgather_vv_u32m2_tamu __riscv_vrgather_vv_u32m2_mu
#define vrgather_vx_u32m2_tamu __riscv_vrgather_vx_u32m2_mu
#define vrgather_vv_u32m4_tamu __riscv_vrgather_vv_u32m4_mu
#define vrgather_vx_u32m4_tamu __riscv_vrgather_vx_u32m4_mu
#define vrgather_vv_u32m8_tamu __riscv_vrgather_vv_u32m8_mu
#define vrgather_vx_u32m8_tamu __riscv_vrgather_vx_u32m8_mu
#define vrgather_vv_u64m1_tamu __riscv_vrgather_vv_u64m1_mu
#define vrgather_vx_u64m1_tamu __riscv_vrgather_vx_u64m1_mu
#define vrgather_vv_u64m2_tamu __riscv_vrgather_vv_u64m2_mu
#define vrgather_vx_u64m2_tamu __riscv_vrgather_vx_u64m2_mu
#define vrgather_vv_u64m4_tamu __riscv_vrgather_vv_u64m4_mu
#define vrgather_vx_u64m4_tamu __riscv_vrgather_vx_u64m4_mu
#define vrgather_vv_u64m8_tamu __riscv_vrgather_vv_u64m8_mu
#define vrgather_vx_u64m8_tamu __riscv_vrgather_vx_u64m8_mu
#define vrgatherei16_vv_u8mf8_tamu __riscv_vrgatherei16_vv_u8mf8_mu
#define vrgatherei16_vv_u8mf4_tamu __riscv_vrgatherei16_vv_u8mf4_mu
#define vrgatherei16_vv_u8mf2_tamu __riscv_vrgatherei16_vv_u8mf2_mu
#define vrgatherei16_vv_u8m1_tamu __riscv_vrgatherei16_vv_u8m1_mu
#define vrgatherei16_vv_u8m2_tamu __riscv_vrgatherei16_vv_u8m2_mu
#define vrgatherei16_vv_u8m4_tamu __riscv_vrgatherei16_vv_u8m4_mu
#define vrgatherei16_vv_u16mf4_tamu __riscv_vrgatherei16_vv_u16mf4_mu
#define vrgatherei16_vv_u16mf2_tamu __riscv_vrgatherei16_vv_u16mf2_mu
#define vrgatherei16_vv_u16m1_tamu __riscv_vrgatherei16_vv_u16m1_mu
#define vrgatherei16_vv_u16m2_tamu __riscv_vrgatherei16_vv_u16m2_mu
#define vrgatherei16_vv_u16m4_tamu __riscv_vrgatherei16_vv_u16m4_mu
#define vrgatherei16_vv_u16m8_tamu __riscv_vrgatherei16_vv_u16m8_mu
#define vrgatherei16_vv_u32mf2_tamu __riscv_vrgatherei16_vv_u32mf2_mu
#define vrgatherei16_vv_u32m1_tamu __riscv_vrgatherei16_vv_u32m1_mu
#define vrgatherei16_vv_u32m2_tamu __riscv_vrgatherei16_vv_u32m2_mu
#define vrgatherei16_vv_u32m4_tamu __riscv_vrgatherei16_vv_u32m4_mu
#define vrgatherei16_vv_u32m8_tamu __riscv_vrgatherei16_vv_u32m8_mu
#define vrgatherei16_vv_u64m1_tamu __riscv_vrgatherei16_vv_u64m1_mu
#define vrgatherei16_vv_u64m2_tamu __riscv_vrgatherei16_vv_u64m2_mu
#define vrgatherei16_vv_u64m4_tamu __riscv_vrgatherei16_vv_u64m4_mu
#define vrgatherei16_vv_u64m8_tamu __riscv_vrgatherei16_vv_u64m8_mu
#define vcompress_vm_f16mf4_tu(mask, dest, src, vl) __riscv_vcompress_vm_f16mf4_tu(dest, src, mask, vl)
#define vcompress_vm_f16mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_f16mf2_tu(dest, src, mask, vl)
#define vcompress_vm_f16m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_f16m1_tu(dest, src, mask, vl)
#define vcompress_vm_f16m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_f16m2_tu(dest, src, mask, vl)
#define vcompress_vm_f16m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_f16m4_tu(dest, src, mask, vl)
#define vcompress_vm_f16m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_f16m8_tu(dest, src, mask, vl)
#define vcompress_vm_f32mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_f32mf2_tu(dest, src, mask, vl)
#define vcompress_vm_f32m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_f32m1_tu(dest, src, mask, vl)
#define vcompress_vm_f32m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_f32m2_tu(dest, src, mask, vl)
#define vcompress_vm_f32m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_f32m4_tu(dest, src, mask, vl)
#define vcompress_vm_f32m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_f32m8_tu(dest, src, mask, vl)
#define vcompress_vm_f64m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_f64m1_tu(dest, src, mask, vl)
#define vcompress_vm_f64m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_f64m2_tu(dest, src, mask, vl)
#define vcompress_vm_f64m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_f64m4_tu(dest, src, mask, vl)
#define vcompress_vm_f64m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_f64m8_tu(dest, src, mask, vl)
#define vcompress_vm_i8mf8_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8mf8_tu(dest, src, mask, vl)
#define vcompress_vm_i8mf4_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8mf4_tu(dest, src, mask, vl)
#define vcompress_vm_i8mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8mf2_tu(dest, src, mask, vl)
#define vcompress_vm_i8m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8m1_tu(dest, src, mask, vl)
#define vcompress_vm_i8m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8m2_tu(dest, src, mask, vl)
#define vcompress_vm_i8m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8m4_tu(dest, src, mask, vl)
#define vcompress_vm_i8m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_i8m8_tu(dest, src, mask, vl)
#define vcompress_vm_i16mf4_tu(mask, dest, src, vl) __riscv_vcompress_vm_i16mf4_tu(dest, src, mask, vl)
#define vcompress_vm_i16mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i16mf2_tu(dest, src, mask, vl)
#define vcompress_vm_i16m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_i16m1_tu(dest, src, mask, vl)
#define vcompress_vm_i16m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i16m2_tu(dest, src, mask, vl)
#define vcompress_vm_i16m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_i16m4_tu(dest, src, mask, vl)
#define vcompress_vm_i16m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_i16m8_tu(dest, src, mask, vl)
#define vcompress_vm_i32mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i32mf2_tu(dest, src, mask, vl)
#define vcompress_vm_i32m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_i32m1_tu(dest, src, mask, vl)
#define vcompress_vm_i32m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i32m2_tu(dest, src, mask, vl)
#define vcompress_vm_i32m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_i32m4_tu(dest, src, mask, vl)
#define vcompress_vm_i32m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_i32m8_tu(dest, src, mask, vl)
#define vcompress_vm_i64m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_i64m1_tu(dest, src, mask, vl)
#define vcompress_vm_i64m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_i64m2_tu(dest, src, mask, vl)
#define vcompress_vm_i64m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_i64m4_tu(dest, src, mask, vl)
#define vcompress_vm_i64m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_i64m8_tu(dest, src, mask, vl)
#define vcompress_vm_u8mf8_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8mf8_tu(dest, src, mask, vl)
#define vcompress_vm_u8mf4_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8mf4_tu(dest, src, mask, vl)
#define vcompress_vm_u8mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8mf2_tu(dest, src, mask, vl)
#define vcompress_vm_u8m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8m1_tu(dest, src, mask, vl)
#define vcompress_vm_u8m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8m2_tu(dest, src, mask, vl)
#define vcompress_vm_u8m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8m4_tu(dest, src, mask, vl)
#define vcompress_vm_u8m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_u8m8_tu(dest, src, mask, vl)
#define vcompress_vm_u16mf4_tu(mask, dest, src, vl) __riscv_vcompress_vm_u16mf4_tu(dest, src, mask, vl)
#define vcompress_vm_u16mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u16mf2_tu(dest, src, mask, vl)
#define vcompress_vm_u16m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_u16m1_tu(dest, src, mask, vl)
#define vcompress_vm_u16m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u16m2_tu(dest, src, mask, vl)
#define vcompress_vm_u16m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_u16m4_tu(dest, src, mask, vl)
#define vcompress_vm_u16m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_u16m8_tu(dest, src, mask, vl)
#define vcompress_vm_u32mf2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u32mf2_tu(dest, src, mask, vl)
#define vcompress_vm_u32m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_u32m1_tu(dest, src, mask, vl)
#define vcompress_vm_u32m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u32m2_tu(dest, src, mask, vl)
#define vcompress_vm_u32m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_u32m4_tu(dest, src, mask, vl)
#define vcompress_vm_u32m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_u32m8_tu(dest, src, mask, vl)
#define vcompress_vm_u64m1_tu(mask, dest, src, vl) __riscv_vcompress_vm_u64m1_tu(dest, src, mask, vl)
#define vcompress_vm_u64m2_tu(mask, dest, src, vl) __riscv_vcompress_vm_u64m2_tu(dest, src, mask, vl)
#define vcompress_vm_u64m4_tu(mask, dest, src, vl) __riscv_vcompress_vm_u64m4_tu(dest, src, mask, vl)
#define vcompress_vm_u64m8_tu(mask, dest, src, vl) __riscv_vcompress_vm_u64m8_tu(dest, src, mask, vl)
#define vcompress_vm_f16mf4_ta(mask, src, vl) __riscv_vcompress_vm_f16mf4(src, mask, vl)
#define vcompress_vm_f16mf2_ta(mask, src, vl) __riscv_vcompress_vm_f16mf2(src, mask, vl)
#define vcompress_vm_f16m1_ta(mask, src, vl) __riscv_vcompress_vm_f16m1(src, mask, vl)
#define vcompress_vm_f16m2_ta(mask, src, vl) __riscv_vcompress_vm_f16m2(src, mask, vl)
#define vcompress_vm_f16m4_ta(mask, src, vl) __riscv_vcompress_vm_f16m4(src, mask, vl)
#define vcompress_vm_f16m8_ta(mask, src, vl) __riscv_vcompress_vm_f16m8(src, mask, vl)
#define vcompress_vm_f32mf2_ta(mask, src, vl) __riscv_vcompress_vm_f32mf2(src, mask, vl)
#define vcompress_vm_f32m1_ta(mask, src, vl) __riscv_vcompress_vm_f32m1(src, mask, vl)
#define vcompress_vm_f32m2_ta(mask, src, vl) __riscv_vcompress_vm_f32m2(src, mask, vl)
#define vcompress_vm_f32m4_ta(mask, src, vl) __riscv_vcompress_vm_f32m4(src, mask, vl)
#define vcompress_vm_f32m8_ta(mask, src, vl) __riscv_vcompress_vm_f32m8(src, mask, vl)
#define vcompress_vm_f64m1_ta(mask, src, vl) __riscv_vcompress_vm_f64m1(src, mask, vl)
#define vcompress_vm_f64m2_ta(mask, src, vl) __riscv_vcompress_vm_f64m2(src, mask, vl)
#define vcompress_vm_f64m4_ta(mask, src, vl) __riscv_vcompress_vm_f64m4(src, mask, vl)
#define vcompress_vm_f64m8_ta(mask, src, vl) __riscv_vcompress_vm_f64m8(src, mask, vl)
#define vcompress_vm_i8mf8_ta(mask, src, vl) __riscv_vcompress_vm_i8mf8(src, mask, vl)
#define vcompress_vm_i8mf4_ta(mask, src, vl) __riscv_vcompress_vm_i8mf4(src, mask, vl)
#define vcompress_vm_i8mf2_ta(mask, src, vl) __riscv_vcompress_vm_i8mf2(src, mask, vl)
#define vcompress_vm_i8m1_ta(mask, src, vl) __riscv_vcompress_vm_i8m1(src, mask, vl)
#define vcompress_vm_i8m2_ta(mask, src, vl) __riscv_vcompress_vm_i8m2(src, mask, vl)
#define vcompress_vm_i8m4_ta(mask, src, vl) __riscv_vcompress_vm_i8m4(src, mask, vl)
#define vcompress_vm_i8m8_ta(mask, src, vl) __riscv_vcompress_vm_i8m8(src, mask, vl)
#define vcompress_vm_i16mf4_ta(mask, src, vl) __riscv_vcompress_vm_i16mf4(src, mask, vl)
#define vcompress_vm_i16mf2_ta(mask, src, vl) __riscv_vcompress_vm_i16mf2(src, mask, vl)
#define vcompress_vm_i16m1_ta(mask, src, vl) __riscv_vcompress_vm_i16m1(src, mask, vl)
#define vcompress_vm_i16m2_ta(mask, src, vl) __riscv_vcompress_vm_i16m2(src, mask, vl)
#define vcompress_vm_i16m4_ta(mask, src, vl) __riscv_vcompress_vm_i16m4(src, mask, vl)
#define vcompress_vm_i16m8_ta(mask, src, vl) __riscv_vcompress_vm_i16m8(src, mask, vl)
#define vcompress_vm_i32mf2_ta(mask, src, vl) __riscv_vcompress_vm_i32mf2(src, mask, vl)
#define vcompress_vm_i32m1_ta(mask, src, vl) __riscv_vcompress_vm_i32m1(src, mask, vl)
#define vcompress_vm_i32m2_ta(mask, src, vl) __riscv_vcompress_vm_i32m2(src, mask, vl)
#define vcompress_vm_i32m4_ta(mask, src, vl) __riscv_vcompress_vm_i32m4(src, mask, vl)
#define vcompress_vm_i32m8_ta(mask, src, vl) __riscv_vcompress_vm_i32m8(src, mask, vl)
#define vcompress_vm_i64m1_ta(mask, src, vl) __riscv_vcompress_vm_i64m1(src, mask, vl)
#define vcompress_vm_i64m2_ta(mask, src, vl) __riscv_vcompress_vm_i64m2(src, mask, vl)
#define vcompress_vm_i64m4_ta(mask, src, vl) __riscv_vcompress_vm_i64m4(src, mask, vl)
#define vcompress_vm_i64m8_ta(mask, src, vl) __riscv_vcompress_vm_i64m8(src, mask, vl)
#define vcompress_vm_u8mf8_ta(mask, src, vl) __riscv_vcompress_vm_u8mf8(src, mask, vl)
#define vcompress_vm_u8mf4_ta(mask, src, vl) __riscv_vcompress_vm_u8mf4(src, mask, vl)
#define vcompress_vm_u8mf2_ta(mask, src, vl) __riscv_vcompress_vm_u8mf2(src, mask, vl)
#define vcompress_vm_u8m1_ta(mask, src, vl) __riscv_vcompress_vm_u8m1(src, mask, vl)
#define vcompress_vm_u8m2_ta(mask, src, vl) __riscv_vcompress_vm_u8m2(src, mask, vl)
#define vcompress_vm_u8m4_ta(mask, src, vl) __riscv_vcompress_vm_u8m4(src, mask, vl)
#define vcompress_vm_u8m8_ta(mask, src, vl) __riscv_vcompress_vm_u8m8(src, mask, vl)
#define vcompress_vm_u16mf4_ta(mask, src, vl) __riscv_vcompress_vm_u16mf4(src, mask, vl)
#define vcompress_vm_u16mf2_ta(mask, src, vl) __riscv_vcompress_vm_u16mf2(src, mask, vl)
#define vcompress_vm_u16m1_ta(mask, src, vl) __riscv_vcompress_vm_u16m1(src, mask, vl)
#define vcompress_vm_u16m2_ta(mask, src, vl) __riscv_vcompress_vm_u16m2(src, mask, vl)
#define vcompress_vm_u16m4_ta(mask, src, vl) __riscv_vcompress_vm_u16m4(src, mask, vl)
#define vcompress_vm_u16m8_ta(mask, src, vl) __riscv_vcompress_vm_u16m8(src, mask, vl)
#define vcompress_vm_u32mf2_ta(mask, src, vl) __riscv_vcompress_vm_u32mf2(src, mask, vl)
#define vcompress_vm_u32m1_ta(mask, src, vl) __riscv_vcompress_vm_u32m1(src, mask, vl)
#define vcompress_vm_u32m2_ta(mask, src, vl) __riscv_vcompress_vm_u32m2(src, mask, vl)
#define vcompress_vm_u32m4_ta(mask, src, vl) __riscv_vcompress_vm_u32m4(src, mask, vl)
#define vcompress_vm_u32m8_ta(mask, src, vl) __riscv_vcompress_vm_u32m8(src, mask, vl)
#define vcompress_vm_u64m1_ta(mask, src, vl) __riscv_vcompress_vm_u64m1(src, mask, vl)
#define vcompress_vm_u64m2_ta(mask, src, vl) __riscv_vcompress_vm_u64m2(src, mask, vl)
#define vcompress_vm_u64m4_ta(mask, src, vl) __riscv_vcompress_vm_u64m4(src, mask, vl)
#define vcompress_vm_u64m8_ta(mask, src, vl) __riscv_vcompress_vm_u64m8(src, mask, vl)
