# Verilog-Hdl-Projects
Projects had been done throughout the semester
