{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747846022100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747846022100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 19:47:02 2025 " "Processing started: Wed May 21 19:47:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747846022100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846022100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846022100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1747846023203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747846023203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 19:47:03 2025 " "Processing started: Wed May 21 19:47:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747846023203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846023203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \"Questa Intel FPGA (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None> " "Command: quartus_eda -t /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \"Questa Intel FPGA (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846023203 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \{Questa Intel FPGA (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None> " "Quartus(args): fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \{Questa Intel FPGA (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846023203 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1747846023335 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_rtl_verilog.do" {  } { { "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_rtl_verilog.do" "0" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_rtl_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1747846023355 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1747846023356 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1747846023356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747846023356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 19:47:03 2025 " "Processing ended: Wed May 21 19:47:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747846023356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747846023356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747846023356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846023356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_8_1200mv_85c_slow.vo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_8_1200mv_85c_slow.vo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846024308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_8_1200mv_0c_slow.vo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_8_1200mv_0c_slow.vo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846024675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_min_1200mv_0c_fast.vo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_min_1200mv_0c_fast.vo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846025021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga.vo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga.vo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846025359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_8_1200mv_85c_v_slow.sdo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_8_1200mv_85c_v_slow.sdo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846025598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_8_1200mv_0c_v_slow.sdo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_8_1200mv_0c_v_slow.sdo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846025830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_min_1200mv_0c_v_fast.sdo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_min_1200mv_0c_v_fast.sdo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846026056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_v.sdo /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/ simulation " "Generated file fpga_v.sdo in folder \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747846026280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1747846026927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747846026927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 19:47:06 2025 " "Processing started: Wed May 21 19:47:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747846026927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846026927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \"Questa Intel FPGA (Verilog)\" -gate_netlist fpga.vo -gate_timing_file fpga_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None> " "Command: quartus_eda -t /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \"Questa Intel FPGA (Verilog)\" -gate_netlist fpga.vo -gate_timing_file fpga_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846026927 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \{Questa Intel FPGA (Verilog)\} -gate_netlist fpga.vo -gate_timing_file fpga_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None> " "Quartus(args): fpga fpga --gen_script --called_from_qeda --qsf_sim_tool \{Questa Intel FPGA (Verilog)\} -gate_netlist fpga.vo -gate_timing_file fpga_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846026927 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_gate_verilog.do" {  } { { "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_gate_verilog.do" "0" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_gate_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1747846027019 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1747846027020 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1747846027020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747846027020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 19:47:07 2025 " "Processing ended: Wed May 21 19:47:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747846027020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747846027020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747846027020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846027020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747846027671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 19:47:07 2025 " "Processing ended: Wed May 21 19:47:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747846027671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747846027671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747846027671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747846027671 ""}
