<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>
defines: 
time_elapsed: 0.199s
ram usage: 10524 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>
module match_bits_v (
	a,
	b,
	match
);
	input [7:0] a;
	input [7:0] b;
	output reg [7:0] match;
	integer i;
	wire ab_xor;
	always @(a or b)
		for (i = 7; i &gt;= 0; i = i - 1)
			match[i] = ~(a[i] ^ b[i]);
endmodule
module check (
	a,
	b,
	o_vhdl,
	o_verilog
);
	input [7:0] a;
	input [7:0] b;
	input [7:0] o_vhdl;
	input [7:0] o_verilog;
	always @(a or b)
		#(1)
			if (o_vhdl !== o_verilog) begin
				$display(&#34;ERROR!&#34;);
				$display(&#34;VERILOG: &#34;, o_verilog);
				$display(&#34;VHDL: &#34;, o_vhdl);
				$finish;
			end
endmodule
module stimulus (
	a,
	b
);
	output reg [7:0] a;
	output reg [7:0] b;
	parameter S = 20000;
	reg [31:0] i;
	reg [31:0] j;
	reg [31:0] k;
	reg [31:0] l;
	function inject;
		input _sv2v_unused;
		reg [3:0] temp;
		begin
			temp = $random % 16;
			if (temp &gt;= 10)
				inject = 1&#39;b1;
			else
				inject = 1&#39;b0;
		end
	endfunction
	initial for (i = 0; i &lt; S; i = i + 1)
		begin
			#(5)
				;
			for (k = 0; k &lt; 8; k = k + 1)
				a[k] &lt;= inject(0);
		end
	initial begin
		for (i = 0; i &lt; S; i = i + 1)
			begin
				#(4)
					;
				for (l = 0; l &lt; 8; l = l + 1)
					b[l] &lt;= inject(0);
			end
		#(100)
			$display(&#34;PASSED&#34;);
		$finish;
	end
endmodule
module main;
	wire [7:0] a;
	wire [7:0] b;
	wire [7:0] o_vhdl;
	wire [7:0] o_verilog;
	match_bits match_vhdl(
		a,
		b,
		o_vhdl
	);
	match_bits_v match_verilog(
		a,
		b,
		o_verilog
	);
	stimulus stim(
		a,
		b
	);
	check c(
		a,
		b,
		o_vhdl,
		o_verilog
	);
endmodule

</pre>
</body>