

================================================================
== Vivado HLS Report for 'memcachedPipeline_demux'
================================================================
* Date:           Wed Oct 21 12:18:36 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      6.38|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: demuxState_load [1/1] 0.00ns
codeRepl:22  %demuxState_load = load i2* @demuxState, align 1

ST_1: wordCounter_V_load [1/1] 0.00ns
codeRepl:23  %wordCounter_V_load = load i2* @wordCounter_V, align 1

ST_1: valueLength_V_load [1/1] 0.00ns
codeRepl:24  %valueLength_V_load = load i16* @valueLength_V, align 2

ST_1: stg_6 [1/1] 1.11ns
codeRepl:25  switch i2 %demuxState_load, label %._crit_edge530 [
    i2 0, label %0
    i2 -2, label %13
    i2 1, label %18
  ]

ST_1: tmp_9 [1/1] 2.91ns
:0  %tmp_9 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @accCtrl2demux_V) nounwind

ST_1: metadataWrWord_keyValid_V_6 [1/1] 0.00ns
:1  %metadataWrWord_keyValid_V_6 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 125)

ST_1: metadataWrWord_valueValid_V [1/1] 0.00ns
:2  %metadataWrWord_valueValid_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 126)

ST_1: metadataWrWord_EOP_V_4 [1/1] 0.00ns
:3  %metadataWrWord_EOP_V_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 127)

ST_1: setData_data_V_4 [1/1] 0.00ns
:4  %setData_data_V_4 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_9, i32 128, i32 191)

ST_1: tmp_V [1/1] 0.00ns
:5  %tmp_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_9, i32 192, i32 255)

ST_1: tmp_86 [1/1] 0.00ns
:6  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %wordCounter_V_load, i32 1)

ST_1: stg_14 [1/1] 0.00ns
:7  br i1 %tmp_86, label %._crit_edge546, label %19

ST_1: tmp_10 [1/1] 0.00ns
:0  %tmp_10 = trunc i256 %tmp_9 to i128

ST_1: tmp_s [1/1] 0.43ns
:2  %tmp_s = add i2 1, %wordCounter_V_load

ST_1: stg_17 [1/1] 0.89ns
:3  store i2 %tmp_s, i2* @wordCounter_V, align 1

ST_1: stg_18 [1/1] 0.00ns
._crit_edge546:0  br i1 %metadataWrWord_keyValid_V_6, label %20, label %._crit_edge547

ST_1: tmp_59 [1/1] 1.26ns
._crit_edge547:0  %tmp_59 = icmp ult i16 %valueLength_V_load, 9

ST_1: stg_20 [1/1] 0.89ns
._crit_edge547:1  br i1 %tmp_59, label %._crit_edge548, label %21

ST_1: tmp_61 [1/1] 1.36ns
:0  %tmp_61 = add i16 %valueLength_V_load, -8

ST_1: stg_22 [1/1] 0.89ns
:1  store i16 %tmp_61, i16* @valueLength_V, align 2

ST_1: stg_23 [1/1] 0.89ns
:2  br label %._crit_edge548

ST_1: stg_24 [1/1] 0.00ns
._crit_edge548:1  br i1 %metadataWrWord_valueValid_V, label %22, label %._crit_edge549

ST_1: stg_25 [1/1] 0.00ns
._crit_edge549:0  br i1 %metadataWrWord_EOP_V_4, label %23, label %._crit_edge550

ST_1: stg_26 [1/1] 0.89ns
:0  store i2 0, i2* @demuxState, align 1

ST_1: tmp_27 [1/1] 0.00ns
:0  %tmp_27 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @accCtrl2demux_V, i32 1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:1  br i1 %tmp_27, label %14, label %._crit_edge542

ST_1: tmp_7 [1/1] 2.91ns
:0  %tmp_7 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @accCtrl2demux_V) nounwind

ST_1: metadataWrWord_keyValid_V_5 [1/1] 0.00ns
:1  %metadataWrWord_keyValid_V_5 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_7, i32 125)

ST_1: metadataWrWord_EOP_V [1/1] 0.00ns
:2  %metadataWrWord_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_7, i32 127)

ST_1: tmp_V_17 [1/1] 0.00ns
:3  %tmp_V_17 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_7, i32 192, i32 255)

ST_1: tmp_92 [1/1] 0.00ns
:4  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %wordCounter_V_load, i32 1)

ST_1: stg_34 [1/1] 0.00ns
:5  br i1 %tmp_92, label %._crit_edge543, label %15

ST_1: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = trunc i256 %tmp_7 to i128

ST_1: tmp_58 [1/1] 0.43ns
:2  %tmp_58 = add i2 1, %wordCounter_V_load

ST_1: stg_37 [1/1] 0.89ns
:3  store i2 %tmp_58, i2* @wordCounter_V, align 1

ST_1: stg_38 [1/1] 0.00ns
._crit_edge543:0  br i1 %metadataWrWord_keyValid_V_5, label %16, label %._crit_edge544

ST_1: stg_39 [1/1] 0.00ns
._crit_edge544:0  br i1 %metadataWrWord_EOP_V, label %17, label %._crit_edge545

ST_1: stg_40 [1/1] 0.89ns
:0  store i2 0, i2* @demuxState, align 1

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @accCtrl2demux_V, i32 1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge531

ST_1: tmp272 [1/1] 2.91ns
:0  %tmp272 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @accCtrl2demux_V) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
:1  %p_Val2_s = trunc i256 %tmp272 to i124

ST_1: metadataWrWord_SOP_V [1/1] 0.00ns
:2  %metadataWrWord_SOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp272, i32 124)

ST_1: metadataWrWord_keyValid_V [1/1] 0.00ns
:3  %metadataWrWord_keyValid_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp272, i32 125)

ST_1: setData_data_V [1/1] 0.00ns
:4  %setData_data_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp272, i32 128, i32 191)

ST_1: tmp_V_18 [1/1] 0.00ns
:5  %tmp_V_18 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp272, i32 192, i32 255)

ST_1: stg_49 [1/1] 0.00ns
:6  br i1 %metadataWrWord_SOP_V, label %2, label %._crit_edge532

ST_1: stg_50 [1/1] 0.89ns
:0  store i2 1, i2* @wordCounter_V, align 1

ST_1: tmp_94 [1/1] 0.00ns
:1  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp272, i32 112)

ST_1: stg_52 [1/1] 0.00ns
:2  br i1 %tmp_94, label %._crit_edge533, label %3

ST_1: p_Result_s [1/1] 0.00ns
:0  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp272, i32 104, i32 111)

ST_1: tmp_96 [1/1] 1.34ns
:1  %tmp_96 = icmp eq i8 %p_Result_s, 8

ST_1: tmp_97 [1/1] 1.34ns
:2  %tmp_97 = icmp eq i8 %p_Result_s, 4

ST_1: tmp_98 [1/1] 0.71ns
:3  %tmp_98 = or i1 %tmp_97, %tmp_96

ST_1: stg_57 [1/1] 0.00ns
:4  br i1 %tmp_98, label %._crit_edge533, label %6

ST_1: tmp_60 [1/1] 1.34ns
:0  %tmp_60 = icmp eq i8 %p_Result_s, 0

ST_1: stg_59 [1/1] 0.00ns
:1  br i1 %tmp_60, label %7, label %9

ST_1: tmp_63 [1/1] 1.34ns
:0  %tmp_63 = icmp eq i8 %p_Result_s, 1

ST_1: stg_61 [1/1] 0.00ns
:1  br i1 %tmp_63, label %._crit_edge540, label %._crit_edge539

ST_1: tmp_34 [1/1] 0.00ns
._crit_edge540:0  %tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp272, i32 125, i32 127)

ST_1: setMd_address_V [1/1] 0.00ns
._crit_edge540:3  %setMd_address_V = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp272, i32 72, i32 103)

ST_1: setMd_length_V [1/1] 0.00ns
._crit_edge540:4  %setMd_length_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %tmp272, i32 8, i32 20)

ST_1: p_Result_1 [1/1] 0.00ns
._crit_edge540:7  %p_Result_1 = call i12 @_ssdm_op_PartSelect.i12.i256.i32.i32(i256 %tmp272, i32 8, i32 19)

ST_1: tmp_EOP_V_1 [1/1] 1.30ns
._crit_edge540:8  %tmp_EOP_V_1 = icmp ult i12 %p_Result_1, 9

ST_1: tmp_64 [1/1] 1.30ns
._crit_edge540:9  %tmp_64 = add i12 %p_Result_1, -8

ST_1: storemerge [1/1] 0.71ns
._crit_edge540:10  %storemerge = select i1 %tmp_EOP_V_1, i12 %p_Result_1, i12 %tmp_64

ST_1: storemerge_cast [1/1] 0.00ns
._crit_edge540:11  %storemerge_cast = zext i12 %storemerge to i16

ST_1: stg_70 [1/1] 0.89ns
._crit_edge540:12  store i16 %storemerge_cast, i16* @valueLength_V, align 2

ST_1: stg_71 [1/1] 0.00ns
._crit_edge540:15  br i1 %metadataWrWord_keyValid_V, label %10, label %._crit_edge541

ST_1: stg_72 [1/1] 0.89ns
._crit_edge541:0  store i2 1, i2* @demuxState, align 1

ST_1: tmp_33 [1/1] 0.00ns
:0  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp272, i32 125, i32 127)

ST_1: getMd_address_V [1/1] 0.00ns
:3  %getMd_address_V = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp272, i32 72, i32 103)

ST_1: getMd_length_V [1/1] 0.00ns
:4  %getMd_length_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %tmp272, i32 8, i32 20)

ST_1: stg_76 [1/1] 0.00ns
:7  br i1 %metadataWrWord_keyValid_V, label %8, label %._crit_edge538

ST_1: stg_77 [1/1] 0.89ns
._crit_edge538:0  store i2 -2, i2* @demuxState, align 1

ST_1: tmp_32 [1/1] 0.00ns
._crit_edge533:0  %tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp272, i32 125, i32 127)

ST_1: stg_79 [1/1] 0.00ns
._crit_edge533:3  br i1 %metadataWrWord_keyValid_V, label %4, label %._crit_edge536

ST_1: p_Result_9 [1/1] 0.00ns
:0  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp272, i32 104, i32 111)

ST_1: tmp_62 [1/1] 1.34ns
:1  %tmp_62 = icmp eq i8 %p_Result_9, 8

ST_1: stg_82 [1/1] 0.00ns
:2  br i1 %tmp_62, label %._crit_edge536, label %5

ST_1: stg_83 [1/1] 0.89ns
._crit_edge536:0  store i2 -2, i2* @demuxState, align 1


 <State 2>: 2.91ns
ST_2: stg_84 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1530, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1531, [1 x i8]* @str1531, [8 x i8]* @str1530) nounwind

ST_2: stg_85 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1526, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1527, [1 x i8]* @str1527, [8 x i8]* @str1526) nounwind

ST_2: stg_86 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1522, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1523, [1 x i8]* @str1523, [8 x i8]* @str1522) nounwind

ST_2: stg_87 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1518, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1519, [1 x i8]* @str1519, [8 x i8]* @str1518) nounwind

ST_2: stg_88 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1514, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1515, [1 x i8]* @str1515, [8 x i8]* @str1514) nounwind

ST_2: stg_89 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1510, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1511, [1 x i8]* @str1511, [8 x i8]* @str1510) nounwind

ST_2: stg_90 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1506, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1507, [1 x i8]* @str1507, [8 x i8]* @str1506) nounwind

ST_2: stg_91 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i64* @keyBuffer_V_V, [8 x i8]* @str1494, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1495, [1 x i8]* @str1495, [8 x i8]* @str1494)

ST_2: stg_92 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1490, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1491, [1 x i8]* @str1491, [8 x i8]* @str1490) nounwind

ST_2: stg_93 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1486, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1487, [1 x i8]* @str1487, [8 x i8]* @str1486) nounwind

ST_2: stg_94 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1482, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1483, [1 x i8]* @str1483, [8 x i8]* @str1482) nounwind

ST_2: stg_95 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1478, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1479, [1 x i8]* @str1479, [8 x i8]* @str1478) nounwind

ST_2: stg_96 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1474, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1475, [1 x i8]* @str1475, [8 x i8]* @str1474) nounwind

ST_2: stg_97 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @str1470, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1471, [1 x i8]* @str1471, [8 x i8]* @str1470) nounwind

ST_2: stg_98 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @str1466, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1467, [1 x i8]* @str1467, [8 x i8]* @str1466) nounwind

ST_2: stg_99 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadata_V, [8 x i8]* @str1462, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1463, [1 x i8]* @str1463, [8 x i8]* @str1462) nounwind

ST_2: stg_100 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadata_V, [8 x i8]* @str1458, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1459, [1 x i8]* @str1459, [8 x i8]* @str1458) nounwind

ST_2: stg_101 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1450, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1451, [1 x i8]* @str1451, [8 x i8]* @str1450) nounwind

ST_2: stg_102 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1446, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1447, [1 x i8]* @str1447, [8 x i8]* @str1446) nounwind

ST_2: stg_103 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1442, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1443, [1 x i8]* @str1443, [8 x i8]* @str1442) nounwind

ST_2: stg_104 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str127, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128) nounwind

ST_2: stg_105 [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

ST_2: stg_106 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_10) nounwind

ST_2: stg_107 [1/1] 0.00ns
:4  br label %._crit_edge546

ST_2: stg_108 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V) nounwind

ST_2: stg_109 [1/1] 0.00ns
:1  br label %._crit_edge547

ST_2: tmp_EOP_V_11 [1/1] 0.00ns
._crit_edge548:0  %tmp_EOP_V_11 = phi i1 [ false, %21 ], [ true, %._crit_edge547 ]

ST_2: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = call i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64(i1 %tmp_EOP_V_11, i1 false, i64 %setData_data_V_4)

ST_2: stg_112 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V, i66 %tmp_11) nounwind

ST_2: stg_113 [1/1] 0.00ns
:2  br label %._crit_edge549

ST_2: stg_114 [1/1] 0.00ns
:1  br label %._crit_edge550

ST_2: stg_115 [1/1] 0.00ns
._crit_edge550:0  br label %._crit_edge530

ST_2: stg_116 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_8) nounwind

ST_2: stg_117 [1/1] 0.00ns
:4  br label %._crit_edge543

ST_2: stg_118 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_17) nounwind

ST_2: stg_119 [1/1] 0.00ns
:1  br label %._crit_edge544

ST_2: stg_120 [1/1] 0.00ns
:1  br label %._crit_edge545

ST_2: stg_121 [1/1] 0.00ns
._crit_edge545:0  br label %._crit_edge542

ST_2: stg_122 [1/1] 0.00ns
._crit_edge542:0  br label %._crit_edge530

ST_2: tmp_4 [1/1] 0.00ns
._crit_edge540:1  %tmp_4 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_34, i1 true, i124 %p_Val2_s)

ST_2: stg_124 [1/1] 2.91ns
._crit_edge540:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_4) nounwind

ST_2: tmp_5 [1/1] 0.00ns
._crit_edge540:5  %tmp_5 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %setMd_length_V, i32 %setMd_address_V)

ST_2: stg_126 [1/1] 2.91ns
._crit_edge540:6  call void @_ssdm_op_Write.ap_fifo.volatile.i45P(i45* @demux2setPathMetadata_V, i45 %tmp_5) nounwind

ST_2: tmp_6 [1/1] 0.00ns
._crit_edge540:13  %tmp_6 = call i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64(i1 %tmp_EOP_V_1, i1 true, i64 %setData_data_V)

ST_2: stg_128 [1/1] 2.91ns
._crit_edge540:14  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V, i66 %tmp_6) nounwind

ST_2: stg_129 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_18) nounwind

ST_2: stg_130 [1/1] 0.00ns
:1  br label %._crit_edge541

ST_2: stg_131 [1/1] 0.00ns
._crit_edge541:1  br label %._crit_edge539

ST_2: stg_132 [1/1] 0.00ns
._crit_edge539:0  br label %11

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_33, i1 true, i124 %p_Val2_s)

ST_2: stg_134 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_2) nounwind

ST_2: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %getMd_length_V, i32 %getMd_address_V)

ST_2: stg_136 [1/1] 2.91ns
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i45P(i45* @demux2getPath_V, i45 %tmp_3) nounwind

ST_2: stg_137 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_18) nounwind

ST_2: stg_138 [1/1] 0.00ns
:1  br label %._crit_edge538

ST_2: stg_139 [1/1] 0.00ns
._crit_edge538:1  br label %11

ST_2: stg_140 [1/1] 0.00ns
:0  br label %12

ST_2: tmp_1 [1/1] 0.00ns
._crit_edge533:1  %tmp_1 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_32, i1 true, i124 %p_Val2_s)

ST_2: stg_142 [1/1] 2.91ns
._crit_edge533:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_1) nounwind

ST_2: stg_143 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_18) nounwind

ST_2: stg_144 [1/1] 0.00ns
:1  br label %._crit_edge536

ST_2: stg_145 [1/1] 0.00ns
._crit_edge536:1  br label %12

ST_2: stg_146 [1/1] 0.00ns
:0  br label %._crit_edge532

ST_2: stg_147 [1/1] 0.00ns
._crit_edge532:0  br label %._crit_edge531

ST_2: stg_148 [1/1] 0.00ns
._crit_edge531:0  br label %._crit_edge530

ST_2: stg_149 [1/1] 0.00ns
._crit_edge530:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
