git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_packet_capture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766476500
git clone --depth 1 --no-tags https://github.com/Ameenafz248/mips-multi-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758427230
git clone --depth 1 --no-tags https://github.com/cian-omahoney/trv32p3_cnn_Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758158943
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758415550
git clone --depth 1 --no-tags https://github.com/ASIFASSU/Lock-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758786498
git clone --depth 1 --no-tags https://github.com/humna2531/ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757927235
git clone --depth 1 --no-tags https://github.com/Nehara831/RISC-Processor-Desgin-for-Convolution-Operation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757846839
git clone --depth 1 --no-tags https://github.com/davenardella/SBC6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758428833
git clone --depth 1 --no-tags https://github.com/aycademir/Digital-Hockey-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760068168
git clone --depth 1 --no-tags https://github.com/Lena-2023/dds_check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761586512
git clone --depth 1 --no-tags https://github.com/shpatmjeku/Single-Cycle-Processor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761947138
git clone --depth 1 --no-tags https://github.com/KirraKotsenburg/ECE-5960-HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762408095
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2022-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761059638
git clone --depth 1 --no-tags https://github.com/4n3m4i1/Communications_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760085768
git clone --depth 1 --no-tags https://github.com/arunkpv/riscv_with_sram_imem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762791971
git clone --depth 1 --no-tags https://github.com/thejoeloy/rv32i_single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763854777
git clone --depth 1 --no-tags https://github.com/MariaOtiliaDamian/lab-1-pc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763991759
git clone --depth 1 --no-tags https://github.com/navaneethans/vlsi_lab_exp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763956788
git clone --depth 1 --no-tags https://github.com/omiralles03/Practica1_EstructuraComputadors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760126856
git clone --depth 1 --no-tags https://github.com/DienKiku/Design-a-8-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758567274
git clone --depth 1 --no-tags https://github.com/vignesh2350250/VERILOG-BASICS-AND-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761576943
git clone --depth 1 --no-tags https://github.com/cy0802/Computer-Organization-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763570350
git clone --depth 1 --no-tags https://github.com/tenglin0724/Principles-of-Computer-Composition2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765177413
git clone --depth 1 --no-tags https://github.com/mboola/EC_p1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758133190
git clone --depth 1 --no-tags https://github.com/akashkatir/CSEN-122-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765443750
git clone --depth 1 --no-tags https://github.com/stephlovesfries/T02-Stopwatch-on-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763840336
git clone --depth 1 --no-tags https://github.com/harshu10432/UART_Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765081097
git clone --depth 1 --no-tags https://github.com/hallba18/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763744725
git clone --depth 1 --no-tags https://github.com/99hhernandez/ECEN248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764931351
git clone --depth 1 --no-tags https://github.com/souvik2108222222/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765260091
git clone --depth 1 --no-tags https://github.com/mralavi20/Computer-Architecture-Projects-2-to-4-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765369836
git clone --depth 1 --no-tags https://github.com/JaeHWg/HandsOn2-InClassActivity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761733890
git clone --depth 1 --no-tags https://github.com/Muhammadussain/RTL-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764722324
git clone --depth 1 --no-tags https://github.com/juanma-rm/kv260_rpicamera_to_dp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762376164
git clone --depth 1 --no-tags https://github.com/bustedwing1/serv-auto-setup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757774729
git clone --depth 1 --no-tags https://github.com/wrs225/demo_of_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765948082
git clone --depth 1 --no-tags https://github.com/anandkvinu/single-cycle-risc-v-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759974395
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/RISC_V_Single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766662499
git clone --depth 1 --no-tags https://github.com/kylekim00/DE1_VGA_verilog_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758813482
git clone --depth 1 --no-tags https://github.com/open4research/FlattenRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766756777
git clone --depth 1 --no-tags https://github.com/FractionalIntuition/BEE271_4_JT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766692607
git clone --depth 1 --no-tags https://github.com/howru0321/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766908122
git clone --depth 1 --no-tags https://github.com/phutuan123vn/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763394175
git clone --depth 1 --no-tags https://github.com/jlsm2/mod10-counter-reverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767094283
git clone --depth 1 --no-tags https://github.com/TwingleMora/Intermediate-Projects1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766950683
git clone --depth 1 --no-tags https://github.com/JiangShitong/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767184113
git clone --depth 1 --no-tags https://github.com/ramondon1/EC441_Prelab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767237006
git clone --depth 1 --no-tags https://github.com/swati2026/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767547675
git clone --depth 1 --no-tags https://github.com/andsteffey/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763747818
git clone --depth 1 --no-tags https://github.com/openhardwaresimulator/ohs_boost.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765809185
git clone --depth 1 --no-tags https://github.com/crsumiran/vidor_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761133363
git clone --depth 1 --no-tags https://github.com/balajirai/floating-point-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763144490
git clone --depth 1 --no-tags https://github.com/hcyang1106/CS552-WISC-S24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761988486
git clone --depth 1 --no-tags https://github.com/jy3736/digi2024spring-pub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767354660
git clone --depth 1 --no-tags https://github.com/MoonbaseOtago/vc32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760308039
git clone --depth 1 --no-tags https://github.com/SHR-sky/Reports-and-Materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765079497
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/MIPS-Multi-Cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758422068
git clone --depth 1 --no-tags https://github.com/3ason/Coen122_Computer-Architecture-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758739013
git clone --depth 1 --no-tags https://github.com/marielowry/multdiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758689540
git clone --depth 1 --no-tags https://github.com/NathanJones98/Enhanced-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758297205
git clone --depth 1 --no-tags https://github.com/8ruka0917/4bitCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759347808
git clone --depth 1 --no-tags https://github.com/SHASHI4368/Single-Cycle-RISC_V-Processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759335267
git clone --depth 1 --no-tags https://github.com/njfredri/Des_Verilog_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759471637
git clone --depth 1 --no-tags https://github.com/antiwck/8-bit-Division-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760290679
git clone --depth 1 --no-tags https://github.com/rabbitrace/CYCLE_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760244880
git clone --depth 1 --no-tags https://github.com/Nalbertsan/PBL-3-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761568613
git clone --depth 1 --no-tags https://github.com/Lasya-G/Optimised-Encoder-and-Decoder-blocks-for-Modified-Radix-4-booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761700741
git clone --depth 1 --no-tags https://github.com/Ahmedwagdymohy/ALSU_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761967699
git clone --depth 1 --no-tags https://github.com/LanaBatnij/Digital-Systems-ENCE2340-Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762455200
git clone --depth 1 --no-tags https://github.com/ismailtufan123/openlane_vlsi2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762469266
git clone --depth 1 --no-tags https://github.com/reeves0728/NYCU-ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762621773
git clone --depth 1 --no-tags https://github.com/gyannj/Arbiter-RoundRobin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763125471
git clone --depth 1 --no-tags https://github.com/bhuvan10/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763869386
git clone --depth 1 --no-tags https://github.com/KunalS-2001/JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764060180
git clone --depth 1 --no-tags https://github.com/KhanhEK2846/Digital_system_design_with_HDL-s_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762146865
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/periplexapb_read.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764428356
git clone --depth 1 --no-tags https://github.com/AntonyZhuang/808BassKitFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764236979
git clone --depth 1 --no-tags https://github.com/ssharma105/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746432
git clone --depth 1 --no-tags https://github.com/pcquang4828/caravel_user_project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765586517
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/Git-Tuts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766387996
git clone --depth 1 --no-tags https://github.com/karthickm12/ALU_32bit_design_verilogcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766398368
git clone --depth 1 --no-tags https://github.com/nguyendaithien/MODULE-COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763161569
git clone --depth 1 --no-tags https://github.com/lala-ju/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766553250
git clone --depth 1 --no-tags https://github.com/wlfoj/protocols-comunication-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766173361
git clone --depth 1 --no-tags https://github.com/maddyg24/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766628189
git clone --depth 1 --no-tags https://github.com/tuananh1208/Traffic-light-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766612885
git clone --depth 1 --no-tags https://github.com/sheiselanor/-Smart-Card-Reward-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767360136
git clone --depth 1 --no-tags https://github.com/mikiken/tinyEther-syakyou.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766216478
git clone --depth 1 --no-tags https://github.com/NikhilRout/rgb2grey-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761874349
git clone --depth 1 --no-tags https://github.com/trusslab/provcam_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763946593
git clone --depth 1 --no-tags https://github.com/rajesh0gouda/vsd-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759725224
git clone --depth 1 --no-tags https://github.com/sujankumarsj/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758791550
git clone --depth 1 --no-tags https://github.com/Nandana-Neo/Sem3_LD_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766489206
git clone --depth 1 --no-tags https://github.com/pegomez5/IPA-Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762905525
git clone --depth 1 --no-tags https://github.com/gamatacy/cdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763160142
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Demultiplexer_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767048851
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/flip-flops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765709183
git clone --depth 1 --no-tags https://github.com/Andreixzc/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767317272
git clone --depth 1 --no-tags https://github.com/PhamTuann/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762148060
git clone --depth 1 --no-tags https://github.com/cuadriante/P1ARQ2_SIMDFIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765499535
