
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/bugrakurgn/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v
Parsing SystemVerilog input from `/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v' to AST representation.
Storing AST representation for module `$abstract\pc'.
Storing AST representation for module `$abstract\instr_mem'.
Storing AST representation for module `$abstract\regfile'.
Storing AST representation for module `$abstract\alu_ext'.
Storing AST representation for module `$abstract\hex7seg'.
Storing AST representation for module `$abstract\semi_cpu_top'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\semi_cpu_top'.
Generating RTLIL representation for module `\semi_cpu_top'.

4.1. Analyzing design hierarchy..
Top module:  \semi_cpu_top

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hex7seg'.
Generating RTLIL representation for module `\hex7seg'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\alu_ext'.
Generating RTLIL representation for module `\alu_ext'.

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\regfile'.
Generating RTLIL representation for module `\regfile'.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\instr_mem'.
Generating RTLIL representation for module `\instr_mem'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Generating RTLIL representation for module `\pc'.

4.7. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc

4.8. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc
Removing unused module `$abstract\semi_cpu_top'.
Removing unused module `$abstract\hex7seg'.
Removing unused module `$abstract\alu_ext'.
Removing unused module `$abstract\regfile'.
Removing unused module `$abstract\instr_mem'.
Removing unused module `$abstract\pc'.
Removed 6 unused modules.

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/Sixth_Project/runs/RUN_2025.06.05_09.53.21/tmp/synthesis/hierarchy.dot'.
Dumping module semi_cpu_top to page 1.
Renaming module semi_cpu_top to semi_cpu_top.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc

7.2. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:51$158 in module instr_mem.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67 in module regfile.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:112$27 in module alu_ext.
Removed 1 dead cases from process $proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:129$26 in module hex7seg.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:129$26 in module hex7seg.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:22$159 in module pc.
Removed a total of 1 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 41 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\pc.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:22$159'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~4 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\instr_mem.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:51$158'.
     1/1: $1\instr[31:0]
Creating decoders for process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
Creating decoders for process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:99$74'.
Creating decoders for process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67'.
     1/3: $1$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$73
     2/3: $1$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_DATA[31:0]$72
     3/3: $1$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_ADDR[4:0]$71
Creating decoders for process `\alu_ext.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:112$27'.
     1/1: $1\Y[31:0]
Creating decoders for process `\hex7seg.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:129$26'.
     1/1: $1\seg[6:0]
Creating decoders for process `\pc.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:22$159'.
     1/1: $0\addr[4:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\instr_mem.\instr' from process `\instr_mem.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:51$158'.
No latch inferred for signal `\regfile.\i' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$34_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$35_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$36_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$37_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$38_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$39_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$40_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$41_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$42_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$43_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$44_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$45_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$46_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$47_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$48_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$49_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$50_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$51_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$52_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$53_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$54_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$55_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$56_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$57_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$58_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$59_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$60_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$61_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$62_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$63_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$64_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$65_EN' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
No latch inferred for signal `\regfile.\RD1' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:99$74'.
No latch inferred for signal `\regfile.\RD2' from process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:99$74'.
No latch inferred for signal `\alu_ext.\Y' from process `\alu_ext.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:112$27'.
No latch inferred for signal `\hex7seg.\seg' from process `\hex7seg.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:129$26'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_ADDR' using process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_DATA' using process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN' using process `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\pc.\addr' using process `\pc.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:22$159'.
  created $adff cell `$procdff$197' with positive edge clock and negative level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\instr_mem.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:51$158'.
Removing empty process `instr_mem.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:51$158'.
Removing empty process `regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:0$109'.
Removing empty process `regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:99$74'.
Found and cleaned up 1 empty switch in `\regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67'.
Removing empty process `regfile.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:94$67'.
Found and cleaned up 1 empty switch in `\alu_ext.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:112$27'.
Removing empty process `alu_ext.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:112$27'.
Found and cleaned up 1 empty switch in `\hex7seg.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:129$26'.
Removing empty process `hex7seg.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:129$26'.
Found and cleaned up 2 empty switches in `\pc.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:22$159'.
Removing empty process `pc.$proc$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:22$159'.
Cleaned up 6 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module semi_cpu_top...
Checking module instr_mem...
Checking module regfile...
Checking module alu_ext...
Checking module hex7seg...
Checking module pc...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~1 debug messages>
Optimizing module instr_mem.
Optimizing module regfile.
Optimizing module alu_ext.
<suppressed ~1 debug messages>
Optimizing module hex7seg.
Optimizing module pc.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module instr_mem.
Deleting now unused module regfile.
Deleting now unused module alu_ext.
Deleting now unused module hex7seg.
Deleting now unused module pc.
<suppressed ~6 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 4 unused cells and 102 unused wires.
<suppressed ~5 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
    New ctrl vector for $pmux cell $flatten\u_alu.$procmux$181: { $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:188$5_Y $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:189$7_Y $auto$opt_reduce.cc:134:opt_pmux$202 $auto$opt_reduce.cc:134:opt_pmux$200 }
    Consolidated identical input bits for $mux cell $flatten\u_rf.$procmux$172:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70
      New ports: A=1'0, B=1'1, Y=$flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0]
      New connections: $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [31:1] = { $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:96$66_EN[31:0]$70 [0] }
  Optimizing cells in module \semi_cpu_top.
Performed a total of 2 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

24.16. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_pc.$procdff$197 ($adff) from module semi_cpu_top (D = $flatten\u_pc.$0\addr[4:0], Q = \u_pc.addr).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~1 debug messages>

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

26.16. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_hex_high.$auto$mem.cc:328:emit$169 ($flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167).
Removed top 28 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_hex_low.$auto$mem.cc:328:emit$169 ($flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_imem.$auto$mem.cc:328:emit$165 ($flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$100 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$101 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$102 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$103 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$104 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$105 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$106 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$107 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$108 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$77 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$78 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$79 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$80 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$81 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$82 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$83 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$84 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$85 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$86 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$87 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$88 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$89 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$90 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$91 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$92 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$93 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$94 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$95 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$96 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$97 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$98 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:92$99 (u_rf.registers).
Removed top 2 bits (of 3) from port B of cell semi_cpu_top.$eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:187$3 ($eq).
Removed top 1 bits (of 3) from port B of cell semi_cpu_top.$eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:188$5 ($eq).
Removed top 1 bits (of 3) from port B of cell semi_cpu_top.$eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:189$7 ($eq).
Removed top 4 bits (of 5) from port B of cell semi_cpu_top.$flatten\u_pc.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:25$161 ($add).

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module semi_cpu_top:
  creating $macc model for $flatten\u_alu.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:114$28 ($add).
  creating $macc model for $flatten\u_alu.$sub$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:115$29 ($sub).
  creating $macc model for $flatten\u_pc.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:25$161 ($add).
  creating $alu model for $macc $flatten\u_pc.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:25$161.
  creating $alu model for $macc $flatten\u_alu.$sub$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:115$29.
  creating $alu model for $macc $flatten\u_alu.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:114$28.
  creating $alu cell for $flatten\u_alu.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:114$28: $auto$alumacc.cc:485:replace_alu$206
  creating $alu cell for $flatten\u_alu.$sub$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:115$29: $auto$alumacc.cc:485:replace_alu$209
  creating $alu cell for $flatten\u_pc.$add$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:25$161: $auto$alumacc.cc:485:replace_alu$212
  created 3 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module semi_cpu_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_alu.$shr$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:117$31 ($shr):
    Found 1 activation_patterns using ctrl signal $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:189$7_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_alu.$shl$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:116$30 ($shl):
    Found 1 activation_patterns using ctrl signal $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:188$5_Y.
    No candidates found.

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

32.9. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 0
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 1
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 2
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 3
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 4
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 5
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 6
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 7
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 8
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 9
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 10
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 11
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 12
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 13
semi_cpu_top.$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163: removing const-0 lane 18
Performed a total of 1 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing semi_cpu_top.u_rf.registers write port 0.

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167'[0] in module `\semi_cpu_top': no output FF found.
Checking read port `$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167'[0] in module `\semi_cpu_top': no output FF found.
Checking read port `$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163'[0] in module `\semi_cpu_top': no output FF found.
Checking read port `\u_rf.registers'[0] in module `\semi_cpu_top': no output FF found.
Checking read port `\u_rf.registers'[1] in module `\semi_cpu_top': no output FF found.
Checking read port address `$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167'[0] in module `\semi_cpu_top': no address FF found.
Checking read port address `$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167'[0] in module `\semi_cpu_top': no address FF found.
Checking read port address `$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163'[0] in module `\semi_cpu_top': address FF has async set and/or reset, not supported.
Checking read port address `\u_rf.registers'[0] in module `\semi_cpu_top': no address FF found.
Checking read port address `\u_rf.registers'[1] in module `\semi_cpu_top': no address FF found.

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory semi_cpu_top.u_rf.registers by address:

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~4 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

35.5. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167 in module \semi_cpu_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167 in module \semi_cpu_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163 in module \semi_cpu_top:
  created 32 $dff cells and 0 static cells of width 17.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \u_rf.registers in module \semi_cpu_top:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~22 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][9]$387:
      Old ports: A=17'10000101001010001, B=17'11100000000001110, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [1:0]
      New connections: $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [16:2] = { 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [1] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][8]$384:
      Old ports: A=17'00000110001110000, B=17'00000111010000000, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [4] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [16:8] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [6:5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [3:0] } = { 7'0000011 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [7] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][7]$381:
      Old ports: A=17'10000111000000001, B=17'00001000001100111, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [16:10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [8:2] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [0] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] 3'000 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][6]$378:
      Old ports: A=17'11000101001000111, B=17'10000110000000001, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [16:11] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [9:2] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [0] } = { 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] 4'0001 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] 3'000 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][5]$375:
      Old ports: A=17'10000100000000100, B=17'00000101000000000, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [2] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [16:10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [8:3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [1:0] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [2] 14'00001000000000 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][2]$366:
      Old ports: A=17'10010101000000010, B=17'11100000000001010, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [3] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [16:10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [8:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [2:0] } = { 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [9] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [9] 9'000000010 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][1]$363:
      Old ports: A=17'00011001010101111, B=17'10110100110010101, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16:5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [3:2] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [0] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] 2'10 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][4][0]$360:
      Old ports: A=17'10001010000001010, B=17'10001111000001111, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0]
      New connections: $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [16:1] = { 5'10001 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0] 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0] 6'000001 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][6]$309:
      Old ports: A=7'1000110, B=7'0100001, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289 [1:0]
      New connections: $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289 [6:2] = { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289 [1:0] 2'00 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][5]$306:
      Old ports: A=7'0001000, B=7'0000011, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [0] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [6:4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [2:1] } = { 4'0000 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][4]$303:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$286
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$286 [4]
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$286 [6:5] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$286 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][3]$300:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [1] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [6:4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [2] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [0] } = { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][2]$297:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283 [1:0]
      New connections: $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283 [6:2] = { 3'001 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][1]$294:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [2] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [6:5] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][0]$291:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0]
      New connections: $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [6:1] = { 1'1 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][6]$264:
      Old ports: A=7'1000110, B=7'0100001, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244 [1:0]
      New connections: $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244 [6:2] = { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244 [1:0] 2'00 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][5]$261:
      Old ports: A=7'0001000, B=7'0000011, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [0] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [6:4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [2:1] } = { 4'0000 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][4]$258:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$241
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$241 [4]
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$241 [6:5] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$241 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][3]$255:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [1] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [6:4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [2] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [0] } = { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][2]$252:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238 [1:0]
      New connections: $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238 [6:2] = { 3'001 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][1]$249:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [2] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [6:5] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][0]$246:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0]
      New connections: $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [6:1] = { 1'1 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][7]$267:
      Old ports: A=7'0000110, B=7'0001110, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$245
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$245 [3]
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$245 [6:4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$245 [2:0] } = 6'000110
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][3][7]$312:
      Old ports: A=7'0000110, B=7'0001110, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$290
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$290 [3]
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$290 [6:4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$290 [2:0] } = 6'000110
  Optimizing cells in module \semi_cpu_top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$348:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331
      New ports: A={ 3'011 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$a$349 [4] 2'00 }, B={ 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [0] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$b$350 [1:0] }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [1:0] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [15:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [8] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [3:2] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [1] 3'000 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$345:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$a$346 [1] }, B={ 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][3]$b$347 [1] }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [15] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [1] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [14:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [8:6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [4:2] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [0] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [11] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [5] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [1] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$342:
      Old ports: A=17'00000000000000000, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328
      New ports: A=3'000, B={ 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][2]$b$344 [2] }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [11] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [2] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [16:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [8:3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [1:0] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [2] 13'0000000000000 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$339:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340, B=17'00000000000000000, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][1]$a$340 [3] 1'1 }, B=3'000, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [1] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [16:10] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [8:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [2] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [0] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [9] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [9] 8'00000000 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$336:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325
      New ports: A={ 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0] 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0] 4'0001 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$a$337 [0] }, B={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [1] 1'1 }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [1:0] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [15:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [8] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [3:2] } = { 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [4] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [1:0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$288:
      Old ports: A=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289, B=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$290, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278
      New ports: A={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289 [1] 1'0 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$289 [1:0] }, B={ 1'0 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$290 [3] 2'10 }, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [6] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [1:0] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [5:4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [2] } = { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [0] 1'0 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$278 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$285:
      Old ports: A=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$286, B=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$277
      New ports: A={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$286 [4] 2'00 }, B={ 1'0 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$287 [0] }, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$277 [4:3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$277 [0] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$277 [6:5] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$277 [2:1] } = { 3'000 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$277 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$282:
      Old ports: A=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283, B=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$275
      New ports: A={ 2'01 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283 [0] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$283 [1:0] }, B={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$284 [1] 1'0 }, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$275 [5:3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$275 [1:0] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$275 [6] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$275 [2] } = { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$275 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$279:
      Old ports: A=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280, B=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281, Y=$memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274
      New ports: A={ 1'1 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0] 1'0 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$280 [0] }, B={ 2'01 $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$281 [2] 1'0 }, Y={ $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274 [6:4] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274 [2] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274 [0] }
      New connections: { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274 [3] $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274 [1] } = { $memory$flatten\u_hex_low.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$274 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$243:
      Old ports: A=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244, B=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$245, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233
      New ports: A={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244 [1] 1'0 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$a$244 [1:0] }, B={ 1'0 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][3]$b$245 [3] 2'10 }, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [6] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [1:0] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [5:4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [2] } = { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [0] 1'0 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$b$233 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$240:
      Old ports: A=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$241, B=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$232
      New ports: A={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$a$241 [4] 2'00 }, B={ 1'0 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][2]$b$242 [0] }, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$232 [4:3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$232 [0] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$232 [6:5] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$232 [2:1] } = { 3'000 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][1]$a$232 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$237:
      Old ports: A=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238, B=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$230
      New ports: A={ 2'01 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238 [0] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$a$238 [1:0] }, B={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][1]$b$239 [1] 1'0 }, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$230 [5:3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$230 [1:0] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$230 [6] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$230 [2] } = { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$b$230 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$234:
      Old ports: A=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235, B=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236, Y=$memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229
      New ports: A={ 1'1 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0] 1'0 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$a$235 [0] }, B={ 2'01 $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][2][0]$b$236 [2] 1'0 }, Y={ $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229 [6:4] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229 [2] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229 [0] }
      New connections: { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229 [3] $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229 [1] } = { $memory$flatten\u_hex_high.$auto$proc_rom.cc:150:do_switch$167$rdmux[0][1][0]$a$229 [0] 1'0 }
  Optimizing cells in module \semi_cpu_top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$330:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331, B=17'00000000000000000, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [1:0] }, B=9'000000000, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [1:0] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [15:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [8] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [3:2] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [1] 3'000 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$327:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [2] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [11] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [9] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$a$328 [2] 2'00 }, B={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [11] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [15] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][1]$b$329 [1] 1'1 }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [16:15] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [2:0] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [14:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [8:6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [4:3] } = { 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [5] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$324:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [16] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$a$325 [1:0] }, B={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [9] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [9] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [9] 3'000 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][0]$b$326 [1] 1'0 }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [16:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [5:3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [1:0] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [8] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [2] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [4] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [0] }
  Optimizing cells in module \semi_cpu_top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$321:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322, B=17'00000000000000000, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][1]$a$322 [1:0] }, B=9'000000000, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [5:4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [1:0] }
      New connections: { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [15:12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [8] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [3:2] } = { $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [1] 3'000 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [4] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$b$317 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$318:
      Old ports: A=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319, B=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320, Y=$memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$a$316
      New ports: A={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [16:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [7] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [5:3] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [0] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$a$319 [1:0] }, B={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [16:15] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [11:9] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [1] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [5] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][1][0]$b$320 [2:0] }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$a$316 [16:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$a$316 [7:0] }
      New connections: $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$a$316 [8] = $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][0][0]$a$316 [4]
  Optimizing cells in module \semi_cpu_top.
Performed a total of 42 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

37.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_alu.$procmux$181 in front of them:
        $auto$alumacc.cc:485:replace_alu$209
        $auto$alumacc.cc:485:replace_alu$206

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 198 unused wires.
<suppressed ~1 debug messages>

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~4 debug messages>

37.10. Rerunning OPT passes. (Maybe there is more to do..)

37.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

37.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
    New ctrl vector for $pmux cell $flatten\u_alu.$procmux$181: { $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:188$5_Y $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:189$7_Y $auto$opt_reduce.cc:134:opt_pmux$910 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][4]$348:
      Old ports: A={ 3'011 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] 2'00 }, B={ 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [6] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [15] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [0] }
      New ports: A={ 3'011 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] 2'00 }, B={ 1'1 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] 1'0 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] 2'00 $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12] }, Y={ $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [16] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [11:9] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [7] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [5] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [15] $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [0] }
      New connections: $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][2][2]$a$331 [6] = $memory$flatten\u_imem.$auto$proc_rom.cc:150:do_switch$163$rdmux[0][3][0]$b$338 [12]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$909: { $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:191$11_Y $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:190$9_Y $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:187$3_Y $eq$/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v:186$2_Y }
  Optimizing cells in module \semi_cpu_top.
Performed a total of 3 changes.

37.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

37.14. Executing OPT_SHARE pass.

37.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_rf.registers[9]$426 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[9]).
Adding EN signal on $memory\u_rf.registers[8]$424 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[8]).
Adding EN signal on $memory\u_rf.registers[7]$422 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[7]).
Adding EN signal on $memory\u_rf.registers[6]$420 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[6]).
Adding EN signal on $memory\u_rf.registers[5]$418 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[5]).
Adding EN signal on $memory\u_rf.registers[4]$416 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[4]).
Adding EN signal on $memory\u_rf.registers[3]$414 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[3]).
Adding EN signal on $memory\u_rf.registers[31]$470 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[31]).
Adding EN signal on $memory\u_rf.registers[30]$468 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[30]).
Adding EN signal on $memory\u_rf.registers[2]$412 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[2]).
Adding EN signal on $memory\u_rf.registers[29]$466 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[29]).
Adding EN signal on $memory\u_rf.registers[28]$464 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[28]).
Adding EN signal on $memory\u_rf.registers[27]$462 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[27]).
Adding EN signal on $memory\u_rf.registers[26]$460 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[26]).
Adding EN signal on $memory\u_rf.registers[25]$458 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[25]).
Adding EN signal on $memory\u_rf.registers[24]$456 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[24]).
Adding EN signal on $memory\u_rf.registers[23]$454 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[23]).
Adding EN signal on $memory\u_rf.registers[22]$452 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[22]).
Adding EN signal on $memory\u_rf.registers[21]$450 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[21]).
Adding EN signal on $memory\u_rf.registers[20]$448 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[20]).
Adding EN signal on $memory\u_rf.registers[1]$410 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[1]).
Adding EN signal on $memory\u_rf.registers[19]$446 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[19]).
Adding EN signal on $memory\u_rf.registers[18]$444 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[18]).
Adding EN signal on $memory\u_rf.registers[17]$442 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[17]).
Adding EN signal on $memory\u_rf.registers[16]$440 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[16]).
Adding EN signal on $memory\u_rf.registers[15]$438 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[15]).
Adding EN signal on $memory\u_rf.registers[14]$436 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[14]).
Adding EN signal on $memory\u_rf.registers[13]$434 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[13]).
Adding EN signal on $memory\u_rf.registers[12]$432 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[12]).
Adding EN signal on $memory\u_rf.registers[11]$430 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[11]).
Adding EN signal on $memory\u_rf.registers[10]$428 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[10]).
Adding EN signal on $memory\u_rf.registers[0]$408 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[0]).

37.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 33 unused cells and 36 unused wires.
<suppressed ~34 debug messages>

37.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

37.18. Rerunning OPT passes. (Maybe there is more to do..)

37.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

37.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

37.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

37.22. Executing OPT_SHARE pass.

37.23. Executing OPT_DFF pass (perform DFF optimizations).

37.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

37.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

37.26. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1757 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~284 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 24 unused cells and 346 unused wires.
<suppressed ~25 debug messages>

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\semi_cpu_top' to `<abc-temp-dir>/input.blif'..
Extracted 3274 gates and 4306 wires to a netlist network with 1030 inputs and 84 outputs.

40.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:      125
ABC RESULTS:               MUX cells:     2349
ABC RESULTS:              NAND cells:       28
ABC RESULTS:               NOR cells:       40
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOT cells:     1111
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:                OR cells:      254
ABC RESULTS:            ANDNOT cells:      342
ABC RESULTS:        internal signals:     3192
ABC RESULTS:           input signals:     1030
ABC RESULTS:          output signals:       84
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~80 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 1 unused cells and 1465 unused wires.
<suppressed ~6 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \semi_cpu_top

42.2. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Removed 0 unused modules.

43. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               4321
   Number of wire bits:           5827
   Number of public wires:          75
   Number of public wire bits:    1581
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5321
     $_ANDNOT_                     339
     $_AND_                         16
     $_DFFE_PN0P_                    5
     $_DFFE_PP_                   1024
     $_MUX_                       2349
     $_NAND_                        28
     $_NOR_                         40
     $_NOT_                       1110
     $_ORNOT_                       27
     $_OR_                         254
     $_XNOR_                         4
     $_XOR_                        125

44. Executing CHECK pass (checking for obvious problems).
Checking module semi_cpu_top...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/Sixth_Project/runs/RUN_2025.06.05_09.53.21/tmp/synthesis/post_techmap.dot'.
Dumping module semi_cpu_top to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 36 unused wires.
<suppressed ~36 debug messages>

49. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               4285
   Number of wire bits:           5324
   Number of public wires:          39
   Number of public wire bits:    1078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5321
     $_ANDNOT_                     339
     $_AND_                         16
     $_DFFE_PN0P_                    5
     $_DFFE_PP_                   1024
     $_MUX_                       2349
     $_NAND_                        28
     $_NOR_                         40
     $_NOT_                       1110
     $_ORNOT_                       27
     $_OR_                         254
     $_XNOR_                         4
     $_XOR_                        125

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\semi_cpu_top':
  mapped 5 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 1024 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               5314
   Number of wire bits:           6353
   Number of public wires:          39
   Number of public wire bits:    1078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6350
     $_ANDNOT_                     339
     $_AND_                         16
     $_MUX_                       3378
     $_NAND_                        28
     $_NOR_                         40
     $_NOT_                       1110
     $_ORNOT_                       27
     $_OR_                         254
     $_XNOR_                         4
     $_XOR_                        125
     sky130_fd_sc_hd__dfrtp_2        5
     sky130_fd_sc_hd__dfxtp_2     1024

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\semi_cpu_top' to `/tmp/yosys-abc-G2fTrt/input.blif'..
Extracted 5321 gates and 6351 wires to a netlist network with 1030 inputs and 1043 outputs.

56.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-G2fTrt/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-G2fTrt/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-G2fTrt/input.blif 
ABC: + read_lib -w /openlane/designs/Sixth_Project/runs/RUN_2025.06.05_09.53.21/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/Sixth_Project/runs/RUN_2025.06.05_09.53.21/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/Sixth_Project/runs/RUN_2025.06.05_09.53.21/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/Sixth_Project/runs/RUN_2025.06.05_09.53.21/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (7672.12 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   3284 ( 56.9 %)   Cap = 11.7 ff ( 14.3 %)   Area =    21458.08 ( 42.8 %)   Delay =  8179.84 ps  (  3.6 %)               
ABC: Path  0 --       6 : 0    6 pi                         A =   0.00  Df =  44.2  -24.8 ps  S =  66.9 ps  Cin =  0.0 ff  Cout =  13.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    2088 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 419.3 -178.6 ps  S = 462.3 ps  Cin =  2.1 ff  Cout =  39.1 ff  Cmax = 130.0 ff  G = 1778  
ABC: Path  2 --    2109 : 3    5 sky130_fd_sc_hd__mux2_2    A =  11.26  Df = 725.7 -113.3 ps  S = 112.0 ps  Cin =  2.3 ff  Cout =  17.1 ff  Cmax = 297.6 ff  G =  711  
ABC: Path  3 --    2110 : 3    2 sky130_fd_sc_hd__a21o_2    A =   8.76  Df = 874.3  -30.4 ps  S =  50.3 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  287  
ABC: Path  4 --    2114 : 4    7 sky130_fd_sc_hd__a211o_2   A =  10.01  Df =1227.7 -153.2 ps  S = 115.6 ps  Cin =  2.4 ff  Cout =  22.1 ff  Cmax = 325.0 ff  G =  895  
ABC: Path  5 --    2116 : 3   10 sky130_fd_sc_hd__a21o_2    A =   8.76  Df =1509.9 -216.2 ps  S = 143.5 ps  Cin =  2.4 ff  Cout =  26.8 ff  Cmax = 309.5 ff  G = 1088  
ABC: Path  6 --    2117 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df =1720.0 -108.8 ps  S = 352.4 ps  Cin =  2.1 ff  Cout =  29.5 ff  Cmax = 130.0 ff  G = 1349  
ABC: Path  7 --    2737 : 4    1 sky130_fd_sc_hd__a211o_2   A =  10.01  Df =2043.8 -235.8 ps  S =  44.8 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 325.0 ff  G =   97  
ABC: Path  8 --    2740 : 5    4 sky130_fd_sc_hd__a32o_2    A =  11.26  Df =2283.9 -326.4 ps  S =  96.7 ps  Cin =  2.3 ff  Cout =  12.1 ff  Cmax = 264.6 ff  G =  489  
ABC: Path  9 --    3173 : 4    1 sky130_fd_sc_hd__o31a_2    A =  10.01  Df =2555.9 -354.6 ps  S =  46.1 ps  Cin =  2.3 ff  Cout =   1.6 ff  Cmax = 285.7 ff  G =   64  
ABC: Path 10 --    3175 : 4    2 sky130_fd_sc_hd__or4_2     A =   8.76  Df =3177.8 -501.5 ps  S = 113.1 ps  Cin =  1.5 ff  Cout =   6.3 ff  Cmax = 310.4 ff  G =  396  
ABC: Path 11 --    3177 : 4    6 sky130_fd_sc_hd__or4bb_2   A =  12.51  Df =3873.3 -788.1 ps  S = 146.3 ps  Cin =  1.5 ff  Cout =  17.8 ff  Cmax = 312.2 ff  G = 1134  
ABC: Path 12 --    3218 : 5    5 sky130_fd_sc_hd__a2111oi_2 A =  15.01  Df =4396.1-1232.1 ps  S = 481.8 ps  Cin =  4.6 ff  Cout =  12.7 ff  Cmax =  56.8 ff  G =  267  
ABC: Path 13 --    3313 : 3    5 sky130_fd_sc_hd__a21o_2    A =   8.76  Df =4667.6-1145.9 ps  S = 126.2 ps  Cin =  2.4 ff  Cout =  22.8 ff  Cmax = 309.5 ff  G =  925  
ABC: Path 14 --    3368 : 4    5 sky130_fd_sc_hd__or4b_2    A =  10.01  Df =5312.7-1463.5 ps  S = 133.7 ps  Cin =  1.5 ff  Cout =  10.9 ff  Cmax = 265.5 ff  G =  716  
ABC: Path 15 --    3384 : 2    1 sky130_fd_sc_hd__and2b_2   A =   8.76  Df =5530.2-1507.8 ps  S =  31.6 ps  Cin =  1.6 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   88  
ABC: Path 16 --    3385 : 2    2 sky130_fd_sc_hd__or2_2     A =   6.26  Df =5807.2 -104.3 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.3 ff  Cmax = 299.4 ff  G =  407  
ABC: Path 17 --    3386 : 2    3 sky130_fd_sc_hd__and2_2    A =   7.51  Df =6023.0 -158.0 ps  S =  74.3 ps  Cin =  1.5 ff  Cout =  10.8 ff  Cmax = 303.0 ff  G =  710  
ABC: Path 18 --    3388 : 2    4 sky130_fd_sc_hd__or2_2     A =   6.26  Df =6335.0 -343.1 ps  S =  69.3 ps  Cin =  1.5 ff  Cout =   8.1 ff  Cmax = 299.4 ff  G =  527  
ABC: Path 19 --    3416 : 5    2 sky130_fd_sc_hd__a2111o_2  A =  12.51  Df =6753.3 -513.9 ps  S =  74.9 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 324.1 ff  G =  278  
ABC: Path 20 --    3429 : 3    3 sky130_fd_sc_hd__a21o_2    A =   8.76  Df =6993.9 -550.9 ps  S =  66.4 ps  Cin =  2.4 ff  Cout =  10.7 ff  Cmax = 309.5 ff  G =  441  
ABC: Path 21 --    3443 : 3    3 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =7171.7 -661.5 ps  S = 167.9 ps  Cin =  4.6 ff  Cout =  11.0 ff  Cmax = 128.2 ff  G =  227  
ABC: Path 22 --    3451 : 3    1 sky130_fd_sc_hd__or3_2     A =   7.51  Df =7306.3 -365.9 ps  S =  69.7 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   99  
ABC: Path 23 --    3453 : 3    2 sky130_fd_sc_hd__and3_2    A =   7.51  Df =7467.2  -36.5 ps  S =  50.7 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 309.5 ff  G =  256  
ABC: Path 24 --    3454 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df =7672.5  -95.8 ps  S = 222.1 ps  Cin =  2.1 ff  Cout =  18.2 ff  Cmax = 130.0 ff  G =  826  
ABC: Path 25 --    3455 : 3    1 sky130_fd_sc_hd__mux2_2    A =  11.26  Df =7858.9   -9.1 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 26 --    3456 : 1    1 sky130_fd_sc_hd__buf_1     A =   3.75  Df =8179.8 -111.2 ps  S = 396.5 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi5 (\u_imem.addr [1]).  End-point = po114 ($auto$rtlil.cc:2684:MuxGate$11134).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1030/ 1043  lat =    0  nd =  3284  edge =   6172  area =21452.23  delay =28.00  lev = 28
ABC: + write_blif /tmp/yosys-abc-G2fTrt/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       77
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      635
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1847
ABC RESULTS:        internal signals:     4278
ABC RESULTS:           input signals:     1030
ABC RESULTS:          output signals:     1043
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 1865 unused cells and 7597 unused wires.
<suppressed ~1898 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module semi_cpu_top...
Found and reported 0 problems.

63. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               3058
   Number of wire bits:           3070
   Number of public wires:        1034
   Number of public wire bits:    1046
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2448
     sky130_fd_sc_hd__a2111o_2       5
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2       37
     sky130_fd_sc_hd__a211oi_2       7
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        39
     sky130_fd_sc_hd__a21oi_2       46
     sky130_fd_sc_hd__a221o_2       14
     sky130_fd_sc_hd__a221oi_2       5
     sky130_fd_sc_hd__a22o_2        15
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       8
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a311oi_2       5
     sky130_fd_sc_hd__a31o_2        18
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2         6
     sky130_fd_sc_hd__a32oi_2        2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        36
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2        25
     sky130_fd_sc_hd__and3b_2        3
     sky130_fd_sc_hd__and4_2         5
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1        667
     sky130_fd_sc_hd__dfrtp_2        5
     sky130_fd_sc_hd__dfxtp_2      405
     sky130_fd_sc_hd__inv_2         20
     sky130_fd_sc_hd__mux2_2       571
     sky130_fd_sc_hd__mux4_2         9
     sky130_fd_sc_hd__nand2_2       51
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        4
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nor2_2        72
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       53
     sky130_fd_sc_hd__o211ai_2       5
     sky130_fd_sc_hd__o21a_2        23
     sky130_fd_sc_hd__o21ai_2       26
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       6
     sky130_fd_sc_hd__o221a_2       14
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        10
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       4
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2         7
     sky130_fd_sc_hd__o31ai_2        3
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__or2_2         77
     sky130_fd_sc_hd__or2b_2         7
     sky130_fd_sc_hd__or3_2         13
     sky130_fd_sc_hd__or3b_2        11
     sky130_fd_sc_hd__or4_2          8
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       26
     sky130_fd_sc_hd__xor2_2        19

   Chip area for module '\semi_cpu_top': 25035.260800

64. Executing Verilog backend.
Dumping module `\semi_cpu_top'.

65. Executing JSON backend.

End of script. Logfile hash: 7cb9a422cf, CPU: user 1.83s system 0.01s, MEM: 44.05 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 76% 2x abc (5 sec), 4% 27x opt_expr (0 sec), ...
