<!DOCTYPE html>
<html>
<head>
<meta http-equiv="X-UA-Compatible" content="IE=8" /> 
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<title>Model Advisor Report for 'simulink_implementation/HDL_DUT'</title>  
<style type="text/css">
<!--
@media screen {    
    /* Table Formatting */
    .AdvTable th { 
        background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; 
    }
}

@media all {
    *{ font-family: sans-serif; }

	H3 {
		font-size: 14pt;
		font-weight: 200;
	}
	H4 {
		font-size: 9pt;
		font-weight: normal;
	}
	H5 {
		font-size: 12pt;
		font-style: italic;
		font-weight: bold;
		color: #333333;
		margin-bottom: 2px;
	}
	a[href] {
		color: #005FCE;
	}
	.subsection {
		padding-left: 30px;
	}
    
    .CheckHeading {
		font-size:1.05em;
		font-weight:bold;
	}

    /* Table Formatting */
    table.AdvTable { 
        border-collapse:collapse; border:1px solid #ececec; border-right:none; border-bottom:none; 
    }

    .AdvTable th { 
        padding-left:5px; 
        padding-right:5px; 
        color:#fff; 
        line-height:120%; 
        background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; 
        border-right: 1px solid #ececec; 
        border-bottom: 1px solid #ececec; 
    }

    .AdvTable td { 
        padding-left:5px; 
        padding-right:5px; 
        border-right:1px solid #ececec; 
        border-bottom: 1px solid #ececec; 
    }
    
    .AdvTable th p { 
        margin-bottom:0px; 
    }

    .AdvTable p { 
        margin-bottom:10px; 
    }
    
    .AdvTableNoBorder p { 
        margin-bottom:10px; 
    }

    table+span.SDCollapseControl { 
        font-size:0.8em; 
        font-weight:bold; 
    }

    ul+span.SDCollapseControl { 
        margin-left:25px; 
        font-size:0.8em;
        font-weight:bold; 
    }

    ol+span.SDCollapseControl { 
        margin-left:25px; 
        font-size:0.8em; 
        font-weight:bold; 
    }

    .SystemdefinedCollapse { 
        margin-top:0px;
        margin-bottom:5px; 
    }

    div.AllCollapse p, div.AllCollapse table, div.AllCollapse ol, div.AllCollapse ul { 
        margin-top:0pt;
        margin-bottom:0pt; 
        margin-left:18px;
    }

    div.AllCollapse + div { 
        margin-top:0pt;
        margin-bottom:0pt; 
        margin-left:18px; 
    }

    img.CollapseAllControlImage { 
        float:left; 
    }

    .SubResultsSummary {
        padding-left:30px;
    }

    .EmptyFolderMessage {
        color:gray;
        margin:10px 0 0 30px;
        font-size:0.8em;
    }
	
    .CsEml-Symbol-Status-Pass
    { 
        color: green;
        font-family: monospace;
    }

    .CsEml-Symbol-Status-Warn
        { 
        color: orange;
        font-family: monospace;
    }

    .CsEml-Symbol-Status-Fail
    { 
        color: red;
        font-family: monospace;
    }
    
    .CsEml-Line-Number
    {
        color: #A0A0A0;
        font-style: italic;
        font-family: monospace;
    }

    .CsEml-Code
    {
        color: blue;
        font-family: monospace;
    }

    .CsEml-Code-Fragment
    {
        color: blue;
        font-weight: bold;
        font-family: monospace;
        margin-right: 0;
        padding-right: 0;
        margin-left: 0;
        padding-left: 0;
    }

    .CsEml-Function-Type
    {
        color:       #A0A0A0;
        font-style:  italic;
        font-family: monospace;
    }

}
-->
</style>

<script type="text/javascript"> <!-- /* Copyright 2013-2017 The MathWorks, Inc */
/* define String.trim() method if not defined (used by filterByText() function) */
if(!String.prototype.trim) {
  String.prototype.trim = function () {
    return this.replace(/^\s+|\s+$/g,'');
  };
}

// rtwreport needs it 
function init() {
    var showFailed = document.getElementById("Failed Checkbox");
    var showPassed = document.getElementById("Passed Checkbox");
    var showWarning = document.getElementById("Warning Checkbox");
    var showNotRun = document.getElementById("Not Run Checkbox");       
    
    urlQueryStringRegexp = RegExp('\\?(.*)').exec(window.location.search);

    if (urlQueryStringRegexp == null) {
        /* refresh check boxes and search input */
        showFailed.checked = true;
        showPassed.checked = true;
        showWarning.checked = true;
        showNotRun.checked = true;
    }
    else 
    {
        showFailed.checked = false;
        showPassed.checked = false;
        showWarning.checked = false;
        showNotRun.checked = false;
        
        urlQueryString = urlQueryStringRegexp[1];
        
        var queryArgs = [];
        
        if (urlQueryString.indexOf("&") == -1)
        {
            // Only 1 argument
            queryArgs[0] = urlQueryString;
        }
        else
        {
            queryArgs = urlQueryString.split("&");
        }
        
        for (var idx = 0; idx < queryArgs.length; ++idx)
        {
            // get in
            if (queryArgs[idx].localeCompare("showPassedChecks") == 0) 
            {
                showPassed.checked = true;
            }
            else if (queryArgs[idx].localeCompare("showWarningChecks") == 0) 
            {
                showWarning.checked = true;
            }
            else if (queryArgs[idx].localeCompare("showFailedChecks") == 0)
            {
                showFailed.checked = true;
            }
            else if (queryArgs[idx].localeCompare("showNotRunChecks") == 0)
            {
                showNotRun.checked = true;
            }
        }
            
        // if nothing is selected, select everything
        if (!showFailed.checked && !showPassed.checked && 
            !showWarning.checked && !showNotRun.checked) 
        {
            showFailed.checked = true;
            showPassed.checked = true;
            showWarning.checked = true;
            showNotRun.checked = true;
        }
    }
    
    updateVisibleChecks();
}

function markEmptyFolders(){
	var nodeTypes = ["FailedCheck","PassedCheck",  "WarningCheck", "NotRunCheck"];
	var folderArray = document.querySelectorAll("div.FolderContent");
	
	for (var n=0;n<folderArray.length;n++){
		/* get direct check result children and check visibility */
		var childNodes = folderArray[n].childNodes;
		var noneVisible = true;
		var noChecksInFolder = true;
		
		for (var ni=0;ni<childNodes.length;ni++){
			if (childNodes[ni].nodeType == 1 && childNodes[ni].tagName.toLowerCase() == "div"){
				if (childNodes[ni].className == nodeTypes[0] || childNodes[ni].className == nodeTypes[1] || childNodes[ni].className == nodeTypes[2] || childNodes[ni].className == nodeTypes[3]){
					noChecksInFolder = false;
					if (childNodes[ni].style.display != "none"){
						noneVisible = false;
                        break;
					}
				}
			}
		}
		
		/* Only display hidden message if any checks inside the folders and not just other folders */
		if (!noChecksInFolder){
			var hiddenMessage = folderArray[n].querySelector("div.EmptyFolderMessage");
			
			if (hiddenMessage && noneVisible == true){
				hiddenMessage.style.display = "";
			}else if (hiddenMessage && noneVisible == false){
				hiddenMessage.style.display = "none";
			}else{
				/* hidden message not found */
			}
		}
	}

    return;
}

function updateVisibleChecks( /* show all flags */ checkbox ){
	
	var checkboxes = ["Failed Checkbox", "Passed Checkbox", "Warning Checkbox", "Not Run Checkbox"];
	var nodeTypes = ["Failed Check","Passed Check",  "Warning Check", "Not Run Check"];
	var textInput = document.getElementById("TxtFilterInput");
	
	
	if (checkbox && textInput && textInput.color=="gray"){
		var checkType = checkbox.id;
		var ind = checkboxes.indexOf(checkType);
		var nodes = document.getElementsByName(nodeTypes[ind]);
		for (i = 0; i < nodes.length;i++){
		    nodes[i].style.display = checkbox.checked ? "" : "none";
		}
	}
	else{ /* Update all checks if called from init or if a previous text filter was applied */
		for (i = 0; i < checkboxes.length; i++){
			
			  var show = document.getElementById(checkboxes[i]).checked ? "" : "none";
			  var nodes = document.getElementsByName(nodeTypes[i]);
			  for(j = 0; j < nodes.length; j++){
				  nodes[j].style.display = show;
			  }
		   
		}
	}

    /* clear text search */
	if (textInput && checkbox){
		textInput.value = "Keywords";
        textInput.style.color = "gray";
        textInput.blur;
	}

    markEmptyFolders();

    return; 
}

function filterByText(ev){
	// get all the nodes
	var allNodeTypes = ["Failed Check","Passed Check",  "Warning Check", "Not Run Check"];
	var checkboxes = ["Failed Checkbox", "Passed Checkbox", "Warning Checkbox", "Not Run Checkbox"];
	var nodeTypes = [];
	
	// get nodes depending on filter selections
	for (var n=0; n<checkboxes.length; n++){
		var checkbox = document.getElementById(checkboxes[n]);
		if (checkbox && checkbox.checked){
			nodeTypes.push(allNodeTypes[n]);
		}
	}
	
    var searchNodes = [".CheckHeading"];
    var allnodes = [];
	var alltext = [];
	if (!ev) return;
	var target = ev.target ? ev.target : window.event.srcElement;
	var searchString = target.value;
	
	if (!searchString){
        updateVisibleChecks();  // clear all and display by other filters
	}else{
		for (i = 0; i < nodeTypes.length; i++){
			var nodes = document.getElementsByName(nodeTypes[i]);
			for (j = 0; j < nodes.length; j++){
				// get text from check heading
				var checkContent = nodes[j].querySelector(searchNodes).innerHTML;
				// creaet a regular expression to ignore case
				var ss = new RegExp(searchString.trim(), "i");
				if (ss.exec(checkContent)){
				   nodes[j].style.display = "";
				}else{
				   nodes[j].style.display = "none";
				}
			}
		}
        markEmptyFolders();
	}	
}


function MATableShrink(o,tagNameStr){
    var temp = document.getElementsByName(tagNameStr);
    var classUsed = document.getElementsByName('EmbedImages'); 
    var embeddedMode = !(classUsed.length == 0);
    var img = o.querySelector("img");

    if (temp[0].style.display == "") 
    {
        temp[0].style.display = "none";
        if (embeddedMode)
        {
            img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }
        else
        {
            img.src = "plus.png";
        }
    } 
    else 
    {
        temp[0].style.display = "";
        if (embeddedMode)
        {
            img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }
        else
        {
            img.src = "minus.png";
        }
    }
}

// rtwreport needs it 
function updateHyperlink() {
    docObj = window.document;
    loc = document.location;
    var aHash = "";
    var externalweb = "false";
    if (loc.search || loc.hash) {
        if (loc.search)
            aHash = loc.search.substring(1);
        else
            aHash = loc.hash.substring(1);
    }    
    var args = new Array();
    args = aHash.split('&');
    for (var i = 0; i < args.length; ++i) {
        var arg = args[i];
          sep = arg.indexOf('=');
        if (sep != -1) {
            var cmd = arg.substring(0,sep);
            var opt = arg.substring(sep+1);
            switch (cmd.toLowerCase()) {
            case "externalweb":
                externalweb = opt;
                break;
            }
        }
    }        
    if (externalweb === "true") {        
        var objs = docObj.getElementsByTagName("a");
        if (objs.length > 0 && objs[0].removeAttribute) {
            for (var i = 0; i < objs.length; ++i) {           
                if (objs[i].href.indexOf('matlab') > -1)           
                    objs[i].removeAttribute("href");                
            }
        }
    }
    init();
}
    
function findParentNode(e) {
   var parent = e.parentElement;
   if (!!parent) {
    if (parent.id == "") {   
       return findParentNode(parent);
    } else {
       return parent;
    }
   } else {
    return null;
   }
}

function expandParentNode(e) {
   var parent = findParentNode(e);
   while (!!parent) { 
    var prefix = "FolderControl_";
    var folderControl = document.getElementById(prefix.concat(parent.id));
    if (parent.style.display == "none") {       
       MATableShrink(folderControl,parent.id);
    }
    parent = findParentNode(parent);
   }
}

function isHidden(e) {
    return (e.offsetParent === null)
}

function navigateToElement(eleID) {
   var e = document.getElementById(eleID);
   if (isHidden(e)) {
       expandParentNode(e);
   }       
   if (!!e && e.scrollIntoView) {
       e.scrollIntoView();
   }
}

function setTextContent(element, value) {
    var content = element.textContent;
    if (value === undefined) return;
    
    if (content !== undefined) element.textContent = value;
    else element.innerText = value;
}

function hideControlPanel(control){
	var panelComponents = ["ControlsCheckFiltering", "ControlsView", "ControlsTOC"];
	var reportContent = document.querySelector(".ReportContent");
	var controlPanel = document.getElementById("ControlPanel");
	var isHidden = false;
	
    if (reportContent && control && controlPanel) {
    	for (var n=0; n<panelComponents.length; n++){
			var component = document.getElementById(panelComponents[n]);
			
			if (component && component.style.display == ""){
				component.style.display = "none";
            } else if (component && component.style.display == "none"){
				component.style.display = "";
			}
		}
		
		if (controlPanel.style.width != "6px"){
			reportContent.style.marginLeft = "25px";
	    	controlPanel.style.width = "6px";
	    	control.style.left = "0px";
	       	var innerDiv = control.querySelector("#HidePanelControlInner");
	       	setTextContent(innerDiv, "\u25BA");
	    } else {
	    	reportContent.style.marginLeft = "225px";
        	controlPanel.style.width = "210px";
        	control.style.left = "204px";
        	var innerDiv = control.querySelector("#HidePanelControlInner");
        	setTextContent(innerDiv, "\u25C0");
        }
    }
}
/* Copyright 2013 The MathWorks, Inc. */
//COLLAPSIBLE FEATURE

// global variables
var GlobalCollapseState = "off";

function collapseSDHelper(o, CollElementParent, disp, mode){
    var CollElement = CollElementParent; /* ul/ol with lists, tbody with table */

    if (CollElement.nodeName == "UL" || CollElement.nodeName == "OL"){
        var CollName = "LI";
    }else if (CollElement.nodeName == "TABLE"){
        if (CollElement.querySelector('tbody')) {
            /* tr modes are child nodes of tbody node */
            CollElement = CollElement.querySelector('tbody');
        }
        var CollName = "TR";
    }
    
    // get children (li for list and tr for table)
    var children = CollElement.childNodes;

    var nElements = 0;
    for (var i=0;i<children.length;i++){
        if (children[i].nodeName == CollName){
            nElements = nElements + 1;
            if (nElements > 5){
                children[i].style.display = disp;
            }
        }
    }
    if (disp == "none"){
        if (CollName == "LI"){
            var text = " items)";
        }else{
            var text = " rows)";
        }
        
        var textNode = document.createTextNode(("\u2228 More (" + (nElements-5) + text));
        o.replaceChild(textNode,o.firstChild);

        CollElementParent.setAttribute("dataCollapse", "on");

        /* scroll to element if it is not visible */
        if (mode == "single" && CollElement.offsetTop < document.documentElement.scrollTop){
			CollElement.scrollIntoView();
		}
    }else{
        var textNode = document.createTextNode(("\u2227 " + "Less"));
        o.replaceChild(textNode,o.firstChild);

        CollElementParent.setAttribute("dataCollapse", "off");
    }
}

function collapseSD(o, ID){
    var CollElement = document.getElementById(ID);
    if (CollElement != null){
        if (CollElement.getAttribute("dataCollapse") == "off"){
            var disp="none";
        }else{
            var disp="";
        }
        collapseSDHelper(o, CollElement, disp, "single");
    }
}

function collapseAllHelper(o, CollElement, CollInfo, disp){

    if (CollElement != null){
        var img = o.querySelector("img");
        if (disp == "none"){
            CollElement.style.display = disp;
			img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }else{
            CollElement.style.display = disp;
			img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }

        if (CollInfo != null){
            if (disp == "none"){
                CollInfo.style.display = "";
            }else{
                CollInfo.style.display = "none";
            }
        }
    }
}

function collapseAll(o, ID, ID2){
    var CollElement = document.getElementById(ID);
    var CollInfo = document.getElementById(ID2);

    if (CollElement.style.display == ""){
        var disp = "none";
    }else{
        var disp = "";
    }

    collapseAllHelper(o, CollElement, CollInfo, disp);
}

function expandCollapseAll(o){
	/* IE has no method for getting elements by class name. Use querySelectorAll instead 
       Note: requires IE not to be in IE7 compatability mode */
    var SDCollapse = document.querySelectorAll(".SystemdefinedCollapse");
    var Button = null;

    if (GlobalCollapseState == "off"){
        var disp = "none";
        GlobalCollapseState = "on";

        if (o && o.firstChild.nodeType == 3) {
            var textNode = o.firstChild;
        	textNode.nodeValue = " Show check details";
		}
    }else{
        var disp = "";
        GlobalCollapseState = "off";

        if (o && o.firstChild.nodeType == 3) {
            var textNode = o.firstChild;
        	textNode.nodeValue = " Hide check details";
		}
    }

    for (var i=0;i<SDCollapse.length;i++){
        Button = SDCollapse[i].nextSibling;
        while(Button.nodeType !== 1){
            Button = Button.nextSibling;
        }
        //Button = SDCollapse[i].parentNode.querySelector("span.SDCollapseControl");
        collapseSDHelper(Button, SDCollapse[i], disp, "all");
    }
		
    var AllCollapse = document.querySelectorAll(".AllCollapse");

    for (i=0;i<AllCollapse.length;i++){
        // get children of top level collapsible div
        var children = AllCollapse[i].parentNode.children;
        
        // collapsible button is first child
		Button = children[0];
        
        // get content to display in collapsed state
        // this is optional and last child of collapsible div 
        if (Button)
        {
            if (children.length>2)
            {
                collapseAllHelper(Button, AllCollapse[i], children[2], disp);
            }
            else
            {
                collapseAllHelper(Button, AllCollapse[i], null, disp);
            }
        }
    }
}


function expandCollapseAllOnLoad(){
    GlobalCollapseState = "on";
    var Switch = document.getElementById("ExpandCollapseAll");
    expandCollapseAll(Switch);
}
//END COLLAPSIBLE

 --></script></head>  
<body onload="updateHyperlink(); expandCollapseAllOnLoad();">  
<span id="top">

</span>
<!-- mdladv_ignore_start --><div id="Container"><!-- mdladv_ignore_finish -->
<!-- mdladv_ignore_start --><div class="ReportContent" id="simulink_implementation/HDL_DUT"><!-- mdladv_ignore_finish --><table class="AdvTableNoBorder" width="100%" border="0">
<tr>
<td colspan="2" align="center">
<b>
Model Advisor Report - <font color="#800000">simulink_implementation.slx</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
Simulink version: <font color="#800000">10.0</font>
</b>

</td>
<td align="right" valign="top">
<b>
Model version: <font color="#800000">1.26</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
System: <font color="#800000">simulink_implementation/HDL_DUT</font>
</b>

</td>
<td align="right" valign="top">
<b>
Current run: <font color="#800000">29-Dec-2019 14:10:36</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
Treat as Referenced Model: <font color="#800000">off</font>
</b>

</td>
<td align="right" valign="top">
&#160;
</td>

</tr>

</table>
<br /><font color="#800000"><b>Run Summary</b></font><br /><table class="AdvTableNoBorder" width="60%" border="0">
<tr>
<th align="left" valign="top">
<b>
Pass
</b>

</th>
<th align="left" valign="top">
<b>
Fail
</b>

</th>
<th align="left" valign="top">
<b>
Warning
</b>

</th>
<th align="left" valign="top">
<b>
Not Run
</b>

</th>
<th align="left" valign="top">
<b>
Total
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAK2SURBVHjaVJNPaFRXFMZ/b96MmUZGURMyHaoTa0QrRReD4KIlwriRRhPpoi1ddeNG4krFRbAbceOf0qJuSoWWWlooIiKlCSkp1ARksEmpi8GSQjKJUSYk/p1J5r17vi7ee609cFf3+33n3HvO8SgdJYn+oZFODw4DBxB7hYoSMzJVZBo12a2fzr9X55XwEoOBoZGyYNCDfgEyIQkMzIRkBKupYXN89svVg8OJgU+hxMDQSBk45+GVJSJQQk5IYGbIhIfrcSF78ttrC3P336wC+ANXlzqBs0A5EgtkSMJMMRxXFN11mSm/pr05sTSXX0qBDkvqj0Qx6MBC/QuVt77Pp/uvkV9bxJzhZ5r7cx2LHwGZtMQBGUhRmSaB/Zd9rb+OD98+zub1Paxbs5FjNw9GJm2NXuDLtMz2RuUC8VsVG2T9di4fGqaQ6+ZubZTvJ69goWEy/PTKTmBDykxFc0LOOLHvMu+8cQjnjDRtXDsyTiHXTaU2xpmfP6EyO4Y5Q6EgFXQBubRMM+a0zcx4t9hHb3c/j5/Ncbr3Cpva80w9HOfU7Q8IwhbmonaagQv8x0A25ZxVzAxz4tupS0jG5323eT1XZHL+DoM3+mgFLZwzEp2c0WpmqsBKypxGLb785vcLfH3vAgCT878xeKMvAp1FM5Ecg5Wn6+8Bz1Pm3K1W0xu2UFhofDf5BX8t/snFsZPxDMSZzaLOSKw2suOPHuyaAJb9v+c+bmze/aBuTnuE6wrCgJt/fMVyox6NcNwRCTARtjLV5fkt1+vTb1WAmk+hxOzUjumOrTMLkuVTXtCdgMmHJTux2nxt/Ml88Xptat+vwCzw0qdQAmCh2lPNZBsTJluU8ySsDazdhf6j1sts5cVS548P75d+qE/vrMTw8v+28ZXIAB3ABiAHZIEV4HkMLQJBIv5nAPq180UQOlmCAAAAAElFTkSuQmCC"  /> 1
</td>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAGkSURBVHjalJO9bhNREIW/ubaRIiRIihAjnoHKUgpoEpBShBTwBOnWyqvwAsju0vAE4A4ptLRQ8AIYAgUCCWXn/g3Fdda7i1Mw0tXeXe139pyZvcKkol0z5sYNNaWS/rNhH37++BGkhPmAqYJ6TGuoFX7MrS/i2vCLJ4fI6BYMBshq4Ry4cj3Z3v7HoWvDDIeYkwKJrBdGoYRnW7c7IjKbUGyPRuAG3Hv5DoDLs/0SoVbGrz8DsHy6U6J5zyIFplRSIsQEMSIhNNb2Xn2AlAps5YNmgGWExsCBA7DgQT1Zle9n+43I+PzTyqewPNpFcoJskPtN1ED2CqpkVS5PH3ZG9fV4XCaTc1mWugLXWa0u49o7/9gRuL/4hsUIKUHOTaSOgF0p1moYwPJ43OwfvP+NxQQ5gfUiWF2D1qC6ho92QT1fDu6s30659KBVwqRixtxO7u6AFHdiBjljK8uWYoFTyb5wMKU6bBxMqeTNr5+YevAeU495j4UAIZQxb4CBC9c+KG+v/oD3EAMWAhJjaV7OG+Emwn+cxg68UeD6D+Pmumjf/B0Al7T7cpo6HXoAAAAASUVORK5CYII="  /> 0
</td>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAFWSURBVHjapFM9SwNBFJy3qE0QYp0mpEwVwc7Gwj+Qxkosz0IFPxorA4IWisFGLAWJWCgGCztbSWkQIYWCadKbvTsxYHYsLre5JBdMcJvdfW/3zcybXSGJ/4wJAJC51dhkPlUnAJQbaRlWQA1L5FN13t0fonQ6bwuNVcCOztXHk5XnuLSQHJAQon99PNjY8uYTyo30LIDqyAwSmQISmQKErZDFxZ8SQvTv91KEpo+rYhZnxf0cgNxoDOj1rIVuLAsVh956O4JQdw/RhdDF9XFygEUsA9XWUNRwHCeQ0NYQo23RKAvrQoj+U9sIUyAI6ToJ6WyWdqetI2rQ1wANbGIqW8FktgIVxkwzmCMsVFS7ec1DjAuBhjIRCdRBjC5AjduDmu2F6u+80IMYD6CP8/UbmJcZiPGhjAcYH4o+pOtQsqcH4/zCte296uLO5Vb/U14Y8zd//g4AqUe2q5Jz0KIAAAAASUVORK5CYII="  /> 0
</td>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAD7SURBVHjapJPBTcNAEEXfIheCAClSEhkn20C6oIPUAB0g6IAOOEAlOAkC5caBAz3kQOZzGG9syHKxR1p5Zz368zR/N0hiSJwwMIrbx4/eCDf3d6EAuL46PxwKkPxr8v1300JN/va14/nhCWBRdBXVKUp76/7/kwMcBOq6BqCaRxTgdVVnsS+mMS8wm8df+NPKczPYNzUmX0cCJlg3HctZRIL3TZ7gbJIjCI5ugMwpxpfROwL7NETz2iMBGWzW3nFS+Qy2/xCc5ggUoKwiFlqCUdnOwDouKOdCsseSfXguubistZmcwMvnrv9VBtKt6hWBuARY9BYY+px/BgAhvH/MCG7fHQAAAABJRU5ErkJggg=="  /> 0
</td>
<td align="left" valign="top">
 1
</td>

</tr>

</table>
<!-- Compile Status Flag --><!-- Service Status Flag -->
<!-- mdladv_ignore_start --><div name = "Passed Check"  id = "Passed Check" class="PassedCheck" style="margin-left: 0pt;"><!-- mdladv_ignore_finish -->
<p><hr /></p>  <a name="CheckRecord_403"></a><div class="CheckHeader" id="Header_com.mathworks.HDL.RunVivadoSynthesis">
<!-- mdladv_ignore_start --><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAK2SURBVHjaVJNPaFRXFMZ/b96MmUZGURMyHaoTa0QrRReD4KIlwriRRhPpoi1ddeNG4krFRbAbceOf0qJuSoWWWlooIiKlCSkp1ARksEmpi8GSQjKJUSYk/p1J5r17vi7ee609cFf3+33n3HvO8SgdJYn+oZFODw4DBxB7hYoSMzJVZBo12a2fzr9X55XwEoOBoZGyYNCDfgEyIQkMzIRkBKupYXN89svVg8OJgU+hxMDQSBk45+GVJSJQQk5IYGbIhIfrcSF78ttrC3P336wC+ANXlzqBs0A5EgtkSMJMMRxXFN11mSm/pr05sTSXX0qBDkvqj0Qx6MBC/QuVt77Pp/uvkV9bxJzhZ5r7cx2LHwGZtMQBGUhRmSaB/Zd9rb+OD98+zub1Paxbs5FjNw9GJm2NXuDLtMz2RuUC8VsVG2T9di4fGqaQ6+ZubZTvJ69goWEy/PTKTmBDykxFc0LOOLHvMu+8cQjnjDRtXDsyTiHXTaU2xpmfP6EyO4Y5Q6EgFXQBubRMM+a0zcx4t9hHb3c/j5/Ncbr3Cpva80w9HOfU7Q8IwhbmonaagQv8x0A25ZxVzAxz4tupS0jG5323eT1XZHL+DoM3+mgFLZwzEp2c0WpmqsBKypxGLb785vcLfH3vAgCT878xeKMvAp1FM5Ecg5Wn6+8Bz1Pm3K1W0xu2UFhofDf5BX8t/snFsZPxDMSZzaLOSKw2suOPHuyaAJb9v+c+bmze/aBuTnuE6wrCgJt/fMVyox6NcNwRCTARtjLV5fkt1+vTb1WAmk+hxOzUjumOrTMLkuVTXtCdgMmHJTux2nxt/Ml88Xptat+vwCzw0qdQAmCh2lPNZBsTJluU8ySsDazdhf6j1sts5cVS548P75d+qE/vrMTw8v+28ZXIAB3ABiAHZIEV4HkMLQJBIv5nAPq180UQOlmCAAAAAElFTkSuQmCC"  />&#160;<!-- mdladv_ignore_finish --><span class="CheckHeading" id="Heading_com.mathworks.HDL.RunVivadoSynthesis">
4.2.1. Run Synthesis</span>
<!-- mdladv_ignore_start --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --><!-- mdladv_ignore_finish --></div>
<!-- mdladv_ignore_start --><div class="subsection"><!-- mdladv_ignore_finish --><p /><font color="Green">
Passed
</font>
Synthesis<p />Parsed resource report file: <a href="matlab:edit('E:\MATLAB\Clean_HDL\hdl_prj\vivado_prj\HDL_DUT_vivado.runs\synth_1\HDL_DUT_utilization_synth.rpt')">HDL_DUT_utilization_synth.rpt</a>.<p /><table class="AdvTable" border="1">
<tr>
<td colspan="2" align="left">
<b>
Resource summary
</b>

</td>

</tr>
<tr>
<th align="left" valign="top">
<b>
Resource
</b>

</th>
<th align="left" valign="top">
<b>
Usage
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Slice LUTs
</td>
<td align="left" valign="top">
4234
</td>

</tr>
<tr>
<td align="left" valign="top">
Slice Registers
</td>
<td align="left" valign="top">
304
</td>

</tr>
<tr>
<td align="left" valign="top">
DSPs
</td>
<td align="left" valign="top">
100
</td>

</tr>
<tr>
<td align="left" valign="top">
Block RAM Tile
</td>
<td align="left" valign="top">
0
</td>

</tr>
<tr>
<td align="left" valign="top">
URAM
</td>
<td align="left" valign="top">
0
</td>

</tr>

</table>
<p />Parsed timing report file: <a href="matlab:edit('E:\MATLAB\Clean_HDL\hdl_prj\vivado_prj\timing_post_map.rpt')">timing_post_map.rpt</a>.<p /><table class="AdvTable" border="1">
<tr>
<td colspan="2" align="left">
<b>
Timing summary
</b>

</td>

</tr>
<tr>
<th align="left" valign="top">
&#160;
</th>
<th align="left" valign="top">
<b>
Value (ns)
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Requirement
</td>
<td align="left" valign="top">
38.462
</td>

</tr>
<tr>
<td align="left" valign="top">
Data Path Delay
</td>
<td align="left" valign="top">
15.634
</td>

</tr>
<tr>
<td align="left" valign="top">
Slack
</td>
<td align="left" valign="top">
22.822
</td>

</tr>

</table>
<p /><pre>Generated Post Map Timing Report <a href="matlab:edit('hdl_prj\vivado_prj\timing_post_map.rpt')">hdl_prj\vivado_prj\timing_post_map.rpt</a>.
Task "Run Synthesis" successful.
Generated logfile: <a href="matlab:edit('hdl_prj\hdlsrc\simulink_implementation\workflow_task_RunSynthesis.log')">hdl_prj\hdlsrc\simulink_implementation\workflow_task_RunSynthesis.log</a>
****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
source HDL_DUT_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2019.2 project hdl_prj\vivado_prj\HDL_DUT_vivado.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 449.781 ; gain = 156.402
### Running Synthesis in Xilinx Vivado 2019.2 ...
[Sun Dec 29 14:10:50 2019] Launched synth_1...
Run output will be captured here: E:/MATLAB/Clean_HDL/hdl_prj/vivado_prj/HDL_DUT_vivado.runs/synth_1/runme.log
[Sun Dec 29 14:10:50 2019] Waiting for synth_1 to finish...
*** Running vivado
    with args -log HDL_DUT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDL_DUT.tcl
****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
source HDL_DUT.tcl -notrace
Command: synth_design -top HDL_DUT -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.789 ; gain = 234.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDL_DUT' [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/HDL_DUT.vhd:55]
INFO: [Synth 8-3491] module 'HDL_DUT_tc' declared at 'E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/HDL_DUT_tc.vhd:29' bound to instance 'u_HDL_DUT_tc' of component 'HDL_DUT_tc' [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/HDL_DUT.vhd:315]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_tc' [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/HDL_DUT_tc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_tc' (1#1) [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/HDL_DUT_tc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT' (2#1) [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/HDL_DUT.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.293 ; gain = 307.883
---------------------------------------------------------------------------------
Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.293 ; gain = 307.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.293 ; gain = 307.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1196.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/clock_constraint.xdc]
Finished Parsing XDC File [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/clock_constraint.xdc]
Completed Processing XDC Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1331.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1341.898 ; gain = 9.953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1341.898 ; gain = 453.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1341.898 ; gain = 453.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1341.898 ; gain = 453.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1341.898 ; gain = 453.488
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 4     
	 100 Input     43 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 7     
	               18 Bit    Registers := 100   
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 4     
	   2 Input     43 Bit        Muxes := 9     
	   6 Input     43 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HDL_DUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 4     
	 100 Input     43 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 7     
	               18 Bit    Registers := 100   
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 4     
	   2 Input     43 Bit        Muxes := 9     
	   6 Input     43 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HDL_DUT_tc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Product_out1_1_reg[1], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[1] is absorbed into DSP Product_out1_1_reg[1].
DSP Report: operator Product_out1[1] is absorbed into DSP Product_out1_1_reg[1].
DSP Report: Generating DSP Product_out1_1_reg[2], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[2] is absorbed into DSP Product_out1_1_reg[2].
DSP Report: operator Product_out1[2] is absorbed into DSP Product_out1_1_reg[2].
DSP Report: Generating DSP Product_out1_1_reg[3], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[3] is absorbed into DSP Product_out1_1_reg[3].
DSP Report: operator Product_out1[3] is absorbed into DSP Product_out1_1_reg[3].
DSP Report: Generating DSP Product_out1_1_reg[4], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[4] is absorbed into DSP Product_out1_1_reg[4].
DSP Report: operator Product_out1[4] is absorbed into DSP Product_out1_1_reg[4].
DSP Report: Generating DSP Product_out1_1_reg[5], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[5] is absorbed into DSP Product_out1_1_reg[5].
DSP Report: operator Product_out1[5] is absorbed into DSP Product_out1_1_reg[5].
DSP Report: Generating DSP Product_out1_1_reg[6], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[6] is absorbed into DSP Product_out1_1_reg[6].
DSP Report: operator Product_out1[6] is absorbed into DSP Product_out1_1_reg[6].
DSP Report: Generating DSP Product_out1_1_reg[7], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[7] is absorbed into DSP Product_out1_1_reg[7].
DSP Report: operator Product_out1[7] is absorbed into DSP Product_out1_1_reg[7].
DSP Report: Generating DSP Product_out1_1_reg[8], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[8] is absorbed into DSP Product_out1_1_reg[8].
DSP Report: operator Product_out1[8] is absorbed into DSP Product_out1_1_reg[8].
DSP Report: Generating DSP Product_out1_1_reg[9], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[9] is absorbed into DSP Product_out1_1_reg[9].
DSP Report: operator Product_out1[9] is absorbed into DSP Product_out1_1_reg[9].
DSP Report: Generating DSP Product_out1_1_reg[10], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[10] is absorbed into DSP Product_out1_1_reg[10].
DSP Report: operator Product_out1[10] is absorbed into DSP Product_out1_1_reg[10].
DSP Report: Generating DSP Product_out1_1_reg[11], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[11] is absorbed into DSP Product_out1_1_reg[11].
DSP Report: operator Product_out1[11] is absorbed into DSP Product_out1_1_reg[11].
DSP Report: Generating DSP Product_out1_1_reg[12], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[12] is absorbed into DSP Product_out1_1_reg[12].
DSP Report: operator Product_out1[12] is absorbed into DSP Product_out1_1_reg[12].
DSP Report: Generating DSP Product_out1_1_reg[13], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[13] is absorbed into DSP Product_out1_1_reg[13].
DSP Report: operator Product_out1[13] is absorbed into DSP Product_out1_1_reg[13].
DSP Report: Generating DSP Product_out1_1_reg[14], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[14] is absorbed into DSP Product_out1_1_reg[14].
DSP Report: operator Product_out1[14] is absorbed into DSP Product_out1_1_reg[14].
DSP Report: Generating DSP Product_out1_1_reg[15], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[15] is absorbed into DSP Product_out1_1_reg[15].
DSP Report: operator Product_out1[15] is absorbed into DSP Product_out1_1_reg[15].
DSP Report: Generating DSP Product_out1_1_reg[16], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[16] is absorbed into DSP Product_out1_1_reg[16].
DSP Report: operator Product_out1[16] is absorbed into DSP Product_out1_1_reg[16].
DSP Report: Generating DSP Product_out1_1_reg[17], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[17] is absorbed into DSP Product_out1_1_reg[17].
DSP Report: operator Product_out1[17] is absorbed into DSP Product_out1_1_reg[17].
DSP Report: Generating DSP Product_out1_1_reg[18], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[18] is absorbed into DSP Product_out1_1_reg[18].
DSP Report: operator Product_out1[18] is absorbed into DSP Product_out1_1_reg[18].
DSP Report: Generating DSP Product_out1_1_reg[19], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[19] is absorbed into DSP Product_out1_1_reg[19].
DSP Report: operator Product_out1[19] is absorbed into DSP Product_out1_1_reg[19].
DSP Report: Generating DSP Product_out1_1_reg[20], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[20] is absorbed into DSP Product_out1_1_reg[20].
DSP Report: operator Product_out1[20] is absorbed into DSP Product_out1_1_reg[20].
DSP Report: Generating DSP Product_out1_1_reg[21], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[21] is absorbed into DSP Product_out1_1_reg[21].
DSP Report: operator Product_out1[21] is absorbed into DSP Product_out1_1_reg[21].
DSP Report: Generating DSP Product_out1_1_reg[22], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[22] is absorbed into DSP Product_out1_1_reg[22].
DSP Report: operator Product_out1[22] is absorbed into DSP Product_out1_1_reg[22].
DSP Report: Generating DSP Product_out1_1_reg[23], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[23] is absorbed into DSP Product_out1_1_reg[23].
DSP Report: operator Product_out1[23] is absorbed into DSP Product_out1_1_reg[23].
DSP Report: Generating DSP Product_out1_1_reg[24], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[24] is absorbed into DSP Product_out1_1_reg[24].
DSP Report: operator Product_out1[24] is absorbed into DSP Product_out1_1_reg[24].
DSP Report: Generating DSP Product_out1_1_reg[25], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[25] is absorbed into DSP Product_out1_1_reg[25].
DSP Report: operator Product_out1[25] is absorbed into DSP Product_out1_1_reg[25].
DSP Report: Generating DSP Product_out1_1_reg[26], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[26] is absorbed into DSP Product_out1_1_reg[26].
DSP Report: operator Product_out1[26] is absorbed into DSP Product_out1_1_reg[26].
DSP Report: Generating DSP Product_out1_1_reg[27], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[27] is absorbed into DSP Product_out1_1_reg[27].
DSP Report: operator Product_out1[27] is absorbed into DSP Product_out1_1_reg[27].
DSP Report: Generating DSP Product_out1_1_reg[28], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[28] is absorbed into DSP Product_out1_1_reg[28].
DSP Report: operator Product_out1[28] is absorbed into DSP Product_out1_1_reg[28].
DSP Report: Generating DSP Product_out1_1_reg[29], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[29] is absorbed into DSP Product_out1_1_reg[29].
DSP Report: operator Product_out1[29] is absorbed into DSP Product_out1_1_reg[29].
DSP Report: Generating DSP Product_out1_1_reg[30], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[30] is absorbed into DSP Product_out1_1_reg[30].
DSP Report: operator Product_out1[30] is absorbed into DSP Product_out1_1_reg[30].
DSP Report: Generating DSP Product_out1_1_reg[31], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[31] is absorbed into DSP Product_out1_1_reg[31].
DSP Report: operator Product_out1[31] is absorbed into DSP Product_out1_1_reg[31].
DSP Report: Generating DSP Product_out1_1_reg[32], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[32] is absorbed into DSP Product_out1_1_reg[32].
DSP Report: operator Product_out1[32] is absorbed into DSP Product_out1_1_reg[32].
DSP Report: Generating DSP Product_out1_1_reg[33], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[33] is absorbed into DSP Product_out1_1_reg[33].
DSP Report: operator Product_out1[33] is absorbed into DSP Product_out1_1_reg[33].
DSP Report: Generating DSP Product_out1_1_reg[34], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[34] is absorbed into DSP Product_out1_1_reg[34].
DSP Report: operator Product_out1[34] is absorbed into DSP Product_out1_1_reg[34].
DSP Report: Generating DSP Product_out1_1_reg[35], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[35] is absorbed into DSP Product_out1_1_reg[35].
DSP Report: operator Product_out1[35] is absorbed into DSP Product_out1_1_reg[35].
DSP Report: Generating DSP Product_out1_1_reg[36], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[36] is absorbed into DSP Product_out1_1_reg[36].
DSP Report: operator Product_out1[36] is absorbed into DSP Product_out1_1_reg[36].
DSP Report: Generating DSP Product_out1_1_reg[37], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[37] is absorbed into DSP Product_out1_1_reg[37].
DSP Report: operator Product_out1[37] is absorbed into DSP Product_out1_1_reg[37].
DSP Report: Generating DSP Product_out1_1_reg[38], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[38] is absorbed into DSP Product_out1_1_reg[38].
DSP Report: operator Product_out1[38] is absorbed into DSP Product_out1_1_reg[38].
DSP Report: Generating DSP Product_out1_1_reg[39], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[39] is absorbed into DSP Product_out1_1_reg[39].
DSP Report: operator Product_out1[39] is absorbed into DSP Product_out1_1_reg[39].
DSP Report: Generating DSP Product_out1_1_reg[40], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[40] is absorbed into DSP Product_out1_1_reg[40].
DSP Report: operator Product_out1[40] is absorbed into DSP Product_out1_1_reg[40].
DSP Report: Generating DSP Product_out1_1_reg[41], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[41] is absorbed into DSP Product_out1_1_reg[41].
DSP Report: operator Product_out1[41] is absorbed into DSP Product_out1_1_reg[41].
DSP Report: Generating DSP Product_out1_1_reg[42], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[42] is absorbed into DSP Product_out1_1_reg[42].
DSP Report: operator Product_out1[42] is absorbed into DSP Product_out1_1_reg[42].
DSP Report: Generating DSP Product_out1_1_reg[43], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[43] is absorbed into DSP Product_out1_1_reg[43].
DSP Report: operator Product_out1[43] is absorbed into DSP Product_out1_1_reg[43].
DSP Report: Generating DSP Product_out1_1_reg[44], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[44] is absorbed into DSP Product_out1_1_reg[44].
DSP Report: operator Product_out1[44] is absorbed into DSP Product_out1_1_reg[44].
DSP Report: Generating DSP Product_out1_1_reg[45], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[45] is absorbed into DSP Product_out1_1_reg[45].
DSP Report: operator Product_out1[45] is absorbed into DSP Product_out1_1_reg[45].
DSP Report: Generating DSP Product_out1_1_reg[46], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[46] is absorbed into DSP Product_out1_1_reg[46].
DSP Report: operator Product_out1[46] is absorbed into DSP Product_out1_1_reg[46].
DSP Report: Generating DSP Product_out1_1_reg[47], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[47] is absorbed into DSP Product_out1_1_reg[47].
DSP Report: operator Product_out1[47] is absorbed into DSP Product_out1_1_reg[47].
DSP Report: Generating DSP Product_out1_1_reg[48], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[48] is absorbed into DSP Product_out1_1_reg[48].
DSP Report: operator Product_out1[48] is absorbed into DSP Product_out1_1_reg[48].
DSP Report: Generating DSP Product_out1_1_reg[49], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[49] is absorbed into DSP Product_out1_1_reg[49].
DSP Report: operator Product_out1[49] is absorbed into DSP Product_out1_1_reg[49].
DSP Report: Generating DSP Product_out1_1_reg[50], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[50] is absorbed into DSP Product_out1_1_reg[50].
DSP Report: operator Product_out1[50] is absorbed into DSP Product_out1_1_reg[50].
DSP Report: Generating DSP Product_out1_1_reg[51], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[51] is absorbed into DSP Product_out1_1_reg[51].
DSP Report: operator Product_out1[51] is absorbed into DSP Product_out1_1_reg[51].
DSP Report: Generating DSP Product_out1_1_reg[52], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[52] is absorbed into DSP Product_out1_1_reg[52].
DSP Report: operator Product_out1[52] is absorbed into DSP Product_out1_1_reg[52].
DSP Report: Generating DSP Product_out1_1_reg[53], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[53] is absorbed into DSP Product_out1_1_reg[53].
DSP Report: operator Product_out1[53] is absorbed into DSP Product_out1_1_reg[53].
DSP Report: Generating DSP Product_out1_1_reg[54], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[54] is absorbed into DSP Product_out1_1_reg[54].
DSP Report: operator Product_out1[54] is absorbed into DSP Product_out1_1_reg[54].
DSP Report: Generating DSP Product_out1_1_reg[55], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[55] is absorbed into DSP Product_out1_1_reg[55].
DSP Report: operator Product_out1[55] is absorbed into DSP Product_out1_1_reg[55].
DSP Report: Generating DSP Product_out1_1_reg[56], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[56] is absorbed into DSP Product_out1_1_reg[56].
DSP Report: operator Product_out1[56] is absorbed into DSP Product_out1_1_reg[56].
DSP Report: Generating DSP Product_out1_1_reg[57], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[57] is absorbed into DSP Product_out1_1_reg[57].
DSP Report: operator Product_out1[57] is absorbed into DSP Product_out1_1_reg[57].
DSP Report: Generating DSP Product_out1_1_reg[58], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[58] is absorbed into DSP Product_out1_1_reg[58].
DSP Report: operator Product_out1[58] is absorbed into DSP Product_out1_1_reg[58].
DSP Report: Generating DSP Product_out1_1_reg[59], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[59] is absorbed into DSP Product_out1_1_reg[59].
DSP Report: operator Product_out1[59] is absorbed into DSP Product_out1_1_reg[59].
DSP Report: Generating DSP Product_out1_1_reg[60], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[60] is absorbed into DSP Product_out1_1_reg[60].
DSP Report: operator Product_out1[60] is absorbed into DSP Product_out1_1_reg[60].
DSP Report: Generating DSP Product_out1_1_reg[61], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[61] is absorbed into DSP Product_out1_1_reg[61].
DSP Report: operator Product_out1[61] is absorbed into DSP Product_out1_1_reg[61].
DSP Report: Generating DSP Product_out1_1_reg[62], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[62] is absorbed into DSP Product_out1_1_reg[62].
DSP Report: operator Product_out1[62] is absorbed into DSP Product_out1_1_reg[62].
DSP Report: Generating DSP Product_out1_1_reg[63], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[63] is absorbed into DSP Product_out1_1_reg[63].
DSP Report: operator Product_out1[63] is absorbed into DSP Product_out1_1_reg[63].
DSP Report: Generating DSP Product_out1_1_reg[64], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[64] is absorbed into DSP Product_out1_1_reg[64].
DSP Report: operator Product_out1[64] is absorbed into DSP Product_out1_1_reg[64].
DSP Report: Generating DSP Product_out1_1_reg[65], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[65] is absorbed into DSP Product_out1_1_reg[65].
DSP Report: operator Product_out1[65] is absorbed into DSP Product_out1_1_reg[65].
DSP Report: Generating DSP Product_out1_1_reg[66], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[66] is absorbed into DSP Product_out1_1_reg[66].
DSP Report: operator Product_out1[66] is absorbed into DSP Product_out1_1_reg[66].
DSP Report: Generating DSP Product_out1_1_reg[67], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[67] is absorbed into DSP Product_out1_1_reg[67].
DSP Report: operator Product_out1[67] is absorbed into DSP Product_out1_1_reg[67].
DSP Report: Generating DSP Product_out1_1_reg[68], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[68] is absorbed into DSP Product_out1_1_reg[68].
DSP Report: operator Product_out1[68] is absorbed into DSP Product_out1_1_reg[68].
DSP Report: Generating DSP Product_out1_1_reg[69], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[69] is absorbed into DSP Product_out1_1_reg[69].
DSP Report: operator Product_out1[69] is absorbed into DSP Product_out1_1_reg[69].
DSP Report: Generating DSP Product_out1_1_reg[70], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[70] is absorbed into DSP Product_out1_1_reg[70].
DSP Report: operator Product_out1[70] is absorbed into DSP Product_out1_1_reg[70].
DSP Report: Generating DSP Product_out1_1_reg[71], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[71] is absorbed into DSP Product_out1_1_reg[71].
DSP Report: operator Product_out1[71] is absorbed into DSP Product_out1_1_reg[71].
DSP Report: Generating DSP Product_out1_1_reg[72], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[72] is absorbed into DSP Product_out1_1_reg[72].
DSP Report: operator Product_out1[72] is absorbed into DSP Product_out1_1_reg[72].
DSP Report: Generating DSP Product_out1_1_reg[73], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[73] is absorbed into DSP Product_out1_1_reg[73].
DSP Report: operator Product_out1[73] is absorbed into DSP Product_out1_1_reg[73].
DSP Report: Generating DSP Product_out1_1_reg[74], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[74] is absorbed into DSP Product_out1_1_reg[74].
DSP Report: operator Product_out1[74] is absorbed into DSP Product_out1_1_reg[74].
DSP Report: Generating DSP Product_out1_1_reg[75], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[75] is absorbed into DSP Product_out1_1_reg[75].
DSP Report: operator Product_out1[75] is absorbed into DSP Product_out1_1_reg[75].
DSP Report: Generating DSP Product_out1_1_reg[76], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[76] is absorbed into DSP Product_out1_1_reg[76].
DSP Report: operator Product_out1[76] is absorbed into DSP Product_out1_1_reg[76].
DSP Report: Generating DSP Product_out1_1_reg[77], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[77] is absorbed into DSP Product_out1_1_reg[77].
DSP Report: operator Product_out1[77] is absorbed into DSP Product_out1_1_reg[77].
DSP Report: Generating DSP Product_out1_1_reg[78], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[78] is absorbed into DSP Product_out1_1_reg[78].
DSP Report: operator Product_out1[78] is absorbed into DSP Product_out1_1_reg[78].
DSP Report: Generating DSP Product_out1_1_reg[79], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[79] is absorbed into DSP Product_out1_1_reg[79].
DSP Report: operator Product_out1[79] is absorbed into DSP Product_out1_1_reg[79].
DSP Report: Generating DSP Product_out1_1_reg[80], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[80] is absorbed into DSP Product_out1_1_reg[80].
DSP Report: operator Product_out1[80] is absorbed into DSP Product_out1_1_reg[80].
DSP Report: Generating DSP Product_out1_1_reg[81], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[81] is absorbed into DSP Product_out1_1_reg[81].
DSP Report: operator Product_out1[81] is absorbed into DSP Product_out1_1_reg[81].
DSP Report: Generating DSP Product_out1_1_reg[82], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[82] is absorbed into DSP Product_out1_1_reg[82].
DSP Report: operator Product_out1[82] is absorbed into DSP Product_out1_1_reg[82].
DSP Report: Generating DSP Product_out1_1_reg[83], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[83] is absorbed into DSP Product_out1_1_reg[83].
DSP Report: operator Product_out1[83] is absorbed into DSP Product_out1_1_reg[83].
DSP Report: Generating DSP Product_out1_1_reg[84], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[84] is absorbed into DSP Product_out1_1_reg[84].
DSP Report: operator Product_out1[84] is absorbed into DSP Product_out1_1_reg[84].
DSP Report: Generating DSP Product_out1_1_reg[85], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[85] is absorbed into DSP Product_out1_1_reg[85].
DSP Report: operator Product_out1[85] is absorbed into DSP Product_out1_1_reg[85].
DSP Report: Generating DSP Product_out1_1_reg[86], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[86] is absorbed into DSP Product_out1_1_reg[86].
DSP Report: operator Product_out1[86] is absorbed into DSP Product_out1_1_reg[86].
DSP Report: Generating DSP Product_out1_1_reg[87], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[87] is absorbed into DSP Product_out1_1_reg[87].
DSP Report: operator Product_out1[87] is absorbed into DSP Product_out1_1_reg[87].
DSP Report: Generating DSP Product_out1_1_reg[88], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[88] is absorbed into DSP Product_out1_1_reg[88].
DSP Report: operator Product_out1[88] is absorbed into DSP Product_out1_1_reg[88].
DSP Report: Generating DSP Product_out1_1_reg[89], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[89] is absorbed into DSP Product_out1_1_reg[89].
DSP Report: operator Product_out1[89] is absorbed into DSP Product_out1_1_reg[89].
DSP Report: Generating DSP Product_out1_1_reg[90], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[90] is absorbed into DSP Product_out1_1_reg[90].
DSP Report: operator Product_out1[90] is absorbed into DSP Product_out1_1_reg[90].
DSP Report: Generating DSP Product_out1_1_reg[91], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[91] is absorbed into DSP Product_out1_1_reg[91].
DSP Report: operator Product_out1[91] is absorbed into DSP Product_out1_1_reg[91].
DSP Report: Generating DSP Product_out1_1_reg[92], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[92] is absorbed into DSP Product_out1_1_reg[92].
DSP Report: operator Product_out1[92] is absorbed into DSP Product_out1_1_reg[92].
DSP Report: Generating DSP Product_out1_1_reg[93], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[93] is absorbed into DSP Product_out1_1_reg[93].
DSP Report: operator Product_out1[93] is absorbed into DSP Product_out1_1_reg[93].
DSP Report: Generating DSP Product_out1_1_reg[94], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[94] is absorbed into DSP Product_out1_1_reg[94].
DSP Report: operator Product_out1[94] is absorbed into DSP Product_out1_1_reg[94].
DSP Report: Generating DSP Product_out1_1_reg[95], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[95] is absorbed into DSP Product_out1_1_reg[95].
DSP Report: operator Product_out1[95] is absorbed into DSP Product_out1_1_reg[95].
DSP Report: Generating DSP Product_out1_1_reg[96], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[96] is absorbed into DSP Product_out1_1_reg[96].
DSP Report: operator Product_out1[96] is absorbed into DSP Product_out1_1_reg[96].
DSP Report: Generating DSP Product_out1_1_reg[97], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[97] is absorbed into DSP Product_out1_1_reg[97].
DSP Report: operator Product_out1[97] is absorbed into DSP Product_out1_1_reg[97].
DSP Report: Generating DSP Product_out1_1_reg[98], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[98] is absorbed into DSP Product_out1_1_reg[98].
DSP Report: operator Product_out1[98] is absorbed into DSP Product_out1_1_reg[98].
DSP Report: Generating DSP Product_out1_1_reg[99], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[99] is absorbed into DSP Product_out1_1_reg[99].
DSP Report: operator Product_out1[99] is absorbed into DSP Product_out1_1_reg[99].
DSP Report: Generating DSP Product_out1_1_reg[0], operation Mode is: (A*B)'.
DSP Report: register Product_out1_1_reg[0] is absorbed into DSP Product_out1_1_reg[0].
DSP Report: operator Product_out1[0] is absorbed into DSP Product_out1_1_reg[0].
INFO: [Synth 8-3886] merging instance 'Compare_To_Constant_out1N_delay_reg' (FDRE) to 'delayMatch1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[85][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[85][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[85][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[85][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[85][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[85][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[84][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[84][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[84][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[84][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[84][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[84][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[83][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[83][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[83][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[83][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[83][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[83][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[82][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[82][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[82][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[82][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[82][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[82][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[81][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[81][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[81][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[81][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[81][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[81][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[80][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[80][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[80][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[80][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[80][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[80][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[79][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[79][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[79][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[79][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[79][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[79][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[78][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[78][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[78][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[78][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[78][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[78][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[77][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[77][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[77][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[77][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[77][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[77][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[76][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[76][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[76][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[76][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[76][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[76][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[75][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[75][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[75][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[75][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[75][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[75][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[74][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[74][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[74][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[74][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[74][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[74][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[73][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[73][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[73][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[73][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[73][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[73][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[72][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[72][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[72][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[72][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[72][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[72][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[71][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[71][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[71][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[71][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[71][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[71][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[70][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[70][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[70][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[70][3]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[70][4]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[70][5]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[69][0]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[69][1]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Data_Type_Conversion_out1_1_reg[69][2]' (FDRE) to 'Data_Type_Conversion_out1_1_reg[0][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Data_Type_Conversion_out1_1_reg[86][5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1341.898 ; gain = 453.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HDL_DUT     | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1341.898 ; gain = 453.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1400.805 ; gain = 512.395
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+
Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   886|
|2     |DSP48E1_1 |    99|
|3     |DSP48E1_2 |     1|
|4     |LUT1      |    95|
|5     |LUT2      |   229|
|6     |LUT3      |  2449|
|7     |LUT4      |  2085|
|8     |LUT5      |   388|
|9     |LUT6      |  1205|
|10    |FDRE      |   303|
|11    |FDSE      |     1|
+------+----------+------+
Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |  7741|
|2     |  u_HDL_DUT_tc |HDL_DUT_tc |    34|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1455.656 ; gain = 567.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 1455.656 ; gain = 421.641
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1455.656 ; gain = 567.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1466.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 986 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'HDL_DUT' is not ideal for floorplanning, since the cellview 'HDL_DUT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1469.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:16 . Memory (MB): peak = 1469.652 ; gain = 1043.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1469.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/MATLAB/Clean_HDL/hdl_prj/vivado_prj/HDL_DUT_vivado.runs/synth_1/HDL_DUT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDL_DUT_utilization_synth.rpt -pb HDL_DUT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 14:13:23 2019...
[Sun Dec 29 14:13:27 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:37 . Memory (MB): peak = 451.832 ; gain = 0.000
### Synthesis Complete.
### Running PostMapTiming in Xilinx Vivado 2019.2 ...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 893.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 986 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'HDL_DUT' is not ideal for floorplanning, since the cellview 'HDL_DUT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/clock_constraint.xdc]
Finished Parsing XDC File [E:/MATLAB/Clean_HDL/hdl_prj/hdlsrc/simulink_implementation/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1044.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1044.191 ; gain = 592.359
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1725.262 ; gain = 681.070
### PostMapTiming Complete.
### Close Xilinx Vivado 2019.2 project.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 14:14:38 2019...
Elapsed time is 243.1708 seconds.
</pre><!-- mdladv_ignore_start --><!-- inputparam_section_start --><H5><b>
Input Parameters Selection
</b>
</H5><table class="AdvTable" border="1">
<tr>
<th align="left" valign="top">
<b>
Name
</b>

</th>
<th align="left" valign="top">
<b>
Value
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Skip pre-route timing analysis
</td>
<td align="left" valign="top">
false
</td>

</tr>

</table>
<!-- inputparam_section_finish --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish -->
<span name = "EmbedImages" id="EmbedImages"></span><!-- mdladv_ignore_start -->
</div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start -->
</div><!-- mdladv_ignore_finish -->
</body>  
</html>  