ARM GAS  /tmp/ccpY4ysx.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_eth.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_ETH_RxAllocateCallback,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_ETH_RxAllocateCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_ETH_RxAllocateCallback:
  27              	.LVL0:
  28              	.LFB253:
  29              		.file 1 "stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c"
   1:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
   2:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
   3:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @file    stm32f4xx_hal_eth.c
   4:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @author  MCD Application Team
   5:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          This file provides firmware functions to manage the following
   7:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *           + Initialization and deinitialization functions
   9:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *           + IO operation functions
  10:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral Control functions
  11:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
  13:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  14:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @attention
  15:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
  16:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * Copyright (c) 2016 STMicroelectronics.
  17:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * All rights reserved.
  18:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
  19:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * in the root directory of this software component.
  21:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
  23:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  24:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   @verbatim
  25:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  26:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                     ##### How to use this driver #####
  27:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  28:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****      [..]
  29:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****      The ETH HAL driver can be used as follows:
ARM GAS  /tmp/ccpY4ysx.s 			page 2


  30:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  31:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  32:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  33:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  34:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  35:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  36:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...)
  37:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  38:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  39:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using
  40:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1MAC_CLK_ENABLE()
  41:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1TX_CLK_ENABLE()
  42:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1RX_CLK_ENABLE()
  43:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  44:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  45:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet pinout
  46:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (in Interrupt mode)
  47:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  48:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) Ethernet data reception is asynchronous, so call the following API
  49:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           to start the listening mode:
  50:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start():
  51:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  52:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                without enabling end of transfer interrupts, in this mode user
  53:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                has to poll for data reception by calling HAL_ETH_ReadData()
  54:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start_IT():
  55:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  56:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                end of transfer interrupts are enabled in this mode,
  57:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                HAL_ETH_RxCpltCallback() will be executed when an Ethernet packet is received
  58:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  59:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) When data is received user can call the following API to get received data:
  60:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_ReadData(): Read a received packet
  61:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  62:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) For transmission path, two APIs are available:
  63:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_Transmit(): Transmit an ETH frame in blocking mode
  64:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_Transmit_IT(): Transmit an ETH frame in interrupt mode,
  65:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_TxCpltCallback() will be executed when end of transfer occur
  66:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  67:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) Communication with an external PHY device:
  68:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_ReadPHYRegister(): Read a register from an external PHY
  69:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_WritePHYRegister(): Write data to an external RHY register
  70:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  71:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  72:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_GetMACConfig(): Get MAC actual configuration into ETH_MACConfigTypeDef
  73:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_SetMACConfig(): Set MAC configuration based on ETH_MACConfigTypeDef
  74:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  75:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  76:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_GetDMAConfig(): Get DMA actual configuration into ETH_DMAConfigTypeDef
  77:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_SetDMAConfig(): Set DMA configuration based on ETH_DMAConfigTypeDef
  78:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  79:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet PTP after ETH peripheral initialization
  80:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) Define HAL_ETH_USE_PTP to use PTP APIs.
  81:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetConfig(): Get PTP actual configuration into ETH_PTP_ConfigTypeDef
  82:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetConfig(): Set PTP configuration based on ETH_PTP_ConfigTypeDef
  83:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTime(): Get Seconds and Nanoseconds for the Ethernet PTP registers
  84:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetTime(): Set Seconds and Nanoseconds for the Ethernet PTP registers
  85:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_AddTimeOffset(): Add Seconds and Nanoseconds offset for the Ethernet PTP
  86:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_AddendUpdate(): Update the Addend register
ARM GAS  /tmp/ccpY4ysx.s 			page 3


  87:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_InsertTxTimestamp(): Insert Timestamp in transmission
  88:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTxTimestamp(): Get transmission timestamp
  89:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetRxTimestamp(): Get reception timestamp
  90:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  91:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       -@- The ARP offload feature is not supported in this driver.
  92:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  93:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       -@- The PTP offload feature is not supported in this driver.
  94:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  95:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *** Callback registration ***
  96:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   =============================================
  97:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  98:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   The compilation define  USE_HAL_ETH_REGISTER_CALLBACKS when set to 1
  99:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   allows the user to configure dynamically the driver callbacks.
 100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   Use Function HAL_ETH_RegisterCallback() to register an interrupt callback.
 101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 102:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   Function HAL_ETH_RegisterCallback() allows to register following callbacks:
 103:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 105:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 107:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 108:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 112:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   This function takes as parameters the HAL peripheral handle, the Callback ID
 113:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   and a pointer to the user callback function.
 114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 115:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated register callbacks:
 116:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxAllocateCallback().
 117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 118:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated register callbacks:
 119:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxLinkCallback().
 120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 121:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated register callbacks:
 122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxFreeCallback().
 123:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated register callbacks:
 125:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxPtpCallback().
 126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   Use function HAL_ETH_UnRegisterCallback() to reset a callback to the default
 128:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   weak function.
 129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_UnRegisterCallback takes as parameters the HAL peripheral handle,
 130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   and the Callback ID.
 131:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   This function allows to reset following callbacks:
 132:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 133:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 135:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 136:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 138:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 139:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 141:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated unregister callbacks:
 142:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxAllocateCallback().
 143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 4


 144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated unregister callbacks:
 145:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxLinkCallback().
 146:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 147:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated unregister callbacks:
 148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxFreeCallback().
 149:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 150:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated unregister callbacks:
 151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxPtpCallback().
 152:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 153:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   By default, after the HAL_ETH_Init and when the state is HAL_ETH_STATE_RESET
 154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   all callbacks are set to the corresponding weak functions:
 155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   examples HAL_ETH_TxCpltCallback(), HAL_ETH_RxCpltCallback().
 156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   Exception done for MspInit and MspDeInit functions that are
 157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   reset to the legacy weak function in the HAL_ETH_Init/ HAL_ETH_DeInit only when
 158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   these callbacks are null (not registered beforehand).
 159:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if not, MspInit or MspDeInit are not null, the HAL_ETH_Init/ HAL_ETH_DeInit
 160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
 161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 162:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   Callbacks can be registered/unregistered in HAL_ETH_STATE_READY state only.
 163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   Exception done MspInit/MspDeInit that can be registered/unregistered
 164:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   in HAL_ETH_STATE_READY or HAL_ETH_STATE_RESET state,
 165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   In that case first register the MspInit/MspDeInit user callbacks
 167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   using HAL_ETH_RegisterCallback() before calling HAL_ETH_DeInit
 168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   or HAL_ETH_Init function.
 169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 170:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   When The compilation define USE_HAL_ETH_REGISTER_CALLBACKS is set to 0 or
 171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   not defined, the callback registration feature is not available and all callbacks
 172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   are set to the corresponding weak functions.
 173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 175:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
 176:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 179:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #include "stm32f4xx_hal.h"
 180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 181:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup STM32F4xx_HAL_Driver
 182:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 184:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 186:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if defined(ETH)
 187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH ETH
 189:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief ETH HAL module driver
 190:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 191:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 193:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 195:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Constants ETH Private Constants
 196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 198:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACCR_MASK          0xFFFB7F7CU
 199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACECR_MASK         0x3F077FFFU
 200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACFFR_MASK         0x800007FFU
ARM GAS  /tmp/ccpY4ysx.s 			page 5


 201:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACWTR_MASK         0x0000010FU
 202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACTFCR_MASK        0xFFFF00F2U
 203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACRFCR_MASK        0x00000003U
 204:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MTLTQOMR_MASK       0x00000072U
 205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MTLRQOMR_MASK       0x0000007BU
 206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMAMR_MASK          0x00007802U
 208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMASBMR_MASK        0x0000D001U
 209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACCR_MASK         0x00013FFFU
 210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACTCR_MASK        0x003F1010U
 211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACRCR_MASK        0x803F0000U
 212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACPMTCSR_MASK      (ETH_MACPMTCSR_PD | ETH_MACPMTCSR_WFE | \
 213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                  ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU)
 214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Timeout values */
 216:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_SWRESET_TIMEOUT     500U
 217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MDIO_BUS_TIMEOUT    1000U
 218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 219:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMARXDESC_ERRORS_MASK ((uint32_t)(ETH_DMARXDESC_DBE | ETH_DMARXDESC_RE | \
 220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_OE  | ETH_DMARXDESC_RWT |\
 221:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_LC | ETH_DMARXDESC_CE |\
 222:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_DE | ETH_DMARXDESC_IPV4HCE))
 223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 224:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_US_TICK         1000000U
 225:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACTSCR_MASK        0x0087FF2FU
 227:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_PTPTSHR_VALUE       0xFFFFFFFFU
 229:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_PTPTSLR_VALUE       0xBB9ACA00U
 230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 231:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Ethernet MACMIIAR register Mask */
 232:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACMIIAR_CR_MASK    0xFFFFFFE3U
 233:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 234:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Delay to wait when writing to some Ethernet registers */
 235:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_REG_WRITE_DELAY     0x00000001U
 236:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 237:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MACCR register Mask */
 238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACCR_CLEAR_MASK    0xFD20810FU
 239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MACFCR register Mask */
 241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACFCR_CLEAR_MASK   0x0000FF41U
 242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 243:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET DMAOMR register Mask */
 244:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMAOMR_CLEAR_MASK   0xF8DE3F23U
 245:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 246:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MAC address offsets */
 247:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_ADDR_HBASE      (uint32_t)(ETH_MAC_BASE + 0x40U)  /* ETHERNET MAC address high offs
 248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_ADDR_LBASE      (uint32_t)(ETH_MAC_BASE + 0x44U)  /* ETHERNET MAC address low offse
 249:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET DMA Rx descriptors Frame length Shift */
 251:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define  ETH_DMARXDESC_FRAMELENGTHSHIFT            16U
 252:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
 254:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Private macros ------------------------------------------------------------*/
 257:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Macros ETH Private Macros
ARM GAS  /tmp/ccpY4ysx.s 			page 6


 258:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Helper macros for TX descriptor handling */
 261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define INCR_TX_DESC_INDEX(inx, offset) do {\
 262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) += (offset);\
 263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_TX_DESC_CNT){\
 264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_TX_DESC_CNT);}\
 265:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                            } while (0)
 266:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Helper macros for RX descriptor handling */
 268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #define INCR_RX_DESC_INDEX(inx, offset) do {\
 269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) += (offset);\
 270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_RX_DESC_CNT){\
 271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_RX_DESC_CNT);}\
 272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                            } while (0)
 273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
 275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Functions   ETH Private Functions
 278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf);
 281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf);
 282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth);
 283:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth);
 284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth);
 285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef
 286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                            uint32_t ItMode);
 287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth);
 288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 291:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_InitCallbacksToDefault(ETH_HandleTypeDef *heth);
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 294:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
 296:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static HAL_StatusTypeDef HAL_ETH_PTP_AddendUpdate(ETH_HandleTypeDef *heth, int32_t timeoffset);
 297:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
 298:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 299:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 300:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
 301:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 302:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 303:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /* Exported functions ---------------------------------------------------------*/
 304:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 306:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 308:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and deinitialization functions
 309:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *  @brief    Initialization and Configuration functions
 310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
 311:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @verbatim
 312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** ===============================================================================
 313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ##### Initialization and Configuration functions #####
 314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================
ARM GAS  /tmp/ccpY4ysx.s 			page 7


 315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     [..]  This subsection provides a set of functions allowing to initialize and
 316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           deinitialize the ETH peripheral:
 317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 318:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (+) User must Implement HAL_ETH_MspInit() function in which he configures
 319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           all related peripherals resources (CLOCK, GPIO and NVIC ).
 320:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (+) Call the function HAL_ETH_Init() to configure the selected device with
 322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           the selected configuration:
 323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         (++) MAC address
 324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         (++) Media interface (MII or RMII)
 325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         (++) Rx DMA Descriptors Tab
 326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         (++) Tx DMA Descriptors Tab
 327:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         (++) Length of Rx Buffers
 328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (+) Call the function HAL_ETH_DeInit() to restore the default configuration
 330:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           of the selected ETH peripheral.
 331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 332:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
 333:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 334:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 335:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 337:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initialize the Ethernet peripheral registers.
 338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 339:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 340:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 341:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 342:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 345:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth == NULL)
 347:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 348:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_RESET)
 351:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 352:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 353:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 354:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 355:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 356:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_InitCallbacksToDefault(heth);
 357:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 358:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (heth->MspInitCallback == NULL)
 359:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 360:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 361:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 362:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 363:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware */
 364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->MspInitCallback(heth);
 365:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
 366:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 367:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 368:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 369:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 370:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 371:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 8


 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 373:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 374:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 375:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 377:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (void)SYSCFG->PMC;
 379:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 380:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet Software reset */
 381:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 382:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 383:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 384:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 385:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
 386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 387:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 388:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait for software reset */
 389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 390:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 392:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 393:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set Error Code */
 394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 395:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->gState = HAL_ETH_STATE_ERROR;
 397:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 398:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 399:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 401:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 402:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 403:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ MAC, MTL and DMA default Configuration ----------------*/
 404:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACDMAConfig(heth);
 405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 406:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 407:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ DMA Tx Descriptors Configuration ----------------------*/
 408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATxDescListInit(heth);
 409:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 410:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ DMA Rx Descriptors Configuration ----------------------*/
 411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMARxDescListInit(heth);
 412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 413:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*--------------------- ETHERNET MAC Address Configuration ------------------*/
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 415:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Disable MMC Interrupts */
 417:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 418:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 419:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Disable Rx MMC Interrupts */
 420:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 421:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           ETH_MMCRIMR_RFCEM);
 422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 423:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Disable Tx MMC Interrupts */
 424:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 425:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           ETH_MMCTIMR_TGFSCM);
 426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 427:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->ErrorCode = HAL_ETH_ERROR_NONE;
 428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
ARM GAS  /tmp/ccpY4ysx.s 			page 9


 429:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 430:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 432:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 433:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 434:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes the ETH peripheral.
 435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 436:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 437:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 438:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 439:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 440:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 441:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 442:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_BUSY;
 443:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 444:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 445:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 446:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->MspDeInitCallback == NULL)
 447:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 448:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 449:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 450:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* DeInit the low level hardware */
 451:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->MspDeInitCallback(heth);
 452:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
 453:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 454:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 458:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 459:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_RESET;
 461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 462:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 465:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 467:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 469:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 470:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 475:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 476:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 479:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 480:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 481:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 482:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 484:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
ARM GAS  /tmp/ccpY4ysx.s 			page 10


 486:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 487:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 488:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 489:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 490:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 491:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 492:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 493:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 498:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register a User ETH Callback
 499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         To be used instead of the weak predefined callback
 500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be registered
 502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 503:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 508:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 510:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param pCallback pointer to the Callback function
 511:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 512:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 513:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Callb
 514:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                            pETH_CallbackTypeDef pCallback)
 515:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 516:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 517:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 518:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pCallback == NULL)
 519:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 520:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 521:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 522:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 524:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 525:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 526:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 527:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 528:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 529:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->TxCpltCallback = pCallback;
 531:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 532:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 533:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 534:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxCpltCallback = pCallback;
 535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 537:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 538:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCallback = pCallback;
 539:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 540:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 542:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->PMTCallback = pCallback;
ARM GAS  /tmp/ccpY4ysx.s 			page 11


 543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 545:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 546:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 547:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->WakeUpCallback = pCallback;
 548:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 549:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 553:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 555:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 556:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 557:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 558:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       default :
 559:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 560:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 561:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 562:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 564:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 565:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 566:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 567:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 569:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 570:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 571:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 573:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 575:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 577:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 578:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       default :
 579:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 581:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 583:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 584:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 585:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 586:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
 587:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 588:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 589:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 590:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 591:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 592:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 593:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 594:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return status;
 595:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 596:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 597:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 598:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister an ETH Callback
 599:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         ETH callback is redirected to the weak predefined callback
ARM GAS  /tmp/ccpY4ysx.s 			page 12


 600:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 601:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be unregistered
 602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 603:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 604:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 605:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 606:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 607:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 608:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 609:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 612:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Cal
 613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 614:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 615:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 616:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 618:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 619:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 620:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 621:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->TxCpltCallback = HAL_ETH_TxCpltCallback;
 622:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 623:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 625:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxCpltCallback = HAL_ETH_RxCpltCallback;
 626:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 627:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCallback = HAL_ETH_ErrorCallback;
 630:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 631:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 632:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->PMTCallback = HAL_ETH_PMTCallback;
 634:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 635:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 636:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 637:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 638:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->WakeUpCallback = HAL_ETH_WakeUpCallback;
 639:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 640:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 641:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 642:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 644:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 645:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 646:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 647:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 649:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       default :
 650:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 652:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 654:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 656:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 13


 657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 658:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 659:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 660:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 665:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 666:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 667:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 668:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 669:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       default :
 670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 671:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 672:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 673:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 674:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         break;
 675:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 676:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 677:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
 678:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 680:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 682:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 684:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 685:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return status;
 686:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 687:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 688:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 689:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 690:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
 691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 693:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions
 694:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *  @brief ETH Transmit and Receive functions
 695:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
 696:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @verbatim
 697:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                       ##### IO operation functions #####
 699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 700:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   [..]
 701:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     This subsection provides a set of functions allowing to manage the ETH
 702:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     data transfer.
 703:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 704:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
 705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
 706:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 707:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 708:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 709:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception and transmission
 710:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 711:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 713:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/ccpY4ysx.s 			page 14


 714:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
 715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 716:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 717:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 720:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 721:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 722:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set number of descriptors to build */
 723:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 724:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 725:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Build all descriptors */
 726:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 727:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 728:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC transmission */
 729:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 730:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 731:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 732:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 734:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 736:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 737:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC reception */
 738:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 739:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 740:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 741:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 743:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 745:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 746:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 747:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 748:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 749:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA transmission */
 750:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 751:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 752:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA reception */
 753:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 754:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 755:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 756:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 757:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 758:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 759:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
 760:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 761:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 762:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 764:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 765:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 766:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission in Interrupt mode
 767:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 768:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 769:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 770:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/ccpY4ysx.s 			page 15


 771:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
 772:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 773:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 774:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 776:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 777:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 778:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 779:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* save IT mode to ETH Handle */
 780:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.ItMode = 1U;
 781:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 782:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set number of descriptors to build */
 783:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 784:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 785:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Build all descriptors */
 786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 787:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 788:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 789:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 791:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 793:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 794:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA transmission */
 795:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 796:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 797:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA reception */
 798:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 799:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 800:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 801:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 802:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 803:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 804:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC transmission */
 805:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 806:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 807:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 808:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 812:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 813:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC reception */
 814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable ETH DMA interrupts:
 817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     - Tx complete interrupt
 818:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     - Rx complete interrupt
 819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     - Fatal bus interrupt
 820:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     */
 821:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 822:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 823:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 824:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 826:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
ARM GAS  /tmp/ccpY4ysx.s 			page 16


 828:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 832:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 833:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 834:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission
 835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 836:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 837:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 838:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
 840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 841:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 842:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 844:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 845:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 846:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 847:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 848:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 850:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA reception */
 852:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 853:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 854:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC reception */
 855:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 857:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 862:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 866:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC transmission */
 867:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 868:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 869:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 870:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 876:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 877:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
 878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 879:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 880:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
 881:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 882:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 884:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/ccpY4ysx.s 			page 17


 885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 886:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission in Interrupt mode
 888:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 890:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 891:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 892:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
 893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 894:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 895:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descindex;
 896:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 897:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 899:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 900:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 901:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 903:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 905:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 906:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 908:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 909:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA reception */
 910:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 911:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 912:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC reception */
 913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 914:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 915:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 916:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 917:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 922:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 923:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 924:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 925:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC transmission */
 926:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 927:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 928:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 929:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 931:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 933:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 934:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear IOC bit to all Rx descriptors */
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 936:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 939:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 940:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.ItMode = 0U;
ARM GAS  /tmp/ccpY4ysx.s 			page 18


 942:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 944:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 945:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
 946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 947:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 948:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
 949:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in polling mode.
 956:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 957:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
 959:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  Timeout: timeout value
 960:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 961:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
 962:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, u
 963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 966:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 971:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 972:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 974:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 975:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 977:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 978:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH error code */
 979:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 981:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 982:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 983:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
 984:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __DSB();
 985:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 987:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Incr current tx desc index */
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 990:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 991:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Start transmission */
 992:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
 993:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDes
 994:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 996:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 997:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait for data to be transmitted or timeout occurred */
 998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
ARM GAS  /tmp/ccpY4ysx.s 			page 19


 999:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
1001:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1002:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_DMA;
1003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
1004:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
1005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         return HAL_ERROR;
1006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1007:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1008:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
1009:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if (Timeout != HAL_MAX_DELAY)
1010:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
1012:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
1013:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
1014:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
1016:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
1017:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
1018:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1019:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1020:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1021:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1022:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1023:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1024:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1025:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1029:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1030:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in interrupt mode.
1032:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1033:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1034:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
1035:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1036:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1037:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig
1038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1039:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
1040:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1043:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1044:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
1046:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1047:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Save the packet pointer to release.  */
1048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
1049:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1050:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
1051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
1052:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1053:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
1054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
1055:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
ARM GAS  /tmp/ccpY4ysx.s 			page 20


1056:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1057:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
1058:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __DSB();
1059:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1060:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Incr current tx desc index */
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
1062:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1063:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Start transmission */
1064:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
1065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
1066:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1067:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Clear TBUS ETHERNET DMA flag */
1068:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->DMASR = ETH_DMASR_TBUS;
1069:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
1070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->DMATPDR = 0U;
1071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1072:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1074:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1075:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1076:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1077:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1079:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1081:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1082:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1083:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Read a received packet.
1084:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1085:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pAppBuff: Pointer to an application buffer to receive the packet.
1087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1088:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1089:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
1090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1091:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
1092:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccnt = 0U;
1094:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
1095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufflength;
1096:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t rxdataready = 0U;
1097:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1098:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pAppBuff == NULL)
1099:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1102:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1103:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState != HAL_ETH_STATE_STARTED)
1105:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1107:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1108:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   descidx = heth->RxDescList.RxDescIdx;
1110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
1112:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 21


1113:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Check if descriptor is not owned by DMA */
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntma
1115:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
1116:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
1118:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1119:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp high */
1120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
1121:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
1122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
1123:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxS
1125:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Check first descriptor */
1127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
1128:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDescCnt = 0;
1130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
1131:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1132:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1133:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get the Frame Length of the received packet */
1134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
1135:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1136:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last descriptor */
1137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
1138:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1139:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Save Last descriptor index */
1140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
1141:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1142:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Packet ready */
1143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         rxdataready = 1;
1144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1145:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1146:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Link data */
1147:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
1148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1149:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Link callback*/
1150:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                            (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
1152:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
1153:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Link callback */
1154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
1156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDescCnt++;
1158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
1159:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Clear buffer pointer */
1161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc->BackupAddr0 = 0;
1162:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1164:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Increment current rx descriptor index */
1165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     INCR_RX_DESC_INDEX(descidx, 1U);
1166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
1167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
1169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 22


1170:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDescList.RxBuildDescCnt += desccnt;
1172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
1173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Update Descriptors */
1175:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
1176:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDescList.RxDescIdx = descidx;
1179:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (rxdataready == 1U)
1181:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1182:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return received packet */
1183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     *pAppBuff = heth->RxDescList.pRxStart;
1184:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
1185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.pRxStart = NULL;
1186:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1189:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1190:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Packet not ready */
1191:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
1192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1193:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1195:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function gives back Rx Desc of the last received Packet
1196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         to the DMA, so ETH DMA will be able to use these descriptors
1197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         to receive next Packets.
1198:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1201:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
1203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1204:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
1205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tailidx;
1206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccount;
1207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t *buff = NULL;
1209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
1210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   descidx = heth->RxDescList.RxBuildDescIdx;
1212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
1214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while ((desccount > 0U) && (allocStatus != 0U))
1216:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Check if a buffer's attached the descriptor */
1218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
1219:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get a new buffer. */
1221:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1222:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Allocate callback*/
1223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->rxAllocateCallback(&buff);
1224:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
1225:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Allocate callback */
1226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxAllocateCallback(&buff);
ARM GAS  /tmp/ccpY4ysx.s 			page 23


1227:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if (buff == NULL)
1229:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         allocStatus = 0U;
1231:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1232:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       else
1233:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1234:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
1235:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
1236:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1237:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (allocStatus != 0U)
1240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if (heth->RxDescList.ItMode == 0U)
1242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1243:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
1244:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1245:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       else
1246:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1247:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
1248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1249:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
1251:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1252:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Increment current rx descriptor index */
1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       INCR_RX_DESC_INDEX(descidx, 1U);
1254:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
1255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
1257:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1258:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->RxDescList.RxBuildDescCnt != desccount)
1261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set the tail pointer index */
1263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
1264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1265:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* DMB instruction to avoid race condition */
1266:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __DMB();
1267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set the Tail pointer address */
1269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
1270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescIdx = descidx;
1272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
1273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register the Rx alloc callback.
1278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  rxAllocateCallback: pointer to function to alloc buffer
1281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1283:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxAllocateCallback(ETH_HandleTypeDef *heth,
ARM GAS  /tmp/ccpY4ysx.s 			page 24


1284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                      pETH_rxAllocateCallbackTypeDef rxAllocateCallb
1285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
1287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1291:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->rxAllocateCallback = rxAllocateCallback;
1294:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1296:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1297:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1298:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1299:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Rx alloc callback.
1300:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1301:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1302:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1303:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1304:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxAllocateCallback(ETH_HandleTypeDef *heth)
1305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1306:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->rxAllocateCallback = HAL_ETH_RxAllocateCallback;
1308:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1309:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1311:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Allocate callback.
1314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to allocated buffer
1315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxAllocateCallback(uint8_t **buff)
1318:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
  30              		.loc 1 1318 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
1319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1320:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
  35              		.loc 1 1320 3 view .LVU1
1321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxAllocateCallback could be implemented in the user file
1323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
  36              		.loc 1 1324 1 is_stmt 0 view .LVU2
  37 0000 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE253:
  41              		.section	.text.ETH_UpdateDescriptor,"ax",%progbits
  42              		.align	1
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  46              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccpY4ysx.s 			page 25


  48              	ETH_UpdateDescriptor:
  49              	.LVL1:
  50              	.LFB250:
1203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
  51              		.loc 1 1203 1 is_stmt 1 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 8
  54              		@ frame_needed = 0, uses_anonymous_args = 0
1203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
  55              		.loc 1 1203 1 is_stmt 0 view .LVU4
  56 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  57              	.LCFI0:
  58              		.cfi_def_cfa_offset 24
  59              		.cfi_offset 4, -24
  60              		.cfi_offset 5, -20
  61              		.cfi_offset 6, -16
  62              		.cfi_offset 7, -12
  63              		.cfi_offset 8, -8
  64              		.cfi_offset 14, -4
  65 0004 82B0     		sub	sp, sp, #8
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 32
  68 0006 0546     		mov	r5, r0
1204:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tailidx;
  69              		.loc 1 1204 3 is_stmt 1 view .LVU5
1205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccount;
  70              		.loc 1 1205 3 view .LVU6
1206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
  71              		.loc 1 1206 3 view .LVU7
1207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t *buff = NULL;
  72              		.loc 1 1207 3 view .LVU8
1208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  73              		.loc 1 1208 3 view .LVU9
1208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  74              		.loc 1 1208 12 is_stmt 0 view .LVU10
  75 0008 0023     		movs	r3, #0
  76 000a 0193     		str	r3, [sp, #4]
1209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  77              		.loc 1 1209 3 is_stmt 1 view .LVU11
  78              	.LVL2:
1211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  79              		.loc 1 1211 3 view .LVU12
1211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  80              		.loc 1 1211 11 is_stmt 0 view .LVU13
  81 000c D0F86880 		ldr	r8, [r0, #104]
  82              	.LVL3:
1212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  83              		.loc 1 1212 3 is_stmt 1 view .LVU14
1212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  84              		.loc 1 1212 60 is_stmt 0 view .LVU15
  85 0010 08F11203 		add	r3, r8, #18
  86 0014 50F82340 		ldr	r4, [r0, r3, lsl #2]
  87              	.LVL4:
1213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  88              		.loc 1 1213 3 is_stmt 1 view .LVU16
1213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  89              		.loc 1 1213 13 is_stmt 0 view .LVU17
ARM GAS  /tmp/ccpY4ysx.s 			page 26


  90 0018 C66E     		ldr	r6, [r0, #108]
  91              	.LVL5:
1215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
  92              		.loc 1 1215 3 is_stmt 1 view .LVU18
1209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
  93              		.loc 1 1209 11 is_stmt 0 view .LVU19
  94 001a 0127     		movs	r7, #1
1215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
  95              		.loc 1 1215 9 view .LVU20
  96 001c 12E0     		b	.L3
  97              	.LVL6:
  98              	.L14:
1226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  99              		.loc 1 1226 7 is_stmt 1 view .LVU21
 100 001e 01A8     		add	r0, sp, #4
 101 0020 FFF7FEFF 		bl	HAL_ETH_RxAllocateCallback
 102              	.LVL7:
1228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 103              		.loc 1 1228 7 view .LVU22
1228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 104              		.loc 1 1228 16 is_stmt 0 view .LVU23
 105 0024 019B     		ldr	r3, [sp, #4]
1228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 106              		.loc 1 1228 10 view .LVU24
 107 0026 43B3     		cbz	r3, .L12
1234:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 108              		.loc 1 1234 9 is_stmt 1 view .LVU25
 109 0028 2362     		str	r3, [r4, #32]
1235:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 110              		.loc 1 1235 9 view .LVU26
 111 002a A360     		str	r3, [r4, #8]
 112 002c 0FE0     		b	.L4
 113              	.L6:
1247:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 114              		.loc 1 1247 9 view .LVU27
 115 002e 6B69     		ldr	r3, [r5, #20]
 116 0030 43F48043 		orr	r3, r3, #16384
 117 0034 6360     		str	r3, [r4, #4]
 118 0036 15E0     		b	.L7
 119              	.LVL8:
 120              	.L8:
1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 121              		.loc 1 1253 7 discriminator 3 view .LVU28
1255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
 122              		.loc 1 1255 7 discriminator 3 view .LVU29
1255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
 123              		.loc 1 1255 64 is_stmt 0 discriminator 3 view .LVU30
 124 0038 03F11202 		add	r2, r3, #18
 125 003c 55F82240 		ldr	r4, [r5, r2, lsl #2]
 126              	.LVL9:
1256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 127              		.loc 1 1256 7 is_stmt 1 discriminator 3 view .LVU31
1256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 128              		.loc 1 1256 16 is_stmt 0 discriminator 3 view .LVU32
 129 0040 013E     		subs	r6, r6, #1
 130              	.LVL10:
1256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
ARM GAS  /tmp/ccpY4ysx.s 			page 27


 131              		.loc 1 1256 16 discriminator 3 view .LVU33
 132 0042 9846     		mov	r8, r3
 133              	.LVL11:
 134              	.L3:
1215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 135              		.loc 1 1215 9 is_stmt 1 view .LVU34
 136 0044 DEB1     		cbz	r6, .L9
1215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 137              		.loc 1 1215 27 is_stmt 0 discriminator 1 view .LVU35
 138 0046 D7B1     		cbz	r7, .L9
1218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 139              		.loc 1 1218 5 is_stmt 1 view .LVU36
1218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 140              		.loc 1 1218 9 is_stmt 0 view .LVU37
 141 0048 236A     		ldr	r3, [r4, #32]
1218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 142              		.loc 1 1218 8 view .LVU38
 143 004a 002B     		cmp	r3, #0
 144 004c E7D0     		beq	.L14
 145              	.L4:
1239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 146              		.loc 1 1239 5 is_stmt 1 view .LVU39
1239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 147              		.loc 1 1239 8 is_stmt 0 view .LVU40
 148 004e 002F     		cmp	r7, #0
 149 0050 F8D0     		beq	.L3
1241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 150              		.loc 1 1241 7 is_stmt 1 view .LVU41
1241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 151              		.loc 1 1241 27 is_stmt 0 view .LVU42
 152 0052 AB6D     		ldr	r3, [r5, #88]
1241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 153              		.loc 1 1241 10 view .LVU43
 154 0054 002B     		cmp	r3, #0
 155 0056 EAD1     		bne	.L6
1243:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 156              		.loc 1 1243 9 is_stmt 1 view .LVU44
 157 0058 6B69     		ldr	r3, [r5, #20]
 158 005a 43F00043 		orr	r3, r3, #-2147483648
 159 005e 43F48043 		orr	r3, r3, #16384
 160 0062 6360     		str	r3, [r4, #4]
 161              	.L7:
1250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 162              		.loc 1 1250 7 view .LVU45
 163 0064 2368     		ldr	r3, [r4]
 164 0066 43F00043 		orr	r3, r3, #-2147483648
 165 006a 2360     		str	r3, [r4]
1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 166              		.loc 1 1253 7 view .LVU46
1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 167              		.loc 1 1253 7 view .LVU47
 168 006c 08F10103 		add	r3, r8, #1
 169              	.LVL12:
1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 170              		.loc 1 1253 7 view .LVU48
 171 0070 032B     		cmp	r3, #3
 172 0072 E1D9     		bls	.L8
ARM GAS  /tmp/ccpY4ysx.s 			page 28


1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 173              		.loc 1 1253 7 discriminator 1 view .LVU49
 174 0074 A8F10303 		sub	r3, r8, #3
 175              	.LVL13:
1253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 176              		.loc 1 1253 7 is_stmt 0 discriminator 1 view .LVU50
 177 0078 DEE7     		b	.L8
 178              	.LVL14:
 179              	.L12:
1230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 180              		.loc 1 1230 21 view .LVU51
 181 007a 0027     		movs	r7, #0
 182              	.LVL15:
1230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 183              		.loc 1 1230 21 view .LVU52
 184 007c E2E7     		b	.L3
 185              	.LVL16:
 186              	.L9:
1260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 187              		.loc 1 1260 3 is_stmt 1 view .LVU53
1260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 188              		.loc 1 1260 23 is_stmt 0 view .LVU54
 189 007e EB6E     		ldr	r3, [r5, #108]
1260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 190              		.loc 1 1260 6 view .LVU55
 191 0080 B342     		cmp	r3, r6
 192 0082 11D0     		beq	.L2
1263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 193              		.loc 1 1263 5 is_stmt 1 view .LVU56
1263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 194              		.loc 1 1263 42 is_stmt 0 view .LVU57
 195 0084 08F10303 		add	r3, r8, #3
1263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 196              		.loc 1 1263 13 view .LVU58
 197 0088 03F00303 		and	r3, r3, #3
 198              	.LVL17:
1266:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 199              		.loc 1 1266 5 is_stmt 1 view .LVU59
 200              	.LBB20:
 201              	.LBI20:
 202              		.file 2 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h"
   1:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.4.2
   5:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     17. December 2022
   6:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccpY4ysx.s 			page 29


  17:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  52:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccpY4ysx.s 			page 30


  74:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 120:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".bss.noinit")))
 121:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 122:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ALIAS
 123:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 124:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 125:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 126:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 127:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 128:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 129:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 130:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccpY4ysx.s 			page 31


 131:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 132:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 133:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 134:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 135:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 136:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 137:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 138:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 139:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 140:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 141:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct __copy_table {
 142:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 143:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 144:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 145:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 146:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 147:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct __zero_table {
 148:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 149:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 150:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 151:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 152:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 153:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 154:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 155:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 156:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 157:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 158:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 160:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 163:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 164:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 165:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 166:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 167:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 168:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 170:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 171:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 172:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 173:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 176:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 177:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 178:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 179:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 180:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 181:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 182:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 183:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 184:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 185:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 186:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
ARM GAS  /tmp/ccpY4ysx.s 			page 32


 188:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 189:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 190:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 192:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 193:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 194:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 195:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 196:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 197:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 198:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 199:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 201:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 202:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 203:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 204:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 205:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 206:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 207:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 208:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 209:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 210:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 211:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 212:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 213:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 214:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 215:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** */
 216:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 217:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 218:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 219:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 220:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 221:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 222:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 223:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 224:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 225:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 226:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 227:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 228:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 229:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 230:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 231:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 232:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 233:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 234:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 235:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 236:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 237:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 238:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 239:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 240:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 241:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
ARM GAS  /tmp/ccpY4ysx.s 			page 33


 245:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 246:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 247:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 249:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 250:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 252:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 253:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 254:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 255:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 256:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 257:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 258:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 259:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 260:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 261:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 262:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 263:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 264:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 265:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 266:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 267:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 268:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 269:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 270:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 271:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 272:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 273:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 274:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 275:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 276:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 277:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 278:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 283:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 284:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 285:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 203              		.loc 2 286 27 view .LVU60
 204              	.LBB21:
 287:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 205              		.loc 2 288 3 view .LVU61
 206              		.syntax unified
 207              	@ 288 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 208 008c BFF35F8F 		dmb 0xF
 209              	@ 0 "" 2
 210              		.thumb
 211              		.syntax unified
 212              	.LBE21:
 213              	.LBE20:
1269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 214              		.loc 1 1269 5 view .LVU62
ARM GAS  /tmp/ccpY4ysx.s 			page 34


 215 0090 2A69     		ldr	r2, [r5, #16]
 216 0092 03EB8303 		add	r3, r3, r3, lsl #2
 217              	.LVL18:
1269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 218              		.loc 1 1269 5 is_stmt 0 view .LVU63
 219 0096 02EBC303 		add	r3, r2, r3, lsl #3
 220 009a 2968     		ldr	r1, [r5]
 221 009c 41F20802 		movw	r2, #4104
 222 00a0 8B50     		str	r3, [r1, r2]
1271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 223              		.loc 1 1271 5 is_stmt 1 view .LVU64
1271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 224              		.loc 1 1271 37 is_stmt 0 view .LVU65
 225 00a2 C5F86880 		str	r8, [r5, #104]
1272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 226              		.loc 1 1272 5 is_stmt 1 view .LVU66
1272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 227              		.loc 1 1272 37 is_stmt 0 view .LVU67
 228 00a6 EE66     		str	r6, [r5, #108]
 229              	.LVL19:
 230              	.L2:
1274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 231              		.loc 1 1274 1 view .LVU68
 232 00a8 02B0     		add	sp, sp, #8
 233              	.LCFI2:
 234              		.cfi_def_cfa_offset 24
 235              		@ sp needed
 236 00aa BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
1274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 237              		.loc 1 1274 1 view .LVU69
 238              		.cfi_endproc
 239              	.LFE250:
 241              		.section	.text.HAL_ETH_RxLinkCallback,"ax",%progbits
 242              		.align	1
 243              		.weak	HAL_ETH_RxLinkCallback
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu fpv4-sp-d16
 249              	HAL_ETH_RxLinkCallback:
 250              	.LVL20:
 251              	.LFB254:
1325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1327:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Link callback.
1328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pStart: pointer to packet start
1329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pEnd: pointer to packet end
1330:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to received data
1331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  Length: received data length
1332:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1333:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1334:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
1335:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 252              		.loc 1 1335 1 is_stmt 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccpY4ysx.s 			page 35


 256              		@ link register save eliminated.
1336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1337:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(pStart);
 257              		.loc 1 1337 3 view .LVU71
1338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(pEnd);
 258              		.loc 1 1338 3 view .LVU72
1339:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
 259              		.loc 1 1339 3 view .LVU73
1340:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(Length);
 260              		.loc 1 1340 3 view .LVU74
1341:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1342:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxLinkCallback could be implemented in the user file
1343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 261              		.loc 1 1344 1 is_stmt 0 view .LVU75
 262 0000 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE254:
 266              		.section	.text.HAL_ETH_TxFreeCallback,"ax",%progbits
 267              		.align	1
 268              		.weak	HAL_ETH_TxFreeCallback
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu fpv4-sp-d16
 274              	HAL_ETH_TxFreeCallback:
 275              	.LVL21:
 276              	.LFB260:
1345:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1347:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Rx link data function.
1348:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  rxLinkCallback: pointer to function to link data
1351:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1352:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1353:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxLinkCallback(ETH_HandleTypeDef *heth, pETH_rxLinkCallbackTypeDe
1354:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1355:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (rxLinkCallback == NULL)
1356:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1357:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1358:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1359:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1360:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1361:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to link data */
1362:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->rxLinkCallback = rxLinkCallback;
1363:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1365:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1366:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1367:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1368:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Rx link callback.
1369:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1370:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1371:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1373:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxLinkCallback(ETH_HandleTypeDef *heth)
ARM GAS  /tmp/ccpY4ysx.s 			page 36


1374:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1375:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->rxLinkCallback = HAL_ETH_RxLinkCallback;
1377:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1379:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1380:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1381:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1382:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the error state of the last received packet.
1383:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1384:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1385:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pErrorCode: pointer to uint32_t to hold the error code
1386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1387:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1388:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(const ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
1389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1390:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get error bits. */
1391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
1392:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1393:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1395:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1397:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Tx free function.
1398:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1399:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  txFreeCallback: pointer to function to release the packet
1401:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1402:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1403:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxFreeCallback(ETH_HandleTypeDef *heth, pETH_txFreeCallbackTypeDe
1404:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (txFreeCallback == NULL)
1406:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1407:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1409:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1410:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to free transmmitted packet */
1412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->txFreeCallback = txFreeCallback;
1413:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1415:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1417:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1418:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Tx free callback.
1419:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1420:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1421:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1423:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxFreeCallback(ETH_HandleTypeDef *heth)
1424:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1425:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->txFreeCallback = HAL_ETH_TxFreeCallback;
1427:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1429:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1430:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 37


1431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1432:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Free callback.
1433:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to buffer to free
1434:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1436:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxFreeCallback(uint32_t *buff)
1437:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 277              		.loc 1 1437 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
1438:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1439:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
 282              		.loc 1 1439 3 view .LVU77
1440:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1441:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxFreeCallback could be implemented in the user file
1442:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1443:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 283              		.loc 1 1443 1 is_stmt 0 view .LVU78
 284 0000 7047     		bx	lr
 285              		.cfi_endproc
 286              	.LFE260:
 288              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
 289              		.align	1
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv4-sp-d16
 295              	ETH_MACAddressConfig:
 296              	.LVL22:
 297              	.LFB293:
1444:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1445:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1446:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Release transmitted Tx packets.
1447:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1448:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1449:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1450:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1451:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
1452:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1453:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1454:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
1455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
1457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
1458:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1459:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
1460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1462:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Loop through buffers in use.  */
1463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while ((numOfBuf != 0U) && (pktTxStatus != 0U))
1464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1465:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     pktInUse = 1U;
1466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     numOfBuf--;
1467:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
1468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (dmatxdesclist->PacketAddress[idx] == NULL)
ARM GAS  /tmp/ccpY4ysx.s 			page 38


1469:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1470:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* No packet in use, skip to next.  */
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       INCR_TX_DESC_INDEX(idx, 1U);
1472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
1473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1475:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (pktInUse != 0U)
1476:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Determine if the packet has been transmitted.  */
1478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
1479:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1480:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1481:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_LS)
1482:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             && (heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_TTSS))
1483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
1484:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           /* Get timestamp low */
1485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           timestamp->TimeStampLow = heth->Init.TxDesc[idx].DESC6;
1486:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           /* Get timestamp high */
1487:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           timestamp->TimeStampHigh = heth->Init.TxDesc[idx].DESC7;
1488:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
1489:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         else
1490:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
1491:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           timestamp->TimeStampHigh = timestamp->TimeStampLow = UINT32_MAX;
1492:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
1493:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /*Call registered callbacks*/
1497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1498:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Handle Ptp  */
1499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         if (timestamp->TimeStampHigh != UINT32_MAX && timestamp->TimeStampLow != UINT32_MAX)
1500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
1501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           heth->txPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
1503:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Release the packet.  */
1505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->txFreeCallback(dmatxdesclist->PacketAddress[idx]);
1506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
1507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Call callbacks */
1508:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Handle Ptp  */
1510:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         if (timestamp->TimeStampHigh != UINT32_MAX && timestamp->TimeStampLow != UINT32_MAX)
1511:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
1512:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1513:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
1514:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1515:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Release the packet.  */
1516:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
1517:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1518:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1519:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Clear the entry in the in-use array.  */
1520:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->PacketAddress[idx] = NULL;
1521:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1522:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Update the transmit relesae index and number of buffers in use.  */
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         INCR_TX_DESC_INDEX(idx, 1U);
1524:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
1525:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
ARM GAS  /tmp/ccpY4ysx.s 			page 39


1526:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1527:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       else
1528:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1529:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get out of the loop!  */
1530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         pktTxStatus = 0U;
1531:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1532:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1533:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1534:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1537:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1538:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1539:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Ethernet PTP configuration.
1540:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1542:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for PTP
1544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1545:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1546:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1547:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1548:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpTSCR;
1549:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TimeTypeDef time;
1550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig == NULL)
1552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1553:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1555:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1556:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Mask the Timestamp Trigger interrupt */
1557:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   CLEAR_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM);
1558:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1559:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpTSCR = ptpconfig->Timestamp |
1560:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampUpdate << ETH_PTPTSCR_TSFCU_Pos) |
1561:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampAll << ETH_PTPTSCR_TSSARFE_Pos) |
1562:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampRolloverMode << ETH_PTPTSCR_TSSSR_Pos) |
1563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampV2 << ETH_PTPTSCR_TSPTPPSV2E_Pos) |
1564:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEthernet << ETH_PTPTSCR_TSSPTPOEFE_Pos) |
1565:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv6 << ETH_PTPTSCR_TSSIPV6FE_Pos) |
1566:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv4 << ETH_PTPTSCR_TSSIPV4FE_Pos) |
1567:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEvent << ETH_PTPTSCR_TSSEME_Pos) |
1568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampMaster << ETH_PTPTSCR_TSSMRME_Pos) |
1569:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampFilter << ETH_PTPTSCR_TSPFFMAE_Pos) |
1570:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampClockType << ETH_PTPTSCR_TSCNT_Pos);
1571:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write to MACTSCR */
1573:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->PTPTSCR, ETH_MACTSCR_MASK, tmpTSCR);
1574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1575:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Timestamp */
1576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1577:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPSSIR, ptpconfig->TimestampSubsecondInc);
1578:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPTSAR, ptpconfig->TimestampAddend);
1579:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Timestamp */
1581:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig->TimestampAddendUpdate == ENABLE)
1582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccpY4ysx.s 			page 40


1583:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSARU);
1584:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     while ((heth->Instance->PTPTSCR & ETH_PTPTSCR_TSARU) != 0)
1585:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1586:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1587:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1588:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1589:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1590:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Update mode */
1591:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig->TimestampUpdateMode == ENABLE)
1592:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1593:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSFCU);
1594:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1595:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1596:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set PTP Configuration done */
1597:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->IsPtpConfigured = HAL_ETH_PTP_CONFIGURED;
1598:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1599:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set Seconds */
1600:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   time.Seconds = heth->Instance->PTPTSHR;
1601:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set NanoSeconds */
1602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   time.NanoSeconds = heth->Instance->PTPTSLR;
1603:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1604:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_PTP_SetTime(heth, &time);
1605:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1606:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Ptp Init */
1607:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTI);
1608:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1609:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1612:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1614:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the Ethernet PTP configuration.
1615:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1616:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1618:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for PTP
1619:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1620:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1621:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1622:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1623:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig == NULL)
1624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1625:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1626:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1627:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->Timestamp = READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampUpdate = ((READ_BIT(heth->Instance->PTPTSCR,
1629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSFCU) >> ETH_PTPTSCR_TSFCU_Pos) > 0U) ? ENAB
1630:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampAll = ((READ_BIT(heth->Instance->PTPTSCR,
1631:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                        ETH_PTPTSCR_TSSARFE) >> ETH_PTPTSCR_TSSARFE_Pos) > 0U) ? ENA
1632:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampRolloverMode = ((READ_BIT(heth->Instance->PTPTSCR,
1633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                 ETH_PTPTSCR_TSSSR) >> ETH_PTPTSCR_TSSSR_Pos) > 0U)
1634:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                      ? ENABLE : DISABLE;
1635:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampV2 = ((READ_BIT(heth->Instance->PTPTSCR,
1636:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_PTPTSCR_TSPTPPSV2E) >> ETH_PTPTSCR_TSPTPPSV2E_Pos) > 0U) 
1637:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampEthernet = ((READ_BIT(heth->Instance->PTPTSCR,
1638:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                             ETH_PTPTSCR_TSSPTPOEFE) >> ETH_PTPTSCR_TSSPTPOEFE_Pos) 
1639:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                  ? ENABLE : DISABLE;
ARM GAS  /tmp/ccpY4ysx.s 			page 41


1640:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampIPv6 = ((READ_BIT(heth->Instance->PTPTSCR,
1641:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV6FE) >> ETH_PTPTSCR_TSSIPV6FE_Pos) > 0U) 
1642:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampIPv4 = ((READ_BIT(heth->Instance->PTPTSCR,
1643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV4FE) >> ETH_PTPTSCR_TSSIPV4FE_Pos) > 0U) 
1644:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampEvent = ((READ_BIT(heth->Instance->PTPTSCR,
1645:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                          ETH_PTPTSCR_TSSEME) >> ETH_PTPTSCR_TSSEME_Pos) > 0U) ? ENA
1646:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampMaster = ((READ_BIT(heth->Instance->PTPTSCR,
1647:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSSMRME) >> ETH_PTPTSCR_TSSMRME_Pos) > 0U) ? 
1648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampFilter = ((READ_BIT(heth->Instance->PTPTSCR,
1649:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSPFFMAE) >> ETH_PTPTSCR_TSPFFMAE_Pos) > 0U) 
1650:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampClockType = ((READ_BIT(heth->Instance->PTPTSCR,
1651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                              ETH_PTPTSCR_TSCNT) >> ETH_PTPTSCR_TSCNT_Pos) > 0U) ? E
1652:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1654:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1656:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1658:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set Seconds and Nanoseconds for the Ethernet PTP registers.
1659:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1660:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  time: pointer to a ETH_TimeTypeDef structure that contains
1662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         time to set
1663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1665:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1666:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1667:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1668:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1669:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Seconds */
1670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->Instance->PTPTSHUR = time->Seconds;
1671:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1672:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set NanoSeconds */
1673:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->Instance->PTPTSLUR = time->NanoSeconds;
1674:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1675:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* the system time is updated */
1676:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTU);
1677:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1678:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1680:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1682:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1684:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1685:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1686:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1687:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1688:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1689:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get Seconds and Nanoseconds for the Ethernet PTP registers.
1690:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  time: pointer to a ETH_TimeTypeDef structure that contains
1693:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         time to get
1694:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1695:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1696:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
ARM GAS  /tmp/ccpY4ysx.s 			page 42


1697:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1700:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get Seconds */
1701:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     time->Seconds = heth->Instance->PTPTSHR;
1702:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get NanoSeconds */
1703:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     time->NanoSeconds = heth->Instance->PTPTSLR;
1704:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1706:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1707:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1708:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1709:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1710:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1711:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1713:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1714:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1716:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Update time for the Ethernet PTP registers.
1717:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  timeoffset: pointer to a ETH_PtpUpdateTypeDef structure that contains
1720:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the time update information
1721:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1722:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1723:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_AddTimeOffset(ETH_HandleTypeDef *heth, ETH_PtpUpdateTypeDef ptpoffset
1724:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                             ETH_TimeTypeDef *timeoffset)
1725:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1726:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   int32_t addendtime ;
1727:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1728:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1729:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (ptpoffsettype ==  HAL_ETH_PTP_NEGATIVE_UPDATE)
1730:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1731:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set Seconds update */
1732:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSHUR = ETH_PTPTSHR_VALUE - timeoffset->Seconds + 1U;
1733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1734:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSSR) == ETH_PTPTSCR_TSSSR)
1735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1736:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Set nanoSeconds update */
1737:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSLR_VALUE - timeoffset->NanoSeconds;
1738:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1739:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       else
1740:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
1741:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSHR_VALUE - timeoffset->NanoSeconds + 1U;
1742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
1743:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* adjust negative addend register */
1745:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       addendtime = - timeoffset->NanoSeconds;
1746:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_PTP_AddendUpdate(heth, addendtime);
1747:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1748:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1749:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     else
1750:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1751:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set Seconds update */
1752:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSHUR = timeoffset->Seconds;
1753:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set nanoSeconds update */
ARM GAS  /tmp/ccpY4ysx.s 			page 43


1754:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSLUR = timeoffset->NanoSeconds;
1755:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1756:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* adjust positive addend register */
1757:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       addendtime = timeoffset->NanoSeconds;
1758:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_PTP_AddendUpdate(heth, addendtime);
1759:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1760:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1761:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1762:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTU);
1763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1764:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1765:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1766:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1767:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1768:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1769:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1770:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1771:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1772:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1773:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1774:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Update the Addend register
1776:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: Pointer to a ETH_HandleTypeDef structure that contains
1777:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1778:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  timeoffset: The value of the time offset to be added to
1779:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the addend register in Nanoseconds
1780:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1781:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1782:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static HAL_StatusTypeDef HAL_ETH_PTP_AddendUpdate(ETH_HandleTypeDef *heth, int32_t timeoffset)
1783:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1784:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
1785:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1787:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* update the addend register */
1788:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1789:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg = READ_REG(heth->Instance->PTPTSAR);
1790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg += timeoffset ;
1791:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->PTPTSAR, tmpreg);
1792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1793:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSARU);
1794:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     while ((heth->Instance->PTPTSCR & ETH_PTPTSCR_TSARU) != 0)
1795:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1796:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1797:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
1798:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1799:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1800:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1801:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1802:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1803:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1804:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1805:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1806:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1807:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1808:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Insert Timestamp in transmission.
1810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccpY4ysx.s 			page 44


1811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1812:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1813:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_InsertTxTimestamp(ETH_HandleTypeDef *heth)
1815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
1818:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
1819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1820:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1821:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1822:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Time Stamp transmission */
1823:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TTSE);
1824:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1826:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1828:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1832:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1833:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1834:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1836:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get transmission timestamp.
1837:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1838:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         transmission timestamp
1841:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1842:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1844:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1845:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1846:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1847:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[idx];
1848:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1850:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp low */
1852:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampLow = dmatxdesc->DESC0;
1853:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp high */
1854:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampHigh = dmatxdesc->DESC1;
1855:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1857:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1862:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1866:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1867:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get receive timestamp.
ARM GAS  /tmp/ccpY4ysx.s 			page 45


1868:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1869:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1870:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         receive timestamp
1872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetRxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1876:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1877:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp low */
1879:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampLow = heth->RxDescList.TimeStamp.TimeStampLow;
1880:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp high */
1881:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampHigh = heth->RxDescList.TimeStamp.TimeStampHigh;
1882:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1884:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1886:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
1887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1888:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1890:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1891:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1892:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1894:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register the Tx Ptp callback.
1895:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1896:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1897:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  txPtpCallback: Function to handle Ptp transmission
1898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1899:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1900:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxPtpCallback(ETH_HandleTypeDef *heth, pETH_txPtpCallbackTypeDef 
1901:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (txPtpCallback == NULL)
1903:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1905:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1906:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set Function to handle Tx Ptp */
1908:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->txPtpCallback = txPtpCallback;
1909:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1910:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1911:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1912:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1914:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Tx Ptp callback.
1915:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1916:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1917:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxPtpCallback(ETH_HandleTypeDef *heth)
1920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1922:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->txPtpCallback = HAL_ETH_TxPtpCallback;
1923:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1924:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
ARM GAS  /tmp/ccpY4ysx.s 			page 46


1925:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1926:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1927:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1928:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Ptp callback.
1929:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to application buffer
1930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TimeStampTypeDef structure that contains
1931:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         transmission timestamp
1932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1933:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1934:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxPtpCallback(uint32_t *buff, ETH_TimeStampTypeDef *timestamp)
1935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1936:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
1938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1939:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxPtpCallback could be implemented in the user file
1940:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
1942:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1944:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
1945:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
1946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1947:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1948:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1949:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
1950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
1951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
1952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
1953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
1954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
1955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t exti_flag = READ_REG(EXTI->PR);
1956:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1957:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
1958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
1959:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1960:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the Eth DMA Rx IT pending bits */
1961:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
1962:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /*Call registered Receive complete callback*/
1965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->RxCpltCallback(heth);
1966:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
1967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Receive complete callback */
1968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_RxCpltCallback(heth);
1969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1971:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1972:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Packet transmitted */
1973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
1974:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1975:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the Eth DMA Tx IT pending bits */
1976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
1977:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1978:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1979:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /*Call registered Transmit complete callback*/
1980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->TxCpltCallback(heth);
1981:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
ARM GAS  /tmp/ccpY4ysx.s 			page 47


1982:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Transfer complete callback */
1983:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_TxCpltCallback(heth);
1984:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1985:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
1986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1987:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* ETH DMA Error */
1988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
1989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
1990:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_DMA;
1991:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* if fatal bus error occurred */
1992:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if ((dma_flag & ETH_DMASR_FBES) != 0U)
1993:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
1994:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get DMA error code  */
1995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DM
1996:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
1997:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Disable all interrupts */
1998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
1999:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set HAL state to ERROR */
2001:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->gState = HAL_ETH_STATE_ERROR;
2002:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
2003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     else
2004:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
2005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get DMA error status  */
2006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
2007:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
2008:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2009:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Clear the interrupt summary flag */
2010:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
2011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMASR_RBUS | ETH_DMASR_AIS));
2012:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
2013:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
2014:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered Error callback*/
2015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCallback(heth);
2016:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
2017:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet DMA Error callback */
2018:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_ErrorCallback(heth);
2019:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
2020:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2021:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2022:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2023:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* ETH PMT IT */
2024:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
2025:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get MAC Wake-up source and clear the status register pending bit */
2027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_M
2028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2029:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
2030:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered PMT callback*/
2031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->PMTCallback(heth);
2032:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
2033:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet PMT callback */
2034:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_PMTCallback(heth);
2035:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
2036:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2037:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->MACWakeUpEvent = (uint32_t)(0x0U);
2038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 48


2039:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2040:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* check ETH WAKEUP exti flag */
2042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
2043:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2044:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear ETH WAKEUP Exti pending bit */
2045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
2046:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
2047:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered WakeUp callback*/
2048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     heth->WakeUpCallback(heth);
2049:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #else
2050:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* ETH WAKEUP callback */
2051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_WakeUpCallback(heth);
2052:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
2053:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2055:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2056:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2057:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
2058:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2059:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2060:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2062:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
2063:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2064:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2066:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2067:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
2068:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2069:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2072:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
2073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2074:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2075:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2076:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2077:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
2078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2079:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2081:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2082:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxCpltCallback could be implemented in the user file
2083:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2084:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2085:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
2088:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2089:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2091:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2092:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
2093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2094:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
ARM GAS  /tmp/ccpY4ysx.s 			page 49


2096:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2097:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_ErrorCallback could be implemented in the user file
2098:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2099:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2102:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet Power Management module IT callback
2103:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2105:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2107:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
2108:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2112:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_PMTCallback could be implemented in the user file
2113:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2115:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2116:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2118:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  ETH WAKEUP interrupt callback
2119:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2121:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2123:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
2124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2125:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2128:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             the HAL_ETH_WakeUpCallback could be implemented in the user file
2129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****    */
2130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2131:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2132:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2133:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Read a PHY register
2134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2135:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2136:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2138:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param pRegValue: parameter to hold read value
2139:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2141:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYRe
2142:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                           uint32_t *pRegValue)
2143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2145:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
2146:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2147:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2149:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2150:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2152:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 50


2153:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII address register value */
2154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device add
2155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
2156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
2157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
2158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2159:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2162:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
2164:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
2166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
2169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
2170:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
2171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
2172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
2173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2175:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2176:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get MACMIIDR value */
2178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
2179:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2181:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2182:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2184:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Writes to a PHY register.
2185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2186:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2189:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  RegValue: the value to write
2190:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2191:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_
2193:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                            uint32_t RegValue)
2194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2195:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
2197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2198:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2201:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2204:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII register address value */
2205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device addre
2206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
2207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
2208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
2209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 51


2210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Give the value to the MII data register */
2211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
2212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2216:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
2217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
2218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2219:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
2220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2221:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2222:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
2223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
2224:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
2225:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
2226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
2227:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2229:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2231:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2232:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2233:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2234:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2235:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
2236:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2237:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
2239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   ETH control functions
2240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
2241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @verbatim
2242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2243:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                       ##### Peripheral Control functions #####
2244:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2245:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   [..]
2246:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     This subsection provides a set of functions allowing to control the ETH
2247:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     peripheral.
2248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2249:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
2250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
2251:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2252:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the configuration of the MAC and MTL subsystems.
2254:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
2257:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the MAC.
2258:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL Status
2259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf
2261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
2263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2265:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2266:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 52


2267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get MAC parameters */
2268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : D
2269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
2270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
2271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
2272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
2273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
2274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
2275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
2276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
2277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
2278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
2279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
2280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
2281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
2282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
2283:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? 
2285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
2286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
2287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
2288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
2289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
2290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
2291:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2294:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2296:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the configuration of the DMA.
2297:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2298:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2299:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2300:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2301:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL Status
2302:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2303:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetDMAConfig(const ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf
2304:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
2306:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2308:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2309:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
2311:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
2312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ?
2313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
2314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
2315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
2316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
2317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
2318:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
2320:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
2321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
2322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
2323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
ARM GAS  /tmp/ccpY4ysx.s 			page 53


2324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
2325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
2326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
2327:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
2328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
2329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
2330:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2332:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2333:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2334:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2335:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the MAC configuration.
2336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2337:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
2339:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the MAC.
2340:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2341:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2342:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
2343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
2345:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2347:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2348:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2351:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_SetMACConfig(heth, macconf);
2352:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2353:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
2354:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2355:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
2356:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2357:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2358:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2359:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2360:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2361:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2362:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH DMA configuration.
2363:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2365:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2366:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2367:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2368:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2369:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
2370:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2371:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
2372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2373:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2374:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2375:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2377:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     ETH_SetDMAConfig(heth, dmaconf);
2379:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2380:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
ARM GAS  /tmp/ccpY4ysx.s 			page 54


2381:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2382:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
2383:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2384:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2385:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2387:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2388:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the Clock range of ETH MDIO interface.
2390:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2392:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2393:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
2395:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
2397:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
2398:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2399:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACMIIAR;
2401:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
2402:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg &= ETH_MACMIIAR_CR_MASK;
2403:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2404:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get hclk frequency value */
2405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
2406:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2407:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
2408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (hclk < 35000000U)
2409:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2410:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 0-35 MHz */
2411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
2412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2413:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else if (hclk < 60000000U)
2414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2415:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */
2416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
2417:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2418:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else if (hclk < 100000000U)
2419:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2420:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */
2421:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
2422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2423:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else if (hclk < 150000000U)
2424:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2425:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */
2426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
2427:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else /* (hclk >= 150000000)  */
2429:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2430:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock >= 150 MHz */
2431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
2432:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2433:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2434:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
2435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
2436:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2437:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 55


2438:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2439:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH MAC (L2) Filters configuration.
2440:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2441:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2442:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
2443:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2444:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2445:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2446:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigType
2447:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2448:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
2449:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2450:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2451:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
2452:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2453:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2454:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
2457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
2458:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
2459:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
2460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
2461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
2462:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
2463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
2464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
2465:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
2466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
2467:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
2469:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2470:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFFR;
2473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
2475:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2476:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2479:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2480:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the ETH MAC (L2) Filters configuration.
2481:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2482:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
2484:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2486:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2487:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(const ETH_HandleTypeDef *heth, ETH_MACFilterConfigType
2488:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2489:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
2490:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2491:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2492:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2493:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABL
ARM GAS  /tmp/ccpY4ysx.s 			page 56


2495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
2496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
2497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2498:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
2499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
2500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
2501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
2502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2503:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
2504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
2505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
2506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
2507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
2508:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2510:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2511:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2512:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2513:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the source MAC Address to be matched.
2514:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2515:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2516:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  AddrNbr: The MAC address to configure
2517:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter must be a value of the following:
2518:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS1
2519:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS2
2520:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS3
2521:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pMACAddr: Pointer to MAC address buffer data (6 bytes)
2522:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2524:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetSourceMACAddrMatch(const ETH_HandleTypeDef *heth, uint32_t AddrNbr,
2525:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                 const uint8_t *pMACAddr)
2526:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2527:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
2528:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrhr;
2529:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pMACAddr == NULL)
2531:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2532:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2533:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2534:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr high reg offset */
2536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macaddrhr = ((uint32_t) &(heth->Instance->MACA0HR) + AddrNbr);
2537:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
2538:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macaddrlr = ((uint32_t) &(heth->Instance->MACA0LR) + AddrNbr);
2539:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2540:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 32 to 47 */
2541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) = (((uint32_t)(pMACAddr[5]) << 8) | (uint32_t)pMACAddr[4]);
2542:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrlr) = (((uint32_t)(pMACAddr[3]) << 24) | ((uint32_t)(pMACAddr[2]) << 16
2544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
2545:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2546:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Enable address and set source address bit */
2547:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) |= (ETH_MACA1HR_AE | ETH_MACA1HR_SA);
2548:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2549:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 57


2552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2553:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH Hash Table Value.
2554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2555:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2556:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pHashTable: pointer to a table of two 32 bit values, that contains
2557:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the 64 bits of the hash table.
2558:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2559:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2560:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
2561:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2562:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pHashTable == NULL)
2564:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2565:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2566:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2567:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACHTHR = pHashTable[0];
2569:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2570:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2571:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTHR;
2573:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
2575:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACHTLR = pHashTable[1];
2577:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2578:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2579:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTLR;
2581:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
2583:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2584:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2585:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2586:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2587:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2588:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the VLAN Identifier for Rx packets
2589:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2590:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2591:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  ComparisonBits: 12 or 16 bit comparison mode
2592:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****             must be a value of @ref ETH_VLAN_Tag_Comparison
2593:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  VLANIdentifier: VLAN Identifier value
2594:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2595:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2596:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_SetRxVLANIdentifier(ETH_HandleTypeDef *heth, uint32_t ComparisonBits, uint32_t VLANIde
2597:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2598:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2599:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
2600:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
2601:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2603:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2604:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
2605:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2606:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2607:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2608:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 58


2609:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACVLANTR;
2612:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
2614:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2615:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2616:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enters the Power down mode.
2618:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2619:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2620:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pPowerDownConfig: a pointer to ETH_PowerDownConfigTypeDef structure
2621:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         that contains the Power Down configuration
2622:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2623:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_EnterPowerDownMode(ETH_HandleTypeDef *heth, const ETH_PowerDownConfigTypeDef *pPowerDo
2625:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2626:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t powerdownconfig;
2627:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   powerdownconfig = (((uint32_t)pPowerDownConfig->MagicPacket << ETH_MACPMTCSR_MPE_Pos) |
2629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
2630:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
2631:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
2632:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_MASK, powerdownconfig);
2634:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2635:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2636:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2637:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Exits from the Power down mode.
2638:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2639:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2640:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2641:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2642:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_ExitPowerDownMode(ETH_HandleTypeDef *heth)
2643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2644:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2645:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2646:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* clear wake up sources */
2647:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFE | ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU);
2648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2649:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2650:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACPMTCSR;
2652:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
2654:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD) != 0U)
2656:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Exit power down mode */
2658:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD);
2659:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2660:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
2661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
2662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACPMTCSR;
2663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
2664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
2665:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 59


2666:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2667:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Disable PMT interrupt */
2668:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_PMTIM);
2669:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2671:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2672:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the WakeUp filter.
2673:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2674:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2675:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilter: pointer to filter registers values
2676:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  Count: number of filter registers, must be from 1 to 8.
2677:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2678:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetWakeUpFilter(ETH_HandleTypeDef *heth, uint32_t *pFilter, uint32_t Coun
2680:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
2682:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pFilter == NULL)
2684:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2685:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2686:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2687:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2688:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Reset Filter Pointer */
2689:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFFRPR);
2690:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wake up packet filter config */
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   for (regindex = 0; regindex < Count; regindex++)
2693:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
2694:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Write filter regs */
2695:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->MACRWUFFR, pFilter[regindex]);
2696:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
2697:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2700:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2701:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2702:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
2703:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2704:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State and Errors functions
2706:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   ETH State and Errors functions
2707:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *
2708:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @verbatim
2709:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2710:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                  ##### Peripheral State and Errors functions #####
2711:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****  [..]
2713:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****    This subsection provides a set of functions allowing to return the State of
2714:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****    ETH communication process, return Peripheral Errors occurred during communication
2715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****    process
2716:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2717:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
2719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
2720:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2721:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2722:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
ARM GAS  /tmp/ccpY4ysx.s 			page 60


2723:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH state.
2724:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2725:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2726:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL state
2727:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2728:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(const ETH_HandleTypeDef *heth)
2729:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2730:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->gState;
2731:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2732:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2734:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH error code
2735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2736:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2737:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH Error Code
2738:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2739:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
2740:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2741:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->ErrorCode;
2742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2743:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2745:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH DMA error code
2746:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2747:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2748:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH DMA Error Code
2749:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2750:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
2751:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2752:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->DMAErrorCode;
2753:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2754:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2755:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2756:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH MAC error code
2757:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2758:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2759:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH MAC Error Code
2760:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2761:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetMACError(const ETH_HandleTypeDef *heth)
2762:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACErrorCode;
2764:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2765:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2766:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2767:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH MAC WakeUp event source
2768:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2769:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2770:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH MAC WakeUp event source
2771:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2772:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetMACWakeUpSource(const ETH_HandleTypeDef *heth)
2773:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2774:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACWakeUpEvent;
2775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2776:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2777:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2778:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH Tx Buffers in use number
2779:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccpY4ysx.s 			page 61


2780:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2781:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH Tx Buffers in use number
2782:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2783:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetTxBuffersNumber(const ETH_HandleTypeDef *heth)
2784:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2785:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->TxDescList.BuffersInUse;
2786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2787:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2788:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
2789:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2791:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @}
2793:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2794:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2795:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions   ETH Private Functions
2796:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @{
2797:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2798:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2799:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2800:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2801:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2802:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2803:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2804:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2805:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2806:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2807:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
2808:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
2811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2812:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2813:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
2815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
2817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2818:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
2820:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2821:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2822:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2823:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
2824:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
2825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2826:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
2827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
2828:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
2830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
2831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
2832:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
2833:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
2834:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
2835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
2836:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
ARM GAS  /tmp/ccpY4ysx.s 			page 62


2837:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
2838:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
2839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
2840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
2841:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
2842:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
2843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2844:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
2845:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
2846:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2847:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2848:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2850:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2852:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2853:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration --------------------*/
2854:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2855:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACFCR value */
2856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2857:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
2858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
2859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
2861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
2862:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
2863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
2864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
2865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
2866:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2867:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACFCR */
2868:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
2869:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2870:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
2875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2876:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2877:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
2878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2879:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2880:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2881:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
2882:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
2883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2884:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
2885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
2886:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) <<
2888:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
2889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
2890:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
2891:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
2892:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
2893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
ARM GAS  /tmp/ccpY4ysx.s 			page 63


2894:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
2895:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
2896:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2897:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
2898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
2899:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2900:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2901:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2903:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2905:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2906:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
2908:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
2909:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
2910:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
2911:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
2912:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
2913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
2914:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
2915:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
2916:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2917:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMABMR;
2920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
2922:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2923:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2924:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2925:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
2926:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2927:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2928:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2929:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2931:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
2932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
2933:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
2934:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
2935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2936:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*--------------- ETHERNET MAC registers default Configuration --------------*/
2937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Watchdog = ENABLE;
2938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
2939:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
2940:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
2941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
2942:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
2943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CRCStripTypePacket = ENABLE;
2944:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
2945:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
2946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
2947:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
2948:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
2949:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
2950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
ARM GAS  /tmp/ccpY4ysx.s 			page 64


2951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
2952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
2953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
2954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
2955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
2956:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
2957:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* MAC default configuration */
2959:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_SetMACConfig(heth, &macDefaultConf);
2960:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2961:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /*--------------- ETHERNET DMA registers default Configuration --------------*/
2962:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
2963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
2964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
2965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
2966:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
2967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
2968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
2969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
2970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
2971:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
2972:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
2973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
2974:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
2975:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
2976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
2977:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
2978:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2979:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* DMA default configuration */
2980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_SetDMAConfig(heth, &dmaDefaultConf);
2981:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
2982:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
2983:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
2984:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2985:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
2987:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values:
2988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0
2989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1
2990:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
2991:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
2992:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
2993:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2994:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
2995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
2996:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 298              		.loc 1 2996 1 is_stmt 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              		@ link register save eliminated.
2997:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 303              		.loc 1 2997 3 view .LVU80
2998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
2999:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
3000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 304              		.loc 1 3000 3 view .LVU81
ARM GAS  /tmp/ccpY4ysx.s 			page 65


3001:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3002:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
3003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 305              		.loc 1 3003 3 view .LVU82
 306              		.loc 1 3003 28 is_stmt 0 view .LVU83
 307 0000 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
 308              	.LVL23:
 309              		.loc 1 3003 56 view .LVU84
 310 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 311              		.loc 1 3003 11 view .LVU85
 312 0004 43EA0023 		orr	r3, r3, r0, lsl #8
 313              	.LVL24:
3004:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address high register */
3005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 314              		.loc 1 3005 3 is_stmt 1 view .LVU86
 315              		.loc 1 3005 23 is_stmt 0 view .LVU87
 316 0008 0748     		ldr	r0, .L18
 317              		.loc 1 3005 66 view .LVU88
 318 000a 0B50     		str	r3, [r1, r0]
3006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
3007:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
 319              		.loc 1 3007 3 is_stmt 1 view .LVU89
 320              		.loc 1 3007 28 is_stmt 0 view .LVU90
 321 000c D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
 322              		.loc 1 3007 58 view .LVU91
 323 000e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 324              	.LVL25:
 325              		.loc 1 3007 63 view .LVU92
 326 0010 1B04     		lsls	r3, r3, #16
 327              		.loc 1 3007 41 view .LVU93
 328 0012 43EA0063 		orr	r3, r3, r0, lsl #24
 329              		.loc 1 3007 88 view .LVU94
 330 0016 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
 331              		.loc 1 3007 71 view .LVU95
 332 0018 43EA0023 		orr	r3, r3, r0, lsl #8
 333              		.loc 1 3007 106 view .LVU96
 334 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 335              	.LVL26:
 336              		.loc 1 3007 11 view .LVU97
 337 001e 1343     		orrs	r3, r3, r2
 338              	.LVL27:
3008:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3009:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address low register */
3010:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 339              		.loc 1 3010 3 is_stmt 1 view .LVU98
 340              		.loc 1 3010 23 is_stmt 0 view .LVU99
 341 0020 024A     		ldr	r2, .L18+4
 342              		.loc 1 3010 66 view .LVU100
 343 0022 8B50     		str	r3, [r1, r2]
3011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 344              		.loc 1 3011 1 view .LVU101
 345 0024 7047     		bx	lr
 346              	.L19:
 347 0026 00BF     		.align	2
 348              	.L18:
 349 0028 40800240 		.word	1073905728
 350 002c 44800240 		.word	1073905732
ARM GAS  /tmp/ccpY4ysx.s 			page 66


 351              		.cfi_endproc
 352              	.LFE293:
 354              		.section	.text.ETH_DMATxDescListInit,"ax",%progbits
 355              		.align	1
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu fpv4-sp-d16
 361              	ETH_DMATxDescListInit:
 362              	.LVL28:
 363              	.LFB294:
3012:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3013:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
3014:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors.
3015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
3016:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3017:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3018:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
3019:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
3020:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
3021:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 364              		.loc 1 3021 1 is_stmt 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 369              		.loc 1 3021 1 is_stmt 0 view .LVU103
 370 0000 70B4     		push	{r4, r5, r6}
 371              	.LCFI3:
 372              		.cfi_def_cfa_offset 12
 373              		.cfi_offset 4, -12
 374              		.cfi_offset 5, -8
 375              		.cfi_offset 6, -4
3022:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 376              		.loc 1 3022 3 is_stmt 1 view .LVU104
3023:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i;
 377              		.loc 1 3023 3 view .LVU105
3024:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3025:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */
3026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 378              		.loc 1 3026 3 view .LVU106
 379              	.LVL29:
 380              		.loc 1 3026 10 is_stmt 0 view .LVU107
 381 0002 0022     		movs	r2, #0
 382              		.loc 1 3026 3 view .LVU108
 383 0004 0BE0     		b	.L21
 384              	.LVL30:
 385              	.L27:
3027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = heth->Init.TxDesc + i;
3029:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3030:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC0, 0x0U);
3031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0U);
3032:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0U);
3033:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0U);
3034:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3035:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
ARM GAS  /tmp/ccpY4ysx.s 			page 67


3036:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3037:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Second Address Chained bit */
3038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
3039:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3040:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
3041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 386              		.loc 1 3042 7 is_stmt 1 view .LVU109
 387 0006 C668     		ldr	r6, [r0, #12]
 388 0008 551C     		adds	r5, r2, #1
 389 000a 05EB8505 		add	r5, r5, r5, lsl #2
 390 000e 06EBC505 		add	r5, r6, r5, lsl #3
 391 0012 DD60     		str	r5, [r3, #12]
 392              	.L23:
3043:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3044:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     else
3045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3046:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
3047:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3049:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DMA Tx descriptors checksum insertion */
3050:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 393              		.loc 1 3050 5 discriminator 2 view .LVU110
 394 0014 0B59     		ldr	r3, [r1, r4]
 395              	.LVL31:
 396              		.loc 1 3050 5 is_stmt 0 discriminator 2 view .LVU111
 397 0016 43F44003 		orr	r3, r3, #12582912
 398 001a 0B51     		str	r3, [r1, r4]
3026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 399              		.loc 1 3026 46 is_stmt 1 discriminator 2 view .LVU112
3026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 400              		.loc 1 3026 47 is_stmt 0 discriminator 2 view .LVU113
 401 001c 0132     		adds	r2, r2, #1
 402              	.LVL32:
 403              	.L21:
3026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 404              		.loc 1 3026 15 is_stmt 1 discriminator 1 view .LVU114
3026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 405              		.loc 1 3026 3 is_stmt 0 discriminator 1 view .LVU115
 406 001e 032A     		cmp	r2, #3
 407 0020 16D8     		bhi	.L26
3028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 408              		.loc 1 3028 5 is_stmt 1 view .LVU116
3028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 409              		.loc 1 3028 27 is_stmt 0 view .LVU117
 410 0022 C168     		ldr	r1, [r0, #12]
3028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 411              		.loc 1 3028 35 view .LVU118
 412 0024 02EB8203 		add	r3, r2, r2, lsl #2
 413 0028 DC00     		lsls	r4, r3, #3
3028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 414              		.loc 1 3028 15 view .LVU119
 415 002a 01EBC303 		add	r3, r1, r3, lsl #3
 416              	.LVL33:
3030:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0U);
 417              		.loc 1 3030 5 is_stmt 1 view .LVU120
 418 002e 0025     		movs	r5, #0
ARM GAS  /tmp/ccpY4ysx.s 			page 68


 419 0030 0D51     		str	r5, [r1, r4]
3031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0U);
 420              		.loc 1 3031 5 view .LVU121
 421 0032 5D60     		str	r5, [r3, #4]
3032:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0U);
 422              		.loc 1 3032 5 view .LVU122
 423 0034 9D60     		str	r5, [r3, #8]
3033:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 424              		.loc 1 3033 5 view .LVU123
 425 0036 DD60     		str	r5, [r3, #12]
3035:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 426              		.loc 1 3035 5 view .LVU124
 427 0038 951D     		adds	r5, r2, #6
 428 003a 40F82530 		str	r3, [r0, r5, lsl #2]
3038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 429              		.loc 1 3038 5 view .LVU125
 430 003e 0D59     		ldr	r5, [r1, r4]
 431 0040 45F48015 		orr	r5, r5, #1048576
 432 0044 0D51     		str	r5, [r1, r4]
3040:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 433              		.loc 1 3040 5 view .LVU126
3040:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 434              		.loc 1 3040 8 is_stmt 0 view .LVU127
 435 0046 022A     		cmp	r2, #2
 436 0048 DDD9     		bls	.L27
3046:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 437              		.loc 1 3046 7 is_stmt 1 view .LVU128
 438 004a C568     		ldr	r5, [r0, #12]
 439 004c DD60     		str	r5, [r3, #12]
 440 004e E1E7     		b	.L23
 441              	.LVL34:
 442              	.L26:
3051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3052:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3053:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->TxDescList.CurTxDesc = 0;
 443              		.loc 1 3053 3 view .LVU129
 444              		.loc 1 3053 30 is_stmt 0 view .LVU130
 445 0050 0023     		movs	r3, #0
 446 0052 8362     		str	r3, [r0, #40]
3054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3055:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set Transmit Descriptor List Address */
3056:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 447              		.loc 1 3056 3 is_stmt 1 view .LVU131
 448 0054 C168     		ldr	r1, [r0, #12]
 449 0056 0268     		ldr	r2, [r0]
 450              	.LVL35:
 451              		.loc 1 3056 3 is_stmt 0 view .LVU132
 452 0058 41F21003 		movw	r3, #4112
 453 005c D150     		str	r1, [r2, r3]
3057:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 454              		.loc 1 3057 1 view .LVU133
 455 005e 70BC     		pop	{r4, r5, r6}
 456              	.LCFI4:
 457              		.cfi_restore 6
 458              		.cfi_restore 5
 459              		.cfi_restore 4
 460              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccpY4ysx.s 			page 69


 461 0060 7047     		bx	lr
 462              		.cfi_endproc
 463              	.LFE294:
 465              		.section	.text.ETH_DMARxDescListInit,"ax",%progbits
 466              		.align	1
 467              		.syntax unified
 468              		.thumb
 469              		.thumb_func
 470              		.fpu fpv4-sp-d16
 472              	ETH_DMARxDescListInit:
 473              	.LVL36:
 474              	.LFB295:
3058:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3059:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
3060:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
3061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
3062:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3063:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3064:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
3065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
3066:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
3067:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
 475              		.loc 1 3067 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		@ link register save eliminated.
 480              		.loc 1 3067 1 is_stmt 0 view .LVU135
 481 0000 30B4     		push	{r4, r5}
 482              	.LCFI5:
 483              		.cfi_def_cfa_offset 8
 484              		.cfi_offset 4, -8
 485              		.cfi_offset 5, -4
3068:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 486              		.loc 1 3068 3 is_stmt 1 view .LVU136
3069:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i;
 487              		.loc 1 3069 3 view .LVU137
3070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 488              		.loc 1 3071 3 view .LVU138
 489              	.LVL37:
 490              		.loc 1 3071 10 is_stmt 0 view .LVU139
 491 0002 0022     		movs	r2, #0
 492              		.loc 1 3071 3 view .LVU140
 493 0004 07E0     		b	.L29
 494              	.LVL38:
 495              	.L35:
3072:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc =  heth->Init.RxDesc + i;
3074:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3075:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC0, 0x0U);
3076:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0U);
3077:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0U);
3078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0U);
3079:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
3080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
3081:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 70


3082:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
3083:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
3084:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3085:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
3086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
3087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3088:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Ethernet DMA Rx Descriptor interrupt */
3089:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
3090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Rx descritors addresses */
3091:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
3092:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
3094:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 496              		.loc 1 3095 7 is_stmt 1 view .LVU141
 497 0006 0469     		ldr	r4, [r0, #16]
 498 0008 511C     		adds	r1, r2, #1
 499 000a 01EB8101 		add	r1, r1, r1, lsl #2
 500 000e 04EBC101 		add	r1, r4, r1, lsl #3
 501 0012 D960     		str	r1, [r3, #12]
 502              	.L31:
3071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 503              		.loc 1 3071 46 discriminator 2 view .LVU142
3071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 504              		.loc 1 3071 47 is_stmt 0 discriminator 2 view .LVU143
 505 0014 0132     		adds	r2, r2, #1
 506              	.LVL39:
 507              	.L29:
3071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 508              		.loc 1 3071 15 is_stmt 1 discriminator 1 view .LVU144
3071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 509              		.loc 1 3071 3 is_stmt 0 discriminator 1 view .LVU145
 510 0016 032A     		cmp	r2, #3
 511 0018 20D8     		bhi	.L34
3073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 512              		.loc 1 3073 5 is_stmt 1 view .LVU146
3073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 513              		.loc 1 3073 28 is_stmt 0 view .LVU147
 514 001a 0469     		ldr	r4, [r0, #16]
3073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 515              		.loc 1 3073 36 view .LVU148
 516 001c 02EB8203 		add	r3, r2, r2, lsl #2
 517 0020 DD00     		lsls	r5, r3, #3
3073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 518              		.loc 1 3073 15 view .LVU149
 519 0022 04EBC303 		add	r3, r4, r3, lsl #3
 520              	.LVL40:
3075:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0U);
 521              		.loc 1 3075 5 is_stmt 1 view .LVU150
 522 0026 0021     		movs	r1, #0
 523 0028 6151     		str	r1, [r4, r5]
3076:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0U);
 524              		.loc 1 3076 5 view .LVU151
 525 002a 5960     		str	r1, [r3, #4]
3077:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0U);
 526              		.loc 1 3077 5 view .LVU152
 527 002c 9960     		str	r1, [r3, #8]
ARM GAS  /tmp/ccpY4ysx.s 			page 71


3078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 528              		.loc 1 3078 5 view .LVU153
 529 002e D960     		str	r1, [r3, #12]
3079:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 530              		.loc 1 3079 5 view .LVU154
 531 0030 1962     		str	r1, [r3, #32]
3080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 532              		.loc 1 3080 5 view .LVU155
 533 0032 5962     		str	r1, [r3, #36]
3083:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 534              		.loc 1 3083 5 view .LVU156
3083:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 535              		.loc 1 3083 22 is_stmt 0 view .LVU157
 536 0034 4FF00041 		mov	r1, #-2147483648
 537 0038 6151     		str	r1, [r4, r5]
3086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 538              		.loc 1 3086 5 is_stmt 1 view .LVU158
3086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 539              		.loc 1 3086 34 is_stmt 0 view .LVU159
 540 003a 4169     		ldr	r1, [r0, #20]
3086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 541              		.loc 1 3086 45 view .LVU160
 542 003c 41F48041 		orr	r1, r1, #16384
3086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 543              		.loc 1 3086 22 view .LVU161
 544 0040 5960     		str	r1, [r3, #4]
3089:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Rx descritors addresses */
 545              		.loc 1 3089 5 is_stmt 1 view .LVU162
3089:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Rx descritors addresses */
 546              		.loc 1 3089 22 is_stmt 0 view .LVU163
 547 0042 5968     		ldr	r1, [r3, #4]
 548 0044 21F00041 		bic	r1, r1, #-2147483648
 549 0048 5960     		str	r1, [r3, #4]
3091:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 550              		.loc 1 3091 5 is_stmt 1 view .LVU164
 551 004a 02F11201 		add	r1, r2, #18
 552 004e 40F82130 		str	r3, [r0, r1, lsl #2]
3093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 553              		.loc 1 3093 5 view .LVU165
3093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 554              		.loc 1 3093 8 is_stmt 0 view .LVU166
 555 0052 022A     		cmp	r2, #2
 556 0054 D7D9     		bls	.L35
3096:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3097:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     else
3098:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3099:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 557              		.loc 1 3099 7 is_stmt 1 view .LVU167
 558 0056 0169     		ldr	r1, [r0, #16]
 559 0058 D960     		str	r1, [r3, #12]
 560 005a DBE7     		b	.L31
 561              	.LVL41:
 562              	.L34:
3100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3102:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3103:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
ARM GAS  /tmp/ccpY4ysx.s 			page 72


 563              		.loc 1 3103 3 view .LVU168
 564 005c 0023     		movs	r3, #0
 565 005e C365     		str	r3, [r0, #92]
3104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 566              		.loc 1 3104 3 view .LVU169
 567 0060 0366     		str	r3, [r0, #96]
3105:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 568              		.loc 1 3105 3 view .LVU170
 569 0062 8366     		str	r3, [r0, #104]
3106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 570              		.loc 1 3106 3 view .LVU171
 571 0064 C366     		str	r3, [r0, #108]
3107:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.ItMode, 0U);
 572              		.loc 1 3107 3 view .LVU172
 573 0066 8365     		str	r3, [r0, #88]
3108:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set Receive Descriptor List Address */
3110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 574              		.loc 1 3110 3 view .LVU173
 575 0068 0169     		ldr	r1, [r0, #16]
 576 006a 0268     		ldr	r2, [r0]
 577              	.LVL42:
 578              		.loc 1 3110 3 is_stmt 0 view .LVU174
 579 006c 41F20C03 		movw	r3, #4108
 580 0070 D150     		str	r1, [r2, r3]
3111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 581              		.loc 1 3111 1 view .LVU175
 582 0072 30BC     		pop	{r4, r5}
 583              	.LCFI6:
 584              		.cfi_restore 5
 585              		.cfi_restore 4
 586              		.cfi_def_cfa_offset 0
 587 0074 7047     		bx	lr
 588              		.cfi_endproc
 589              	.LFE295:
 591              		.section	.text.ETH_Prepare_Tx_Descriptors,"ax",%progbits
 592              		.align	1
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 596              		.fpu fpv4-sp-d16
 598              	ETH_Prepare_Tx_Descriptors:
 599              	.LVL43:
 600              	.LFB296:
3112:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3113:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
3114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Prepare Tx DMA descriptor before transmission.
3115:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Transmit_IT and HAL_ETH_Transmit_IT() API.
3116:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3118:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Tx packet configuration
3119:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @param  ItMode: Enable or disable Tx EOT interrupt
3120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   * @retval Status
3121:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   */
3122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef
3123:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                            uint32_t ItMode)
3124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/ccpY4ysx.s 			page 73


 601              		.loc 1 3124 1 is_stmt 1 view -0
 602              		.cfi_startproc
 603              		@ args = 0, pretend = 0, frame = 0
 604              		@ frame_needed = 0, uses_anonymous_args = 0
 605              		.loc 1 3124 1 is_stmt 0 view .LVU177
 606 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 607              	.LCFI7:
 608              		.cfi_def_cfa_offset 24
 609              		.cfi_offset 4, -24
 610              		.cfi_offset 5, -20
 611              		.cfi_offset 6, -16
 612              		.cfi_offset 7, -12
 613              		.cfi_offset 8, -8
 614              		.cfi_offset 14, -4
3125:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 615              		.loc 1 3125 3 is_stmt 1 view .LVU178
 616              	.LVL44:
3126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
 617              		.loc 1 3126 3 view .LVU179
 618              		.loc 1 3126 12 is_stmt 0 view .LVU180
 619 0004 876A     		ldr	r7, [r0, #40]
 620              	.LVL45:
3127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 621              		.loc 1 3127 3 is_stmt 1 view .LVU181
3128:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx;
 622              		.loc 1 3128 3 view .LVU182
3129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descnbr = 0;
 623              		.loc 1 3129 3 view .LVU183
3130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 624              		.loc 1 3130 3 view .LVU184
 625              		.loc 1 3130 78 is_stmt 0 view .LVU185
 626 0006 00EB8703 		add	r3, r0, r7, lsl #2
 627 000a 9B69     		ldr	r3, [r3, #24]
 628              	.LVL46:
3131:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3132:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 629              		.loc 1 3132 3 is_stmt 1 view .LVU186
 630              		.loc 1 3132 23 is_stmt 0 view .LVU187
 631 000c 8D68     		ldr	r5, [r1, #8]
 632              	.LVL47:
3133:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t           bd_count = 0;
 633              		.loc 1 3133 3 is_stmt 1 view .LVU188
3134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t primask_bit;
 634              		.loc 1 3134 3 view .LVU189
3135:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3136:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 635              		.loc 1 3137 3 view .LVU190
 636              		.loc 1 3137 8 is_stmt 0 view .LVU191
 637 000e 1C68     		ldr	r4, [r3]
 638              		.loc 1 3137 6 view .LVU192
 639 0010 002C     		cmp	r4, #0
 640 0012 C0F2BD80 		blt	.L53
 641 0016 9046     		mov	r8, r2
3138:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       || (dmatxdesclist->PacketAddress[descidx] != NULL))
 642              		.loc 1 3138 39 view .LVU193
 643 0018 3C1D     		adds	r4, r7, #4
ARM GAS  /tmp/ccpY4ysx.s 			page 74


 644 001a 00EB8404 		add	r4, r0, r4, lsl #2
 645 001e E469     		ldr	r4, [r4, #28]
 646              		.loc 1 3138 7 view .LVU194
 647 0020 002C     		cmp	r4, #0
 648 0022 40F0B780 		bne	.L54
3139:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ETH_ERROR_BUSY;
3141:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3142:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   descnbr += 1U;
 649              		.loc 1 3144 3 is_stmt 1 view .LVU195
 650              	.LVL48:
3145:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3146:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set header or buffer 1 address */
3147:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 651              		.loc 1 3147 3 view .LVU196
 652 0026 2C68     		ldr	r4, [r5]
 653 0028 9C60     		str	r4, [r3, #8]
3148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3149:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set header or buffer 1 Length */
3150:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 654              		.loc 1 3150 3 view .LVU197
 655 002a 5C68     		ldr	r4, [r3, #4]
 656 002c 24F4FF54 		bic	r4, r4, #8160
 657 0030 24F01F04 		bic	r4, r4, #31
 658 0034 6E68     		ldr	r6, [r5, #4]
 659 0036 3443     		orrs	r4, r4, r6
 660 0038 5C60     		str	r4, [r3, #4]
3151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3152:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 661              		.loc 1 3152 3 view .LVU198
 662              		.loc 1 3152 7 is_stmt 0 view .LVU199
 663 003a 0C68     		ldr	r4, [r1]
 664              		.loc 1 3152 6 view .LVU200
 665 003c 14F0010F 		tst	r4, #1
 666 0040 05D0     		beq	.L38
3153:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 667              		.loc 1 3154 5 is_stmt 1 view .LVU201
 668 0042 1C68     		ldr	r4, [r3]
 669 0044 24F44004 		bic	r4, r4, #12582912
 670 0048 4E69     		ldr	r6, [r1, #20]
 671 004a 3443     		orrs	r4, r4, r6
 672 004c 1C60     		str	r4, [r3]
 673              	.L38:
3155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 674              		.loc 1 3157 3 view .LVU202
 675              		.loc 1 3157 7 is_stmt 0 view .LVU203
 676 004e 0C68     		ldr	r4, [r1]
 677              		.loc 1 3157 6 view .LVU204
 678 0050 14F0200F 		tst	r4, #32
 679 0054 05D0     		beq	.L39
3158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3159:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
ARM GAS  /tmp/ccpY4ysx.s 			page 75


 680              		.loc 1 3159 5 is_stmt 1 view .LVU205
 681 0056 1C68     		ldr	r4, [r3]
 682 0058 24F04064 		bic	r4, r4, #201326592
 683 005c 0E69     		ldr	r6, [r1, #16]
 684 005e 3443     		orrs	r4, r4, r6
 685 0060 1C60     		str	r4, [r3]
 686              	.L39:
3160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3162:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 687              		.loc 1 3163 3 view .LVU206
 688              		.loc 1 3163 7 is_stmt 0 view .LVU207
 689 0062 0968     		ldr	r1, [r1]
 690              	.LVL49:
 691              		.loc 1 3163 6 view .LVU208
 692 0064 11F0040F 		tst	r1, #4
 693 0068 03D0     		beq	.L40
3164:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Vlan Type */
3166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 694              		.loc 1 3166 5 is_stmt 1 view .LVU209
 695 006a 1968     		ldr	r1, [r3]
 696 006c 41F08001 		orr	r1, r1, #128
 697 0070 1960     		str	r1, [r3]
 698              	.L40:
3167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Mark it as First Descriptor */
3170:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 699              		.loc 1 3170 3 view .LVU210
 700 0072 1968     		ldr	r1, [r3]
 701 0074 41F08051 		orr	r1, r1, #268435456
 702 0078 1960     		str	r1, [r3]
3171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* only if the packet is split into more than one descriptors > 1 */
3173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   while (txbuffer->next != NULL)
 703              		.loc 1 3173 3 view .LVU211
3126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 704              		.loc 1 3126 12 is_stmt 0 view .LVU212
 705 007a BE46     		mov	lr, r7
3133:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t primask_bit;
 706              		.loc 1 3133 22 view .LVU213
 707 007c 4FF0000C 		mov	ip, #0
3144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 708              		.loc 1 3144 11 view .LVU214
 709 0080 0126     		movs	r6, #1
 710              		.loc 1 3173 9 view .LVU215
 711 0082 28E0     		b	.L41
 712              	.LVL50:
 713              	.L42:
3174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3175:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the LD bit of previous descriptor */
3176:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
3178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3179:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set Interrupt on completion bit */
ARM GAS  /tmp/ccpY4ysx.s 			page 76


3180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3181:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3182:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     else
3183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3184:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Clear Interrupt on completion bit */
3185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 714              		.loc 1 3185 7 is_stmt 1 view .LVU216
 715 0084 1968     		ldr	r1, [r3]
 716 0086 21F08041 		bic	r1, r1, #1073741824
 717 008a 1960     		str	r1, [r3]
 718 008c 30E0     		b	.L43
 719              	.LVL51:
 720              	.L44:
3186:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Increment current tx descriptor index */
3188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(descidx, 1U);
 721              		.loc 1 3188 5 discriminator 3 view .LVU217
3189:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
3190:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 722              		.loc 1 3190 5 discriminator 3 view .LVU218
 723              		.loc 1 3190 60 is_stmt 0 discriminator 3 view .LVU219
 724 008e 00EB8403 		add	r3, r0, r4, lsl #2
 725              	.LVL52:
 726              		.loc 1 3190 60 discriminator 3 view .LVU220
 727 0092 9B69     		ldr	r3, [r3, #24]
 728              	.LVL53:
3191:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3193:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 729              		.loc 1 3193 5 is_stmt 1 discriminator 3 view .LVU221
 730              		.loc 1 3193 10 is_stmt 0 discriminator 3 view .LVU222
 731 0094 1968     		ldr	r1, [r3]
 732              		.loc 1 3193 8 discriminator 3 view .LVU223
 733 0096 0029     		cmp	r1, #0
 734 0098 31DB     		blt	.L45
3194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         || (dmatxdesclist->PacketAddress[descidx] != NULL))
 735              		.loc 1 3194 41 view .LVU224
 736 009a 211D     		adds	r1, r4, #4
 737 009c 00EB8101 		add	r1, r0, r1, lsl #2
 738 00a0 C969     		ldr	r1, [r1, #28]
 739              		.loc 1 3194 9 view .LVU225
 740 00a2 61BB     		cbnz	r1, .L45
3195:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
3196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       descidx = firstdescidx;
3197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3198:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* clear previous desc own bit */
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       for (idx = 0; idx < descnbr; idx ++)
3201:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
3202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Ensure rest of descriptor is written to RAM before the OWN bit */
3203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         __DMB();
3204:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
3206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Increment current tx descriptor index */
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         INCR_TX_DESC_INDEX(descidx, 1U);
3209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
ARM GAS  /tmp/ccpY4ysx.s 			page 77


3210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
3212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ETH_ERROR_BUSY;
3214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
3215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3216:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the FD bit of new Descriptor */
3217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 741              		.loc 1 3217 5 is_stmt 1 view .LVU226
 742 00a4 1968     		ldr	r1, [r3]
 743 00a6 21F08051 		bic	r1, r1, #268435456
 744 00aa 1960     		str	r1, [r3]
3218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3219:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     descnbr += 1U;
 745              		.loc 1 3219 5 view .LVU227
 746              		.loc 1 3219 13 is_stmt 0 view .LVU228
 747 00ac 0136     		adds	r6, r6, #1
 748              	.LVL54:
3220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3221:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get the next Tx buffer in the list */
3222:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     txbuffer = txbuffer->next;
 749              		.loc 1 3222 5 is_stmt 1 view .LVU229
 750              		.loc 1 3222 14 is_stmt 0 view .LVU230
 751 00ae AD68     		ldr	r5, [r5, #8]
 752              	.LVL55:
3223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3224:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set header or buffer 1 address */
3225:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 753              		.loc 1 3225 5 is_stmt 1 view .LVU231
 754 00b0 2968     		ldr	r1, [r5]
 755 00b2 9960     		str	r1, [r3, #8]
3226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3227:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set header or buffer 1 Length */
3228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 756              		.loc 1 3228 5 view .LVU232
 757 00b4 5968     		ldr	r1, [r3, #4]
 758 00b6 21F4FF51 		bic	r1, r1, #8160
 759 00ba 21F01F01 		bic	r1, r1, #31
 760 00be 6A68     		ldr	r2, [r5, #4]
 761 00c0 1143     		orrs	r1, r1, r2
 762 00c2 5960     		str	r1, [r3, #4]
3229:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     bd_count += 1U;
 763              		.loc 1 3230 5 view .LVU233
 764              		.loc 1 3230 14 is_stmt 0 view .LVU234
 765 00c4 0CF1010C 		add	ip, ip, #1
 766              	.LVL56:
3231:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3232:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure rest of descriptor is written to RAM before the OWN bit */
3233:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     __DMB();
 767              		.loc 1 3233 5 is_stmt 1 view .LVU235
 768              	.LBB22:
 769              	.LBI22:
 286:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 770              		.loc 2 286 27 view .LVU236
 771              	.LBB23:
 772              		.loc 2 288 3 view .LVU237
ARM GAS  /tmp/ccpY4ysx.s 			page 78


 773              		.syntax unified
 774              	@ 288 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 775 00c8 BFF35F8F 		dmb 0xF
 776              	@ 0 "" 2
 777              		.thumb
 778              		.syntax unified
 779              	.LBE23:
 780              	.LBE22:
3234:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit */
3235:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 781              		.loc 1 3235 5 view .LVU238
 782 00cc 1968     		ldr	r1, [r3]
 783 00ce 41F00041 		orr	r1, r1, #-2147483648
 784 00d2 1960     		str	r1, [r3]
 785 00d4 A646     		mov	lr, r4
 786              	.LVL57:
 787              	.L41:
3173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 788              		.loc 1 3173 9 view .LVU239
3173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 789              		.loc 1 3173 18 is_stmt 0 view .LVU240
 790 00d6 A968     		ldr	r1, [r5, #8]
3173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 791              		.loc 1 3173 9 view .LVU241
 792 00d8 59B3     		cbz	r1, .L56
3176:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
 793              		.loc 1 3176 5 is_stmt 1 view .LVU242
 794 00da 1968     		ldr	r1, [r3]
 795 00dc 21F00051 		bic	r1, r1, #536870912
 796 00e0 1960     		str	r1, [r3]
3177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 797              		.loc 1 3177 5 view .LVU243
3177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 798              		.loc 1 3177 8 is_stmt 0 view .LVU244
 799 00e2 B8F1000F 		cmp	r8, #0
 800 00e6 CDD0     		beq	.L42
3180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 801              		.loc 1 3180 7 is_stmt 1 view .LVU245
 802 00e8 1968     		ldr	r1, [r3]
 803 00ea 41F08041 		orr	r1, r1, #1073741824
 804 00ee 1960     		str	r1, [r3]
 805              	.L43:
3188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 806              		.loc 1 3188 5 view .LVU246
3188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 807              		.loc 1 3188 5 view .LVU247
 808 00f0 0EF10104 		add	r4, lr, #1
 809              	.LVL58:
3188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 810              		.loc 1 3188 5 view .LVU248
 811 00f4 032C     		cmp	r4, #3
 812 00f6 CAD9     		bls	.L44
3188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 813              		.loc 1 3188 5 discriminator 1 view .LVU249
 814 00f8 AEF10304 		sub	r4, lr, #3
 815              	.LVL59:
3188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
ARM GAS  /tmp/ccpY4ysx.s 			page 79


 816              		.loc 1 3188 5 is_stmt 0 discriminator 1 view .LVU250
 817 00fc C7E7     		b	.L44
 818              	.L45:
3196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 819              		.loc 1 3196 7 is_stmt 1 view .LVU251
 820              	.LVL60:
3197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 821              		.loc 1 3197 7 view .LVU252
3197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 822              		.loc 1 3197 62 is_stmt 0 view .LVU253
 823 00fe 00EB8703 		add	r3, r0, r7, lsl #2
 824              	.LVL61:
3197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 825              		.loc 1 3197 62 view .LVU254
 826 0102 9969     		ldr	r1, [r3, #24]
 827              	.LVL62:
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 828              		.loc 1 3200 7 is_stmt 1 view .LVU255
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 829              		.loc 1 3200 16 is_stmt 0 view .LVU256
 830 0104 0022     		movs	r2, #0
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 831              		.loc 1 3200 7 view .LVU257
 832 0106 04E0     		b	.L47
 833              	.LVL63:
 834              	.L48:
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 835              		.loc 1 3208 9 is_stmt 1 discriminator 3 view .LVU258
3210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 836              		.loc 1 3210 9 discriminator 3 view .LVU259
3210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 837              		.loc 1 3210 64 is_stmt 0 discriminator 3 view .LVU260
 838 0108 00EB8301 		add	r1, r0, r3, lsl #2
 839              	.LVL64:
3210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 840              		.loc 1 3210 64 discriminator 3 view .LVU261
 841 010c 8969     		ldr	r1, [r1, #24]
 842              	.LVL65:
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 843              		.loc 1 3200 36 is_stmt 1 discriminator 3 view .LVU262
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 844              		.loc 1 3200 40 is_stmt 0 discriminator 3 view .LVU263
 845 010e 0132     		adds	r2, r2, #1
 846              	.LVL66:
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 847              		.loc 1 3200 40 discriminator 3 view .LVU264
 848 0110 1F46     		mov	r7, r3
 849              	.LVL67:
 850              	.L47:
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 851              		.loc 1 3200 21 is_stmt 1 discriminator 2 view .LVU265
3200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 852              		.loc 1 3200 7 is_stmt 0 discriminator 2 view .LVU266
 853 0112 B242     		cmp	r2, r6
 854 0114 0AD2     		bcs	.L57
3203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 855              		.loc 1 3203 9 is_stmt 1 view .LVU267
ARM GAS  /tmp/ccpY4ysx.s 			page 80


 856              	.LBB24:
 857              	.LBI24:
 286:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 858              		.loc 2 286 27 view .LVU268
 859              	.LBB25:
 860              		.loc 2 288 3 view .LVU269
 861              		.syntax unified
 862              	@ 288 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 863 0116 BFF35F8F 		dmb 0xF
 864              	@ 0 "" 2
 865              		.thumb
 866              		.syntax unified
 867              	.LBE25:
 868              	.LBE24:
3205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 869              		.loc 1 3205 9 view .LVU270
 870 011a 0B68     		ldr	r3, [r1]
 871 011c 23F00043 		bic	r3, r3, #-2147483648
 872 0120 0B60     		str	r3, [r1]
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 873              		.loc 1 3208 9 view .LVU271
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 874              		.loc 1 3208 9 view .LVU272
 875 0122 7B1C     		adds	r3, r7, #1
 876              	.LVL68:
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 877              		.loc 1 3208 9 view .LVU273
 878 0124 032B     		cmp	r3, #3
 879 0126 EFD9     		bls	.L48
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 880              		.loc 1 3208 9 discriminator 1 view .LVU274
 881 0128 FB1E     		subs	r3, r7, #3
 882              	.LVL69:
3208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 883              		.loc 1 3208 9 is_stmt 0 discriminator 1 view .LVU275
 884 012a EDE7     		b	.L48
 885              	.LVL70:
 886              	.L57:
3213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 887              		.loc 1 3213 14 view .LVU276
 888 012c 0220     		movs	r0, #2
 889              	.LVL71:
 890              	.L36:
3236:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3237:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ItMode != ((uint32_t)RESET))
3239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Set Interrupt on completion bit */
3241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3243:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   else
3244:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
3245:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Clear Interrupt on completion bit */
3246:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3247:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
3248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3249:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Mark it as LAST descriptor */
ARM GAS  /tmp/ccpY4ysx.s 			page 81


3250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3251:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3252:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get address of first descriptor */
3253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
3254:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
3255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __DMB();
3256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* set OWN bit of FIRST descriptor */
3257:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
3258:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
3259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
3260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->CurTxDesc = descidx;
3262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Enter critical section */
3264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   primask_bit = __get_PRIMASK();
3265:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __set_PRIMASK(1);
3266:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->BuffersInUse += bd_count + 1U;
3268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Exit critical section: restore previous priority mask */
3270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __set_PRIMASK(primask_bit);
3271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
3272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
3273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ETH_ERROR_NONE;
3274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 891              		.loc 1 3274 1 view .LVU277
 892 012e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 893              	.LVL72:
 894              	.L56:
3238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 895              		.loc 1 3238 3 is_stmt 1 view .LVU278
3238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 896              		.loc 1 3238 6 is_stmt 0 view .LVU279
 897 0132 B8F1000F 		cmp	r8, #0
 898 0136 26D0     		beq	.L51
3241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 899              		.loc 1 3241 5 is_stmt 1 view .LVU280
 900 0138 1A68     		ldr	r2, [r3]
 901 013a 42F08042 		orr	r2, r2, #1073741824
 902 013e 1A60     		str	r2, [r3]
 903              	.L52:
3250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 904              		.loc 1 3250 3 view .LVU281
 905 0140 1A68     		ldr	r2, [r3]
 906 0142 42F00052 		orr	r2, r2, #536870912
 907 0146 1A60     		str	r2, [r3]
3253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
 908              		.loc 1 3253 3 view .LVU282
3253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
 909              		.loc 1 3253 58 is_stmt 0 view .LVU283
 910 0148 00EB8707 		add	r7, r0, r7, lsl #2
 911              	.LVL73:
3253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
 912              		.loc 1 3253 58 view .LVU284
 913 014c BA69     		ldr	r2, [r7, #24]
 914              	.LVL74:
3255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* set OWN bit of FIRST descriptor */
ARM GAS  /tmp/ccpY4ysx.s 			page 82


 915              		.loc 1 3255 3 is_stmt 1 view .LVU285
 916              	.LBB26:
 917              	.LBI26:
 286:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 918              		.loc 2 286 27 view .LVU286
 919              	.LBB27:
 920              		.loc 2 288 3 view .LVU287
 921              		.syntax unified
 922              	@ 288 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 923 014e BFF35F8F 		dmb 0xF
 924              	@ 0 "" 2
 925              		.thumb
 926              		.syntax unified
 927              	.LBE27:
 928              	.LBE26:
3257:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
 929              		.loc 1 3257 3 view .LVU288
 930 0152 1368     		ldr	r3, [r2]
 931 0154 43F00043 		orr	r3, r3, #-2147483648
 932 0158 1360     		str	r3, [r2]
3259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 933              		.loc 1 3259 3 view .LVU289
3259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 934              		.loc 1 3259 56 is_stmt 0 view .LVU290
 935 015a C26B     		ldr	r2, [r0, #60]
 936              	.LVL75:
3259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 937              		.loc 1 3259 41 view .LVU291
 938 015c 0EF10403 		add	r3, lr, #4
 939 0160 00EB8303 		add	r3, r0, r3, lsl #2
 940 0164 DA61     		str	r2, [r3, #28]
3261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 941              		.loc 1 3261 3 is_stmt 1 view .LVU292
3261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 942              		.loc 1 3261 28 is_stmt 0 view .LVU293
 943 0166 C0F828E0 		str	lr, [r0, #40]
3264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __set_PRIMASK(1);
 944              		.loc 1 3264 3 is_stmt 1 view .LVU294
 945              	.LBB28:
 946              	.LBI28:
 289:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 290:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 291:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 292:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 293:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 294:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 295:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 296:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 297:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 298:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 299:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 300:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 301:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 302:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 303:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  /tmp/ccpY4ysx.s 			page 83


 306:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 307:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 308:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 309:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 311:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 313:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 314:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 315:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 316:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 317:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 318:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 319:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 320:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 321:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 322:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 323:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 324:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 328:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 329:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 330:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 331:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 332:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 333:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 334:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 335:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 336:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 337:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
 338:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 340:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 341:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 342:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 343:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 344:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 345:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 346:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 347:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 348:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 349:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 350:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 351:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 352:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 353:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 354:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 355:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 356:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 357:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
 358:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 359:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 360:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 361:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 84


 363:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
 365:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 366:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 367:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 368:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 369:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 371:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 373:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 374:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 375:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 376:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 377:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 378:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 379:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 380:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 381:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 382:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 383:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 384:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 385:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 386:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 387:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 388:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 389:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 391:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 392:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 393:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
 394:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
 395:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
 396:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 397:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 398:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 399:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 400:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 401:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 402:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 404:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 405:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 406:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 407:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 408:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 409:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 410:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 411:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 412:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 413:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 414:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 415:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 416:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
 417:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 418:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
 419:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    */
ARM GAS  /tmp/ccpY4ysx.s 			page 85


 420:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
 421:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 422:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
 423:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 424:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 425:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 426:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 428:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 429:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 430:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 431:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 432:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 434:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 435:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 436:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 437:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 438:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 439:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 440:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 441:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 442:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 443:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 444:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 445:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 446:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 447:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 448:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 449:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 450:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 451:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 452:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 454:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 455:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 456:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 457:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 458:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 459:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 460:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 461:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 462:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 463:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 464:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 465:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 466:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 467:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 468:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 469:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 470:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 471:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 473:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 474:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 475:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 476:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccpY4ysx.s 			page 86


 477:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 478:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 479:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 480:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 481:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 482:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 483:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 484:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 485:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 487:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 488:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 489:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 490:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 491:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 492:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 493:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 494:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 495:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 496:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 497:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 498:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 499:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 500:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 501:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 502:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 503:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 504:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 505:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 506:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 507:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 508:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 509:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 510:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 511:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 512:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 513:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 514:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 515:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 517:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 519:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 520:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 521:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 522:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 523:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 524:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 525:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 526:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 527:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 528:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 529:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 530:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 531:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 532:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 533:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
ARM GAS  /tmp/ccpY4ysx.s 			page 87


 534:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 535:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 536:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 538:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 539:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 540:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 541:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 542:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 543:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 544:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 545:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 546:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 547:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 548:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 549:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 554:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 555:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 556:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 557:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 558:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 559:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 560:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 561:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 562:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 563:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 564:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 565:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 566:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 567:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 568:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
 569:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
 570:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 571:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 572:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
 573:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  })
 574:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 577:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 578:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 579:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 580:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 581:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 582:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 584:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
 585:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
 586:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 587:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 588:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
 589:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  })
 590:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 88


 591:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 592:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 593:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 594:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 595:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 596:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 597:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 598:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 599:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 600:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 601:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 602:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 604:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 605:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 606:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 607:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 608:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 609:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 610:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 611:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 612:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 613:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 615:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 617:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 619:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 620:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 621:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 622:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 623:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 624:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 625:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 627:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 631:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 632:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 633:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 634:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 635:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 637:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 639:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 640:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 641:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 642:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 643:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 644:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 645:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 646:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 647:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccpY4ysx.s 			page 89


 648:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 649:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 650:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 651:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 652:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 653:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 654:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 655:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 656:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 657:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 659:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 661:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 662:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 663:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 664:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 665:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 666:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 667:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 668:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 669:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 670:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 671:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 672:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 673:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 674:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 675:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 676:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 677:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 679:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 680:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 681:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 682:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 683:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 684:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 685:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 686:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 687:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 688:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 689:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 690:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 691:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 692:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 693:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 694:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 695:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 696:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 697:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 698:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 699:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 700:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 701:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 702:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 703:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 704:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  /tmp/ccpY4ysx.s 			page 90


 705:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 706:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 707:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 708:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 709:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 710:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 711:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 712:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 713:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 714:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 715:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 716:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 717:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 718:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 719:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
 720:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 721:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
 722:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 723:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
 724:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 725:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
 726:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 727:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 728:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
 729:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 730:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 731:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 732:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 733:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 734:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 735:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 736:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 737:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 738:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 739:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 740:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
 741:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 742:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 743:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 744:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 745:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
 746:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 747:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
 748:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 749:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
 750:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 751:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 752:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
 753:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 754:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 755:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 756:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 757:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 758:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 761:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
ARM GAS  /tmp/ccpY4ysx.s 			page 91


 762:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 763:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 764:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 765:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 766:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 767:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 768:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 769:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 770:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 771:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 772:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 773:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 774:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 775:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 776:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 777:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 778:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 779:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 780:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 781:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 782:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 783:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 784:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 785:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 786:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 788:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 789:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 790:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 791:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 792:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 793:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 794:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 795:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 796:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 797:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 798:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 799:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 800:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 801:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 802:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 803:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 804:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 805:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 806:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 807:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 808:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 809:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 810:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 811:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 812:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 814:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 816:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 817:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 818:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 92


 819:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 820:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 821:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 822:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 823:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 824:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 825:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 826:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 827:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 828:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 829:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 830:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 831:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 832:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 833:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 834:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 835:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 836:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 837:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 838:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 839:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 840:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 841:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 842:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 843:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 844:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 845:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 846:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 847:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 848:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 849:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 850:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 851:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 852:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 854:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 855:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 856:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 857:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 858:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 859:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 860:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 861:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 862:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 863:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 864:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 865:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 866:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 867:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 868:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 869:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 870:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 871:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 873:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 874:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 875:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
ARM GAS  /tmp/ccpY4ysx.s 			page 93


 876:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 877:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 878:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 879:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 880:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 881:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 882:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 884:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 885:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 886:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 887:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 888:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 889:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 890:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 891:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 892:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 893:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 894:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 895:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 896:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 897:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 898:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 899:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 900:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 901:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 902:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 903:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 904:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 907:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 908:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 909:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 910:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 911:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 912:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 913:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 914:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 915:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 916:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 917:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 918:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 919:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 920:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 921:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 922:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 923:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 924:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 925:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 926:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 927:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 928:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 929:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 930:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 931:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 932:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /tmp/ccpY4ysx.s 			page 94


 933:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 934:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 935:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 936:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 939:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 940:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 941:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 942:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 943:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 944:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 945:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 946:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 947:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 948:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 949:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 952:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 953:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 954:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 956:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 958:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 963:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 964:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 965:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 966:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 967:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 968:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 969:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 970:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 971:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 972:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 973:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 974:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 975:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 976:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 977:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 978:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 979:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 980:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 981:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 982:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 983:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 984:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 985:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 986:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 987:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 988:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 989:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
ARM GAS  /tmp/ccpY4ysx.s 			page 95


 990:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 991:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 992:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 993:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 994:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 995:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 996:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 997:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 998:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 999:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1000:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1001:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1002:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1003:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
1004:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
1005:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1006:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1007:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1008:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1009:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1010:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ISB();
1011:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1015:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1016:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1017:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1018:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1019:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1020:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1021:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1022:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1023:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ISB();
1024:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1025:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1026:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1027:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1028:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1029:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1030:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1031:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
1032:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1033:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1034:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1035:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1036:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1037:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1038:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1039:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1040:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1044:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1045:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
1046:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccpY4ysx.s 			page 96


1047:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1048:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1049:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1050:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1051:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1052:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1053:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1054:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1055:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1056:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1057:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1058:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1059:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
1060:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1061:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1062:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1063:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1064:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1065:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1066:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1067:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1068:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1069:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1070:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1071:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1072:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1073:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
1074:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1075:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1076:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1077:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1078:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1079:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1080:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1081:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1082:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1083:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1084:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1085:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1086:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1087:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1088:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
1089:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1090:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1091:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1092:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1093:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1094:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1095:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1096:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1097:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1098:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1099:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1100:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1101:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1102:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1103:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
ARM GAS  /tmp/ccpY4ysx.s 			page 97


1104:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1105:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1106:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1107:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1108:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1109:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1110:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1112:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1113:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1114:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1115:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1116:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1117:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1118:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1119:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1120:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1122:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1124:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1125:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1126:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1127:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
1128:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1130:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1132:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1134:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1135:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1136:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1137:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1138:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1139:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1140:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1141:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1142:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
1143:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1144:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1145:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1146:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1147:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1148:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1149:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1150:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1151:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1152:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1153:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1154:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1155:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1156:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1157:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1158:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1159:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1160:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccpY4ysx.s 			page 98


1161:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1162:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1163:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1164:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1165:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1166:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1167:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1168:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1169:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1170:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1171:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1172:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1173:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1174:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1176:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1178:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1179:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1180:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1181:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1182:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
1183:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1184:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1185:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1186:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1187:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1188:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1189:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1190:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1191:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1192:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1194:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1195:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1196:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1197:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1198:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1199:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1200:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1201:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1202:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1203:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1204:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1205:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1206:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1207:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1208:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
1209:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1210:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 947              		.loc 2 1210 31 view .LVU295
 948              	.LBB29:
1211:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1212:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 949              		.loc 2 1212 3 view .LVU296
1213:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1214:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
ARM GAS  /tmp/ccpY4ysx.s 			page 99


 950              		.loc 2 1214 3 view .LVU297
 951              		.syntax unified
 952              	@ 1214 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 953 016a EFF31082 		MRS r2, primask
 954              	@ 0 "" 2
 955              	.LVL76:
1215:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 956              		.loc 2 1215 3 view .LVU298
 957              		.loc 2 1215 3 is_stmt 0 view .LVU299
 958              		.thumb
 959              		.syntax unified
 960              	.LBE29:
 961              	.LBE28:
3265:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 962              		.loc 1 3265 3 is_stmt 1 view .LVU300
 963              	.LBB30:
 964              	.LBI30:
1216:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1217:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1218:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1219:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1220:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1221:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1222:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1223:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
1224:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1225:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1226:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1227:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1228:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1229:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1230:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1231:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
1232:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1233:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1234:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
1235:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
1236:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1237:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1238:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1239:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
1240:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 965              		.loc 2 1240 27 view .LVU301
 966              	.LBB31:
1241:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
1242:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 967              		.loc 2 1242 3 view .LVU302
 968 016e 0123     		movs	r3, #1
 969              		.syntax unified
 970              	@ 1242 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 971 0170 83F31088 		MSR primask, r3
 972              	@ 0 "" 2
 973              	.LVL77:
 974              		.loc 2 1242 3 is_stmt 0 view .LVU303
 975              		.thumb
 976              		.syntax unified
 977              	.LBE31:
ARM GAS  /tmp/ccpY4ysx.s 			page 100


 978              	.LBE30:
3267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 979              		.loc 1 3267 3 is_stmt 1 view .LVU304
3267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 980              		.loc 1 3267 31 is_stmt 0 view .LVU305
 981 0174 036C     		ldr	r3, [r0, #64]
 982 0176 9C44     		add	ip, ip, r3
 983              	.LVL78:
3267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 984              		.loc 1 3267 31 view .LVU306
 985 0178 0CF10103 		add	r3, ip, #1
 986 017c 0364     		str	r3, [r0, #64]
3270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 987              		.loc 1 3270 3 is_stmt 1 view .LVU307
 988              	.LVL79:
 989              	.LBB32:
 990              	.LBI32:
1240:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 991              		.loc 2 1240 27 view .LVU308
 992              	.LBB33:
 993              		.loc 2 1242 3 view .LVU309
 994              		.syntax unified
 995              	@ 1242 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 996 017e 82F31088 		MSR primask, r2
 997              	@ 0 "" 2
 998              	.LVL80:
 999              		.loc 2 1242 3 is_stmt 0 view .LVU310
 1000              		.thumb
 1001              		.syntax unified
 1002              	.LBE33:
 1003              	.LBE32:
3273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1004              		.loc 1 3273 3 is_stmt 1 view .LVU311
3273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1005              		.loc 1 3273 10 is_stmt 0 view .LVU312
 1006 0182 0020     		movs	r0, #0
 1007              	.LVL81:
3273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1008              		.loc 1 3273 10 view .LVU313
 1009 0184 D3E7     		b	.L36
 1010              	.LVL82:
 1011              	.L51:
3246:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 1012              		.loc 1 3246 5 is_stmt 1 view .LVU314
 1013 0186 1A68     		ldr	r2, [r3]
 1014 0188 22F08042 		bic	r2, r2, #1073741824
 1015 018c 1A60     		str	r2, [r3]
 1016 018e D7E7     		b	.L52
 1017              	.LVL83:
 1018              	.L53:
3140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 1019              		.loc 1 3140 12 is_stmt 0 view .LVU315
 1020 0190 0220     		movs	r0, #2
 1021              	.LVL84:
3140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 1022              		.loc 1 3140 12 view .LVU316
 1023 0192 CCE7     		b	.L36
ARM GAS  /tmp/ccpY4ysx.s 			page 101


 1024              	.LVL85:
 1025              	.L54:
3140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 1026              		.loc 1 3140 12 view .LVU317
 1027 0194 0220     		movs	r0, #2
 1028              	.LVL86:
3140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 1029              		.loc 1 3140 12 view .LVU318
 1030 0196 CAE7     		b	.L36
 1031              		.cfi_endproc
 1032              	.LFE296:
 1034              		.section	.text.ETH_SetMACConfig,"ax",%progbits
 1035              		.align	1
 1036              		.syntax unified
 1037              		.thumb
 1038              		.thumb_func
 1039              		.fpu fpv4-sp-d16
 1041              	ETH_SetMACConfig:
 1042              	.LVL87:
 1043              	.LFB290:
2820:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1044              		.loc 1 2820 1 is_stmt 1 view -0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
2820:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1048              		.loc 1 2820 1 is_stmt 0 view .LVU320
 1049 0000 70B5     		push	{r4, r5, r6, lr}
 1050              	.LCFI8:
 1051              		.cfi_def_cfa_offset 16
 1052              		.cfi_offset 4, -16
 1053              		.cfi_offset 5, -12
 1054              		.cfi_offset 6, -8
 1055              		.cfi_offset 14, -4
 1056 0002 0546     		mov	r5, r0
 1057 0004 0C46     		mov	r4, r1
2821:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1058              		.loc 1 2821 3 is_stmt 1 view .LVU321
2825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
 1059              		.loc 1 2825 3 view .LVU322
2825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
 1060              		.loc 1 2825 18 is_stmt 0 view .LVU323
 1061 0006 0268     		ldr	r2, [r0]
2825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
 1062              		.loc 1 2825 11 view .LVU324
 1063 0008 1368     		ldr	r3, [r2]
 1064              	.LVL88:
2827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1065              		.loc 1 2827 3 is_stmt 1 view .LVU325
2827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1066              		.loc 1 2827 11 is_stmt 0 view .LVU326
 1067 000a 3C49     		ldr	r1, .L79
 1068              	.LVL89:
2827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1069              		.loc 1 2827 11 view .LVU327
 1070 000c 1940     		ands	r1, r1, r3
 1071              	.LVL90:
ARM GAS  /tmp/ccpY4ysx.s 			page 102


2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1072              		.loc 1 2829 3 is_stmt 1 view .LVU328
2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1073              		.loc 1 2829 43 is_stmt 0 view .LVU329
 1074 000e A37B     		ldrb	r3, [r4, #14]	@ zero_extendqisi2
2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1075              		.loc 1 2829 64 view .LVU330
 1076 0010 5B06     		lsls	r3, r3, #25
2830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1077              		.loc 1 2830 45 view .LVU331
 1078 0012 207C     		ldrb	r0, [r4, #16]	@ zero_extendqisi2
 1079              	.LVL91:
2830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1080              		.loc 1 2830 79 view .LVU332
 1081 0014 0028     		cmp	r0, #0
 1082 0016 61D1     		bne	.L67
 1083 0018 4FF40000 		mov	r0, #8388608
 1084              	.L59:
2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1085              		.loc 1 2829 72 view .LVU333
 1086 001c 0343     		orrs	r3, r3, r0
2831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1087              		.loc 1 2831 45 view .LVU334
 1088 001e 607C     		ldrb	r0, [r4, #17]	@ zero_extendqisi2
2831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1089              		.loc 1 2831 77 view .LVU335
 1090 0020 0028     		cmp	r0, #0
 1091 0022 5DD1     		bne	.L68
 1092 0024 4FF48000 		mov	r0, #4194304
 1093              	.L60:
2830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1094              		.loc 1 2830 87 view .LVU336
 1095 0028 0343     		orrs	r3, r3, r0
2832:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1096              		.loc 1 2832 42 view .LVU337
 1097 002a A068     		ldr	r0, [r4, #8]
2831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1098              		.loc 1 2831 85 view .LVU338
 1099 002c 0343     		orrs	r3, r3, r0
2833:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
 1100              		.loc 1 2833 43 view .LVU339
 1101 002e E07F     		ldrb	r0, [r4, #31]	@ zero_extendqisi2
2832:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1102              		.loc 1 2832 62 view .LVU340
 1103 0030 43EA0043 		orr	r3, r3, r0, lsl #16
2834:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1104              		.loc 1 2834 32 view .LVU341
 1105 0034 6069     		ldr	r0, [r4, #20]
2833:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
 1106              		.loc 1 2833 80 view .LVU342
 1107 0036 0343     		orrs	r3, r3, r0
2835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1108              		.loc 1 2835 45 view .LVU343
 1109 0038 A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1110              		.loc 1 2835 81 view .LVU344
 1111 003a 0028     		cmp	r0, #0
ARM GAS  /tmp/ccpY4ysx.s 			page 103


 1112 003c 52D1     		bne	.L69
 1113 003e 4FF40050 		mov	r0, #8192
 1114              	.L61:
2834:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1115              		.loc 1 2834 40 view .LVU345
 1116 0042 0343     		orrs	r3, r3, r0
2836:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
 1117              		.loc 1 2836 43 view .LVU346
 1118 0044 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1119              		.loc 1 2835 89 view .LVU347
 1120 0046 43EA0033 		orr	r3, r3, r0, lsl #12
2837:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1121              		.loc 1 2837 32 view .LVU348
 1122 004a A069     		ldr	r0, [r4, #24]
2836:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
 1123              		.loc 1 2836 66 view .LVU349
 1124 004c 0343     		orrs	r3, r3, r0
2838:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1125              		.loc 1 2838 43 view .LVU350
 1126 004e 2079     		ldrb	r0, [r4, #4]	@ zero_extendqisi2
2837:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1127              		.loc 1 2837 45 view .LVU351
 1128 0050 43EA8023 		orr	r3, r3, r0, lsl #10
2839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1129              		.loc 1 2839 45 view .LVU352
 1130 0054 94F82000 		ldrb	r0, [r4, #32]	@ zero_extendqisi2
2839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1131              		.loc 1 2839 88 view .LVU353
 1132 0058 0028     		cmp	r0, #0
 1133 005a 45D1     		bne	.L70
 1134 005c 4FF40070 		mov	r0, #512
 1135              	.L62:
2838:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1136              		.loc 1 2838 69 view .LVU354
 1137 0060 0343     		orrs	r3, r3, r0
2840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
 1138              		.loc 1 2840 43 view .LVU355
 1139 0062 E07B     		ldrb	r0, [r4, #15]	@ zero_extendqisi2
2839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1140              		.loc 1 2839 95 view .LVU356
 1141 0064 43EAC013 		orr	r3, r3, r0, lsl #7
2841:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
 1142              		.loc 1 2841 32 view .LVU357
 1143 0068 606A     		ldr	r0, [r4, #36]
2840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
 1144              		.loc 1 2840 73 view .LVU358
 1145 006a 0343     		orrs	r3, r3, r0
2842:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1146              		.loc 1 2842 43 view .LVU359
 1147 006c 94F82800 		ldrb	r0, [r4, #40]	@ zero_extendqisi2
2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1148              		.loc 1 2829 14 view .LVU360
 1149 0070 43EA0013 		orr	r3, r3, r0, lsl #4
2829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1150              		.loc 1 2829 11 view .LVU361
 1151 0074 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccpY4ysx.s 			page 104


 1152              	.LVL92:
2845:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1153              		.loc 1 2845 3 is_stmt 1 view .LVU362
2845:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1154              		.loc 1 2845 27 is_stmt 0 view .LVU363
 1155 0076 1360     		str	r3, [r2]
2849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1156              		.loc 1 2849 3 is_stmt 1 view .LVU364
2849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1157              		.loc 1 2849 18 is_stmt 0 view .LVU365
 1158 0078 2B68     		ldr	r3, [r5]
 1159              	.LVL93:
2849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1160              		.loc 1 2849 11 view .LVU366
 1161 007a 1E68     		ldr	r6, [r3]
 1162              	.LVL94:
2850:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 1163              		.loc 1 2850 3 is_stmt 1 view .LVU367
 1164 007c 0120     		movs	r0, #1
 1165 007e FFF7FEFF 		bl	HAL_Delay
 1166              	.LVL95:
2851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1167              		.loc 1 2851 3 view .LVU368
2851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1168              		.loc 1 2851 8 is_stmt 0 view .LVU369
 1169 0082 2B68     		ldr	r3, [r5]
2851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1170              		.loc 1 2851 27 view .LVU370
 1171 0084 1E60     		str	r6, [r3]
2856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1172              		.loc 1 2856 3 is_stmt 1 view .LVU371
2856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1173              		.loc 1 2856 18 is_stmt 0 view .LVU372
 1174 0086 2968     		ldr	r1, [r5]
2856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1175              		.loc 1 2856 11 view .LVU373
 1176 0088 8A69     		ldr	r2, [r1, #24]
 1177              	.LVL96:
2858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1178              		.loc 1 2858 3 is_stmt 1 view .LVU374
2858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1179              		.loc 1 2858 11 is_stmt 0 view .LVU375
 1180 008a 22F0BE02 		bic	r2, r2, #190
 1181              	.LVL97:
2858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1182              		.loc 1 2858 11 view .LVU376
 1183 008e 1204     		lsls	r2, r2, #16
 1184 0090 120C     		lsrs	r2, r2, #16
 1185              	.LVL98:
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1186              		.loc 1 2860 3 is_stmt 1 view .LVU377
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1187              		.loc 1 2860 33 is_stmt 0 view .LVU378
 1188 0092 A36C     		ldr	r3, [r4, #72]
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1189              		.loc 1 2860 45 view .LVU379
 1190 0094 1B04     		lsls	r3, r3, #16
ARM GAS  /tmp/ccpY4ysx.s 			page 105


2861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1191              		.loc 1 2861 45 view .LVU380
 1192 0096 94F84C00 		ldrb	r0, [r4, #76]	@ zero_extendqisi2
2861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1193              		.loc 1 2861 86 view .LVU381
 1194 009a 38BB     		cbnz	r0, .L71
 1195 009c 8020     		movs	r0, #128
 1196              	.L63:
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1197              		.loc 1 2860 53 view .LVU382
 1198 009e 0343     		orrs	r3, r3, r0
2862:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1199              		.loc 1 2862 32 view .LVU383
 1200 00a0 206D     		ldr	r0, [r4, #80]
2861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1201              		.loc 1 2861 93 view .LVU384
 1202 00a2 0343     		orrs	r3, r3, r0
2863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1203              		.loc 1 2863 45 view .LVU385
 1204 00a4 94F85500 		ldrb	r0, [r4, #85]	@ zero_extendqisi2
2863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1205              		.loc 1 2863 94 view .LVU386
 1206 00a8 0128     		cmp	r0, #1
 1207 00aa 21D0     		beq	.L76
 1208 00ac 0020     		movs	r0, #0
 1209              	.L64:
2862:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1210              		.loc 1 2862 52 view .LVU387
 1211 00ae 0343     		orrs	r3, r3, r0
2864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1212              		.loc 1 2864 45 view .LVU388
 1213 00b0 94F85600 		ldrb	r0, [r4, #86]	@ zero_extendqisi2
2864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1214              		.loc 1 2864 88 view .LVU389
 1215 00b4 0128     		cmp	r0, #1
 1216 00b6 1DD0     		beq	.L77
 1217 00b8 0020     		movs	r0, #0
 1218              	.L65:
2863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1219              		.loc 1 2863 101 view .LVU390
 1220 00ba 0343     		orrs	r3, r3, r0
2865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1221              		.loc 1 2865 45 view .LVU391
 1222 00bc 94F85400 		ldrb	r0, [r4, #84]	@ zero_extendqisi2
2865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1223              		.loc 1 2865 89 view .LVU392
 1224 00c0 0128     		cmp	r0, #1
 1225 00c2 19D0     		beq	.L78
 1226 00c4 0020     		movs	r0, #0
 1227              	.L66:
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1228              		.loc 1 2860 14 view .LVU393
 1229 00c6 0343     		orrs	r3, r3, r0
2860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1230              		.loc 1 2860 11 view .LVU394
 1231 00c8 1343     		orrs	r3, r3, r2
 1232              	.LVL99:
ARM GAS  /tmp/ccpY4ysx.s 			page 106


2868:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1233              		.loc 1 2868 3 is_stmt 1 view .LVU395
2868:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1234              		.loc 1 2868 28 is_stmt 0 view .LVU396
 1235 00ca 8B61     		str	r3, [r1, #24]
2872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1236              		.loc 1 2872 3 is_stmt 1 view .LVU397
2872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1237              		.loc 1 2872 18 is_stmt 0 view .LVU398
 1238 00cc 2B68     		ldr	r3, [r5]
 1239              	.LVL100:
2872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1240              		.loc 1 2872 11 view .LVU399
 1241 00ce 9C69     		ldr	r4, [r3, #24]
 1242              	.LVL101:
2873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
 1243              		.loc 1 2873 3 is_stmt 1 view .LVU400
 1244 00d0 0120     		movs	r0, #1
 1245 00d2 FFF7FEFF 		bl	HAL_Delay
 1246              	.LVL102:
2874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1247              		.loc 1 2874 3 view .LVU401
2874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1248              		.loc 1 2874 8 is_stmt 0 view .LVU402
 1249 00d6 2B68     		ldr	r3, [r5]
2874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1250              		.loc 1 2874 28 view .LVU403
 1251 00d8 9C61     		str	r4, [r3, #24]
2875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1252              		.loc 1 2875 1 view .LVU404
 1253 00da 70BD     		pop	{r4, r5, r6, pc}
 1254              	.LVL103:
 1255              	.L67:
2830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1256              		.loc 1 2830 79 view .LVU405
 1257 00dc 0020     		movs	r0, #0
 1258 00de 9DE7     		b	.L59
 1259              	.L68:
2831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1260              		.loc 1 2831 77 view .LVU406
 1261 00e0 0020     		movs	r0, #0
 1262 00e2 A1E7     		b	.L60
 1263              	.L69:
2835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1264              		.loc 1 2835 81 view .LVU407
 1265 00e4 0020     		movs	r0, #0
 1266 00e6 ACE7     		b	.L61
 1267              	.L70:
2839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1268              		.loc 1 2839 88 view .LVU408
 1269 00e8 0020     		movs	r0, #0
 1270 00ea B9E7     		b	.L62
 1271              	.LVL104:
 1272              	.L71:
2861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1273              		.loc 1 2861 86 view .LVU409
 1274 00ec 0020     		movs	r0, #0
ARM GAS  /tmp/ccpY4ysx.s 			page 107


 1275 00ee D6E7     		b	.L63
 1276              	.L76:
2863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1277              		.loc 1 2863 94 view .LVU410
 1278 00f0 0820     		movs	r0, #8
 1279 00f2 DCE7     		b	.L64
 1280              	.L77:
2864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1281              		.loc 1 2864 88 view .LVU411
 1282 00f4 0420     		movs	r0, #4
 1283 00f6 E0E7     		b	.L65
 1284              	.L78:
2865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1285              		.loc 1 2865 89 view .LVU412
 1286 00f8 0220     		movs	r0, #2
 1287 00fa E4E7     		b	.L66
 1288              	.L80:
 1289              		.align	2
 1290              	.L79:
 1291 00fc 0F8120FD 		.word	-48201457
 1292              		.cfi_endproc
 1293              	.LFE290:
 1295              		.section	.text.ETH_SetDMAConfig,"ax",%progbits
 1296              		.align	1
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1300              		.fpu fpv4-sp-d16
 1302              	ETH_SetDMAConfig:
 1303              	.LVL105:
 1304              	.LFB291:
2878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1305              		.loc 1 2878 1 is_stmt 1 view -0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
2878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1309              		.loc 1 2878 1 is_stmt 0 view .LVU414
 1310 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1311              	.LCFI9:
 1312              		.cfi_def_cfa_offset 24
 1313              		.cfi_offset 3, -24
 1314              		.cfi_offset 4, -20
 1315              		.cfi_offset 5, -16
 1316              		.cfi_offset 6, -12
 1317              		.cfi_offset 7, -8
 1318              		.cfi_offset 14, -4
 1319 0002 0546     		mov	r5, r0
 1320 0004 0C46     		mov	r4, r1
2879:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1321              		.loc 1 2879 3 is_stmt 1 view .LVU415
2883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1322              		.loc 1 2883 3 view .LVU416
2883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1323              		.loc 1 2883 18 is_stmt 0 view .LVU417
 1324 0006 0268     		ldr	r2, [r0]
2883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
ARM GAS  /tmp/ccpY4ysx.s 			page 108


 1325              		.loc 1 2883 11 view .LVU418
 1326 0008 41F21803 		movw	r3, #4120
 1327 000c D358     		ldr	r3, [r2, r3]
 1328              	.LVL106:
2885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1329              		.loc 1 2885 3 is_stmt 1 view .LVU419
2885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1330              		.loc 1 2885 11 is_stmt 0 view .LVU420
 1331 000e 2949     		ldr	r1, .L87
 1332              	.LVL107:
2885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1333              		.loc 1 2885 11 view .LVU421
 1334 0010 1940     		ands	r1, r1, r3
 1335              	.LVL108:
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1336              		.loc 1 2887 3 is_stmt 1 view .LVU422
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1337              		.loc 1 2887 45 is_stmt 0 view .LVU423
 1338 0012 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1339              		.loc 1 2887 98 view .LVU424
 1340 0014 002B     		cmp	r3, #0
 1341 0016 49D1     		bne	.L84
 1342 0018 4FF08063 		mov	r3, #67108864
 1343              	.L82:
2888:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1344              		.loc 1 2888 43 view .LVU425
 1345 001c 607B     		ldrb	r0, [r4, #13]	@ zero_extendqisi2
 1346              	.LVL109:
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1347              		.loc 1 2887 106 view .LVU426
 1348 001e 43EA4063 		orr	r3, r3, r0, lsl #25
2889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1349              		.loc 1 2889 45 view .LVU427
 1350 0022 607F     		ldrb	r0, [r4, #29]	@ zero_extendqisi2
2889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1351              		.loc 1 2889 84 view .LVU428
 1352 0024 0028     		cmp	r0, #0
 1353 0026 43D1     		bne	.L85
 1354 0028 4FF48010 		mov	r0, #1048576
 1355              	.L83:
2888:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1356              		.loc 1 2888 73 view .LVU429
 1357 002c 0343     		orrs	r3, r3, r0
2890:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1358              		.loc 1 2890 43 view .LVU430
 1359 002e A07B     		ldrb	r0, [r4, #14]	@ zero_extendqisi2
2889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1360              		.loc 1 2889 92 view .LVU431
 1361 0030 43EA4053 		orr	r3, r3, r0, lsl #21
2891:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1362              		.loc 1 2891 32 view .LVU432
 1363 0034 6069     		ldr	r0, [r4, #20]
2890:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1364              		.loc 1 2890 74 view .LVU433
 1365 0036 0343     		orrs	r3, r3, r0
2892:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
ARM GAS  /tmp/ccpY4ysx.s 			page 109


 1366              		.loc 1 2892 43 view .LVU434
 1367 0038 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2891:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1368              		.loc 1 2891 59 view .LVU435
 1369 003a 43EAC013 		orr	r3, r3, r0, lsl #7
2893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1370              		.loc 1 2893 43 view .LVU436
 1371 003e A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2892:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1372              		.loc 1 2892 71 view .LVU437
 1373 0040 43EA8013 		orr	r3, r3, r0, lsl #6
2894:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 1374              		.loc 1 2894 32 view .LVU438
 1375 0044 206A     		ldr	r0, [r4, #32]
2893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1376              		.loc 1 2893 80 view .LVU439
 1377 0046 0343     		orrs	r3, r3, r0
2895:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1378              		.loc 1 2895 43 view .LVU440
 1379 0048 94F82400 		ldrb	r0, [r4, #36]	@ zero_extendqisi2
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1380              		.loc 1 2887 14 view .LVU441
 1381 004c 43EA8003 		orr	r3, r3, r0, lsl #2
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1382              		.loc 1 2887 11 view .LVU442
 1383 0050 0B43     		orrs	r3, r3, r1
 1384              	.LVL110:
2898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1385              		.loc 1 2898 3 is_stmt 1 view .LVU443
2898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1386              		.loc 1 2898 28 is_stmt 0 view .LVU444
 1387 0052 41F21806 		movw	r6, #4120
 1388 0056 9351     		str	r3, [r2, r6]
2902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1389              		.loc 1 2902 3 is_stmt 1 view .LVU445
2902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1390              		.loc 1 2902 18 is_stmt 0 view .LVU446
 1391 0058 2B68     		ldr	r3, [r5]
 1392              	.LVL111:
2902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1393              		.loc 1 2902 11 view .LVU447
 1394 005a 9F59     		ldr	r7, [r3, r6]
 1395              	.LVL112:
2903:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 1396              		.loc 1 2903 3 is_stmt 1 view .LVU448
 1397 005c 0120     		movs	r0, #1
 1398 005e FFF7FEFF 		bl	HAL_Delay
 1399              	.LVL113:
2904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1400              		.loc 1 2904 3 view .LVU449
2904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1401              		.loc 1 2904 8 is_stmt 0 view .LVU450
 1402 0062 2B68     		ldr	r3, [r5]
2904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1403              		.loc 1 2904 28 view .LVU451
 1404 0064 9F51     		str	r7, [r3, r6]
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
ARM GAS  /tmp/ccpY4ysx.s 			page 110


 1405              		.loc 1 2907 3 is_stmt 1 view .LVU452
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1406              		.loc 1 2907 59 is_stmt 0 view .LVU453
 1407 0066 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
2908:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1408              		.loc 1 2908 48 view .LVU454
 1409 0068 A368     		ldr	r3, [r4, #8]
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1410              		.loc 1 2907 89 view .LVU455
 1411 006a 43EA4263 		orr	r3, r3, r2, lsl #25
2909:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1412              		.loc 1 2909 48 view .LVU456
 1413 006e A269     		ldr	r2, [r4, #24]
2908:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1414              		.loc 1 2908 60 view .LVU457
 1415 0070 1343     		orrs	r3, r3, r2
2911:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1416              		.loc 1 2911 48 view .LVU458
 1417 0072 2269     		ldr	r2, [r4, #16]
2909:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1418              		.loc 1 2909 67 view .LVU459
 1419 0074 1343     		orrs	r3, r3, r2
2912:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1420              		.loc 1 2912 59 view .LVU460
 1421 0076 94F82520 		ldrb	r2, [r4, #37]	@ zero_extendqisi2
2911:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1422              		.loc 1 2911 67 view .LVU461
 1423 007a 43EAC213 		orr	r3, r3, r2, lsl #7
2913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1424              		.loc 1 2913 49 view .LVU462
 1425 007e A26A     		ldr	r2, [r4, #40]
2912:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1426              		.loc 1 2912 93 view .LVU463
 1427 0080 43EA8203 		orr	r3, r3, r2, lsl #2
2914:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
 1428              		.loc 1 2914 48 view .LVU464
 1429 0084 2268     		ldr	r2, [r4]
2913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1430              		.loc 1 2913 79 view .LVU465
 1431 0086 1343     		orrs	r3, r3, r2
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1432              		.loc 1 2907 8 view .LVU466
 1433 0088 2A68     		ldr	r2, [r5]
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1434              		.loc 1 2907 30 view .LVU467
 1435 008a 43F40003 		orr	r3, r3, #8388608
2907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1436              		.loc 1 2907 28 view .LVU468
 1437 008e 02F58052 		add	r2, r2, #4096
 1438 0092 1360     		str	r3, [r2]
2919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1439              		.loc 1 2919 3 is_stmt 1 view .LVU469
2919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1440              		.loc 1 2919 18 is_stmt 0 view .LVU470
 1441 0094 2B68     		ldr	r3, [r5]
2919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1442              		.loc 1 2919 11 view .LVU471
ARM GAS  /tmp/ccpY4ysx.s 			page 111


 1443 0096 03F58053 		add	r3, r3, #4096
 1444 009a 1C68     		ldr	r4, [r3]
 1445              	.LVL114:
2920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
 1446              		.loc 1 2920 3 is_stmt 1 view .LVU472
 1447 009c 0120     		movs	r0, #1
 1448 009e FFF7FEFF 		bl	HAL_Delay
 1449              	.LVL115:
2921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1450              		.loc 1 2921 3 view .LVU473
2921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1451              		.loc 1 2921 8 is_stmt 0 view .LVU474
 1452 00a2 2B68     		ldr	r3, [r5]
2921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1453              		.loc 1 2921 28 view .LVU475
 1454 00a4 03F58053 		add	r3, r3, #4096
 1455 00a8 1C60     		str	r4, [r3]
2922:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1456              		.loc 1 2922 1 view .LVU476
 1457 00aa F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1458              	.LVL116:
 1459              	.L84:
2887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1460              		.loc 1 2887 98 view .LVU477
 1461 00ac 0023     		movs	r3, #0
 1462 00ae B5E7     		b	.L82
 1463              	.LVL117:
 1464              	.L85:
2889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1465              		.loc 1 2889 84 view .LVU478
 1466 00b0 0020     		movs	r0, #0
 1467 00b2 BBE7     		b	.L83
 1468              	.L88:
 1469              		.align	2
 1470              	.L87:
 1471 00b4 233FDEF8 		.word	-119652573
 1472              		.cfi_endproc
 1473              	.LFE291:
 1475              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 1476              		.align	1
 1477              		.syntax unified
 1478              		.thumb
 1479              		.thumb_func
 1480              		.fpu fpv4-sp-d16
 1482              	ETH_MACDMAConfig:
 1483              	.LVL118:
 1484              	.LFB292:
2932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1485              		.loc 1 2932 1 is_stmt 1 view -0
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 144
 1488              		@ frame_needed = 0, uses_anonymous_args = 0
2932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1489              		.loc 1 2932 1 is_stmt 0 view .LVU480
 1490 0000 70B5     		push	{r4, r5, r6, lr}
 1491              	.LCFI10:
 1492              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccpY4ysx.s 			page 112


 1493              		.cfi_offset 4, -16
 1494              		.cfi_offset 5, -12
 1495              		.cfi_offset 6, -8
 1496              		.cfi_offset 14, -4
 1497 0002 A4B0     		sub	sp, sp, #144
 1498              	.LCFI11:
 1499              		.cfi_def_cfa_offset 160
 1500 0004 0646     		mov	r6, r0
2933:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
 1501              		.loc 1 2933 3 is_stmt 1 view .LVU481
2934:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1502              		.loc 1 2934 3 view .LVU482
2937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1503              		.loc 1 2937 3 view .LVU483
2937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1504              		.loc 1 2937 27 is_stmt 0 view .LVU484
 1505 0006 0125     		movs	r5, #1
 1506 0008 8DF83C50 		strb	r5, [sp, #60]
2938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1507              		.loc 1 2938 3 is_stmt 1 view .LVU485
2938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1508              		.loc 1 2938 25 is_stmt 0 view .LVU486
 1509 000c 8DF83D50 		strb	r5, [sp, #61]
2939:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1510              		.loc 1 2939 3 is_stmt 1 view .LVU487
2939:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1511              		.loc 1 2939 36 is_stmt 0 view .LVU488
 1512 0010 0024     		movs	r4, #0
 1513 0012 0D94     		str	r4, [sp, #52]
2940:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1514              		.loc 1 2940 3 is_stmt 1 view .LVU489
2940:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1515              		.loc 1 2940 45 is_stmt 0 view .LVU490
 1516 0014 8DF84B40 		strb	r4, [sp, #75]
2941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1517              		.loc 1 2941 3 is_stmt 1 view .LVU491
2941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1518              		.loc 1 2941 29 is_stmt 0 view .LVU492
 1519 0018 8DF84A50 		strb	r5, [sp, #74]
2942:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CRCStripTypePacket = ENABLE;
 1520              		.loc 1 2942 3 is_stmt 1 view .LVU493
2942:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CRCStripTypePacket = ENABLE;
 1521              		.loc 1 2942 31 is_stmt 0 view .LVU494
 1522 001c 8DF84840 		strb	r4, [sp, #72]
2943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1523              		.loc 1 2943 3 is_stmt 1 view .LVU495
2943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1524              		.loc 1 2943 37 is_stmt 0 view .LVU496
 1525 0020 8DF83A50 		strb	r5, [sp, #58]
2944:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1526              		.loc 1 2944 3 is_stmt 1 view .LVU497
2944:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1527              		.loc 1 2944 34 is_stmt 0 view .LVU498
 1528 0024 8DF83050 		strb	r5, [sp, #48]
2945:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1529              		.loc 1 2945 3 is_stmt 1 view .LVU499
2945:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
ARM GAS  /tmp/ccpY4ysx.s 			page 113


 1530              		.loc 1 2945 36 is_stmt 0 view .LVU500
 1531 0028 8DF84C40 		strb	r4, [sp, #76]
2946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1532              		.loc 1 2946 3 is_stmt 1 view .LVU501
2946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1533              		.loc 1 2946 39 is_stmt 0 view .LVU502
 1534 002c 8DF83B40 		strb	r4, [sp, #59]
2947:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1535              		.loc 1 2947 3 is_stmt 1 view .LVU503
2947:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1536              		.loc 1 2947 31 is_stmt 0 view .LVU504
 1537 0030 1494     		str	r4, [sp, #80]
2948:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1538              		.loc 1 2948 3 is_stmt 1 view .LVU505
2948:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1539              		.loc 1 2948 32 is_stmt 0 view .LVU506
 1540 0032 8DF85440 		strb	r4, [sp, #84]
2949:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1541              		.loc 1 2949 3 is_stmt 1 view .LVU507
2949:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1542              		.loc 1 2949 28 is_stmt 0 view .LVU508
 1543 0036 1D94     		str	r4, [sp, #116]
2950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1544              		.loc 1 2950 3 is_stmt 1 view .LVU509
2950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1545              		.loc 1 2950 34 is_stmt 0 view .LVU510
 1546 0038 8DF87840 		strb	r4, [sp, #120]
2951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1547              		.loc 1 2951 3 is_stmt 1 view .LVU511
2951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1548              		.loc 1 2951 36 is_stmt 0 view .LVU512
 1549 003c 1F94     		str	r4, [sp, #124]
2952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1550              		.loc 1 2952 3 is_stmt 1 view .LVU513
2952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1551              		.loc 1 2952 37 is_stmt 0 view .LVU514
 1552 003e 8DF88240 		strb	r4, [sp, #130]
2953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1553              		.loc 1 2953 3 is_stmt 1 view .LVU515
2953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1554              		.loc 1 2953 38 is_stmt 0 view .LVU516
 1555 0042 8DF88040 		strb	r4, [sp, #128]
2954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1556              		.loc 1 2954 3 is_stmt 1 view .LVU517
2954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1557              		.loc 1 2954 24 is_stmt 0 view .LVU518
 1558 0046 4FF48043 		mov	r3, #16384
 1559 004a 1093     		str	r3, [sp, #64]
2955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1560              		.loc 1 2955 3 is_stmt 1 view .LVU519
2955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1561              		.loc 1 2955 29 is_stmt 0 view .LVU520
 1562 004c 4FF40063 		mov	r3, #2048
 1563 0050 1193     		str	r3, [sp, #68]
2956:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1564              		.loc 1 2956 3 is_stmt 1 view .LVU521
2956:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 114


 1565              		.loc 1 2956 43 is_stmt 0 view .LVU522
 1566 0052 8DF88140 		strb	r4, [sp, #129]
2959:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1567              		.loc 1 2959 3 is_stmt 1 view .LVU523
 1568 0056 0BA9     		add	r1, sp, #44
 1569 0058 FFF7FEFF 		bl	ETH_SetMACConfig
 1570              	.LVL119:
2962:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1571              		.loc 1 2962 3 view .LVU524
2962:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1572              		.loc 1 2962 46 is_stmt 0 view .LVU525
 1573 005c 8DF80C50 		strb	r5, [sp, #12]
2963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1574              		.loc 1 2963 3 is_stmt 1 view .LVU526
2963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1575              		.loc 1 2963 38 is_stmt 0 view .LVU527
 1576 0060 8DF80D50 		strb	r5, [sp, #13]
2964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1577              		.loc 1 2964 3 is_stmt 1 view .LVU528
2964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1578              		.loc 1 2964 32 is_stmt 0 view .LVU529
 1579 0064 8DF81D50 		strb	r5, [sp, #29]
2965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1580              		.loc 1 2965 3 is_stmt 1 view .LVU530
2965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1581              		.loc 1 2965 39 is_stmt 0 view .LVU531
 1582 0068 8DF80E50 		strb	r5, [sp, #14]
2966:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1583              		.loc 1 2966 3 is_stmt 1 view .LVU532
2966:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1584              		.loc 1 2966 43 is_stmt 0 view .LVU533
 1585 006c 0594     		str	r4, [sp, #20]
2967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1586              		.loc 1 2967 3 is_stmt 1 view .LVU534
2967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1587              		.loc 1 2967 37 is_stmt 0 view .LVU535
 1588 006e 8DF81C40 		strb	r4, [sp, #28]
2968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1589              		.loc 1 2968 3 is_stmt 1 view .LVU536
2968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1590              		.loc 1 2968 46 is_stmt 0 view .LVU537
 1591 0072 8DF81E40 		strb	r4, [sp, #30]
2969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1592              		.loc 1 2969 3 is_stmt 1 view .LVU538
2969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1593              		.loc 1 2969 42 is_stmt 0 view .LVU539
 1594 0076 0894     		str	r4, [sp, #32]
2970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1595              		.loc 1 2970 3 is_stmt 1 view .LVU540
2970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1596              		.loc 1 2970 37 is_stmt 0 view .LVU541
 1597 0078 8DF82450 		strb	r5, [sp, #36]
2971:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1598              		.loc 1 2971 3 is_stmt 1 view .LVU542
2971:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1599              		.loc 1 2971 38 is_stmt 0 view .LVU543
 1600 007c 8DF80450 		strb	r5, [sp, #4]
ARM GAS  /tmp/ccpY4ysx.s 			page 115


2972:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1601              		.loc 1 2972 3 is_stmt 1 view .LVU544
2972:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1602              		.loc 1 2972 28 is_stmt 0 view .LVU545
 1603 0080 4FF48033 		mov	r3, #65536
 1604 0084 0293     		str	r3, [sp, #8]
2973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1605              		.loc 1 2973 3 is_stmt 1 view .LVU546
2973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1606              		.loc 1 2973 35 is_stmt 0 view .LVU547
 1607 0086 4FF48003 		mov	r3, #4194304
 1608 008a 0693     		str	r3, [sp, #24]
2974:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1609              		.loc 1 2974 3 is_stmt 1 view .LVU548
2974:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1610              		.loc 1 2974 35 is_stmt 0 view .LVU549
 1611 008c 4FF40053 		mov	r3, #8192
 1612 0090 0493     		str	r3, [sp, #16]
2975:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1613              		.loc 1 2975 3 is_stmt 1 view .LVU550
2975:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1614              		.loc 1 2975 43 is_stmt 0 view .LVU551
 1615 0092 8DF82550 		strb	r5, [sp, #37]
2976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1616              		.loc 1 2976 3 is_stmt 1 view .LVU552
2976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1617              		.loc 1 2976 39 is_stmt 0 view .LVU553
 1618 0096 0A94     		str	r4, [sp, #40]
2977:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1619              		.loc 1 2977 3 is_stmt 1 view .LVU554
2977:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1620              		.loc 1 2977 33 is_stmt 0 view .LVU555
 1621 0098 0094     		str	r4, [sp]
2980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1622              		.loc 1 2980 3 is_stmt 1 view .LVU556
 1623 009a 6946     		mov	r1, sp
 1624 009c 3046     		mov	r0, r6
 1625 009e FFF7FEFF 		bl	ETH_SetDMAConfig
 1626              	.LVL120:
2981:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 1627              		.loc 1 2981 1 is_stmt 0 view .LVU557
 1628 00a2 24B0     		add	sp, sp, #144
 1629              	.LCFI12:
 1630              		.cfi_def_cfa_offset 16
 1631              		@ sp needed
 1632 00a4 70BD     		pop	{r4, r5, r6, pc}
2981:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 1633              		.loc 1 2981 1 view .LVU558
 1634              		.cfi_endproc
 1635              	.LFE292:
 1637              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 1638              		.align	1
 1639              		.syntax unified
 1640              		.thumb
 1641              		.thumb_func
 1642              		.fpu fpv4-sp-d16
 1644              	ETH_FlushTransmitFIFO:
ARM GAS  /tmp/ccpY4ysx.s 			page 116


 1645              	.LVL121:
 1646              	.LFB289:
2806:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1647              		.loc 1 2806 1 is_stmt 1 view -0
 1648              		.cfi_startproc
 1649              		@ args = 0, pretend = 0, frame = 8
 1650              		@ frame_needed = 0, uses_anonymous_args = 0
2806:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1651              		.loc 1 2806 1 is_stmt 0 view .LVU560
 1652 0000 30B5     		push	{r4, r5, lr}
 1653              	.LCFI13:
 1654              		.cfi_def_cfa_offset 12
 1655              		.cfi_offset 4, -12
 1656              		.cfi_offset 5, -8
 1657              		.cfi_offset 14, -4
 1658 0002 83B0     		sub	sp, sp, #12
 1659              	.LCFI14:
 1660              		.cfi_def_cfa_offset 24
 1661 0004 0446     		mov	r4, r0
2807:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1662              		.loc 1 2807 3 is_stmt 1 view .LVU561
2807:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1663              		.loc 1 2807 17 is_stmt 0 view .LVU562
 1664 0006 0023     		movs	r3, #0
 1665 0008 0193     		str	r3, [sp, #4]
2810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1666              		.loc 1 2810 3 is_stmt 1 view .LVU563
2810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1667              		.loc 1 2810 8 is_stmt 0 view .LVU564
 1668 000a 0268     		ldr	r2, [r0]
2810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1669              		.loc 1 2810 28 view .LVU565
 1670 000c 41F21805 		movw	r5, #4120
 1671 0010 5359     		ldr	r3, [r2, r5]
 1672 0012 43F48013 		orr	r3, r3, #1048576
 1673 0016 5351     		str	r3, [r2, r5]
2814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1674              		.loc 1 2814 3 is_stmt 1 view .LVU566
2814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1675              		.loc 1 2814 17 is_stmt 0 view .LVU567
 1676 0018 0368     		ldr	r3, [r0]
2814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1677              		.loc 1 2814 28 view .LVU568
 1678 001a 5B59     		ldr	r3, [r3, r5]
2814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1679              		.loc 1 2814 10 view .LVU569
 1680 001c 0193     		str	r3, [sp, #4]
2815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1681              		.loc 1 2815 3 is_stmt 1 view .LVU570
 1682 001e 0120     		movs	r0, #1
 1683              	.LVL122:
2815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1684              		.loc 1 2815 3 is_stmt 0 view .LVU571
 1685 0020 FFF7FEFF 		bl	HAL_Delay
 1686              	.LVL123:
2816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1687              		.loc 1 2816 3 is_stmt 1 view .LVU572
ARM GAS  /tmp/ccpY4ysx.s 			page 117


2816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1688              		.loc 1 2816 8 is_stmt 0 view .LVU573
 1689 0024 2368     		ldr	r3, [r4]
2816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1690              		.loc 1 2816 28 view .LVU574
 1691 0026 019A     		ldr	r2, [sp, #4]
 1692 0028 5A51     		str	r2, [r3, r5]
2817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1693              		.loc 1 2817 1 view .LVU575
 1694 002a 03B0     		add	sp, sp, #12
 1695              	.LCFI15:
 1696              		.cfi_def_cfa_offset 12
 1697              		@ sp needed
 1698 002c 30BD     		pop	{r4, r5, pc}
2817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1699              		.loc 1 2817 1 view .LVU576
 1700              		.cfi_endproc
 1701              	.LFE289:
 1703              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1704              		.align	1
 1705              		.weak	HAL_ETH_MspInit
 1706              		.syntax unified
 1707              		.thumb
 1708              		.thumb_func
 1709              		.fpu fpv4-sp-d16
 1711              	HAL_ETH_MspInit:
 1712              	.LVL124:
 1713              	.LFB241:
 473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1714              		.loc 1 473 1 is_stmt 1 view -0
 1715              		.cfi_startproc
 1716              		@ args = 0, pretend = 0, frame = 0
 1717              		@ frame_needed = 0, uses_anonymous_args = 0
 1718              		@ link register save eliminated.
 475:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1719              		.loc 1 475 3 view .LVU578
 479:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1720              		.loc 1 479 1 is_stmt 0 view .LVU579
 1721 0000 7047     		bx	lr
 1722              		.cfi_endproc
 1723              	.LFE241:
 1725              		.section	.text.HAL_ETH_Init,"ax",%progbits
 1726              		.align	1
 1727              		.global	HAL_ETH_Init
 1728              		.syntax unified
 1729              		.thumb
 1730              		.thumb_func
 1731              		.fpu fpv4-sp-d16
 1733              	HAL_ETH_Init:
 1734              	.LVL125:
 1735              	.LFB239:
 343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 1736              		.loc 1 343 1 is_stmt 1 view -0
 1737              		.cfi_startproc
 1738              		@ args = 0, pretend = 0, frame = 8
 1739              		@ frame_needed = 0, uses_anonymous_args = 0
 344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 118


 1740              		.loc 1 344 3 view .LVU581
 346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1741              		.loc 1 346 3 view .LVU582
 346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1742              		.loc 1 346 6 is_stmt 0 view .LVU583
 1743 0000 0028     		cmp	r0, #0
 1744 0002 6CD0     		beq	.L99
 343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 1745              		.loc 1 343 1 view .LVU584
 1746 0004 30B5     		push	{r4, r5, lr}
 1747              	.LCFI16:
 1748              		.cfi_def_cfa_offset 12
 1749              		.cfi_offset 4, -12
 1750              		.cfi_offset 5, -8
 1751              		.cfi_offset 14, -4
 1752 0006 83B0     		sub	sp, sp, #12
 1753              	.LCFI17:
 1754              		.cfi_def_cfa_offset 24
 1755 0008 0446     		mov	r4, r0
 350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1756              		.loc 1 350 3 is_stmt 1 view .LVU585
 350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1757              		.loc 1 350 11 is_stmt 0 view .LVU586
 1758 000a D0F88430 		ldr	r3, [r0, #132]
 350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1759              		.loc 1 350 6 view .LVU587
 1760 000e 002B     		cmp	r3, #0
 1761 0010 34D0     		beq	.L104
 1762              	.LVL126:
 1763              	.L96:
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1764              		.loc 1 372 3 is_stmt 1 view .LVU588
 1765              	.LBB34:
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1766              		.loc 1 372 3 view .LVU589
 1767 0012 0023     		movs	r3, #0
 1768 0014 0193     		str	r3, [sp, #4]
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1769              		.loc 1 372 3 view .LVU590
 1770 0016 334B     		ldr	r3, .L106
 1771 0018 5A6C     		ldr	r2, [r3, #68]
 1772 001a 42F48042 		orr	r2, r2, #16384
 1773 001e 5A64     		str	r2, [r3, #68]
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1774              		.loc 1 372 3 view .LVU591
 1775 0020 5B6C     		ldr	r3, [r3, #68]
 1776 0022 03F48043 		and	r3, r3, #16384
 1777 0026 0193     		str	r3, [sp, #4]
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1778              		.loc 1 372 3 view .LVU592
 1779 0028 019B     		ldr	r3, [sp, #4]
 1780              	.LBE34:
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1781              		.loc 1 372 3 view .LVU593
 375:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1782              		.loc 1 375 3 view .LVU594
 375:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
ARM GAS  /tmp/ccpY4ysx.s 			page 119


 1783              		.loc 1 375 15 is_stmt 0 view .LVU595
 1784 002a 2F4B     		ldr	r3, .L106+4
 1785 002c 5A68     		ldr	r2, [r3, #4]
 1786 002e 22F40002 		bic	r2, r2, #8388608
 1787 0032 5A60     		str	r2, [r3, #4]
 376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1788              		.loc 1 376 3 is_stmt 1 view .LVU596
 376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1789              		.loc 1 376 15 is_stmt 0 view .LVU597
 1790 0034 5A68     		ldr	r2, [r3, #4]
 376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1791              		.loc 1 376 38 view .LVU598
 1792 0036 A168     		ldr	r1, [r4, #8]
 376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1793              		.loc 1 376 15 view .LVU599
 1794 0038 0A43     		orrs	r2, r2, r1
 1795 003a 5A60     		str	r2, [r3, #4]
 378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1796              		.loc 1 378 3 is_stmt 1 view .LVU600
 1797 003c 5B68     		ldr	r3, [r3, #4]
 383:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1798              		.loc 1 383 3 view .LVU601
 1799 003e 2368     		ldr	r3, [r4]
 1800 0040 03F58053 		add	r3, r3, #4096
 1801 0044 1A68     		ldr	r2, [r3]
 1802 0046 42F00102 		orr	r2, r2, #1
 1803 004a 1A60     		str	r2, [r3]
 386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1804              		.loc 1 386 3 view .LVU602
 386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1805              		.loc 1 386 15 is_stmt 0 view .LVU603
 1806 004c FFF7FEFF 		bl	HAL_GetTick
 1807              	.LVL127:
 1808 0050 0546     		mov	r5, r0
 1809              	.LVL128:
 389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1810              		.loc 1 389 3 is_stmt 1 view .LVU604
 1811              	.L97:
 389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1812              		.loc 1 389 9 view .LVU605
 389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1813              		.loc 1 389 10 is_stmt 0 view .LVU606
 1814 0052 2368     		ldr	r3, [r4]
 1815 0054 03F58053 		add	r3, r3, #4096
 1816 0058 1B68     		ldr	r3, [r3]
 389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 1817              		.loc 1 389 9 view .LVU607
 1818 005a 13F0010F 		tst	r3, #1
 1819 005e 13D0     		beq	.L105
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 1820              		.loc 1 391 5 is_stmt 1 view .LVU608
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 1821              		.loc 1 391 11 is_stmt 0 view .LVU609
 1822 0060 FFF7FEFF 		bl	HAL_GetTick
 1823              	.LVL129:
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 1824              		.loc 1 391 25 view .LVU610
ARM GAS  /tmp/ccpY4ysx.s 			page 120


 1825 0064 401B     		subs	r0, r0, r5
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 1826              		.loc 1 391 8 view .LVU611
 1827 0066 B0F5FA7F 		cmp	r0, #500
 1828 006a F2D9     		bls	.L97
 394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 1829              		.loc 1 394 7 is_stmt 1 view .LVU612
 394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 1830              		.loc 1 394 23 is_stmt 0 view .LVU613
 1831 006c 0423     		movs	r3, #4
 1832 006e C4F88830 		str	r3, [r4, #136]
 396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 1833              		.loc 1 396 7 is_stmt 1 view .LVU614
 396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 1834              		.loc 1 396 20 is_stmt 0 view .LVU615
 1835 0072 E023     		movs	r3, #224
 1836 0074 C4F88430 		str	r3, [r4, #132]
 398:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 1837              		.loc 1 398 7 is_stmt 1 view .LVU616
 398:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 1838              		.loc 1 398 14 is_stmt 0 view .LVU617
 1839 0078 0120     		movs	r0, #1
 1840 007a 2EE0     		b	.L95
 1841              	.LVL130:
 1842              	.L104:
 352:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1843              		.loc 1 352 5 is_stmt 1 view .LVU618
 352:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1844              		.loc 1 352 18 is_stmt 0 view .LVU619
 1845 007c 2023     		movs	r3, #32
 1846 007e C0F88430 		str	r3, [r0, #132]
 367:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1847              		.loc 1 367 5 is_stmt 1 view .LVU620
 1848 0082 FFF7FEFF 		bl	HAL_ETH_MspInit
 1849              	.LVL131:
 367:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1850              		.loc 1 367 5 is_stmt 0 view .LVU621
 1851 0086 C4E7     		b	.L96
 1852              	.LVL132:
 1853              	.L105:
 404:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1854              		.loc 1 404 3 is_stmt 1 view .LVU622
 1855 0088 2046     		mov	r0, r4
 1856 008a FFF7FEFF 		bl	ETH_MACDMAConfig
 1857              	.LVL133:
 408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1858              		.loc 1 408 3 view .LVU623
 1859 008e 2046     		mov	r0, r4
 1860 0090 FFF7FEFF 		bl	ETH_DMATxDescListInit
 1861              	.LVL134:
 411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1862              		.loc 1 411 3 view .LVU624
 1863 0094 2046     		mov	r0, r4
 1864 0096 FFF7FEFF 		bl	ETH_DMARxDescListInit
 1865              	.LVL135:
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1866              		.loc 1 414 3 view .LVU625
ARM GAS  /tmp/ccpY4ysx.s 			page 121


 1867 009a 6268     		ldr	r2, [r4, #4]
 1868 009c 0021     		movs	r1, #0
 1869 009e 2046     		mov	r0, r4
 1870 00a0 FFF7FEFF 		bl	ETH_MACAddressConfig
 1871              	.LVL136:
 417:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1872              		.loc 1 417 3 view .LVU626
 1873 00a4 2268     		ldr	r2, [r4]
 1874 00a6 D36B     		ldr	r3, [r2, #60]
 1875 00a8 43F40273 		orr	r3, r3, #520
 1876 00ac D363     		str	r3, [r2, #60]
 420:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           ETH_MMCRIMR_RFCEM);
 1877              		.loc 1 420 3 view .LVU627
 1878 00ae 2268     		ldr	r2, [r4]
 1879 00b0 D2F80C31 		ldr	r3, [r2, #268]
 1880 00b4 43F40033 		orr	r3, r3, #131072
 1881 00b8 43F06003 		orr	r3, r3, #96
 1882 00bc C2F80C31 		str	r3, [r2, #268]
 424:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           ETH_MMCTIMR_TGFSCM);
 1883              		.loc 1 424 3 view .LVU628
 1884 00c0 2268     		ldr	r2, [r4]
 1885 00c2 D2F81031 		ldr	r3, [r2, #272]
 1886 00c6 43F40313 		orr	r3, r3, #2146304
 1887 00ca C2F81031 		str	r3, [r2, #272]
 427:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1888              		.loc 1 427 3 view .LVU629
 427:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1889              		.loc 1 427 19 is_stmt 0 view .LVU630
 1890 00ce 0020     		movs	r0, #0
 1891 00d0 C4F88800 		str	r0, [r4, #136]
 428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1892              		.loc 1 428 3 is_stmt 1 view .LVU631
 428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1893              		.loc 1 428 16 is_stmt 0 view .LVU632
 1894 00d4 1023     		movs	r3, #16
 1895 00d6 C4F88430 		str	r3, [r4, #132]
 430:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1896              		.loc 1 430 3 is_stmt 1 view .LVU633
 1897              	.L95:
 431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1898              		.loc 1 431 1 is_stmt 0 view .LVU634
 1899 00da 03B0     		add	sp, sp, #12
 1900              	.LCFI18:
 1901              		.cfi_def_cfa_offset 12
 1902              		@ sp needed
 1903 00dc 30BD     		pop	{r4, r5, pc}
 1904              	.LVL137:
 1905              	.L99:
 1906              	.LCFI19:
 1907              		.cfi_def_cfa_offset 0
 1908              		.cfi_restore 4
 1909              		.cfi_restore 5
 1910              		.cfi_restore 14
 348:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 1911              		.loc 1 348 12 view .LVU635
 1912 00de 0120     		movs	r0, #1
 1913              	.LVL138:
ARM GAS  /tmp/ccpY4ysx.s 			page 122


 431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1914              		.loc 1 431 1 view .LVU636
 1915 00e0 7047     		bx	lr
 1916              	.L107:
 1917 00e2 00BF     		.align	2
 1918              	.L106:
 1919 00e4 00380240 		.word	1073887232
 1920 00e8 00380140 		.word	1073821696
 1921              		.cfi_endproc
 1922              	.LFE239:
 1924              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1925              		.align	1
 1926              		.weak	HAL_ETH_MspDeInit
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1930              		.fpu fpv4-sp-d16
 1932              	HAL_ETH_MspDeInit:
 1933              	.LVL139:
 1934              	.LFB242:
 488:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1935              		.loc 1 488 1 is_stmt 1 view -0
 1936              		.cfi_startproc
 1937              		@ args = 0, pretend = 0, frame = 0
 1938              		@ frame_needed = 0, uses_anonymous_args = 0
 1939              		@ link register save eliminated.
 490:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1940              		.loc 1 490 3 view .LVU638
 494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1941              		.loc 1 494 1 is_stmt 0 view .LVU639
 1942 0000 7047     		bx	lr
 1943              		.cfi_endproc
 1944              	.LFE242:
 1946              		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1947              		.align	1
 1948              		.global	HAL_ETH_DeInit
 1949              		.syntax unified
 1950              		.thumb
 1951              		.thumb_func
 1952              		.fpu fpv4-sp-d16
 1954              	HAL_ETH_DeInit:
 1955              	.LVL140:
 1956              	.LFB240:
 440:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1957              		.loc 1 440 1 is_stmt 1 view -0
 1958              		.cfi_startproc
 1959              		@ args = 0, pretend = 0, frame = 0
 1960              		@ frame_needed = 0, uses_anonymous_args = 0
 440:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1961              		.loc 1 440 1 is_stmt 0 view .LVU641
 1962 0000 10B5     		push	{r4, lr}
 1963              	.LCFI20:
 1964              		.cfi_def_cfa_offset 8
 1965              		.cfi_offset 4, -8
 1966              		.cfi_offset 14, -4
 1967 0002 0446     		mov	r4, r0
 442:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 123


 1968              		.loc 1 442 3 is_stmt 1 view .LVU642
 442:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1969              		.loc 1 442 16 is_stmt 0 view .LVU643
 1970 0004 2023     		movs	r3, #32
 1971 0006 C0F88430 		str	r3, [r0, #132]
 455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1972              		.loc 1 455 3 is_stmt 1 view .LVU644
 1973 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1974              	.LVL141:
 460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1975              		.loc 1 460 3 view .LVU645
 460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1976              		.loc 1 460 16 is_stmt 0 view .LVU646
 1977 000e 0020     		movs	r0, #0
 1978 0010 C4F88400 		str	r0, [r4, #132]
 463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 1979              		.loc 1 463 3 is_stmt 1 view .LVU647
 464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1980              		.loc 1 464 1 is_stmt 0 view .LVU648
 1981 0014 10BD     		pop	{r4, pc}
 464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 1982              		.loc 1 464 1 view .LVU649
 1983              		.cfi_endproc
 1984              	.LFE240:
 1986              		.section	.text.HAL_ETH_Start,"ax",%progbits
 1987              		.align	1
 1988              		.global	HAL_ETH_Start
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1992              		.fpu fpv4-sp-d16
 1994              	HAL_ETH_Start:
 1995              	.LVL142:
 1996              	.LFB243:
 715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1997              		.loc 1 715 1 is_stmt 1 view -0
 1998              		.cfi_startproc
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
 715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2001              		.loc 1 715 1 is_stmt 0 view .LVU651
 2002 0000 38B5     		push	{r3, r4, r5, lr}
 2003              	.LCFI21:
 2004              		.cfi_def_cfa_offset 16
 2005              		.cfi_offset 3, -16
 2006              		.cfi_offset 4, -12
 2007              		.cfi_offset 5, -8
 2008              		.cfi_offset 14, -4
 716:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2009              		.loc 1 716 3 is_stmt 1 view .LVU652
 718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2010              		.loc 1 718 3 view .LVU653
 718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2011              		.loc 1 718 11 is_stmt 0 view .LVU654
 2012 0002 D0F88430 		ldr	r3, [r0, #132]
 718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2013              		.loc 1 718 6 view .LVU655
ARM GAS  /tmp/ccpY4ysx.s 			page 124


 2014 0006 102B     		cmp	r3, #16
 2015 0008 01D0     		beq	.L115
 761:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2016              		.loc 1 761 12 view .LVU656
 2017 000a 0120     		movs	r0, #1
 2018              	.LVL143:
 2019              	.L112:
 763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2020              		.loc 1 763 1 view .LVU657
 2021 000c 38BD     		pop	{r3, r4, r5, pc}
 2022              	.LVL144:
 2023              	.L115:
 763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2024              		.loc 1 763 1 view .LVU658
 2025 000e 0446     		mov	r4, r0
 720:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2026              		.loc 1 720 5 is_stmt 1 view .LVU659
 720:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2027              		.loc 1 720 18 is_stmt 0 view .LVU660
 2028 0010 2023     		movs	r3, #32
 2029 0012 C0F88430 		str	r3, [r0, #132]
 723:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2030              		.loc 1 723 5 is_stmt 1 view .LVU661
 723:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2031              		.loc 1 723 37 is_stmt 0 view .LVU662
 2032 0016 0423     		movs	r3, #4
 2033 0018 C366     		str	r3, [r0, #108]
 726:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2034              		.loc 1 726 5 is_stmt 1 view .LVU663
 2035 001a FFF7FEFF 		bl	ETH_UpdateDescriptor
 2036              	.LVL145:
 729:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2037              		.loc 1 729 5 view .LVU664
 2038 001e 2268     		ldr	r2, [r4]
 2039 0020 1368     		ldr	r3, [r2]
 2040 0022 43F00803 		orr	r3, r3, #8
 2041 0026 1360     		str	r3, [r2]
 733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2042              		.loc 1 733 5 view .LVU665
 733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2043              		.loc 1 733 20 is_stmt 0 view .LVU666
 2044 0028 2368     		ldr	r3, [r4]
 733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2045              		.loc 1 733 13 view .LVU667
 2046 002a 1D68     		ldr	r5, [r3]
 2047              	.LVL146:
 734:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2048              		.loc 1 734 5 is_stmt 1 view .LVU668
 2049 002c 0120     		movs	r0, #1
 2050 002e FFF7FEFF 		bl	HAL_Delay
 2051              	.LVL147:
 735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2052              		.loc 1 735 5 view .LVU669
 735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2053              		.loc 1 735 10 is_stmt 0 view .LVU670
 2054 0032 2368     		ldr	r3, [r4]
 735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 125


 2055              		.loc 1 735 29 view .LVU671
 2056 0034 1D60     		str	r5, [r3]
 738:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2057              		.loc 1 738 5 is_stmt 1 view .LVU672
 2058 0036 2268     		ldr	r2, [r4]
 2059 0038 1368     		ldr	r3, [r2]
 2060 003a 43F00403 		orr	r3, r3, #4
 2061 003e 1360     		str	r3, [r2]
 742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2062              		.loc 1 742 5 view .LVU673
 742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2063              		.loc 1 742 20 is_stmt 0 view .LVU674
 2064 0040 2368     		ldr	r3, [r4]
 742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2065              		.loc 1 742 13 view .LVU675
 2066 0042 1D68     		ldr	r5, [r3]
 2067              	.LVL148:
 743:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2068              		.loc 1 743 5 is_stmt 1 view .LVU676
 2069 0044 0120     		movs	r0, #1
 2070 0046 FFF7FEFF 		bl	HAL_Delay
 2071              	.LVL149:
 744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2072              		.loc 1 744 5 view .LVU677
 744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2073              		.loc 1 744 10 is_stmt 0 view .LVU678
 2074 004a 2368     		ldr	r3, [r4]
 744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2075              		.loc 1 744 29 view .LVU679
 2076 004c 1D60     		str	r5, [r3]
 747:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2077              		.loc 1 747 5 is_stmt 1 view .LVU680
 2078 004e 2046     		mov	r0, r4
 2079 0050 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2080              	.LVL150:
 750:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2081              		.loc 1 750 5 view .LVU681
 2082 0054 2168     		ldr	r1, [r4]
 2083 0056 41F21803 		movw	r3, #4120
 2084 005a CA58     		ldr	r2, [r1, r3]
 2085 005c 42F40052 		orr	r2, r2, #8192
 2086 0060 CA50     		str	r2, [r1, r3]
 753:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2087              		.loc 1 753 5 view .LVU682
 2088 0062 2168     		ldr	r1, [r4]
 2089 0064 CA58     		ldr	r2, [r1, r3]
 2090 0066 42F00202 		orr	r2, r2, #2
 2091 006a CA50     		str	r2, [r1, r3]
 755:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2092              		.loc 1 755 5 view .LVU683
 755:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2093              		.loc 1 755 18 is_stmt 0 view .LVU684
 2094 006c 4023     		movs	r3, #64
 2095 006e C4F88430 		str	r3, [r4, #132]
 757:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2096              		.loc 1 757 5 is_stmt 1 view .LVU685
 757:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 126


 2097              		.loc 1 757 12 is_stmt 0 view .LVU686
 2098 0072 0020     		movs	r0, #0
 2099 0074 CAE7     		b	.L112
 2100              		.cfi_endproc
 2101              	.LFE243:
 2103              		.section	.text.HAL_ETH_Start_IT,"ax",%progbits
 2104              		.align	1
 2105              		.global	HAL_ETH_Start_IT
 2106              		.syntax unified
 2107              		.thumb
 2108              		.thumb_func
 2109              		.fpu fpv4-sp-d16
 2111              	HAL_ETH_Start_IT:
 2112              	.LVL151:
 2113              	.LFB244:
 772:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2114              		.loc 1 772 1 is_stmt 1 view -0
 2115              		.cfi_startproc
 2116              		@ args = 0, pretend = 0, frame = 0
 2117              		@ frame_needed = 0, uses_anonymous_args = 0
 773:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2118              		.loc 1 773 3 view .LVU688
 775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2119              		.loc 1 775 3 view .LVU689
 775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2120              		.loc 1 775 11 is_stmt 0 view .LVU690
 2121 0000 D0F88430 		ldr	r3, [r0, #132]
 775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2122              		.loc 1 775 6 view .LVU691
 2123 0004 102B     		cmp	r3, #16
 2124 0006 01D0     		beq	.L123
 829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2125              		.loc 1 829 12 view .LVU692
 2126 0008 0120     		movs	r0, #1
 2127              	.LVL152:
 831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2128              		.loc 1 831 1 view .LVU693
 2129 000a 7047     		bx	lr
 2130              	.LVL153:
 2131              	.L123:
 772:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2132              		.loc 1 772 1 view .LVU694
 2133 000c 70B5     		push	{r4, r5, r6, lr}
 2134              	.LCFI22:
 2135              		.cfi_def_cfa_offset 16
 2136              		.cfi_offset 4, -16
 2137              		.cfi_offset 5, -12
 2138              		.cfi_offset 6, -8
 2139              		.cfi_offset 14, -4
 2140 000e 0446     		mov	r4, r0
 777:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2141              		.loc 1 777 5 is_stmt 1 view .LVU695
 777:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2142              		.loc 1 777 18 is_stmt 0 view .LVU696
 2143 0010 2023     		movs	r3, #32
 2144 0012 C0F88430 		str	r3, [r0, #132]
 780:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 127


 2145              		.loc 1 780 5 is_stmt 1 view .LVU697
 780:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2146              		.loc 1 780 29 is_stmt 0 view .LVU698
 2147 0016 0125     		movs	r5, #1
 2148 0018 8565     		str	r5, [r0, #88]
 783:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2149              		.loc 1 783 5 is_stmt 1 view .LVU699
 783:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2150              		.loc 1 783 37 is_stmt 0 view .LVU700
 2151 001a 0423     		movs	r3, #4
 2152 001c C366     		str	r3, [r0, #108]
 786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2153              		.loc 1 786 5 is_stmt 1 view .LVU701
 2154 001e FFF7FEFF 		bl	ETH_UpdateDescriptor
 2155              	.LVL154:
 790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2156              		.loc 1 790 5 view .LVU702
 790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2157              		.loc 1 790 20 is_stmt 0 view .LVU703
 2158 0022 2368     		ldr	r3, [r4]
 790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2159              		.loc 1 790 13 view .LVU704
 2160 0024 1E68     		ldr	r6, [r3]
 2161              	.LVL155:
 791:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2162              		.loc 1 791 5 is_stmt 1 view .LVU705
 2163 0026 2846     		mov	r0, r5
 2164 0028 FFF7FEFF 		bl	HAL_Delay
 2165              	.LVL156:
 792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2166              		.loc 1 792 5 view .LVU706
 792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2167              		.loc 1 792 10 is_stmt 0 view .LVU707
 2168 002c 2368     		ldr	r3, [r4]
 792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2169              		.loc 1 792 29 view .LVU708
 2170 002e 1E60     		str	r6, [r3]
 795:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2171              		.loc 1 795 5 is_stmt 1 view .LVU709
 2172 0030 2168     		ldr	r1, [r4]
 2173 0032 41F21803 		movw	r3, #4120
 2174 0036 CA58     		ldr	r2, [r1, r3]
 2175 0038 42F40052 		orr	r2, r2, #8192
 2176 003c CA50     		str	r2, [r1, r3]
 798:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2177              		.loc 1 798 5 view .LVU710
 2178 003e 2168     		ldr	r1, [r4]
 2179 0040 CA58     		ldr	r2, [r1, r3]
 2180 0042 42F00202 		orr	r2, r2, #2
 2181 0046 CA50     		str	r2, [r1, r3]
 801:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2182              		.loc 1 801 5 view .LVU711
 2183 0048 2046     		mov	r0, r4
 2184 004a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2185              	.LVL157:
 805:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2186              		.loc 1 805 5 view .LVU712
ARM GAS  /tmp/ccpY4ysx.s 			page 128


 2187 004e 2268     		ldr	r2, [r4]
 2188 0050 1368     		ldr	r3, [r2]
 2189 0052 43F00803 		orr	r3, r3, #8
 2190 0056 1360     		str	r3, [r2]
 809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2191              		.loc 1 809 5 view .LVU713
 809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2192              		.loc 1 809 20 is_stmt 0 view .LVU714
 2193 0058 2368     		ldr	r3, [r4]
 809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2194              		.loc 1 809 13 view .LVU715
 2195 005a 1E68     		ldr	r6, [r3]
 2196              	.LVL158:
 810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2197              		.loc 1 810 5 is_stmt 1 view .LVU716
 2198 005c 2846     		mov	r0, r5
 2199 005e FFF7FEFF 		bl	HAL_Delay
 2200              	.LVL159:
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2201              		.loc 1 811 5 view .LVU717
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2202              		.loc 1 811 10 is_stmt 0 view .LVU718
 2203 0062 2368     		ldr	r3, [r4]
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2204              		.loc 1 811 29 view .LVU719
 2205 0064 1E60     		str	r6, [r3]
 814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2206              		.loc 1 814 5 is_stmt 1 view .LVU720
 2207 0066 2268     		ldr	r2, [r4]
 2208 0068 1368     		ldr	r3, [r2]
 2209 006a 43F00403 		orr	r3, r3, #4
 2210 006e 1360     		str	r3, [r2]
 821:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2211              		.loc 1 821 5 view .LVU721
 2212 0070 2168     		ldr	r1, [r4]
 2213 0072 41F21C02 		movw	r2, #4124
 2214 0076 8B58     		ldr	r3, [r1, r2]
 2215 0078 43F4D033 		orr	r3, r3, #106496
 2216 007c 43F0C103 		orr	r3, r3, #193
 2217 0080 8B50     		str	r3, [r1, r2]
 824:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 2218              		.loc 1 824 5 view .LVU722
 824:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 2219              		.loc 1 824 18 is_stmt 0 view .LVU723
 2220 0082 4023     		movs	r3, #64
 2221 0084 C4F88430 		str	r3, [r4, #132]
 825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2222              		.loc 1 825 5 is_stmt 1 view .LVU724
 825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2223              		.loc 1 825 12 is_stmt 0 view .LVU725
 2224 0088 0020     		movs	r0, #0
 831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2225              		.loc 1 831 1 view .LVU726
 2226 008a 70BD     		pop	{r4, r5, r6, pc}
 831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2227              		.loc 1 831 1 view .LVU727
 2228              		.cfi_endproc
ARM GAS  /tmp/ccpY4ysx.s 			page 129


 2229              	.LFE244:
 2231              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2232              		.align	1
 2233              		.global	HAL_ETH_Stop
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2237              		.fpu fpv4-sp-d16
 2239              	HAL_ETH_Stop:
 2240              	.LVL160:
 2241              	.LFB245:
 840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2242              		.loc 1 840 1 is_stmt 1 view -0
 2243              		.cfi_startproc
 2244              		@ args = 0, pretend = 0, frame = 0
 2245              		@ frame_needed = 0, uses_anonymous_args = 0
 840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2246              		.loc 1 840 1 is_stmt 0 view .LVU729
 2247 0000 38B5     		push	{r3, r4, r5, lr}
 2248              	.LCFI23:
 2249              		.cfi_def_cfa_offset 16
 2250              		.cfi_offset 3, -16
 2251              		.cfi_offset 4, -12
 2252              		.cfi_offset 5, -8
 2253              		.cfi_offset 14, -4
 841:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2254              		.loc 1 841 3 is_stmt 1 view .LVU730
 843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2255              		.loc 1 843 3 view .LVU731
 843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2256              		.loc 1 843 11 is_stmt 0 view .LVU732
 2257 0002 D0F88430 		ldr	r3, [r0, #132]
 843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2258              		.loc 1 843 6 view .LVU733
 2259 0006 402B     		cmp	r3, #64
 2260 0008 01D0     		beq	.L128
 882:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2261              		.loc 1 882 12 view .LVU734
 2262 000a 0120     		movs	r0, #1
 2263              	.LVL161:
 2264              	.L125:
 884:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2265              		.loc 1 884 1 view .LVU735
 2266 000c 38BD     		pop	{r3, r4, r5, pc}
 2267              	.LVL162:
 2268              	.L128:
 884:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2269              		.loc 1 884 1 view .LVU736
 2270 000e 0446     		mov	r4, r0
 846:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2271              		.loc 1 846 5 is_stmt 1 view .LVU737
 846:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2272              		.loc 1 846 18 is_stmt 0 view .LVU738
 2273 0010 2023     		movs	r3, #32
 2274 0012 C0F88430 		str	r3, [r0, #132]
 849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2275              		.loc 1 849 5 is_stmt 1 view .LVU739
ARM GAS  /tmp/ccpY4ysx.s 			page 130


 2276 0016 0168     		ldr	r1, [r0]
 2277 0018 41F21803 		movw	r3, #4120
 2278 001c CA58     		ldr	r2, [r1, r3]
 2279 001e 22F40052 		bic	r2, r2, #8192
 2280 0022 CA50     		str	r2, [r1, r3]
 852:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2281              		.loc 1 852 5 view .LVU740
 2282 0024 0168     		ldr	r1, [r0]
 2283 0026 CA58     		ldr	r2, [r1, r3]
 2284 0028 22F00202 		bic	r2, r2, #2
 2285 002c CA50     		str	r2, [r1, r3]
 855:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2286              		.loc 1 855 5 view .LVU741
 2287 002e 0268     		ldr	r2, [r0]
 2288 0030 1368     		ldr	r3, [r2]
 2289 0032 23F00403 		bic	r3, r3, #4
 2290 0036 1360     		str	r3, [r2]
 859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2291              		.loc 1 859 5 view .LVU742
 859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2292              		.loc 1 859 20 is_stmt 0 view .LVU743
 2293 0038 0368     		ldr	r3, [r0]
 859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2294              		.loc 1 859 13 view .LVU744
 2295 003a 1D68     		ldr	r5, [r3]
 2296              	.LVL163:
 860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2297              		.loc 1 860 5 is_stmt 1 view .LVU745
 2298 003c 0120     		movs	r0, #1
 2299              	.LVL164:
 860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2300              		.loc 1 860 5 is_stmt 0 view .LVU746
 2301 003e FFF7FEFF 		bl	HAL_Delay
 2302              	.LVL165:
 861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2303              		.loc 1 861 5 is_stmt 1 view .LVU747
 861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2304              		.loc 1 861 10 is_stmt 0 view .LVU748
 2305 0042 2368     		ldr	r3, [r4]
 861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2306              		.loc 1 861 29 view .LVU749
 2307 0044 1D60     		str	r5, [r3]
 864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2308              		.loc 1 864 5 is_stmt 1 view .LVU750
 2309 0046 2046     		mov	r0, r4
 2310 0048 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2311              	.LVL166:
 867:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2312              		.loc 1 867 5 view .LVU751
 2313 004c 2268     		ldr	r2, [r4]
 2314 004e 1368     		ldr	r3, [r2]
 2315 0050 23F00803 		bic	r3, r3, #8
 2316 0054 1360     		str	r3, [r2]
 871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2317              		.loc 1 871 5 view .LVU752
 871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2318              		.loc 1 871 20 is_stmt 0 view .LVU753
ARM GAS  /tmp/ccpY4ysx.s 			page 131


 2319 0056 2368     		ldr	r3, [r4]
 871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2320              		.loc 1 871 13 view .LVU754
 2321 0058 1D68     		ldr	r5, [r3]
 2322              	.LVL167:
 872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2323              		.loc 1 872 5 is_stmt 1 view .LVU755
 2324 005a 0120     		movs	r0, #1
 2325 005c FFF7FEFF 		bl	HAL_Delay
 2326              	.LVL168:
 873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2327              		.loc 1 873 5 view .LVU756
 873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2328              		.loc 1 873 10 is_stmt 0 view .LVU757
 2329 0060 2368     		ldr	r3, [r4]
 873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2330              		.loc 1 873 29 view .LVU758
 2331 0062 1D60     		str	r5, [r3]
 875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2332              		.loc 1 875 5 is_stmt 1 view .LVU759
 875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2333              		.loc 1 875 18 is_stmt 0 view .LVU760
 2334 0064 1023     		movs	r3, #16
 2335 0066 C4F88430 		str	r3, [r4, #132]
 878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2336              		.loc 1 878 5 is_stmt 1 view .LVU761
 878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2337              		.loc 1 878 12 is_stmt 0 view .LVU762
 2338 006a 0020     		movs	r0, #0
 2339 006c CEE7     		b	.L125
 2340              		.cfi_endproc
 2341              	.LFE245:
 2343              		.section	.text.HAL_ETH_Stop_IT,"ax",%progbits
 2344              		.align	1
 2345              		.global	HAL_ETH_Stop_IT
 2346              		.syntax unified
 2347              		.thumb
 2348              		.thumb_func
 2349              		.fpu fpv4-sp-d16
 2351              	HAL_ETH_Stop_IT:
 2352              	.LVL169:
 2353              	.LFB246:
 893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2354              		.loc 1 893 1 is_stmt 1 view -0
 2355              		.cfi_startproc
 2356              		@ args = 0, pretend = 0, frame = 0
 2357              		@ frame_needed = 0, uses_anonymous_args = 0
 893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2358              		.loc 1 893 1 is_stmt 0 view .LVU764
 2359 0000 38B5     		push	{r3, r4, r5, lr}
 2360              	.LCFI24:
 2361              		.cfi_def_cfa_offset 16
 2362              		.cfi_offset 3, -16
 2363              		.cfi_offset 4, -12
 2364              		.cfi_offset 5, -8
 2365              		.cfi_offset 14, -4
 894:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descindex;
ARM GAS  /tmp/ccpY4ysx.s 			page 132


 2366              		.loc 1 894 3 is_stmt 1 view .LVU765
 895:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2367              		.loc 1 895 3 view .LVU766
 896:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2368              		.loc 1 896 3 view .LVU767
 898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2369              		.loc 1 898 3 view .LVU768
 898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2370              		.loc 1 898 11 is_stmt 0 view .LVU769
 2371 0002 D0F88430 		ldr	r3, [r0, #132]
 898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2372              		.loc 1 898 6 view .LVU770
 2373 0006 402B     		cmp	r3, #64
 2374 0008 01D0     		beq	.L135
 950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2375              		.loc 1 950 12 view .LVU771
 2376 000a 0120     		movs	r0, #1
 2377              	.LVL170:
 2378              	.L130:
 952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2379              		.loc 1 952 1 view .LVU772
 2380 000c 38BD     		pop	{r3, r4, r5, pc}
 2381              	.LVL171:
 2382              	.L135:
 952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2383              		.loc 1 952 1 view .LVU773
 2384 000e 0446     		mov	r4, r0
 901:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2385              		.loc 1 901 5 is_stmt 1 view .LVU774
 901:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2386              		.loc 1 901 18 is_stmt 0 view .LVU775
 2387 0010 2023     		movs	r3, #32
 2388 0012 C0F88430 		str	r3, [r0, #132]
 903:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2389              		.loc 1 903 5 is_stmt 1 view .LVU776
 2390 0016 0168     		ldr	r1, [r0]
 2391 0018 41F21C02 		movw	r2, #4124
 2392 001c 8B58     		ldr	r3, [r1, r2]
 2393 001e 23F4D033 		bic	r3, r3, #106496
 2394 0022 23F0C103 		bic	r3, r3, #193
 2395 0026 8B50     		str	r3, [r1, r2]
 907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2396              		.loc 1 907 5 view .LVU777
 2397 0028 0168     		ldr	r1, [r0]
 2398 002a 41F21803 		movw	r3, #4120
 2399 002e CA58     		ldr	r2, [r1, r3]
 2400 0030 22F40052 		bic	r2, r2, #8192
 2401 0034 CA50     		str	r2, [r1, r3]
 910:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2402              		.loc 1 910 5 view .LVU778
 2403 0036 0168     		ldr	r1, [r0]
 2404 0038 CA58     		ldr	r2, [r1, r3]
 2405 003a 22F00202 		bic	r2, r2, #2
 2406 003e CA50     		str	r2, [r1, r3]
 913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2407              		.loc 1 913 5 view .LVU779
 2408 0040 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccpY4ysx.s 			page 133


 2409 0042 1368     		ldr	r3, [r2]
 2410 0044 23F00403 		bic	r3, r3, #4
 2411 0048 1360     		str	r3, [r2]
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2412              		.loc 1 918 5 view .LVU780
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2413              		.loc 1 918 20 is_stmt 0 view .LVU781
 2414 004a 0368     		ldr	r3, [r0]
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2415              		.loc 1 918 13 view .LVU782
 2416 004c 1D68     		ldr	r5, [r3]
 2417              	.LVL172:
 919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2418              		.loc 1 919 5 is_stmt 1 view .LVU783
 2419 004e 0120     		movs	r0, #1
 2420              	.LVL173:
 919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2421              		.loc 1 919 5 is_stmt 0 view .LVU784
 2422 0050 FFF7FEFF 		bl	HAL_Delay
 2423              	.LVL174:
 920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2424              		.loc 1 920 5 is_stmt 1 view .LVU785
 920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2425              		.loc 1 920 10 is_stmt 0 view .LVU786
 2426 0054 2368     		ldr	r3, [r4]
 920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2427              		.loc 1 920 29 view .LVU787
 2428 0056 1D60     		str	r5, [r3]
 923:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2429              		.loc 1 923 5 is_stmt 1 view .LVU788
 2430 0058 2046     		mov	r0, r4
 2431 005a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2432              	.LVL175:
 926:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2433              		.loc 1 926 5 view .LVU789
 2434 005e 2268     		ldr	r2, [r4]
 2435 0060 1368     		ldr	r3, [r2]
 2436 0062 23F00803 		bic	r3, r3, #8
 2437 0066 1360     		str	r3, [r2]
 930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2438              		.loc 1 930 5 view .LVU790
 930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2439              		.loc 1 930 20 is_stmt 0 view .LVU791
 2440 0068 2368     		ldr	r3, [r4]
 930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2441              		.loc 1 930 13 view .LVU792
 2442 006a 1D68     		ldr	r5, [r3]
 2443              	.LVL176:
 931:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2444              		.loc 1 931 5 is_stmt 1 view .LVU793
 2445 006c 0120     		movs	r0, #1
 2446 006e FFF7FEFF 		bl	HAL_Delay
 2447              	.LVL177:
 932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2448              		.loc 1 932 5 view .LVU794
 932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2449              		.loc 1 932 10 is_stmt 0 view .LVU795
ARM GAS  /tmp/ccpY4ysx.s 			page 134


 2450 0072 2368     		ldr	r3, [r4]
 932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2451              		.loc 1 932 29 view .LVU796
 2452 0074 1D60     		str	r5, [r3]
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2453              		.loc 1 935 5 is_stmt 1 view .LVU797
 2454              	.LVL178:
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2455              		.loc 1 935 20 is_stmt 0 view .LVU798
 2456 0076 0023     		movs	r3, #0
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2457              		.loc 1 935 5 view .LVU799
 2458 0078 08E0     		b	.L131
 2459              	.LVL179:
 2460              	.L132:
 937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2461              		.loc 1 937 7 is_stmt 1 discriminator 3 view .LVU800
 937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2462              		.loc 1 937 64 is_stmt 0 discriminator 3 view .LVU801
 2463 007a 03F11202 		add	r2, r3, #18
 2464 007e 54F82210 		ldr	r1, [r4, r2, lsl #2]
 2465              	.LVL180:
 938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2466              		.loc 1 938 7 is_stmt 1 discriminator 3 view .LVU802
 2467 0082 4A68     		ldr	r2, [r1, #4]
 2468 0084 42F00042 		orr	r2, r2, #-2147483648
 2469 0088 4A60     		str	r2, [r1, #4]
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2470              		.loc 1 935 64 discriminator 3 view .LVU803
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2471              		.loc 1 935 73 is_stmt 0 discriminator 3 view .LVU804
 2472 008a 0133     		adds	r3, r3, #1
 2473              	.LVL181:
 2474              	.L131:
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2475              		.loc 1 935 25 is_stmt 1 discriminator 1 view .LVU805
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2476              		.loc 1 935 5 is_stmt 0 discriminator 1 view .LVU806
 2477 008c 032B     		cmp	r3, #3
 2478 008e F4D9     		bls	.L132
 941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2479              		.loc 1 941 5 is_stmt 1 view .LVU807
 941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2480              		.loc 1 941 29 is_stmt 0 view .LVU808
 2481 0090 0020     		movs	r0, #0
 2482 0092 A065     		str	r0, [r4, #88]
 943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2483              		.loc 1 943 5 is_stmt 1 view .LVU809
 943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2484              		.loc 1 943 18 is_stmt 0 view .LVU810
 2485 0094 1023     		movs	r3, #16
 2486              	.LVL182:
 943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2487              		.loc 1 943 18 view .LVU811
 2488 0096 C4F88430 		str	r3, [r4, #132]
 946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2489              		.loc 1 946 5 is_stmt 1 view .LVU812
ARM GAS  /tmp/ccpY4ysx.s 			page 135


 946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2490              		.loc 1 946 12 is_stmt 0 view .LVU813
 2491 009a B7E7     		b	.L130
 2492              		.cfi_endproc
 2493              	.LFE246:
 2495              		.section	.text.HAL_ETH_Transmit,"ax",%progbits
 2496              		.align	1
 2497              		.global	HAL_ETH_Transmit
 2498              		.syntax unified
 2499              		.thumb
 2500              		.thumb_func
 2501              		.fpu fpv4-sp-d16
 2503              	HAL_ETH_Transmit:
 2504              	.LVL183:
 2505              	.LFB247:
 963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 2506              		.loc 1 963 1 is_stmt 1 view -0
 2507              		.cfi_startproc
 2508              		@ args = 0, pretend = 0, frame = 0
 2509              		@ frame_needed = 0, uses_anonymous_args = 0
 963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 2510              		.loc 1 963 1 is_stmt 0 view .LVU815
 2511 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2512              	.LCFI25:
 2513              		.cfi_def_cfa_offset 24
 2514              		.cfi_offset 3, -24
 2515              		.cfi_offset 4, -20
 2516              		.cfi_offset 5, -16
 2517              		.cfi_offset 6, -12
 2518              		.cfi_offset 7, -8
 2519              		.cfi_offset 14, -4
 2520 0002 0446     		mov	r4, r0
 964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 2521              		.loc 1 964 3 is_stmt 1 view .LVU816
 965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2522              		.loc 1 965 3 view .LVU817
 967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2523              		.loc 1 967 3 view .LVU818
 967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2524              		.loc 1 967 6 is_stmt 0 view .LVU819
 2525 0004 31B1     		cbz	r1, .L148
 2526 0006 1546     		mov	r5, r2
 973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2527              		.loc 1 973 3 is_stmt 1 view .LVU820
 973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2528              		.loc 1 973 11 is_stmt 0 view .LVU821
 2529 0008 D4F88430 		ldr	r3, [r4, #132]
 973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2530              		.loc 1 973 6 view .LVU822
 2531 000c 402B     		cmp	r3, #64
 2532 000e 09D0     		beq	.L149
1026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2533              		.loc 1 1026 12 view .LVU823
 2534 0010 0120     		movs	r0, #1
 2535              	.LVL184:
 2536              	.L138:
1028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 136


 2537              		.loc 1 1028 1 view .LVU824
 2538 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2539              	.LVL185:
 2540              	.L148:
 969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2541              		.loc 1 969 5 is_stmt 1 view .LVU825
 969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2542              		.loc 1 969 21 is_stmt 0 view .LVU826
 2543 0014 D0F88830 		ldr	r3, [r0, #136]
 2544 0018 43F00103 		orr	r3, r3, #1
 2545 001c C0F88830 		str	r3, [r0, #136]
 970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2546              		.loc 1 970 5 is_stmt 1 view .LVU827
 970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2547              		.loc 1 970 12 is_stmt 0 view .LVU828
 2548 0020 0120     		movs	r0, #1
 2549              	.LVL186:
 970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2550              		.loc 1 970 12 view .LVU829
 2551 0022 F6E7     		b	.L138
 2552              	.LVL187:
 2553              	.L149:
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2554              		.loc 1 976 5 is_stmt 1 view .LVU830
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2555              		.loc 1 976 9 is_stmt 0 view .LVU831
 2556 0024 0022     		movs	r2, #0
 2557              	.LVL188:
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2558              		.loc 1 976 9 view .LVU832
 2559 0026 2046     		mov	r0, r4
 2560              	.LVL189:
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2561              		.loc 1 976 9 view .LVU833
 2562 0028 FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2563              	.LVL190:
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2564              		.loc 1 976 8 view .LVU834
 2565 002c 0028     		cmp	r0, #0
 2566 002e 35D1     		bne	.L150
 984:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2567              		.loc 1 984 5 is_stmt 1 view .LVU835
 2568              	.LBB35:
 2569              	.LBI35:
 275:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 2570              		.loc 2 275 27 view .LVU836
 2571              	.LBB36:
 277:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 2572              		.loc 2 277 3 view .LVU837
 2573              		.syntax unified
 2574              	@ 277 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 2575 0030 BFF34F8F 		dsb 0xF
 2576              	@ 0 "" 2
 2577              		.thumb
 2578              		.syntax unified
 2579              	.LBE36:
 2580              	.LBE35:
ARM GAS  /tmp/ccpY4ysx.s 			page 137


 986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2581              		.loc 1 986 5 view .LVU838
 986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2582              		.loc 1 986 83 is_stmt 0 view .LVU839
 2583 0034 A36A     		ldr	r3, [r4, #40]
 986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2584              		.loc 1 986 66 view .LVU840
 2585 0036 9A1D     		adds	r2, r3, #6
 2586 0038 54F82260 		ldr	r6, [r4, r2, lsl #2]
 2587              	.LVL191:
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2588              		.loc 1 989 5 is_stmt 1 view .LVU841
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2589              		.loc 1 989 5 view .LVU842
 2590 003c 0133     		adds	r3, r3, #1
 2591 003e A362     		str	r3, [r4, #40]
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2592              		.loc 1 989 5 view .LVU843
 2593 0040 032B     		cmp	r3, #3
 2594 0042 01D9     		bls	.L140
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2595              		.loc 1 989 5 discriminator 1 view .LVU844
 2596 0044 043B     		subs	r3, r3, #4
 2597 0046 A362     		str	r3, [r4, #40]
 2598              	.L140:
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2599              		.loc 1 989 5 discriminator 3 view .LVU845
 993:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2600              		.loc 1 993 5 discriminator 3 view .LVU846
 2601 0048 A36A     		ldr	r3, [r4, #40]
 2602 004a 2268     		ldr	r2, [r4]
 2603 004c 0633     		adds	r3, r3, #6
 2604 004e 54F82310 		ldr	r1, [r4, r3, lsl #2]
 2605 0052 41F20403 		movw	r3, #4100
 2606 0056 D150     		str	r1, [r2, r3]
 995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2607              		.loc 1 995 5 discriminator 3 view .LVU847
 995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2608              		.loc 1 995 17 is_stmt 0 discriminator 3 view .LVU848
 2609 0058 FFF7FEFF 		bl	HAL_GetTick
 2610              	.LVL192:
 2611 005c 0746     		mov	r7, r0
 2612              	.LVL193:
 998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2613              		.loc 1 998 5 is_stmt 1 discriminator 3 view .LVU849
 2614              	.L143:
 998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2615              		.loc 1 998 11 view .LVU850
 998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2616              		.loc 1 998 22 is_stmt 0 view .LVU851
 2617 005e 3368     		ldr	r3, [r6]
 998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2618              		.loc 1 998 11 view .LVU852
 2619 0060 002B     		cmp	r3, #0
 2620 0062 30DA     		bge	.L151
1000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2621              		.loc 1 1000 7 is_stmt 1 view .LVU853
ARM GAS  /tmp/ccpY4ysx.s 			page 138


1000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2622              		.loc 1 1000 16 is_stmt 0 view .LVU854
 2623 0064 2368     		ldr	r3, [r4]
1000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2624              		.loc 1 1000 26 view .LVU855
 2625 0066 41F21402 		movw	r2, #4116
 2626 006a 9A58     		ldr	r2, [r3, r2]
1000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2627              		.loc 1 1000 10 view .LVU856
 2628 006c 12F4005F 		tst	r2, #8192
 2629 0070 1CD1     		bne	.L152
1009:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2630              		.loc 1 1009 7 is_stmt 1 view .LVU857
1009:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2631              		.loc 1 1009 10 is_stmt 0 view .LVU858
 2632 0072 B5F1FF3F 		cmp	r5, #-1
 2633 0076 F2D0     		beq	.L143
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
 2634              		.loc 1 1011 9 is_stmt 1 view .LVU859
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
 2635              		.loc 1 1011 15 is_stmt 0 view .LVU860
 2636 0078 FFF7FEFF 		bl	HAL_GetTick
 2637              	.LVL194:
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
 2638              		.loc 1 1011 29 view .LVU861
 2639 007c C01B     		subs	r0, r0, r7
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
 2640              		.loc 1 1011 12 view .LVU862
 2641 007e A842     		cmp	r0, r5
 2642 0080 01D8     		bhi	.L144
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         {
 2643              		.loc 1 1011 53 discriminator 1 view .LVU863
 2644 0082 002D     		cmp	r5, #0
 2645 0084 EBD1     		bne	.L143
 2646              	.L144:
1013:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2647              		.loc 1 1013 11 is_stmt 1 view .LVU864
1013:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2648              		.loc 1 1013 27 is_stmt 0 view .LVU865
 2649 0086 D4F88830 		ldr	r3, [r4, #136]
 2650 008a 43F00403 		orr	r3, r3, #4
 2651 008e C4F88830 		str	r3, [r4, #136]
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
 2652              		.loc 1 1015 11 is_stmt 1 view .LVU866
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
 2653              		.loc 1 1015 28 is_stmt 0 view .LVU867
 2654 0092 4FF04053 		mov	r3, #805306368
 2655 0096 3360     		str	r3, [r6]
1016:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
 2656              		.loc 1 1016 11 is_stmt 1 view .LVU868
1016:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         }
 2657              		.loc 1 1016 18 is_stmt 0 view .LVU869
 2658 0098 0120     		movs	r0, #1
 2659 009a BAE7     		b	.L138
 2660              	.LVL195:
 2661              	.L150:
 979:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
ARM GAS  /tmp/ccpY4ysx.s 			page 139


 2662              		.loc 1 979 7 is_stmt 1 view .LVU870
 979:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2663              		.loc 1 979 23 is_stmt 0 view .LVU871
 2664 009c D4F88830 		ldr	r3, [r4, #136]
 2665 00a0 43F00203 		orr	r3, r3, #2
 2666 00a4 C4F88830 		str	r3, [r4, #136]
 980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2667              		.loc 1 980 7 is_stmt 1 view .LVU872
 980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2668              		.loc 1 980 14 is_stmt 0 view .LVU873
 2669 00a8 0120     		movs	r0, #1
 2670 00aa B2E7     		b	.L138
 2671              	.LVL196:
 2672              	.L152:
1002:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2673              		.loc 1 1002 9 is_stmt 1 view .LVU874
1002:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2674              		.loc 1 1002 25 is_stmt 0 view .LVU875
 2675 00ac D4F88820 		ldr	r2, [r4, #136]
 2676 00b0 42F00802 		orr	r2, r2, #8
 2677 00b4 C4F88820 		str	r2, [r4, #136]
1003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2678              		.loc 1 1003 9 is_stmt 1 view .LVU876
1003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2679              		.loc 1 1003 44 is_stmt 0 view .LVU877
 2680 00b8 41F21402 		movw	r2, #4116
 2681 00bc 9B58     		ldr	r3, [r3, r2]
1003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2682              		.loc 1 1003 28 view .LVU878
 2683 00be C4F88C30 		str	r3, [r4, #140]
1005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 2684              		.loc 1 1005 9 is_stmt 1 view .LVU879
1005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 2685              		.loc 1 1005 16 is_stmt 0 view .LVU880
 2686 00c2 0120     		movs	r0, #1
 2687 00c4 A5E7     		b	.L138
 2688              	.L151:
1022:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2689              		.loc 1 1022 12 view .LVU881
 2690 00c6 0020     		movs	r0, #0
 2691 00c8 A3E7     		b	.L138
 2692              		.cfi_endproc
 2693              	.LFE247:
 2695              		.section	.text.HAL_ETH_Transmit_IT,"ax",%progbits
 2696              		.align	1
 2697              		.global	HAL_ETH_Transmit_IT
 2698              		.syntax unified
 2699              		.thumb
 2700              		.thumb_func
 2701              		.fpu fpv4-sp-d16
 2703              	HAL_ETH_Transmit_IT:
 2704              	.LVL197:
 2705              	.LFB248:
1038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 2706              		.loc 1 1038 1 is_stmt 1 view -0
 2707              		.cfi_startproc
 2708              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccpY4ysx.s 			page 140


 2709              		@ frame_needed = 0, uses_anonymous_args = 0
1038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 2710              		.loc 1 1038 1 is_stmt 0 view .LVU883
 2711 0000 10B5     		push	{r4, lr}
 2712              	.LCFI26:
 2713              		.cfi_def_cfa_offset 8
 2714              		.cfi_offset 4, -8
 2715              		.cfi_offset 14, -4
 2716 0002 0446     		mov	r4, r0
1039:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2717              		.loc 1 1039 3 is_stmt 1 view .LVU884
1039:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2718              		.loc 1 1039 6 is_stmt 0 view .LVU885
 2719 0004 29B1     		cbz	r1, .L161
1045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2720              		.loc 1 1045 3 is_stmt 1 view .LVU886
1045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2721              		.loc 1 1045 11 is_stmt 0 view .LVU887
 2722 0006 D4F88430 		ldr	r3, [r4, #132]
1045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2723              		.loc 1 1045 6 view .LVU888
 2724 000a 402B     		cmp	r3, #64
 2725 000c 09D0     		beq	.L162
1078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2726              		.loc 1 1078 12 view .LVU889
 2727 000e 0120     		movs	r0, #1
 2728              	.LVL198:
 2729              	.L155:
1080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2730              		.loc 1 1080 1 view .LVU890
 2731 0010 10BD     		pop	{r4, pc}
 2732              	.LVL199:
 2733              	.L161:
1041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2734              		.loc 1 1041 5 is_stmt 1 view .LVU891
1041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2735              		.loc 1 1041 21 is_stmt 0 view .LVU892
 2736 0012 D0F88830 		ldr	r3, [r0, #136]
 2737 0016 43F00103 		orr	r3, r3, #1
 2738 001a C0F88830 		str	r3, [r0, #136]
1042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2739              		.loc 1 1042 5 is_stmt 1 view .LVU893
1042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2740              		.loc 1 1042 12 is_stmt 0 view .LVU894
 2741 001e 0120     		movs	r0, #1
 2742              	.LVL200:
1042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2743              		.loc 1 1042 12 view .LVU895
 2744 0020 F6E7     		b	.L155
 2745              	.LVL201:
 2746              	.L162:
1048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2747              		.loc 1 1048 5 is_stmt 1 view .LVU896
1048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2748              		.loc 1 1048 66 is_stmt 0 view .LVU897
 2749 0022 4B6B     		ldr	r3, [r1, #52]
1048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccpY4ysx.s 			page 141


 2750              		.loc 1 1048 43 view .LVU898
 2751 0024 E363     		str	r3, [r4, #60]
1051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2752              		.loc 1 1051 5 is_stmt 1 view .LVU899
1051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2753              		.loc 1 1051 9 is_stmt 0 view .LVU900
 2754 0026 0122     		movs	r2, #1
 2755 0028 2046     		mov	r0, r4
 2756              	.LVL202:
1051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2757              		.loc 1 1051 9 view .LVU901
 2758 002a FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2759              	.LVL203:
1051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2760              		.loc 1 1051 8 view .LVU902
 2761 002e 38B1     		cbz	r0, .L156
1053:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2762              		.loc 1 1053 7 is_stmt 1 view .LVU903
1053:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2763              		.loc 1 1053 23 is_stmt 0 view .LVU904
 2764 0030 D4F88830 		ldr	r3, [r4, #136]
 2765 0034 43F00203 		orr	r3, r3, #2
 2766 0038 C4F88830 		str	r3, [r4, #136]
1054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2767              		.loc 1 1054 7 is_stmt 1 view .LVU905
1054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2768              		.loc 1 1054 14 is_stmt 0 view .LVU906
 2769 003c 0120     		movs	r0, #1
 2770 003e E7E7     		b	.L155
 2771              	.L156:
1058:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2772              		.loc 1 1058 5 is_stmt 1 view .LVU907
 2773              	.LBB37:
 2774              	.LBI37:
 275:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 2775              		.loc 2 275 27 view .LVU908
 2776              	.LBB38:
 277:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 2777              		.loc 2 277 3 view .LVU909
 2778              		.syntax unified
 2779              	@ 277 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 2780 0040 BFF34F8F 		dsb 0xF
 2781              	@ 0 "" 2
 2782              		.thumb
 2783              		.syntax unified
 2784              	.LBE38:
 2785              	.LBE37:
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2786              		.loc 1 1061 5 view .LVU910
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2787              		.loc 1 1061 5 view .LVU911
 2788 0044 A36A     		ldr	r3, [r4, #40]
 2789 0046 0133     		adds	r3, r3, #1
 2790 0048 A362     		str	r3, [r4, #40]
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2791              		.loc 1 1061 5 view .LVU912
 2792 004a 032B     		cmp	r3, #3
ARM GAS  /tmp/ccpY4ysx.s 			page 142


 2793 004c 01D9     		bls	.L157
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2794              		.loc 1 1061 5 discriminator 1 view .LVU913
 2795 004e 043B     		subs	r3, r3, #4
 2796 0050 A362     		str	r3, [r4, #40]
 2797              	.L157:
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2798              		.loc 1 1061 5 discriminator 3 view .LVU914
1065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2799              		.loc 1 1065 5 discriminator 3 view .LVU915
1065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2800              		.loc 1 1065 15 is_stmt 0 discriminator 3 view .LVU916
 2801 0052 2368     		ldr	r3, [r4]
1065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2802              		.loc 1 1065 26 discriminator 3 view .LVU917
 2803 0054 41F21402 		movw	r2, #4116
 2804 0058 9A58     		ldr	r2, [r3, r2]
1065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 2805              		.loc 1 1065 8 discriminator 3 view .LVU918
 2806 005a 12F0040F 		tst	r2, #4
 2807 005e 08D0     		beq	.L158
1068:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
 2808              		.loc 1 1068 7 is_stmt 1 view .LVU919
1068:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
 2809              		.loc 1 1068 31 is_stmt 0 view .LVU920
 2810 0060 41F21402 		movw	r2, #4116
 2811 0064 0421     		movs	r1, #4
 2812 0066 9950     		str	r1, [r3, r2]
1070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2813              		.loc 1 1070 7 is_stmt 1 view .LVU921
1070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2814              		.loc 1 1070 12 is_stmt 0 view .LVU922
 2815 0068 2268     		ldr	r2, [r4]
1070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2816              		.loc 1 1070 33 view .LVU923
 2817 006a 41F20403 		movw	r3, #4100
 2818 006e 0021     		movs	r1, #0
 2819 0070 D150     		str	r1, [r2, r3]
 2820              	.L158:
1073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2821              		.loc 1 1073 5 is_stmt 1 view .LVU924
1073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2822              		.loc 1 1073 12 is_stmt 0 view .LVU925
 2823 0072 0020     		movs	r0, #0
 2824 0074 CCE7     		b	.L155
 2825              		.cfi_endproc
 2826              	.LFE248:
 2828              		.section	.text.HAL_ETH_ReadData,"ax",%progbits
 2829              		.align	1
 2830              		.global	HAL_ETH_ReadData
 2831              		.syntax unified
 2832              		.thumb
 2833              		.thumb_func
 2834              		.fpu fpv4-sp-d16
 2836              	HAL_ETH_ReadData:
 2837              	.LVL204:
 2838              	.LFB249:
ARM GAS  /tmp/ccpY4ysx.s 			page 143


1090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
 2839              		.loc 1 1090 1 is_stmt 1 view -0
 2840              		.cfi_startproc
 2841              		@ args = 0, pretend = 0, frame = 0
 2842              		@ frame_needed = 0, uses_anonymous_args = 0
1090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
 2843              		.loc 1 1090 1 is_stmt 0 view .LVU927
 2844 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2845              	.LCFI27:
 2846              		.cfi_def_cfa_offset 40
 2847              		.cfi_offset 3, -40
 2848              		.cfi_offset 4, -36
 2849              		.cfi_offset 5, -32
 2850              		.cfi_offset 6, -28
 2851              		.cfi_offset 7, -24
 2852              		.cfi_offset 8, -20
 2853              		.cfi_offset 9, -16
 2854              		.cfi_offset 10, -12
 2855              		.cfi_offset 11, -8
 2856              		.cfi_offset 14, -4
 2857 0004 0446     		mov	r4, r0
1091:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2858              		.loc 1 1091 3 is_stmt 1 view .LVU928
1092:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccnt = 0U;
 2859              		.loc 1 1092 3 view .LVU929
1093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
 2860              		.loc 1 1093 3 view .LVU930
 2861              	.LVL205:
1094:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufflength;
 2862              		.loc 1 1094 3 view .LVU931
1095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t rxdataready = 0U;
 2863              		.loc 1 1095 3 view .LVU932
1096:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2864              		.loc 1 1096 3 view .LVU933
1098:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2865              		.loc 1 1098 3 view .LVU934
1098:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2866              		.loc 1 1098 6 is_stmt 0 view .LVU935
 2867 0006 81B1     		cbz	r1, .L179
 2868 0008 8A46     		mov	r10, r1
1104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2869              		.loc 1 1104 3 is_stmt 1 view .LVU936
1104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2870              		.loc 1 1104 11 is_stmt 0 view .LVU937
 2871 000a D0F88430 		ldr	r3, [r0, #132]
1104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 2872              		.loc 1 1104 6 view .LVU938
 2873 000e 402B     		cmp	r3, #64
 2874 0010 6CD1     		bne	.L176
1109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2875              		.loc 1 1109 3 is_stmt 1 view .LVU939
1109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2876              		.loc 1 1109 11 is_stmt 0 view .LVU940
 2877 0012 C76D     		ldr	r7, [r0, #92]
 2878              	.LVL206:
1110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2879              		.loc 1 1110 3 is_stmt 1 view .LVU941
ARM GAS  /tmp/ccpY4ysx.s 			page 144


1110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2880              		.loc 1 1110 60 is_stmt 0 view .LVU942
 2881 0014 07F11203 		add	r3, r7, #18
 2882 0018 50F82350 		ldr	r5, [r0, r3, lsl #2]
 2883              	.LVL207:
1111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2884              		.loc 1 1111 3 is_stmt 1 view .LVU943
1111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2885              		.loc 1 1111 50 is_stmt 0 view .LVU944
 2886 001c C36E     		ldr	r3, [r0, #108]
1111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2887              		.loc 1 1111 14 view .LVU945
 2888 001e C3F10409 		rsb	r9, r3, #4
 2889              	.LVL208:
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2890              		.loc 1 1114 3 is_stmt 1 view .LVU946
1096:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2891              		.loc 1 1096 11 is_stmt 0 view .LVU947
 2892 0022 4FF00008 		mov	r8, #0
1093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
 2893              		.loc 1 1093 12 view .LVU948
 2894 0026 4646     		mov	r6, r8
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2895              		.loc 1 1114 9 view .LVU949
 2896 0028 34E0     		b	.L166
 2897              	.LVL209:
 2898              	.L179:
1100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2899              		.loc 1 1100 5 is_stmt 1 view .LVU950
1100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2900              		.loc 1 1100 21 is_stmt 0 view .LVU951
 2901 002a D0F88830 		ldr	r3, [r0, #136]
 2902 002e 43F00103 		orr	r3, r3, #1
 2903 0032 C0F88830 		str	r3, [r0, #136]
1101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2904              		.loc 1 1101 5 is_stmt 1 view .LVU952
1101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2905              		.loc 1 1101 12 is_stmt 0 view .LVU953
 2906 0036 0120     		movs	r0, #1
 2907              	.LVL210:
1101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2908              		.loc 1 1101 12 view .LVU954
 2909 0038 59E0     		b	.L165
 2910              	.LVL211:
 2911              	.L168:
1127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2912              		.loc 1 1127 7 is_stmt 1 view .LVU955
1127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2913              		.loc 1 1127 11 is_stmt 0 view .LVU956
 2914 003a 2B68     		ldr	r3, [r5]
1127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2915              		.loc 1 1127 10 view .LVU957
 2916 003c 13F4007F 		tst	r3, #512
 2917 0040 02D0     		beq	.L170
1129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2918              		.loc 1 1129 9 is_stmt 1 view .LVU958
1129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
ARM GAS  /tmp/ccpY4ysx.s 			page 145


 2919              		.loc 1 1129 36 is_stmt 0 view .LVU959
 2920 0042 0023     		movs	r3, #0
 2921 0044 2366     		str	r3, [r4, #96]
1130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 2922              		.loc 1 1130 9 is_stmt 1 view .LVU960
1130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 2923              		.loc 1 1130 39 is_stmt 0 view .LVU961
 2924 0046 6366     		str	r3, [r4, #100]
 2925              	.L170:
1134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2926              		.loc 1 1134 7 is_stmt 1 view .LVU962
1134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2927              		.loc 1 1134 31 is_stmt 0 view .LVU963
 2928 0048 2B68     		ldr	r3, [r5]
1134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2929              		.loc 1 1134 18 view .LVU964
 2930 004a C3F30D4B 		ubfx	fp, r3, #16, #14
 2931              	.LVL212:
1137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2932              		.loc 1 1137 7 is_stmt 1 view .LVU965
1137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2933              		.loc 1 1137 11 is_stmt 0 view .LVU966
 2934 004e 2B68     		ldr	r3, [r5]
1137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 2935              		.loc 1 1137 10 view .LVU967
 2936 0050 13F4807F 		tst	r3, #256
 2937 0054 03D0     		beq	.L171
1140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2938              		.loc 1 1140 9 is_stmt 1 view .LVU968
1140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2939              		.loc 1 1140 51 is_stmt 0 view .LVU969
 2940 0056 2B68     		ldr	r3, [r5]
1140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2941              		.loc 1 1140 40 view .LVU970
 2942 0058 2367     		str	r3, [r4, #112]
1143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 2943              		.loc 1 1143 9 is_stmt 1 view .LVU971
 2944              	.LVL213:
1143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 2945              		.loc 1 1143 21 is_stmt 0 view .LVU972
 2946 005a 4FF00108 		mov	r8, #1
 2947              	.LVL214:
 2948              	.L171:
1147:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 2949              		.loc 1 1147 7 is_stmt 1 view .LVU973
 2950 005e AA68     		ldr	r2, [r5, #8]
 2951 0060 2A62     		str	r2, [r5, #32]
1154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 2952              		.loc 1 1154 7 view .LVU974
 2953 0062 5B46     		mov	r3, fp
 2954 0064 04F18001 		add	r1, r4, #128
 2955 0068 04F17C00 		add	r0, r4, #124
 2956 006c FFF7FEFF 		bl	HAL_ETH_RxLinkCallback
 2957              	.LVL215:
1157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2958              		.loc 1 1157 7 view .LVU975
1157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
ARM GAS  /tmp/ccpY4ysx.s 			page 146


 2959              		.loc 1 1157 23 is_stmt 0 view .LVU976
 2960 0070 236E     		ldr	r3, [r4, #96]
1157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2961              		.loc 1 1157 33 view .LVU977
 2962 0072 0133     		adds	r3, r3, #1
 2963 0074 2366     		str	r3, [r4, #96]
1158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2964              		.loc 1 1158 7 is_stmt 1 view .LVU978
1158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 2965              		.loc 1 1158 37 is_stmt 0 view .LVU979
 2966 0076 636E     		ldr	r3, [r4, #100]
 2967 0078 5B44     		add	r3, r3, fp
 2968 007a 6366     		str	r3, [r4, #100]
1161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2969              		.loc 1 1161 7 is_stmt 1 view .LVU980
1161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 2970              		.loc 1 1161 30 is_stmt 0 view .LVU981
 2971 007c 0023     		movs	r3, #0
 2972 007e 2B62     		str	r3, [r5, #32]
 2973              	.LVL216:
 2974              	.L169:
1165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2975              		.loc 1 1165 5 is_stmt 1 view .LVU982
1165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2976              		.loc 1 1165 5 view .LVU983
 2977 0080 7B1C     		adds	r3, r7, #1
 2978              	.LVL217:
1165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2979              		.loc 1 1165 5 view .LVU984
 2980 0082 032B     		cmp	r3, #3
 2981 0084 00D9     		bls	.L172
1165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2982              		.loc 1 1165 5 discriminator 1 view .LVU985
 2983 0086 FB1E     		subs	r3, r7, #3
 2984              	.LVL218:
 2985              	.L172:
1165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2986              		.loc 1 1165 5 discriminator 3 view .LVU986
1167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
 2987              		.loc 1 1167 5 discriminator 3 view .LVU987
1167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
 2988              		.loc 1 1167 62 is_stmt 0 discriminator 3 view .LVU988
 2989 0088 03F11202 		add	r2, r3, #18
 2990 008c 54F82250 		ldr	r5, [r4, r2, lsl #2]
 2991              	.LVL219:
1168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2992              		.loc 1 1168 5 is_stmt 1 discriminator 3 view .LVU989
1168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2993              		.loc 1 1168 12 is_stmt 0 discriminator 3 view .LVU990
 2994 0090 0136     		adds	r6, r6, #1
 2995              	.LVL220:
1168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 2996              		.loc 1 1168 12 discriminator 3 view .LVU991
 2997 0092 1F46     		mov	r7, r3
 2998              	.LVL221:
 2999              	.L166:
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
ARM GAS  /tmp/ccpY4ysx.s 			page 147


 3000              		.loc 1 1114 9 is_stmt 1 view .LVU992
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 3001              		.loc 1 1114 11 is_stmt 0 view .LVU993
 3002 0094 2B68     		ldr	r3, [r5]
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 3003              		.loc 1 1114 9 view .LVU994
 3004 0096 002B     		cmp	r3, #0
 3005 0098 14DB     		blt	.L173
1114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 3006              		.loc 1 1114 77 discriminator 1 view .LVU995
 3007 009a 4E45     		cmp	r6, r9
 3008 009c 12D2     		bcs	.L173
1115:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3009              		.loc 1 1115 10 view .LVU996
 3010 009e B8F1000F 		cmp	r8, #0
 3011 00a2 0FD1     		bne	.L173
1117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3012              		.loc 1 1117 5 is_stmt 1 view .LVU997
1117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3013              		.loc 1 1117 9 is_stmt 0 view .LVU998
 3014 00a4 2B68     		ldr	r3, [r5]
1117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3015              		.loc 1 1117 8 view .LVU999
 3016 00a6 13F4807F 		tst	r3, #256
 3017 00aa 03D0     		beq	.L167
1120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 3018              		.loc 1 1120 7 is_stmt 1 view .LVU1000
1120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 3019              		.loc 1 1120 59 is_stmt 0 view .LVU1001
 3020 00ac EB69     		ldr	r3, [r5, #28]
1120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 3021              		.loc 1 1120 48 view .LVU1002
 3022 00ae A367     		str	r3, [r4, #120]
1122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 3023              		.loc 1 1122 7 is_stmt 1 view .LVU1003
1122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 3024              		.loc 1 1122 59 is_stmt 0 view .LVU1004
 3025 00b0 AB69     		ldr	r3, [r5, #24]
1122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 3026              		.loc 1 1122 48 view .LVU1005
 3027 00b2 6367     		str	r3, [r4, #116]
 3028              	.L167:
1124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3029              		.loc 1 1124 5 is_stmt 1 view .LVU1006
1124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3030              		.loc 1 1124 10 is_stmt 0 view .LVU1007
 3031 00b4 2B68     		ldr	r3, [r5]
1124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3032              		.loc 1 1124 8 view .LVU1008
 3033 00b6 13F4007F 		tst	r3, #512
 3034 00ba BED1     		bne	.L168
1124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3035              		.loc 1 1124 95 discriminator 1 view .LVU1009
 3036 00bc E36F     		ldr	r3, [r4, #124]
1124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3037              		.loc 1 1124 75 discriminator 1 view .LVU1010
 3038 00be 002B     		cmp	r3, #0
ARM GAS  /tmp/ccpY4ysx.s 			page 148


 3039 00c0 BBD1     		bne	.L168
 3040 00c2 DDE7     		b	.L169
 3041              	.L173:
1171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 3042              		.loc 1 1171 3 is_stmt 1 view .LVU1011
1171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 3043              		.loc 1 1171 35 is_stmt 0 view .LVU1012
 3044 00c4 E36E     		ldr	r3, [r4, #108]
 3045 00c6 1E44     		add	r6, r6, r3
 3046              	.LVL222:
1171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 3047              		.loc 1 1171 35 view .LVU1013
 3048 00c8 E666     		str	r6, [r4, #108]
1172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3049              		.loc 1 1172 3 is_stmt 1 view .LVU1014
1172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3050              		.loc 1 1172 6 is_stmt 0 view .LVU1015
 3051 00ca 2EB9     		cbnz	r6, .L180
 3052              	.L175:
1178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3053              		.loc 1 1178 3 is_stmt 1 view .LVU1016
1178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3054              		.loc 1 1178 30 is_stmt 0 view .LVU1017
 3055 00cc E765     		str	r7, [r4, #92]
1180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3056              		.loc 1 1180 3 is_stmt 1 view .LVU1018
1180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3057              		.loc 1 1180 6 is_stmt 0 view .LVU1019
 3058 00ce B8F1000F 		cmp	r8, #0
 3059 00d2 05D1     		bne	.L181
1191:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3060              		.loc 1 1191 10 view .LVU1020
 3061 00d4 0120     		movs	r0, #1
 3062 00d6 0AE0     		b	.L165
 3063              	.L180:
1175:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3064              		.loc 1 1175 5 is_stmt 1 view .LVU1021
 3065 00d8 2046     		mov	r0, r4
 3066 00da FFF7FEFF 		bl	ETH_UpdateDescriptor
 3067              	.LVL223:
 3068 00de F5E7     		b	.L175
 3069              	.L181:
1183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3070              		.loc 1 1183 5 view .LVU1022
1183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3071              		.loc 1 1183 33 is_stmt 0 view .LVU1023
 3072 00e0 E36F     		ldr	r3, [r4, #124]
1183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3073              		.loc 1 1183 15 view .LVU1024
 3074 00e2 CAF80030 		str	r3, [r10]
1185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3075              		.loc 1 1185 5 is_stmt 1 view .LVU1025
1185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3076              		.loc 1 1185 31 is_stmt 0 view .LVU1026
 3077 00e6 0020     		movs	r0, #0
 3078 00e8 E067     		str	r0, [r4, #124]
1187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 149


 3079              		.loc 1 1187 5 is_stmt 1 view .LVU1027
1187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3080              		.loc 1 1187 12 is_stmt 0 view .LVU1028
 3081 00ea 00E0     		b	.L165
 3082              	.LVL224:
 3083              	.L176:
1106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3084              		.loc 1 1106 12 view .LVU1029
 3085 00ec 0120     		movs	r0, #1
 3086              	.LVL225:
 3087              	.L165:
1192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3088              		.loc 1 1192 1 view .LVU1030
 3089 00ee BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
1192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3090              		.loc 1 1192 1 view .LVU1031
 3091              		.cfi_endproc
 3092              	.LFE249:
 3094              		.section	.text.HAL_ETH_RegisterRxAllocateCallback,"ax",%progbits
 3095              		.align	1
 3096              		.global	HAL_ETH_RegisterRxAllocateCallback
 3097              		.syntax unified
 3098              		.thumb
 3099              		.thumb_func
 3100              		.fpu fpv4-sp-d16
 3102              	HAL_ETH_RegisterRxAllocateCallback:
 3103              	.LVL226:
 3104              	.LFB251:
1285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
 3105              		.loc 1 1285 1 is_stmt 1 view -0
 3106              		.cfi_startproc
 3107              		@ args = 0, pretend = 0, frame = 0
 3108              		@ frame_needed = 0, uses_anonymous_args = 0
 3109              		@ link register save eliminated.
1286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3110              		.loc 1 1286 3 view .LVU1033
1286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3111              		.loc 1 1286 6 is_stmt 0 view .LVU1034
 3112 0000 19B1     		cbz	r1, .L184
1293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3113              		.loc 1 1293 3 is_stmt 1 view .LVU1035
1293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3114              		.loc 1 1293 28 is_stmt 0 view .LVU1036
 3115 0002 C0F8A010 		str	r1, [r0, #160]
1295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3116              		.loc 1 1295 3 is_stmt 1 view .LVU1037
1295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3117              		.loc 1 1295 10 is_stmt 0 view .LVU1038
 3118 0006 0020     		movs	r0, #0
 3119              	.LVL227:
1295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3120              		.loc 1 1295 10 view .LVU1039
 3121 0008 7047     		bx	lr
 3122              	.LVL228:
 3123              	.L184:
1289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3124              		.loc 1 1289 12 view .LVU1040
ARM GAS  /tmp/ccpY4ysx.s 			page 150


 3125 000a 0120     		movs	r0, #1
 3126              	.LVL229:
1296:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3127              		.loc 1 1296 1 view .LVU1041
 3128 000c 7047     		bx	lr
 3129              		.cfi_endproc
 3130              	.LFE251:
 3132              		.section	.text.HAL_ETH_UnRegisterRxAllocateCallback,"ax",%progbits
 3133              		.align	1
 3134              		.global	HAL_ETH_UnRegisterRxAllocateCallback
 3135              		.syntax unified
 3136              		.thumb
 3137              		.thumb_func
 3138              		.fpu fpv4-sp-d16
 3140              	HAL_ETH_UnRegisterRxAllocateCallback:
 3141              	.LVL230:
 3142              	.LFB252:
1305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3143              		.loc 1 1305 1 is_stmt 1 view -0
 3144              		.cfi_startproc
 3145              		@ args = 0, pretend = 0, frame = 0
 3146              		@ frame_needed = 0, uses_anonymous_args = 0
 3147              		@ link register save eliminated.
1307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3148              		.loc 1 1307 3 view .LVU1043
1307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3149              		.loc 1 1307 28 is_stmt 0 view .LVU1044
 3150 0000 024B     		ldr	r3, .L186
 3151 0002 C0F8A030 		str	r3, [r0, #160]
1309:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3152              		.loc 1 1309 3 is_stmt 1 view .LVU1045
1310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3153              		.loc 1 1310 1 is_stmt 0 view .LVU1046
 3154 0006 0020     		movs	r0, #0
 3155              	.LVL231:
1310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3156              		.loc 1 1310 1 view .LVU1047
 3157 0008 7047     		bx	lr
 3158              	.L187:
 3159 000a 00BF     		.align	2
 3160              	.L186:
 3161 000c 00000000 		.word	HAL_ETH_RxAllocateCallback
 3162              		.cfi_endproc
 3163              	.LFE252:
 3165              		.section	.text.HAL_ETH_RegisterRxLinkCallback,"ax",%progbits
 3166              		.align	1
 3167              		.global	HAL_ETH_RegisterRxLinkCallback
 3168              		.syntax unified
 3169              		.thumb
 3170              		.thumb_func
 3171              		.fpu fpv4-sp-d16
 3173              	HAL_ETH_RegisterRxLinkCallback:
 3174              	.LVL232:
 3175              	.LFB255:
1354:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (rxLinkCallback == NULL)
 3176              		.loc 1 1354 1 is_stmt 1 view -0
 3177              		.cfi_startproc
ARM GAS  /tmp/ccpY4ysx.s 			page 151


 3178              		@ args = 0, pretend = 0, frame = 0
 3179              		@ frame_needed = 0, uses_anonymous_args = 0
 3180              		@ link register save eliminated.
1355:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3181              		.loc 1 1355 3 view .LVU1049
1355:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3182              		.loc 1 1355 6 is_stmt 0 view .LVU1050
 3183 0000 19B1     		cbz	r1, .L190
1362:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3184              		.loc 1 1362 3 is_stmt 1 view .LVU1051
1362:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3185              		.loc 1 1362 24 is_stmt 0 view .LVU1052
 3186 0002 C0F8A410 		str	r1, [r0, #164]
1364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3187              		.loc 1 1364 3 is_stmt 1 view .LVU1053
1364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3188              		.loc 1 1364 10 is_stmt 0 view .LVU1054
 3189 0006 0020     		movs	r0, #0
 3190              	.LVL233:
1364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3191              		.loc 1 1364 10 view .LVU1055
 3192 0008 7047     		bx	lr
 3193              	.LVL234:
 3194              	.L190:
1358:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3195              		.loc 1 1358 12 view .LVU1056
 3196 000a 0120     		movs	r0, #1
 3197              	.LVL235:
1365:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3198              		.loc 1 1365 1 view .LVU1057
 3199 000c 7047     		bx	lr
 3200              		.cfi_endproc
 3201              	.LFE255:
 3203              		.section	.text.HAL_ETH_UnRegisterRxLinkCallback,"ax",%progbits
 3204              		.align	1
 3205              		.global	HAL_ETH_UnRegisterRxLinkCallback
 3206              		.syntax unified
 3207              		.thumb
 3208              		.thumb_func
 3209              		.fpu fpv4-sp-d16
 3211              	HAL_ETH_UnRegisterRxLinkCallback:
 3212              	.LVL236:
 3213              	.LFB256:
1374:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3214              		.loc 1 1374 1 is_stmt 1 view -0
 3215              		.cfi_startproc
 3216              		@ args = 0, pretend = 0, frame = 0
 3217              		@ frame_needed = 0, uses_anonymous_args = 0
 3218              		@ link register save eliminated.
1376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3219              		.loc 1 1376 3 view .LVU1059
1376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3220              		.loc 1 1376 24 is_stmt 0 view .LVU1060
 3221 0000 024B     		ldr	r3, .L192
 3222 0002 C0F8A430 		str	r3, [r0, #164]
1378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3223              		.loc 1 1378 3 is_stmt 1 view .LVU1061
ARM GAS  /tmp/ccpY4ysx.s 			page 152


1379:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3224              		.loc 1 1379 1 is_stmt 0 view .LVU1062
 3225 0006 0020     		movs	r0, #0
 3226              	.LVL237:
1379:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3227              		.loc 1 1379 1 view .LVU1063
 3228 0008 7047     		bx	lr
 3229              	.L193:
 3230 000a 00BF     		.align	2
 3231              	.L192:
 3232 000c 00000000 		.word	HAL_ETH_RxLinkCallback
 3233              		.cfi_endproc
 3234              	.LFE256:
 3236              		.section	.text.HAL_ETH_GetRxDataErrorCode,"ax",%progbits
 3237              		.align	1
 3238              		.global	HAL_ETH_GetRxDataErrorCode
 3239              		.syntax unified
 3240              		.thumb
 3241              		.thumb_func
 3242              		.fpu fpv4-sp-d16
 3244              	HAL_ETH_GetRxDataErrorCode:
 3245              	.LVL238:
 3246              	.LFB257:
1389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get error bits. */
 3247              		.loc 1 1389 1 is_stmt 1 view -0
 3248              		.cfi_startproc
 3249              		@ args = 0, pretend = 0, frame = 0
 3250              		@ frame_needed = 0, uses_anonymous_args = 0
 3251              		@ link register save eliminated.
1391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3252              		.loc 1 1391 3 view .LVU1065
1391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3253              		.loc 1 1391 17 is_stmt 0 view .LVU1066
 3254 0000 036F     		ldr	r3, [r0, #112]
 3255 0002 23F45C53 		bic	r3, r3, #14080
 3256 0006 23F02103 		bic	r3, r3, #33
 3257 000a 5B04     		lsls	r3, r3, #17
 3258 000c 5B0C     		lsrs	r3, r3, #17
1391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3259              		.loc 1 1391 15 view .LVU1067
 3260 000e 0B60     		str	r3, [r1]
1393:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3261              		.loc 1 1393 3 is_stmt 1 view .LVU1068
1394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3262              		.loc 1 1394 1 is_stmt 0 view .LVU1069
 3263 0010 0020     		movs	r0, #0
 3264              	.LVL239:
1394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3265              		.loc 1 1394 1 view .LVU1070
 3266 0012 7047     		bx	lr
 3267              		.cfi_endproc
 3268              	.LFE257:
 3270              		.section	.text.HAL_ETH_RegisterTxFreeCallback,"ax",%progbits
 3271              		.align	1
 3272              		.global	HAL_ETH_RegisterTxFreeCallback
 3273              		.syntax unified
 3274              		.thumb
ARM GAS  /tmp/ccpY4ysx.s 			page 153


 3275              		.thumb_func
 3276              		.fpu fpv4-sp-d16
 3278              	HAL_ETH_RegisterTxFreeCallback:
 3279              	.LVL240:
 3280              	.LFB258:
1404:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (txFreeCallback == NULL)
 3281              		.loc 1 1404 1 is_stmt 1 view -0
 3282              		.cfi_startproc
 3283              		@ args = 0, pretend = 0, frame = 0
 3284              		@ frame_needed = 0, uses_anonymous_args = 0
 3285              		@ link register save eliminated.
1405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3286              		.loc 1 1405 3 view .LVU1072
1405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3287              		.loc 1 1405 6 is_stmt 0 view .LVU1073
 3288 0000 19B1     		cbz	r1, .L197
1412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3289              		.loc 1 1412 3 is_stmt 1 view .LVU1074
1412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3290              		.loc 1 1412 24 is_stmt 0 view .LVU1075
 3291 0002 C0F8A810 		str	r1, [r0, #168]
1414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3292              		.loc 1 1414 3 is_stmt 1 view .LVU1076
1414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3293              		.loc 1 1414 10 is_stmt 0 view .LVU1077
 3294 0006 0020     		movs	r0, #0
 3295              	.LVL241:
1414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3296              		.loc 1 1414 10 view .LVU1078
 3297 0008 7047     		bx	lr
 3298              	.LVL242:
 3299              	.L197:
1408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3300              		.loc 1 1408 12 view .LVU1079
 3301 000a 0120     		movs	r0, #1
 3302              	.LVL243:
1415:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3303              		.loc 1 1415 1 view .LVU1080
 3304 000c 7047     		bx	lr
 3305              		.cfi_endproc
 3306              	.LFE258:
 3308              		.section	.text.HAL_ETH_UnRegisterTxFreeCallback,"ax",%progbits
 3309              		.align	1
 3310              		.global	HAL_ETH_UnRegisterTxFreeCallback
 3311              		.syntax unified
 3312              		.thumb
 3313              		.thumb_func
 3314              		.fpu fpv4-sp-d16
 3316              	HAL_ETH_UnRegisterTxFreeCallback:
 3317              	.LVL244:
 3318              	.LFB259:
1424:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3319              		.loc 1 1424 1 is_stmt 1 view -0
 3320              		.cfi_startproc
 3321              		@ args = 0, pretend = 0, frame = 0
 3322              		@ frame_needed = 0, uses_anonymous_args = 0
 3323              		@ link register save eliminated.
ARM GAS  /tmp/ccpY4ysx.s 			page 154


1426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3324              		.loc 1 1426 3 view .LVU1082
1426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3325              		.loc 1 1426 24 is_stmt 0 view .LVU1083
 3326 0000 024B     		ldr	r3, .L199
 3327 0002 C0F8A830 		str	r3, [r0, #168]
1428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3328              		.loc 1 1428 3 is_stmt 1 view .LVU1084
1429:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3329              		.loc 1 1429 1 is_stmt 0 view .LVU1085
 3330 0006 0020     		movs	r0, #0
 3331              	.LVL245:
1429:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3332              		.loc 1 1429 1 view .LVU1086
 3333 0008 7047     		bx	lr
 3334              	.L200:
 3335 000a 00BF     		.align	2
 3336              	.L199:
 3337 000c 00000000 		.word	HAL_ETH_TxFreeCallback
 3338              		.cfi_endproc
 3339              	.LFE259:
 3341              		.section	.text.HAL_ETH_ReleaseTxPacket,"ax",%progbits
 3342              		.align	1
 3343              		.global	HAL_ETH_ReleaseTxPacket
 3344              		.syntax unified
 3345              		.thumb
 3346              		.thumb_func
 3347              		.fpu fpv4-sp-d16
 3349              	HAL_ETH_ReleaseTxPacket:
 3350              	.LVL246:
 3351              	.LFB261:
1452:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3352              		.loc 1 1452 1 is_stmt 1 view -0
 3353              		.cfi_startproc
 3354              		@ args = 0, pretend = 0, frame = 0
 3355              		@ frame_needed = 0, uses_anonymous_args = 0
1452:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3356              		.loc 1 1452 1 is_stmt 0 view .LVU1088
 3357 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3358              	.LCFI28:
 3359              		.cfi_def_cfa_offset 24
 3360              		.cfi_offset 3, -24
 3361              		.cfi_offset 4, -20
 3362              		.cfi_offset 5, -16
 3363              		.cfi_offset 6, -12
 3364              		.cfi_offset 7, -8
 3365              		.cfi_offset 14, -4
 3366 0002 0646     		mov	r6, r0
1453:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 3367              		.loc 1 1453 3 is_stmt 1 view .LVU1089
 3368              	.LVL247:
1454:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3369              		.loc 1 1454 3 view .LVU1090
1454:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3370              		.loc 1 1454 12 is_stmt 0 view .LVU1091
 3371 0004 056C     		ldr	r5, [r0, #64]
 3372              	.LVL248:
ARM GAS  /tmp/ccpY4ysx.s 			page 155


1455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3373              		.loc 1 1455 3 is_stmt 1 view .LVU1092
1455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3374              		.loc 1 1455 12 is_stmt 0 view .LVU1093
 3375 0006 446C     		ldr	r4, [r0, #68]
 3376              	.LVL249:
1456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
 3377              		.loc 1 1456 3 is_stmt 1 view .LVU1094
1457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
 3378              		.loc 1 1457 3 view .LVU1095
1463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3379              		.loc 1 1463 3 view .LVU1096
1456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
 3380              		.loc 1 1456 11 is_stmt 0 view .LVU1097
 3381 0008 0127     		movs	r7, #1
1463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3382              		.loc 1 1463 9 view .LVU1098
 3383 000a 11E0     		b	.L202
 3384              	.LVL250:
 3385              	.L203:
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3386              		.loc 1 1471 7 is_stmt 1 view .LVU1099
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3387              		.loc 1 1471 7 view .LVU1100
 3388 000c 631C     		adds	r3, r4, #1
 3389              	.LVL251:
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3390              		.loc 1 1471 7 view .LVU1101
 3391 000e 032B     		cmp	r3, #3
 3392 0010 22D9     		bls	.L209
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3393              		.loc 1 1471 7 discriminator 1 view .LVU1102
 3394 0012 033C     		subs	r4, r4, #3
 3395              	.LVL252:
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3396              		.loc 1 1471 7 is_stmt 0 discriminator 1 view .LVU1103
 3397 0014 0CE0     		b	.L202
 3398              	.L204:
1516:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3399              		.loc 1 1516 9 is_stmt 1 view .LVU1104
 3400 0016 FFF7FEFF 		bl	HAL_ETH_TxFreeCallback
 3401              	.LVL253:
1520:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3402              		.loc 1 1520 9 view .LVU1105
1520:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3403              		.loc 1 1520 43 is_stmt 0 view .LVU1106
 3404 001a 231D     		adds	r3, r4, #4
 3405 001c 06EB8303 		add	r3, r6, r3, lsl #2
 3406 0020 0022     		movs	r2, #0
 3407 0022 DA61     		str	r2, [r3, #28]
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3408              		.loc 1 1523 9 is_stmt 1 view .LVU1107
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3409              		.loc 1 1523 9 view .LVU1108
 3410 0024 631C     		adds	r3, r4, #1
 3411              	.LVL254:
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
ARM GAS  /tmp/ccpY4ysx.s 			page 156


 3412              		.loc 1 1523 9 view .LVU1109
 3413 0026 032B     		cmp	r3, #3
 3414 0028 14D9     		bls	.L210
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3415              		.loc 1 1523 9 discriminator 1 view .LVU1110
 3416 002a 033C     		subs	r4, r4, #3
 3417              	.LVL255:
 3418              	.L206:
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3419              		.loc 1 1523 9 discriminator 3 view .LVU1111
1524:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3420              		.loc 1 1524 9 discriminator 3 view .LVU1112
1524:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3421              		.loc 1 1524 37 is_stmt 0 discriminator 3 view .LVU1113
 3422 002c 3564     		str	r5, [r6, #64]
1525:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 3423              		.loc 1 1525 9 is_stmt 1 discriminator 3 view .LVU1114
1525:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 3424              		.loc 1 1525 37 is_stmt 0 discriminator 3 view .LVU1115
 3425 002e 7464     		str	r4, [r6, #68]
 3426              	.LVL256:
 3427              	.L202:
1463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3428              		.loc 1 1463 9 is_stmt 1 view .LVU1116
 3429 0030 A5B1     		cbz	r5, .L207
1463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3430              		.loc 1 1463 27 is_stmt 0 discriminator 1 view .LVU1117
 3431 0032 9FB1     		cbz	r7, .L207
1465:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     numOfBuf--;
 3432              		.loc 1 1465 5 is_stmt 1 view .LVU1118
 3433              	.LVL257:
1466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3434              		.loc 1 1466 5 view .LVU1119
1466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3435              		.loc 1 1466 13 is_stmt 0 view .LVU1120
 3436 0034 013D     		subs	r5, r5, #1
 3437              	.LVL258:
1468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3438              		.loc 1 1468 5 is_stmt 1 view .LVU1121
1468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3439              		.loc 1 1468 37 is_stmt 0 view .LVU1122
 3440 0036 231D     		adds	r3, r4, #4
 3441 0038 06EB8303 		add	r3, r6, r3, lsl #2
 3442 003c D869     		ldr	r0, [r3, #28]
1468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3443              		.loc 1 1468 8 view .LVU1123
 3444 003e 0028     		cmp	r0, #0
 3445 0040 E4D0     		beq	.L203
1475:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3446              		.loc 1 1475 5 is_stmt 1 view .LVU1124
1478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 3447              		.loc 1 1478 7 view .LVU1125
1478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 3448              		.loc 1 1478 22 is_stmt 0 view .LVU1126
 3449 0042 F268     		ldr	r2, [r6, #12]
1478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 3450              		.loc 1 1478 29 view .LVU1127
ARM GAS  /tmp/ccpY4ysx.s 			page 157


 3451 0044 04EB8403 		add	r3, r4, r4, lsl #2
 3452 0048 DB00     		lsls	r3, r3, #3
1478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 3453              		.loc 1 1478 34 view .LVU1128
 3454 004a D358     		ldr	r3, [r2, r3]
1478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       {
 3455              		.loc 1 1478 10 view .LVU1129
 3456 004c 002B     		cmp	r3, #0
 3457 004e E2DA     		bge	.L204
1530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 3458              		.loc 1 1530 21 view .LVU1130
 3459 0050 0027     		movs	r7, #0
 3460              	.LVL259:
1530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       }
 3461              		.loc 1 1530 21 view .LVU1131
 3462 0052 EDE7     		b	.L202
 3463              	.LVL260:
 3464              	.L210:
1523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3465              		.loc 1 1523 9 view .LVU1132
 3466 0054 1C46     		mov	r4, r3
 3467 0056 E9E7     		b	.L206
 3468              	.L209:
1471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3469              		.loc 1 1471 7 view .LVU1133
 3470 0058 1C46     		mov	r4, r3
 3471 005a E9E7     		b	.L202
 3472              	.LVL261:
 3473              	.L207:
1534:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3474              		.loc 1 1534 3 is_stmt 1 view .LVU1134
1535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3475              		.loc 1 1535 1 is_stmt 0 view .LVU1135
 3476 005c 0020     		movs	r0, #0
 3477 005e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
1535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3478              		.loc 1 1535 1 view .LVU1136
 3479              		.cfi_endproc
 3480              	.LFE261:
 3482              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 3483              		.align	1
 3484              		.weak	HAL_ETH_TxCpltCallback
 3485              		.syntax unified
 3486              		.thumb
 3487              		.thumb_func
 3488              		.fpu fpv4-sp-d16
 3490              	HAL_ETH_TxCpltCallback:
 3491              	.LVL262:
 3492              	.LFB263:
2063:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3493              		.loc 1 2063 1 is_stmt 1 view -0
 3494              		.cfi_startproc
 3495              		@ args = 0, pretend = 0, frame = 0
 3496              		@ frame_needed = 0, uses_anonymous_args = 0
 3497              		@ link register save eliminated.
2065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3498              		.loc 1 2065 3 view .LVU1138
ARM GAS  /tmp/ccpY4ysx.s 			page 158


2069:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3499              		.loc 1 2069 1 is_stmt 0 view .LVU1139
 3500 0000 7047     		bx	lr
 3501              		.cfi_endproc
 3502              	.LFE263:
 3504              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 3505              		.align	1
 3506              		.weak	HAL_ETH_RxCpltCallback
 3507              		.syntax unified
 3508              		.thumb
 3509              		.thumb_func
 3510              		.fpu fpv4-sp-d16
 3512              	HAL_ETH_RxCpltCallback:
 3513              	.LVL263:
 3514              	.LFB264:
2078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3515              		.loc 1 2078 1 is_stmt 1 view -0
 3516              		.cfi_startproc
 3517              		@ args = 0, pretend = 0, frame = 0
 3518              		@ frame_needed = 0, uses_anonymous_args = 0
 3519              		@ link register save eliminated.
2080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3520              		.loc 1 2080 3 view .LVU1141
2084:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3521              		.loc 1 2084 1 is_stmt 0 view .LVU1142
 3522 0000 7047     		bx	lr
 3523              		.cfi_endproc
 3524              	.LFE264:
 3526              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 3527              		.align	1
 3528              		.weak	HAL_ETH_ErrorCallback
 3529              		.syntax unified
 3530              		.thumb
 3531              		.thumb_func
 3532              		.fpu fpv4-sp-d16
 3534              	HAL_ETH_ErrorCallback:
 3535              	.LVL264:
 3536              	.LFB265:
2093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3537              		.loc 1 2093 1 is_stmt 1 view -0
 3538              		.cfi_startproc
 3539              		@ args = 0, pretend = 0, frame = 0
 3540              		@ frame_needed = 0, uses_anonymous_args = 0
 3541              		@ link register save eliminated.
2095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3542              		.loc 1 2095 3 view .LVU1144
2099:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3543              		.loc 1 2099 1 is_stmt 0 view .LVU1145
 3544 0000 7047     		bx	lr
 3545              		.cfi_endproc
 3546              	.LFE265:
 3548              		.section	.text.HAL_ETH_PMTCallback,"ax",%progbits
 3549              		.align	1
 3550              		.weak	HAL_ETH_PMTCallback
 3551              		.syntax unified
 3552              		.thumb
 3553              		.thumb_func
ARM GAS  /tmp/ccpY4ysx.s 			page 159


 3554              		.fpu fpv4-sp-d16
 3556              	HAL_ETH_PMTCallback:
 3557              	.LVL265:
 3558              	.LFB266:
2108:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3559              		.loc 1 2108 1 is_stmt 1 view -0
 3560              		.cfi_startproc
 3561              		@ args = 0, pretend = 0, frame = 0
 3562              		@ frame_needed = 0, uses_anonymous_args = 0
 3563              		@ link register save eliminated.
2110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3564              		.loc 1 2110 3 view .LVU1147
2114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3565              		.loc 1 2114 1 is_stmt 0 view .LVU1148
 3566 0000 7047     		bx	lr
 3567              		.cfi_endproc
 3568              	.LFE266:
 3570              		.section	.text.HAL_ETH_WakeUpCallback,"ax",%progbits
 3571              		.align	1
 3572              		.weak	HAL_ETH_WakeUpCallback
 3573              		.syntax unified
 3574              		.thumb
 3575              		.thumb_func
 3576              		.fpu fpv4-sp-d16
 3578              	HAL_ETH_WakeUpCallback:
 3579              	.LVL266:
 3580              	.LFB267:
2124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3581              		.loc 1 2124 1 is_stmt 1 view -0
 3582              		.cfi_startproc
 3583              		@ args = 0, pretend = 0, frame = 0
 3584              		@ frame_needed = 0, uses_anonymous_args = 0
 3585              		@ link register save eliminated.
2126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3586              		.loc 1 2126 3 view .LVU1150
2130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3587              		.loc 1 2130 1 is_stmt 0 view .LVU1151
 3588 0000 7047     		bx	lr
 3589              		.cfi_endproc
 3590              	.LFE267:
 3592              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 3593              		.align	1
 3594              		.global	HAL_ETH_IRQHandler
 3595              		.syntax unified
 3596              		.thumb
 3597              		.thumb_func
 3598              		.fpu fpv4-sp-d16
 3600              	HAL_ETH_IRQHandler:
 3601              	.LVL267:
 3602              	.LFB262:
1951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 3603              		.loc 1 1951 1 is_stmt 1 view -0
 3604              		.cfi_startproc
 3605              		@ args = 0, pretend = 0, frame = 0
 3606              		@ frame_needed = 0, uses_anonymous_args = 0
1951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 3607              		.loc 1 1951 1 is_stmt 0 view .LVU1153
ARM GAS  /tmp/ccpY4ysx.s 			page 160


 3608 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3609              	.LCFI29:
 3610              		.cfi_def_cfa_offset 24
 3611              		.cfi_offset 4, -24
 3612              		.cfi_offset 5, -20
 3613              		.cfi_offset 6, -16
 3614              		.cfi_offset 7, -12
 3615              		.cfi_offset 8, -8
 3616              		.cfi_offset 14, -4
 3617 0004 0446     		mov	r4, r0
1952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 3618              		.loc 1 1952 3 is_stmt 1 view .LVU1154
1952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 3619              		.loc 1 1952 23 is_stmt 0 view .LVU1155
 3620 0006 0368     		ldr	r3, [r0]
1952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 3621              		.loc 1 1952 12 view .LVU1156
 3622 0008 D3F83880 		ldr	r8, [r3, #56]
 3623              	.LVL268:
1953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 3624              		.loc 1 1953 3 is_stmt 1 view .LVU1157
1953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 3625              		.loc 1 1953 12 is_stmt 0 view .LVU1158
 3626 000c 41F21402 		movw	r2, #4116
 3627 0010 9D58     		ldr	r5, [r3, r2]
 3628              	.LVL269:
1954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t exti_flag = READ_REG(EXTI->PR);
 3629              		.loc 1 1954 3 is_stmt 1 view .LVU1159
1954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t exti_flag = READ_REG(EXTI->PR);
 3630              		.loc 1 1954 12 is_stmt 0 view .LVU1160
 3631 0012 41F21C02 		movw	r2, #4124
 3632 0016 9E58     		ldr	r6, [r3, r2]
 3633              	.LVL270:
1955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3634              		.loc 1 1955 3 is_stmt 1 view .LVU1161
1955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3635              		.loc 1 1955 12 is_stmt 0 view .LVU1162
 3636 0018 374A     		ldr	r2, .L230
 3637 001a 5769     		ldr	r7, [r2, #20]
 3638              	.LVL271:
1958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3639              		.loc 1 1958 3 is_stmt 1 view .LVU1163
1958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3640              		.loc 1 1958 6 is_stmt 0 view .LVU1164
 3641 001c 15F0400F 		tst	r5, #64
 3642 0020 02D0     		beq	.L218
1958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3643              		.loc 1 1958 41 discriminator 1 view .LVU1165
 3644 0022 16F0400F 		tst	r6, #64
 3645 0026 36D1     		bne	.L226
 3646              	.LVL272:
 3647              	.L218:
1973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3648              		.loc 1 1973 3 is_stmt 1 view .LVU1166
1973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3649              		.loc 1 1973 6 is_stmt 0 view .LVU1167
 3650 0028 15F0010F 		tst	r5, #1
ARM GAS  /tmp/ccpY4ysx.s 			page 161


 3651 002c 02D0     		beq	.L219
1973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3652              		.loc 1 1973 41 discriminator 1 view .LVU1168
 3653 002e 16F0010F 		tst	r6, #1
 3654 0032 37D1     		bne	.L227
 3655              	.L219:
1988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3656              		.loc 1 1988 3 is_stmt 1 view .LVU1169
1988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3657              		.loc 1 1988 6 is_stmt 0 view .LVU1170
 3658 0034 15F4004F 		tst	r5, #32768
 3659 0038 25D0     		beq	.L220
1988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3660              		.loc 1 1988 42 discriminator 1 view .LVU1171
 3661 003a 16F4004F 		tst	r6, #32768
 3662 003e 22D0     		beq	.L220
1990:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* if fatal bus error occurred */
 3663              		.loc 1 1990 5 is_stmt 1 view .LVU1172
1990:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     /* if fatal bus error occurred */
 3664              		.loc 1 1990 21 is_stmt 0 view .LVU1173
 3665 0040 D4F88830 		ldr	r3, [r4, #136]
 3666 0044 43F00803 		orr	r3, r3, #8
 3667 0048 C4F88830 		str	r3, [r4, #136]
1992:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3668              		.loc 1 1992 5 is_stmt 1 view .LVU1174
1992:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3669              		.loc 1 1992 8 is_stmt 0 view .LVU1175
 3670 004c 15F4005F 		tst	r5, #8192
 3671 0050 32D0     		beq	.L221
1995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3672              		.loc 1 1995 7 is_stmt 1 view .LVU1176
1995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3673              		.loc 1 1995 28 is_stmt 0 view .LVU1177
 3674 0052 2368     		ldr	r3, [r4]
 3675 0054 41F21402 		movw	r2, #4116
 3676 0058 9A58     		ldr	r2, [r3, r2]
 3677 005a 22F07F42 		bic	r2, r2, #-16777216
 3678 005e 22F40102 		bic	r2, r2, #8454144
 3679 0062 22F45F42 		bic	r2, r2, #57088
 3680 0066 22F0FF02 		bic	r2, r2, #255
1995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3681              		.loc 1 1995 26 view .LVU1178
 3682 006a C4F88C20 		str	r2, [r4, #140]
1998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3683              		.loc 1 1998 7 is_stmt 1 view .LVU1179
 3684 006e 41F21C01 		movw	r1, #4124
 3685 0072 5A58     		ldr	r2, [r3, r1]
 3686 0074 22F4C032 		bic	r2, r2, #98304
 3687 0078 5A50     		str	r2, [r3, r1]
2001:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 3688              		.loc 1 2001 7 view .LVU1180
2001:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 3689              		.loc 1 2001 20 is_stmt 0 view .LVU1181
 3690 007a E023     		movs	r3, #224
 3691 007c C4F88430 		str	r3, [r4, #132]
 3692              	.L222:
2018:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
ARM GAS  /tmp/ccpY4ysx.s 			page 162


 3693              		.loc 1 2018 5 is_stmt 1 view .LVU1182
 3694 0080 2046     		mov	r0, r4
 3695 0082 FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 3696              	.LVL273:
 3697              	.L220:
2024:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3698              		.loc 1 2024 3 view .LVU1183
2024:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3699              		.loc 1 2024 6 is_stmt 0 view .LVU1184
 3700 0086 18F0080F 		tst	r8, #8
 3701 008a 20D1     		bne	.L228
 3702              	.L223:
2042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3703              		.loc 1 2042 3 is_stmt 1 view .LVU1185
2042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3704              		.loc 1 2042 6 is_stmt 0 view .LVU1186
 3705 008c 17F4002F 		tst	r7, #524288
 3706 0090 2AD1     		bne	.L229
 3707              	.L217:
2054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3708              		.loc 1 2054 1 view .LVU1187
 3709 0092 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3710              	.LVL274:
 3711              	.L226:
1961:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3712              		.loc 1 1961 5 is_stmt 1 view .LVU1188
 3713 0096 41F21402 		movw	r2, #4116
 3714 009a 1849     		ldr	r1, .L230+4
 3715 009c 9950     		str	r1, [r3, r2]
1968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3716              		.loc 1 1968 5 view .LVU1189
 3717 009e FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 3718              	.LVL275:
1968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3719              		.loc 1 1968 5 is_stmt 0 view .LVU1190
 3720 00a2 C1E7     		b	.L218
 3721              	.L227:
1976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3722              		.loc 1 1976 5 is_stmt 1 view .LVU1191
 3723 00a4 2268     		ldr	r2, [r4]
 3724 00a6 41F21403 		movw	r3, #4116
 3725 00aa 4FF00111 		mov	r1, #65537
 3726 00ae D150     		str	r1, [r2, r3]
1983:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3727              		.loc 1 1983 5 view .LVU1192
 3728 00b0 2046     		mov	r0, r4
 3729 00b2 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 3730              	.LVL276:
 3731 00b6 BDE7     		b	.L219
 3732              	.L221:
2006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3733              		.loc 1 2006 7 view .LVU1193
2006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3734              		.loc 1 2006 28 is_stmt 0 view .LVU1194
 3735 00b8 2168     		ldr	r1, [r4]
 3736 00ba 41F21402 		movw	r2, #4116
 3737 00be 8B58     		ldr	r3, [r1, r2]
ARM GAS  /tmp/ccpY4ysx.s 			page 163


 3738 00c0 48F28060 		movw	r0, #34432
 3739 00c4 0340     		ands	r3, r3, r0
2006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3740              		.loc 1 2006 26 view .LVU1195
 3741 00c6 C4F88C30 		str	r3, [r4, #140]
2010:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3742              		.loc 1 2010 7 is_stmt 1 view .LVU1196
 3743 00ca 8850     		str	r0, [r1, r2]
 3744 00cc D8E7     		b	.L222
 3745              	.L228:
2027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3746              		.loc 1 2027 5 view .LVU1197
2027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3747              		.loc 1 2027 28 is_stmt 0 view .LVU1198
 3748 00ce 2368     		ldr	r3, [r4]
 3749 00d0 DB6A     		ldr	r3, [r3, #44]
 3750 00d2 03F06003 		and	r3, r3, #96
2027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3751              		.loc 1 2027 26 view .LVU1199
 3752 00d6 C4F89430 		str	r3, [r4, #148]
2034:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3753              		.loc 1 2034 5 is_stmt 1 view .LVU1200
 3754 00da 2046     		mov	r0, r4
 3755 00dc FFF7FEFF 		bl	HAL_ETH_PMTCallback
 3756              	.LVL277:
2037:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3757              		.loc 1 2037 5 view .LVU1201
2037:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3758              		.loc 1 2037 26 is_stmt 0 view .LVU1202
 3759 00e0 0023     		movs	r3, #0
 3760 00e2 C4F89430 		str	r3, [r4, #148]
 3761 00e6 D1E7     		b	.L223
 3762              	.L229:
2045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 3763              		.loc 1 2045 5 is_stmt 1 view .LVU1203
 3764 00e8 034B     		ldr	r3, .L230
 3765 00ea 4FF40022 		mov	r2, #524288
 3766 00ee 5A61     		str	r2, [r3, #20]
2051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3767              		.loc 1 2051 5 view .LVU1204
 3768 00f0 2046     		mov	r0, r4
 3769 00f2 FFF7FEFF 		bl	HAL_ETH_WakeUpCallback
 3770              	.LVL278:
2054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3771              		.loc 1 2054 1 is_stmt 0 view .LVU1205
 3772 00f6 CCE7     		b	.L217
 3773              	.L231:
 3774              		.align	2
 3775              	.L230:
 3776 00f8 003C0140 		.word	1073822720
 3777 00fc 40000100 		.word	65600
 3778              		.cfi_endproc
 3779              	.LFE262:
 3781              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 3782              		.align	1
 3783              		.global	HAL_ETH_ReadPHYRegister
 3784              		.syntax unified
ARM GAS  /tmp/ccpY4ysx.s 			page 164


 3785              		.thumb
 3786              		.thumb_func
 3787              		.fpu fpv4-sp-d16
 3789              	HAL_ETH_ReadPHYRegister:
 3790              	.LVL279:
 3791              	.LFB268:
2143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3792              		.loc 1 2143 1 is_stmt 1 view -0
 3793              		.cfi_startproc
 3794              		@ args = 0, pretend = 0, frame = 0
 3795              		@ frame_needed = 0, uses_anonymous_args = 0
2143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3796              		.loc 1 2143 1 is_stmt 0 view .LVU1207
 3797 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3798              	.LCFI30:
 3799              		.cfi_def_cfa_offset 24
 3800              		.cfi_offset 3, -24
 3801              		.cfi_offset 4, -20
 3802              		.cfi_offset 5, -16
 3803              		.cfi_offset 6, -12
 3804              		.cfi_offset 7, -8
 3805              		.cfi_offset 14, -4
 3806 0002 0546     		mov	r5, r0
 3807 0004 1E46     		mov	r6, r3
2144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 3808              		.loc 1 2144 3 is_stmt 1 view .LVU1208
2145:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3809              		.loc 1 2145 3 view .LVU1209
2148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3810              		.loc 1 2148 3 view .LVU1210
2148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3811              		.loc 1 2148 17 is_stmt 0 view .LVU1211
 3812 0006 0068     		ldr	r0, [r0]
 3813              	.LVL280:
2148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3814              		.loc 1 2148 11 view .LVU1212
 3815 0008 0369     		ldr	r3, [r0, #16]
 3816              	.LVL281:
2151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3817              		.loc 1 2151 3 is_stmt 1 view .LVU1213
2151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3818              		.loc 1 2151 11 is_stmt 0 view .LVU1214
 3819 000a 03F01C03 		and	r3, r3, #28
 3820              	.LVL282:
2154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3821              		.loc 1 2154 3 is_stmt 1 view .LVU1215
2154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3822              		.loc 1 2154 24 is_stmt 0 view .LVU1216
 3823 000e C902     		lsls	r1, r1, #11
 3824              	.LVL283:
2154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3825              		.loc 1 2154 32 view .LVU1217
 3826 0010 8CB2     		uxth	r4, r1
2154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3827              		.loc 1 2154 11 view .LVU1218
 3828 0012 44EA0301 		orr	r1, r4, r3
 3829              	.LVL284:
ARM GAS  /tmp/ccpY4ysx.s 			page 165


2155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3830              		.loc 1 2155 3 is_stmt 1 view .LVU1219
2155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3831              		.loc 1 2155 33 is_stmt 0 view .LVU1220
 3832 0016 9401     		lsls	r4, r2, #6
2155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3833              		.loc 1 2155 40 view .LVU1221
 3834 0018 04F4F864 		and	r4, r4, #1984
 3835              	.LVL285:
2156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3836              		.loc 1 2156 3 is_stmt 1 view .LVU1222
2156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3837              		.loc 1 2156 11 is_stmt 0 view .LVU1223
 3838 001c 0C43     		orrs	r4, r4, r1
 3839              	.LVL286:
2157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3840              		.loc 1 2157 3 is_stmt 1 view .LVU1224
2157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3841              		.loc 1 2157 11 is_stmt 0 view .LVU1225
 3842 001e 44F00104 		orr	r4, r4, #1
 3843              	.LVL287:
2160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3844              		.loc 1 2160 3 is_stmt 1 view .LVU1226
2160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3845              		.loc 1 2160 28 is_stmt 0 view .LVU1227
 3846 0022 0461     		str	r4, [r0, #16]
2163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3847              		.loc 1 2163 3 is_stmt 1 view .LVU1228
2163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3848              		.loc 1 2163 15 is_stmt 0 view .LVU1229
 3849 0024 FFF7FEFF 		bl	HAL_GetTick
 3850              	.LVL288:
2163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3851              		.loc 1 2163 15 view .LVU1230
 3852 0028 0746     		mov	r7, r0
 3853              	.LVL289:
2166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3854              		.loc 1 2166 3 is_stmt 1 view .LVU1231
 3855              	.L233:
2166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3856              		.loc 1 2166 9 view .LVU1232
 3857 002a 14F0010F 		tst	r4, #1
 3858 002e 08D0     		beq	.L238
2169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3859              		.loc 1 2169 5 view .LVU1233
2169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3860              		.loc 1 2169 10 is_stmt 0 view .LVU1234
 3861 0030 FFF7FEFF 		bl	HAL_GetTick
 3862              	.LVL290:
2169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3863              		.loc 1 2169 24 view .LVU1235
 3864 0034 C01B     		subs	r0, r0, r7
2169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3865              		.loc 1 2169 8 view .LVU1236
 3866 0036 B0F5803F 		cmp	r0, #65536
 3867 003a 08D2     		bcs	.L236
2174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 166


 3868              		.loc 1 2174 5 is_stmt 1 view .LVU1237
2174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3869              		.loc 1 2174 19 is_stmt 0 view .LVU1238
 3870 003c 2B68     		ldr	r3, [r5]
2174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3871              		.loc 1 2174 13 view .LVU1239
 3872 003e 1C69     		ldr	r4, [r3, #16]
 3873              	.LVL291:
2174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3874              		.loc 1 2174 13 view .LVU1240
 3875 0040 F3E7     		b	.L233
 3876              	.L238:
2178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3877              		.loc 1 2178 3 is_stmt 1 view .LVU1241
2178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3878              		.loc 1 2178 31 is_stmt 0 view .LVU1242
 3879 0042 2B68     		ldr	r3, [r5]
2178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3880              		.loc 1 2178 41 view .LVU1243
 3881 0044 5B69     		ldr	r3, [r3, #20]
2178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3882              		.loc 1 2178 14 view .LVU1244
 3883 0046 9BB2     		uxth	r3, r3
 3884 0048 3360     		str	r3, [r6]
2180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3885              		.loc 1 2180 3 is_stmt 1 view .LVU1245
2180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3886              		.loc 1 2180 10 is_stmt 0 view .LVU1246
 3887 004a 0020     		movs	r0, #0
 3888              	.L234:
2181:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3889              		.loc 1 2181 1 view .LVU1247
 3890 004c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3891              	.LVL292:
 3892              	.L236:
2171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 3893              		.loc 1 2171 14 view .LVU1248
 3894 004e 0120     		movs	r0, #1
 3895 0050 FCE7     		b	.L234
 3896              		.cfi_endproc
 3897              	.LFE268:
 3899              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 3900              		.align	1
 3901              		.global	HAL_ETH_WritePHYRegister
 3902              		.syntax unified
 3903              		.thumb
 3904              		.thumb_func
 3905              		.fpu fpv4-sp-d16
 3907              	HAL_ETH_WritePHYRegister:
 3908              	.LVL293:
 3909              	.LFB269:
2194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3910              		.loc 1 2194 1 is_stmt 1 view -0
 3911              		.cfi_startproc
 3912              		@ args = 0, pretend = 0, frame = 0
 3913              		@ frame_needed = 0, uses_anonymous_args = 0
2194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
ARM GAS  /tmp/ccpY4ysx.s 			page 167


 3914              		.loc 1 2194 1 is_stmt 0 view .LVU1250
 3915 0000 70B5     		push	{r4, r5, r6, lr}
 3916              	.LCFI31:
 3917              		.cfi_def_cfa_offset 16
 3918              		.cfi_offset 4, -16
 3919              		.cfi_offset 5, -12
 3920              		.cfi_offset 6, -8
 3921              		.cfi_offset 14, -4
 3922 0002 0546     		mov	r5, r0
2195:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 3923              		.loc 1 2195 3 is_stmt 1 view .LVU1251
2196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3924              		.loc 1 2196 3 view .LVU1252
2199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3925              		.loc 1 2199 3 view .LVU1253
2199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3926              		.loc 1 2199 17 is_stmt 0 view .LVU1254
 3927 0004 0668     		ldr	r6, [r0]
2199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3928              		.loc 1 2199 11 view .LVU1255
 3929 0006 3069     		ldr	r0, [r6, #16]
 3930              	.LVL294:
2202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3931              		.loc 1 2202 3 is_stmt 1 view .LVU1256
2202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3932              		.loc 1 2202 11 is_stmt 0 view .LVU1257
 3933 0008 00F01C00 		and	r0, r0, #28
 3934              	.LVL295:
2205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3935              		.loc 1 2205 3 is_stmt 1 view .LVU1258
2205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3936              		.loc 1 2205 24 is_stmt 0 view .LVU1259
 3937 000c C902     		lsls	r1, r1, #11
 3938              	.LVL296:
2205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3939              		.loc 1 2205 32 view .LVU1260
 3940 000e 8CB2     		uxth	r4, r1
2205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3941              		.loc 1 2205 11 view .LVU1261
 3942 0010 44EA0001 		orr	r1, r4, r0
 3943              	.LVL297:
2206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3944              		.loc 1 2206 3 is_stmt 1 view .LVU1262
2206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3945              		.loc 1 2206 33 is_stmt 0 view .LVU1263
 3946 0014 9401     		lsls	r4, r2, #6
2206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3947              		.loc 1 2206 40 view .LVU1264
 3948 0016 04F4F864 		and	r4, r4, #1984
2206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3949              		.loc 1 2206 11 view .LVU1265
 3950 001a 0C43     		orrs	r4, r4, r1
 3951              	.LVL298:
2207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 3952              		.loc 1 2207 3 is_stmt 1 view .LVU1266
2208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3953              		.loc 1 2208 3 view .LVU1267
ARM GAS  /tmp/ccpY4ysx.s 			page 168


2208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3954              		.loc 1 2208 11 is_stmt 0 view .LVU1268
 3955 001c 44F00304 		orr	r4, r4, #3
 3956              	.LVL299:
2211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3957              		.loc 1 2211 3 is_stmt 1 view .LVU1269
 3958 0020 9BB2     		uxth	r3, r3
 3959              	.LVL300:
2211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3960              		.loc 1 2211 28 is_stmt 0 view .LVU1270
 3961 0022 7361     		str	r3, [r6, #20]
2214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3962              		.loc 1 2214 3 is_stmt 1 view .LVU1271
2214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3963              		.loc 1 2214 7 is_stmt 0 view .LVU1272
 3964 0024 2B68     		ldr	r3, [r5]
2214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3965              		.loc 1 2214 28 view .LVU1273
 3966 0026 1C61     		str	r4, [r3, #16]
2217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3967              		.loc 1 2217 3 is_stmt 1 view .LVU1274
2217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3968              		.loc 1 2217 15 is_stmt 0 view .LVU1275
 3969 0028 FFF7FEFF 		bl	HAL_GetTick
 3970              	.LVL301:
2217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 3971              		.loc 1 2217 15 view .LVU1276
 3972 002c 0646     		mov	r6, r0
 3973              	.LVL302:
2220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3974              		.loc 1 2220 3 is_stmt 1 view .LVU1277
 3975              	.L240:
2220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 3976              		.loc 1 2220 9 view .LVU1278
 3977 002e 14F0010F 		tst	r4, #1
 3978 0032 08D0     		beq	.L245
2223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3979              		.loc 1 2223 5 view .LVU1279
2223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3980              		.loc 1 2223 10 is_stmt 0 view .LVU1280
 3981 0034 FFF7FEFF 		bl	HAL_GetTick
 3982              	.LVL303:
2223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3983              		.loc 1 2223 24 view .LVU1281
 3984 0038 801B     		subs	r0, r0, r6
2223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     {
 3985              		.loc 1 2223 8 view .LVU1282
 3986 003a B0F5803F 		cmp	r0, #65536
 3987 003e 04D2     		bcs	.L243
2228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3988              		.loc 1 2228 5 is_stmt 1 view .LVU1283
2228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3989              		.loc 1 2228 19 is_stmt 0 view .LVU1284
 3990 0040 2B68     		ldr	r3, [r5]
2228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3991              		.loc 1 2228 13 view .LVU1285
 3992 0042 1C69     		ldr	r4, [r3, #16]
ARM GAS  /tmp/ccpY4ysx.s 			page 169


 3993              	.LVL304:
2228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 3994              		.loc 1 2228 13 view .LVU1286
 3995 0044 F3E7     		b	.L240
 3996              	.L245:
2231:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 3997              		.loc 1 2231 10 view .LVU1287
 3998 0046 0020     		movs	r0, #0
 3999              	.L241:
2232:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4000              		.loc 1 2232 1 view .LVU1288
 4001 0048 70BD     		pop	{r4, r5, r6, pc}
 4002              	.LVL305:
 4003              	.L243:
2225:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     }
 4004              		.loc 1 2225 14 view .LVU1289
 4005 004a 0120     		movs	r0, #1
 4006 004c FCE7     		b	.L241
 4007              		.cfi_endproc
 4008              	.LFE269:
 4010              		.section	.text.HAL_ETH_GetMACConfig,"ax",%progbits
 4011              		.align	1
 4012              		.global	HAL_ETH_GetMACConfig
 4013              		.syntax unified
 4014              		.thumb
 4015              		.thumb_func
 4016              		.fpu fpv4-sp-d16
 4018              	HAL_ETH_GetMACConfig:
 4019              	.LVL306:
 4020              	.LFB270:
2261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4021              		.loc 1 2261 1 is_stmt 1 view -0
 4022              		.cfi_startproc
 4023              		@ args = 0, pretend = 0, frame = 0
 4024              		@ frame_needed = 0, uses_anonymous_args = 0
 4025              		@ link register save eliminated.
2262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4026              		.loc 1 2262 3 view .LVU1291
2262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4027              		.loc 1 2262 6 is_stmt 0 view .LVU1292
 4028 0000 0029     		cmp	r1, #0
 4029 0002 79D0     		beq	.L248
2268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4030              		.loc 1 2268 3 is_stmt 1 view .LVU1293
2268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4031              		.loc 1 2268 30 is_stmt 0 view .LVU1294
 4032 0004 0268     		ldr	r2, [r0]
 4033 0006 1268     		ldr	r2, [r2]
2268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4034              		.loc 1 2268 97 view .LVU1295
 4035 0008 C2F30012 		ubfx	r2, r2, #4, #1
2268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4036              		.loc 1 2268 26 view .LVU1296
 4037 000c 81F82820 		strb	r2, [r1, #40]
2269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 4038              		.loc 1 2269 3 is_stmt 1 view .LVU1297
2269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
ARM GAS  /tmp/ccpY4ysx.s 			page 170


 4039              		.loc 1 2269 27 is_stmt 0 view .LVU1298
 4040 0010 0268     		ldr	r2, [r0]
 4041 0012 1268     		ldr	r2, [r2]
 4042 0014 02F06002 		and	r2, r2, #96
2269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 4043              		.loc 1 2269 25 view .LVU1299
 4044 0018 4A62     		str	r2, [r1, #36]
2270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4045              		.loc 1 2270 3 is_stmt 1 view .LVU1300
2270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4046              		.loc 1 2270 34 is_stmt 0 view .LVU1301
 4047 001a 0268     		ldr	r2, [r0]
 4048 001c 1268     		ldr	r2, [r2]
2270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4049              		.loc 1 2270 102 view .LVU1302
 4050 001e 12F4007F 		tst	r2, #512
 4051 0022 0CBF     		ite	eq
 4052 0024 0122     		moveq	r2, #1
 4053 0026 0022     		movne	r2, #0
2270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4054              		.loc 1 2270 30 view .LVU1303
 4055 0028 81F82020 		strb	r2, [r1, #32]
2271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 4056              		.loc 1 2271 3 is_stmt 1 view .LVU1304
2271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 4057              		.loc 1 2271 43 is_stmt 0 view .LVU1305
 4058 002c 0268     		ldr	r2, [r0]
 4059 002e 1268     		ldr	r2, [r2]
2272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
 4060              		.loc 1 2272 50 view .LVU1306
 4061 0030 C2F30042 		ubfx	r2, r2, #16, #1
2271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 4062              		.loc 1 2271 39 view .LVU1307
 4063 0034 CA77     		strb	r2, [r1, #31]
2273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4064              		.loc 1 2273 3 is_stmt 1 view .LVU1308
2273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4065              		.loc 1 2273 27 is_stmt 0 view .LVU1309
 4066 0036 0268     		ldr	r2, [r0]
 4067 0038 1268     		ldr	r2, [r2]
2273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4068              		.loc 1 2273 97 view .LVU1310
 4069 003a 12F4005F 		tst	r2, #8192
 4070 003e 0CBF     		ite	eq
 4071 0040 0122     		moveq	r2, #1
 4072 0042 0022     		movne	r2, #0
2273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4073              		.loc 1 2273 23 view .LVU1311
 4074 0044 8A77     		strb	r2, [r1, #30]
2274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4075              		.loc 1 2274 3 is_stmt 1 view .LVU1312
2274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4076              		.loc 1 2274 29 is_stmt 0 view .LVU1313
 4077 0046 0268     		ldr	r2, [r0]
 4078 0048 1268     		ldr	r2, [r2]
2274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4079              		.loc 1 2274 97 view .LVU1314
ARM GAS  /tmp/ccpY4ysx.s 			page 171


 4080 004a C2F30032 		ubfx	r2, r2, #12, #1
2274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4081              		.loc 1 2274 25 view .LVU1315
 4082 004e 0A77     		strb	r2, [r1, #28]
2275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4083              		.loc 1 2275 3 is_stmt 1 view .LVU1316
2275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4084              		.loc 1 2275 25 is_stmt 0 view .LVU1317
 4085 0050 0268     		ldr	r2, [r0]
 4086 0052 1268     		ldr	r2, [r2]
 4087 0054 02F40062 		and	r2, r2, #2048
2275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4088              		.loc 1 2275 23 view .LVU1318
 4089 0058 8A61     		str	r2, [r1, #24]
2276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4090              		.loc 1 2276 3 is_stmt 1 view .LVU1319
2276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4091              		.loc 1 2276 20 is_stmt 0 view .LVU1320
 4092 005a 0268     		ldr	r2, [r0]
 4093 005c 1268     		ldr	r2, [r2]
 4094 005e 02F48042 		and	r2, r2, #16384
2276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4095              		.loc 1 2276 18 view .LVU1321
 4096 0062 4A61     		str	r2, [r1, #20]
2277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4097              		.loc 1 2277 3 is_stmt 1 view .LVU1322
2277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4098              		.loc 1 2277 23 is_stmt 0 view .LVU1323
 4099 0064 0268     		ldr	r2, [r0]
 4100 0066 1268     		ldr	r2, [r2]
2277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4101              		.loc 1 2277 92 view .LVU1324
 4102 0068 12F4800F 		tst	r2, #4194304
 4103 006c 0CBF     		ite	eq
 4104 006e 0122     		moveq	r2, #1
 4105 0070 0022     		movne	r2, #0
2277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4106              		.loc 1 2277 19 view .LVU1325
 4107 0072 4A74     		strb	r2, [r1, #17]
2278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4108              		.loc 1 2278 3 is_stmt 1 view .LVU1326
2278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4109              		.loc 1 2278 25 is_stmt 0 view .LVU1327
 4110 0074 0268     		ldr	r2, [r0]
 4111 0076 1268     		ldr	r2, [r2]
2278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4112              		.loc 1 2278 94 view .LVU1328
 4113 0078 12F4000F 		tst	r2, #8388608
 4114 007c 0CBF     		ite	eq
 4115 007e 0122     		moveq	r2, #1
 4116 0080 0022     		movne	r2, #0
2278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4117              		.loc 1 2278 21 view .LVU1329
 4118 0082 0A74     		strb	r2, [r1, #16]
2279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4119              		.loc 1 2279 3 is_stmt 1 view .LVU1330
2279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
ARM GAS  /tmp/ccpY4ysx.s 			page 172


 4120              		.loc 1 2279 37 is_stmt 0 view .LVU1331
 4121 0084 0268     		ldr	r2, [r0]
 4122 0086 1268     		ldr	r2, [r2]
2279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4123              		.loc 1 2279 106 view .LVU1332
 4124 0088 C2F3C012 		ubfx	r2, r2, #7, #1
2279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4125              		.loc 1 2279 33 view .LVU1333
 4126 008c CA73     		strb	r2, [r1, #15]
2280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4127              		.loc 1 2280 3 is_stmt 1 view .LVU1334
2280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4128              		.loc 1 2280 32 is_stmt 0 view .LVU1335
 4129 008e 0268     		ldr	r2, [r0]
 4130 0090 1268     		ldr	r2, [r2]
 4131 0092 02F46022 		and	r2, r2, #917504
2280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4132              		.loc 1 2280 30 view .LVU1336
 4133 0096 8A60     		str	r2, [r1, #8]
2281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4134              		.loc 1 2281 3 is_stmt 1 view .LVU1337
2281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4135              		.loc 1 2281 32 is_stmt 0 view .LVU1338
 4136 0098 0268     		ldr	r2, [r0]
 4137 009a 1268     		ldr	r2, [r2]
2281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4138              		.loc 1 2281 103 view .LVU1339
 4139 009c C2F38022 		ubfx	r2, r2, #10, #1
2281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4140              		.loc 1 2281 28 view .LVU1340
 4141 00a0 0A71     		strb	r2, [r1, #4]
2282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4142              		.loc 1 2282 3 is_stmt 1 view .LVU1341
2282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4143              		.loc 1 2282 35 is_stmt 0 view .LVU1342
 4144 00a2 0268     		ldr	r2, [r0]
 4145 00a4 1268     		ldr	r2, [r2]
2282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4146              		.loc 1 2282 106 view .LVU1343
 4147 00a6 C2F34062 		ubfx	r2, r2, #25, #1
2282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4148              		.loc 1 2282 31 view .LVU1344
 4149 00aa 8A73     		strb	r2, [r1, #14]
2284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4150              		.loc 1 2284 3 is_stmt 1 view .LVU1345
2284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4151              		.loc 1 2284 36 is_stmt 0 view .LVU1346
 4152 00ac 0268     		ldr	r2, [r0]
 4153 00ae 9269     		ldr	r2, [r2, #24]
2284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4154              		.loc 1 2284 107 view .LVU1347
 4155 00b0 C2F34002 		ubfx	r2, r2, #1, #1
2284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4156              		.loc 1 2284 32 view .LVU1348
 4157 00b4 81F85420 		strb	r2, [r1, #84]
2285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4158              		.loc 1 2285 3 is_stmt 1 view .LVU1349
ARM GAS  /tmp/ccpY4ysx.s 			page 173


2285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4159              		.loc 1 2285 32 is_stmt 0 view .LVU1350
 4160 00b8 0268     		ldr	r2, [r0]
 4161 00ba 9269     		ldr	r2, [r2, #24]
2285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4162              		.loc 1 2285 104 view .LVU1351
 4163 00bc 12F0800F 		tst	r2, #128
 4164 00c0 0CBF     		ite	eq
 4165 00c2 0122     		moveq	r2, #1
 4166 00c4 0022     		movne	r2, #0
2285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4167              		.loc 1 2285 28 view .LVU1352
 4168 00c6 81F84C20 		strb	r2, [r1, #76]
2286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4169              		.loc 1 2286 3 is_stmt 1 view .LVU1353
2286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4170              		.loc 1 2286 32 is_stmt 0 view .LVU1354
 4171 00ca 0268     		ldr	r2, [r0]
 4172 00cc 9269     		ldr	r2, [r2, #24]
 4173 00ce 02F03002 		and	r2, r2, #48
2286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4174              		.loc 1 2286 30 view .LVU1355
 4175 00d2 0A65     		str	r2, [r1, #80]
2287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4176              		.loc 1 2287 3 is_stmt 1 view .LVU1356
2287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4177              		.loc 1 2287 25 is_stmt 0 view .LVU1357
 4178 00d4 0268     		ldr	r2, [r0]
 4179 00d6 9269     		ldr	r2, [r2, #24]
2287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4180              		.loc 1 2287 73 view .LVU1358
 4181 00d8 120C     		lsrs	r2, r2, #16
2287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4182              		.loc 1 2287 22 view .LVU1359
 4183 00da 8A64     		str	r2, [r1, #72]
2288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4184              		.loc 1 2288 3 is_stmt 1 view .LVU1360
2288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4185              		.loc 1 2288 35 is_stmt 0 view .LVU1361
 4186 00dc 0268     		ldr	r2, [r0]
 4187 00de 9269     		ldr	r2, [r2, #24]
2288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4188              		.loc 1 2288 107 view .LVU1362
 4189 00e0 C2F38002 		ubfx	r2, r2, #2, #1
2288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4190              		.loc 1 2288 31 view .LVU1363
 4191 00e4 81F85620 		strb	r2, [r1, #86]
2289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4192              		.loc 1 2289 3 is_stmt 1 view .LVU1364
2289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4193              		.loc 1 2289 41 is_stmt 0 view .LVU1365
 4194 00e8 0268     		ldr	r2, [r0]
 4195 00ea 9269     		ldr	r2, [r2, #24]
2290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4196              		.loc 1 2290 48 view .LVU1366
 4197 00ec C2F3C002 		ubfx	r2, r2, #3, #1
2289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
ARM GAS  /tmp/ccpY4ysx.s 			page 174


 4198              		.loc 1 2289 37 view .LVU1367
 4199 00f0 81F85520 		strb	r2, [r1, #85]
2292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4200              		.loc 1 2292 3 is_stmt 1 view .LVU1368
2292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4201              		.loc 1 2292 10 is_stmt 0 view .LVU1369
 4202 00f4 0020     		movs	r0, #0
 4203              	.LVL307:
2292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4204              		.loc 1 2292 10 view .LVU1370
 4205 00f6 7047     		bx	lr
 4206              	.LVL308:
 4207              	.L248:
2264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4208              		.loc 1 2264 12 view .LVU1371
 4209 00f8 0120     		movs	r0, #1
 4210              	.LVL309:
2293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4211              		.loc 1 2293 1 view .LVU1372
 4212 00fa 7047     		bx	lr
 4213              		.cfi_endproc
 4214              	.LFE270:
 4216              		.section	.text.HAL_ETH_GetDMAConfig,"ax",%progbits
 4217              		.align	1
 4218              		.global	HAL_ETH_GetDMAConfig
 4219              		.syntax unified
 4220              		.thumb
 4221              		.thumb_func
 4222              		.fpu fpv4-sp-d16
 4224              	HAL_ETH_GetDMAConfig:
 4225              	.LVL310:
 4226              	.LFB271:
2304:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4227              		.loc 1 2304 1 is_stmt 1 view -0
 4228              		.cfi_startproc
 4229              		@ args = 0, pretend = 0, frame = 0
 4230              		@ frame_needed = 0, uses_anonymous_args = 0
 4231              		@ link register save eliminated.
2305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4232              		.loc 1 2305 3 view .LVU1374
2305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4233              		.loc 1 2305 6 is_stmt 0 view .LVU1375
 4234 0000 0B46     		mov	r3, r1
 4235 0002 0029     		cmp	r1, #0
 4236 0004 71D0     		beq	.L251
2310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
 4237              		.loc 1 2310 3 is_stmt 1 view .LVU1376
2310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
 4238              		.loc 1 2310 29 is_stmt 0 view .LVU1377
 4239 0006 0268     		ldr	r2, [r0]
 4240 0008 02F58052 		add	r2, r2, #4096
 4241 000c 1268     		ldr	r2, [r2]
 4242 000e 22F47F52 		bic	r2, r2, #16320
 4243 0012 22F03D02 		bic	r2, r2, #61
 4244 0016 1204     		lsls	r2, r2, #16
 4245 0018 120C     		lsrs	r2, r2, #16
2310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
ARM GAS  /tmp/ccpY4ysx.s 			page 175


 4246              		.loc 1 2310 27 view .LVU1378
 4247 001a 0A60     		str	r2, [r1]
2312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4248              		.loc 1 2312 3 is_stmt 1 view .LVU1379
2312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4249              		.loc 1 2312 36 is_stmt 0 view .LVU1380
 4250 001c 0268     		ldr	r2, [r0]
 4251 001e 02F58052 		add	r2, r2, #4096
 4252 0022 1268     		ldr	r2, [r2]
2312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4253              		.loc 1 2312 108 view .LVU1381
 4254 0024 C2F34062 		ubfx	r2, r2, #25, #1
2312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4255              		.loc 1 2312 32 view .LVU1382
 4256 0028 0A71     		strb	r2, [r1, #4]
2313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4257              		.loc 1 2313 3 is_stmt 1 view .LVU1383
2313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4258              		.loc 1 2313 24 is_stmt 0 view .LVU1384
 4259 002a 0268     		ldr	r2, [r0]
 4260 002c 02F58052 		add	r2, r2, #4096
 4261 0030 1268     		ldr	r2, [r2]
 4262 0032 22F07B42 		bic	r2, r2, #-83886080
 4263 0036 22F47E02 		bic	r2, r2, #16646144
 4264 003a 120C     		lsrs	r2, r2, #16
 4265 003c 1204     		lsls	r2, r2, #16
2313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4266              		.loc 1 2313 22 view .LVU1385
 4267 003e 8A60     		str	r2, [r1, #8]
2314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4268              		.loc 1 2314 3 is_stmt 1 view .LVU1386
2314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4269              		.loc 1 2314 31 is_stmt 0 view .LVU1387
 4270 0040 0268     		ldr	r2, [r0]
 4271 0042 02F58052 		add	r2, r2, #4096
 4272 0046 1268     		ldr	r2, [r2]
 4273 0048 02F4FC02 		and	r2, r2, #8257536
2314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4274              		.loc 1 2314 29 view .LVU1388
 4275 004c 8A61     		str	r2, [r1, #24]
2315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4276              		.loc 1 2315 3 is_stmt 1 view .LVU1389
2315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4277              		.loc 1 2315 31 is_stmt 0 view .LVU1390
 4278 004e 0268     		ldr	r2, [r0]
 4279 0050 02F58052 		add	r2, r2, #4096
 4280 0054 1268     		ldr	r2, [r2]
 4281 0056 02F47C52 		and	r2, r2, #16128
2315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4282              		.loc 1 2315 29 view .LVU1391
 4283 005a 0A61     		str	r2, [r1, #16]
2316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4284              		.loc 1 2316 3 is_stmt 1 view .LVU1392
2316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4285              		.loc 1 2316 41 is_stmt 0 view .LVU1393
 4286 005c 0268     		ldr	r2, [r0]
 4287 005e 02F58052 		add	r2, r2, #4096
ARM GAS  /tmp/ccpY4ysx.s 			page 176


 4288 0062 1268     		ldr	r2, [r2]
2316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4289              		.loc 1 2316 111 view .LVU1394
 4290 0064 C2F3C012 		ubfx	r2, r2, #7, #1
2316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4291              		.loc 1 2316 37 view .LVU1395
 4292 0068 81F82520 		strb	r2, [r1, #37]
2317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4293              		.loc 1 2317 3 is_stmt 1 view .LVU1396
2317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4294              		.loc 1 2317 35 is_stmt 0 view .LVU1397
 4295 006c 0268     		ldr	r2, [r0]
 4296 006e 02F58052 		add	r2, r2, #4096
 4297 0072 1268     		ldr	r2, [r2]
2317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4298              		.loc 1 2317 84 view .LVU1398
 4299 0074 C2F38402 		ubfx	r2, r2, #2, #5
2317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4300              		.loc 1 2317 33 view .LVU1399
 4301 0078 8A62     		str	r2, [r1, #40]
2319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4302              		.loc 1 2319 3 is_stmt 1 view .LVU1400
2319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4303              		.loc 1 2319 44 is_stmt 0 view .LVU1401
 4304 007a 0168     		ldr	r1, [r0]
 4305              	.LVL311:
2319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4306              		.loc 1 2319 44 view .LVU1402
 4307 007c 41F21802 		movw	r2, #4120
 4308 0080 8958     		ldr	r1, [r1, r2]
2320:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
 4309              		.loc 1 2320 95 view .LVU1403
 4310 0082 11F0806F 		tst	r1, #67108864
 4311 0086 0CBF     		ite	eq
 4312 0088 0121     		moveq	r1, #1
 4313 008a 0021     		movne	r1, #0
2319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4314              		.loc 1 2319 40 view .LVU1404
 4315 008c 1973     		strb	r1, [r3, #12]
2321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4316              		.loc 1 2321 3 is_stmt 1 view .LVU1405
2321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4317              		.loc 1 2321 36 is_stmt 0 view .LVU1406
 4318 008e 0168     		ldr	r1, [r0]
 4319 0090 8958     		ldr	r1, [r1, r2]
2321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4320              		.loc 1 2321 107 view .LVU1407
 4321 0092 C1F34061 		ubfx	r1, r1, #25, #1
2321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4322              		.loc 1 2321 32 view .LVU1408
 4323 0096 5973     		strb	r1, [r3, #13]
2322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4324              		.loc 1 2322 3 is_stmt 1 view .LVU1409
2322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4325              		.loc 1 2322 30 is_stmt 0 view .LVU1410
 4326 0098 0168     		ldr	r1, [r0]
 4327 009a 8958     		ldr	r1, [r1, r2]
ARM GAS  /tmp/ccpY4ysx.s 			page 177


2322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4328              		.loc 1 2322 102 view .LVU1411
 4329 009c 11F4801F 		tst	r1, #1048576
 4330 00a0 0CBF     		ite	eq
 4331 00a2 0121     		moveq	r1, #1
 4332 00a4 0021     		movne	r1, #0
2322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4333              		.loc 1 2322 26 view .LVU1412
 4334 00a6 5977     		strb	r1, [r3, #29]
2323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4335              		.loc 1 2323 3 is_stmt 1 view .LVU1413
2323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4336              		.loc 1 2323 37 is_stmt 0 view .LVU1414
 4337 00a8 0168     		ldr	r1, [r0]
 4338 00aa 8958     		ldr	r1, [r1, r2]
2323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4339              		.loc 1 2323 108 view .LVU1415
 4340 00ac C1F34051 		ubfx	r1, r1, #21, #1
2323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4341              		.loc 1 2323 33 view .LVU1416
 4342 00b0 9973     		strb	r1, [r3, #14]
2324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4343              		.loc 1 2324 3 is_stmt 1 view .LVU1417
2324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4344              		.loc 1 2324 39 is_stmt 0 view .LVU1418
 4345 00b2 0168     		ldr	r1, [r0]
 4346 00b4 8958     		ldr	r1, [r1, r2]
 4347 00b6 01F4E031 		and	r1, r1, #114688
2324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4348              		.loc 1 2324 37 view .LVU1419
 4349 00ba 5961     		str	r1, [r3, #20]
2325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4350              		.loc 1 2325 3 is_stmt 1 view .LVU1420
2325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4351              		.loc 1 2325 35 is_stmt 0 view .LVU1421
 4352 00bc 0168     		ldr	r1, [r0]
 4353 00be 8958     		ldr	r1, [r1, r2]
2325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4354              		.loc 1 2325 105 view .LVU1422
 4355 00c0 C1F3C011 		ubfx	r1, r1, #7, #1
2325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4356              		.loc 1 2325 31 view .LVU1423
 4357 00c4 1977     		strb	r1, [r3, #28]
2326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4358              		.loc 1 2326 3 is_stmt 1 view .LVU1424
2326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4359              		.loc 1 2326 44 is_stmt 0 view .LVU1425
 4360 00c6 0168     		ldr	r1, [r0]
 4361 00c8 8958     		ldr	r1, [r1, r2]
2327:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 4362              		.loc 1 2327 91 view .LVU1426
 4363 00ca C1F38011 		ubfx	r1, r1, #6, #1
2326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4364              		.loc 1 2326 40 view .LVU1427
 4365 00ce 9977     		strb	r1, [r3, #30]
2328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4366              		.loc 1 2328 3 is_stmt 1 view .LVU1428
ARM GAS  /tmp/ccpY4ysx.s 			page 178


2328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4367              		.loc 1 2328 38 is_stmt 0 view .LVU1429
 4368 00d0 0168     		ldr	r1, [r0]
 4369 00d2 8958     		ldr	r1, [r1, r2]
 4370 00d4 01F01801 		and	r1, r1, #24
2328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4371              		.loc 1 2328 36 view .LVU1430
 4372 00d8 1962     		str	r1, [r3, #32]
2329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4373              		.loc 1 2329 3 is_stmt 1 view .LVU1431
2329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4374              		.loc 1 2329 35 is_stmt 0 view .LVU1432
 4375 00da 0168     		ldr	r1, [r0]
 4376 00dc 8A58     		ldr	r2, [r1, r2]
2329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4377              		.loc 1 2329 105 view .LVU1433
 4378 00de C2F38002 		ubfx	r2, r2, #2, #1
2329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4379              		.loc 1 2329 31 view .LVU1434
 4380 00e2 83F82420 		strb	r2, [r3, #36]
2331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4381              		.loc 1 2331 3 is_stmt 1 view .LVU1435
2331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4382              		.loc 1 2331 10 is_stmt 0 view .LVU1436
 4383 00e6 0020     		movs	r0, #0
 4384              	.LVL312:
2331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4385              		.loc 1 2331 10 view .LVU1437
 4386 00e8 7047     		bx	lr
 4387              	.LVL313:
 4388              	.L251:
2307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4389              		.loc 1 2307 12 view .LVU1438
 4390 00ea 0120     		movs	r0, #1
 4391              	.LVL314:
2332:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4392              		.loc 1 2332 1 view .LVU1439
 4393 00ec 7047     		bx	lr
 4394              		.cfi_endproc
 4395              	.LFE271:
 4397              		.section	.text.HAL_ETH_SetMACConfig,"ax",%progbits
 4398              		.align	1
 4399              		.global	HAL_ETH_SetMACConfig
 4400              		.syntax unified
 4401              		.thumb
 4402              		.thumb_func
 4403              		.fpu fpv4-sp-d16
 4405              	HAL_ETH_SetMACConfig:
 4406              	.LVL315:
 4407              	.LFB272:
2343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4408              		.loc 1 2343 1 is_stmt 1 view -0
 4409              		.cfi_startproc
 4410              		@ args = 0, pretend = 0, frame = 0
 4411              		@ frame_needed = 0, uses_anonymous_args = 0
2344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4412              		.loc 1 2344 3 view .LVU1441
ARM GAS  /tmp/ccpY4ysx.s 			page 179


2344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4413              		.loc 1 2344 6 is_stmt 0 view .LVU1442
 4414 0000 51B1     		cbz	r1, .L254
2343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4415              		.loc 1 2343 1 view .LVU1443
 4416 0002 08B5     		push	{r3, lr}
 4417              	.LCFI32:
 4418              		.cfi_def_cfa_offset 8
 4419              		.cfi_offset 3, -8
 4420              		.cfi_offset 14, -4
2349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4421              		.loc 1 2349 3 is_stmt 1 view .LVU1444
2349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4422              		.loc 1 2349 11 is_stmt 0 view .LVU1445
 4423 0004 D0F88430 		ldr	r3, [r0, #132]
2349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4424              		.loc 1 2349 6 view .LVU1446
 4425 0008 102B     		cmp	r3, #16
 4426 000a 01D0     		beq	.L260
2357:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4427              		.loc 1 2357 12 view .LVU1447
 4428 000c 0120     		movs	r0, #1
 4429              	.LVL316:
 4430              	.L253:
2359:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4431              		.loc 1 2359 1 view .LVU1448
 4432 000e 08BD     		pop	{r3, pc}
 4433              	.LVL317:
 4434              	.L260:
2351:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4435              		.loc 1 2351 5 is_stmt 1 view .LVU1449
 4436 0010 FFF7FEFF 		bl	ETH_SetMACConfig
 4437              	.LVL318:
2353:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4438              		.loc 1 2353 5 view .LVU1450
2353:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4439              		.loc 1 2353 12 is_stmt 0 view .LVU1451
 4440 0014 0020     		movs	r0, #0
 4441 0016 FAE7     		b	.L253
 4442              	.LVL319:
 4443              	.L254:
 4444              	.LCFI33:
 4445              		.cfi_def_cfa_offset 0
 4446              		.cfi_restore 3
 4447              		.cfi_restore 14
2346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4448              		.loc 1 2346 12 view .LVU1452
 4449 0018 0120     		movs	r0, #1
 4450              	.LVL320:
2359:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4451              		.loc 1 2359 1 view .LVU1453
 4452 001a 7047     		bx	lr
 4453              		.cfi_endproc
 4454              	.LFE272:
 4456              		.section	.text.HAL_ETH_SetDMAConfig,"ax",%progbits
 4457              		.align	1
 4458              		.global	HAL_ETH_SetDMAConfig
ARM GAS  /tmp/ccpY4ysx.s 			page 180


 4459              		.syntax unified
 4460              		.thumb
 4461              		.thumb_func
 4462              		.fpu fpv4-sp-d16
 4464              	HAL_ETH_SetDMAConfig:
 4465              	.LVL321:
 4466              	.LFB273:
2370:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4467              		.loc 1 2370 1 is_stmt 1 view -0
 4468              		.cfi_startproc
 4469              		@ args = 0, pretend = 0, frame = 0
 4470              		@ frame_needed = 0, uses_anonymous_args = 0
2371:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4471              		.loc 1 2371 3 view .LVU1455
2371:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4472              		.loc 1 2371 6 is_stmt 0 view .LVU1456
 4473 0000 51B1     		cbz	r1, .L263
2370:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4474              		.loc 1 2370 1 view .LVU1457
 4475 0002 08B5     		push	{r3, lr}
 4476              	.LCFI34:
 4477              		.cfi_def_cfa_offset 8
 4478              		.cfi_offset 3, -8
 4479              		.cfi_offset 14, -4
2376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4480              		.loc 1 2376 3 is_stmt 1 view .LVU1458
2376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4481              		.loc 1 2376 11 is_stmt 0 view .LVU1459
 4482 0004 D0F88430 		ldr	r3, [r0, #132]
2376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4483              		.loc 1 2376 6 view .LVU1460
 4484 0008 102B     		cmp	r3, #16
 4485 000a 01D0     		beq	.L269
2384:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4486              		.loc 1 2384 12 view .LVU1461
 4487 000c 0120     		movs	r0, #1
 4488              	.LVL322:
 4489              	.L262:
2386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4490              		.loc 1 2386 1 view .LVU1462
 4491 000e 08BD     		pop	{r3, pc}
 4492              	.LVL323:
 4493              	.L269:
2378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4494              		.loc 1 2378 5 is_stmt 1 view .LVU1463
 4495 0010 FFF7FEFF 		bl	ETH_SetDMAConfig
 4496              	.LVL324:
2380:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4497              		.loc 1 2380 5 view .LVU1464
2380:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4498              		.loc 1 2380 12 is_stmt 0 view .LVU1465
 4499 0014 0020     		movs	r0, #0
 4500 0016 FAE7     		b	.L262
 4501              	.LVL325:
 4502              	.L263:
 4503              	.LCFI35:
 4504              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccpY4ysx.s 			page 181


 4505              		.cfi_restore 3
 4506              		.cfi_restore 14
2373:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4507              		.loc 1 2373 12 view .LVU1466
 4508 0018 0120     		movs	r0, #1
 4509              	.LVL326:
2386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4510              		.loc 1 2386 1 view .LVU1467
 4511 001a 7047     		bx	lr
 4512              		.cfi_endproc
 4513              	.LFE273:
 4515              		.section	.text.HAL_ETH_SetMDIOClockRange,"ax",%progbits
 4516              		.align	1
 4517              		.global	HAL_ETH_SetMDIOClockRange
 4518              		.syntax unified
 4519              		.thumb
 4520              		.thumb_func
 4521              		.fpu fpv4-sp-d16
 4523              	HAL_ETH_SetMDIOClockRange:
 4524              	.LVL327:
 4525              	.LFB274:
2395:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
 4526              		.loc 1 2395 1 is_stmt 1 view -0
 4527              		.cfi_startproc
 4528              		@ args = 0, pretend = 0, frame = 0
 4529              		@ frame_needed = 0, uses_anonymous_args = 0
2395:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
 4530              		.loc 1 2395 1 is_stmt 0 view .LVU1469
 4531 0000 38B5     		push	{r3, r4, r5, lr}
 4532              	.LCFI36:
 4533              		.cfi_def_cfa_offset 16
 4534              		.cfi_offset 3, -16
 4535              		.cfi_offset 4, -12
 4536              		.cfi_offset 5, -8
 4537              		.cfi_offset 14, -4
 4538 0002 0546     		mov	r5, r0
2396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
 4539              		.loc 1 2396 3 is_stmt 1 view .LVU1470
2397:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4540              		.loc 1 2397 3 view .LVU1471
2400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4541              		.loc 1 2400 3 view .LVU1472
2400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4542              		.loc 1 2400 17 is_stmt 0 view .LVU1473
 4543 0004 0368     		ldr	r3, [r0]
2400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4544              		.loc 1 2400 10 view .LVU1474
 4545 0006 1C69     		ldr	r4, [r3, #16]
 4546              	.LVL328:
2402:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4547              		.loc 1 2402 3 is_stmt 1 view .LVU1475
2402:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4548              		.loc 1 2402 10 is_stmt 0 view .LVU1476
 4549 0008 24F01C04 		bic	r4, r4, #28
 4550              	.LVL329:
2405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4551              		.loc 1 2405 3 is_stmt 1 view .LVU1477
ARM GAS  /tmp/ccpY4ysx.s 			page 182


2405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4552              		.loc 1 2405 10 is_stmt 0 view .LVU1478
 4553 000c FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4554              	.LVL330:
2408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4555              		.loc 1 2408 3 is_stmt 1 view .LVU1479
2408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4556              		.loc 1 2408 6 is_stmt 0 view .LVU1480
 4557 0010 0C4B     		ldr	r3, .L276
 4558 0012 9842     		cmp	r0, r3
 4559 0014 04D8     		bhi	.L271
2411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4560              		.loc 1 2411 5 is_stmt 1 view .LVU1481
2411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4561              		.loc 1 2411 12 is_stmt 0 view .LVU1482
 4562 0016 44F00804 		orr	r4, r4, #8
 4563              	.LVL331:
 4564              	.L272:
2435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4565              		.loc 1 2435 3 is_stmt 1 view .LVU1483
2435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4566              		.loc 1 2435 8 is_stmt 0 view .LVU1484
 4567 001a 2B68     		ldr	r3, [r5]
2435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4568              		.loc 1 2435 30 view .LVU1485
 4569 001c 1C61     		str	r4, [r3, #16]
2436:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4570              		.loc 1 2436 1 view .LVU1486
 4571 001e 38BD     		pop	{r3, r4, r5, pc}
 4572              	.LVL332:
 4573              	.L271:
2413:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4574              		.loc 1 2413 8 is_stmt 1 view .LVU1487
2413:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4575              		.loc 1 2413 11 is_stmt 0 view .LVU1488
 4576 0020 094B     		ldr	r3, .L276+4
 4577 0022 9842     		cmp	r0, r3
 4578 0024 02D2     		bcs	.L273
2416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4579              		.loc 1 2416 5 is_stmt 1 view .LVU1489
2416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4580              		.loc 1 2416 12 is_stmt 0 view .LVU1490
 4581 0026 44F00C04 		orr	r4, r4, #12
 4582              	.LVL333:
2416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4583              		.loc 1 2416 12 view .LVU1491
 4584 002a F6E7     		b	.L272
 4585              	.L273:
2418:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4586              		.loc 1 2418 8 is_stmt 1 view .LVU1492
2418:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4587              		.loc 1 2418 11 is_stmt 0 view .LVU1493
 4588 002c 074B     		ldr	r3, .L276+8
 4589 002e 9842     		cmp	r0, r3
 4590 0030 F3D9     		bls	.L272
2423:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4591              		.loc 1 2423 8 is_stmt 1 view .LVU1494
ARM GAS  /tmp/ccpY4ysx.s 			page 183


2423:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4592              		.loc 1 2423 11 is_stmt 0 view .LVU1495
 4593 0032 074B     		ldr	r3, .L276+12
 4594 0034 9842     		cmp	r0, r3
 4595 0036 02D8     		bhi	.L274
2426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4596              		.loc 1 2426 5 is_stmt 1 view .LVU1496
2426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4597              		.loc 1 2426 12 is_stmt 0 view .LVU1497
 4598 0038 44F00404 		orr	r4, r4, #4
 4599              	.LVL334:
2426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4600              		.loc 1 2426 12 view .LVU1498
 4601 003c EDE7     		b	.L272
 4602              	.L274:
2431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4603              		.loc 1 2431 5 is_stmt 1 view .LVU1499
2431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4604              		.loc 1 2431 12 is_stmt 0 view .LVU1500
 4605 003e 44F01004 		orr	r4, r4, #16
 4606              	.LVL335:
2431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4607              		.loc 1 2431 12 view .LVU1501
 4608 0042 EAE7     		b	.L272
 4609              	.L277:
 4610              		.align	2
 4611              	.L276:
 4612 0044 BF0E1602 		.word	34999999
 4613 0048 00879303 		.word	60000000
 4614 004c FFE0F505 		.word	99999999
 4615 0050 7FD1F008 		.word	149999999
 4616              		.cfi_endproc
 4617              	.LFE274:
 4619              		.section	.text.HAL_ETH_SetMACFilterConfig,"ax",%progbits
 4620              		.align	1
 4621              		.global	HAL_ETH_SetMACFilterConfig
 4622              		.syntax unified
 4623              		.thumb
 4624              		.thumb_func
 4625              		.fpu fpv4-sp-d16
 4627              	HAL_ETH_SetMACFilterConfig:
 4628              	.LVL336:
 4629              	.LFB275:
2447:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
 4630              		.loc 1 2447 1 is_stmt 1 view -0
 4631              		.cfi_startproc
 4632              		@ args = 0, pretend = 0, frame = 0
 4633              		@ frame_needed = 0, uses_anonymous_args = 0
2448:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4634              		.loc 1 2448 3 view .LVU1503
2449:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4635              		.loc 1 2449 3 view .LVU1504
2451:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4636              		.loc 1 2451 3 view .LVU1505
2451:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4637              		.loc 1 2451 6 is_stmt 0 view .LVU1506
 4638 0000 0029     		cmp	r1, #0
ARM GAS  /tmp/ccpY4ysx.s 			page 184


 4639 0002 33D0     		beq	.L281
2447:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
 4640              		.loc 1 2447 1 view .LVU1507
 4641 0004 38B5     		push	{r3, r4, r5, lr}
 4642              	.LCFI37:
 4643              		.cfi_def_cfa_offset 16
 4644              		.cfi_offset 3, -16
 4645              		.cfi_offset 4, -12
 4646              		.cfi_offset 5, -8
 4647              		.cfi_offset 14, -4
 4648 0006 0446     		mov	r4, r0
 4649 0008 0A46     		mov	r2, r1
2456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4650              		.loc 1 2456 3 is_stmt 1 view .LVU1508
2456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4651              		.loc 1 2456 42 is_stmt 0 view .LVU1509
 4652 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4653              		.loc 1 2457 43 view .LVU1510
 4654 000c C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 4655              	.LVL337:
2456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4656              		.loc 1 2456 60 view .LVU1511
 4657 000e 43EA4103 		orr	r3, r3, r1, lsl #1
2458:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4658              		.loc 1 2458 43 view .LVU1512
 4659 0012 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
2457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4660              		.loc 1 2457 63 view .LVU1513
 4661 0014 43EA8103 		orr	r3, r3, r1, lsl #2
2459:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4662              		.loc 1 2459 43 view .LVU1514
 4663 0018 117A     		ldrb	r1, [r2, #8]	@ zero_extendqisi2
2458:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4664              		.loc 1 2458 66 view .LVU1515
 4665 001a 43EAC103 		orr	r3, r3, r1, lsl #3
2460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 4666              		.loc 1 2460 43 view .LVU1516
 4667 001e 5179     		ldrb	r1, [r2, #5]	@ zero_extendqisi2
2459:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4668              		.loc 1 2459 76 view .LVU1517
 4669 0020 43EA0113 		orr	r3, r3, r1, lsl #4
2461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4670              		.loc 1 2461 45 view .LVU1518
 4671 0024 517A     		ldrb	r1, [r2, #9]	@ zero_extendqisi2
2461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4672              		.loc 1 2461 85 view .LVU1519
 4673 0026 0129     		cmp	r1, #1
 4674 0028 1ED0     		beq	.L287
 4675 002a 0021     		movs	r1, #0
 4676              	.L280:
2460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 4677              		.loc 1 2460 68 view .LVU1520
 4678 002c 0B43     		orrs	r3, r3, r1
2462:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4679              		.loc 1 2462 43 view .LVU1521
 4680 002e D179     		ldrb	r1, [r2, #7]	@ zero_extendqisi2
ARM GAS  /tmp/ccpY4ysx.s 			page 185


2461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4681              		.loc 1 2461 91 view .LVU1522
 4682 0030 43EA0123 		orr	r3, r3, r1, lsl #8
2463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4683              		.loc 1 2463 43 view .LVU1523
 4684 0034 9179     		ldrb	r1, [r2, #6]	@ zero_extendqisi2
2462:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4685              		.loc 1 2462 75 view .LVU1524
 4686 0036 43EA4123 		orr	r3, r3, r1, lsl #9
2464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4687              		.loc 1 2464 43 view .LVU1525
 4688 003a 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
2463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4689              		.loc 1 2463 68 view .LVU1526
 4690 003c 43EA8123 		orr	r3, r3, r1, lsl #10
2465:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
 4691              		.loc 1 2465 43 view .LVU1527
 4692 0040 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
2464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4693              		.loc 1 2464 72 view .LVU1528
 4694 0042 43EAC173 		orr	r3, r3, r1, lsl #31
2466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4695              		.loc 1 2466 32 view .LVU1529
 4696 0046 D268     		ldr	r2, [r2, #12]
 4697              	.LVL338:
2456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4698              		.loc 1 2456 16 view .LVU1530
 4699 0048 1343     		orrs	r3, r3, r2
 4700              	.LVL339:
2468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4701              		.loc 1 2468 3 is_stmt 1 view .LVU1531
 4702 004a 2168     		ldr	r1, [r4]
 4703 004c 4868     		ldr	r0, [r1, #4]
 4704              	.LVL340:
2468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4705              		.loc 1 2468 3 is_stmt 0 view .LVU1532
 4706 004e 084A     		ldr	r2, .L288
 4707 0050 0240     		ands	r2, r2, r0
 4708 0052 1343     		orrs	r3, r3, r2
 4709              	.LVL341:
2468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4710              		.loc 1 2468 3 view .LVU1533
 4711 0054 4B60     		str	r3, [r1, #4]
2472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4712              		.loc 1 2472 3 is_stmt 1 view .LVU1534
2472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4713              		.loc 1 2472 18 is_stmt 0 view .LVU1535
 4714 0056 2368     		ldr	r3, [r4]
2472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4715              		.loc 1 2472 11 view .LVU1536
 4716 0058 5D68     		ldr	r5, [r3, #4]
 4717              	.LVL342:
2473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
 4718              		.loc 1 2473 3 is_stmt 1 view .LVU1537
 4719 005a 0120     		movs	r0, #1
 4720 005c FFF7FEFF 		bl	HAL_Delay
 4721              	.LVL343:
ARM GAS  /tmp/ccpY4ysx.s 			page 186


2474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4722              		.loc 1 2474 3 view .LVU1538
2474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4723              		.loc 1 2474 8 is_stmt 0 view .LVU1539
 4724 0060 2368     		ldr	r3, [r4]
2474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4725              		.loc 1 2474 28 view .LVU1540
 4726 0062 5D60     		str	r5, [r3, #4]
2476:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4727              		.loc 1 2476 3 is_stmt 1 view .LVU1541
2476:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4728              		.loc 1 2476 10 is_stmt 0 view .LVU1542
 4729 0064 0020     		movs	r0, #0
2477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4730              		.loc 1 2477 1 view .LVU1543
 4731 0066 38BD     		pop	{r3, r4, r5, pc}
 4732              	.LVL344:
 4733              	.L287:
2461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4734              		.loc 1 2461 85 view .LVU1544
 4735 0068 2021     		movs	r1, #32
 4736 006a DFE7     		b	.L280
 4737              	.LVL345:
 4738              	.L281:
 4739              	.LCFI38:
 4740              		.cfi_def_cfa_offset 0
 4741              		.cfi_restore 3
 4742              		.cfi_restore 4
 4743              		.cfi_restore 5
 4744              		.cfi_restore 14
2453:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4745              		.loc 1 2453 12 view .LVU1545
 4746 006c 0120     		movs	r0, #1
 4747              	.LVL346:
2477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4748              		.loc 1 2477 1 view .LVU1546
 4749 006e 7047     		bx	lr
 4750              	.L289:
 4751              		.align	2
 4752              	.L288:
 4753 0070 00F8FF7F 		.word	2147481600
 4754              		.cfi_endproc
 4755              	.LFE275:
 4757              		.section	.text.HAL_ETH_GetMACFilterConfig,"ax",%progbits
 4758              		.align	1
 4759              		.global	HAL_ETH_GetMACFilterConfig
 4760              		.syntax unified
 4761              		.thumb
 4762              		.thumb_func
 4763              		.fpu fpv4-sp-d16
 4765              	HAL_ETH_GetMACFilterConfig:
 4766              	.LVL347:
 4767              	.LFB276:
2488:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
 4768              		.loc 1 2488 1 is_stmt 1 view -0
 4769              		.cfi_startproc
 4770              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccpY4ysx.s 			page 187


 4771              		@ frame_needed = 0, uses_anonymous_args = 0
 4772              		@ link register save eliminated.
2489:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4773              		.loc 1 2489 3 view .LVU1548
2489:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4774              		.loc 1 2489 6 is_stmt 0 view .LVU1549
 4775 0000 0029     		cmp	r1, #0
 4776 0002 37D0     		beq	.L292
2494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4777              		.loc 1 2494 3 is_stmt 1 view .LVU1550
2494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4778              		.loc 1 2494 38 is_stmt 0 view .LVU1551
 4779 0004 0268     		ldr	r2, [r0]
 4780 0006 5268     		ldr	r2, [r2, #4]
2494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4781              		.loc 1 2494 102 view .LVU1552
 4782 0008 02F00102 		and	r2, r2, #1
2494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4783              		.loc 1 2494 34 view .LVU1553
 4784 000c 0A70     		strb	r2, [r1]
2495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4785              		.loc 1 2495 3 is_stmt 1 view .LVU1554
2495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4786              		.loc 1 2495 34 is_stmt 0 view .LVU1555
 4787 000e 0268     		ldr	r2, [r0]
 4788 0010 5268     		ldr	r2, [r2, #4]
2495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4789              		.loc 1 2495 103 view .LVU1556
 4790 0012 C2F34002 		ubfx	r2, r2, #1, #1
2495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4791              		.loc 1 2495 30 view .LVU1557
 4792 0016 CA70     		strb	r2, [r1, #3]
2496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4793              		.loc 1 2496 3 is_stmt 1 view .LVU1558
2496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4794              		.loc 1 2496 36 is_stmt 0 view .LVU1559
 4795 0018 0268     		ldr	r2, [r0]
 4796 001a 5268     		ldr	r2, [r2, #4]
2496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4797              		.loc 1 2496 105 view .LVU1560
 4798 001c C2F38002 		ubfx	r2, r2, #2, #1
2496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4799              		.loc 1 2496 32 view .LVU1561
 4800 0020 0A71     		strb	r2, [r1, #4]
2497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4801              		.loc 1 2497 3 is_stmt 1 view .LVU1562
2497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4802              		.loc 1 2497 47 is_stmt 0 view .LVU1563
 4803 0022 0268     		ldr	r2, [r0]
 4804 0024 5268     		ldr	r2, [r2, #4]
2498:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
 4805              		.loc 1 2498 94 view .LVU1564
 4806 0026 C2F3C002 		ubfx	r2, r2, #3, #1
2497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4807              		.loc 1 2497 43 view .LVU1565
 4808 002a 0A72     		strb	r2, [r1, #8]
2499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
ARM GAS  /tmp/ccpY4ysx.s 			page 188


 4809              		.loc 1 2499 3 is_stmt 1 view .LVU1566
2499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4810              		.loc 1 2499 39 is_stmt 0 view .LVU1567
 4811 002c 0268     		ldr	r2, [r0]
 4812 002e 5268     		ldr	r2, [r2, #4]
2499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4813              		.loc 1 2499 109 view .LVU1568
 4814 0030 C2F30012 		ubfx	r2, r2, #4, #1
2499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4815              		.loc 1 2499 35 view .LVU1569
 4816 0034 4A71     		strb	r2, [r1, #5]
2500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4817              		.loc 1 2500 3 is_stmt 1 view .LVU1570
2500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4818              		.loc 1 2500 38 is_stmt 0 view .LVU1571
 4819 0036 0268     		ldr	r2, [r0]
 4820 0038 5268     		ldr	r2, [r2, #4]
2500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4821              		.loc 1 2500 108 view .LVU1572
 4822 003a C2F34012 		ubfx	r2, r2, #5, #1
2500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4823              		.loc 1 2500 34 view .LVU1573
 4824 003e 4A72     		strb	r2, [r1, #9]
2501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4825              		.loc 1 2501 3 is_stmt 1 view .LVU1574
2501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4826              		.loc 1 2501 41 is_stmt 0 view .LVU1575
 4827 0040 0268     		ldr	r2, [r0]
 4828 0042 5268     		ldr	r2, [r2, #4]
 4829 0044 02F0C002 		and	r2, r2, #192
2501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4830              		.loc 1 2501 39 view .LVU1576
 4831 0048 CA60     		str	r2, [r1, #12]
2502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4832              		.loc 1 2502 3 is_stmt 1 view .LVU1577
2502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4833              		.loc 1 2502 46 is_stmt 0 view .LVU1578
 4834 004a 0268     		ldr	r2, [r0]
 4835 004c 5268     		ldr	r2, [r2, #4]
2503:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
 4836              		.loc 1 2503 93 view .LVU1579
 4837 004e C2F30022 		ubfx	r2, r2, #8, #1
2502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4838              		.loc 1 2502 42 view .LVU1580
 4839 0052 CA71     		strb	r2, [r1, #7]
2504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4840              		.loc 1 2504 3 is_stmt 1 view .LVU1581
2504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4841              		.loc 1 2504 39 is_stmt 0 view .LVU1582
 4842 0054 0268     		ldr	r2, [r0]
 4843 0056 5268     		ldr	r2, [r2, #4]
2504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4844              		.loc 1 2504 109 view .LVU1583
 4845 0058 C2F34022 		ubfx	r2, r2, #9, #1
2504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4846              		.loc 1 2504 35 view .LVU1584
 4847 005c 8A71     		strb	r2, [r1, #6]
ARM GAS  /tmp/ccpY4ysx.s 			page 189


2505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4848              		.loc 1 2505 3 is_stmt 1 view .LVU1585
2505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4849              		.loc 1 2505 42 is_stmt 0 view .LVU1586
 4850 005e 0268     		ldr	r2, [r0]
 4851 0060 5268     		ldr	r2, [r2, #4]
2506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
 4852              		.loc 1 2506 49 view .LVU1587
 4853 0062 C2F38022 		ubfx	r2, r2, #10, #1
2505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4854              		.loc 1 2505 38 view .LVU1588
 4855 0066 8A70     		strb	r2, [r1, #2]
2507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4856              		.loc 1 2507 3 is_stmt 1 view .LVU1589
2507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4857              		.loc 1 2507 37 is_stmt 0 view .LVU1590
 4858 0068 0268     		ldr	r2, [r0]
 4859 006a 5268     		ldr	r2, [r2, #4]
2507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4860              		.loc 1 2507 107 view .LVU1591
 4861 006c D20F     		lsrs	r2, r2, #31
2507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4862              		.loc 1 2507 33 view .LVU1592
 4863 006e 4A70     		strb	r2, [r1, #1]
2509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4864              		.loc 1 2509 3 is_stmt 1 view .LVU1593
2509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4865              		.loc 1 2509 10 is_stmt 0 view .LVU1594
 4866 0070 0020     		movs	r0, #0
 4867              	.LVL348:
2509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4868              		.loc 1 2509 10 view .LVU1595
 4869 0072 7047     		bx	lr
 4870              	.LVL349:
 4871              	.L292:
2491:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4872              		.loc 1 2491 12 view .LVU1596
 4873 0074 0120     		movs	r0, #1
 4874              	.LVL350:
2510:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4875              		.loc 1 2510 1 view .LVU1597
 4876 0076 7047     		bx	lr
 4877              		.cfi_endproc
 4878              	.LFE276:
 4880              		.section	.text.HAL_ETH_SetSourceMACAddrMatch,"ax",%progbits
 4881              		.align	1
 4882              		.global	HAL_ETH_SetSourceMACAddrMatch
 4883              		.syntax unified
 4884              		.thumb
 4885              		.thumb_func
 4886              		.fpu fpv4-sp-d16
 4888              	HAL_ETH_SetSourceMACAddrMatch:
 4889              	.LVL351:
 4890              	.LFB277:
2526:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
 4891              		.loc 1 2526 1 is_stmt 1 view -0
 4892              		.cfi_startproc
ARM GAS  /tmp/ccpY4ysx.s 			page 190


 4893              		@ args = 0, pretend = 0, frame = 0
 4894              		@ frame_needed = 0, uses_anonymous_args = 0
 4895              		@ link register save eliminated.
2527:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrhr;
 4896              		.loc 1 2527 3 view .LVU1599
2528:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4897              		.loc 1 2528 3 view .LVU1600
2530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4898              		.loc 1 2530 3 view .LVU1601
2530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4899              		.loc 1 2530 6 is_stmt 0 view .LVU1602
 4900 0000 E2B1     		cbz	r2, .L295
2526:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
 4901              		.loc 1 2526 1 view .LVU1603
 4902 0002 30B4     		push	{r4, r5}
 4903              	.LCFI39:
 4904              		.cfi_def_cfa_offset 8
 4905              		.cfi_offset 4, -8
 4906              		.cfi_offset 5, -4
 4907 0004 1446     		mov	r4, r2
2536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4908              		.loc 1 2536 3 is_stmt 1 view .LVU1604
2536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4909              		.loc 1 2536 33 is_stmt 0 view .LVU1605
 4910 0006 0268     		ldr	r2, [r0]
 4911              	.LVL352:
2536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4912              		.loc 1 2536 27 view .LVU1606
 4913 0008 02F14000 		add	r0, r2, #64
 4914              	.LVL353:
2538:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4915              		.loc 1 2538 3 is_stmt 1 view .LVU1607
2538:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4916              		.loc 1 2538 27 is_stmt 0 view .LVU1608
 4917 000c 4432     		adds	r2, r2, #68
 4918              	.LVL354:
2541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4919              		.loc 1 2541 3 is_stmt 1 view .LVU1609
2541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4920              		.loc 1 2541 56 is_stmt 0 view .LVU1610
 4921 000e 6579     		ldrb	r5, [r4, #5]	@ zero_extendqisi2
2541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4922              		.loc 1 2541 87 view .LVU1611
 4923 0010 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
2541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4924              		.loc 1 2541 67 view .LVU1612
 4925 0012 43EA0523 		orr	r3, r3, r5, lsl #8
2541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4926              		.loc 1 2541 33 view .LVU1613
 4927 0016 4350     		str	r3, [r0, r1]
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4928              		.loc 1 2543 3 is_stmt 1 view .LVU1614
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4929              		.loc 1 2543 56 is_stmt 0 view .LVU1615
 4930 0018 E578     		ldrb	r5, [r4, #3]	@ zero_extendqisi2
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4931              		.loc 1 2543 90 view .LVU1616
ARM GAS  /tmp/ccpY4ysx.s 			page 191


 4932 001a A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4933              		.loc 1 2543 95 view .LVU1617
 4934 001c 1B04     		lsls	r3, r3, #16
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4935              		.loc 1 2543 68 view .LVU1618
 4936 001e 43EA0563 		orr	r3, r3, r5, lsl #24
2544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4937              		.loc 1 2544 56 view .LVU1619
 4938 0022 6578     		ldrb	r5, [r4, #1]	@ zero_extendqisi2
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4939              		.loc 1 2543 102 view .LVU1620
 4940 0024 43EA0523 		orr	r3, r3, r5, lsl #8
2544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4941              		.loc 1 2544 87 view .LVU1621
 4942 0028 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 4943              	.LVL355:
2544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4944              		.loc 1 2544 67 view .LVU1622
 4945 002a 2343     		orrs	r3, r3, r4
2543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4946              		.loc 1 2543 33 view .LVU1623
 4947 002c 5350     		str	r3, [r2, r1]
2547:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4948              		.loc 1 2547 3 is_stmt 1 view .LVU1624
2547:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4949              		.loc 1 2547 33 is_stmt 0 view .LVU1625
 4950 002e 4358     		ldr	r3, [r0, r1]
 4951 0030 43F04043 		orr	r3, r3, #-1073741824
 4952 0034 4350     		str	r3, [r0, r1]
2549:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4953              		.loc 1 2549 3 is_stmt 1 view .LVU1626
2549:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 4954              		.loc 1 2549 10 is_stmt 0 view .LVU1627
 4955 0036 0020     		movs	r0, #0
 4956              	.LVL356:
2550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4957              		.loc 1 2550 1 view .LVU1628
 4958 0038 30BC     		pop	{r4, r5}
 4959              	.LCFI40:
 4960              		.cfi_restore 5
 4961              		.cfi_restore 4
 4962              		.cfi_def_cfa_offset 0
 4963 003a 7047     		bx	lr
 4964              	.LVL357:
 4965              	.L295:
2532:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 4966              		.loc 1 2532 12 view .LVU1629
 4967 003c 0120     		movs	r0, #1
 4968              	.LVL358:
2550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 4969              		.loc 1 2550 1 view .LVU1630
 4970 003e 7047     		bx	lr
 4971              		.cfi_endproc
 4972              	.LFE277:
 4974              		.section	.text.HAL_ETH_SetHashTable,"ax",%progbits
 4975              		.align	1
ARM GAS  /tmp/ccpY4ysx.s 			page 192


 4976              		.global	HAL_ETH_SetHashTable
 4977              		.syntax unified
 4978              		.thumb
 4979              		.thumb_func
 4980              		.fpu fpv4-sp-d16
 4982              	HAL_ETH_SetHashTable:
 4983              	.LVL359:
 4984              	.LFB278:
2561:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4985              		.loc 1 2561 1 is_stmt 1 view -0
 4986              		.cfi_startproc
 4987              		@ args = 0, pretend = 0, frame = 0
 4988              		@ frame_needed = 0, uses_anonymous_args = 0
2562:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (pHashTable == NULL)
 4989              		.loc 1 2562 3 view .LVU1632
2563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4990              		.loc 1 2563 3 view .LVU1633
2563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 4991              		.loc 1 2563 6 is_stmt 0 view .LVU1634
 4992 0000 C1B1     		cbz	r1, .L302
2561:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4993              		.loc 1 2561 1 view .LVU1635
 4994 0002 70B5     		push	{r4, r5, r6, lr}
 4995              	.LCFI41:
 4996              		.cfi_def_cfa_offset 16
 4997              		.cfi_offset 4, -16
 4998              		.cfi_offset 5, -12
 4999              		.cfi_offset 6, -8
 5000              		.cfi_offset 14, -4
 5001 0004 0446     		mov	r4, r0
 5002 0006 0D46     		mov	r5, r1
2568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5003              		.loc 1 2568 3 is_stmt 1 view .LVU1636
2568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5004              		.loc 1 2568 7 is_stmt 0 view .LVU1637
 5005 0008 0368     		ldr	r3, [r0]
2568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5006              		.loc 1 2568 39 view .LVU1638
 5007 000a 0A68     		ldr	r2, [r1]
2568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5008              		.loc 1 2568 27 view .LVU1639
 5009 000c 9A60     		str	r2, [r3, #8]
2572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5010              		.loc 1 2572 3 is_stmt 1 view .LVU1640
2572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5011              		.loc 1 2572 18 is_stmt 0 view .LVU1641
 5012 000e 0368     		ldr	r3, [r0]
2572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5013              		.loc 1 2572 11 view .LVU1642
 5014 0010 9E68     		ldr	r6, [r3, #8]
 5015              	.LVL360:
2573:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 5016              		.loc 1 2573 3 is_stmt 1 view .LVU1643
 5017 0012 0120     		movs	r0, #1
 5018              	.LVL361:
2573:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 5019              		.loc 1 2573 3 is_stmt 0 view .LVU1644
ARM GAS  /tmp/ccpY4ysx.s 			page 193


 5020 0014 FFF7FEFF 		bl	HAL_Delay
 5021              	.LVL362:
2574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5022              		.loc 1 2574 3 is_stmt 1 view .LVU1645
2574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5023              		.loc 1 2574 8 is_stmt 0 view .LVU1646
 5024 0018 2368     		ldr	r3, [r4]
2574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5025              		.loc 1 2574 29 view .LVU1647
 5026 001a 9E60     		str	r6, [r3, #8]
2576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5027              		.loc 1 2576 3 is_stmt 1 view .LVU1648
2576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5028              		.loc 1 2576 7 is_stmt 0 view .LVU1649
 5029 001c 2368     		ldr	r3, [r4]
2576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5030              		.loc 1 2576 27 view .LVU1650
 5031 001e 6A68     		ldr	r2, [r5, #4]
 5032 0020 DA60     		str	r2, [r3, #12]
2580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5033              		.loc 1 2580 3 is_stmt 1 view .LVU1651
2580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5034              		.loc 1 2580 18 is_stmt 0 view .LVU1652
 5035 0022 2368     		ldr	r3, [r4]
2580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5036              		.loc 1 2580 11 view .LVU1653
 5037 0024 DD68     		ldr	r5, [r3, #12]
 5038              	.LVL363:
2581:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
 5039              		.loc 1 2581 3 is_stmt 1 view .LVU1654
 5040 0026 0120     		movs	r0, #1
 5041 0028 FFF7FEFF 		bl	HAL_Delay
 5042              	.LVL364:
2582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5043              		.loc 1 2582 3 view .LVU1655
2582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5044              		.loc 1 2582 8 is_stmt 0 view .LVU1656
 5045 002c 2368     		ldr	r3, [r4]
2582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5046              		.loc 1 2582 29 view .LVU1657
 5047 002e DD60     		str	r5, [r3, #12]
2584:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5048              		.loc 1 2584 3 is_stmt 1 view .LVU1658
2584:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5049              		.loc 1 2584 10 is_stmt 0 view .LVU1659
 5050 0030 0020     		movs	r0, #0
2585:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5051              		.loc 1 2585 1 view .LVU1660
 5052 0032 70BD     		pop	{r4, r5, r6, pc}
 5053              	.LVL365:
 5054              	.L302:
 5055              	.LCFI42:
 5056              		.cfi_def_cfa_offset 0
 5057              		.cfi_restore 4
 5058              		.cfi_restore 5
 5059              		.cfi_restore 6
 5060              		.cfi_restore 14
ARM GAS  /tmp/ccpY4ysx.s 			page 194


2565:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5061              		.loc 1 2565 12 view .LVU1661
 5062 0034 0120     		movs	r0, #1
 5063              	.LVL366:
2585:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5064              		.loc 1 2585 1 view .LVU1662
 5065 0036 7047     		bx	lr
 5066              		.cfi_endproc
 5067              	.LFE278:
 5069              		.section	.text.HAL_ETH_SetRxVLANIdentifier,"ax",%progbits
 5070              		.align	1
 5071              		.global	HAL_ETH_SetRxVLANIdentifier
 5072              		.syntax unified
 5073              		.thumb
 5074              		.thumb_func
 5075              		.fpu fpv4-sp-d16
 5077              	HAL_ETH_SetRxVLANIdentifier:
 5078              	.LVL367:
 5079              	.LFB279:
2597:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5080              		.loc 1 2597 1 is_stmt 1 view -0
 5081              		.cfi_startproc
 5082              		@ args = 0, pretend = 0, frame = 0
 5083              		@ frame_needed = 0, uses_anonymous_args = 0
2597:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5084              		.loc 1 2597 1 is_stmt 0 view .LVU1664
 5085 0000 38B5     		push	{r3, r4, r5, lr}
 5086              	.LCFI43:
 5087              		.cfi_def_cfa_offset 16
 5088              		.cfi_offset 3, -16
 5089              		.cfi_offset 4, -12
 5090              		.cfi_offset 5, -8
 5091              		.cfi_offset 14, -4
 5092 0002 0446     		mov	r4, r0
2598:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
 5093              		.loc 1 2598 3 is_stmt 1 view .LVU1665
2599:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5094              		.loc 1 2599 3 view .LVU1666
 5095 0004 0068     		ldr	r0, [r0]
 5096              	.LVL368:
2599:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5097              		.loc 1 2599 3 is_stmt 0 view .LVU1667
 5098 0006 C369     		ldr	r3, [r0, #28]
 5099 0008 1B0C     		lsrs	r3, r3, #16
 5100 000a 1B04     		lsls	r3, r3, #16
 5101 000c 1343     		orrs	r3, r3, r2
 5102 000e C361     		str	r3, [r0, #28]
2600:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5103              		.loc 1 2600 3 is_stmt 1 view .LVU1668
2600:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5104              		.loc 1 2600 6 is_stmt 0 view .LVU1669
 5105 0010 61B9     		cbnz	r1, .L308
2602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5106              		.loc 1 2602 5 is_stmt 1 view .LVU1670
 5107 0012 2268     		ldr	r2, [r4]
 5108              	.LVL369:
2602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccpY4ysx.s 			page 195


 5109              		.loc 1 2602 5 is_stmt 0 view .LVU1671
 5110 0014 D369     		ldr	r3, [r2, #28]
 5111 0016 23F48033 		bic	r3, r3, #65536
 5112 001a D361     		str	r3, [r2, #28]
 5113              	.L309:
2611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5114              		.loc 1 2611 3 is_stmt 1 view .LVU1672
2611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5115              		.loc 1 2611 18 is_stmt 0 view .LVU1673
 5116 001c 2368     		ldr	r3, [r4]
2611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5117              		.loc 1 2611 11 view .LVU1674
 5118 001e DD69     		ldr	r5, [r3, #28]
 5119              	.LVL370:
2612:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
 5120              		.loc 1 2612 3 is_stmt 1 view .LVU1675
 5121 0020 0120     		movs	r0, #1
 5122 0022 FFF7FEFF 		bl	HAL_Delay
 5123              	.LVL371:
2613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5124              		.loc 1 2613 3 view .LVU1676
2613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5125              		.loc 1 2613 8 is_stmt 0 view .LVU1677
 5126 0026 2368     		ldr	r3, [r4]
2613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5127              		.loc 1 2613 31 view .LVU1678
 5128 0028 DD61     		str	r5, [r3, #28]
2614:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5129              		.loc 1 2614 1 view .LVU1679
 5130 002a 38BD     		pop	{r3, r4, r5, pc}
 5131              	.LVL372:
 5132              	.L308:
2606:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5133              		.loc 1 2606 5 is_stmt 1 view .LVU1680
 5134 002c 2268     		ldr	r2, [r4]
 5135              	.LVL373:
2606:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5136              		.loc 1 2606 5 is_stmt 0 view .LVU1681
 5137 002e D369     		ldr	r3, [r2, #28]
 5138 0030 43F48033 		orr	r3, r3, #65536
 5139 0034 D361     		str	r3, [r2, #28]
 5140 0036 F1E7     		b	.L309
 5141              		.cfi_endproc
 5142              	.LFE279:
 5144              		.section	.text.HAL_ETH_EnterPowerDownMode,"ax",%progbits
 5145              		.align	1
 5146              		.global	HAL_ETH_EnterPowerDownMode
 5147              		.syntax unified
 5148              		.thumb
 5149              		.thumb_func
 5150              		.fpu fpv4-sp-d16
 5152              	HAL_ETH_EnterPowerDownMode:
 5153              	.LVL374:
 5154              	.LFB280:
2625:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t powerdownconfig;
 5155              		.loc 1 2625 1 is_stmt 1 view -0
 5156              		.cfi_startproc
ARM GAS  /tmp/ccpY4ysx.s 			page 196


 5157              		@ args = 0, pretend = 0, frame = 0
 5158              		@ frame_needed = 0, uses_anonymous_args = 0
 5159              		@ link register save eliminated.
2626:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5160              		.loc 1 2626 3 view .LVU1683
2628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5161              		.loc 1 2628 3 view .LVU1684
2628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5162              		.loc 1 2628 49 is_stmt 0 view .LVU1685
 5163 0000 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
2629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5164              		.loc 1 2629 49 view .LVU1686
 5165 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5166              		.loc 1 2629 64 view .LVU1687
 5167 0004 9B00     		lsls	r3, r3, #2
2628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5168              		.loc 1 2628 89 view .LVU1688
 5169 0006 43EA4203 		orr	r3, r3, r2, lsl #1
2630:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
 5170              		.loc 1 2630 49 view .LVU1689
 5171 000a 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
2629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5172              		.loc 1 2629 90 view .LVU1690
 5173 000c 43EA4223 		orr	r3, r3, r2, lsl #9
2628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5174              		.loc 1 2628 19 view .LVU1691
 5175 0010 43F00103 		orr	r3, r3, #1
 5176              	.LVL375:
2633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5177              		.loc 1 2633 3 is_stmt 1 view .LVU1692
 5178 0014 0168     		ldr	r1, [r0]
 5179              	.LVL376:
2633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5180              		.loc 1 2633 3 is_stmt 0 view .LVU1693
 5181 0016 CA6A     		ldr	r2, [r1, #44]
 5182 0018 22F40172 		bic	r2, r2, #516
 5183 001c 22F00302 		bic	r2, r2, #3
 5184 0020 1343     		orrs	r3, r3, r2
 5185              	.LVL377:
2633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5186              		.loc 1 2633 3 view .LVU1694
 5187 0022 CB62     		str	r3, [r1, #44]
 5188              	.LVL378:
2634:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5189              		.loc 1 2634 1 view .LVU1695
 5190 0024 7047     		bx	lr
 5191              		.cfi_endproc
 5192              	.LFE280:
 5194              		.section	.text.HAL_ETH_ExitPowerDownMode,"ax",%progbits
 5195              		.align	1
 5196              		.global	HAL_ETH_ExitPowerDownMode
 5197              		.syntax unified
 5198              		.thumb
 5199              		.thumb_func
 5200              		.fpu fpv4-sp-d16
 5202              	HAL_ETH_ExitPowerDownMode:
ARM GAS  /tmp/ccpY4ysx.s 			page 197


 5203              	.LVL379:
 5204              	.LFB281:
2643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5205              		.loc 1 2643 1 is_stmt 1 view -0
 5206              		.cfi_startproc
 5207              		@ args = 0, pretend = 0, frame = 0
 5208              		@ frame_needed = 0, uses_anonymous_args = 0
2643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5209              		.loc 1 2643 1 is_stmt 0 view .LVU1697
 5210 0000 38B5     		push	{r3, r4, r5, lr}
 5211              	.LCFI44:
 5212              		.cfi_def_cfa_offset 16
 5213              		.cfi_offset 3, -16
 5214              		.cfi_offset 4, -12
 5215              		.cfi_offset 5, -8
 5216              		.cfi_offset 14, -4
 5217 0002 0446     		mov	r4, r0
2644:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5218              		.loc 1 2644 3 is_stmt 1 view .LVU1698
2647:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5219              		.loc 1 2647 3 view .LVU1699
 5220 0004 0268     		ldr	r2, [r0]
 5221 0006 D36A     		ldr	r3, [r2, #44]
 5222 0008 23F40173 		bic	r3, r3, #516
 5223 000c 23F00203 		bic	r3, r3, #2
 5224 0010 D362     		str	r3, [r2, #44]
2651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5225              		.loc 1 2651 3 view .LVU1700
2651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5226              		.loc 1 2651 18 is_stmt 0 view .LVU1701
 5227 0012 0368     		ldr	r3, [r0]
2651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5228              		.loc 1 2651 11 view .LVU1702
 5229 0014 DD6A     		ldr	r5, [r3, #44]
 5230              	.LVL380:
2652:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5231              		.loc 1 2652 3 is_stmt 1 view .LVU1703
 5232 0016 0120     		movs	r0, #1
 5233              	.LVL381:
2652:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5234              		.loc 1 2652 3 is_stmt 0 view .LVU1704
 5235 0018 FFF7FEFF 		bl	HAL_Delay
 5236              	.LVL382:
2653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5237              		.loc 1 2653 3 is_stmt 1 view .LVU1705
2653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5238              		.loc 1 2653 8 is_stmt 0 view .LVU1706
 5239 001c 2368     		ldr	r3, [r4]
2653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5240              		.loc 1 2653 31 view .LVU1707
 5241 001e DD62     		str	r5, [r3, #44]
2655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5242              		.loc 1 2655 3 is_stmt 1 view .LVU1708
2655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5243              		.loc 1 2655 7 is_stmt 0 view .LVU1709
 5244 0020 2368     		ldr	r3, [r4]
 5245 0022 DA6A     		ldr	r2, [r3, #44]
ARM GAS  /tmp/ccpY4ysx.s 			page 198


2655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5246              		.loc 1 2655 6 view .LVU1710
 5247 0024 12F0010F 		tst	r2, #1
 5248 0028 05D1     		bne	.L315
 5249              	.L313:
2668:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5250              		.loc 1 2668 3 is_stmt 1 view .LVU1711
 5251 002a 2268     		ldr	r2, [r4]
 5252 002c D36B     		ldr	r3, [r2, #60]
 5253 002e 43F00803 		orr	r3, r3, #8
 5254 0032 D363     		str	r3, [r2, #60]
2669:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5255              		.loc 1 2669 1 is_stmt 0 view .LVU1712
 5256 0034 38BD     		pop	{r3, r4, r5, pc}
 5257              	.LVL383:
 5258              	.L315:
2658:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5259              		.loc 1 2658 5 is_stmt 1 view .LVU1713
 5260 0036 DA6A     		ldr	r2, [r3, #44]
 5261 0038 22F00102 		bic	r2, r2, #1
 5262 003c DA62     		str	r2, [r3, #44]
2662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5263              		.loc 1 2662 5 view .LVU1714
2662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5264              		.loc 1 2662 20 is_stmt 0 view .LVU1715
 5265 003e 2368     		ldr	r3, [r4]
2662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5266              		.loc 1 2662 13 view .LVU1716
 5267 0040 DD6A     		ldr	r5, [r3, #44]
 5268              	.LVL384:
2663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
 5269              		.loc 1 2663 5 is_stmt 1 view .LVU1717
 5270 0042 0120     		movs	r0, #1
 5271 0044 FFF7FEFF 		bl	HAL_Delay
 5272              	.LVL385:
2664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5273              		.loc 1 2664 5 view .LVU1718
2664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5274              		.loc 1 2664 10 is_stmt 0 view .LVU1719
 5275 0048 2368     		ldr	r3, [r4]
2664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5276              		.loc 1 2664 33 view .LVU1720
 5277 004a DD62     		str	r5, [r3, #44]
 5278 004c EDE7     		b	.L313
 5279              		.cfi_endproc
 5280              	.LFE281:
 5282              		.section	.text.HAL_ETH_SetWakeUpFilter,"ax",%progbits
 5283              		.align	1
 5284              		.global	HAL_ETH_SetWakeUpFilter
 5285              		.syntax unified
 5286              		.thumb
 5287              		.thumb_func
 5288              		.fpu fpv4-sp-d16
 5290              	HAL_ETH_SetWakeUpFilter:
 5291              	.LVL386:
 5292              	.LFB282:
2680:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
ARM GAS  /tmp/ccpY4ysx.s 			page 199


 5293              		.loc 1 2680 1 is_stmt 1 view -0
 5294              		.cfi_startproc
 5295              		@ args = 0, pretend = 0, frame = 0
 5296              		@ frame_needed = 0, uses_anonymous_args = 0
 5297              		@ link register save eliminated.
2681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5298              		.loc 1 2681 3 view .LVU1722
2683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5299              		.loc 1 2683 3 view .LVU1723
2683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5300              		.loc 1 2683 6 is_stmt 0 view .LVU1724
 5301 0000 91B1     		cbz	r1, .L320
2680:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
 5302              		.loc 1 2680 1 view .LVU1725
 5303 0002 30B4     		push	{r4, r5}
 5304              	.LCFI45:
 5305              		.cfi_def_cfa_offset 8
 5306              		.cfi_offset 4, -8
 5307              		.cfi_offset 5, -4
 5308 0004 0D46     		mov	r5, r1
2689:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5309              		.loc 1 2689 3 is_stmt 1 view .LVU1726
 5310 0006 0168     		ldr	r1, [r0]
 5311              	.LVL387:
2689:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5312              		.loc 1 2689 3 is_stmt 0 view .LVU1727
 5313 0008 CB6A     		ldr	r3, [r1, #44]
 5314 000a 43F00043 		orr	r3, r3, #-2147483648
 5315 000e CB62     		str	r3, [r1, #44]
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5316              		.loc 1 2692 3 is_stmt 1 view .LVU1728
 5317              	.LVL388:
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5318              		.loc 1 2692 17 is_stmt 0 view .LVU1729
 5319 0010 0023     		movs	r3, #0
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5320              		.loc 1 2692 3 view .LVU1730
 5321 0012 04E0     		b	.L318
 5322              	.LVL389:
 5323              	.L319:
2695:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5324              		.loc 1 2695 5 is_stmt 1 discriminator 3 view .LVU1731
 5325 0014 0168     		ldr	r1, [r0]
 5326 0016 55F82340 		ldr	r4, [r5, r3, lsl #2]
 5327 001a 8C62     		str	r4, [r1, #40]
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5328              		.loc 1 2692 40 discriminator 3 view .LVU1732
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5329              		.loc 1 2692 48 is_stmt 0 discriminator 3 view .LVU1733
 5330 001c 0133     		adds	r3, r3, #1
 5331              	.LVL390:
 5332              	.L318:
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5333              		.loc 1 2692 22 is_stmt 1 discriminator 1 view .LVU1734
2692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   {
 5334              		.loc 1 2692 3 is_stmt 0 discriminator 1 view .LVU1735
 5335 001e 9342     		cmp	r3, r2
ARM GAS  /tmp/ccpY4ysx.s 			page 200


 5336 0020 F8D3     		bcc	.L319
2698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5337              		.loc 1 2698 10 view .LVU1736
 5338 0022 0020     		movs	r0, #0
 5339              	.LVL391:
2699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5340              		.loc 1 2699 1 view .LVU1737
 5341 0024 30BC     		pop	{r4, r5}
 5342              	.LCFI46:
 5343              		.cfi_restore 5
 5344              		.cfi_restore 4
 5345              		.cfi_def_cfa_offset 0
 5346              	.LVL392:
2699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5347              		.loc 1 2699 1 view .LVU1738
 5348 0026 7047     		bx	lr
 5349              	.LVL393:
 5350              	.L320:
2685:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   }
 5351              		.loc 1 2685 12 view .LVU1739
 5352 0028 0120     		movs	r0, #1
 5353              	.LVL394:
2699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5354              		.loc 1 2699 1 view .LVU1740
 5355 002a 7047     		bx	lr
 5356              		.cfi_endproc
 5357              	.LFE282:
 5359              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 5360              		.align	1
 5361              		.global	HAL_ETH_GetState
 5362              		.syntax unified
 5363              		.thumb
 5364              		.thumb_func
 5365              		.fpu fpv4-sp-d16
 5367              	HAL_ETH_GetState:
 5368              	.LVL395:
 5369              	.LFB283:
2729:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->gState;
 5370              		.loc 1 2729 1 is_stmt 1 view -0
 5371              		.cfi_startproc
 5372              		@ args = 0, pretend = 0, frame = 0
 5373              		@ frame_needed = 0, uses_anonymous_args = 0
 5374              		@ link register save eliminated.
2730:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5375              		.loc 1 2730 3 view .LVU1742
2730:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5376              		.loc 1 2730 14 is_stmt 0 view .LVU1743
 5377 0000 D0F88400 		ldr	r0, [r0, #132]
 5378              	.LVL396:
2731:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5379              		.loc 1 2731 1 view .LVU1744
 5380 0004 7047     		bx	lr
 5381              		.cfi_endproc
 5382              	.LFE283:
 5384              		.section	.text.HAL_ETH_GetError,"ax",%progbits
 5385              		.align	1
 5386              		.global	HAL_ETH_GetError
ARM GAS  /tmp/ccpY4ysx.s 			page 201


 5387              		.syntax unified
 5388              		.thumb
 5389              		.thumb_func
 5390              		.fpu fpv4-sp-d16
 5392              	HAL_ETH_GetError:
 5393              	.LVL397:
 5394              	.LFB284:
2740:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->ErrorCode;
 5395              		.loc 1 2740 1 is_stmt 1 view -0
 5396              		.cfi_startproc
 5397              		@ args = 0, pretend = 0, frame = 0
 5398              		@ frame_needed = 0, uses_anonymous_args = 0
 5399              		@ link register save eliminated.
2741:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5400              		.loc 1 2741 3 view .LVU1746
2741:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5401              		.loc 1 2741 14 is_stmt 0 view .LVU1747
 5402 0000 D0F88800 		ldr	r0, [r0, #136]
 5403              	.LVL398:
2742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5404              		.loc 1 2742 1 view .LVU1748
 5405 0004 7047     		bx	lr
 5406              		.cfi_endproc
 5407              	.LFE284:
 5409              		.section	.text.HAL_ETH_GetDMAError,"ax",%progbits
 5410              		.align	1
 5411              		.global	HAL_ETH_GetDMAError
 5412              		.syntax unified
 5413              		.thumb
 5414              		.thumb_func
 5415              		.fpu fpv4-sp-d16
 5417              	HAL_ETH_GetDMAError:
 5418              	.LVL399:
 5419              	.LFB285:
2751:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->DMAErrorCode;
 5420              		.loc 1 2751 1 is_stmt 1 view -0
 5421              		.cfi_startproc
 5422              		@ args = 0, pretend = 0, frame = 0
 5423              		@ frame_needed = 0, uses_anonymous_args = 0
 5424              		@ link register save eliminated.
2752:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5425              		.loc 1 2752 3 view .LVU1750
2752:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5426              		.loc 1 2752 14 is_stmt 0 view .LVU1751
 5427 0000 D0F88C00 		ldr	r0, [r0, #140]
 5428              	.LVL400:
2753:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5429              		.loc 1 2753 1 view .LVU1752
 5430 0004 7047     		bx	lr
 5431              		.cfi_endproc
 5432              	.LFE285:
 5434              		.section	.text.HAL_ETH_GetMACError,"ax",%progbits
 5435              		.align	1
 5436              		.global	HAL_ETH_GetMACError
 5437              		.syntax unified
 5438              		.thumb
 5439              		.thumb_func
ARM GAS  /tmp/ccpY4ysx.s 			page 202


 5440              		.fpu fpv4-sp-d16
 5442              	HAL_ETH_GetMACError:
 5443              	.LVL401:
 5444              	.LFB286:
2762:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACErrorCode;
 5445              		.loc 1 2762 1 is_stmt 1 view -0
 5446              		.cfi_startproc
 5447              		@ args = 0, pretend = 0, frame = 0
 5448              		@ frame_needed = 0, uses_anonymous_args = 0
 5449              		@ link register save eliminated.
2763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5450              		.loc 1 2763 3 view .LVU1754
2763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5451              		.loc 1 2763 14 is_stmt 0 view .LVU1755
 5452 0000 D0F89000 		ldr	r0, [r0, #144]
 5453              	.LVL402:
2764:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5454              		.loc 1 2764 1 view .LVU1756
 5455 0004 7047     		bx	lr
 5456              		.cfi_endproc
 5457              	.LFE286:
 5459              		.section	.text.HAL_ETH_GetMACWakeUpSource,"ax",%progbits
 5460              		.align	1
 5461              		.global	HAL_ETH_GetMACWakeUpSource
 5462              		.syntax unified
 5463              		.thumb
 5464              		.thumb_func
 5465              		.fpu fpv4-sp-d16
 5467              	HAL_ETH_GetMACWakeUpSource:
 5468              	.LVL403:
 5469              	.LFB287:
2773:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACWakeUpEvent;
 5470              		.loc 1 2773 1 is_stmt 1 view -0
 5471              		.cfi_startproc
 5472              		@ args = 0, pretend = 0, frame = 0
 5473              		@ frame_needed = 0, uses_anonymous_args = 0
 5474              		@ link register save eliminated.
2774:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5475              		.loc 1 2774 3 view .LVU1758
2774:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5476              		.loc 1 2774 14 is_stmt 0 view .LVU1759
 5477 0000 D0F89400 		ldr	r0, [r0, #148]
 5478              	.LVL404:
2775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** 
 5479              		.loc 1 2775 1 view .LVU1760
 5480 0004 7047     		bx	lr
 5481              		.cfi_endproc
 5482              	.LFE287:
 5484              		.section	.text.HAL_ETH_GetTxBuffersNumber,"ax",%progbits
 5485              		.align	1
 5486              		.global	HAL_ETH_GetTxBuffersNumber
 5487              		.syntax unified
 5488              		.thumb
 5489              		.thumb_func
 5490              		.fpu fpv4-sp-d16
 5492              	HAL_ETH_GetTxBuffersNumber:
 5493              	.LVL405:
ARM GAS  /tmp/ccpY4ysx.s 			page 203


 5494              	.LFB288:
2784:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c ****   return heth->TxDescList.BuffersInUse;
 5495              		.loc 1 2784 1 is_stmt 1 view -0
 5496              		.cfi_startproc
 5497              		@ args = 0, pretend = 0, frame = 0
 5498              		@ frame_needed = 0, uses_anonymous_args = 0
 5499              		@ link register save eliminated.
2785:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** }
 5500              		.loc 1 2785 3 view .LVU1762
2786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 5501              		.loc 1 2786 1 is_stmt 0 view .LVU1763
 5502 0000 006C     		ldr	r0, [r0, #64]
 5503              	.LVL406:
2786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_eth.c **** /**
 5504              		.loc 1 2786 1 view .LVU1764
 5505 0002 7047     		bx	lr
 5506              		.cfi_endproc
 5507              	.LFE288:
 5509              		.text
 5510              	.Letext0:
 5511              		.file 3 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 5512              		.file 4 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 5513              		.file 5 "CMSIS_5/CMSIS/Core/Include/core_cm4.h"
 5514              		.file 6 "cmsis-device-f4/Include/system_stm32f4xx.h"
 5515              		.file 7 "cmsis-device-f4/Include/stm32f407xx.h"
 5516              		.file 8 "cmsis-device-f4/Include/stm32f4xx.h"
 5517              		.file 9 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_def.h"
 5518              		.file 10 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_eth.h"
 5519              		.file 11 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal.h"
 5520              		.file 12 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_rcc.h"
ARM GAS  /tmp/ccpY4ysx.s 			page 204


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_eth.c
     /tmp/ccpY4ysx.s:18     .text.HAL_ETH_RxAllocateCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:26     .text.HAL_ETH_RxAllocateCallback:0000000000000000 HAL_ETH_RxAllocateCallback
     /tmp/ccpY4ysx.s:42     .text.ETH_UpdateDescriptor:0000000000000000 $t
     /tmp/ccpY4ysx.s:48     .text.ETH_UpdateDescriptor:0000000000000000 ETH_UpdateDescriptor
     /tmp/ccpY4ysx.s:242    .text.HAL_ETH_RxLinkCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:249    .text.HAL_ETH_RxLinkCallback:0000000000000000 HAL_ETH_RxLinkCallback
     /tmp/ccpY4ysx.s:267    .text.HAL_ETH_TxFreeCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:274    .text.HAL_ETH_TxFreeCallback:0000000000000000 HAL_ETH_TxFreeCallback
     /tmp/ccpY4ysx.s:289    .text.ETH_MACAddressConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:295    .text.ETH_MACAddressConfig:0000000000000000 ETH_MACAddressConfig
     /tmp/ccpY4ysx.s:349    .text.ETH_MACAddressConfig:0000000000000028 $d
     /tmp/ccpY4ysx.s:355    .text.ETH_DMATxDescListInit:0000000000000000 $t
     /tmp/ccpY4ysx.s:361    .text.ETH_DMATxDescListInit:0000000000000000 ETH_DMATxDescListInit
     /tmp/ccpY4ysx.s:466    .text.ETH_DMARxDescListInit:0000000000000000 $t
     /tmp/ccpY4ysx.s:472    .text.ETH_DMARxDescListInit:0000000000000000 ETH_DMARxDescListInit
     /tmp/ccpY4ysx.s:592    .text.ETH_Prepare_Tx_Descriptors:0000000000000000 $t
     /tmp/ccpY4ysx.s:598    .text.ETH_Prepare_Tx_Descriptors:0000000000000000 ETH_Prepare_Tx_Descriptors
     /tmp/ccpY4ysx.s:1035   .text.ETH_SetMACConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:1041   .text.ETH_SetMACConfig:0000000000000000 ETH_SetMACConfig
     /tmp/ccpY4ysx.s:1291   .text.ETH_SetMACConfig:00000000000000fc $d
     /tmp/ccpY4ysx.s:1296   .text.ETH_SetDMAConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:1302   .text.ETH_SetDMAConfig:0000000000000000 ETH_SetDMAConfig
     /tmp/ccpY4ysx.s:1471   .text.ETH_SetDMAConfig:00000000000000b4 $d
     /tmp/ccpY4ysx.s:1476   .text.ETH_MACDMAConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:1482   .text.ETH_MACDMAConfig:0000000000000000 ETH_MACDMAConfig
     /tmp/ccpY4ysx.s:1638   .text.ETH_FlushTransmitFIFO:0000000000000000 $t
     /tmp/ccpY4ysx.s:1644   .text.ETH_FlushTransmitFIFO:0000000000000000 ETH_FlushTransmitFIFO
     /tmp/ccpY4ysx.s:1704   .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/ccpY4ysx.s:1711   .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/ccpY4ysx.s:1726   .text.HAL_ETH_Init:0000000000000000 $t
     /tmp/ccpY4ysx.s:1733   .text.HAL_ETH_Init:0000000000000000 HAL_ETH_Init
     /tmp/ccpY4ysx.s:1919   .text.HAL_ETH_Init:00000000000000e4 $d
     /tmp/ccpY4ysx.s:1925   .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/ccpY4ysx.s:1932   .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/ccpY4ysx.s:1947   .text.HAL_ETH_DeInit:0000000000000000 $t
     /tmp/ccpY4ysx.s:1954   .text.HAL_ETH_DeInit:0000000000000000 HAL_ETH_DeInit
     /tmp/ccpY4ysx.s:1987   .text.HAL_ETH_Start:0000000000000000 $t
     /tmp/ccpY4ysx.s:1994   .text.HAL_ETH_Start:0000000000000000 HAL_ETH_Start
     /tmp/ccpY4ysx.s:2104   .text.HAL_ETH_Start_IT:0000000000000000 $t
     /tmp/ccpY4ysx.s:2111   .text.HAL_ETH_Start_IT:0000000000000000 HAL_ETH_Start_IT
     /tmp/ccpY4ysx.s:2232   .text.HAL_ETH_Stop:0000000000000000 $t
     /tmp/ccpY4ysx.s:2239   .text.HAL_ETH_Stop:0000000000000000 HAL_ETH_Stop
     /tmp/ccpY4ysx.s:2344   .text.HAL_ETH_Stop_IT:0000000000000000 $t
     /tmp/ccpY4ysx.s:2351   .text.HAL_ETH_Stop_IT:0000000000000000 HAL_ETH_Stop_IT
     /tmp/ccpY4ysx.s:2496   .text.HAL_ETH_Transmit:0000000000000000 $t
     /tmp/ccpY4ysx.s:2503   .text.HAL_ETH_Transmit:0000000000000000 HAL_ETH_Transmit
     /tmp/ccpY4ysx.s:2696   .text.HAL_ETH_Transmit_IT:0000000000000000 $t
     /tmp/ccpY4ysx.s:2703   .text.HAL_ETH_Transmit_IT:0000000000000000 HAL_ETH_Transmit_IT
     /tmp/ccpY4ysx.s:2829   .text.HAL_ETH_ReadData:0000000000000000 $t
     /tmp/ccpY4ysx.s:2836   .text.HAL_ETH_ReadData:0000000000000000 HAL_ETH_ReadData
     /tmp/ccpY4ysx.s:3095   .text.HAL_ETH_RegisterRxAllocateCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3102   .text.HAL_ETH_RegisterRxAllocateCallback:0000000000000000 HAL_ETH_RegisterRxAllocateCallback
     /tmp/ccpY4ysx.s:3133   .text.HAL_ETH_UnRegisterRxAllocateCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3140   .text.HAL_ETH_UnRegisterRxAllocateCallback:0000000000000000 HAL_ETH_UnRegisterRxAllocateCallback
     /tmp/ccpY4ysx.s:3161   .text.HAL_ETH_UnRegisterRxAllocateCallback:000000000000000c $d
ARM GAS  /tmp/ccpY4ysx.s 			page 205


     /tmp/ccpY4ysx.s:3166   .text.HAL_ETH_RegisterRxLinkCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3173   .text.HAL_ETH_RegisterRxLinkCallback:0000000000000000 HAL_ETH_RegisterRxLinkCallback
     /tmp/ccpY4ysx.s:3204   .text.HAL_ETH_UnRegisterRxLinkCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3211   .text.HAL_ETH_UnRegisterRxLinkCallback:0000000000000000 HAL_ETH_UnRegisterRxLinkCallback
     /tmp/ccpY4ysx.s:3232   .text.HAL_ETH_UnRegisterRxLinkCallback:000000000000000c $d
     /tmp/ccpY4ysx.s:3237   .text.HAL_ETH_GetRxDataErrorCode:0000000000000000 $t
     /tmp/ccpY4ysx.s:3244   .text.HAL_ETH_GetRxDataErrorCode:0000000000000000 HAL_ETH_GetRxDataErrorCode
     /tmp/ccpY4ysx.s:3271   .text.HAL_ETH_RegisterTxFreeCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3278   .text.HAL_ETH_RegisterTxFreeCallback:0000000000000000 HAL_ETH_RegisterTxFreeCallback
     /tmp/ccpY4ysx.s:3309   .text.HAL_ETH_UnRegisterTxFreeCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3316   .text.HAL_ETH_UnRegisterTxFreeCallback:0000000000000000 HAL_ETH_UnRegisterTxFreeCallback
     /tmp/ccpY4ysx.s:3337   .text.HAL_ETH_UnRegisterTxFreeCallback:000000000000000c $d
     /tmp/ccpY4ysx.s:3342   .text.HAL_ETH_ReleaseTxPacket:0000000000000000 $t
     /tmp/ccpY4ysx.s:3349   .text.HAL_ETH_ReleaseTxPacket:0000000000000000 HAL_ETH_ReleaseTxPacket
     /tmp/ccpY4ysx.s:3483   .text.HAL_ETH_TxCpltCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3490   .text.HAL_ETH_TxCpltCallback:0000000000000000 HAL_ETH_TxCpltCallback
     /tmp/ccpY4ysx.s:3505   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3512   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/ccpY4ysx.s:3527   .text.HAL_ETH_ErrorCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3534   .text.HAL_ETH_ErrorCallback:0000000000000000 HAL_ETH_ErrorCallback
     /tmp/ccpY4ysx.s:3549   .text.HAL_ETH_PMTCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3556   .text.HAL_ETH_PMTCallback:0000000000000000 HAL_ETH_PMTCallback
     /tmp/ccpY4ysx.s:3571   .text.HAL_ETH_WakeUpCallback:0000000000000000 $t
     /tmp/ccpY4ysx.s:3578   .text.HAL_ETH_WakeUpCallback:0000000000000000 HAL_ETH_WakeUpCallback
     /tmp/ccpY4ysx.s:3593   .text.HAL_ETH_IRQHandler:0000000000000000 $t
     /tmp/ccpY4ysx.s:3600   .text.HAL_ETH_IRQHandler:0000000000000000 HAL_ETH_IRQHandler
     /tmp/ccpY4ysx.s:3776   .text.HAL_ETH_IRQHandler:00000000000000f8 $d
     /tmp/ccpY4ysx.s:3782   .text.HAL_ETH_ReadPHYRegister:0000000000000000 $t
     /tmp/ccpY4ysx.s:3789   .text.HAL_ETH_ReadPHYRegister:0000000000000000 HAL_ETH_ReadPHYRegister
     /tmp/ccpY4ysx.s:3900   .text.HAL_ETH_WritePHYRegister:0000000000000000 $t
     /tmp/ccpY4ysx.s:3907   .text.HAL_ETH_WritePHYRegister:0000000000000000 HAL_ETH_WritePHYRegister
     /tmp/ccpY4ysx.s:4011   .text.HAL_ETH_GetMACConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:4018   .text.HAL_ETH_GetMACConfig:0000000000000000 HAL_ETH_GetMACConfig
     /tmp/ccpY4ysx.s:4217   .text.HAL_ETH_GetDMAConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:4224   .text.HAL_ETH_GetDMAConfig:0000000000000000 HAL_ETH_GetDMAConfig
     /tmp/ccpY4ysx.s:4398   .text.HAL_ETH_SetMACConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:4405   .text.HAL_ETH_SetMACConfig:0000000000000000 HAL_ETH_SetMACConfig
     /tmp/ccpY4ysx.s:4457   .text.HAL_ETH_SetDMAConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:4464   .text.HAL_ETH_SetDMAConfig:0000000000000000 HAL_ETH_SetDMAConfig
     /tmp/ccpY4ysx.s:4516   .text.HAL_ETH_SetMDIOClockRange:0000000000000000 $t
     /tmp/ccpY4ysx.s:4523   .text.HAL_ETH_SetMDIOClockRange:0000000000000000 HAL_ETH_SetMDIOClockRange
     /tmp/ccpY4ysx.s:4612   .text.HAL_ETH_SetMDIOClockRange:0000000000000044 $d
     /tmp/ccpY4ysx.s:4620   .text.HAL_ETH_SetMACFilterConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:4627   .text.HAL_ETH_SetMACFilterConfig:0000000000000000 HAL_ETH_SetMACFilterConfig
     /tmp/ccpY4ysx.s:4753   .text.HAL_ETH_SetMACFilterConfig:0000000000000070 $d
     /tmp/ccpY4ysx.s:4758   .text.HAL_ETH_GetMACFilterConfig:0000000000000000 $t
     /tmp/ccpY4ysx.s:4765   .text.HAL_ETH_GetMACFilterConfig:0000000000000000 HAL_ETH_GetMACFilterConfig
     /tmp/ccpY4ysx.s:4881   .text.HAL_ETH_SetSourceMACAddrMatch:0000000000000000 $t
     /tmp/ccpY4ysx.s:4888   .text.HAL_ETH_SetSourceMACAddrMatch:0000000000000000 HAL_ETH_SetSourceMACAddrMatch
     /tmp/ccpY4ysx.s:4975   .text.HAL_ETH_SetHashTable:0000000000000000 $t
     /tmp/ccpY4ysx.s:4982   .text.HAL_ETH_SetHashTable:0000000000000000 HAL_ETH_SetHashTable
     /tmp/ccpY4ysx.s:5070   .text.HAL_ETH_SetRxVLANIdentifier:0000000000000000 $t
     /tmp/ccpY4ysx.s:5077   .text.HAL_ETH_SetRxVLANIdentifier:0000000000000000 HAL_ETH_SetRxVLANIdentifier
     /tmp/ccpY4ysx.s:5145   .text.HAL_ETH_EnterPowerDownMode:0000000000000000 $t
     /tmp/ccpY4ysx.s:5152   .text.HAL_ETH_EnterPowerDownMode:0000000000000000 HAL_ETH_EnterPowerDownMode
     /tmp/ccpY4ysx.s:5195   .text.HAL_ETH_ExitPowerDownMode:0000000000000000 $t
     /tmp/ccpY4ysx.s:5202   .text.HAL_ETH_ExitPowerDownMode:0000000000000000 HAL_ETH_ExitPowerDownMode
ARM GAS  /tmp/ccpY4ysx.s 			page 206


     /tmp/ccpY4ysx.s:5283   .text.HAL_ETH_SetWakeUpFilter:0000000000000000 $t
     /tmp/ccpY4ysx.s:5290   .text.HAL_ETH_SetWakeUpFilter:0000000000000000 HAL_ETH_SetWakeUpFilter
     /tmp/ccpY4ysx.s:5360   .text.HAL_ETH_GetState:0000000000000000 $t
     /tmp/ccpY4ysx.s:5367   .text.HAL_ETH_GetState:0000000000000000 HAL_ETH_GetState
     /tmp/ccpY4ysx.s:5385   .text.HAL_ETH_GetError:0000000000000000 $t
     /tmp/ccpY4ysx.s:5392   .text.HAL_ETH_GetError:0000000000000000 HAL_ETH_GetError
     /tmp/ccpY4ysx.s:5410   .text.HAL_ETH_GetDMAError:0000000000000000 $t
     /tmp/ccpY4ysx.s:5417   .text.HAL_ETH_GetDMAError:0000000000000000 HAL_ETH_GetDMAError
     /tmp/ccpY4ysx.s:5435   .text.HAL_ETH_GetMACError:0000000000000000 $t
     /tmp/ccpY4ysx.s:5442   .text.HAL_ETH_GetMACError:0000000000000000 HAL_ETH_GetMACError
     /tmp/ccpY4ysx.s:5460   .text.HAL_ETH_GetMACWakeUpSource:0000000000000000 $t
     /tmp/ccpY4ysx.s:5467   .text.HAL_ETH_GetMACWakeUpSource:0000000000000000 HAL_ETH_GetMACWakeUpSource
     /tmp/ccpY4ysx.s:5485   .text.HAL_ETH_GetTxBuffersNumber:0000000000000000 $t
     /tmp/ccpY4ysx.s:5492   .text.HAL_ETH_GetTxBuffersNumber:0000000000000000 HAL_ETH_GetTxBuffersNumber

UNDEFINED SYMBOLS
HAL_Delay
HAL_GetTick
HAL_RCC_GetHCLKFreq
