{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764727365189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764727365190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 21:02:44 2025 " "Processing started: Tue Dec  2 21:02:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764727365190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727365190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32i_fpga -c rv32i_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i_fpga -c rv32i_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727365190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764727366409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764727366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "../src/sum.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/sum.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/ru.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/ru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ru " "Found entity 1: ru" {  } { { "../src/ru.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/ru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/muxrudata.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/muxrudata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxrudata " "Found entity 1: muxrudata" {  } { { "../src/muxrudata.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/muxrudata.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/muxnextpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/muxnextpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxnextpc " "Found entity 1: muxnextpc" {  } { { "../src/muxnextpc.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/muxnextpc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/muxalub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/muxalub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxaluB " "Found entity 1: muxaluB" {  } { { "../src/muxaluB.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/muxaluB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/muxalua.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/muxalua.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxaluA " "Found entity 1: muxaluA" {  } { { "../src/muxaluA.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/muxaluA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "../src/monociclo.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../src/immgen.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/im.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 im " "Found entity 1: im" {  } { { "../src/im.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/im.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/hex_display_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/hex_display_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display_6 " "Found entity 1: hex_display_6" {  } { { "../src/hex_display_6.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/hex_display_6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/hex_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/hex_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "../src/hex_decoder.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/hex_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../src/edge_detector.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Found entity 1: dm" {  } { { "../src/dm.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/dm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../src/debouncer.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../src/cu.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/cu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/bru.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/bru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bru " "Found entity 1: bru" {  } { { "../src/bru.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/bru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquitectura de computadores/proyecto/rv32i_mono/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /arquitectura de computadores/proyecto/rv32i_mono/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_fpga_top " "Found entity 1: rv32i_fpga_top" {  } { { "rv32i_fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/quartus/rv32i_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764727398224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727398224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764727398309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_top.sv(143) " "Verilog HDL assignment warning at fpga_top.sv(143): truncated value with size 32 to match size of target (8)" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764727398312 "|fpga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_key0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_key0\"" {  } { { "../src/fpga_top.sv" "debouncer_key0" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_det_key0 " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_det_key0\"" {  } { { "../src/fpga_top.sv" "edge_det_key0" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div_1sec " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div_1sec\"" {  } { { "../src/fpga_top.sv" "clk_div_1sec" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:cpu " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:cpu\"" {  } { { "../src/fpga_top.sv" "cpu" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc monociclo:cpu\|pc:u_pc " "Elaborating entity \"pc\" for hierarchy \"monociclo:cpu\|pc:u_pc\"" {  } { { "../src/monociclo.sv" "u_pc" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum monociclo:cpu\|sum:u_sum " "Elaborating entity \"sum\" for hierarchy \"monociclo:cpu\|sum:u_sum\"" {  } { { "../src/monociclo.sv" "u_sum" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im monociclo:cpu\|im:u_im " "Elaborating entity \"im\" for hierarchy \"monociclo:cpu\|im:u_im\"" {  } { { "../src/monociclo.sv" "u_im" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398340 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 im.sv(7) " "Net \"mem.data_a\" at im.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../src/im.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/im.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764727398341 "|fpga_top|monociclo:cpu|im:u_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 im.sv(7) " "Net \"mem.waddr_a\" at im.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../src/im.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/im.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764727398341 "|fpga_top|monociclo:cpu|im:u_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 im.sv(7) " "Net \"mem.we_a\" at im.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../src/im.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/im.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764727398341 "|fpga_top|monociclo:cpu|im:u_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu monociclo:cpu\|cu:u_cu " "Elaborating entity \"cu\" for hierarchy \"monociclo:cpu\|cu:u_cu\"" {  } { { "../src/monociclo.sv" "u_cu" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ru monociclo:cpu\|ru:u_ru " "Elaborating entity \"ru\" for hierarchy \"monociclo:cpu\|ru:u_ru\"" {  } { { "../src/monociclo.sv" "u_ru" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen monociclo:cpu\|immgen:u_immgen " "Elaborating entity \"immgen\" for hierarchy \"monociclo:cpu\|immgen:u_immgen\"" {  } { { "../src/monociclo.sv" "u_immgen" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxaluA monociclo:cpu\|muxaluA:u_muxaluA " "Elaborating entity \"muxaluA\" for hierarchy \"monociclo:cpu\|muxaluA:u_muxaluA\"" {  } { { "../src/monociclo.sv" "u_muxaluA" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxaluB monociclo:cpu\|muxaluB:u_muxaluB " "Elaborating entity \"muxaluB\" for hierarchy \"monociclo:cpu\|muxaluB:u_muxaluB\"" {  } { { "../src/monociclo.sv" "u_muxaluB" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bru monociclo:cpu\|bru:u_bru " "Elaborating entity \"bru\" for hierarchy \"monociclo:cpu\|bru:u_bru\"" {  } { { "../src/monociclo.sv" "u_bru" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:cpu\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"monociclo:cpu\|alu:u_alu\"" {  } { { "../src/monociclo.sv" "u_alu" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxnextpc monociclo:cpu\|muxnextpc:u_muxnextpc " "Elaborating entity \"muxnextpc\" for hierarchy \"monociclo:cpu\|muxnextpc:u_muxnextpc\"" {  } { { "../src/monociclo.sv" "u_muxnextpc" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm monociclo:cpu\|dm:u_dm " "Elaborating entity \"dm\" for hierarchy \"monociclo:cpu\|dm:u_dm\"" {  } { { "../src/monociclo.sv" "u_dm" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398388 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem dm.sv(16) " "Verilog HDL warning at dm.sv(16): initial value for variable mem should be constant" {  } { { "../src/dm.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/dm.sv" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1764727398449 "|fpga_top|monociclo:cpu|dm:u_dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxrudata monociclo:cpu\|muxrudata:u_muxrudata " "Elaborating entity \"muxrudata\" for hierarchy \"monociclo:cpu\|muxrudata:u_muxrudata\"" {  } { { "../src/monociclo.sv" "u_muxrudata" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/monociclo.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display_6 hex_display_6:hex_display " "Elaborating entity \"hex_display_6\" for hierarchy \"hex_display_6:hex_display\"" {  } { { "../src/fpga_top.sv" "hex_display" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_display_6:hex_display\|hex_decoder:decoder0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_display_6:hex_display\|hex_decoder:decoder0\"" {  } { { "../src/hex_display_6.sv" "decoder0" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/hex_display_6.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727398458 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu_clk " "Found clock multiplexer cpu_clk" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1764727399798 "|fpga_top|cpu_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1764727399798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764727540381 "|fpga_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764727540381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764727541073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764727594045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764727594045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764727595186 "|fpga_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764727595186 "|fpga_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/fpga_top.sv" "" { Text "P:/arquitectura de computadores/proyecto/rv32i_mono/src/fpga_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764727595186 "|fpga_top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764727595186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7170 " "Implemented 7170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764727595256 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764727595256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7103 " "Implemented 7103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764727595256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764727595256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764727595384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 21:06:35 2025 " "Processing ended: Tue Dec  2 21:06:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764727595384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:51 " "Elapsed time: 00:03:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764727595384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764727595384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764727595384 ""}
