#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Sat Dec  5 20:34:40 2015
# Process ID: 12785
# Log file: /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.cache/wt [current_project]
# set_property parent.project_path /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/splash_image.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/color_table_red.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/color_table_green.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/color_table_blue.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/pegasus_image.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/color_table_red_pegasus.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/color_table_green_pegasus.coe}}
# add_files {{/afs/athena.mit.edu/user/q/y/qyn/Desktop/sprite generation/image_to_RGB_2010/color_table_blue_pegasus.coe}}
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/divider_gen_synth_1/divider_gen.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/divider_gen_synth_1/divider_gen.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/video_bram_synth_1/video_bram.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/video_bram_synth_1/video_bram.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/red_table_synth_1/red_table.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/red_table_synth_1/red_table.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/green_table_synth_1/green_table.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/green_table_synth_1/green_table.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/blue_table_synth_1/blue_table.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/blue_table_synth_1/blue_table.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_bram_synth_1/pegasus_bram.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_bram_synth_1/pegasus_bram.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_red_table_synth_1/pegasus_red_table.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_red_table_synth_1/pegasus_red_table.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_green_table_synth_1/pegasus_green_table.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_green_table_synth_1/pegasus_green_table.dcp]
# add_files -quiet /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_blue_table_synth_1/pegasus_blue_table.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/pegasus_blue_table_synth_1/pegasus_blue_table.dcp]
# read_verilog -library xil_defaultlib {
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/lfsr.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/SCCB_interface.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config_rom.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/delayN.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/synchronize.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/motion_type.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_read.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_configure.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/display_8hex.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v
#   /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v
# }
# read_xdc /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc]
# catch { write_hwdef -file labkit.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top labkit -part xc7a100tcsg324-3
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2611] redeclaration of ansi port motion is not allowed [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/motion_type.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:616]
WARNING: [Synth 8-2507] parameter declaration becomes local in blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:617]
WARNING: [Synth 8-2507] parameter declaration becomes local in looping_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:635]
WARNING: [Synth 8-2507] parameter declaration becomes local in looping_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:636]
WARNING: [Synth 8-2507] parameter declaration becomes local in extended_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:655]
WARNING: [Synth 8-2507] parameter declaration becomes local in extended_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:656]
WARNING: [Synth 8-2507] parameter declaration becomes local in enabled_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:676]
WARNING: [Synth 8-2507] parameter declaration becomes local in enabled_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:677]
WARNING: [Synth 8-2507] parameter declaration becomes local in ray_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:695]
WARNING: [Synth 8-2507] parameter declaration becomes local in ray_blob with formal parameter declaration list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:696]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module clock_quarter_divider [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:484]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 917.094 ; gain = 152.723 ; free physical = 1250 ; free virtual = 12325
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:22]
	Parameter MAX_ADDRESS bound to: 17'b11111111111111111 
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:484]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:484]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (2#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'camera_configure' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_configure.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OV7670_config_rom' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config_rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'OV7670_config_rom' (3#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'OV7670_config' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_SEND_CMD bound to: 1 - type: integer 
	Parameter FSM_DONE bound to: 2 - type: integer 
	Parameter FSM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config.v:58]
INFO: [Synth 8-256] done synthesizing module 'OV7670_config' (4#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/OV7670_config.v:23]
INFO: [Synth 8-638] synthesizing module 'SCCB_interface' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ADDR bound to: 8'b01000010 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START_SIGNAL bound to: 1 - type: integer 
	Parameter FSM_LOAD_BYTE bound to: 2 - type: integer 
	Parameter FSM_TX_BYTE_1 bound to: 3 - type: integer 
	Parameter FSM_TX_BYTE_2 bound to: 4 - type: integer 
	Parameter FSM_TX_BYTE_3 bound to: 5 - type: integer 
	Parameter FSM_TX_BYTE_4 bound to: 6 - type: integer 
	Parameter FSM_END_SIGNAL_1 bound to: 7 - type: integer 
	Parameter FSM_END_SIGNAL_2 bound to: 8 - type: integer 
	Parameter FSM_END_SIGNAL_3 bound to: 9 - type: integer 
	Parameter FSM_END_SIGNAL_4 bound to: 10 - type: integer 
	Parameter FSM_DONE bound to: 11 - type: integer 
	Parameter FSM_TIMER bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/SCCB_interface.v:72]
INFO: [Synth 8-256] done synthesizing module 'SCCB_interface' (5#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/SCCB_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'camera_configure' (6#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_configure.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_read' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_read.v:21]
	Parameter WAIT_FRAME_START bound to: 0 - type: integer 
	Parameter ROW_CAPTURE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_read.v:42]
INFO: [Synth 8-256] done synthesizing module 'camera_read' (7#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/camera_read.v:21]
INFO: [Synth 8-638] synthesizing module 'rgb2hsv' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:22]
INFO: [Synth 8-638] synthesizing module 'divider_gen' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/divider_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'divider_gen' (8#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/divider_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'rgb2hsv' (9#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:22]
INFO: [Synth 8-638] synthesizing module 'video_bram' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/video_bram_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'video_bram' (10#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/video_bram_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'motion_type' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/motion_type.v:24]
INFO: [Synth 8-256] done synthesizing module 'motion_type' (11#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/motion_type.v:24]
INFO: [Synth 8-638] synthesizing module 'vga_camera' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:495]
INFO: [Synth 8-256] done synthesizing module 'vga_camera' (12#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:495]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (13#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:523]
INFO: [Synth 8-256] done synthesizing module 'vga' (14#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:523]
INFO: [Synth 8-638] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/synchronize.v:2]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (15#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/synchronize.v:2]
INFO: [Synth 8-638] synthesizing module 'flightpulse' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:151]
INFO: [Synth 8-256] done synthesizing module 'flightpulse' (16#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:151]
INFO: [Synth 8-638] synthesizing module 'physics' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:168]
	Parameter ACCEL bound to: 2 - type: integer 
	Parameter GRAVITY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:116]
	Parameter COUNT bound to: 8124999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (17#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:116]
WARNING: [Synth 8-3848] Net reset in module/entity physics does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:176]
INFO: [Synth 8-256] done synthesizing module 'physics' (18#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:168]
INFO: [Synth 8-638] synthesizing module 'pegasus' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:263]
	Parameter SCREEN_HEIGHT bound to: 10'b1100000000 
	Parameter GROUND_HEIGHT bound to: 10'b0001100100 
	Parameter PEGASUS_WIDTH bound to: 100 - type: integer 
	Parameter PEGASUS_HEIGHT bound to: 64 - type: integer 
	Parameter PEGASUS_X bound to: 11'b00010010110 
INFO: [Synth 8-638] synthesizing module 'picture_blob' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:570]
	Parameter WIDTH bound to: 100 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pegasus_bram' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_bram_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pegasus_bram' (19#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_bram_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'pegasus_red_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_red_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pegasus_red_table' (20#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_red_table_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'pegasus_green_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_green_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pegasus_green_table' (21#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_green_table_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'pegasus_blue_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_blue_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pegasus_blue_table' (22#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/pegasus_blue_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'picture_blob' (23#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:570]
INFO: [Synth 8-256] done synthesizing module 'pegasus' (24#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:263]
WARNING: [Synth 8-689] width (12) of port connection 'attack_y' does not match port width (10) of module 'pegasus' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:374]
INFO: [Synth 8-638] synthesizing module 'ground' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:320]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 10'b1100000000 
	Parameter GROUND_HEIGHT bound to: 10'b0001100100 
	Parameter GROUND_WIDTH bound to: 600 - type: integer 
	Parameter PEGASUS_X bound to: 150 - type: integer 
	Parameter PEGASUS_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'looping_blob' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:627]
	Parameter WIDTH bound to: 600 - type: integer 
	Parameter HEIGHT bound to: 10'b0001100100 
	Parameter COLOR bound to: 12'b000011110000 
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'looping_blob' (25#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:627]
WARNING: [Synth 8-567] referenced signal 'vcount' should be on the sensitivity list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:351]
WARNING: [Synth 8-567] referenced signal 'hcount' should be on the sensitivity list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:351]
WARNING: [Synth 8-567] referenced signal 'gr' should be on the sensitivity list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:351]
WARNING: [Synth 8-567] referenced signal 'ground_pixel' should be on the sensitivity list [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:351]
INFO: [Synth 8-256] done synthesizing module 'ground' (26#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:320]
INFO: [Synth 8-638] synthesizing module 'obstacles' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:366]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
	Parameter DELTA_X bound to: 512 - type: integer 
	Parameter DELTA_Y bound to: 183 - type: integer 
	Parameter OBSTACLE_HEIGHT bound to: 64 - type: integer 
	Parameter OBSTACLE_WIDTH bound to: 64 - type: integer 
	Parameter OBSTACLES_Y bound to: 119 - type: integer 
	Parameter COLOR1 bound to: 12'b111111110000 
	Parameter COLOR2 bound to: 12'b111100001111 
	Parameter COLOR3 bound to: 12'b000011111111 
INFO: [Synth 8-638] synthesizing module 'lfsr' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/lfsr.v:23]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (27#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/lfsr.v:23]
INFO: [Synth 8-638] synthesizing module 'enabled_blob' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b111111110000 
	Parameter SCREEN_WIDTH bound to: 1536 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enabled_blob' (28#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
INFO: [Synth 8-638] synthesizing module 'enabled_blob__parameterized0' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b111100001111 
	Parameter SCREEN_WIDTH bound to: 1536 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enabled_blob__parameterized0' (28#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
INFO: [Synth 8-638] synthesizing module 'enabled_blob__parameterized1' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 12'b000011111111 
	Parameter SCREEN_WIDTH bound to: 1536 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enabled_blob__parameterized1' (28#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:667]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:445]
INFO: [Synth 8-256] done synthesizing module 'obstacles' (29#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:366]
INFO: [Synth 8-638] synthesizing module 'attack' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:529]
	Parameter ATTACK_HEIGHT bound to: 16 - type: integer 
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ray_blob' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:688]
	Parameter HEIGHT bound to: 16 - type: integer 
	Parameter COLOR bound to: 12'b111101000000 
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ray_blob' (30#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:688]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:116]
	Parameter COUNT bound to: 16249999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (30#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:116]
INFO: [Synth 8-256] done synthesizing module 'attack' (31#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:529]
WARNING: [Synth 8-689] width (12) of port connection 'attack_y' does not match port width (10) of module 'attack' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:397]
INFO: [Synth 8-638] synthesizing module 'endscreen' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:250]
	Parameter COLOR bound to: 12'b111100000000 
INFO: [Synth 8-256] done synthesizing module 'endscreen' (32#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:250]
INFO: [Synth 8-638] synthesizing module 'controller' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:213]
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'controller' (33#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:213]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (34#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'red_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/red_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'red_table' (35#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/red_table_stub.v:7]
WARNING: [Synth 8-689] width (1) of port connection 'addra' does not match port width (8) of module 'red_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:428]
INFO: [Synth 8-638] synthesizing module 'green_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/green_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'green_table' (36#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/green_table_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'blue_table' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/blue_table_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blue_table' (37#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/realtime/blue_table_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'delayN' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/delayN.v:23]
	Parameter NDELAY bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayN' (38#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/new/delayN.v:23]
WARNING: [Synth 8-3848] Net camera_reset in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:146]
WARNING: [Synth 8-3848] Net camera_pwdn in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:145]
WARNING: [Synth 8-3848] Net LED16_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:35]
WARNING: [Synth 8-3848] Net LED16_G in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:35]
WARNING: [Synth 8-3848] Net LED16_R in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:35]
WARNING: [Synth 8-3848] Net LED17_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:36]
WARNING: [Synth 8-3848] Net LED17_G in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:36]
WARNING: [Synth 8-3848] Net LED17_R in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:36]
WARNING: [Synth 8-3848] Net prev_color in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:428]
WARNING: [Synth 8-3848] Net reset in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:338]
INFO: [Synth 8-256] done synthesizing module 'labkit' (39#1) [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:22]
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[14]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[13]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[12]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[11]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[9]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port JB[0]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[2]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[1]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[0]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[2]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[1]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[0]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNC
WARNING: [Synth 8-3331] design labkit has unconnected port BTNL
WARNING: [Synth 8-3331] design labkit has unconnected port BTNR
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 947.352 ; gain = 182.980 ; free physical = 1221 ; free virtual = 12299
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin divider:reset to constant 0 [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 947.352 ; gain = 182.980 ; free physical = 1224 ; free virtual = 12302
---------------------------------------------------------------------------------
Loading clock regions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/dcp/clk_wiz_0_in_context.xdc] for cell 'pixelclk'
Finished Parsing XDC File [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/dcp/clk_wiz_0_in_context.xdc] for cell 'pixelclk'
Parsing XDC File [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc]
WARNING: [Vivado 12-507] No nets matched 'n_1_n_0_107_BUFG_inst'. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc:9]
Finished Parsing XDC File [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/labkit_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1276.598 ; gain = 0.000 ; free physical = 1078 ; free virtual = 12149
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1083 ; free virtual = 12149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1083 ; free virtual = 12149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.runs/synth_1/.Xil/Vivado-12785-eecs-digital-23/dcp/clk_wiz_0_in_context.xdc, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1080 ; free virtual = 12149
---------------------------------------------------------------------------------
ROM "FSM_state" won't be mapped to RAM because it is too sparse.
ROM "timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FSM_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "FSM_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:131]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:131]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:126]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:126]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:125]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:121]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:121]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:85]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:149]
ROM "vcount" won't be mapped to RAM because it is too sparse.
ROM "vcount" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:292]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:641]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:641]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:641]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:256]
WARNING: [Synth 8-3848] Net reset in module/entity physics does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/sources/labkit_lab4.v:176]
WARNING: [Synth 8-3848] Net camera_reset in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:146]
WARNING: [Synth 8-3848] Net camera_pwdn in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:145]
WARNING: [Synth 8-3848] Net LED16_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:35]
WARNING: [Synth 8-3848] Net LED16_G in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:35]
WARNING: [Synth 8-3848] Net LED16_R in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:35]
WARNING: [Synth 8-3848] Net LED17_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:36]
WARNING: [Synth 8-3848] Net LED17_G in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:36]
WARNING: [Synth 8-3848] Net LED17_R in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:36]
WARNING: [Synth 8-3848] Net prev_color in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:428]
WARNING: [Synth 8-3848] Net reset in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/project_top.v:338]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1073 ; free virtual = 12136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 12    
	   3 Input     12 Bit       Adders := 12    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 62    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 13    
	  14 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 13    
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module OV7670_config_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module OV7670_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
Module SCCB_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module camera_configure 
Detailed RTL Component Info : 
Module camera_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module rgb2hsv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 55    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module motion_type 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vga_camera 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module flightpulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_divider 
Detailed RTL Component Info : 
Module physics 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module picture_blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module pegasus 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module looping_blob 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
Module ground 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module enabled_blob 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module enabled_blob__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module enabled_blob__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module obstacles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
Module ray_blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
Module attack 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module endscreen 
Detailed RTL Component Info : 
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
Module delayN 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1073 ; free virtual = 12136
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "config_1/timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "SCCB1/timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-4471] merging register 'delta_reg[7:0]' into 'delta_reg[7:0]' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:113]
INFO: [Synth 8-4471] merging register 'delta_reg[7:0]' into 'delta_reg[7:0]' [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/images/project/project.srcs/sources_1/imports/src/rgb2hsv.v:113]
DSP Report: Generating DSP h_top_reg, operation Mode is: (A*(B:0xff))'.
DSP Report: register h_top_reg is absorbed into DSP h_top_reg.
DSP Report: operator (null) is absorbed into DSP h_top_reg.
ROM "vcount" won't be mapped to RAM because it is too sparse.
ROM "vcount" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP pegasus_sprite/pegasus_addr0, operation Mode is: A*(B:0x64).
DSP Report: operator pegasus_sprite/pegasus_addr0 is absorbed into DSP pegasus_sprite/pegasus_addr0.
DSP Report: Generating DSP pegasus_sprite/pegasus_addr, operation Mode is: PCIN+(A:0x0):B+(C:0x5).
DSP Report: operator pegasus_sprite/pegasus_addr is absorbed into DSP pegasus_sprite/pegasus_addr.
DSP Report: Generating DSP splash_addr_reg, operation Mode is: (C+A*(B:0x140))'.
DSP Report: register splash_addr_reg is absorbed into DSP splash_addr_reg.
DSP Report: operator splash_addr0 is absorbed into DSP splash_addr_reg.
DSP Report: operator splash_addr1 is absorbed into DSP splash_addr_reg.
DSP Report: Generating DSP read_address1, operation Mode is: A*(B:0x140).
DSP Report: operator read_address1 is absorbed into DSP read_address1.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED16_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_B
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_G
WARNING: [Synth 8-3331] design labkit has unconnected port LED17_R
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[14]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[13]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[12]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[11]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[9]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port JB[0]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[2]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[1]
WARNING: [Synth 8-3331] design labkit has unconnected port JC[0]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[5]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[4]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[3]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[2]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[1]
WARNING: [Synth 8-3331] design labkit has unconnected port JD[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1067 ; free virtual = 12136
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1276.598 ; gain = 512.227 ; free physical = 1067 ; free virtual = 12136

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null h_top_reg_0 : 0 0 : 477 477 : Used 1 time 0
 Sort Area is null pegasus_sprite/pegasus_addr0_2 : 0 0 : 240 295 : Used 1 time 0
 Sort Area is null pegasus_sprite/pegasus_addr0_2 : 0 1 : 55 295 : Used 1 time 0
 Sort Area is null read_address1_7 : 0 0 : 154 267 : Used 1 time 0
 Sort Area is null read_address1_7 : 0 1 : 113 267 : Used 1 time 0
 Sort Area is null splash_addr_reg_5 : 0 0 : 221 221 : Used 1 time 0
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+-------------+------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping            | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb2hsv      | (A*(B:0xff))'          | No           | 16     | 8      | 48     | 25     | 16     | 0    | 0    | 1    | 1    | 1     | 1    | 0    | 
|picture_blob | A*(B:0x64)             | No           | 13     | 7      | 48     | 25     | 20     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|pegasus      | PCIN+(A:0x0):B+(C:0x5) | No           | 30     | 11     | 3      | -1     | -1     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|labkit       | (C+A*(B:0x140))'       | No           | 17     | 9      | 17     | 25     | 17     | 0    | 0    | 0    | 1    | 1     | 0    | 1    | 
|labkit       | A*(B:0x140)            | No           | 17     | 9      | 48     | 25     | 26     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|labkit       | PCIN+(A:0x0):B+C       | No           | 30     | 10     | 48     | -1     | -1     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
+-------------+------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (camera_read_1/\FSM_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tohsv/\my_b_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (configure/\config_1/FSM_return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (configure/\config_1/FSM_return_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control/game_over_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (configure/\config_1/FSM_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\config_1/FSM_state_reg[2] ) is unused and will be removed from module camera_configure.
WARNING: [Synth 8-3332] Sequential element (\config_1/FSM_return_state_reg[2] ) is unused and will be removed from module camera_configure.
WARNING: [Synth 8-3332] Sequential element (\config_1/FSM_return_state_reg[1] ) is unused and will be removed from module camera_configure.
WARNING: [Synth 8-3332] Sequential element (\config_1/FSM_return_state_reg[0] ) is unused and will be removed from module camera_configure.
WARNING: [Synth 8-3332] Sequential element (\FSM_state_reg[1] ) is unused and will be removed from module camera_read.
WARNING: [Synth 8-3332] Sequential element (\my_r_reg[6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\my_r_reg[5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\my_r_reg[4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[18] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[17] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[16] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[15] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[14] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[13] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[12] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[11] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[10] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[9] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[8] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_negative_reg[0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[0][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[1][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[2][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[3][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[4][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[5][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[6][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[7][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][7] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][6] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][5] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][4] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][3] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][2] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][1] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[8][0] ) is unused and will be removed from module rgb2hsv.
WARNING: [Synth 8-3332] Sequential element (\h_add_reg[9][7] ) is unused and will be removed from module rgb2hsv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1276.602 ; gain = 512.230 ; free physical = 1054 ; free virtual = 12128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1276.602 ; gain = 512.230 ; free physical = 1054 ; free virtual = 12128
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1276.602 ; gain = 512.230 ; free physical = 1054 ; free virtual = 12128

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1276.602 ; gain = 512.230 ; free physical = 1054 ; free virtual = 12128
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1306.594 ; gain = 542.223 ; free physical = 1019 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 1307.594 ; gain = 543.223 ; free physical = 1018 ; free virtual = 12042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \configure/rom1/dout_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1329.852 ; gain = 565.480 ; free physical = 996 ; free virtual = 12021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixelclk has unconnected pin reset
CRITICAL WARNING: [Synth 8-4442] BlackBox module rt has unconnected pin addra[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1329.852 ; gain = 565.480 ; free physical = 996 ; free virtual = 12021
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1329.852 ; gain = 565.480 ; free physical = 996 ; free virtual = 12021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1329.852 ; gain = 565.480 ; free physical = 996 ; free virtual = 12021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|labkit      | tohsv/v_reg[7]              | 20     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|labkit      | hsync_delay/shiftreg_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|labkit      | vsync_delay/shiftreg_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |video_bram          |         1|
|2     |clk_wiz_0           |         1|
|3     |blk_mem_gen_0       |         1|
|4     |red_table           |         1|
|5     |green_table         |         1|
|6     |blue_table          |         1|
|7     |pegasus_bram        |         1|
|8     |pegasus_red_table   |         1|
|9     |pegasus_green_table |         1|
|10    |pegasus_blue_table  |         1|
|11    |divider_gen         |         2|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_0       |     1|
|2     |blue_table          |     1|
|3     |clk_wiz_0           |     1|
|4     |divider_gen         |     1|
|5     |divider_gen__1      |     1|
|6     |green_table         |     1|
|7     |pegasus_blue_table  |     1|
|8     |pegasus_bram        |     1|
|9     |pegasus_green_table |     1|
|10    |pegasus_red_table   |     1|
|11    |red_table           |     1|
|12    |video_bram          |     1|
|13    |BUFG                |     4|
|14    |CARRY4              |   141|
|15    |DSP48E1             |     1|
|16    |DSP48E1_1           |     2|
|17    |DSP48E1_2           |     2|
|18    |DSP48E1_3           |     1|
|19    |INV                 |     5|
|20    |LUT1                |   207|
|21    |LUT2                |   200|
|22    |LUT3                |    99|
|23    |LUT4                |   300|
|24    |LUT5                |   202|
|25    |LUT6                |   290|
|26    |MUXF7               |     3|
|27    |RAMB18E1            |     1|
|28    |SRL16E              |     2|
|29    |SRLC32E             |     8|
|30    |FDRE                |   595|
|31    |FDSE                |    26|
|32    |IBUF                |    13|
|33    |OBUF                |    37|
|34    |OBUFT               |    18|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------+------------------------------+------+
|      |Instance           |Module                        |Cells |
+------+-------------------+------------------------------+------+
|1     |top                |                              |  2371|
|2     |  a                |attack                        |   108|
|3     |    divider        |clock_divider__parameterized0 |    80|
|4     |  calc             |physics                       |   121|
|5     |    divider        |clock_divider                 |    81|
|6     |  camera_read_1    |camera_read                   |    32|
|7     |  clockgen         |clock_quarter_divider         |     4|
|8     |  configure        |camera_configure              |   336|
|9     |    SCCB1          |SCCB_interface                |   186|
|10    |    config_1       |OV7670_config                 |   138|
|11    |    rom1           |OV7670_config_rom             |    12|
|12    |  control          |controller                    |    14|
|13    |  display          |display_8hex                  |    95|
|14    |  g                |ground                        |    84|
|15    |  hsync_delay      |delayN                        |     2|
|16    |  motion_type      |motion_type                   |    10|
|17    |  o                |obstacles                     |   278|
|18    |    generator      |lfsr                          |    17|
|19    |  p                |pegasus                       |   131|
|20    |    pegasus_sprite |picture_blob                  |    66|
|21    |  tohsv            |rgb2hsv                       |   543|
|22    |  vga1             |vga_camera                    |   105|
|23    |  vga2             |vga                           |   252|
|24    |  vsync_delay      |delayN_0                      |     3|
+------+-------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1329.852 ; gain = 565.480 ; free physical = 996 ; free virtual = 12021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 307 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1329.852 ; gain = 132.492 ; free physical = 995 ; free virtual = 12020
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1329.852 ; gain = 565.480 ; free physical = 995 ; free virtual = 12020
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'configure/rom1/dout_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 42 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  INV => LUT1: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 246 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1329.855 ; gain = 465.742 ; free physical = 995 ; free virtual = 12019
# write_checkpoint -noxdef labkit.dcp
# catch { report_utilization -file labkit_utilization_synth.rpt -pb labkit_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1329.855 ; gain = 0.000 ; free physical = 994 ; free virtual = 12019
INFO: [Common 17-206] Exiting Vivado at Sat Dec  5 20:35:44 2015...
