// Seed: 2034450205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  wor  id_11;
  id_12(
      .id_0(1), .id_1(id_11), .id_2(1)
  );
  uwire id_13 = 1'b0 == 1;
  wire  id_14;
  assign id_2 = id_9;
  wire id_15;
  id_16(
      .id_0(1), .id_1(1'd0), .id_2(1), .id_3(id_4), .id_4(id_1), .id_5(1'b0)
  );
  assign id_11 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_32;
  module_0(
      id_4, id_32, id_28, id_6, id_32, id_7, id_21, id_2
  );
  assign id_21 = id_21 == id_9[1'b0];
endmodule
