Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Oct 11 02:26:08 2025
| Host         : PooravKumar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     1           
XDCH-2     Warning   Same min and max delay values on IO port  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.057      -15.137                     33                  161        0.083        0.000                      0                  161        4.500        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -2.057      -15.137                     33                   97        0.083        0.000                      0                   97        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  4.481        0.000                      0                   64        0.615        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           33  Failing Endpoints,  Worst Slack       -2.057ns,  Total Violation      -15.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 alu_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_flag
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 3.322ns (52.260%)  route 3.035ns (47.740%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.120 f  alu_out_reg[16]/Q
                         net (fo=1, routed)           0.800     5.920    alu_out_OBUF[16]
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  zero_flag_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.574     6.618    zero_flag_OBUF_inst_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  zero_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.661     8.403    zero_flag_OBUF
    L13                  OBUF (Prop_obuf_I_O)         2.618    11.021 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000    11.021    zero_flag
    L13                                                               r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                 -2.057    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 alu_out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[25]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 3.088ns (64.519%)  route 1.698ns (35.481%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     4.648    clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  alu_out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.104 r  alu_out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           1.698     6.802    alu_out_reg[25]_lopt_replica_1
    T4                   OBUF (Prop_obuf_I_O)         2.632     9.433 r  alu_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.433    alu_out[25]
    T4                                                                r  alu_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 alu_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[10]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 3.093ns (64.896%)  route 1.673ns (35.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     4.666    clk_IBUF_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.456     5.122 r  alu_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.673     6.795    alu_out_reg[10]_lopt_replica_1
    V7                   OBUF (Prop_obuf_I_O)         2.637     9.432 r  alu_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.432    alu_out[10]
    V7                                                                r  alu_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 alu_out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[30]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 3.108ns (65.145%)  route 1.663ns (34.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     4.655    clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  alu_out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.456     5.111 r  alu_out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.774    alu_out_reg[30]_lopt_replica_1
    V5                   OBUF (Prop_obuf_I_O)         2.652     9.425 r  alu_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.425    alu_out[30]
    V5                                                                r  alu_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 alu_out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[31]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 3.109ns (65.197%)  route 1.659ns (34.803%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     4.657    clk_IBUF_BUFG
    SLICE_X63Y31         FDCE                                         r  alu_out_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     5.113 r  alu_out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.659     6.772    alu_out_reg[31]_lopt_replica_1
    V2                   OBUF (Prop_obuf_I_O)         2.653     9.425 r  alu_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.425    alu_out[31]
    V2                                                                r  alu_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 alu_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[8]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 3.091ns (65.019%)  route 1.663ns (34.981%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X65Y7          FDCE                                         r  alu_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     5.123 r  alu_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.786    alu_out_reg[8]_lopt_replica_1
    U9                   OBUF (Prop_obuf_I_O)         2.635     9.420 r  alu_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.420    alu_out[8]
    U9                                                                r  alu_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 alu_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 3.086ns (64.986%)  route 1.663ns (35.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     4.668    clk_IBUF_BUFG
    SLICE_X65Y5          FDCE                                         r  alu_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.456     5.124 r  alu_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.787    alu_out_reg[6]_lopt_replica_1
    U7                   OBUF (Prop_obuf_I_O)         2.630     9.417 r  alu_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.417    alu_out[6]
    U7                                                                r  alu_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 alu_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 3.085ns (64.970%)  route 1.663ns (35.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     4.668    clk_IBUF_BUFG
    SLICE_X62Y5          FDCE                                         r  alu_out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456     5.124 r  alu_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.787    alu_out_reg[5]_lopt_replica_1
    U6                   OBUF (Prop_obuf_I_O)         2.629     9.416 r  alu_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.416    alu_out[5]
    U6                                                                r  alu_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 alu_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[7]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 3.084ns (64.967%)  route 1.663ns (35.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     4.668    clk_IBUF_BUFG
    SLICE_X65Y6          FDCE                                         r  alu_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     5.124 r  alu_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.787    alu_out_reg[7]_lopt_replica_1
    V9                   OBUF (Prop_obuf_I_O)         2.628     9.414 r  alu_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.414    alu_out[7]
    V9                                                                r  alu_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 alu_out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[27]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 3.086ns (64.784%)  route 1.678ns (35.216%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     4.650    clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  alu_out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.106 r  alu_out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           1.678     6.783    alu_out_reg[27]_lopt_replica_1
    T3                   OBUF (Prop_obuf_I_O)         2.630     9.414 r  alu_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.414    alu_out[27]
    T3                                                                r  alu_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 -0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 alu_in0[15]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.133ns (28.459%)  route 2.848ns (71.541%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  alu_in0[15] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[15]
    U18                  IBUF (Prop_ibuf_I_O)         0.833     1.833 r  alu_in0_IBUF[15]_inst/O
                         net (fo=16, routed)          1.323     3.156    alu_in0_IBUF[15]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.100     3.256 f  alu_out[15]_i_5/O
                         net (fo=1, routed)           0.416     3.672    alu_out[15]_i_5_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.100     3.772 f  alu_out[15]_i_2/O
                         net (fo=1, routed)           0.232     4.004    alu_out[15]_i_2_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I1_O)        0.100     4.104 r  alu_out[15]_i_1/O
                         net (fo=2, routed)           0.878     4.981    alu_out[15]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[15]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.199     4.898    alu_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 alu_in0[24]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.015ns (25.517%)  route 2.962ns (74.483%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P15                                               0.000     1.000 r  alu_in0[24] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[24]
    P15                  IBUF (Prop_ibuf_I_O)         0.815     1.815 r  alu_in0_IBUF[24]_inst/O
                         net (fo=16, routed)          1.810     3.624    alu_in0_IBUF[24]
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.100     3.724 r  alu_out[24]_i_3/O
                         net (fo=1, routed)           0.469     4.194    alu_out[24]_i_3_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I3_O)        0.100     4.294 r  alu_out[24]_i_1/O
                         net (fo=2, routed)           0.683     4.976    alu_out[24]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[24]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.180     4.879    alu_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 alu_in0[27]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.127ns (28.334%)  route 2.852ns (71.666%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N16                                               0.000     1.000 r  alu_in0[27] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[27]
    N16                  IBUF (Prop_ibuf_I_O)         0.827     1.827 r  alu_in0_IBUF[27]_inst/O
                         net (fo=15, routed)          1.362     3.190    alu_in0_IBUF[27]
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.100     3.290 f  alu_out[27]_i_4/O
                         net (fo=1, routed)           0.416     3.706    alu_out[27]_i_4_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.100     3.806 r  alu_out[27]_i_2/O
                         net (fo=1, routed)           0.232     4.038    alu_out[27]_i_2_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.100     4.138 r  alu_out[27]_i_1/O
                         net (fo=2, routed)           0.841     4.979    alu_out[27]_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  alu_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     4.662    clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  alu_out_reg[27]/C
                         clock pessimism              0.000     4.662    
                         clock uncertainty            0.035     4.697    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.180     4.877    alu_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           4.979    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 alu_in0[18]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.144ns (28.588%)  route 2.857ns (71.412%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  alu_in0[18] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.844     1.844 r  alu_in0_IBUF[18]_inst/O
                         net (fo=14, routed)          1.429     3.273    alu_in0_IBUF[18]
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.100     3.373 f  alu_out[18]_i_5/O
                         net (fo=1, routed)           0.373     3.746    alu_out[18]_i_5_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.100     3.846 f  alu_out[18]_i_2/O
                         net (fo=1, routed)           0.217     4.063    alu_out[18]_i_2_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I1_O)        0.100     4.163 r  alu_out[18]_i_1/O
                         net (fo=2, routed)           0.838     5.001    alu_out[18]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  alu_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  alu_out_reg[18]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.196     4.894    alu_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 alu_in0[25]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.226ns (30.025%)  route 2.856ns (69.975%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    R17                                               0.000     1.000 r  alu_in0[25] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[25]
    R17                  IBUF (Prop_ibuf_I_O)         0.826     1.826 r  alu_in0_IBUF[25]_inst/O
                         net (fo=17, routed)          1.292     3.117    alu_in0_IBUF[25]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.100     3.217 r  alu_out[28]_i_10/O
                         net (fo=2, routed)           0.398     3.615    alu_out[28]_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.100     3.715 f  alu_out[26]_i_4/O
                         net (fo=1, routed)           0.237     3.952    alu_out[26]_i_4_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.100     4.052 r  alu_out[26]_i_2/O
                         net (fo=1, routed)           0.127     4.180    alu_out[26]_i_2_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.100     4.280 r  alu_out[26]_i_1/O
                         net (fo=2, routed)           0.802     5.082    alu_out[26]_i_1_n_0
    SLICE_X2Y38          FDCE                                         r  alu_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  alu_out_reg[26]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.246     4.946    alu_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.946    
                         arrival time                           5.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 control_signal[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.023ns (25.422%)  route 3.001ns (74.578%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.000ns
  Clock Path Skew:        4.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N14                                               0.000     1.000 r  control_signal[1] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[1]
    N14                  IBUF (Prop_ibuf_I_O)         0.823     1.823 r  control_signal_IBUF[1]_inst/O
                         net (fo=65, routed)          1.953     3.776    control_signal_IBUF[1]
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.100     3.876 f  alu_out[28]_i_2/O
                         net (fo=1, routed)           0.244     4.121    alu_out[28]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.100     4.221 r  alu_out[28]_i_1/O
                         net (fo=2, routed)           0.804     5.024    alu_out[28]_i_1_n_0
    SLICE_X4Y38          FDCE                                         r  alu_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     4.662    clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  alu_out_reg[28]/C
                         clock pessimism              0.000     4.662    
                         clock uncertainty            0.035     4.697    
    SLICE_X4Y38          FDCE (Hold_fdce_C_D)         0.180     4.877    alu_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.024    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 control_signal[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.132ns (27.984%)  route 2.912ns (72.016%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P14                                               0.000     1.000 r  control_signal[0] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[0]
    P14                  IBUF (Prop_ibuf_I_O)         0.832     1.832 r  control_signal_IBUF[0]_inst/O
                         net (fo=50, routed)          1.334     3.166    control_signal_IBUF[0]
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.100     3.266 f  alu_out[23]_i_5/O
                         net (fo=1, routed)           0.538     3.804    alu_out[23]_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.100     3.904 f  alu_out[23]_i_2/O
                         net (fo=1, routed)           0.232     4.136    alu_out[23]_i_2_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I1_O)        0.100     4.236 r  alu_out[23]_i_1/O
                         net (fo=2, routed)           0.808     5.044    alu_out[23]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[23]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.180     4.879    alu_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           5.044    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 control_signal[3]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.941ns (23.200%)  route 3.115ns (76.800%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    R18                                               0.000     1.000 f  control_signal[3] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.841     1.841 f  control_signal_IBUF[3]_inst/O
                         net (fo=32, routed)          2.265     4.106    control_signal_IBUF[3]
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.100     4.206 r  alu_out[20]_i_1/O
                         net (fo=2, routed)           0.850     5.056    alu_out[20]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[20]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.192     4.891    alu_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.891    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 control_signal[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.942ns (23.183%)  route 3.123ns (76.817%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T18                                               0.000     1.000 f  control_signal[2] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.842     1.842 f  control_signal_IBUF[2]_inst/O
                         net (fo=34, routed)          2.202     4.044    control_signal_IBUF[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.100     4.144 r  alu_out[0]_i_1/O
                         net (fo=2, routed)           0.921     5.065    alu_out[0]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[0]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.194     4.894    alu_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.065    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 control_signal[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.942ns (23.025%)  route 3.151ns (76.975%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T18                                               0.000     1.000 r  control_signal[2] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.842     1.842 r  control_signal_IBUF[2]_inst/O
                         net (fo=34, routed)          2.167     4.009    control_signal_IBUF[2]
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.100     4.109 r  alu_out[19]_i_1/O
                         net (fo=2, routed)           0.984     5.093    alu_out[19]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[19]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.196     4.895    alu_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.895    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    alu_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    alu_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    alu_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   alu_out_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    alu_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   alu_out_reg[12]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    alu_out_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 0.955ns (11.388%)  route 7.431ns (88.612%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.431     9.386    clear_IBUF
    SLICE_X65Y1          FDCE                                         f  alu_out_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520    14.308    clk_IBUF_BUFG
    SLICE_X65Y1          FDCE                                         r  alu_out_reg[0]_lopt_replica/C
                         clock pessimism              0.000    14.308    
                         clock uncertainty           -0.035    14.272    
    SLICE_X65Y1          FDCE (Recov_fdce_C_CLR)     -0.405    13.867    alu_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 0.955ns (11.388%)  route 7.431ns (88.612%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.431     9.386    clear_IBUF
    SLICE_X65Y1          FDCE                                         f  alu_out_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520    14.308    clk_IBUF_BUFG
    SLICE_X65Y1          FDCE                                         r  alu_out_reg[1]_lopt_replica/C
                         clock pessimism              0.000    14.308    
                         clock uncertainty           -0.035    14.272    
    SLICE_X65Y1          FDCE (Recov_fdce_C_CLR)     -0.405    13.867    alu_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 0.955ns (11.388%)  route 7.431ns (88.612%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.431     9.386    clear_IBUF
    SLICE_X65Y1          FDCE                                         f  alu_out_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520    14.308    clk_IBUF_BUFG
    SLICE_X65Y1          FDCE                                         r  alu_out_reg[2]_lopt_replica/C
                         clock pessimism              0.000    14.308    
                         clock uncertainty           -0.035    14.272    
    SLICE_X65Y1          FDCE (Recov_fdce_C_CLR)     -0.405    13.867    alu_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 0.955ns (11.583%)  route 7.290ns (88.417%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.290     9.245    clear_IBUF
    SLICE_X65Y3          FDCE                                         f  alu_out_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X65Y3          FDCE                                         r  alu_out_reg[4]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 0.955ns (11.590%)  route 7.285ns (88.410%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.285     9.240    clear_IBUF
    SLICE_X62Y3          FDCE                                         f  alu_out_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X62Y3          FDCE                                         r  alu_out_reg[3]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X62Y3          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 0.955ns (11.800%)  route 7.139ns (88.201%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.139     9.094    clear_IBUF
    SLICE_X65Y5          FDCE                                         f  alu_out_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X65Y5          FDCE                                         r  alu_out_reg[6]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 0.955ns (11.821%)  route 7.124ns (88.179%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.124     9.079    clear_IBUF
    SLICE_X62Y5          FDCE                                         f  alu_out_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X62Y5          FDCE                                         r  alu_out_reg[5]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 0.955ns (11.965%)  route 7.027ns (88.035%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.027     8.982    clear_IBUF
    SLICE_X65Y6          FDCE                                         f  alu_out_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X65Y6          FDCE                                         r  alu_out_reg[7]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X65Y6          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 0.955ns (12.039%)  route 6.978ns (87.961%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.978     8.933    clear_IBUF
    SLICE_X65Y7          FDCE                                         f  alu_out_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.518    14.306    clk_IBUF_BUFG
    SLICE_X65Y7          FDCE                                         r  alu_out_reg[8]_lopt_replica/C
                         clock pessimism              0.000    14.306    
                         clock uncertainty           -0.035    14.270    
    SLICE_X65Y7          FDCE (Recov_fdce_C_CLR)     -0.405    13.865    alu_out_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 0.955ns (12.304%)  route 6.807ns (87.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 14.305 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.807     8.762    clear_IBUF
    SLICE_X65Y9          FDCE                                         f  alu_out_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.305    clk_IBUF_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[10]_lopt_replica/C
                         clock pessimism              0.000    14.305    
                         clock uncertainty           -0.035    14.269    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.864    alu_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.822ns (20.002%)  route 3.286ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.286     5.107    clear_IBUF
    SLICE_X1Y38          FDCE                                         f  alu_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[11]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.822ns (20.002%)  route 3.286ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.286     5.107    clear_IBUF
    SLICE_X1Y38          FDCE                                         f  alu_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[2]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.822ns (20.002%)  route 3.286ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.286     5.107    clear_IBUF
    SLICE_X1Y38          FDCE                                         f  alu_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[31]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.822ns (20.002%)  route 3.286ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.286     5.107    clear_IBUF
    SLICE_X1Y38          FDCE                                         f  alu_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[5]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.822ns (20.002%)  route 3.286ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.286     5.107    clear_IBUF
    SLICE_X1Y38          FDCE                                         f  alu_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[6]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.822ns (19.947%)  route 3.297ns (80.053%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.297     5.119    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[15]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.822ns (19.947%)  route 3.297ns (80.053%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.297     5.119    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[16]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.822ns (19.947%)  route 3.297ns (80.053%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.297     5.119    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[19]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.822ns (19.947%)  route 3.297ns (80.053%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.297     5.119    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[24]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.822ns (19.377%)  route 3.418ns (80.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.418     5.240    clear_IBUF
    SLICE_X0Y38          FDCE                                         f  alu_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[0]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           5.240    
  -------------------------------------------------------------------
                         slack                                  0.748    





