 
****************************************
Report : qor
Design : wb_dma_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 12:31:55 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          4.70
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.06
  No. of Hold Violations:        4.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2068
  Buf/Inv Cell Count:             287
  Buf Cell Count:                  95
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1549
  Sequential Cell Count:          519
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3549.629295
  Noncombinational Area:  3486.855781
  Buf/Inv Area:            440.431563
  Total Buffer Area:           196.20
  Total Inverter Area:         244.23
  Macro/Black Box Area:      0.000000
  Net Area:               1633.042139
  -----------------------------------
  Cell Area:              7036.485076
  Design Area:            8669.527215


  Design Rules
  -----------------------------------
  Total Number of Nets:          2362
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  0.12
  Mapping Optimization:               34.09
  -----------------------------------------
  Overall Compile Time:               39.50
  Overall Compile Wall Clock Time:    40.37

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.02  TNS: 0.06  Number of Violating Paths: 4

  --------------------------------------------------------------------


1
