; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mattr=+sve -force-streaming-compatible-sve < %s | FileCheck %s
; RUN: llc -mattr=+sme -force-streaming-compatible-sve < %s | FileCheck %s
; RUN: llc -force-streaming-compatible-sve < %s | FileCheck %s --check-prefix=NONEON-NOSVE

target triple = "aarch64-unknown-linux-gnu"

;
; CLZ
;

define <4 x i8> @ctlz_v4i8(<4 x i8> %op) {
; CHECK-LABEL: ctlz_v4i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    ptrue p0.h, vl4
; CHECK-NEXT:    and z0.h, z0.h, #0xff
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    sub z0.h, z0.h, #8 // =0x8
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v4i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi d1, #0xff00ff00ff00ff
; NONEON-NOSVE-NEXT:    mov w8, #8 // =0x8
; NONEON-NOSVE-NEXT:    and v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    dup v1.4h, w8
; NONEON-NOSVE-NEXT:    clz v0.4h, v0.4h
; NONEON-NOSVE-NEXT:    sub v0.4h, v0.4h, v1.4h
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i8> @llvm.ctlz.v4i8(<4 x i8> %op)
  ret <4 x i8> %res
}

define <8 x i8> @ctlz_v8i8(<8 x i8> %op) {
; CHECK-LABEL: ctlz_v8i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.b, vl8
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    clz z0.b, p0/m, z0.b
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v8i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    clz v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    ret
  %res = call <8 x i8> @llvm.ctlz.v8i8(<8 x i8> %op)
  ret <8 x i8> %res
}

define <16 x i8> @ctlz_v16i8(<16 x i8> %op) {
; CHECK-LABEL: ctlz_v16i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.b, vl16
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    clz z0.b, p0/m, z0.b
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v16i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    clz v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    ret
  %res = call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> %op)
  ret <16 x i8> %res
}

define void @ctlz_v32i8(ptr %a) {
; CHECK-LABEL: ctlz_v32i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.b, vl16
; CHECK-NEXT:    clz z0.b, p0/m, z0.b
; CHECK-NEXT:    clz z1.b, p0/m, z1.b
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v32i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    clz v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    clz v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <32 x i8>, ptr %a
  %res = call <32 x i8> @llvm.ctlz.v32i8(<32 x i8> %op)
  store <32 x i8> %res, ptr %a
  ret void
}

define <2 x i16> @ctlz_v2i16(<2 x i16> %op) {
; CHECK-LABEL: ctlz_v2i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    ptrue p0.s, vl2
; CHECK-NEXT:    and z0.s, z0.s, #0xffff
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    sub z0.s, z0.s, #16 // =0x10
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v2i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi d1, #0x00ffff0000ffff
; NONEON-NOSVE-NEXT:    mov w8, #16 // =0x10
; NONEON-NOSVE-NEXT:    and v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    dup v1.2s, w8
; NONEON-NOSVE-NEXT:    clz v0.2s, v0.2s
; NONEON-NOSVE-NEXT:    sub v0.2s, v0.2s, v1.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i16> @llvm.ctlz.v2i16(<2 x i16> %op)
  ret <2 x i16> %res
}

define <4 x i16> @ctlz_v4i16(<4 x i16> %op) {
; CHECK-LABEL: ctlz_v4i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.h, vl4
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v4i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    clz v0.4h, v0.4h
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i16> @llvm.ctlz.v4i16(<4 x i16> %op)
  ret <4 x i16> %res
}

define <8 x i16> @ctlz_v8i16(<8 x i16> %op) {
; CHECK-LABEL: ctlz_v8i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.h, vl8
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v8i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    clz v0.8h, v0.8h
; NONEON-NOSVE-NEXT:    ret
  %res = call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> %op)
  ret <8 x i16> %res
}

define void @ctlz_v16i16(ptr %a) {
; CHECK-LABEL: ctlz_v16i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.h, vl8
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    clz z1.h, p0/m, z1.h
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v16i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    clz v0.8h, v0.8h
; NONEON-NOSVE-NEXT:    clz v1.8h, v1.8h
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <16 x i16>, ptr %a
  %res = call <16 x i16> @llvm.ctlz.v16i16(<16 x i16> %op)
  store <16 x i16> %res, ptr %a
  ret void
}

define <2 x i32> @ctlz_v2i32(<2 x i32> %op) {
; CHECK-LABEL: ctlz_v2i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.s, vl2
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v2i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    clz v0.2s, v0.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %op)
  ret <2 x i32> %res
}

define <4 x i32> @ctlz_v4i32(<4 x i32> %op) {
; CHECK-LABEL: ctlz_v4i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.s, vl4
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v4i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    clz v0.4s, v0.4s
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %op)
  ret <4 x i32> %res
}

define void @ctlz_v8i32(ptr %a) {
; CHECK-LABEL: ctlz_v8i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.s, vl4
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    clz z1.s, p0/m, z1.s
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v8i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    clz v0.4s, v0.4s
; NONEON-NOSVE-NEXT:    clz v1.4s, v1.4s
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <8 x i32>, ptr %a
  %res = call <8 x i32> @llvm.ctlz.v8i32(<8 x i32> %op)
  store <8 x i32> %res, ptr %a
  ret void
}

define <1 x i64> @ctlz_v1i64(<1 x i64> %op) {
; CHECK-LABEL: ctlz_v1i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.d, vl1
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    clz z0.d, p0/m, z0.d
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v1i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ushr d1, d0, #1
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    ushr d1, d0, #2
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    ushr d1, d0, #4
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    ushr d1, d0, #8
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    ushr d1, d0, #16
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    ushr d1, d0, #32
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    mvn v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.2s, v0.4h
; NONEON-NOSVE-NEXT:    uaddlp v0.1d, v0.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <1 x i64> @llvm.ctlz.v1i64(<1 x i64> %op)
  ret <1 x i64> %res
}

define <2 x i64> @ctlz_v2i64(<2 x i64> %op) {
; CHECK-LABEL: ctlz_v2i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.d, vl2
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    clz z0.d, p0/m, z0.d
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v2i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ushr v1.2d, v0.2d, #1
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    ushr v1.2d, v0.2d, #2
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    ushr v1.2d, v0.2d, #4
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    ushr v1.2d, v0.2d, #8
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    ushr v1.2d, v0.2d, #16
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    ushr v1.2d, v0.2d, #32
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    mvn v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v0.2d, v0.4s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> %op)
  ret <2 x i64> %res
}

define void @ctlz_v4i64(ptr %a) {
; CHECK-LABEL: ctlz_v4i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.d, vl2
; CHECK-NEXT:    clz z0.d, p0/m, z0.d
; CHECK-NEXT:    clz z1.d, p0/m, z1.d
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctlz_v4i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ushr v2.2d, v0.2d, #1
; NONEON-NOSVE-NEXT:    ushr v3.2d, v1.2d, #1
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    orr v1.16b, v1.16b, v3.16b
; NONEON-NOSVE-NEXT:    ushr v2.2d, v0.2d, #2
; NONEON-NOSVE-NEXT:    ushr v3.2d, v1.2d, #2
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    orr v1.16b, v1.16b, v3.16b
; NONEON-NOSVE-NEXT:    ushr v2.2d, v0.2d, #4
; NONEON-NOSVE-NEXT:    ushr v3.2d, v1.2d, #4
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    orr v1.16b, v1.16b, v3.16b
; NONEON-NOSVE-NEXT:    ushr v2.2d, v0.2d, #8
; NONEON-NOSVE-NEXT:    ushr v3.2d, v1.2d, #8
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    orr v1.16b, v1.16b, v3.16b
; NONEON-NOSVE-NEXT:    ushr v2.2d, v0.2d, #16
; NONEON-NOSVE-NEXT:    ushr v3.2d, v1.2d, #16
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    orr v1.16b, v1.16b, v3.16b
; NONEON-NOSVE-NEXT:    ushr v2.2d, v0.2d, #32
; NONEON-NOSVE-NEXT:    ushr v3.2d, v1.2d, #32
; NONEON-NOSVE-NEXT:    orr v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    orr v1.16b, v1.16b, v3.16b
; NONEON-NOSVE-NEXT:    mvn v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    mvn v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v1.8h, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v1.4s, v1.8h
; NONEON-NOSVE-NEXT:    uaddlp v0.2d, v0.4s
; NONEON-NOSVE-NEXT:    uaddlp v1.2d, v1.4s
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <4 x i64>, ptr %a
  %res = call <4 x i64> @llvm.ctlz.v4i64(<4 x i64> %op)
  store <4 x i64> %res, ptr %a
  ret void
}

;
; CNT
;

define <4 x i8> @ctpop_v4i8(<4 x i8> %op) {
; CHECK-LABEL: ctpop_v4i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    ptrue p0.h, vl4
; CHECK-NEXT:    and z0.h, z0.h, #0xff
; CHECK-NEXT:    cnt z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v4i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi d1, #0xff00ff00ff00ff
; NONEON-NOSVE-NEXT:    and v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i8> @llvm.ctpop.v4i8(<4 x i8> %op)
  ret <4 x i8> %res
}

define <8 x i8> @ctpop_v8i8(<8 x i8> %op) {
; CHECK-LABEL: ctpop_v8i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.b, vl8
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    cnt z0.b, p0/m, z0.b
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v8i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    ret
  %res = call <8 x i8> @llvm.ctpop.v8i8(<8 x i8> %op)
  ret <8 x i8> %res
}

define <16 x i8> @ctpop_v16i8(<16 x i8> %op) {
; CHECK-LABEL: ctpop_v16i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.b, vl16
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    cnt z0.b, p0/m, z0.b
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v16i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    ret
  %res = call <16 x i8> @llvm.ctpop.v16i8(<16 x i8> %op)
  ret <16 x i8> %res
}

define void @ctpop_v32i8(ptr %a) {
; CHECK-LABEL: ctpop_v32i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.b, vl16
; CHECK-NEXT:    cnt z0.b, p0/m, z0.b
; CHECK-NEXT:    cnt z1.b, p0/m, z1.b
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v32i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <32 x i8>, ptr %a
  %res = call <32 x i8> @llvm.ctpop.v32i8(<32 x i8> %op)
  store <32 x i8> %res, ptr %a
  ret void
}

define <2 x i16> @ctpop_v2i16(<2 x i16> %op) {
; CHECK-LABEL: ctpop_v2i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    ptrue p0.s, vl2
; CHECK-NEXT:    and z0.s, z0.s, #0xffff
; CHECK-NEXT:    cnt z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v2i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi d1, #0x00ffff0000ffff
; NONEON-NOSVE-NEXT:    and v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.2s, v0.4h
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i16> @llvm.ctpop.v2i16(<2 x i16> %op)
  ret <2 x i16> %res
}

define <4 x i16> @ctpop_v4i16(<4 x i16> %op) {
; CHECK-LABEL: ctpop_v4i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.h, vl4
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    cnt z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v4i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i16> @llvm.ctpop.v4i16(<4 x i16> %op)
  ret <4 x i16> %res
}

define <8 x i16> @ctpop_v8i16(<8 x i16> %op) {
; CHECK-LABEL: ctpop_v8i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.h, vl8
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    cnt z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v8i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    ret
  %res = call <8 x i16> @llvm.ctpop.v8i16(<8 x i16> %op)
  ret <8 x i16> %res
}

define void @ctpop_v16i16(ptr %a) {
; CHECK-LABEL: ctpop_v16i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.h, vl8
; CHECK-NEXT:    cnt z0.h, p0/m, z0.h
; CHECK-NEXT:    cnt z1.h, p0/m, z1.h
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v16i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v1.8h, v1.16b
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <16 x i16>, ptr %a
  %res = call <16 x i16> @llvm.ctpop.v16i16(<16 x i16> %op)
  store <16 x i16> %res, ptr %a
  ret void
}

define <2 x i32> @ctpop_v2i32(<2 x i32> %op) {
; CHECK-LABEL: ctpop_v2i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.s, vl2
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    cnt z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v2i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.2s, v0.4h
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i32> @llvm.ctpop.v2i32(<2 x i32> %op)
  ret <2 x i32> %res
}

define <4 x i32> @ctpop_v4i32(<4 x i32> %op) {
; CHECK-LABEL: ctpop_v4i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.s, vl4
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    cnt z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v4i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i32> @llvm.ctpop.v4i32(<4 x i32> %op)
  ret <4 x i32> %res
}

define void @ctpop_v8i32(ptr %a) {
; CHECK-LABEL: ctpop_v8i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.s, vl4
; CHECK-NEXT:    cnt z0.s, p0/m, z0.s
; CHECK-NEXT:    cnt z1.s, p0/m, z1.s
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v8i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v1.8h, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v1.4s, v1.8h
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <8 x i32>, ptr %a
  %res = call <8 x i32> @llvm.ctpop.v8i32(<8 x i32> %op)
  store <8 x i32> %res, ptr %a
  ret void
}

define <1 x i64> @ctpop_v1i64(<1 x i64> %op) {
; CHECK-LABEL: ctpop_v1i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.d, vl1
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    cnt z0.d, p0/m, z0.d
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v1i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.2s, v0.4h
; NONEON-NOSVE-NEXT:    uaddlp v0.1d, v0.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <1 x i64> @llvm.ctpop.v1i64(<1 x i64> %op)
  ret <1 x i64> %res
}

define <2 x i64> @ctpop_v2i64(<2 x i64> %op) {
; CHECK-LABEL: ctpop_v2i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.d, vl2
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    cnt z0.d, p0/m, z0.d
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v2i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v0.2d, v0.4s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i64> @llvm.ctpop.v2i64(<2 x i64> %op)
  ret <2 x i64> %res
}

define void @ctpop_v4i64(ptr %a) {
; CHECK-LABEL: ctpop_v4i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.d, vl2
; CHECK-NEXT:    cnt z0.d, p0/m, z0.d
; CHECK-NEXT:    cnt z1.d, p0/m, z1.d
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: ctpop_v4i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    ldp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v1.8h, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v1.4s, v1.8h
; NONEON-NOSVE-NEXT:    uaddlp v0.2d, v0.4s
; NONEON-NOSVE-NEXT:    uaddlp v1.2d, v1.4s
; NONEON-NOSVE-NEXT:    stp q0, q1, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <4 x i64>, ptr %a
  %res = call <4 x i64> @llvm.ctpop.v4i64(<4 x i64> %op)
  store <4 x i64> %res, ptr %a
  ret void
}

;
; Count trailing zeros
;

define <4 x i8> @cttz_v4i8(<4 x i8> %op) {
; CHECK-LABEL: cttz_v4i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    ptrue p0.h, vl4
; CHECK-NEXT:    orr z0.h, z0.h, #0x100
; CHECK-NEXT:    rbit z0.h, p0/m, z0.h
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v4i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #256 // =0x100
; NONEON-NOSVE-NEXT:    dup v1.4h, w8
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v2.4h, w8
; NONEON-NOSVE-NEXT:    mov w8, #16 // =0x10
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    sub v1.4h, v0.4h, v2.4h
; NONEON-NOSVE-NEXT:    bic v0.8b, v1.8b, v0.8b
; NONEON-NOSVE-NEXT:    dup v1.4h, w8
; NONEON-NOSVE-NEXT:    clz v0.4h, v0.4h
; NONEON-NOSVE-NEXT:    sub v0.4h, v1.4h, v0.4h
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i8> @llvm.cttz.v4i8(<4 x i8> %op)
  ret <4 x i8> %res
}

define <8 x i8> @cttz_v8i8(<8 x i8> %op) {
; CHECK-LABEL: cttz_v8i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.b, vl8
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    rbit z0.b, p0/m, z0.b
; CHECK-NEXT:    clz z0.b, p0/m, z0.b
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v8i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi v1.8b, #1
; NONEON-NOSVE-NEXT:    sub v1.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    bic v0.8b, v1.8b, v0.8b
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    ret
  %res = call <8 x i8> @llvm.cttz.v8i8(<8 x i8> %op)
  ret <8 x i8> %res
}

define <16 x i8> @cttz_v16i8(<16 x i8> %op) {
; CHECK-LABEL: cttz_v16i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.b, vl16
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    rbit z0.b, p0/m, z0.b
; CHECK-NEXT:    clz z0.b, p0/m, z0.b
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v16i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi v1.16b, #1
; NONEON-NOSVE-NEXT:    sub v1.16b, v0.16b, v1.16b
; NONEON-NOSVE-NEXT:    bic v0.16b, v1.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    ret
  %res = call <16 x i8> @llvm.cttz.v16i8(<16 x i8> %op)
  ret <16 x i8> %res
}

define void @cttz_v32i8(ptr %a) {
; CHECK-LABEL: cttz_v32i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.b, vl16
; CHECK-NEXT:    rbit z0.b, p0/m, z0.b
; CHECK-NEXT:    rbit z1.b, p0/m, z1.b
; CHECK-NEXT:    clz z0.b, p0/m, z0.b
; CHECK-NEXT:    clz z1.b, p0/m, z1.b
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v32i8:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    movi v0.16b, #1
; NONEON-NOSVE-NEXT:    ldp q1, q2, [x0]
; NONEON-NOSVE-NEXT:    sub v3.16b, v1.16b, v0.16b
; NONEON-NOSVE-NEXT:    sub v0.16b, v2.16b, v0.16b
; NONEON-NOSVE-NEXT:    bic v1.16b, v3.16b, v1.16b
; NONEON-NOSVE-NEXT:    bic v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    stp q1, q0, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <32 x i8>, ptr %a
  %res = call <32 x i8> @llvm.cttz.v32i8(<32 x i8> %op)
  store <32 x i8> %res, ptr %a
  ret void
}

define <2 x i16> @cttz_v2i16(<2 x i16> %op) {
; CHECK-LABEL: cttz_v2i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    ptrue p0.s, vl2
; CHECK-NEXT:    orr z0.s, z0.s, #0x10000
; CHECK-NEXT:    rbit z0.s, p0/m, z0.s
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v2i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #65536 // =0x10000
; NONEON-NOSVE-NEXT:    dup v1.2s, w8
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v2.2s, w8
; NONEON-NOSVE-NEXT:    mov w8, #32 // =0x20
; NONEON-NOSVE-NEXT:    orr v0.8b, v0.8b, v1.8b
; NONEON-NOSVE-NEXT:    sub v1.2s, v0.2s, v2.2s
; NONEON-NOSVE-NEXT:    bic v0.8b, v1.8b, v0.8b
; NONEON-NOSVE-NEXT:    dup v1.2s, w8
; NONEON-NOSVE-NEXT:    clz v0.2s, v0.2s
; NONEON-NOSVE-NEXT:    sub v0.2s, v1.2s, v0.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i16> @llvm.cttz.v2i16(<2 x i16> %op)
  ret <2 x i16> %res
}

define <4 x i16> @cttz_v4i16(<4 x i16> %op) {
; CHECK-LABEL: cttz_v4i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.h, vl4
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    rbit z0.h, p0/m, z0.h
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v4i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v1.4h, w8
; NONEON-NOSVE-NEXT:    mov w8, #16 // =0x10
; NONEON-NOSVE-NEXT:    sub v1.4h, v0.4h, v1.4h
; NONEON-NOSVE-NEXT:    bic v0.8b, v1.8b, v0.8b
; NONEON-NOSVE-NEXT:    dup v1.4h, w8
; NONEON-NOSVE-NEXT:    clz v0.4h, v0.4h
; NONEON-NOSVE-NEXT:    sub v0.4h, v1.4h, v0.4h
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i16> @llvm.cttz.v4i16(<4 x i16> %op)
  ret <4 x i16> %res
}

define <8 x i16> @cttz_v8i16(<8 x i16> %op) {
; CHECK-LABEL: cttz_v8i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.h, vl8
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    rbit z0.h, p0/m, z0.h
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v8i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v1.8h, w8
; NONEON-NOSVE-NEXT:    mov w8, #16 // =0x10
; NONEON-NOSVE-NEXT:    sub v1.8h, v0.8h, v1.8h
; NONEON-NOSVE-NEXT:    bic v0.16b, v1.16b, v0.16b
; NONEON-NOSVE-NEXT:    dup v1.8h, w8
; NONEON-NOSVE-NEXT:    clz v0.8h, v0.8h
; NONEON-NOSVE-NEXT:    sub v0.8h, v1.8h, v0.8h
; NONEON-NOSVE-NEXT:    ret
  %res = call <8 x i16> @llvm.cttz.v8i16(<8 x i16> %op)
  ret <8 x i16> %res
}

define void @cttz_v16i16(ptr %a) {
; CHECK-LABEL: cttz_v16i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.h, vl8
; CHECK-NEXT:    rbit z0.h, p0/m, z0.h
; CHECK-NEXT:    rbit z1.h, p0/m, z1.h
; CHECK-NEXT:    clz z0.h, p0/m, z0.h
; CHECK-NEXT:    clz z1.h, p0/m, z1.h
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v16i16:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    ldp q1, q2, [x0]
; NONEON-NOSVE-NEXT:    dup v0.8h, w8
; NONEON-NOSVE-NEXT:    mov w8, #16 // =0x10
; NONEON-NOSVE-NEXT:    sub v3.8h, v1.8h, v0.8h
; NONEON-NOSVE-NEXT:    sub v0.8h, v2.8h, v0.8h
; NONEON-NOSVE-NEXT:    bic v1.16b, v3.16b, v1.16b
; NONEON-NOSVE-NEXT:    bic v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    dup v2.8h, w8
; NONEON-NOSVE-NEXT:    clz v1.8h, v1.8h
; NONEON-NOSVE-NEXT:    clz v0.8h, v0.8h
; NONEON-NOSVE-NEXT:    sub v1.8h, v2.8h, v1.8h
; NONEON-NOSVE-NEXT:    sub v0.8h, v2.8h, v0.8h
; NONEON-NOSVE-NEXT:    stp q1, q0, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <16 x i16>, ptr %a
  %res = call <16 x i16> @llvm.cttz.v16i16(<16 x i16> %op)
  store <16 x i16> %res, ptr %a
  ret void
}

define <2 x i32> @cttz_v2i32(<2 x i32> %op) {
; CHECK-LABEL: cttz_v2i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.s, vl2
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    rbit z0.s, p0/m, z0.s
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v2i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v1.2s, w8
; NONEON-NOSVE-NEXT:    mov w8, #32 // =0x20
; NONEON-NOSVE-NEXT:    sub v1.2s, v0.2s, v1.2s
; NONEON-NOSVE-NEXT:    bic v0.8b, v1.8b, v0.8b
; NONEON-NOSVE-NEXT:    dup v1.2s, w8
; NONEON-NOSVE-NEXT:    clz v0.2s, v0.2s
; NONEON-NOSVE-NEXT:    sub v0.2s, v1.2s, v0.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i32> @llvm.cttz.v2i32(<2 x i32> %op)
  ret <2 x i32> %res
}

define <4 x i32> @cttz_v4i32(<4 x i32> %op) {
; CHECK-LABEL: cttz_v4i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.s, vl4
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    rbit z0.s, p0/m, z0.s
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v4i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v1.4s, w8
; NONEON-NOSVE-NEXT:    mov w8, #32 // =0x20
; NONEON-NOSVE-NEXT:    sub v1.4s, v0.4s, v1.4s
; NONEON-NOSVE-NEXT:    bic v0.16b, v1.16b, v0.16b
; NONEON-NOSVE-NEXT:    dup v1.4s, w8
; NONEON-NOSVE-NEXT:    clz v0.4s, v0.4s
; NONEON-NOSVE-NEXT:    sub v0.4s, v1.4s, v0.4s
; NONEON-NOSVE-NEXT:    ret
  %res = call <4 x i32> @llvm.cttz.v4i32(<4 x i32> %op)
  ret <4 x i32> %res
}

define void @cttz_v8i32(ptr %a) {
; CHECK-LABEL: cttz_v8i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.s, vl4
; CHECK-NEXT:    rbit z0.s, p0/m, z0.s
; CHECK-NEXT:    rbit z1.s, p0/m, z1.s
; CHECK-NEXT:    clz z0.s, p0/m, z0.s
; CHECK-NEXT:    clz z1.s, p0/m, z1.s
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v8i32:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    ldp q1, q2, [x0]
; NONEON-NOSVE-NEXT:    dup v0.4s, w8
; NONEON-NOSVE-NEXT:    mov w8, #32 // =0x20
; NONEON-NOSVE-NEXT:    sub v3.4s, v1.4s, v0.4s
; NONEON-NOSVE-NEXT:    sub v0.4s, v2.4s, v0.4s
; NONEON-NOSVE-NEXT:    bic v1.16b, v3.16b, v1.16b
; NONEON-NOSVE-NEXT:    bic v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    dup v2.4s, w8
; NONEON-NOSVE-NEXT:    clz v1.4s, v1.4s
; NONEON-NOSVE-NEXT:    clz v0.4s, v0.4s
; NONEON-NOSVE-NEXT:    sub v1.4s, v2.4s, v1.4s
; NONEON-NOSVE-NEXT:    sub v0.4s, v2.4s, v0.4s
; NONEON-NOSVE-NEXT:    stp q1, q0, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <8 x i32>, ptr %a
  %res = call <8 x i32> @llvm.cttz.v8i32(<8 x i32> %op)
  store <8 x i32> %res, ptr %a
  ret void
}

define <1 x i64> @cttz_v1i64(<1 x i64> %op) {
; CHECK-LABEL: cttz_v1i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.d, vl1
; CHECK-NEXT:    // kill: def $d0 killed $d0 def $z0
; CHECK-NEXT:    rbit z0.d, p0/m, z0.d
; CHECK-NEXT:    clz z0.d, p0/m, z0.d
; CHECK-NEXT:    // kill: def $d0 killed $d0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v1i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    fmov d1, x8
; NONEON-NOSVE-NEXT:    sub d1, d0, d1
; NONEON-NOSVE-NEXT:    bic v0.8b, v1.8b, v0.8b
; NONEON-NOSVE-NEXT:    cnt v0.8b, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.4h, v0.8b
; NONEON-NOSVE-NEXT:    uaddlp v0.2s, v0.4h
; NONEON-NOSVE-NEXT:    uaddlp v0.1d, v0.2s
; NONEON-NOSVE-NEXT:    ret
  %res = call <1 x i64> @llvm.cttz.v1i64(<1 x i64> %op)
  ret <1 x i64> %res
}

define <2 x i64> @cttz_v2i64(<2 x i64> %op) {
; CHECK-LABEL: cttz_v2i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ptrue p0.d, vl2
; CHECK-NEXT:    // kill: def $q0 killed $q0 def $z0
; CHECK-NEXT:    rbit z0.d, p0/m, z0.d
; CHECK-NEXT:    clz z0.d, p0/m, z0.d
; CHECK-NEXT:    // kill: def $q0 killed $q0 killed $z0
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v2i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    dup v1.2d, x8
; NONEON-NOSVE-NEXT:    sub v1.2d, v0.2d, v1.2d
; NONEON-NOSVE-NEXT:    bic v0.16b, v1.16b, v0.16b
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v0.2d, v0.4s
; NONEON-NOSVE-NEXT:    ret
  %res = call <2 x i64> @llvm.cttz.v2i64(<2 x i64> %op)
  ret <2 x i64> %res
}

define void @cttz_v4i64(ptr %a) {
; CHECK-LABEL: cttz_v4i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ldp q0, q1, [x0]
; CHECK-NEXT:    ptrue p0.d, vl2
; CHECK-NEXT:    rbit z0.d, p0/m, z0.d
; CHECK-NEXT:    rbit z1.d, p0/m, z1.d
; CHECK-NEXT:    clz z0.d, p0/m, z0.d
; CHECK-NEXT:    clz z1.d, p0/m, z1.d
; CHECK-NEXT:    stp q0, q1, [x0]
; CHECK-NEXT:    ret
;
; NONEON-NOSVE-LABEL: cttz_v4i64:
; NONEON-NOSVE:       // %bb.0:
; NONEON-NOSVE-NEXT:    mov w8, #1 // =0x1
; NONEON-NOSVE-NEXT:    ldp q1, q2, [x0]
; NONEON-NOSVE-NEXT:    dup v0.2d, x8
; NONEON-NOSVE-NEXT:    sub v3.2d, v1.2d, v0.2d
; NONEON-NOSVE-NEXT:    sub v0.2d, v2.2d, v0.2d
; NONEON-NOSVE-NEXT:    bic v1.16b, v3.16b, v1.16b
; NONEON-NOSVE-NEXT:    bic v0.16b, v0.16b, v2.16b
; NONEON-NOSVE-NEXT:    cnt v1.16b, v1.16b
; NONEON-NOSVE-NEXT:    cnt v0.16b, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v1.8h, v1.16b
; NONEON-NOSVE-NEXT:    uaddlp v0.8h, v0.16b
; NONEON-NOSVE-NEXT:    uaddlp v1.4s, v1.8h
; NONEON-NOSVE-NEXT:    uaddlp v0.4s, v0.8h
; NONEON-NOSVE-NEXT:    uaddlp v1.2d, v1.4s
; NONEON-NOSVE-NEXT:    uaddlp v0.2d, v0.4s
; NONEON-NOSVE-NEXT:    stp q1, q0, [x0]
; NONEON-NOSVE-NEXT:    ret
  %op = load <4 x i64>, ptr %a
  %res = call <4 x i64> @llvm.cttz.v4i64(<4 x i64> %op)
  store <4 x i64> %res, ptr %a
  ret void
}


declare <4 x i8> @llvm.ctlz.v4i8(<4 x i8>)
declare <8 x i8> @llvm.ctlz.v8i8(<8 x i8>)
declare <16 x i8> @llvm.ctlz.v16i8(<16 x i8>)
declare <32 x i8> @llvm.ctlz.v32i8(<32 x i8>)
declare <2 x i16> @llvm.ctlz.v2i16(<2 x i16>)
declare <4 x i16> @llvm.ctlz.v4i16(<4 x i16>)
declare <8 x i16> @llvm.ctlz.v8i16(<8 x i16>)
declare <16 x i16> @llvm.ctlz.v16i16(<16 x i16>)
declare <2 x i32> @llvm.ctlz.v2i32(<2 x i32>)
declare <4 x i32> @llvm.ctlz.v4i32(<4 x i32>)
declare <8 x i32> @llvm.ctlz.v8i32(<8 x i32>)
declare <1 x i64> @llvm.ctlz.v1i64(<1 x i64>)
declare <2 x i64> @llvm.ctlz.v2i64(<2 x i64>)
declare <4 x i64> @llvm.ctlz.v4i64(<4 x i64>)

declare <4 x i8> @llvm.ctpop.v4i8(<4 x i8>)
declare <8 x i8> @llvm.ctpop.v8i8(<8 x i8>)
declare <16 x i8> @llvm.ctpop.v16i8(<16 x i8>)
declare <32 x i8> @llvm.ctpop.v32i8(<32 x i8>)
declare <2 x i16> @llvm.ctpop.v2i16(<2 x i16>)
declare <4 x i16> @llvm.ctpop.v4i16(<4 x i16>)
declare <8 x i16> @llvm.ctpop.v8i16(<8 x i16>)
declare <16 x i16> @llvm.ctpop.v16i16(<16 x i16>)
declare <2 x i32> @llvm.ctpop.v2i32(<2 x i32>)
declare <4 x i32> @llvm.ctpop.v4i32(<4 x i32>)
declare <8 x i32> @llvm.ctpop.v8i32(<8 x i32>)
declare <1 x i64> @llvm.ctpop.v1i64(<1 x i64>)
declare <2 x i64> @llvm.ctpop.v2i64(<2 x i64>)
declare <4 x i64> @llvm.ctpop.v4i64(<4 x i64>)

declare <4 x i8> @llvm.cttz.v4i8(<4 x i8>)
declare <8 x i8> @llvm.cttz.v8i8(<8 x i8>)
declare <16 x i8> @llvm.cttz.v16i8(<16 x i8>)
declare <32 x i8> @llvm.cttz.v32i8(<32 x i8>)
declare <2 x i16> @llvm.cttz.v2i16(<2 x i16>)
declare <4 x i16> @llvm.cttz.v4i16(<4 x i16>)
declare <8 x i16> @llvm.cttz.v8i16(<8 x i16>)
declare <16 x i16> @llvm.cttz.v16i16(<16 x i16>)
declare <2 x i32> @llvm.cttz.v2i32(<2 x i32>)
declare <4 x i32> @llvm.cttz.v4i32(<4 x i32>)
declare <8 x i32> @llvm.cttz.v8i32(<8 x i32>)
declare <1 x i64> @llvm.cttz.v1i64(<1 x i64>)
declare <2 x i64> @llvm.cttz.v2i64(<2 x i64>)
declare <4 x i64> @llvm.cttz.v4i64(<4 x i64>)
