m255
K3
13
cModel Technology
Z0 dH:\Project\Symbol_Generator_Project
T_opt
Z1 V:A95bZ_D9=jjcU8`iOmPd1
Z2 04 10 14 work mds_top_tb sim_mds_top_tb 1
Z3 =2-001cc0940273-50d37fe9-176-10fc
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OE;O;6.6b;45
Z7 dH:\Project\Symbol_Generator_Project
T_opt1
Z8 VkUM9Q@DfIZnNMdQEFdR<j1
R2
Z9 =1-001cc0944b17-51336c4a-3cb-16fc
R4
Z10 n@_opt1
R6
R7
T_opt2
Z11 VZi@KB37Dhl1CT^aiSk4IK3
R2
Z12 =1-bcaec54d8d60-510949b2-261-2d2c
R4
Z13 n@_opt2
Z14 OL;O;10.0c;49
R7
Ea_graycounter
Z15 w1323844998
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
Z17 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
Z18 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z19 dH:\Project\SG_Project
Z20 8H:/Project/SG_Project/VHDL/altera_mf.vhd
Z21 FH:/Project/SG_Project/VHDL/altera_mf.vhd
l0
Z22 L48991
Z23 VR86TI3:NZLn2KC8Lk=CB^2
Z24 OE;C;6.6b;45
32
Z25 o-work work -2002 -explicit
Z26 tExplicit 1
Z27 !s100 3]dCmT;Fb5d@`>[2AD9j^1
Abehavior
R16
R17
R18
Z28 DEx4 work 13 a_graycounter 0 22 R86TI3:NZLn2KC8Lk=CB^2
Z29 l49022
Z30 L49016
Z31 Vl?TbeeC2@Cb5WBP=B=m6=1
R24
32
Z32 Mx3 4 ieee 14 std_logic_1164
Z33 Mx2 4 ieee 15 std_logic_arith
Z34 Mx1 4 ieee 18 std_logic_unsigned
R25
R26
Z35 !s100 h@XGYkQ_6D=k?N@QGT4^@3
Eaddr_calc
Z36 w1352214344
Z37 DPx4 ieee 9 math_real 0 22 zjAF7SKfg_RPI0GT^n1N`1
Z38 DPx4 ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
R17
R16
R18
R19
Z39 8H:/Project/SG_Project/VHDL/addr_calc.vhd
Z40 FH:/Project/SG_Project/VHDL/addr_calc.vhd
l0
L61
Z41 V0E[JG:]jV[f6MU3m:9k<g1
R24
32
R25
R26
Z42 !s100 c2ih3JiJGhc0hNh?Jz4f<2
Aarc_addr_calc
R37
R38
R17
R16
R18
Z43 DEx4 work 9 addr_calc 0 22 0E[JG:]jV[f6MU3m:9k<g1
l208
L102
Z44 VCS?_h:d>T2UmhE3=YXWTF1
R24
32
Z45 Mx5 4 ieee 14 std_logic_1164
Z46 Mx4 4 ieee 18 std_logic_unsigned
Z47 Mx3 4 ieee 15 std_logic_arith
Z48 Mx2 4 ieee 11 numeric_std
Z49 Mx1 4 ieee 9 math_real
R25
R26
Z50 !s100 TXjFH:2ToR0MVi:ihlSW61
Ealt3pram
R15
Z51 DPx4 work 25 altera_mf_hint_evaluation 0 22 ZT<iaG9WaQjEAUYB[7B6>3
Z52 DEx4 work 10 altsyncram 0 22 4?[`^EFP;N:DOkT^M]WR42
Z53 DPx4 work 24 altera_common_conversion 0 22 IAQSncZVRY9P@FgAi8D391
Z54 DPx4 work 22 altera_device_families 0 22 ?WQ@EYYE6hW?CnM7cc]7I2
Z55 DPx3 std 6 textio 0 22 m2KQDRRhmF833<<DjYdL70
R16
R17
R18
R19
R20
R21
l0
Z56 L41824
Z57 Va8jn89QLbaoLl0ZJ2fkWb2
R24
32
R25
R26
Z58 !s100 gCaLM[hdX1`Q4>9JL^7lL2
Abehavior
R51
R53
R54
R55
R16
R17
R18
Z59 DEx4 work 8 alt3pram 0 22 a8jn89QLbaoLl0ZJ2fkWb2
Z60 l42164
Z61 L41875
Z62 V1bDaz`916FJLVU:48dM353
R24
32
Z63 Mx7 4 ieee 14 std_logic_1164
Z64 Mx6 4 ieee 15 std_logic_arith
Z65 Mx5 4 ieee 18 std_logic_unsigned
Z66 Mx4 3 std 6 textio
Z67 Mx3 4 work 22 altera_device_families
Z68 Mx2 4 work 24 altera_common_conversion
Z69 Mx1 4 work 25 altera_mf_hint_evaluation
R25
R26
Z70 !s100 l7zLA`A7dK2[>6el>De232
Ealtaccumulate
R15
R17
R18
R19
R20
R21
l0
Z71 L16832
Z72 V16UA7NX]ROFQ[mneGBzNf3
R24
32
R25
R26
Z73 !s100 N@_SV8e?AzK5VJi2z9WK=1
Abehaviour
R17
R18
Z74 DEx4 work 13 altaccumulate 0 22 16UA7NX]ROFQ[mneGBzNf3
Z75 l16879
Z76 L16865
Z77 V]?G0al;cnM9^PkK6=lmlF3
R24
32
Z78 Mx2 4 ieee 14 std_logic_1164
Z79 Mx1 4 ieee 15 std_logic_arith
R25
R26
Z80 !s100 iOYzcT]fAESR_4l?DbC;b1
Ealtcam
R15
R53
R55
R16
R17
R18
R19
R20
R21
l0
Z81 L34987
Z82 VekU]KPk]lmiEf4F6Lf>172
R24
32
R25
R26
Z83 !s100 HenA`e[mbY5YQ>Co1TPdO3
Abehave
R53
R55
R16
R17
R18
Z84 DEx4 work 6 altcam 0 22 ekU]KPk]lmiEf4F6Lf>172
Z85 l35692
Z86 L35641
Z87 V7mf8hmeK?A7[8SmQ1g6cT3
R24
32
R45
Z88 Mx4 4 ieee 15 std_logic_arith
Z89 Mx3 4 ieee 18 std_logic_unsigned
Z90 Mx2 3 std 6 textio
Z91 Mx1 4 work 24 altera_common_conversion
R25
R26
Z92 !s100 ilBY9n_HegcPTWIYiB5>O2
Ealtclklock
R15
R54
R18
R19
R20
R21
l0
Z93 L27485
Z94 V`32Z=h__cne<oVNZS2SmM1
R24
32
R25
R26
Z95 !s100 <;O1nKHf9Q>FQcfHZKTOK2
Abehavior
R54
R18
Z96 DEx4 work 10 altclklock 0 22 `32Z=h__cne<oVNZS2SmM1
Z97 l27607
Z98 L27597
Z99 VUkM<>@9[<2QN>D`QaGF^_1
R24
32
R78
Z100 Mx1 4 work 22 altera_device_families
R25
R26
Z101 !s100 8]h]7BgJ^fI8`CL[oEP:Y1
Ealtddio_bidir
R15
Z102 DEx4 work 11 altddio_out 0 22 ?MbdFT6QMZGG^f7M21]7k0
R54
Z103 DEx4 work 10 altddio_in 0 22 ]f0G9g[dS9do;[68T9l[[0
R18
R19
R20
R21
l0
Z104 L28583
Z105 VWT3mljAOX=;:W@9mHOIS@1
R24
32
R25
R26
Z106 !s100 Om8K1i0`ADGaC>a0BU`Om0
Astruct
R54
R18
Z107 DEx4 work 13 altddio_bidir 0 22 WT3mljAOX=;:W@9mHOIS@1
Z108 l28683
Z109 L28638
Z110 VUibOU?<m88`;UTh=KY@8I2
R24
32
R78
R100
R25
R26
Z111 !s100 hoOF7TIA6JzWe[oGk5YXJ2
Ealtddio_in
R15
R54
R18
R19
R20
R21
l0
Z112 L28176
Z113 V]f0G9g[dS9do;[68T9l[[0
R24
32
R25
R26
Z114 !s100 g;[OR?R<nS^Wajo?3AdCD3
Abehave
R54
R18
R103
Z115 l28204
Z116 L28203
Z117 VM4mV<G;:S_kb8?@jb@Wgf1
R24
32
R78
R100
R25
R26
Z118 !s100 R5n?b4HdUiog`<lVCk_^L1
Ealtddio_out
R15
R54
R18
R19
R20
R21
l0
Z119 L28381
Z120 V?MbdFT6QMZGG^f7M21]7k0
R24
32
R25
R26
Z121 !s100 CddSW?NfXYYA`G]<;d^R41
Abehave
R54
R18
R102
Z122 l28429
Z123 L28414
Z124 V8j=1YYgGm?MR[`IlIVMiD3
R24
32
R78
R100
R25
R26
Z125 !s100 KDIC@:lB`cKF7E]P5e=:;3
Ealtdpram
R15
R53
R54
R55
R16
R17
R18
R19
R20
R21
l0
Z126 L37436
Z127 VbdON4bnGM_>5[@HZzH^;P2
R24
32
R25
R26
Z128 !s100 ZNnhN>a7o?nX=2BEK<hQN1
Abehavior
R53
R54
R55
R16
R17
R18
Z129 DEx4 work 8 altdpram 0 22 bdON4bnGM_>5[@HZzH^;P2
Z130 l37537
Z131 L37482
Z132 V?WKdJJhD5l73Ki:SUfVZM0
R24
32
Z133 Mx6 4 ieee 14 std_logic_1164
Z134 Mx5 4 ieee 15 std_logic_arith
R46
Z135 Mx3 3 std 6 textio
Z136 Mx2 4 work 22 altera_device_families
R91
R25
R26
Z137 !s100 9gaBe0DEj=SYnW3@OA@KC1
Ealtdq_dqs
R15
R54
R53
R55
Z138 DPx4 ieee 16 vital_primitives 0 22 ?9@G<YMlTc7lEZ?USDEOL0
Z139 DPx4 ieee 12 vital_timing 0 22 S^n>oJ2GS[H5aTKMo9OkE0
R16
R17
R18
R19
R20
R21
l0
Z140 L49217
Z141 VlZJ3:@eNn<`IT^o8R4RZD0
R24
32
R25
R26
Z142 !s100 2S501:WTh66YT^IIV=oVJ2
Atranslated
R54
R53
R55
R138
R139
R16
R17
R18
Z143 DEx4 work 9 altdq_dqs 0 22 lZJ3:@eNn<`IT^o8R4RZD0
Z144 l49842
Z145 L49422
Z146 V_2@U[D_KL_;EcjK:<hgSl1
R24
32
Z147 Mx8 4 ieee 14 std_logic_1164
Z148 Mx7 4 ieee 15 std_logic_arith
Z149 Mx6 4 ieee 18 std_logic_unsigned
Z150 Mx5 4 ieee 12 vital_timing
Z151 Mx4 4 ieee 16 vital_primitives
R135
R68
R100
R25
R26
Z152 !s100 G]]j;zoQzcgUYVSg[_EDj2
Ealtera_16to8_dc_ram
Z153 w1330198682
R18
R19
Z154 8H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd
Z155 FH:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd
l0
L42
Z156 VfS@nFMi[3Te]3bgUJ[zil1
R24
32
R25
R26
Z157 !s100 1gFoM8UZINjDie7ccDbb72
Asyn
R18
Z158 DEx4 work 19 altera_16to8_dc_ram 0 22 fS@nFMi[3Te]3bgUJ[zil1
l94
L56
Z159 V]5i3T4b]^SG75`OinSYkh0
R24
32
Z160 Mx1 4 ieee 14 std_logic_1164
R25
R26
Z161 !s100 PfM7IlYa5Z7O4dTUaV8Vj1
Ealtera_8to16_dc_ram
R153
R18
R19
Z162 8H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd
Z163 FH:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd
l0
L42
Z164 VGR[9P_=XMYT4NVKi>Rj=b2
R24
32
R25
R26
Z165 !s100 hmLXWGc]LX62VL2i9KESY2
Asyn
R18
Z166 DEx4 work 19 altera_8to16_dc_ram 0 22 GR[9P_=XMYT4NVKi>Rj=b2
l94
L56
Z167 V]2X?__XVgdMbX`WRbA=zA0
R24
32
R160
R25
R26
Z168 !s100 D^V3L1PIk]io0^]1<N:?a1
Paltera_common_conversion
Z169 DPx21 C:\modeltech_6.6b\std 6 textio 0 22 m2KQDRRhmF833<<DjYdL70
Z170 DPx22 C:\modeltech_6.6b\ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
32
b1
Z171 Mx2 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z172 Mx1 21 C:\modeltech_6.6b\std 6 textio
R15
R19
R20
R21
l0
L43
Z173 VIAQSncZVRY9P@FgAi8D391
R24
b1
R25
R26
Z174 !s100 5Bn3gdzL6mQOFjmdgQ;XB0
Bbody
Z175 DBx26 H:\Project\SG_Project\work 24 altera_common_conversion 0 22 IAQSncZVRY9P@FgAi8D391
R169
R170
32
R171
R172
l0
L55
Z176 V^`GzLkenfnN8<a[@C8Jz=3
R24
R25
R26
nbody
Z177 !s100 nkFIZCjf?4^JmNdbh9HkE0
Paltera_device_families
R170
32
b1
Z178 Mx1 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
R15
R19
R20
R21
l0
L418
Z179 V?WQ@EYYE6hW?CnM7cc]7I2
R24
b1
R25
R26
Z180 !s100 LCaU`ORm9276=^o6=IU?I2
Bbody
Z181 DBx26 H:\Project\SG_Project\work 22 altera_device_families 0 22 ?WQ@EYYE6hW?CnM7cc]7I2
R170
32
R178
l0
L481
Z182 VEoCG>B2dKXCQIFKX:jFDg3
R24
R25
R26
nbody
Z183 !s100 `bE3Z73:=LWaknB@4o=_C0
Paltera_mf_components
R18
R15
R19
Z184 8H:/Project/SG_Project/VHDL/altera_mf_components.vhd
Z185 FH:/Project/SG_Project/VHDL/altera_mf_components.vhd
l0
L22
Z186 VM1Ha9d3D6iBa8Mn[V7O=G1
R24
32
R160
R25
R26
Z187 !s100 5X>kIg[VoKIzN5CUS^?P12
Paltera_mf_hint_evaluation
R170
32
b1
R178
R15
R19
R20
R21
l0
L331
Z188 VZT<iaG9WaQjEAUYB[7B6>3
R24
b1
R25
R26
Z189 !s100 dPLIKZE4oZ72n>zz3Ni?<3
Bbody
Z190 DBx26 H:\Project\SG_Project\work 25 altera_mf_hint_evaluation 0 22 ZT<iaG9WaQjEAUYB[7B6>3
R170
32
R178
l0
L337
Z191 V>KfQODAodBokDPX1?:k?O3
R24
R25
R26
nbody
Z192 !s100 o>aK:[e[Rog3m@oKJi`c33
Ealtfp_mult
R15
R55
R53
R17
R18
R19
R20
R21
l0
Z193 L26643
Z194 VANe_RM:jdF[5WANmZWBzJ1
R24
32
R25
R26
Z195 !s100 oS4;ODcV=b1UJS]UmM<911
Abehavior
R55
R53
R17
R18
Z196 DEx4 work 10 altfp_mult 0 22 ANe_RM:jdF[5WANmZWBzJ1
Z197 l26786
Z198 L26690
Z199 VRimKXMRJVgzE<FkGN;H`j1
R24
32
Z200 Mx4 4 ieee 14 std_logic_1164
R47
R68
Z201 Mx1 3 std 6 textio
R25
R26
Z202 !s100 d4Hh`VzOjH93ib_25`cgO2
Ealtlvds_rx
R15
Z203 DEx4 work 18 stratixiii_lvds_rx 0 22 jj`HQTSU:HQl4b^]ziNVW0
Z204 DEx4 work 16 flexible_lvds_rx 0 22 Ck91??1Q82>OA;1=OkTDg1
Z205 DEx4 work 17 stratixii_lvds_rx 0 22 :zR<IhRRSVhRgWo]A@meQ2
R96
R16
Z206 DEx4 work 17 mf_stratixiii_pll 0 22 AJk=1[mAXSAh_zk3_k]P;0
Z207 DEx4 work 16 mf_stratixii_pll 0 22 45P9EzM<di5<`gz^MhU`g2
Z208 DPx4 work 10 mf_pllpack 0 22 940ZjCWln2jeJLzP:R[<;1
R55
Z209 DEx4 work 14 mf_stratix_pll 0 22 V09hHkR`?W[KHKf^f>RB?2
R54
R17
R18
R19
R20
R21
l0
Z210 L30326
Z211 V7gd?`9MCVAGlZz0BhOCTR0
R24
32
R25
R26
Z212 !s100 M5K8k:2C<O?3aX^`KdkJg1
Abehavior
R16
R208
R55
R54
R17
R18
Z213 DEx4 work 10 altlvds_rx 0 22 7gd?`9MCVAGlZz0BhOCTR0
Z214 l31173
Z215 L30421
Z216 VSLUXeUEzRYGZcd69G5Si61
R24
32
R133
R134
Z217 Mx4 4 work 22 altera_device_families
R135
Z218 Mx2 4 work 10 mf_pllpack
R34
R25
R26
Z219 !s100 LmG]2a@MlFHEL@aO>ljoM0
Ealtlvds_tx
R15
Z220 DEx4 work 16 flexible_lvds_tx 0 22 P2a?3Dc@8<U^nb4QQ;<df2
Z221 DEx4 work 19 stratixii_tx_outclk 0 22 PW9`gAWnoNK`jPd9m8ce>1
Z222 DEx4 work 17 stratix_tx_outclk 0 22 [f@LB9SS@@G4LLj9Dkfe?2
R16
R206
R207
R208
R55
R209
R96
R54
R17
R18
R19
R20
R21
l0
Z223 L33091
Z224 VM_XBc7hVP5`M@h0E5hdWU2
R24
32
R25
R26
Z225 !s100 WLF<OP<j`kcY77f1z:OM31
Abehavior
R16
R208
R55
R54
R17
R18
Z226 DEx4 work 10 altlvds_tx 0 22 M_XBc7hVP5`M@h0E5hdWU2
Z227 l34099
Z228 L33212
Z229 VUe;cgeo^K]>BBM^zB:j7]0
R24
32
R133
R134
R217
R135
R218
R34
R25
R26
Z230 !s100 :X]C=zEEg0PTUYQdjgEL02
Ealtmult_accum
R15
R54
R17
R18
R19
R20
R21
l0
Z231 L17063
Z232 V>Km]6[H28Rhj5:X4;aZNN0
R24
32
R25
R26
Z233 !s100 0m8dB05Fa8PE[8]gOP=Sj3
Abehaviour
R54
R17
R18
Z234 DEx4 work 13 altmult_accum 0 22 >Km]6[H28Rhj5:X4;aZNN0
Z235 l17308
Z236 L17186
Z237 V3jj[FZlgfZiC?]E@d3bCn3
R24
32
R32
R33
R100
R25
R26
Z238 !s100 nCIE0GRnid>EjMj7ffnH92
Ealtmult_add
R15
R54
R17
R18
R19
R20
R21
l0
Z239 L19477
Z240 Vm_l:^_YTR3OYkddi5f4^D3
R24
32
R25
R26
Z241 !s100 [b9;I?b>mHgizeDGK_[ZV3
Abehaviour
R54
R17
R18
Z242 DEx4 work 11 altmult_add 0 22 m_l:^_YTR3OYkddi5f4^D3
Z243 l20212
Z244 L19763
Z245 VM7]iZJmD25fdce_DPd[bm2
R24
32
R32
R33
R100
R25
R26
Z246 !s100 DQ20jFKc17>Xj_0MQnKj>3
Ealtparallel_flash_loader
R15
Z247 DPx4 work 20 altera_mf_components 0 22 M1Ha9d3D6iBa8Mn[V7O=G1
R18
R19
R20
R21
l0
Z248 L53941
Z249 VDKlDg5ShiI]2V]g6O];>^3
R24
32
R25
R26
Z250 !s100 EP4VjAA4@3iDliAP;;SQl2
Asim_altparallel_flash_loader
R247
R18
Z251 DEx4 work 24 altparallel_flash_loader 0 22 DKlDg5ShiI]2V]g6O];>^3
Z252 l53993
Z253 L53992
Z254 Vmk3KAHn_l<5;6l;c]k`W20
R24
32
R78
Z255 Mx1 4 work 20 altera_mf_components
R25
R26
Z256 !s100 YhJ40:KNWIk0eOJA2^g_f1
Ealtpll
R15
Z257 DEx4 work 9 pll_iobuf 0 22 AJ<cQ;5J31^:hm2NmiOOk0
Z258 DEx4 work 17 mf_cycloneiii_pll 0 22 WU3CclnOzbhXM8U4fLA^Q0
R16
R17
R206
R207
R208
R55
R209
R54
R18
R19
R20
R21
l0
Z259 L14076
Z260 VBMcUDS9LL6ON=YOVHc[>R2
R24
32
R25
R26
Z261 !s100 B[cj@jS?]EQ@]<[nAcbeU2
Abehavior
R16
R17
R208
R55
R54
R18
Z262 DEx4 work 6 altpll 0 22 BMcUDS9LL6ON=YOVHc[>R2
Z263 l15555
Z264 L14497
Z265 V`CZ=LH^QOl76Ga`beH1Vd1
R24
32
R133
Z266 Mx5 4 work 22 altera_device_families
R66
Z267 Mx3 4 work 10 mf_pllpack
R33
R34
R25
R26
Z268 !s100 A]GcK=f9E;`NAY:9bl1_=1
Ealtqpram
R15
R53
R55
R16
R17
R18
R19
R20
R21
l0
Z269 L43322
Z270 VJZUQo1[069?l3hVA_1kae1
R24
32
R25
R26
Z271 !s100 >o[0eJOjQmUzCbm_[l<fZ0
Abehavior
R53
R55
R16
R17
R18
Z272 DEx4 work 8 altqpram 0 22 JZUQo1[069?l3hVA_1kae1
Z273 l43486
Z274 L43408
Z275 VbRRH>Q:2KNhFPSig`VRT03
R24
32
R45
R88
R89
R90
R91
R25
R26
Z276 !s100 iLkWXOHbImVXPH3l2oE7m3
Ealtserial_flash_loader
R15
R247
R18
R19
R20
R21
l0
Z277 L54001
Z278 V[LhK`Oe>A^Hfl=Wk01=n<0
R24
32
R25
R26
Z279 !s100 k[m?iQ@2RF89LPG?zg39b0
Asim_altserial_flash_loader
R247
R18
Z280 DEx4 work 22 altserial_flash_loader 0 22 [LhK`Oe>A^Hfl=Wk01=n<0
Z281 l54019
Z282 L54018
Z283 VKkVm=_A>WfBDE34FLUn9j1
R24
32
R78
R255
R25
R26
Z284 !s100 NALEoc<m9bE0X3Pk<hFJI0
Ealtshift_taps
R15
R18
R19
R20
R21
l0
Z285 L48882
Z286 VJFT?W[?MaIZ[S<9EWXKb`3
R24
32
R25
R26
Z287 !s100 3hbK3aPgUhVdgOG;ocMS<0
Abehavioural
R18
Z288 DEx4 work 13 altshift_taps 0 22 JFT?W[?MaIZ[S<9EWXKb`3
Z289 l48928
Z290 L48914
Z291 VVXebVE[1?j:5174Ak>OXQ3
R24
32
R160
R25
R26
Z292 !s100 =d6RegLB0CMY8`ID0`1Li3
Ealtsource_probe
R15
R247
R18
R19
R20
R21
l0
Z293 L54027
Z294 VJ;COUjo@kD>]DE1482gz11
R24
32
R25
R26
Z295 !s100 4OW>4nboHR<=QZDPR]SHY1
Asim_altsource_probe
R247
R18
Z296 DEx4 work 15 altsource_probe 0 22 J;COUjo@kD>]DE1482gz11
Z297 l54065
Z298 L54064
Z299 VV=Hlj>AV]U=PJdzbedKY[1
R24
32
R78
R255
R25
R26
Z300 !s100 MiE9cmBY<khH84QeOFHSJ0
Ealtsqrt
R15
R55
R53
R17
R18
R19
R20
R21
l0
Z301 L27221
Z302 VWm9;5_S7oJLQOB]_cVM9O3
R24
32
R25
R26
Z303 !s100 C5ch5SKZk3SW7BBF?L0Nm2
Abehavior
R55
R53
R17
R18
Z304 DEx4 work 7 altsqrt 0 22 Wm9;5_S7oJLQOB]_cVM9O3
Z305 l27280
Z306 L27264
Z307 V2GMGRK=Q]SPXIB;RAVg1g3
R24
32
R200
R47
R68
R201
R25
R26
Z308 !s100 79:gaD;dngSlAG<l`c7891
Ealtsquare
R15
R17
R18
R19
R20
R21
l0
Z309 L49100
Z310 Vb=O3d;TRN3Y]0[Y7gDL=A2
R24
32
R25
R26
Z311 !s100 RfmSkf6WBA]:<Y67IINXQ0
Aaltsquare_syn
R17
R18
Z312 DEx4 work 9 altsquare 0 22 b=O3d;TRN3Y]0[Y7gDL=A2
Z313 l49134
Z314 L49125
Z315 VceLF[oQP_czZ=<[d_6f2;0
R24
32
R78
R79
R25
R26
Z316 !s100 O39D0MO1Ke]11R`BD`;zG1
Ealtstratixii_oct
R15
R247
R18
R19
R20
R21
l0
Z317 L53920
Z318 V8WQnX]50iRd0MFb[9JMd91
R24
32
R25
R26
Z319 !s100 YfQ`G67c1mNFM4X:WLX^Z3
Asim_altstratixii_oct
R247
R18
Z320 DEx4 work 16 altstratixii_oct 0 22 8WQnX]50iRd0MFb[9JMd91
Z321 l53933
Z322 L53932
Z323 VTa^=amAij`PiK4Sf0IlH:2
R24
32
R78
R255
R25
R26
Z324 !s100 [dnAiT<?ET@4W_gMY]4EX2
Ealtsyncram
R15
R54
R53
R55
R16
R17
R18
R19
R20
R21
l0
Z325 L38559
Z326 V4?[`^EFP;N:DOkT^M]WR42
R24
32
R25
R26
Z327 !s100 z>oN`VW1bMQml@Z:MDHn`0
Atranslated
32
Z328 DPx26 H:\Project\SG_Project\work 22 altera_device_families 0 22 ?WQ@EYYE6hW?CnM7cc]7I2
Z329 DPx26 H:\Project\SG_Project\work 24 altera_common_conversion 0 22 IAQSncZVRY9P@FgAi8D391
R169
Z330 DPx22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
Z331 DPx22 C:\modeltech_6.6b\ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
R170
Z332 DEx26 H:\Project\SG_Project\work 10 altsyncram 0 22 4?[`^EFP;N:DOkT^M]WR42
Z333 Mx6 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z334 Mx5 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z335 Mx4 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z336 Mx3 21 C:\modeltech_6.6b\std 6 textio
Z337 Mx2 26 H:\Project\SG_Project\work 24 altera_common_conversion
Z338 Mx1 26 H:\Project\SG_Project\work 22 altera_device_families
Z339 l39687
Z340 L39387
Z341 VYFo93UFeEk_ii?XNjZN9j1
R24
R25
R26
Z342 !s100 Gkm0LH4UZFI><FETM390_3
Earm_m_cntr
R15
R18
R19
R20
R21
l0
L5335
Z343 VUVeTm^YYYI_VnWNZ?KLGN0
R24
32
R25
R26
Z344 !s100 PBoF=b3iCZSZ1nDSVUnj71
Abehave
R18
Z345 DEx4 work 10 arm_m_cntr 0 22 UVeTm^YYYI_VnWNZ?KLGN0
l5346
L5345
Z346 VD]RFRY9=96E0@SOG0[DDa1
R24
32
R160
R25
R26
Z347 !s100 ZYVDSN@53k4Q5M4Y=8S^l1
Earm_n_cntr
R15
R18
R19
R20
R21
l0
L5386
Z348 V[8ojFaO9Mz3ZDP7Mme;z<2
R24
32
R25
R26
Z349 !s100 Mla]nWc8V]KXH2JcQT^Z81
Abehave
R18
Z350 DEx4 work 10 arm_n_cntr 0 22 [8ojFaO9Mz3ZDP7Mme;z<2
l5397
L5396
Z351 VS8M_NjDhkQbTcIJE>6Q<h0
R24
32
R160
R25
R26
Z352 !s100 kLJY8`1O9a9Qn1]<FMZAN1
Earm_scale_cntr
R15
R18
R19
R20
R21
l0
L5444
Z353 VCUCXCkQ0=mcTK<JS[b7H@2
R24
32
R25
R26
Z354 !s100 Z_2>U0_fa<jf0ho@0hAkl2
Abehave
R18
Z355 DEx4 work 14 arm_scale_cntr 0 22 CUCXCkQ0=mcTK<JS[b7H@2
l5457
L5456
Z356 V>nd5b<CE6ZO^]TbXm@SI51
R24
32
R160
R25
R26
Z357 !s100 aXib]@hY5e;LDk?YeAMdh3
Ebilinear
Z358 w1348476824
R37
R38
R17
R16
R18
R19
Z359 8H:/Project/SG_Project/VHDL/bilinear.vhd
Z360 FH:/Project/SG_Project/VHDL/bilinear.vhd
l0
L49
Z361 Va27mXlFf?dV]dC=YC1[Z<1
R24
32
R25
R26
Z362 !s100 VK^[kjnzU^lnNc2M:_noT0
Artl_bilinear
R37
R38
R17
R16
R18
Z363 DEx4 work 8 bilinear 0 22 a27mXlFf?dV]dC=YC1[Z<1
l102
L77
Z364 V1_zJE07YLce_b6I6>l1z30
R24
32
R45
R46
R47
R48
R49
R25
R26
Z365 !s100 @NMZdzCHiaRGQIILERJl:0
Pbmp_io_package
R331
R170
32
b1
R171
Z366 Mx1 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z367 w1357668727
R19
Z368 8H:/Project/SG_Project/VHDL/BMP_io_package.vhd
Z369 FH:/Project/SG_Project/VHDL/BMP_io_package.vhd
l0
L49
Z370 VaM]EVG<U:LW8Zcz>hEa>g0
R24
b1
R25
R26
Z371 !s100 L]bKWSnk`zIzOJC7ORXb;2
Bbody
Z372 DBx26 H:\Project\SG_Project\work 14 bmp_io_package 0 22 aM]EVG<U:LW8Zcz>hEa>g0
R331
R170
32
R171
R366
l0
L75
Z373 VAIz_DA>hj<g8i[W=[A<Eo0
R24
R25
R26
nbody
Z374 !s100 KM>PV4YVB_;VWnZoL9_2Q0
Echecksum_calc
Z375 w1292431698
R38
R18
R19
Z376 8H:/Project/SG_Project/VHDL/checksum_calc.vhd
Z377 FH:/Project/SG_Project/VHDL/checksum_calc.vhd
l0
L62
Z378 VZQ6483P63?KnTzh0>PLAC3
R24
32
R25
R26
Z379 !s100 jR9cjOBGTmhV04:I^4<FU2
Aarc_checksum_calc
R38
R18
Z380 DEx4 work 13 checksum_calc 0 22 ZQ6483P63?KnTzh0>PLAC3
l97
L90
Z381 VOzz5z<Yf>oTf:=h[JB7om1
R24
32
R78
Z382 Mx1 4 ieee 11 numeric_std
R25
R26
Z383 !s100 `JKnDP79RTU[4B[QVIA7O3
Eclk_blk_top
Z384 w1329393172
R18
R19
Z385 8H:/Project/SG_Project/VHDL/clk_blk_top.vhd
Z386 FH:/Project/SG_Project/VHDL/clk_blk_top.vhd
l0
L32
Z387 VeW>@5IijgI<Y:zka@Z0Xh2
R24
32
R25
R26
Z388 !s100 @fLQh1cQXFYhkL16:6@<h3
Artl_clk_blk_top
R18
Z389 DEx4 work 11 clk_blk_top 0 22 eW>@5IijgI<Y:zka@Z0Xh2
l59
L42
Z390 VEG143Va5IDY?YbTKBFaLM2
R24
32
R160
R25
R26
Z391 !s100 @c2V6fVTQTS^B1NXVTUl=1
Eclk_reset_model
Z392 w1351356252
R38
R17
R16
R18
R19
Z393 8H:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd
Z394 FH:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd
l0
L24
Z395 Vg[aQA=fGl0`cP8O:GF]:^0
R24
32
R25
R26
Z396 !s100 RI0l>z2R;0zn=ig]Sl[7J3
Asim_clk_reset_model
R38
R17
R16
R18
Z397 DEx4 work 15 clk_reset_model 0 22 g[aQA=fGl0`cP8O:GF]:^0
l45
L41
Z398 VKKb9FXA9h]D;IlAEFPhf=2
R24
32
R200
R89
R33
R382
R25
R26
Z399 !s100 zV=Z5LlcEIG3^VXXM@2?Z2
Edc_fifo
Z400 w1324578118
R18
R19
Z401 8H:/Project/SG_Project/VHDL/dc_fifo.vhd
Z402 FH:/Project/SG_Project/VHDL/dc_fifo.vhd
l0
L42
Z403 V>?b1]?ST46XkXfHWfM[0X2
R24
32
R25
R26
Z404 !s100 XD`E:43n@BS=:2MXZK8R62
Asyn
Z405 DEx26 H:\Project\SG_Project\work 19 dcfifo_mixed_widths 0 22 9Mh2A`EKQFo3cEFHni<P30
Z406 DPx26 H:\Project\SG_Project\work 11 dcfifo_pack 0 22 [[Q1P6i[0KBkfZPCX;BmG0
Z407 DPx26 H:\Project\SG_Project\work 25 altera_mf_hint_evaluation 0 22 ZT<iaG9WaQjEAUYB[7B6>3
R328
R330
R331
Z408 DEx26 H:\Project\SG_Project\work 6 dcfifo 0 22 o>QO];4KCV?P@e_L_3eYo1
R170
Z409 DEx26 H:\Project\SG_Project\work 7 dc_fifo 0 22 >?b1]?ST46XkXfHWfM[0X2
32
R333
R334
R335
Z410 Mx3 26 H:\Project\SG_Project\work 22 altera_device_families
Z411 Mx2 26 H:\Project\SG_Project\work 25 altera_mf_hint_evaluation
Z412 Mx1 26 H:\Project\SG_Project\work 11 dcfifo_pack
l98
L59
Z413 VWa<9J=fKzKfPZNUB[Mo8]2
R24
R25
R26
Z414 !s100 hGPbASXGdm8;JZ7@V?<f70
Edcfifo
R15
Z415 DPx4 work 11 dcfifo_pack 0 22 [[Q1P6i[0KBkfZPCX;BmG0
R51
R54
R16
Z416 DEx4 work 19 dcfifo_mixed_widths 0 22 9Mh2A`EKQFo3cEFHni<P30
R17
R18
R19
R20
R21
l0
Z417 L48712
Z418 Vo>QO];4KCV?P@e_L_3eYo1
R24
32
R25
R26
Z419 !s100 kCzeTgV=1z`dFlA@D8kEb0
Abehavior
R415
R51
R54
R16
R17
R18
Z420 DEx4 work 6 dcfifo 0 22 o>QO];4KCV?P@e_L_3eYo1
Z421 l48810
Z422 L48758
Z423 V^k6H^J02WElmEm`:Y_mCD1
R24
32
R133
R134
R46
R67
Z424 Mx2 4 work 25 altera_mf_hint_evaluation
Z425 Mx1 4 work 11 dcfifo_pack
R25
R26
Z426 !s100 j5fnJmAoNP0Z237N33Q4E1
Edcfifo_async
R15
Z427 DEx4 work 14 dcfifo_dffpipe 0 22 1VhToT:X<C5`5S[JKP85z3
Z428 DEx4 work 13 dcfifo_fefifo 0 22 L1KTE;X6NUQCdQ?Xz2Mn11
R54
R16
R17
R18
R19
R20
R21
l0
Z429 L46650
Z430 VNaTZK2]fbAIE@mi;YCY[h0
R24
32
R25
R26
Z431 !s100 ?_DF[MSU<jSY_`G`V97he1
Abehavior
Z432 DEx26 H:\Project\SG_Project\work 13 dcfifo_fefifo 0 22 L1KTE;X6NUQCdQ?Xz2Mn11
Z433 DEx26 H:\Project\SG_Project\work 14 dcfifo_dffpipe 0 22 1VhToT:X<C5`5S[JKP85z3
R328
R330
R331
R170
Z434 DEx26 H:\Project\SG_Project\work 12 dcfifo_async 0 22 NaTZK2]fbAIE@mi;YCY[h0
32
Z435 Mx4 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z436 Mx3 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z437 Mx2 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
R338
Z438 l46768
Z439 L46690
Z440 V8?ekacAL3006SRc6gTOD<3
R24
R25
R26
Z441 !s100 >a7SgIAh3bEZj2dG:g]X?2
Edcfifo_dffpipe
R15
R16
R17
R18
R19
R20
R21
l0
Z442 L46370
Z443 V1VhToT:X<C5`5S[JKP85z3
R24
32
R25
R26
Z444 !s100 K3ohlknB8F;IoEio]CoKz2
Abehavior
32
R330
R331
R170
R433
Z445 Mx3 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z446 Mx2 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z447 Mx1 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z448 l46394
Z449 L46388
Z450 VhKobCPVYG@C>zIf[;U=AT2
R24
R25
R26
Z451 !s100 3UobZb1Ql45K`1o24hLl51
Edcfifo_fefifo
R15
R16
R17
R18
R19
R20
R21
l0
Z452 L46456
Z453 VL1KTE;X6NUQCdQ?Xz2Mn11
R24
32
R25
R26
Z454 !s100 6@DS;m9U1V`OCoL^K`YPg0
Abehavior
R16
R17
R18
R428
Z455 l46486
Z456 L46480
Z457 Vf^U=MAJnFB:>F9@b]WbK40
R24
32
R32
R33
R34
R25
R26
Z458 !s100 FGEWd?Q57W]TQ[UA=QYD<0
Edcfifo_low_latency
R15
R51
R427
R54
R16
R17
R18
R19
R20
R21
l0
Z459 L47640
Z460 VOYZDN``:YHGBYMKJ3ZjW`2
R24
32
R25
R26
Z461 !s100 _7R8FVMMgEAcNTC2Y:Vac0
Abehavior
R433
R407
R328
R330
R331
R170
Z462 DEx26 H:\Project\SG_Project\work 18 dcfifo_low_latency 0 22 OYZDN``:YHGBYMKJ3ZjW`2
32
Z463 Mx5 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z464 Mx4 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z465 Mx3 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z466 Mx2 26 H:\Project\SG_Project\work 22 altera_device_families
Z467 Mx1 26 H:\Project\SG_Project\work 25 altera_mf_hint_evaluation
Z468 l47929
Z469 L47683
Z470 VJ7;d6c7ULPGNGXeMYdTUB1
R24
R25
R26
Z471 !s100 Q]Be8m?XaMah=bYb]GS>31
Edcfifo_mixed_widths
R15
R415
R51
Z472 DEx4 work 18 dcfifo_low_latency 0 22 OYZDN``:YHGBYMKJ3ZjW`2
Z473 DEx4 work 11 dcfifo_sync 0 22 Cm=]_XM1J]h4V;kDJ4NNR0
Z474 DEx4 work 12 dcfifo_async 0 22 NaTZK2]fbAIE@mi;YCY[h0
R54
R16
R17
R18
R19
R20
R21
l0
Z475 L48332
Z476 V9Mh2A`EKQFo3cEFHni<P30
R24
32
R25
R26
Z477 !s100 fg7S7UG2amGaQAaREQ9J10
Abehavior
R433
R462
Z478 DEx26 H:\Project\SG_Project\work 11 dcfifo_sync 0 22 Cm=]_XM1J]h4V;kDJ4NNR0
R434
R406
R407
R328
R330
R331
R170
R405
32
R333
R334
R335
R410
R411
R412
Z479 l48557
Z480 L48380
Z481 V>QO0`mQc<h`MVXUeW<8A?2
R24
R25
R26
Z482 !s100 z2EckP0M;OFLE_@0d[doR2
Pdcfifo_pack
R170
32
b1
R178
R15
R19
R20
R21
l0
Z483 L46317
Z484 V[[Q1P6i[0KBkfZPCX;BmG0
R24
b1
R25
R26
Z485 !s100 XeDWQ3^VAQN2KE7a7Z?4F1
Bbody
Z486 DBx26 H:\Project\SG_Project\work 11 dcfifo_pack 0 22 [[Q1P6i[0KBkfZPCX;BmG0
R170
32
R178
l0
Z487 L46327
Z488 VBQkmZ=h4j0e[2TXTV][>73
R24
R25
R26
nbody
Z489 !s100 N0bNBdY:j0Hg`?Z_2LRRY0
Edcfifo_sync
R15
R427
R54
R16
R17
R18
R19
R20
R21
l0
Z490 L47241
Z491 VCm=]_XM1J]h4V;kDJ4NNR0
R24
32
R25
R26
Z492 !s100 nR]Y?]6Wak0BjDm@S_fmF3
Abehavior
R54
R16
R17
R18
R473
Z493 l47318
Z494 L47277
Z495 V337l4H?i9HC]6mV1OJ1`I2
R24
32
R200
R47
Z496 Mx2 4 ieee 18 std_logic_unsigned
R100
R25
R26
Z497 !s100 YZ6^kHbHQ:;mY]H3UaWfP3
Edec_generic
Z498 w1292676846
R17
R16
R18
R19
Z499 8H:/Project/SG_Project/VHDL/dec_generic.vhd
Z500 FH:/Project/SG_Project/VHDL/dec_generic.vhd
l0
L59
Z501 VKh_6`mjC4<Q5YCMbbhN^61
R24
32
R25
R26
Z502 !s100 Z[a:RC7j_<DS7XCh3SSZ:2
Adec_generic_arc
R17
R16
R18
Z503 DEx4 work 11 dec_generic 0 22 Kh_6`mjC4<Q5YCMbbhN^61
l72
L70
Z504 VfM<jcQWZ[7JUE154081OK2
R24
32
R32
R496
R79
R25
R26
Z505 !s100 J_R8d5=]>l[]MIBT2eH]22
Edffp
R15
R18
R19
R20
R21
l0
L1814
Z506 VLf@7A5Lin7OieJa]_WDFb0
R24
32
R25
R26
Z507 !s100 :2Q[VX?mSD@H@;?Jn7ATG0
Abehave
R18
Z508 DEx4 work 4 dffp 0 22 Lf@7A5Lin7OieJa]_WDFb0
l1825
L1824
Z509 VOnM::K54GB;26KMS0HUST2
R24
32
R160
R25
R26
Z510 !s100 [U][N?7>4]diEhReOeM[O0
Edisp_ctrl_top
Z511 w1361009832
Z512 DPx22 C:\modeltech_6.6b\ieee 9 math_real 0 22 zjAF7SKfg_RPI0GT^n1N`1
R330
R331
R170
32
R19
Z513 8H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd
Z514 FH:/Project/SG_Project/VHDL/disp_ctrl_top.vhd
l0
L33
Z515 V]^`<COl2nI>A0he4eH8T=3
R24
R25
R26
Z516 !s100 gGLH`=_9HD4h=7nahhzXK2
Artl_disp_ctrl_top
Z517 DPx26 H:\Project\SG_Project\work 8 txt_util 0 22 MQ4FKU::bHSbENDz_N`HA1
R169
Z518 DPx22 C:\modeltech_6.6b\ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
Z519 DEx26 H:\Project\SG_Project\work 18 sdram_symbol_model 0 22 IeQEJ7TDY^zZV7cmE9gV@2
Z520 DEx26 H:\Project\SG_Project\work 13 opcode_parser 0 22 EQ;YccN^C:W>VMgCcP^4P0
Z521 DEx26 H:\Project\SG_Project\work 20 symbol_generator_top 0 22 nD:8PRiDg;emo43Kno40e2
Z522 DEx26 H:\Project\SG_Project\work 7 wbs_reg 0 22 FWa^OID07>f@PYnS7D]j<0
Z523 DEx26 H:\Project\SG_Project\work 7 gen_reg 0 22 JQXR>HUCL=zN>Qh?=o<f?1
Z524 DEx26 H:\Project\SG_Project\work 25 synthetic_frame_generator 0 22 VGCaNBF<ALYljjf^cLUlP2
Z525 DEx26 H:\Project\SG_Project\work 13 vesa_gen_ctrl 0 22 MCLP1PF01;k`I]2IZ4oX?3
Z526 DEx26 H:\Project\SG_Project\work 12 general_fifo 0 22 :4oST<>LKTM5GZbHVVnbN1
R409
Z527 DEx26 H:\Project\SG_Project\work 9 pixel_mng 0 22 aI<J?NXcd@A?MfVK_hcbo3
R512
R330
R331
R170
Z528 DEx26 H:\Project\SG_Project\work 13 disp_ctrl_top 0 22 ]^`<COl2nI>A0he4eH8T=3
32
Z529 Mx7 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z530 Mx6 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z531 Mx5 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z532 Mx4 22 C:\modeltech_6.6b\ieee 9 math_real
Z533 Mx3 22 C:\modeltech_6.6b\ieee 11 numeric_std
Z534 Mx2 21 C:\modeltech_6.6b\std 6 textio
Z535 Mx1 26 H:\Project\SG_Project\work 8 txt_util
l612
L128
Z536 VkGn_Bo^3zU:PE>PbYQHRW1
R24
R25
R26
Z537 !s100 b<hI9JecAo4l7Yl<H7Dh[0
Edummy_hub
R15
R17
Z538 DPx4 work 8 sld_node 0 22 ``lXzdThT>9QkJmOAnD>m1
R18
R19
R20
R21
l0
Z539 L53344
Z540 VWbV32HVlJcA4NgXQcIe=33
R24
32
R25
R26
Z541 !s100 ]oRflzZk]3PDgO[UnSHL02
Abehavior
R17
R538
R18
Z542 DEx4 work 9 dummy_hub 0 22 WbV32HVlJcA4NgXQcIe=33
Z543 l53415
Z544 L53406
Z545 VBJ9IM2dBflkk>Z6nD8_hZ2
R24
32
R32
Z546 Mx2 4 work 8 sld_node
R79
R25
R26
Z547 !s100 A>;M=IQh=[<deW5Q91LPA2
Efile_log
Z548 w1351506178
Z549 DPx4 work 8 txt_util 0 22 MQ4FKU::bHSbENDz_N`HA1
R55
R18
R19
Z550 8H:/Project/SG_Project/VHDL/SG/file_log.vhd
Z551 FH:/Project/SG_Project/VHDL/SG/file_log.vhd
l0
L29
Z552 V:]Af50W`jIKCCCjeAX<`O3
R24
32
R25
R26
Z553 !s100 @9>6ZkiK?AZ1Vn4gPge?B1
Alog_to_file_rtl
R549
R55
R18
Z554 DEx4 work 8 file_log 0 22 :]Af50W`jIKCCCjeAX<`O3
l56
L45
Z555 VWnZ^:JWJLEjmUl;Cz4[nR3
R24
32
R32
R90
Z556 Mx1 4 work 8 txt_util
R25
R26
Z557 !s100 Do;_mF1OLO[TRRzcjibiC0
Eflexible_lvds_rx
R15
R17
R18
R19
R20
R21
l0
Z558 L29072
Z559 VCk91??1Q82>OA;1=OkTDg1
R24
32
R25
R26
Z560 !s100 ;8llm^P3laK4j:Q6?MJ6=2
Abehavior
R17
R18
R204
Z561 l29187
Z562 L29109
Z563 VNLB5n1SNGS5eYgDZGU`n70
R24
32
R78
R79
R25
R26
Z564 !s100 L1AHHTVJ8=?:nZ3gl^h0g0
Eflexible_lvds_tx
R15
R17
R18
R19
R20
R21
l0
Z565 L32503
Z566 VP2a?3Dc@8<U^nb4QQ;<df2
R24
32
R25
R26
Z567 !s100 KiVNXTe0;?k<Jn5m<DUNX3
Abehavior
R17
R18
R220
Z568 l32620
Z569 L32539
Z570 VKP>97ae<@jZnmZKgF=Uzz1
R24
32
R78
R79
R25
R26
Z571 !s100 6hRf1bTPQaPYcbMiKF?mI2
Egen_reg
Z572 w1361008698
R16
R17
R18
R19
Z573 8H:/Project/SG_Project/VHDL/gen_reg.vhd
Z574 FH:/Project/SG_Project/VHDL/gen_reg.vhd
l0
L34
Z575 VJQXR>HUCL=zN>Qh?=o<f?1
R24
32
R25
R26
Z576 !s100 FY2ok`ekY=:Jaii?Jl]ca3
Artl_gen_reg
R16
R17
R18
Z577 DEx4 work 7 gen_reg 0 22 JQXR>HUCL=zN>Qh?=o<f?1
l73
L68
Z578 V^^GYCQBMdVI^j:IDaLl1L0
R24
32
R32
R33
R34
R25
R26
Z579 !s100 =]ZnRCTbY8MDRcW>=bEiz1
Egeneral_fifo
Z580 w1326024840
R17
R16
R18
R19
Z581 8H:/Project/SG_Project/VHDL/SG/general_fifo.vhd
Z582 FH:/Project/SG_Project/VHDL/SG/general_fifo.vhd
l0
L61
Z583 V:4oST<>LKTM5GZbHVVnbN1
R24
32
R25
R26
Z584 !s100 HHV@Dd3^flG4XOJEAVKD31
Aarc_general_fifo
R17
R16
R18
Z585 DEx4 work 12 general_fifo 0 22 :4oST<>LKTM5GZbHVVnbN1
l106
L87
Z586 V9N=V:2dl6KP^61zfBndW11
R24
32
R32
R496
R79
R25
R26
Z587 !s100 KC8UR>]Rn3TQgXhUeUiYX3
Z588 FH:/Project/SG_Project/VHDL/general_fifo.vhd
Z589 8H:/Project/SG_Project/VHDL/general_fifo.vhd
Eglobal_nets_top
R384
R18
R19
Z590 8H:/Project/SG_Project/VHDL/global_nets_top.vhd
Z591 FH:/Project/SG_Project/VHDL/global_nets_top.vhd
l0
L37
Z592 VJ@0:>PmQoXZa1`Ef@;=m@3
R24
32
R25
R26
Z593 !s100 ;8Cf4NMNVZ0[>jOoM77^71
Artl_global_nets_top
R18
Z594 DEx4 work 15 global_nets_top 0 22 J@0:>PmQoXZa1`Ef@;=m@3
l93
L53
Z595 VcZIJ9ilUCeGgm`I0;VNnF3
R24
32
R160
R25
R26
Z596 !s100 z6TMRLDW@^]ez=^UbYRMQ3
Ehexss
R375
R18
R19
Z597 8H:/Project/SG_Project/VHDL/Hexss.vhd
Z598 FH:/Project/SG_Project/VHDL/Hexss.vhd
l0
L23
Z599 VD=II[`aQeG^c1k1B[F7@U0
R24
32
R25
R26
Z600 !s100 3Q=HVZ32io=VzEW?efFDQ2
Aarc_hexss
R18
Z601 DEx4 work 5 hexss 0 22 D=II[`aQeG^c1k1B[F7@U0
l31
L30
Z602 Vlg3BCGE<SY=FA@fAmCTXS3
R24
32
R160
R25
R26
Z603 !s100 nNWST<loQ8KKTFz[7UZ]M2
Eimg_man_manager
Z604 w1346136698
R38
R18
R19
Z605 8H:/Project/SG_Project/VHDL/img_man_manager.vhd
Z606 FH:/Project/SG_Project/VHDL/img_man_manager.vhd
l0
L28
Z607 V<e:cYO1TlPTL4B]9eNIoK2
R24
32
R25
R26
Z608 !s100 EmSaSNQzHlg2Ok:P=m<OB0
Artl_img_man_manager
R38
R18
Z609 DEx4 work 15 img_man_manager 0 22 <e:cYO1TlPTL4B]9eNIoK2
l91
L52
Z610 V^:OA@<4[?`PSZiaXd?`ad0
R24
32
R78
R382
R25
R26
Z611 !s100 33f23VmDV^5b_kdNjIiW]0
Eimg_man_top
Z612 w1346048910
R37
R38
R17
R16
R18
R19
Z613 8H:/Project/SG_Project/VHDL/img_man_top.vhd
Z614 FH:/Project/SG_Project/VHDL/img_man_top.vhd
l0
L24
Z615 VLb^g26B<RT3O:mI09cTLV3
R24
32
R25
R26
Z616 !s100 D^Pn[Oef6nlio`7]liNkb3
Artl_img_man_top
R37
R38
R17
R16
R18
Z617 DEx4 work 11 img_man_top 0 22 Lb^g26B<RT3O:mI09cTLV3
l245
L51
Z618 VWQSAmB8_SzU8zO@n^6Nnj1
R24
32
R45
R46
R47
R48
R49
R25
R26
Z619 !s100 0hVdWnj=0l9=LCa9Ydlf[2
Eintercon
Z620 w1335183094
Z621 DPx4 work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R16
R17
R18
R19
Z622 8H:/Project/SG_Project/VHDL/intercon.vhd
Z623 FH:/Project/SG_Project/VHDL/intercon.vhd
l0
L35
Z624 V1C1^:POA4PEV3:ZGN^lmW2
R24
32
R25
R26
Z625 !s100 HP@H^AUYhCAfRE;2G4>mz3
Aintercon_rtl
32
Z626 DPx26 H:\Project\SG_Project\work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R330
R331
R170
Z627 DEx26 H:\Project\SG_Project\work 8 intercon 0 22 1C1^:POA4PEV3:ZGN^lmW2
R435
R436
R437
Z628 Mx1 26 H:\Project\SG_Project\work 12 intercon_pkg
l129
L92
Z629 VV8JD[70;UXF=QdOD@jZl?3
R24
R25
R26
Z630 !s100 Y:f>10@9]H^2d29`ZY2FE2
Eintercon_mux
Z631 w1327228710
R17
R18
R19
Z632 8H:/Project/SG_Project/VHDL/intercon_mux.vhd
Z633 FH:/Project/SG_Project/VHDL/intercon_mux.vhd
l0
L24
Z634 V9VcU7Z[XlmCo_WFaJ?>lc2
R24
32
R25
R26
Z635 !s100 <MOUQ;TO9eoTYL]>0BLjY0
Aintercon_mux_rtl
R17
R18
Z636 DEx4 work 12 intercon_mux 0 22 9VcU7Z[XlmCo_WFaJ?>lc2
l95
L86
Z637 VHJ_daDDdzKaIaPOKRRGMP1
R24
32
R78
R79
R25
R26
Z638 !s100 `mcNmih8:Ie3BEhJOCE_00
Pintercon_pkg
R330
R331
R170
32
b1
R445
R446
R447
b1
b1
R620
R19
Z639 8H:/Project/SG_Project/VHDL/intercon_pkg.vhd
Z640 FH:/Project/SG_Project/VHDL/intercon_pkg.vhd
l0
L23
Z641 VdgCJH^SJ^OX@EW26Fd0JB1
R24
b1
R25
R26
Z642 !s100 WcKTZVAnVhQg:B7c?Vk_Z2
Bbody
Z643 DBx26 H:\Project\SG_Project\work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R330
R331
R170
32
R445
R446
R447
l0
L34
Z644 VV6P0Yg]kZ]O8>EGRO6c1M2
R24
R25
R26
nbody
Z645 w1360868385
Z646 !s100 YM^f=K0ZVNlzV8WNc^POk1
Ejtag_tap_controller
R15
R17
R538
R18
R19
R20
R21
l0
Z647 L53075
Z648 V<aOk?C?>^Y^7G5@T=iP2d3
R24
32
R25
R26
Z649 !s100 305dLWmPV]nM6n;SbU9[Q0
Afsm
R17
R538
R18
Z650 DEx4 work 19 jtag_tap_controller 0 22 <aOk?C?>^Y^7G5@T=iP2d3
Z651 l53131
Z652 L53109
Z653 V1ICK4ola2kO2A=8o9z]7F3
R24
32
R32
R546
R79
R25
R26
Z654 !s100 V@CYMhEe45:4d@Goc77X<0
Elcell
R15
R18
R19
R20
R21
l0
L27
Z655 VzSof:bo<=Q6GefgJ5[B]C2
R24
32
R25
R26
Z656 !s100 L0Ul=Pa1Z<_RH`bVOzK=R0
Abehavior
R18
Z657 DEx4 work 5 lcell 0 22 zSof:bo<=Q6GefgJ5[B]C2
l33
L32
Z658 VLTU;E^7Tke2EmQVJA@KgD1
R24
32
R160
R25
R26
Z659 !s100 Mjjf1?21EoFnZ;GP:@Q^I2
Emanager
Z660 w1360859855
R38
R17
R16
R18
R19
Z661 8H:/Project/SG_Project/VHDL/SG/manager.vhd
Z662 FH:/Project/SG_Project/VHDL/SG/manager.vhd
l0
L41
Z663 V@V[S1kZM`N4Y<=gO0?NVn1
R24
32
R25
R26
Z664 !s100 5E@]FfikDf_Yed:K?XDjY1
Amanager_rtl
R38
R17
R16
R18
Z665 DEx4 work 7 manager 0 22 @V[S1kZM`N4Y<=gO0?NVn1
l147
L101
Z666 VemPEl5DiFo8@d9Ff8igKM2
R24
32
R200
R89
R33
R382
R25
R26
Z667 !s100 ^`lbQ5f]9[`hQBf17eK2X0
Emds_top
Z668 w1361009433
R330
R331
R170
32
R19
Z669 8H:/Project/SG_Project/VHDL/mds_top.vhd
Z670 FH:/Project/SG_Project/VHDL/mds_top.vhd
l0
L30
Z671 V8fgnY_GOG5Ke9mFcBNHY;2
R24
R25
R26
Z672 !s100 mY0VDSTS<9QCKDYLcbKV31
Artl_mds_top
Z673 DEx26 H:\Project\SG_Project\work 7 tx_path 0 22 ?zi33TW@LA=cBbHMAFhXe2
Z674 DEx26 H:\Project\SG_Project\work 7 rx_path 0 22 L1;72SndGoM:O0i42ZzYh2
Z675 DEx26 H:\Project\SG_Project\work 16 sdram_controller 0 22 <cYmhL><bo5l3Tj0_Fi`:3
R528
Z676 DEx26 H:\Project\SG_Project\work 11 mem_mng_top 0 22 >5KKQC@=LQQA3J=17GohA0
Z677 DEx26 H:\Project\SG_Project\work 12 intercon_mux 0 22 9VcU7Z[XlmCo_WFaJ?>lc2
R627
R330
R331
R170
Z678 DEx26 H:\Project\SG_Project\work 7 mds_top 0 22 8fgnY_GOG5Ke9mFcBNHY;2
32
R445
R446
R447
l685
L94
Z679 VXF`Q9LKlDzZ6U=bh9X2]M2
R24
R25
R26
Z680 !s100 mUY5@?0418KLeKJOd`Szn0
Emds_top_tb
Z681 w1360597310
R330
R331
R170
32
R19
Z682 8H:/Project/SG_Project/VHDL/mds_top_tb.vhd
Z683 FH:/Project/SG_Project/VHDL/mds_top_tb.vhd
l0
L23
Z684 VKn>4nE228B][3Jdi0b>=<0
R24
R25
R26
Z685 !s100 61FXEj<0>hM=>k2@Ki1lL1
Asim_mds_top_tb
Z686 DPx26 H:\Project\SG_Project\work 14 bmp_io_package 0 22 aM]EVG<U:LW8Zcz>hEa>g0
R169
Z687 DPx22 C:\modeltech_6.6b\ieee 16 std_logic_textio 0 22 8ONYdGiICLK<GeVc1o<IF0
Z688 DEx26 H:\Project\SG_Project\work 11 sdram_model 0 22 fW;j5aW:0JK><7agJ_:fG0
Z689 DEx26 H:\Project\SG_Project\work 12 vesa_pic_col 0 22 LLg=jVj3?bhkggU>ImQ@<3
R678
Z690 DEx26 H:\Project\SG_Project\work 17 uart_tx_gen_model 0 22 OoE:SJWVjZICReOKG>h6o3
R330
R331
R170
Z691 DEx26 H:\Project\SG_Project\work 10 mds_top_tb 0 22 Kn>4nE228B][3Jdi0b>=<0
32
R333
R334
R335
Z692 Mx3 22 C:\modeltech_6.6b\ieee 16 std_logic_textio
R534
Z693 Mx1 26 H:\Project\SG_Project\work 14 bmp_io_package
l246
L30
Z694 V?;9MlUl7B09MKf_JK5WM02
R24
R25
R26
Z695 !s100 <B;<[E<?f;SISa;;@TD=93
Emem_ctrl_rd
Z696 w1337770980
R37
R16
R17
R18
R19
Z697 8H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd
Z698 FH:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd
l0
L35
Z699 VA:z2i0WR@E@iKdoOBHj9N2
R24
32
R25
R26
Z700 !s100 2^WKI^=QI@aL<T]eVW^PD3
Artl_mem_ctrl_rd
R332
Z701 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_rd_wbm 0 22 7z=DIgS:j9G:]S;8hU0OH1
Z702 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_rd_wbs 0 22 kHbPjbj2dfAcReO05m4i42
Z703 DEx26 H:\Project\SG_Project\work 19 altera_16to8_dc_ram 0 22 fS@nFMi[3Te]3bgUJ[zil1
R512
R330
R331
R170
Z704 DEx26 H:\Project\SG_Project\work 11 mem_ctrl_rd 0 22 A:z2i0WR@E@iKdoOBHj9N2
32
R435
R436
R437
Z705 Mx1 22 C:\modeltech_6.6b\ieee 9 math_real
l260
L92
Z706 V;g1AozV@J7Ql`OFnlgC8O2
R24
R25
R26
Z707 !s100 H3d7IHhABLU:S>7BZjEAl0
Emem_ctrl_rd_wbm
Z708 w1355851174
R37
R16
R17
R18
R19
Z709 8H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd
Z710 FH:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd
l0
L35
Z711 V7z=DIgS:j9G:]S;8hU0OH1
R24
32
R25
R26
Z712 !s100 M4lWn<7ezaUMDk?h=_Dhb1
Artl_mem_ctrl_rd_wbm
R37
R16
R17
R18
Z713 DEx4 work 15 mem_ctrl_rd_wbm 0 22 7z=DIgS:j9G:]S;8hU0OH1
l143
L92
Z714 Vzel9VkoJ@kQIW<YCo`[JQ2
R24
32
R200
R47
R496
R49
R25
R26
Z715 !s100 `4kdQ1ObIM8D]]L`IM6K50
Emem_ctrl_rd_wbs
R696
R16
R17
R18
R19
Z716 8H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd
Z717 FH:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd
l0
L34
Z718 VkHbPjbj2dfAcReO05m4i42
R24
32
R25
R26
Z719 !s100 LakCz^]WWP<eDeJABEm?l0
Artl_mem_ctrl_rd_wbs
R16
R17
R18
Z720 DEx4 work 15 mem_ctrl_rd_wbs 0 22 kHbPjbj2dfAcReO05m4i42
l101
L75
Z721 VI]zka8_;H>KPjn2e[Y[L61
R24
32
R32
R33
R34
R25
R26
Z722 !s100 fBUNE>NF?3X`H2IWQQdR;3
Emem_ctrl_wr
Z723 w1355226456
R37
R16
R17
R18
R19
Z724 8H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd
Z725 FH:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd
l0
L39
Z726 VfGI23CD59RC3C;W_jR9=[2
R24
32
R25
R26
Z727 !s100 K0P>D9KSOROPUMe]bFkcH1
Artl_mem_ctrl_wr
R332
Z728 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_wr_wbm 0 22 HAho2z]A:5ZRF5:1[zNX;1
Z729 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_wr_wbs 0 22 <YoFJ<OJYHX8AKL9Z_een3
Z730 DEx26 H:\Project\SG_Project\work 19 altera_8to16_dc_ram 0 22 GR[9P_=XMYT4NVKi>Rj=b2
R512
R330
R331
R170
Z731 DEx26 H:\Project\SG_Project\work 11 mem_ctrl_wr 0 22 fGI23CD59RC3C;W_jR9=[2
32
R435
R436
R437
R705
l239
L97
Z732 Vb^0Ne15;H[lLXM3DedenH2
R24
R25
R26
Z733 !s100 C]4L5E8[FoTTHO`2f0SAO3
Emem_ctrl_wr_wbm
R696
R37
R16
R17
R18
R19
Z734 8H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd
Z735 FH:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd
l0
L34
Z736 VHAho2z]A:5ZRF5:1[zNX;1
R24
32
R25
R26
Z737 !s100 LMH0]X4gh_ER_7M4nDTME3
Artl_mem_ctrl_wr_wbm
R37
R16
R17
R18
Z738 DEx4 work 15 mem_ctrl_wr_wbm 0 22 HAho2z]A:5ZRF5:1[zNX;1
l138
L89
Z739 V0lPLacHTQb4cMO[DW6dH42
R24
32
R200
R47
R496
R49
R25
R26
Z740 !s100 ?olbz3`_LOO18iaZ_m7n63
Emem_ctrl_wr_wbs
R696
R16
R17
R18
R19
Z741 8H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd
Z742 FH:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd
l0
L25
Z743 V<YoFJ<OJYHX8AKL9Z_een3
R24
32
R25
R26
Z744 !s100 aNd2gGH>EHJmfoXcdMRlz2
Artl_mem_ctrl_wr_wbs
R16
R17
R18
Z745 DEx4 work 15 mem_ctrl_wr_wbs 0 22 <YoFJ<OJYHX8AKL9Z_een3
l91
L63
Z746 VHcKKCb@0B@8W=mo?5<4J`2
R24
32
R32
R33
R34
R25
R26
Z747 !s100 mmP7aSf9D9a5DSXVj[db60
Emem_mng_arbiter
Z748 w1339865952
R16
R17
R18
R19
Z749 8H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd
Z750 FH:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd
l0
L30
Z751 VJ`9XanPU5^I@>@<nag>K21
R24
32
R25
R26
Z752 !s100 a]GAY1:R;1KEDEV7Y574:0
Artl_mem_mng_arbiter
R16
R17
R18
Z753 DEx4 work 15 mem_mng_arbiter 0 22 J`9XanPU5^I@>@<nag>K21
l85
L81
Z754 VLgjQFWKVl:cEIhT@0o3Z:0
R24
32
R32
R33
R34
R25
R26
Z755 !s100 HlUQg?^@daYz47I;KY86K0
Emem_mng_top
Z756 w1361008935
R37
R16
R17
R18
R19
Z757 8H:/Project/SG_Project/VHDL/mem_mng_top.vhd
Z758 FH:/Project/SG_Project/VHDL/mem_mng_top.vhd
l0
L27
Z759 V>5KKQC@=LQQA3J=17GohA0
R24
32
R25
R26
Z760 !s100 f3@z`6nQZ56[2bfd7>iMj0
Artl_mem_mng_top
R522
R523
R704
Z761 DEx26 H:\Project\SG_Project\work 15 mem_mng_arbiter 0 22 J`9XanPU5^I@>@<nag>K21
R731
R512
R330
R331
R170
R676
32
R435
R436
R437
R705
l403
L87
Z762 VQX3eAGO`2K<G2L`143khF0
R24
R25
R26
Z763 !s100 PL4m=z:=FLUIoSbML]og83
Emf_cda_mn_cntr
R15
R16
R17
R18
R19
R20
R21
l0
Z764 L11342
Z765 V>D4ne`MYGdW@oQ25h;BzQ1
R24
32
R25
R26
Z766 !s100 G[]Hma61ZYfUUfo`7aLHH1
Abehave
R16
R17
R18
Z767 DEx4 work 14 mf_cda_mn_cntr 0 22 >D4ne`MYGdW@oQ25h;BzQ1
Z768 l11353
Z769 L11352
Z770 VgMM[L4f>K4<7_De>JbUQD3
R24
32
R32
R33
R34
R25
R26
Z771 !s100 B=L9@<NI=KXURmK1d[z8>2
Emf_cda_scale_cntr
R15
R18
R19
R20
R21
l0
Z772 L11394
Z773 VJEL1OfM[SkV3BCih7^Wmg3
R24
32
R25
R26
Z774 !s100 laMRIAm2>@=A=kVS@6EIB2
Abehave
R18
Z775 DEx4 work 17 mf_cda_scale_cntr 0 22 JEL1OfM[SkV3BCih7^Wmg3
Z776 l11407
Z777 L11406
Z778 VeD^PXC7D?kSAfdeAIGbZF3
R24
32
R160
R25
R26
Z779 !s100 :97d]Ah=ea@ILYQ@kM=Z60
Emf_cycloneiii_pll
R15
Z780 DEx4 work 10 mf_pll_reg 0 22 Ei:JGCfHLnM1mDTPSZ]`K0
R508
R775
R16
R17
R767
R208
R55
R18
R19
R20
R21
l0
Z781 L11488
Z782 VWU3CclnOzbhXM8U4fLA^Q0
R24
32
R25
R26
Z783 !s100 ?G4S7G=<XlcL1L587b[2Q2
Avital_pll
R16
R17
R208
R55
R18
R258
Z784 l11961
Z785 L11705
Z786 Vj6V8`Gbo5Ea=XUNMk6SU>0
R24
32
R45
R66
R267
R33
R34
R25
R26
Z787 !s100 C?5KBiWl6]524m8D2LSTC3
Emf_m_cntr
R15
R18
R19
R20
R21
l0
L1875
Z788 VF3hQ_JfEI<TUh53PNMbTL3
R24
32
R25
R26
Z789 !s100 GJ[IS36_JndaNDNQf3D5n2
Abehave
R18
Z790 DEx4 work 9 mf_m_cntr 0 22 F3hQ_JfEI<TUh53PNMbTL3
l1886
L1885
Z791 VBLLC:^J_CTeH@j7TS^CWV2
R24
32
R160
R25
R26
Z792 !s100 g3cjBHb]1Z?T?89m:]gQ`2
Emf_n_cntr
R15
R18
R19
R20
R21
l0
L1926
Z793 V>:=>BzKQbKFWJ63LT2UzL1
R24
32
R25
R26
Z794 !s100 R6F[D>MhglgffACI?iXI13
Abehave
R18
Z795 DEx4 work 9 mf_n_cntr 0 22 >:=>BzKQbKFWJ63LT2UzL1
l1935
L1934
Z796 VESU7GNW@ATPE2YJP]c5[k2
R24
32
R160
R25
R26
Z797 !s100 ;aKb8^?PCeL=d8]2Zb5Eb0
Emf_pll_reg
R15
R18
R19
R20
R21
l0
L2074
Z798 VEi:JGCfHLnM1mDTPSZ]`K0
R24
32
R25
R26
Z799 !s100 00]^<P0mL=3Nm[0oRRUPf2
Abehave
R18
R780
l2084
L2083
Z800 V2Bg:T<nIc]NJ2fK7D8lRS1
R24
32
R160
R25
R26
Z801 !s100 k8aFa`[ll0WoVP5HHhQnK0
Pmf_pllpack
R18
R15
R19
R20
R21
l0
L1158
Z802 V940ZjCWln2jeJLzP:R[<;1
R24
32
b1
R160
R25
R26
Z803 !s100 Z`lig[QfUgZShkU>9GZcz3
Bbody
Z804 DBx4 work 10 mf_pllpack 0 22 940ZjCWln2jeJLzP:R[<;1
R18
l0
L1240
Z805 VoS[ZWWF>MQ[lDAi_7eJEE0
R24
32
R160
R25
R26
nbody
Z806 !s100 C_DPM[QeY:]BCf;J3K]>;3
Emf_stratix_pll
R15
R780
R508
Z807 DEx4 work 14 stx_scale_cntr 0 22 nEFc2mTCbOl663HTAMRRR3
R795
R790
R208
R55
R18
R19
R20
R21
l0
L2127
Z808 VV09hHkR`?W[KHKf^f>RB?2
R24
32
R25
R26
Z809 !s100 =U4XN3>L2n7>FPV<MIJD42
Avital_pll
R208
R55
R18
R209
l2719
L2381
Z810 VAMTSWek`ko8^M_BAGM_Po2
R24
32
R32
R90
Z811 Mx1 4 work 10 mf_pllpack
R25
R26
Z812 !s100 oAQR5X63`6iH`og@8?2gh0
Emf_stratixii_pll
R15
R780
R508
R355
R350
R345
R208
R55
R18
R19
R20
R21
l0
L5534
Z813 V45P9EzM<di5<`gz^MhU`g2
R24
32
R25
R26
Z814 !s100 hdPlH5c<mJfdTn=ZI9;l_3
Avital_pll
R208
R55
R18
R207
l6008
L5744
Z815 VCHECNFf[F?NB6?O@PZeh31
R24
32
R32
R90
R811
R25
R26
Z816 !s100 OCHzYYRX6ZHbYoWdF?j_00
Emf_stratixiii_pll
R15
R780
R508
Z817 DEx4 work 17 mf_ttn_scale_cntr 0 22 d0F=VhCOicn_ZUl;;:W3>1
R16
R17
Z818 DEx4 work 14 mf_ttn_mn_cntr 0 22 >^M00`4^ZhKD9>Nc:=Zk]0
R208
R55
R18
R19
R20
R21
l0
L8408
Z819 VAJk=1[mAXSAh_zk3_k]P;0
R24
32
R25
R26
Z820 !s100 dS<mVOljl1coJHN3bkagB1
Avital_pll
R16
R17
R208
R55
R18
R206
l8983
L8712
Z821 VI2QQ?I`afQC>f[[D?Q59H3
R24
32
R45
R66
R267
R33
R34
R25
R26
Z822 !s100 ;dI0P11GLd8d<PVLj]j`c0
Emf_ttn_mn_cntr
R15
R16
R17
R18
R19
R20
R21
l0
L8262
Z823 V>^M00`4^ZhKD9>Nc:=Zk]0
R24
32
R25
R26
Z824 !s100 ^AlPj]l><:=zCHgl^CU?k2
Abehave
R16
R17
R18
R818
l8273
L8272
Z825 VVIZ=6]cQiDC28Y^d]a<7T1
R24
32
R32
R33
R34
R25
R26
Z826 !s100 hLc?gE8jP3OU2HWFLe7X31
Emf_ttn_scale_cntr
R15
R18
R19
R20
R21
l0
L8314
Z827 Vd0F=VhCOicn_ZUl;;:W3>1
R24
32
R25
R26
Z828 !s100 z0Mncf85>AP176Lo;UZhI0
Abehave
R18
R817
l8327
L8326
Z829 VC`:0]g7i9?UT3gaeRHYg`2
R24
32
R160
R25
R26
Z830 !s100 836oT=TQMa0O7QOJ9h6M41
Emp_dec
Z831 w1313242738
R17
R16
R18
R19
Z832 8H:/Project/SG_Project/VHDL/mp_dec.vhd
Z833 FH:/Project/SG_Project/VHDL/mp_dec.vhd
l0
L52
Z834 Vh2iQiRLbGOngUhJVz1S2]0
R24
32
R25
R26
Z835 !s100 QU=jamk@FnAdl8ne5^cd=1
Artl_mp_dec
R17
R16
R18
Z836 DEx4 work 6 mp_dec 0 22 h2iQiRLbGOngUhJVz1S2]0
l161
L103
Z837 Ve`^W2B]EeO<f<i;lBd94h0
R24
32
R32
R496
R79
R25
R26
Z838 !s100 L40UKjI9HY0CQYz57ze9F0
Emp_enc
Z839 w1298000662
R17
R16
R18
R19
Z840 8H:/Project/SG_Project/VHDL/mp_enc.vhd
Z841 FH:/Project/SG_Project/VHDL/mp_enc.vhd
l0
L44
Z842 VmfSaOJ6WKd>nnhmgEV[NQ3
R24
32
R25
R26
Z843 !s100 h3z@jnQmL8L5lZ7z7Beil1
Artl_mp_enc
R331
R330
R170
Z844 DEx26 H:\Project\SG_Project\work 6 mp_enc 0 22 mfSaOJ6WKd>nnhmgEV[NQ3
32
R445
R437
R366
l155
L96
Z845 VE2ELRZbSlRCXQCkABT>jY2
R24
R25
R26
Z846 !s100 P?h8M9Nb=2glh_L@2fLPR1
Emux2
Z847 w1360860479
R18
R19
Z848 8H:/Project/SG_Project/VHDL/SG/mux2.vhd
Z849 FH:/Project/SG_Project/VHDL/SG/mux2.vhd
l0
L30
Z850 V1b4mZXCYW?eLc?X4g<]4V0
R24
32
R25
R26
Z851 !s100 D5z:?M=7^D6^A]?cgV5im1
Amux2_rtl
R18
Z852 DEx4 work 4 mux2 0 22 1b4mZXCYW?eLc?X4g<]4V0
l59
L50
Z853 VV5mn@4MG_6?dVL3`:A5_n2
R24
32
R160
R25
R26
Z854 !s100 g4XGN`>DJiBHK<?Ojn1GA2
Emux_generic
Z855 w1293257020
R17
R16
R18
R19
Z856 8H:/Project/SG_Project/VHDL/mux_generic.vhd
Z857 FH:/Project/SG_Project/VHDL/mux_generic.vhd
l0
L47
Z858 V5l=klZfOf;OKkj]nT[7hA3
R24
32
R25
R26
Z859 !s100 g`nnC<LlE]gKCHmGP2lR@0
Amux_generic_arc
R17
R16
R18
Z860 DEx4 work 11 mux_generic 0 22 5l=klZfOf;OKkj]nT[7hA3
l68
L59
Z861 Vk8VMnd4M]O<zd92lY[:bW3
R24
32
R32
R496
R79
R25
R26
Z862 !s100 GhXYU6^=om6D1783DZibQ2
Eopcode_parser
Z863 w1351434129
R549
R55
R17
R16
R38
R18
R19
Z864 8H:/Project/SG_Project/VHDL/SG/opcode_parser.vhd
Z865 FH:/Project/SG_Project/VHDL/SG/opcode_parser.vhd
l0
L47
Z866 VEQ;YccN^C:W>VMgCcP^4P0
R24
32
R25
R26
Z867 !s100 G]d<3gRGM?W1Z4Jj;_:Iz3
Asim_opcode_parser
R549
R55
R17
R16
R38
R18
Z868 DEx4 work 13 opcode_parser 0 22 EQ;YccN^C:W>VMgCcP^4P0
l65
L62
Z869 VfLdhf27PUKPJdzl:g^dBo1
R24
32
R133
Z870 Mx5 4 ieee 11 numeric_std
R46
R47
R90
R556
R25
R26
Z871 !s100 K326g?4FGRTFbS2jN5<2:3
Eopcode_store
Z872 w1361031092
R38
R17
R16
R18
R19
Z873 8H:/Project/SG_Project/VHDL/SG/opcode_store.vhd
Z874 FH:/Project/SG_Project/VHDL/SG/opcode_store.vhd
l0
L33
Z875 V3l]D;OOho`BdWk@oH<ZTj0
R24
32
R25
R26
Z876 !s100 [k4TQM[3b1:4nCFoE0FQb3
Aopcode_store_rtl
R38
R17
R16
R18
Z877 DEx4 work 12 opcode_store 0 22 3l]D;OOho`BdWk@oH<ZTj0
32
R200
R89
R33
R382
l103
L52
Z878 VUKJPPS;_hfVCH1nldLjfh3
R24
R25
R26
Z879 !s100 U:e]SfhJaW8Oi@l@f^0^^0
Eopcode_unite
Z880 w1343732172
R17
R18
R19
Z881 8H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd
Z882 FH:/Project/SG_Project/VHDL/SG/opcode_unite.vhd
l0
L37
Z883 VdN]Mf>@5kDA`Aa><l^oBV2
R24
32
R25
R26
Z884 !s100 in3b?W6Q]S_4`1W3EoSJi2
Aopcode_unite_rtl
R17
R18
Z885 DEx4 work 12 opcode_unite 0 22 dN]Mf>@5kDA`Aa><l^oBV2
l70
L61
Z886 VFa1Bh]YkNGiZe_`>9Gfj@0
R24
32
R78
R79
R25
R26
Z887 !s100 [KUPD^?HeDU2BJTDbmMdm0
Eparallel_add
R15
R247
R17
R16
R18
R19
R20
R21
l0
Z888 L45111
Z889 VIj=ERiG>60h>aX8l1O5Di1
R24
32
R25
R26
Z890 !s100 >dQL;Zd@:64]=2EWU>2GH2
Abehaviour
R247
R17
R16
R18
Z891 DEx4 work 12 parallel_add 0 22 Ij=ERiG>60h>aX8l1O5Di1
Z892 l45320
Z893 L45141
Z894 VF<:on2=dhnbW7lEI0Q_671
R24
32
R200
R89
R33
R255
R25
R26
Z895 !s100 Ua:0J3j9;Cjg85^3nEcPD1
Epixel_mng
Z896 w1355221146
R37
R17
R16
R18
R19
Z897 8H:/Project/SG_Project/VHDL/pixel_mng.vhd
Z898 FH:/Project/SG_Project/VHDL/pixel_mng.vhd
l0
L28
Z899 VaI<J?NXcd@A?MfVK_hcbo3
R24
32
R25
R26
Z900 !s100 9jH>3oaeNj9JEk1NOW2DF3
Artl_pixel_mng
R37
R17
R16
R18
Z901 DEx4 work 9 pixel_mng 0 22 aI<J?NXcd@A?MfVK_hcbo3
l112
L69
Z902 VMfCW6:LOVOQA`]bz^5U>53
R24
32
R200
R89
R33
R49
R25
R26
Z903 !s100 []Cg];QY?^jkbnDR@_K;80
Epll
R384
R18
R19
Z904 8H:/Project/SG_Project/VHDL/pll.vhd
Z905 FH:/Project/SG_Project/VHDL/pll.vhd
l0
L42
Z906 VCne6V`M<WaQam2dKD[EW^3
R24
32
R25
R26
Z907 !s100 l@4`6?MMRl[6RQ_=^D79L3
Asyn
R18
Z908 DEx4 work 3 pll 0 22 Cne6V`M<WaQam2dKD[EW^3
l140
L54
Z909 V6m8<:5C]h8QjmacI@]3VA3
R24
32
R160
R25
R26
Z910 !s100 2Gh:TnkJ:jQQAzFOD;H=60
Epll_iobuf
R15
R18
R19
R20
R21
l0
L1842
Z911 VAJ<cQ;5J31^:hm2NmiOOk0
R24
32
R25
R26
Z912 !s100 U7^?m]6Rn167BlOneT^ab3
Abehavior
R18
R257
l1850
L1849
Z913 V@QQQdXe4DLzeZ3T8NR6QA3
R24
32
R160
R25
R26
Z914 !s100 JiFd>`2K:a=`7M2Q7ja;U2
Eram_300
Z915 w1342428365
R38
R17
R16
R18
R19
Z916 8H:/Project/SG_Project/VHDL/SG/RAM_300.vhd
Z917 FH:/Project/SG_Project/VHDL/SG/RAM_300.vhd
l0
L40
Z918 VTcHcWQlIH6H>:00liaVh:3
R24
32
R25
R26
Z919 !s100 M6G14:mE3zhWbZmmP1U;11
Aram_300_rtl
R38
R17
R16
R18
Z920 DEx4 work 7 ram_300 0 22 TcHcWQlIH6H>:00liaVh:3
l58
L53
Z921 V^Pl2BfknMzek4Q1LP?5c61
R24
32
R200
R89
R33
R382
R25
R26
Z922 !s100 P>2XTf5?l7MVc?0k=DkTh1
Eram_generic
R384
Z923 DPx4 work 15 ram_generic_pkg 0 22 =JAUinJ`lnmz@i@FdJ3cI3
Z924 DPx8 synopsys 10 attributes 0 22 VD_J9_MZ<A0gTgK8RC??F0
Z925 DPx4 ieee 14 std_logic_misc 0 22 R[AY<z9D8:K_XBEPfk6_z0
R17
Z926 DPx4 ieee 16 std_logic_signed 0 22 <9<Kcl:S52:oW`F]FQhb20
R18
R19
Z927 8H:/Project/SG_Project/VHDL/ram_generic.vhd
Z928 FH:/Project/SG_Project/VHDL/ram_generic.vhd
l0
L59
Z929 VdQIH__>6@`MN]N5BVg]`21
R24
32
R25
R26
Z930 !s100 3Wb824AOYaBd>1Dd`S?=z3
Artl_ram_generic
R923
R924
R925
R17
R926
R18
Z931 DEx4 work 11 ram_generic 0 22 dQIH__>6@`MN]N5BVg]`21
l142
L80
Z932 Vdad3PKQMFLi2b7D^9W9;11
R24
32
R133
Z933 Mx5 4 ieee 16 std_logic_signed
R88
Z934 Mx3 4 ieee 14 std_logic_misc
Z935 Mx2 8 synopsys 10 attributes
Z936 Mx1 4 work 15 ram_generic_pkg
R25
R26
Z937 !s100 c;V9I<@>I`Mh>4zFG6k3B0
Pram_generic_pkg
R17
R926
R18
Z938 w1303053926
R19
Z939 8H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd
Z940 FH:/Project/SG_Project/VHDL/ram_generic_pkg.vhd
l0
L23
Z941 V=JAUinJ`lnmz@i@FdJ3cI3
R24
32
b1
R32
Z942 Mx2 4 ieee 16 std_logic_signed
R79
R25
R26
Z943 !s100 Pn<1QgoHNS=O8o8H>XFmH2
Bbody
Z944 DBx4 work 15 ram_generic_pkg 0 22 =JAUinJ`lnmz@i@FdJ3cI3
R17
R926
R18
l0
L41
Z945 V8Mh<Diazj:OUaVT]C;dMP3
R24
32
R32
R942
R79
R25
R26
nbody
Z946 !s100 b:SECfBED?l1MHz5I2EPK3
Eram_simple
R384
R17
R18
R19
Z947 8H:/Project/SG_Project/VHDL/ram_simple.vhd
Z948 FH:/Project/SG_Project/VHDL/ram_simple.vhd
l0
L45
Z949 V3WBQ9AaV47gg=eTXaJ;]Y0
R24
32
R25
R26
Z950 !s100 1N0J2=RY_z;BEJSIBZo8@0
Aarc_ram_simple
R17
R18
Z951 DEx4 work 10 ram_simple 0 22 3WBQ9AaV47gg=eTXaJ;]Y0
l72
L64
Z952 VJ:EdP]h``4>aj1b4hZfVM3
R24
32
R78
R79
R25
R26
Z953 !s100 aP:P5Mm;^L^GRHW=??F6_3
Erd_wr_ctr
Z954 w1356187400
R37
R16
R17
R18
R19
Z955 8H:/Project/SG_Project/VHDL/rd_wr_ctr.vhd
Z956 FH:/Project/SG_Project/VHDL/rd_wr_ctr.vhd
l0
L35
Z957 V521=KoOJ@U28MKJ:8ZP>Y3
R24
32
R25
R26
Z958 !s100 ILzSeMH[H17M[NX8dl3Rc1
Artl_rd_wr_ctr
R37
R16
R17
R18
Z959 DEx4 work 9 rd_wr_ctr 0 22 521=KoOJ@U28MKJ:8ZP>Y3
l111
L79
Z960 Vo<?:DTNQl8]>F`WbXP_X?1
R24
32
R200
R47
R496
R49
R25
R26
Z961 !s100 TS=oR7DS]ZfkWgK4n6EZQ2
Ereset_blk_top
R384
R18
R19
Z962 8H:/Project/SG_Project/VHDL/reset_blk_top.vhd
Z963 FH:/Project/SG_Project/VHDL/reset_blk_top.vhd
l0
L38
Z964 VXKF<b=:F9WQ>X@SnhLN0k2
R24
32
R25
R26
Z965 !s100 EEQ=>JJAY5SF5fejPTR3Y1
Artl_reset_blk_top
R18
Z966 DEx4 work 13 reset_blk_top 0 22 XKF<b=:F9WQ>X@SnhLN0k2
l88
L55
Z967 Vi@ZEXTLnKHT3@UOW4Lce[1
R24
32
R160
R25
R26
Z968 !s100 ;=^_YY4Tdolg<JnB@Si<A0
Ereset_debouncer
Z969 w1299428944
R18
R19
Z970 8H:/Project/SG_Project/VHDL/reset_debouncer.vhd
Z971 FH:/Project/SG_Project/VHDL/reset_debouncer.vhd
l0
L30
Z972 V=Ri1lBV2ej8eT3IGiMcA@2
R24
32
R25
R26
Z973 !s100 9O^m2lkbfzKC9@8V0U3K01
Artl_reset_debouncer
R18
Z974 DEx4 work 15 reset_debouncer 0 22 =Ri1lBV2ej8eT3IGiMcA@2
l69
L42
Z975 V1<Y<=fHQ3dKobiPY;1lYz0
R24
32
R160
R25
R26
Z976 !s100 @EWg`<`^?:9GX>l@Ez0712
Erx_path
Z977 w1361009637
R16
R17
R18
R19
Z978 8H:/Project/SG_Project/VHDL/rx_path.vhd
Z979 FH:/Project/SG_Project/VHDL/rx_path.vhd
l0
L27
Z980 VL1;72SndGoM:O0i42ZzYh2
R24
32
R25
R26
Z981 !s100 jR1:8iMlZ=eDJIeWK]Fof1
Artl_rx_path
R518
Z982 DPx26 C:\modeltech_6.6b\synopsys 10 attributes 0 22 VD_J9_MZ<A0gTgK8RC??F0
Z983 DPx22 C:\modeltech_6.6b\ieee 14 std_logic_misc 0 22 R[AY<z9D8:K_XBEPfk6_z0
Z984 DEx26 H:\Project\SG_Project\work 13 checksum_calc 0 22 ZQ6483P63?KnTzh0>PLAC3
Z985 DEx26 H:\Project\SG_Project\work 10 ram_simple 0 22 3WBQ9AaV47gg=eTXaJ;]Y0
Z986 DEx26 H:\Project\SG_Project\work 6 mp_dec 0 22 h2iQiRLbGOngUhJVz1S2]0
Z987 DEx26 H:\Project\SG_Project\work 7 uart_rx 0 22 5TfkU4<f<J9akbLi9oD?n2
R330
R331
R170
R674
32
R333
R334
R335
Z988 Mx3 22 C:\modeltech_6.6b\ieee 14 std_logic_misc
Z989 Mx2 26 C:\modeltech_6.6b\synopsys 10 attributes
Z990 Mx1 22 C:\modeltech_6.6b\ieee 11 numeric_std
l269
L80
Z991 V6F10lOaA9;Hj8;G>b78[^2
R24
R25
R26
Z992 !s100 6FiSKo6XRJnzK:_<o0Df23
Escfifo
R15
R54
R16
R17
R18
R19
R20
R21
l0
Z993 L45443
Z994 VbbmM5o=GhV8M8E4fWK61L3
R24
32
R25
R26
Z995 !s100 :L[eecUHH2Nhb=[;iQ6Jf3
Abehavior
R54
R16
R17
R18
Z996 DEx4 work 6 scfifo 0 22 bbmM5o=GhV8M8E4fWK61L3
Z997 l45515
Z998 L45484
Z999 Vcnk?d>I>jQS7fVoXSP:XO2
R24
32
R200
R47
R496
R100
R25
R26
Z1000 !s100 lzPQ9D^Y33YV``6gB8d8G3
Esdram_controller
R696
R16
R17
R18
R19
Z1001 8H:/Project/SG_Project/VHDL/sdram_controller.vhd
Z1002 FH:/Project/SG_Project/VHDL/sdram_controller.vhd
l0
L42
Z1003 V<cYmhL><bo5l3Tj0_Fi`:3
R24
32
R25
R26
Z1004 !s100 ]gBi0=M@Pl[7TMZii91A=2
Artl_sdram_controller
R16
R17
R18
Z1005 DEx4 work 16 sdram_controller 0 22 <cYmhL><bo5l3Tj0_Fi`:3
l190
L80
Z1006 Vc6a2Kl]`>mYbRhYOf>f_l2
R24
32
R32
R33
R34
R25
R26
Z1007 !s100 Hn>ODz[<WKoFT`<KO]2MS3
Esdram_model
Z1008 w1323844960
R55
Z1009 DPx4 ieee 16 std_logic_textio 0 22 8ONYdGiICLK<GeVc1o<IF0
R17
R16
R18
R19
Z1010 8H:/Project/SG_Project/VHDL/sdram_model.vhd
Z1011 FH:/Project/SG_Project/VHDL/sdram_model.vhd
l0
L11
Z1012 VfW;j5aW:0JK><7agJ_:fG0
R24
32
R25
R26
Z1013 !s100 _oFW8f=;d[m=;[do?G1zH3
Asdram_model
R169
R687
R331
R330
R170
R688
32
R463
R335
R436
Z1014 Mx2 22 C:\modeltech_6.6b\ieee 16 std_logic_textio
R172
l220
L33
Z1015 VN:_dZhndaYR7ZN2@zSigD3
R24
R25
R26
Z1016 !s100 >0=_0dn?dGA[P4C2MYMac3
Esdram_rw
Z1017 w1305370404
R16
R17
R18
R19
Z1018 8H:/Project/SG_Project/VHDL/sdram_rw.vhd
Z1019 FH:/Project/SG_Project/VHDL/sdram_rw.vhd
l0
L34
Z1020 V2olS69dTA52iXN<HFlWfZ0
R24
32
R25
R26
Z1021 !s100 9d<W0mVn6gDF`2REMSDSU3
Aarc_sdram_rw
R16
R17
R18
Z1022 DEx4 work 8 sdram_rw 0 22 2olS69dTA52iXN<HFlWfZ0
l107
L63
Z1023 VF?aJc9_;L]VPWMl]USD_K1
R24
32
R32
R33
R34
R25
R26
Z1024 !s100 hbmS4hOaACU3ZU7dK:D9c2
Esdram_symbol_model
Z1025 w1351434054
R549
R55
R16
R17
R18
R19
Z1026 8H:/Project/SG_Project/VHDL/SG/sdram_symbol_model.vhd
Z1027 FH:/Project/SG_Project/VHDL/SG/sdram_symbol_model.vhd
l0
L65
Z1028 VIeQEJ7TDY^zZV7cmE9gV@2
R24
32
R25
R26
Z1029 !s100 j7@cX7B<8A;imYmY5B`S92
Asim_sdram_symbol_model
R549
R55
R16
R17
R18
Z1030 DEx4 work 18 sdram_symbol_model 0 22 IeQEJ7TDY^zZV7cmE9gV@2
l91
L79
Z1031 VhJ`zeM:<IWJFF`E@OPdOe0
R24
32
R45
R88
R89
R90
R556
R25
R26
Z1032 !s100 P>eZ_G@2O]QS?>QF`E4k41
Esignal_gen
R15
R538
R17
R16
R18
R19
R20
R21
l0
Z1033 L52834
Z1034 V6B15WzE65VIjmagCAU<ZU0
R24
32
R25
R26
Z1035 !s100 jn:Ye24zVQ?CBn>iXSdjn0
Asimmodel
R538
R17
R16
R18
Z1036 DEx4 work 10 signal_gen 0 22 6B15WzE65VIjmagCAU<ZU0
Z1037 l53007
Z1038 L52849
Z1039 VA6jf`0k0>>LjSnJ_W@<EJ2
R24
32
R200
R89
R33
Z1040 Mx1 4 work 8 sld_node
R25
R26
Z1041 !s100 @F>2fW^=NW^bA>[G2i3M;2
Psld_node
R17
R18
R15
R19
R20
R21
l0
Z1042 L52301
Z1043 V``lXzdThT>9QkJmOAnD>m1
R24
32
b1
R78
R79
R25
R26
Z1044 !s100 o>Q_H0Qe^4j;8PknjUm]l1
Bbody
Z1045 DBx4 work 8 sld_node 0 22 ``lXzdThT>9QkJmOAnD>m1
R17
R18
l0
Z1046 L52419
Z1047 V:3RW>K^i^k7_6lKcdkK@J2
R24
32
R78
R79
R25
R26
nbody
Z1048 !s100 T7N]FVX30j5gh:I]3`QV=2
Esld_signaltap
R15
R247
R18
R19
R20
R21
l0
Z1049 L53834
Z1050 Vc>m>0Vf;C9n3;EP[NzV]a2
R24
32
R25
R26
Z1051 !s100 nH@3Wk=2Uh2?14Y=UgocK1
Asim_sld_signaltap
R247
R18
Z1052 DEx4 work 13 sld_signaltap 0 22 c>m>0Vf;C9n3;EP[NzV]a2
Z1053 l53912
Z1054 L53911
Z1055 VL`a<7c396``8^;4Se5jVA3
R24
32
R78
R255
R25
R26
Z1056 !s100 HDQnY>VQ<`6HoAY>hMoMQ1
Esld_virtual_jtag
R15
R542
R650
R538
R17
R16
R1036
R18
R19
R20
R21
l0
Z1057 L53538
Z1058 VhIZfDm7RKNSzl;VkP0bke1
R24
32
R25
R26
Z1059 !s100 C0kV[L?SlbKidOi9_?dSL3
Astructural
R538
R17
R16
R18
Z1060 DEx4 work 16 sld_virtual_jtag 0 22 hIZfDm7RKNSzl;VkP0bke1
Z1061 l53729
Z1062 L53593
Z1063 V`m<kJU@U:_XZ0A=<>=7Rn3
R24
32
R200
R89
R33
R1040
R25
R26
Z1064 !s100 5oPVCn`kWd7=bGVm[fR7a1
Estratix_tx_outclk
R15
R17
R18
R19
R20
R21
l0
Z1065 L32299
Z1066 V[f@LB9SS@@G4LLj9Dkfe?2
R24
32
R25
R26
Z1067 !s100 Pm<ed8;M<U@Q?PgfP_X2V1
Abehavior
R17
R18
R222
Z1068 l32338
Z1069 L32325
Z1070 ViElBLmV2Zk4@3W[X[Ko:i3
R24
32
R78
R79
R25
R26
Z1071 !s100 B:O[_hT53cHz5=J6<G[ZG1
Estratixii_lvds_rx
R15
R17
R18
R19
R20
R21
l0
Z1072 L28767
Z1073 V:zR<IhRRSVhRgWo]A@meQ2
R24
32
R25
R26
Z1074 !s100 Sm4^IRzfJcY59Xi[fP7071
Abehavior
R17
R18
R205
Z1075 l28851
Z1076 L28806
Z1077 V4<_]I6AAB<9GXlAk3HhlJ1
R24
32
R78
R79
R25
R26
Z1078 !s100 BBKMaWh3QoSTY<i@I8?QL0
Estratixii_tx_outclk
R15
R17
R18
R19
R20
R21
l0
Z1079 L32411
Z1080 VPW9`gAWnoNK`jPd9m8ce>1
R24
32
R25
R26
Z1081 !s100 TcMCWDn;?1nh5GInDTD[l2
Abehavior
R17
R18
R221
Z1082 l32448
Z1083 L32437
Z1084 VmMC=MeMSnZSMmnbMi>5=R3
R24
32
R78
R79
R25
R26
Z1085 !s100 ?:Xi__TeLXn9MKmm1cYKE1
Estratixiii_lvds_rx
R15
Z1086 DEx4 work 26 stratixiii_lvds_rx_channel 0 22 >`>@S>2iIZRKHOOah6VJJ2
R17
R18
R19
R20
R21
l0
Z1087 L30151
Z1088 Vjj`HQTSU:HQl4b^]ziNVW0
R24
32
R25
R26
Z1089 !s100 D_SIYGn<BUcj1WU7O6M4=0
Abehavior
R17
R18
R203
Z1090 l30242
Z1091 L30200
Z1092 V6UnUdj^]j`Z0CF_d;SLHN3
R24
32
R78
R79
R25
R26
Z1093 !s100 g4WUkRG`6_VYKk6jPDWDm0
Estratixiii_lvds_rx_channel
R15
Z1094 DEx4 work 22 stratixiii_lvds_rx_dpa 0 22 5^G:dhV3lVK^eaFnDhg@D1
R17
R18
R19
R20
R21
l0
Z1095 L29742
Z1096 V>`>@S>2iIZRKHOOah6VJJ2
R24
32
R25
R26
Z1097 !s100 ljaKzPQAX3MRkL4fM9i?d1
Abehavior
R17
R18
R1086
Z1098 l29870
Z1099 L29790
Z1100 VRnWlnX5P@7Tmn0:ai5D?C3
R24
32
R78
R79
R25
R26
Z1101 !s100 G5idLbQPozjOf9JjHd]dB2
Estratixiii_lvds_rx_dpa
R15
R17
R18
R19
R20
R21
l0
Z1102 L29467
Z1103 V5^G:dhV3lVK^eaFnDhg@D1
R24
32
R25
R26
Z1104 !s100 AbZn:R`1b2h=NUjkS]Vg;0
Abehavior
R17
R18
R1094
Z1105 l29541
Z1106 L29500
Z1107 VnFEh>321g@LmZTc;bUi?82
R24
32
R78
R79
R25
R26
Z1108 !s100 NoPRLDRE:H;OEdk5<Cl762
Estx_scale_cntr
R15
R18
R19
R20
R21
l0
L1982
Z1109 VnEFc2mTCbOl663HTAMRRR3
R24
32
R25
R26
Z1110 !s100 A5g>_oW=QLalZ=oZ==2bW3
Abehave
R18
R807
l1995
L1994
Z1111 V1C?U4b23mS[kJzKQ:`H=:0
R24
32
R160
R25
R26
Z1112 !s100 a2Fo[FWN<DZ3Hb65PA]`?0
Esymbol_generator_top
Z1113 w1360860420
R170
32
R19
Z1114 8H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd
Z1115 FH:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd
l0
L23
Z1116 VnD:8PRiDg;emo43Kno40e2
R24
R25
R26
Z1117 !s100 LVGl75KOQn=QK`UF89^mO1
Artl_symbol_generator_top
R518
R330
R331
Z1118 DEx26 H:\Project\SG_Project\work 4 mux2 0 22 1b4mZXCYW?eLc?X4g<]4V0
R526
Z1119 DEx26 H:\Project\SG_Project\work 7 manager 0 22 @V[S1kZM`N4Y<=gO0?NVn1
Z1120 DEx26 H:\Project\SG_Project\work 7 ram_300 0 22 TcHcWQlIH6H>:00liaVh:3
Z1121 DEx26 H:\Project\SG_Project\work 12 opcode_store 0 22 3l]D;OOho`BdWk@oH<ZTj0
Z1122 DEx26 H:\Project\SG_Project\work 12 opcode_unite 0 22 dN]Mf>@5kDA`Aa><l^oBV2
R170
R521
32
R435
R436
R437
R990
l249
L62
Z1123 V?4hiPkZRC366n1f6e1BgO1
R24
R25
R26
Z1124 !s100 BM3AIWoTI22FQlFInGQbG2
Esync_rst_gen
R969
R18
R19
Z1125 8H:/Project/SG_Project/VHDL/sync_rst_gen.vhd
Z1126 FH:/Project/SG_Project/VHDL/sync_rst_gen.vhd
l0
L22
Z1127 VHTK9O@__GdN5R4lOOaciS0
R24
32
R25
R26
Z1128 !s100 kQ33CXQQW1iA1iYfQIb^H3
Artl_sync_rst_gen
R18
Z1129 DEx4 work 12 sync_rst_gen 0 22 HTK9O@__GdN5R4lOOaciS0
l39
L33
Z1130 VHFP;R5Nee5I903_9L@DiB2
R24
32
R160
R25
R26
Z1131 !s100 n^Smb_7ecelTHd9?X[HK93
Esynthetic_frame_generator
Z1132 w1300017754
R37
R17
R16
R18
R19
Z1133 8H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd
Z1134 FH:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd
l0
L25
Z1135 VVGCaNBF<ALYljjf^cLUlP2
R24
32
R25
R26
Z1136 !s100 Il[VRoJ`]80KaBYIe`VY@3
Artl_synthetic_frame_generator
R512
R331
R330
R170
R524
32
R435
R465
R446
R705
l75
L60
Z1137 V@@BALBnknE_:RMWKSlho73
R24
R25
R26
Z1138 !s100 <7iVm3nmOzjaf=UCTifRV0
Etx_path
Z1139 w1360941427
R37
R16
R17
R18
R19
Z1140 8H:/Project/SG_Project/VHDL/tx_path.vhd
Z1141 FH:/Project/SG_Project/VHDL/tx_path.vhd
l0
L24
Z1142 V?zi33TW@LA=cBbHMAFhXe2
R24
32
R25
R26
Z1143 !s100 zae0YL]<MLITEhRfikQE>1
Aarc_tx_path
R518
R982
R983
Z1144 DEx26 H:\Project\SG_Project\work 11 tx_path_wbm 0 22 S^A259k8:FhhaS47^@A7C1
R522
R523
R526
R985
R984
R844
Z1145 DEx26 H:\Project\SG_Project\work 7 uart_tx 0 22 4WG1WF7lMgf=`Bi<LJdg;1
R512
R330
R331
R170
R673
32
R529
R530
R531
R532
R988
R989
R990
l454
L107
Z1146 VGX_L9GlHS_AEdhF:G8Clg0
R24
R25
R26
Z1147 !s100 ddUi5@BQzFMG:?ImPhKzk1
Etx_path_tb
Z1148 w1328031570
R37
R16
R17
R18
R19
Z1149 8H:/Project/SG_Project/VHDL/tx_path_tb.vhd
Z1150 FH:/Project/SG_Project/VHDL/tx_path_tb.vhd
l0
L25
Z1151 Vf_Bh=HmLM27ljGN[PIi7n2
R24
32
R25
R26
Z1152 !s100 ^Uz4dQFY_K^K5P9YCHZVk0
Aarc_tx_path_tb
R37
R16
R17
R18
Z1153 DEx4 work 10 tx_path_tb 0 22 f_Bh=HmLM27ljGN[PIi7n2
l149
L28
Z1154 Va`EXDRLF[P]7l=;U0fR3J3
R24
32
R200
R47
R496
R49
R25
R26
Z1155 !s100 Kmz`UWY?mC:DB79AbLEKg0
Etx_path_wbm
R696
R37
R16
R17
R18
R19
Z1156 8H:/Project/SG_Project/VHDL/tx_path_wbm.vhd
Z1157 FH:/Project/SG_Project/VHDL/tx_path_wbm.vhd
l0
L25
Z1158 VS^A259k8:FhhaS47^@A7C1
R24
32
R25
R26
Z1159 !s100 @@1`fI^`:8T^>YAkXGjZ^0
Artl_tx_path_wbm
R37
R16
R17
R18
Z1160 DEx4 work 11 tx_path_wbm 0 22 S^A259k8:FhhaS47^@A7C1
l94
L65
Z1161 VT9No[f`YQkHH?XAXofcBm2
R24
32
R200
R47
R496
R49
R25
R26
Z1162 !s100 PW8eMgo`BzFGW9FP18L5V0
Ptxt_util
R169
R170
32
b1
R171
R172
Z1163 w1339779949
R19
Z1164 8H:/Project/SG_Project/VHDL/SG/txt_util.vhd
Z1165 FH:/Project/SG_Project/VHDL/SG/txt_util.vhd
l0
L6
Z1166 VMQ4FKU::bHSbENDz_N`HA1
R24
b1
R25
R26
Z1167 !s100 F`=I4>81If40RmM7akJ^^1
Bbody
Z1168 DBx26 H:\Project\SG_Project\work 8 txt_util 0 22 MQ4FKU::bHSbENDz_N`HA1
R169
R170
32
R171
R172
l0
L88
Z1169 Vm=>ldAoj>5:8=8G3Q2@ff3
Z1170 !s100 _W_f8Ycaj?loTbLj38DPc1
R24
R25
R26
nbody
Ptxt_util_pkg
R18
R375
R19
Z1171 8H:/Project/SG_Project/VHDL/txt_util_pkg.vhd
Z1172 FH:/Project/SG_Project/VHDL/txt_util_pkg.vhd
l0
L23
Z1173 VzJ@n7VO<_9UFj<nRoK^]a3
R24
32
b1
R160
R25
R26
Z1174 !s100 6>RlY77iZjck<TkN6F4b]0
Bbody
Z1175 DBx4 work 12 txt_util_pkg 0 22 zJ@n7VO<_9UFj<nRoK^]a3
R18
l0
L79
Z1176 V`nacR32cHf@Md8:1K^2?30
R24
32
R160
R25
R26
nbody
Z1177 !s100 PFajEZh7`K8oA[IMEinHO3
Euart_rx
Z1178 w1302110260
R924
R925
R17
R16
R18
R19
Z1179 8H:/Project/SG_Project/VHDL/uart_rx.vhd
Z1180 FH:/Project/SG_Project/VHDL/uart_rx.vhd
l0
L46
Z1181 V5TfkU4<f<J9akbLi9oD?n2
R24
32
R25
R26
Z1182 !s100 4<I]jj<EmO30N>DVP:HHK1
Aarc_uart_rx
R924
R925
R17
R16
R18
Z1183 DEx4 work 7 uart_rx 0 22 5TfkU4<f<J9akbLi9oD?n2
l94
L68
Z1184 VQ651knI=Lm1[oH`L:m[2P2
R24
32
R45
R46
R47
Z1185 Mx2 4 ieee 14 std_logic_misc
Z1186 Mx1 8 synopsys 10 attributes
R25
R26
Z1187 !s100 @TXmJfNN]ZYidMH93K6U73
Euart_rx_compare_model
Z1188 w1293257094
Z1189 DPx4 work 12 txt_util_pkg 0 22 zJ@n7VO<_9UFj<nRoK^]a3
R55
R1009
R17
R16
R18
R19
Z1190 8H:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd
Z1191 FH:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd
l0
L38
Z1192 V5@>Ic6Y5^CEO5^5<ShISW1
R24
32
R25
R26
Z1193 !s100 lP1[:U9D3bX60f24^=SVR1
Aarc_uart_rx_compare_model
R1189
R55
R1009
R17
R16
R18
Z1194 DEx4 work 21 uart_rx_compare_model 0 22 5@>Ic6Y5^CEO5^5<ShISW1
l75
L64
Z1195 V:FG=gMeEDVThDcFV@^c>c1
R24
32
R133
R65
R88
Z1196 Mx3 4 ieee 16 std_logic_textio
R90
Z1197 Mx1 4 work 12 txt_util_pkg
R25
R26
Z1198 !s100 jOUjW1cfjGE?]5@RAHBN41
Euart_tx
Z1199 w1294647778
R924
R925
R17
R16
R18
R19
Z1200 8H:/Project/SG_Project/VHDL/uart_tx.vhd
Z1201 FH:/Project/SG_Project/VHDL/uart_tx.vhd
l0
L39
Z1202 V4WG1WF7lMgf=`Bi<LJdg;1
R24
32
R25
R26
Z1203 !s100 L10=c9UQTKR_F>R3BSFGb1
Aarc_uart_tx
R924
R925
R17
R16
R18
Z1204 DEx4 work 7 uart_tx 0 22 4WG1WF7lMgf=`Bi<LJdg;1
l84
L62
Z1205 VGP4gETbDZN2CEYDRFil361
R24
32
R45
R46
R47
R1185
R1186
R25
R26
Z1206 !s100 IJVeNz8BZkbBE@9PNOed63
Euart_tx_gen_model
Z1207 w1355222708
R55
R1009
R17
R16
R18
R19
Z1208 8H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd
Z1209 FH:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd
l0
L59
Z1210 VOoE:SJWVjZICReOKG>h6o3
R24
32
R25
R26
Z1211 !s100 ?`RIOfKPX`ng@FQghkWJU1
Aarc_uart_tx_gen_model
R169
R687
R331
R330
R170
R690
32
R463
R335
R436
R1014
R172
l101
L87
Z1212 ViOZA7bCWPJj3M<;;a@N6A1
R24
R25
R26
Z1213 !s100 TljGMgozCYfh?I63ZF3mQ3
Evesa_gen_ctrl
Z1214 w1361008796
R37
R16
R17
R18
R19
Z1215 8H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd
Z1216 FH:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd
l0
L72
Z1217 VMCLP1PF01;k`I]2IZ4oX?3
R24
32
R25
R26
Z1218 !s100 mQRPCffC:M^N[Dek2PXA21
Artl_vesa_gen_ctrl
R512
R330
R331
R170
R525
32
R435
R436
R437
R705
l187
L142
Z1219 VfEDJk57Q_[Fg8C;[`d]SJ3
R24
R25
R26
Z1220 !s100 ?REcOKcnQM9R5NGzOKaL51
Z1221 w1351423433
Evesa_pic_col
Z1222 w1297423954
Z1223 DPx4 work 14 bmp_io_package 0 22 aM]EVG<U:LW8Zcz>hEa>g0
R55
R1009
R17
R16
R18
R19
Z1224 8H:/Project/SG_Project/VHDL/vesa_pic_col.vhd
Z1225 FH:/Project/SG_Project/VHDL/vesa_pic_col.vhd
l0
L30
Z1226 VLLg=jVj3?bhkggU>ImQ@<3
R24
32
R25
R26
Z1227 !s100 QkXmEiDSF:J<9D_DK@H?F1
Asim_vesa_pic_col
R1223
R55
R1009
R17
R16
R18
Z1228 DEx4 work 12 vesa_pic_col 0 22 LLg=jVj3?bhkggU>ImQ@<3
32
R133
R65
R88
R1196
R90
Z1229 Mx1 4 work 14 bmp_io_package
l88
L69
Z1230 Vj9bd5HGcjjEIFnWP:OIGh0
R24
R25
R26
Z1231 !s100 NAYZADhBDZESE^UUM<C2N2
Evesa_pic_gen
R1222
R1223
R55
R1009
R17
R16
R18
R19
Z1232 8H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd
Z1233 FH:/Project/SG_Project/VHDL/vesa_pic_gen.vhd
l0
L30
Z1234 VB[SO6QVLMS8Q@GDfd>BYk3
R24
32
R25
R26
Z1235 !s100 H@mC]UDhc2z>kg4MZmYUX0
Asim_vesa_pic_gen
R1223
R55
R1009
R17
R16
R18
Z1236 DEx4 work 12 vesa_pic_gen 0 22 B[SO6QVLMS8Q@GDfd>BYk3
l65
L59
Z1237 V31F[QI46o?MaXlG2ljZJ10
R24
32
R133
R65
R88
R1196
R90
R1229
R25
R26
Z1238 !s100 TN]7:bV5fa<3zS_]J^1m93
Ewbs_reg
Z1239 w1305565322
R16
R17
R18
R19
Z1240 8H:/Project/SG_Project/VHDL/wbs_reg.vhd
Z1241 FH:/Project/SG_Project/VHDL/wbs_reg.vhd
l0
L26
Z1242 VFWa^OID07>f@PYnS7D]j<0
R24
32
R25
R26
Z1243 !s100 47e6jI;TVBPzKmjCE>OhY2
Artl_wbs_reg
R16
R17
R18
Z1244 DEx4 work 7 wbs_reg 0 22 FWa^OID07>f@PYnS7D]j<0
l63
L57
Z1245 VXEH[j3bGj8^NfH[_8D9F?3
R24
32
R32
R33
R34
R25
R26
Z1246 !s100 6]^Jo7<_ZUkc8PVo1Zkmo1
