*.v~
*.sv~
*.vhd~
*#

# iCEcube2 Projects
chapter02/Switches_To_LEDs_Project_Verilog/*
!chapter02/Switches_To_LEDs_Project_Verilog/Switches_To_LEDs_Project_Verilog_sbt.project

chapter02/Switches_To_LEDs_Project_VHDL/*
!chapter02/Switches_To_LEDs_Project_VHDL/Switches_To_LEDs_Project_VHDL_sbt.project

chapter03/And_Gate_Project_Verilog/*
!chapter03/And_Gate_Project_Verilog/And_Gate_Project_Verilog_sbt.project

chapter03/And_Gate_Project_VHDL/*
!chapter03/And_Gate_Project_VHDL/And_Gate_Project_VHDL_sbt.project

chapter04/LED_Toggle_Project_Verilog/*
!chapter04/LED_Toggle_Project_Verilog/LED_Toggle_Project_Verilog_sbt.project

chapter04/LED_Toggle_Project_VHDL/*
!chapter04/LED_Toggle_Project_VHDL/LED_Toggle_Project_VHDL_sbt.project

chapter05/Debounce_Project_Verilog/*
!chapter05/Debounce_Project_Verilog/Debounce_Project_Verilog_sbt.project
!chapter05/Debounce_Project_Verilog/Debounce_Project_Verilog_Implmnt/sbt/outputs/bitmap/Debounce_Project_Top_bitmap.bin

chapter05/Debounce_Project_VHDL/*
!chapter05/Debounce_Project_VHDL/Debounce_Project_VHDL_sbt.project
!chapter05/Debounce_Project_VHDL/Debounce_Project_VHDL_Implmnt/sbt/outputs/bitmap/Debounce_Project_Top_bitmap.bin

chapter06/Demux_LFSR_Project_Verilog/*
!chapter06/Demux_LFSR_Project_Verilog/Demux_LFSR_Project_Verilog_sbt.project
!chapter06/Demux_LFSR_Project_Verilog/Demux_LFSR_Project_Top.v
!chapter06/Demux_LFSR_Project_Verilog/Count_And_Toggle.v
!chapter06/Demux_LFSR_Project_Verilog/LFSR_22.v
!chapter06/Demux_LFSR_Project_Verilog/Demux_LFSR_Project_Verilog_Implmnt/sbt/outputs/bitmap/Demux_LFSR_Project_Top_bitmap.bin

chapter06/Demux_LFSR_Project_VHDL/*
!chapter06/Demux_LFSR_Project_VHDL/Demux_LFSR_Project_VHDL_sbt.project
!chapter06/Demux_LFSR_Project_VHDL/Demux_LFSR_Project_Top.vhd
!chapter06/Demux_LFSR_Project_VHDL/Count_And_Toggle.vhd
!chapter06/Demux_LFSR_Project_VHDL/LFSR_22.vhd
!chapter06/Demux_LFSR_Project_VHDL/Demux_LFSR_Project_VHDL_Implmnt/sbt/outputs/bitmap/Demux_LFSR_Project_Top_bitmap.bin

chapter07/timing_error_project/*
!chapter07/timing_error_project/timing_error_sbt.project


chapter10/State_Machine_Project_Verilog/*
!chapter10/State_Machine_Project_Verilog/State_Machine_Project_Verilog_sbt.project
!chapter10/State_Machine_Project_Verilog/State_Machine_Project_Top.v
!chapter10/State_Machine_Project_Verilog/State_Machine_Game.v
!chapter10/State_Machine_Project_Verilog/State_Machine_Game_TB.v
!chapter10/State_Machine_Project_Verilog/Binary_To_7Segment.v
!chapter10/State_Machine_Project_Verilog/State_Machine_Project_Verilog_Implmnt/sbt/outputs/bitmap/State_Machine_Project_Top_bitmap.bin


chapter10/State_Machine_Project_VHDL/*
!chapter10/State_Machine_Project_VHDL/State_Machine_Project_VHDL_sbt.project
!chapter10/State_Machine_Project_VHDL/State_Machine_Project_Top.vhd
!chapter10/State_Machine_Project_VHDL/State_Machine_Game.vhd
!chapter10/State_Machine_Project_VHDL/State_Machine_Game_TB.vhd
!chapter10/State_Machine_Project_VHDL/Binary_To_7Segment.vhd
!chapter10/State_Machine_Project_VHDL/State_Machine_Project_VHDL_Implmnt/sbt/outputs/bitmap/State_Machine_Project_Top_bitmap.bin
