#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555564967a0 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x5555564d7120_0 .var "clock", 0 0;
v0x5555564d7230_0 .net "done", 0 0, L_0x5555564e9030;  1 drivers
v0x5555564d72f0_0 .net "result", 31 0, L_0x5555564e9220;  1 drivers
v0x5555564d73c0_0 .var "s_ciN", 7 0;
v0x5555564d7490_0 .var "s_reset", 0 0;
v0x5555564d7580_0 .var "s_start", 0 0;
v0x5555564d7650_0 .var "s_valueA", 31 0;
v0x5555564d7720_0 .var "s_valueB", 31 0;
E_0x5555564abc90 .event negedge, v0x5555564b47f0_0;
S_0x555556495ed0 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x5555564967a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x555556493380 .param/l "customId" 0 3 2, C4<00001110>;
L_0x5555564b2930 .functor AND 1, L_0x5555564d7810, v0x5555564d7580_0, C4<1>, C4<1>;
L_0x5555564b33d0 .functor AND 1, L_0x5555564b2930, L_0x5555564e7c60, C4<1>, C4<1>;
L_0x5555564b46e0 .functor AND 1, L_0x5555564b33d0, L_0x5555564e7b20, C4<1>, C4<1>;
L_0x5555564afc60 .functor AND 1, L_0x5555564b2930, L_0x5555564e7f60, C4<1>, C4<1>;
L_0x5555564e80c0 .functor AND 1, L_0x5555564afc60, L_0x5555564e7b20, C4<1>, C4<1>;
L_0x5555564e8270 .functor AND 1, v0x5555564d63c0_0, L_0x5555564e8180, C4<1>, C4<1>;
L_0x5555564e8460 .functor AND 1, L_0x5555564e8270, L_0x5555564e8370, C4<1>, C4<1>;
L_0x5555564e8760 .functor AND 1, L_0x5555564e8460, L_0x5555564e8610, C4<1>, C4<1>;
L_0x5555564e8870 .functor AND 1, L_0x5555564e8760, L_0x5555564e7b20, C4<1>, C4<1>;
L_0x5555564e89c0 .functor AND 1, L_0x5555564b2930, L_0x5555564e7b20, C4<1>, C4<1>;
L_0x5555564e8da0 .functor OR 1, L_0x5555564b46e0, L_0x5555564e8870, C4<0>, C4<0>;
L_0x5555564e8f00 .functor AND 1, L_0x5555564b2930, L_0x5555564e8e60, C4<1>, C4<1>;
L_0x5555564e9030 .functor OR 1, L_0x5555564e8da0, L_0x5555564e8f00, C4<0>, C4<0>;
L_0x7d6b52fb7018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x5555564d4680_0 .net/2u *"_ivl_0", 7 0, L_0x7d6b52fb7018;  1 drivers
v0x5555564d4780_0 .net *"_ivl_13", 0 0, L_0x5555564e7c60;  1 drivers
v0x5555564d4860_0 .net *"_ivl_14", 0 0, L_0x5555564b33d0;  1 drivers
v0x5555564d4920_0 .net *"_ivl_19", 0 0, L_0x5555564e7ec0;  1 drivers
v0x5555564d4a00_0 .net *"_ivl_2", 0 0, L_0x5555564d7810;  1 drivers
v0x5555564d4ac0_0 .net *"_ivl_21", 0 0, L_0x5555564e7f60;  1 drivers
v0x5555564d4b80_0 .net *"_ivl_22", 0 0, L_0x5555564afc60;  1 drivers
L_0x7d6b52fb70a8 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x5555564d4c60_0 .net/2u *"_ivl_26", 7 0, L_0x7d6b52fb70a8;  1 drivers
v0x5555564d4d40_0 .net *"_ivl_28", 0 0, L_0x5555564e8180;  1 drivers
v0x5555564d4e90_0 .net *"_ivl_30", 0 0, L_0x5555564e8270;  1 drivers
v0x5555564d4f70_0 .net *"_ivl_33", 0 0, L_0x5555564e8370;  1 drivers
v0x5555564d5030_0 .net *"_ivl_34", 0 0, L_0x5555564e8460;  1 drivers
v0x5555564d5110_0 .net *"_ivl_37", 0 0, L_0x5555564e8570;  1 drivers
v0x5555564d51f0_0 .net *"_ivl_39", 0 0, L_0x5555564e8610;  1 drivers
v0x5555564d52b0_0 .net *"_ivl_40", 0 0, L_0x5555564e8760;  1 drivers
v0x5555564d5390_0 .net *"_ivl_44", 0 0, L_0x5555564e89c0;  1 drivers
v0x5555564d5470_0 .net *"_ivl_47", 8 0, L_0x5555564e8b20;  1 drivers
L_0x7d6b52fb70f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555564d5550_0 .net/2u *"_ivl_48", 8 0, L_0x7d6b52fb70f0;  1 drivers
v0x5555564d5630_0 .net *"_ivl_60", 0 0, L_0x5555564e8da0;  1 drivers
v0x5555564d5710_0 .net *"_ivl_63", 0 0, L_0x5555564e8e60;  1 drivers
v0x5555564d57d0_0 .net *"_ivl_64", 0 0, L_0x5555564e8f00;  1 drivers
L_0x7d6b52fb7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555564d58b0_0 .net/2u *"_ivl_68", 31 0, L_0x7d6b52fb7258;  1 drivers
v0x5555564d5990_0 .net *"_ivl_7", 21 0, L_0x5555564d7a20;  1 drivers
L_0x7d6b52fb7060 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555564d5a70_0 .net/2u *"_ivl_8", 21 0, L_0x7d6b52fb7060;  1 drivers
v0x5555564d5b50_0 .net "active", 0 0, L_0x5555564b2930;  1 drivers
v0x5555564d5c10_0 .net "address_A", 8 0, L_0x5555564e8bc0;  1 drivers
v0x5555564d5cd0_0 .net "address_A_valid", 0 0, L_0x5555564e7b20;  1 drivers
v0x5555564d5d70_0 .net "ciN", 7 0, v0x5555564d73c0_0;  1 drivers
v0x5555564d5e50_0 .net "clock", 0 0, v0x5555564d7120_0;  1 drivers
v0x5555564d5ef0_0 .net "data_out_A", 31 0, v0x5555564d40e0_0;  1 drivers
v0x5555564d5f90_0 .net "data_ready", 0 0, L_0x5555564e8870;  1 drivers
v0x5555564d6030_0 .net "done", 0 0, L_0x5555564e9030;  alias, 1 drivers
v0x5555564d60f0_0 .net "read_enable", 0 0, L_0x5555564e80c0;  1 drivers
v0x5555564d63c0_0 .var "reading", 0 0;
v0x5555564d6480_0 .net "reset", 0 0, v0x5555564d7490_0;  1 drivers
v0x5555564d6540_0 .net "result", 31 0, L_0x5555564e9220;  alias, 1 drivers
v0x5555564d6620_0 .net "start", 0 0, v0x5555564d7580_0;  1 drivers
v0x5555564d66e0_0 .net "valueA", 31 0, v0x5555564d7650_0;  1 drivers
v0x5555564d67c0_0 .net "valueB", 31 0, v0x5555564d7720_0;  1 drivers
v0x5555564d6880_0 .net "write_enable", 0 0, L_0x5555564b46e0;  1 drivers
L_0x5555564d7810 .cmp/eq 8, v0x5555564d73c0_0, L_0x7d6b52fb7018;
L_0x5555564d7a20 .part v0x5555564d7650_0, 10, 22;
L_0x5555564e7b20 .cmp/eq 22, L_0x5555564d7a20, L_0x7d6b52fb7060;
L_0x5555564e7c60 .part v0x5555564d7650_0, 9, 1;
L_0x5555564e7ec0 .part v0x5555564d7650_0, 9, 1;
L_0x5555564e7f60 .reduce/nor L_0x5555564e7ec0;
L_0x5555564e8180 .cmp/eq 8, v0x5555564d73c0_0, L_0x7d6b52fb70a8;
L_0x5555564e8370 .reduce/nor v0x5555564d7580_0;
L_0x5555564e8570 .part v0x5555564d7650_0, 9, 1;
L_0x5555564e8610 .reduce/nor L_0x5555564e8570;
L_0x5555564e8b20 .part v0x5555564d7650_0, 0, 9;
L_0x5555564e8bc0 .functor MUXZ 9, L_0x7d6b52fb70f0, L_0x5555564e8b20, L_0x5555564e89c0, C4<>;
L_0x5555564e8e60 .reduce/nor L_0x5555564e7b20;
L_0x5555564e9220 .functor MUXZ 32, L_0x7d6b52fb7258, v0x5555564d40e0_0, L_0x5555564e8870, C4<>;
S_0x5555564a1bd0 .scope module, "ssram" "dualPortSSRAM" 3 28, 4 1 0, S_0x555556495ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555556470a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555556470a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555556470ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x5555564b2a40_0 .net "addressA", 8 0, L_0x5555564e8bc0;  alias, 1 drivers
L_0x7d6b52fb71c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555564b34e0_0 .net "addressB", 8 0, L_0x7d6b52fb71c8;  1 drivers
v0x5555564b47f0_0 .net "clockA", 0 0, v0x5555564d7120_0;  alias, 1 drivers
L_0x7d6b52fb7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555564afd70_0 .net "clockB", 0 0, L_0x7d6b52fb7138;  1 drivers
v0x5555564d3ed0_0 .net "dataInA", 31 0, v0x5555564d7720_0;  alias, 1 drivers
L_0x7d6b52fb7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555564d4000_0 .net "dataInB", 31 0, L_0x7d6b52fb7210;  1 drivers
v0x5555564d40e0_0 .var "dataOutA", 31 0;
v0x5555564d41c0_0 .var "dataOutB", 31 0;
v0x5555564d42a0 .array "memoryContent", 511 0, 31 0;
v0x5555564d4360_0 .net "writeEnableA", 0 0, L_0x5555564b46e0;  alias, 1 drivers
L_0x7d6b52fb7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555564d4420_0 .net "writeEnableB", 0 0, L_0x7d6b52fb7180;  1 drivers
E_0x5555564ac2c0 .event posedge, v0x5555564afd70_0;
E_0x5555564aa100 .event posedge, v0x5555564b47f0_0;
S_0x5555564d6a10 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x5555564967a0;
 .timescale -12 -12;
v0x5555564d6bc0_0 .var "ciN", 7 0;
v0x5555564d6ca0_0 .var "expDone", 0 0;
v0x5555564d6d60_0 .var "expRes", 31 0;
v0x5555564d6e50_0 .var "start", 0 0;
v0x5555564d6f10_0 .var "valA", 31 0;
v0x5555564d7040_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x5555564d6e50_0;
    %store/vec4 v0x5555564d7580_0, 0, 1;
    %load/vec4 v0x5555564d6bc0_0;
    %store/vec4 v0x5555564d73c0_0, 0, 8;
    %load/vec4 v0x5555564d6f10_0;
    %store/vec4 v0x5555564d7650_0, 0, 32;
    %load/vec4 v0x5555564d7040_0;
    %store/vec4 v0x5555564d7720_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5555564d7230_0;
    %load/vec4 v0x5555564d6ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x5555564d72f0_0;
    %load/vec4 v0x5555564d6d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 44 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 45 "$display", "[PASSED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x5555564d7580_0, v0x5555564d73c0_0, v0x5555564d7650_0, v0x5555564d7720_0, v0x5555564d7230_0, v0x5555564d6ca0_0, v0x5555564d72f0_0, v0x5555564d6d60_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 50 "$display", "[FAILED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x5555564d7580_0, v0x5555564d73c0_0, v0x5555564d7650_0, v0x5555564d7720_0, v0x5555564d7230_0, v0x5555564d6ca0_0, v0x5555564d72f0_0, v0x5555564d6d60_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 54 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x5555564a1bd0;
T_1 ;
    %wait E_0x5555564aa100;
    %load/vec4 v0x5555564b2a40_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555564d42a0, 4;
    %assign/vec4 v0x5555564d40e0_0, 0;
    %load/vec4 v0x5555564d4360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555564d3ed0_0;
    %load/vec4 v0x5555564b2a40_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555564d42a0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555564a1bd0;
T_2 ;
    %wait E_0x5555564ac2c0;
    %load/vec4 v0x5555564b34e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555564d42a0, 4;
    %assign/vec4 v0x5555564d41c0_0, 0;
    %load/vec4 v0x5555564d4420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5555564d4000_0;
    %load/vec4 v0x5555564b34e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555564d42a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556495ed0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d63c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555556495ed0;
T_4 ;
    %wait E_0x5555564aa100;
    %load/vec4 v0x5555564d60f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564d63c0_0, 0;
T_4.0 ;
    %load/vec4 v0x5555564d6030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564d63c0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5555564967a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d7120_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555564d7120_0;
    %inv;
    %store/vec4 v0x5555564d7120_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x5555564967a0;
T_6 ;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %wait E_0x5555564abc90;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %wait E_0x5555564abc90;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %wait E_0x5555564abc90;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %wait E_0x5555564abc90;
    %alloc S_0x5555564d6a10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564d6e50_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555564d6bc0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555564d6f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555564d7040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564d6ca0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555564d6d60_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555564d6a10;
    %join;
    %free S_0x5555564d6a10;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
