Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 30 16:09:10 2020
| Host         : DESKTOP-NI43N80 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_ballgame_control_sets_placed.rpt
| Design       : VGA_ballgame
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            2 |
|      6 |            1 |
|     10 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |              30 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+----------------------+------------------------------+------------------+----------------+
|  u_clk/inst/clk_out1 |                      |                              |                1 |              1 |
|  u_VGA_Disp/clk_25M  | u_VGA_Disp/hs        | u_VGA_Disp/hs_i_1_n_0        |                1 |              1 |
|  u_VGA_Disp/clk_25M  |                      | u_VGA_Disp/oRed1_0           |                1 |              2 |
| ~VGA_VS_OBUF_BUFG    |                      |                              |                2 |              3 |
|  u_VGA_Disp/clk_25M  |                      | u_VGA_Disp/oGreen[1]_i_1_n_0 |                2 |              3 |
|  u_VGA_Disp/lose     |                      | u_score_board/num[5]_i_1_n_0 |                2 |              6 |
|  u_VGA_Disp/clk_25M  | u_VGA_Disp/Vcnt      |                              |                4 |             10 |
|  u_VGA_Disp/clk_25M  |                      |                              |                6 |             13 |
|  VGA_VS_OBUF_BUFG    |                      |                              |                6 |             20 |
|  VGA_VS_OBUF_BUFG    | u_VGA_Disp/right_pos |                              |                6 |             20 |
+----------------------+----------------------+------------------------------+------------------+----------------+


