{"name":"ni-fpga","vers":"0.1.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a9beabb8a4b9204e56853e16c18dba0eb7e5d72f432fff1bc7fc51d89ddb229f","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.0.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"7e7acd407c5ddf0efda1efe6589fc89f43a428042c150274a9801fda7f7bfee4","features":{},"yanked":false,"links":null}
