# Reading pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:21 on Mar 12,2025
# vlog -reportprogress 300 mem_tb.v 
# -- Compiling module memory
# -- Compiling module top
# ** Error: (vlog-13069) mem_tb.v(44): near "/": syntax error, unexpected '/'.
# ** Error: (vlog-13069) mem_tb.v(48): near "test_half_wr_rd": syntax error, unexpected STRING_LITERAL.
# ** Error: (vlog-13069) mem_tb.v(51): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) mem_tb.v(55): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) mem_tb.v(59): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) mem_tb.v(64): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) mem_tb.v(68): near "end": syntax error, unexpected end.
# ** Error: mem_tb.v(71): (vlog-13161) unexpected '$finish'
# ** Error: (vlog-13069) mem_tb.v(72): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) mem_tb.v(77): near "=": syntax error, unexpected '='.
# ** Error: mem_tb.v(77): (vlog-13205) Syntax error found in the scope following 'rst_i'. Is there a missing '::'?
# End time: 17:49:21 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog mem_tb.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:49 on Mar 12,2025
# vlog -reportprogress 300 mem_tb.v 
# -- Compiling module memory
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:49:49 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top "+testname=test_bd_wr_bd_rd" 
# Start time: 17:49:49 on Mar 12,2025
# Loading work.top
# Loading work.memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb.v Line: 39
# ** Error: (vsim-3043) Unresolved reference to 'strt'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb.v Line: 91
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:46 on Mar 12,2025
# vlog -reportprogress 300 mem_tb.v 
# -- Compiling module memory
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:50:46 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top "+testname=test_bd_wr_bd_rd" 
# Start time: 17:49:49 on Mar 12,2025
# Loading work.top
# Loading work.memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb.v Line: 39
# =================================================
# Passing Testcase:- test_bd_wr_bd_rd
# =================================================
# ** Note: $finish    : mem_tb.v(71)
#    Time: 115 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at mem_tb.v line 71
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:46 on Mar 12,2025
# vlog -reportprogress 300 mem_tb.v 
# -- Compiling module memory
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:54:46 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:54:55 on Mar 12,2025, Elapsed time: 0:05:06
# Errors: 1, Warnings: 2
# vsim top "+testname=test_fr_wr_bd_rd" 
# Start time: 17:54:55 on Mar 12,2025
# Loading work.top
# Loading work.memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb.v Line: 39
# =================================================
# Passing Testcase:- test_fr_wr_bd_rd
# =================================================
# ** Note: $finish    : mem_tb.v(83)
#    Time: 115 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at mem_tb.v line 83
# End time: 11:06:11 on Mar 13,2025, Elapsed time: 17:11:16
# Errors: 0, Warnings: 1
