$date
	Thu Apr 29 12:20:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! sum [3:0] $end
$var wire 4 " C_out [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % clk $end
$scope module CLA_timed $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % clk $end
$var wire 4 ( Q_sum [3:0] $end
$var wire 4 ) Q_C_out [3:0] $end
$var reg 4 * C_out [3:0] $end
$var reg 1 + Cin $end
$var reg 4 , Q_a [3:0] $end
$var reg 4 - Q_b [3:0] $end
$var reg 4 . sum [3:0] $end
$scope module cl $end
$var wire 1 + Cin $end
$var wire 4 / a [3:0] $end
$var wire 4 0 b [3:0] $end
$var reg 4 1 C_out [3:0] $end
$var reg 4 2 g [3:0] $end
$var reg 4 3 p [3:0] $end
$var reg 4 4 sum [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
bx .
b0 -
b0 ,
0+
bx *
b0 )
b0 (
b0 '
b0 &
1%
b0 $
b0 #
bx "
bx !
$end
#10000
0%
b10 $
b10 '
b11 #
b11 &
#20000
b101 (
b101 4
b10 )
b10 1
b10 2
b1 3
b0 !
b0 .
b0 "
b0 *
b10 -
b10 0
b11 ,
b11 /
1%
#30000
0%
b111 #
b111 &
#40000
b1001 (
b1001 4
b110 )
b110 1
b101 3
b111 ,
b111 /
b10 "
b10 *
b101 !
b101 .
1%
#50000
0%
b1101 $
b1101 '
b10 #
b10 &
#60000
b1111 (
b1111 4
b0 )
b0 1
b0 2
b1111 3
b1001 !
b1001 .
b110 "
b110 *
b1101 -
b1101 0
b10 ,
b10 /
1%
#70000
0%
b10 $
b10 '
#80000
b100 (
b100 4
b10 )
b10 1
b10 2
b0 3
b10 -
b10 0
b0 "
b0 *
b1111 !
b1111 .
1%
#90000
0%
b1000 $
b1000 '
b100 #
b100 &
#100000
b1100 (
b1100 4
b0 )
b0 1
b0 2
b1100 3
b100 !
b100 .
b10 "
b10 *
b1000 -
b1000 0
b100 ,
b100 /
1%
#110000
0%
b1101 $
b1101 '
b11 #
b11 &
#120000
b0 (
b0 4
b1111 )
b1111 1
b1 2
b1110 3
b11 ,
b11 /
b1101 -
b1101 0
b0 "
b0 *
b1100 !
b1100 .
1%
#130000
0%
b110 $
b110 '
b101 #
b101 &
#140000
b1011 (
b1011 4
b100 )
b100 1
b100 2
b11 3
b0 !
b0 .
b1111 "
b1111 *
b110 -
b110 0
b101 ,
b101 /
1%
#150000
0%
#160000
b100 "
b100 *
b1011 !
b1011 .
1%
#170000
0%
