/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_revfct_c.c
* \brief This file contains the bodies of functions for reversing the semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "asmblutils.h"
#include "arm64_revmacros.h"
#include "arm64_revfct.h"
#ifdef INSN_OPCODE_3c00
int arm64_encoder_55a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0100111100001 IMM3 101001 RN RD  => INSN_OPCODE(I_SSHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SSHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_55b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00001111001 IMM5 101001 RN RD  => INSN_OPCODE(I_SSHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SSHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_55c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	000011110001 IMM4 101001 RN RD  => INSN_OPCODE(I_SSHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SSHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_55d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0000111100001 IMM3 101001 RN RD  => INSN_OPCODE(I_SSHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SSHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_55e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01101111001 IMM5 100001 RN RD  => INSN_OPCODE(I_SQSHRUN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SQSHRUN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_55f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	011011110001 IMM4 100001 RN RD  => INSN_OPCODE(I_SQSHRUN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SQSHRUN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_560(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0110111100001 IMM3 100001 RN RD  => INSN_OPCODE(I_SQSHRUN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SQSHRUN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_561(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00101111001 IMM5 100001 RN RD  => INSN_OPCODE(I_SQSHRUN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SQSHRUN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_562(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	001011110001 IMM4 100001 RN RD  => INSN_OPCODE(I_SQSHRUN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SQSHRUN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_563(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0010111100001 IMM3 100001 RN RD  => INSN_OPCODE(I_SQSHRUN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SQSHRUN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_564(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01001111001 IMM5 100101 RN RD  => INSN_OPCODE(I_SQSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SQSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_565(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	010011110001 IMM4 100101 RN RD  => INSN_OPCODE(I_SQSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SQSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_566(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0100111100001 IMM3 100101 RN RD  => INSN_OPCODE(I_SQSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SQSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_567(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00001111001 IMM5 100101 RN RD  => INSN_OPCODE(I_SQSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SQSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_568(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	000011110001 IMM4 100101 RN RD  => INSN_OPCODE(I_SQSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SQSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_569(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0000111100001 IMM3 100101 RN RD  => INSN_OPCODE(I_SQSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SQSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_56a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_7c7 = NULL;
	/*template:	01001111110 RM 0001 IDX1 0 RN RD  => INSN_OPCODE(I_FMLA ISET_ARM64 FM_FMA A_NA S_SIMD T_FP T_FP DATASZ_64b DATASZ_64b DATASZ_128b 1R2D 2RD )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_7c7, I_FMLA, ISET_ARM64, FM_FMA, A_NA, S_SIMD, T_FP, T_FP, DATASZ_64b, DATASZ_64b, DATASZ_128b, 1R2D, 2RD);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(found, mcr_7c7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER], vals[BDFVar__IDX1 - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_56b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_7c7 = NULL;
	/*template:	01011111110 RM 0101 IDX1 0 RN RD  => INSN_OPCODE(I_FMLS ISET_ARM64 FM_FMS A_NA S_SIMD T_FP T_FP DATASZ_64b DATASZ_64b DATASZ_128b 1R2D 2RD )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_7c7, I_FMLS, ISET_ARM64, FM_FMS, A_NA, S_SIMD, T_FP, T_FP, DATASZ_64b, DATASZ_64b, DATASZ_128b, 1R2D, 2RD);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(found, mcr_7c7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER], vals[BDFVar__IDX1 - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_56c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_7c7 = NULL;
	/*template:	01001111110 RM 1001 IDX1 0 RN RD  => INSN_OPCODE(I_FMUL ISET_ARM64 FM_MUL A_NA S_SIMD T_FP T_FP DATASZ_64b DATASZ_64b DATASZ_128b 1R2D 2RD )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_7c7, I_FMUL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_FP, T_FP, DATASZ_64b, DATASZ_64b, DATASZ_128b, 1R2D, 2RD);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(found, mcr_7c7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER], vals[BDFVar__IDX1 - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_56d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_7c7 = NULL;
	/*template:	01101111110 RM 1001 IDX1 0 RN RD  => INSN_OPCODE(I_FMULX ISET_ARM64 FM_MUL A_NA S_SIMD T_FP T_FP DATASZ_64b DATASZ_64b DATASZ_128b 1R2D 2RD )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_7c7, I_FMULX, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_FP, T_FP, DATASZ_64b, DATASZ_64b, DATASZ_128b, 1R2D, 2RD);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(found, mcr_7c7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER], vals[BDFVar__IDX1 - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_56e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0001110001 RM 111000 RN RD  => INSN_OPCODE(I_PMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_PMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_56f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0001110111 RM 111000 RN RD  => INSN_OPCODE(I_PMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_64b DATASZ_64b DATASZ_64b W1Q R1D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_PMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_64b, DATASZ_64b, DATASZ_64b, W1Q, R1D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_570(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0101110001 RM 111000 RN RD  => INSN_OPCODE(I_PMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_PMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_571(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0101110111 RM 111000 RN RD  => INSN_OPCODE(I_PMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_64b DATASZ_64b DATASZ_128b W1Q R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_PMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_64b, DATASZ_64b, DATASZ_128b, W1Q, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_572(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 010000 RN RD  => INSN_OPCODE(I_RADDHN ISET_ARM64 FM_RND A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RADDHN, ISET_ARM64, FM_RND, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_573(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 010000 RN RD  => INSN_OPCODE(I_RADDHN ISET_ARM64 FM_RND A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RADDHN, ISET_ARM64, FM_RND, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_574(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 010000 RN RD  => INSN_OPCODE(I_RADDHN ISET_ARM64 FM_RND A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RADDHN, ISET_ARM64, FM_RND, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_575(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 010000 RN RD  => INSN_OPCODE(I_RADDHN2 ISET_ARM64 FM_RND A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RADDHN2, ISET_ARM64, FM_RND, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_576(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 010000 RN RD  => INSN_OPCODE(I_RADDHN2 ISET_ARM64 FM_RND A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RADDHN2, ISET_ARM64, FM_RND, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_577(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 010000 RN RD  => INSN_OPCODE(I_RADDHN2 ISET_ARM64 FM_RND A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RADDHN2, ISET_ARM64, FM_RND, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_578(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0000111100001 IMM3 100011 RN RD  => INSN_OPCODE(I_RSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_RSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_579(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	000011110001 IMM4 100011 RN RD  => INSN_OPCODE(I_RSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_RSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_57a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00001111001 IMM5 100011 RN RD  => INSN_OPCODE(I_RSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_RSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_57b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0100111100001 IMM3 100011 RN RD  => INSN_OPCODE(I_RSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_RSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_57c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	010011110001 IMM4 100011 RN RD  => INSN_OPCODE(I_RSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_RSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_57d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01001111001 IMM5 100011 RN RD  => INSN_OPCODE(I_RSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_RSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_57e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 011000 RN RD  => INSN_OPCODE(I_RUSBHN ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RUSBHN, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_57f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 011000 RN RD  => INSN_OPCODE(I_RUSBHN ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RUSBHN, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_580(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 011000 RN RD  => INSN_OPCODE(I_RUSBHN ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RUSBHN, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_581(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 011000 RN RD  => INSN_OPCODE(I_RUSBHN2 ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RUSBHN2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_582(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 011000 RN RD  => INSN_OPCODE(I_RUSBHN2 ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RUSBHN2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_583(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 011000 RN RD  => INSN_OPCODE(I_RUSBHN2 ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_RUSBHN2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_584(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 010100 RN RD  => INSN_OPCODE(I_SABAL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABAL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_585(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 010100 RN RD  => INSN_OPCODE(I_SABAL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABAL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_586(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 010100 RN RD  => INSN_OPCODE(I_SABAL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABAL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_587(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 010100 RN RD  => INSN_OPCODE(I_SABAL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABAL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_588(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 010100 RN RD  => INSN_OPCODE(I_SABAL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABAL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_589(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 010100 RN RD  => INSN_OPCODE(I_SABAL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABAL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_58a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 011100 RN RD  => INSN_OPCODE(I_SABDL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABDL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_58b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 011100 RN RD  => INSN_OPCODE(I_SABDL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABDL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_58c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 011100 RN RD  => INSN_OPCODE(I_SABDL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABDL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_58d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 011100 RN RD  => INSN_OPCODE(I_SABDL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABDL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_58e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 011100 RN RD  => INSN_OPCODE(I_SABDL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABDL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_58f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 011100 RN RD  => INSN_OPCODE(I_SABDL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SABDL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_590(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 000000 RN RD  => INSN_OPCODE(I_SADDL ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_591(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 000000 RN RD  => INSN_OPCODE(I_SADDL ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_592(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 000000 RN RD  => INSN_OPCODE(I_SADDL ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_593(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 000000 RN RD  => INSN_OPCODE(I_SADDL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_594(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 000000 RN RD  => INSN_OPCODE(I_SADDL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_595(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 000000 RN RD  => INSN_OPCODE(I_SADDL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_596(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 000100 RN RD  => INSN_OPCODE(I_SADDW ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDW, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_597(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 000100 RN RD  => INSN_OPCODE(I_SADDW ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDW, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_598(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 000100 RN RD  => INSN_OPCODE(I_SADDW ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDW, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_599(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 000100 RN RD  => INSN_OPCODE(I_SADDW2 ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDW2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_59a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 000100 RN RD  => INSN_OPCODE(I_SADDW2 ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDW2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_59b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 000100 RN RD  => INSN_OPCODE(I_SADDW2 ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SADDW2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_59c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72f = NULL;
	/*template:	0010111000100001001110 RN RD  => INSN_OPCODE(I_SHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_72f, I_SHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72f, DATASZ_UNDEF, READ, EIGHT);}
	}
	return found;
}
int arm64_encoder_59d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_730 = NULL;
	/*template:	0010111001100001001110 RN RD  => INSN_OPCODE(I_SHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_730, I_SHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_730, DATASZ_UNDEF, READ, SIXTEEN);}
	}
	return found;
}
int arm64_encoder_59e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_731 = NULL;
	/*template:	0010111010100001001110 RN RD  => INSN_OPCODE(I_SHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_731, I_SHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_731, DATASZ_UNDEF, READ, THIRTYTWO);}
	}
	return found;
}
int arm64_encoder_59f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72f = NULL;
	/*template:	0110111000100001001110 RN RD  => INSN_OPCODE(I_SHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_72f, I_SHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72f, DATASZ_UNDEF, READ, EIGHT);}
	}
	return found;
}
int arm64_encoder_5a0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_730 = NULL;
	/*template:	0110111001100001001110 RN RD  => INSN_OPCODE(I_SHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_730, I_SHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_730, DATASZ_UNDEF, READ, SIXTEEN);}
	}
	return found;
}
int arm64_encoder_5a1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_731 = NULL;
	/*template:	0110111010100001001110 RN RD  => INSN_OPCODE(I_SHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_731, I_SHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_731, DATASZ_UNDEF, READ, THIRTYTWO);}
	}
	return found;
}
int arm64_encoder_5a2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0000111100001 IMM3 100001 RN RD  => INSN_OPCODE(I_SHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5a3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	000011110001 IMM4 100001 RN RD  => INSN_OPCODE(I_SHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5a4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00001111001 IMM5 100001 RN RD  => INSN_OPCODE(I_SHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5a5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0100111100001 IMM3 100001 RN RD  => INSN_OPCODE(I_SHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5a6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	010011110001 IMM4 100001 RN RD  => INSN_OPCODE(I_SHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5a7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01001111001 IMM5 100001 RN RD  => INSN_OPCODE(I_SHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5a8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 100000 RN RD  => INSN_OPCODE(I_SMLAL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLAL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5a9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 100000 RN RD  => INSN_OPCODE(I_SMLAL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLAL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5aa(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 100000 RN RD  => INSN_OPCODE(I_SMLAL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLAL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5ab(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 100000 RN RD  => INSN_OPCODE(I_SMLAL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLAL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5ac(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 100000 RN RD  => INSN_OPCODE(I_SMLAL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLAL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5ad(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 100000 RN RD  => INSN_OPCODE(I_SMLAL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLAL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5ae(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 101000 RN RD  => INSN_OPCODE(I_SMLSL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLSL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5af(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 101000 RN RD  => INSN_OPCODE(I_SMLSL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLSL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 101000 RN RD  => INSN_OPCODE(I_SMLSL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLSL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 101000 RN RD  => INSN_OPCODE(I_SMLSL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_128b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLSL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_128b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 101000 RN RD  => INSN_OPCODE(I_SMLSL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLSL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 101000 RN RD  => INSN_OPCODE(I_SMLSL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SMLSL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 110000 RN RD  => INSN_OPCODE(I_SMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 110000 RN RD  => INSN_OPCODE(I_SMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 110000 RN RD  => INSN_OPCODE(I_SMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 110000 RN RD  => INSN_OPCODE(I_SMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 110000 RN RD  => INSN_OPCODE(I_SMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5b9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 110000 RN RD  => INSN_OPCODE(I_SMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5ba(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 100100 RN RD  => INSN_OPCODE(I_SQDMLAL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLAL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5bb(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 100100 RN RD  => INSN_OPCODE(I_SQDMLAL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLAL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5bc(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 100100 RN RD  => INSN_OPCODE(I_SQDMLAL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLAL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5bd(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 100100 RN RD  => INSN_OPCODE(I_SQDMLAL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLAL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5be(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 101100 RN RD  => INSN_OPCODE(I_SQDMLSL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLSL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5bf(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 101100 RN RD  => INSN_OPCODE(I_SQDMLSL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLSL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 101100 RN RD  => INSN_OPCODE(I_SQDMLSL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_128b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLSL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_128b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 101100 RN RD  => INSN_OPCODE(I_SQDMLSL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_128b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMLSL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_128b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 110100 RN RD  => INSN_OPCODE(I_SQDMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 110100 RN RD  => INSN_OPCODE(I_SQDMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 110100 RN RD  => INSN_OPCODE(I_SQDMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 110100 RN RD  => INSN_OPCODE(I_SQDMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_SQDMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_5c6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0000111100001 IMM3 100111 RN RD  => INSN_OPCODE(I_SQRSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SQRSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5c7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	000011110001 IMM4 100111 RN RD  => INSN_OPCODE(I_SQRSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SQRSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5c8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00001111001 IMM5 100111 RN RD  => INSN_OPCODE(I_SQRSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SQRSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5c9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0100111100001 IMM3 100111 RN RD  => INSN_OPCODE(I_SQRSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_SQRSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5ca(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	010011110001 IMM4 100111 RN RD  => INSN_OPCODE(I_SQRSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SQRSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_5cb(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01001111001 IMM5 100111 RN RD  => INSN_OPCODE(I_SQRSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SQRSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
#endif
