<dec f='linux-4.18.y/include/uapi/drm/i915_drm.h' l='1142'/>
<doc f='linux-4.18.y/include/uapi/drm/i915_drm.h' l='1135'>/**
 * I915_CACHING_CACHED
 *
 * GPU access is coherent with cpu caches and furthermore the data is cached in
 * last-level caches shared between cpu cores and the gpu GT. Default on
 * machines with HAS_LLC.
 */</doc>
