// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cnn_stream_accel_dataflow_section (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pad_img0_address0,
        pad_img0_ce0,
        pad_img0_q0,
        pad_img0_address1,
        pad_img0_ce1,
        pad_img0_q1,
        pad_img1_address0,
        pad_img1_ce0,
        pad_img1_q0,
        pad_img1_address1,
        pad_img1_ce1,
        pad_img1_q1,
        pad_img2_address0,
        pad_img2_ce0,
        pad_img2_q0,
        pad_img2_address1,
        pad_img2_ce1,
        pad_img2_q1,
        pad_img3_address0,
        pad_img3_ce0,
        pad_img3_q0,
        pad_img3_address1,
        pad_img3_ce1,
        pad_img3_q1,
        prediction_address0,
        prediction_ce0,
        prediction_we0,
        prediction_d0,
        prediction_address1,
        prediction_ce1,
        prediction_q1,
        grp_fu_489_p_din0,
        grp_fu_489_p_din1,
        grp_fu_489_p_dout0,
        grp_fu_489_p_ce
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_pp0_stage0 = 19'd64;
parameter    ap_ST_fsm_state9 = 19'd128;
parameter    ap_ST_fsm_pp1_stage0 = 19'd256;
parameter    ap_ST_fsm_state12 = 19'd512;
parameter    ap_ST_fsm_pp2_stage0 = 19'd1024;
parameter    ap_ST_fsm_state15 = 19'd2048;
parameter    ap_ST_fsm_pp3_stage0 = 19'd4096;
parameter    ap_ST_fsm_state18 = 19'd8192;
parameter    ap_ST_fsm_state19 = 19'd16384;
parameter    ap_ST_fsm_pp4_stage0 = 19'd32768;
parameter    ap_ST_fsm_state58 = 19'd65536;
parameter    ap_ST_fsm_pp5_stage0 = 19'd131072;
parameter    ap_ST_fsm_state78 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pad_img0_address0;
output   pad_img0_ce0;
input  [31:0] pad_img0_q0;
output  [10:0] pad_img0_address1;
output   pad_img0_ce1;
input  [31:0] pad_img0_q1;
output  [10:0] pad_img1_address0;
output   pad_img1_ce0;
input  [31:0] pad_img1_q0;
output  [10:0] pad_img1_address1;
output   pad_img1_ce1;
input  [31:0] pad_img1_q1;
output  [10:0] pad_img2_address0;
output   pad_img2_ce0;
input  [31:0] pad_img2_q0;
output  [10:0] pad_img2_address1;
output   pad_img2_ce1;
input  [31:0] pad_img2_q1;
output  [10:0] pad_img3_address0;
output   pad_img3_ce0;
input  [31:0] pad_img3_q0;
output  [10:0] pad_img3_address1;
output   pad_img3_ce1;
input  [31:0] pad_img3_q1;
output  [3:0] prediction_address0;
output   prediction_ce0;
output   prediction_we0;
output  [31:0] prediction_d0;
output  [3:0] prediction_address1;
output   prediction_ce1;
input  [31:0] prediction_q1;
output  [31:0] grp_fu_489_p_din0;
output  [31:0] grp_fu_489_p_din1;
input  [31:0] grp_fu_489_p_dout0;
output   grp_fu_489_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg pad_img0_ce0;
reg pad_img0_ce1;
reg pad_img1_ce0;
reg pad_img1_ce1;
reg[3:0] prediction_address0;
reg prediction_ce0;
reg prediction_we0;
reg[31:0] prediction_d0;
reg prediction_ce1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] dense_biases_address0;
reg    dense_biases_ce0;
wire   [31:0] dense_biases_q0;
reg   [7:0] indvar_flatten_reg_316;
reg   [7:0] indvar_flatten7_reg_327;
reg   [7:0] indvar_flatten15_reg_338;
reg   [7:0] indvar_flatten23_reg_349;
reg   [3:0] d_reg_360;
reg   [31:0] exp_sum_reg_371;
reg   [3:0] p_reg_383;
wire   [7:0] add_ln11_fu_579_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state7_pp0_stage0_iter0;
wire   [31:0] pool_to_flat_streams_0_V_dout;
wire    pool_to_flat_streams_0_V_empty_n;
reg    pool_to_flat_streams_0_V_read;
reg   [0:0] icmp_ln11_reg_773;
wire    flat_to_dense_streams_0_V_full_n;
reg    flat_to_dense_streams_0_V_write;
reg    ap_block_state8_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln11_fu_585_p2;
wire   [7:0] add_ln11_1_fu_591_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state10_pp1_stage0_iter0;
wire   [31:0] pool_to_flat_streams_1_V_dout;
wire    pool_to_flat_streams_1_V_empty_n;
reg    pool_to_flat_streams_1_V_read;
reg   [0:0] icmp_ln11_1_reg_782;
wire    flat_to_dense_streams_1_V_full_n;
reg    flat_to_dense_streams_1_V_write;
reg    ap_block_state11_pp1_stage0_iter1;
reg    ap_enable_reg_pp1_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln11_1_fu_597_p2;
wire   [7:0] add_ln11_2_fu_603_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state13_pp2_stage0_iter0;
wire   [31:0] pool_to_flat_streams_2_V_dout;
wire    pool_to_flat_streams_2_V_empty_n;
reg    pool_to_flat_streams_2_V_read;
reg   [0:0] icmp_ln11_2_reg_791;
wire    flat_to_dense_streams_2_V_full_n;
reg    flat_to_dense_streams_2_V_write;
reg    ap_block_state14_pp2_stage0_iter1;
reg    ap_enable_reg_pp2_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln11_2_fu_609_p2;
wire   [7:0] add_ln11_3_fu_615_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state16_pp3_stage0_iter0;
wire   [31:0] pool_to_flat_streams_3_V_dout;
wire    pool_to_flat_streams_3_V_empty_n;
reg    pool_to_flat_streams_3_V_read;
reg   [0:0] icmp_ln11_3_reg_800;
wire    flat_to_dense_streams_3_V_full_n;
reg    flat_to_dense_streams_3_V_write;
reg    ap_block_state17_pp3_stage0_iter1;
reg    ap_enable_reg_pp3_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln11_3_fu_621_p2;
wire   [3:0] add_ln17_fu_627_p2;
reg   [3:0] add_ln17_reg_804;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state20_pp4_stage0_iter0;
wire   [31:0] dense_to_softmax_streams_0_V_dout;
wire    dense_to_softmax_streams_0_V_empty_n;
reg    dense_to_softmax_streams_0_V_read;
reg   [0:0] icmp_ln17_reg_810;
wire   [31:0] dense_to_softmax_streams_1_V_dout;
wire    dense_to_softmax_streams_1_V_empty_n;
reg    dense_to_softmax_streams_1_V_read;
wire   [31:0] dense_to_softmax_streams_2_V_dout;
wire    dense_to_softmax_streams_2_V_empty_n;
reg    dense_to_softmax_streams_2_V_read;
wire   [31:0] dense_to_softmax_streams_3_V_dout;
wire    dense_to_softmax_streams_3_V_empty_n;
reg    dense_to_softmax_streams_3_V_read;
reg    ap_block_state21_pp4_stage0_iter1;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_state22_pp4_stage0_iter2;
wire    ap_block_state23_pp4_stage0_iter3;
wire    ap_block_state24_pp4_stage0_iter4;
wire    ap_block_state25_pp4_stage0_iter5;
wire    ap_block_state26_pp4_stage0_iter6;
wire    ap_block_state27_pp4_stage0_iter7;
wire    ap_block_state28_pp4_stage0_iter8;
wire    ap_block_state29_pp4_stage0_iter9;
wire    ap_block_state30_pp4_stage0_iter10;
wire    ap_block_state31_pp4_stage0_iter11;
wire    ap_block_state32_pp4_stage0_iter12;
wire    ap_block_state33_pp4_stage0_iter13;
wire    ap_block_state34_pp4_stage0_iter14;
wire    ap_block_state35_pp4_stage0_iter15;
wire    ap_block_state36_pp4_stage0_iter16;
wire    ap_block_state37_pp4_stage0_iter17;
wire    ap_block_state38_pp4_stage0_iter18;
wire    ap_block_state39_pp4_stage0_iter19;
wire    ap_block_state40_pp4_stage0_iter20;
wire    ap_block_state41_pp4_stage0_iter21;
wire    ap_block_state42_pp4_stage0_iter22;
wire    ap_block_state43_pp4_stage0_iter23;
wire    ap_block_state44_pp4_stage0_iter24;
wire    ap_block_state45_pp4_stage0_iter25;
wire    ap_block_state46_pp4_stage0_iter26;
wire    ap_block_state47_pp4_stage0_iter27;
wire    ap_block_state48_pp4_stage0_iter28;
wire    ap_block_state49_pp4_stage0_iter29;
wire    ap_block_state50_pp4_stage0_iter30;
wire    ap_block_state51_pp4_stage0_iter31;
wire    ap_block_state52_pp4_stage0_iter32;
wire    ap_block_state53_pp4_stage0_iter33;
wire    ap_block_state54_pp4_stage0_iter34;
wire    ap_block_state55_pp4_stage0_iter35;
wire    ap_block_state56_pp4_stage0_iter36;
wire    ap_block_state57_pp4_stage0_iter37;
reg    ap_block_pp4_stage0_11001;
wire   [0:0] icmp_ln17_fu_633_p2;
reg   [0:0] icmp_ln17_reg_810_pp4_iter1_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter2_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter3_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter4_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter5_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter6_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter7_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter8_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter9_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter10_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter11_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter12_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter13_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter14_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter15_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter16_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter17_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter18_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter19_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter20_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter21_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter22_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter23_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter24_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter25_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter26_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter27_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter28_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter29_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter30_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter31_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter32_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter33_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter34_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter35_reg;
reg   [0:0] icmp_ln17_reg_810_pp4_iter36_reg;
wire   [63:0] d_cast_fu_639_p1;
reg   [63:0] d_cast_reg_814;
reg   [63:0] d_cast_reg_814_pp4_iter1_reg;
reg   [63:0] d_cast_reg_814_pp4_iter2_reg;
reg   [63:0] d_cast_reg_814_pp4_iter3_reg;
reg   [63:0] d_cast_reg_814_pp4_iter4_reg;
reg   [63:0] d_cast_reg_814_pp4_iter5_reg;
reg   [63:0] d_cast_reg_814_pp4_iter6_reg;
reg   [63:0] d_cast_reg_814_pp4_iter7_reg;
reg   [63:0] d_cast_reg_814_pp4_iter8_reg;
reg   [63:0] d_cast_reg_814_pp4_iter9_reg;
reg   [63:0] d_cast_reg_814_pp4_iter10_reg;
reg   [63:0] d_cast_reg_814_pp4_iter11_reg;
reg   [63:0] d_cast_reg_814_pp4_iter12_reg;
reg   [63:0] d_cast_reg_814_pp4_iter13_reg;
reg   [63:0] d_cast_reg_814_pp4_iter14_reg;
reg   [63:0] d_cast_reg_814_pp4_iter15_reg;
reg   [63:0] d_cast_reg_814_pp4_iter16_reg;
reg   [63:0] d_cast_reg_814_pp4_iter17_reg;
reg   [63:0] d_cast_reg_814_pp4_iter18_reg;
reg   [63:0] d_cast_reg_814_pp4_iter19_reg;
reg   [63:0] d_cast_reg_814_pp4_iter20_reg;
reg   [63:0] d_cast_reg_814_pp4_iter21_reg;
reg   [63:0] d_cast_reg_814_pp4_iter22_reg;
reg   [63:0] d_cast_reg_814_pp4_iter23_reg;
reg   [63:0] d_cast_reg_814_pp4_iter24_reg;
reg   [63:0] d_cast_reg_814_pp4_iter25_reg;
reg   [63:0] d_cast_reg_814_pp4_iter26_reg;
reg   [63:0] d_cast_reg_814_pp4_iter27_reg;
reg   [63:0] d_cast_reg_814_pp4_iter28_reg;
reg   [63:0] d_cast_reg_814_pp4_iter29_reg;
reg   [63:0] d_cast_reg_814_pp4_iter30_reg;
reg   [63:0] d_cast_reg_814_pp4_iter31_reg;
reg   [31:0] sum_reg_824;
reg   [31:0] dense_to_softmax_streams_0_V_read_reg_829;
reg   [31:0] dense_to_softmax_streams_1_V_read_reg_834;
reg   [31:0] dense_to_softmax_streams_1_V_read_reg_834_pp4_iter2_reg;
reg   [31:0] dense_to_softmax_streams_1_V_read_reg_834_pp4_iter3_reg;
reg   [31:0] dense_to_softmax_streams_1_V_read_reg_834_pp4_iter4_reg;
reg   [31:0] dense_to_softmax_streams_1_V_read_reg_834_pp4_iter5_reg;
reg   [31:0] dense_to_softmax_streams_1_V_read_reg_834_pp4_iter6_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter2_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter3_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter4_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter5_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter6_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter7_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter8_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter9_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter10_reg;
reg   [31:0] dense_to_softmax_streams_2_V_read_reg_839_pp4_iter11_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter2_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter3_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter4_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter5_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter6_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter7_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter8_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter9_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter10_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter11_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter12_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter13_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter14_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter15_reg;
reg   [31:0] dense_to_softmax_streams_3_V_read_reg_844_pp4_iter16_reg;
wire   [0:0] icmp_ln27_fu_644_p2;
reg   [0:0] icmp_ln27_reg_849;
reg   [0:0] icmp_ln27_reg_849_pp4_iter2_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter3_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter4_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter5_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter6_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter7_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter8_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter9_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter10_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter11_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter12_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter13_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter14_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter15_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter16_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter17_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter18_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter19_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter20_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter21_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter22_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter23_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter24_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter25_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter26_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter27_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter28_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter29_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter30_reg;
reg   [0:0] icmp_ln27_reg_849_pp4_iter31_reg;
wire   [31:0] grp_fu_553_p2;
reg   [31:0] sum_2_reg_854;
wire   [31:0] grp_fu_557_p2;
reg   [31:0] sum_2_1_reg_859;
wire   [31:0] grp_fu_561_p2;
reg   [31:0] sum_2_2_reg_864;
wire   [31:0] grp_fu_565_p2;
reg   [31:0] sum_2_3_reg_869;
wire   [31:0] grp_fu_574_p2;
reg   [31:0] tmp_4_reg_874;
wire   [31:0] grp_fu_649_p3;
reg    ap_enable_reg_pp4_iter37;
wire   [3:0] add_ln31_fu_655_p2;
wire    ap_CS_fsm_pp5_stage0;
reg    ap_enable_reg_pp5_iter0;
wire    ap_block_state59_pp5_stage0_iter0;
wire    ap_block_state60_pp5_stage0_iter1;
wire    ap_block_state61_pp5_stage0_iter2;
wire    ap_block_state62_pp5_stage0_iter3;
wire    ap_block_state63_pp5_stage0_iter4;
wire    ap_block_state64_pp5_stage0_iter5;
wire    ap_block_state65_pp5_stage0_iter6;
wire    ap_block_state66_pp5_stage0_iter7;
wire    ap_block_state67_pp5_stage0_iter8;
wire    ap_block_state68_pp5_stage0_iter9;
wire    ap_block_state69_pp5_stage0_iter10;
wire    ap_block_state70_pp5_stage0_iter11;
wire    ap_block_state71_pp5_stage0_iter12;
wire    ap_block_state72_pp5_stage0_iter13;
wire    ap_block_state73_pp5_stage0_iter14;
wire    ap_block_state74_pp5_stage0_iter15;
wire    ap_block_state75_pp5_stage0_iter16;
wire    ap_block_state76_pp5_stage0_iter17;
wire    ap_block_state77_pp5_stage0_iter18;
wire    ap_block_pp5_stage0_11001;
wire   [0:0] icmp_ln31_fu_661_p2;
reg   [0:0] icmp_ln31_reg_890;
reg   [0:0] icmp_ln31_reg_890_pp5_iter1_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter2_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter3_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter4_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter5_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter6_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter7_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter8_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter9_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter10_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter11_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter12_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter13_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter14_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter15_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter16_reg;
reg   [0:0] icmp_ln31_reg_890_pp5_iter17_reg;
reg   [3:0] prediction_addr_1_reg_894;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter1_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter2_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter3_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter4_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter5_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter6_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter7_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter8_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter9_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter10_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter11_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter12_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter13_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter14_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter15_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter16_reg;
reg   [3:0] prediction_addr_1_reg_894_pp5_iter17_reg;
reg   [31:0] prediction_load_reg_900;
reg    ap_enable_reg_pp5_iter1;
wire   [31:0] grp_fu_569_p2;
reg   [31:0] div_i_reg_905;
wire    ap_CS_fsm_state6;
wire    grp_max_pooling_fu_535_ap_ready;
wire    grp_max_pooling_fu_535_ap_done;
wire    grp_max_pooling_fu_541_ap_ready;
wire    grp_max_pooling_fu_541_ap_done;
wire    grp_max_pooling_fu_547_ap_ready;
wire    grp_max_pooling_fu_547_ap_done;
reg    ap_block_state6_on_subcall_done;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state7;
wire    ap_CS_fsm_state9;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state10;
wire    ap_CS_fsm_state12;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state13;
wire    ap_CS_fsm_state15;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state16;
wire    ap_CS_fsm_state19;
wire    grp_dense_fu_423_ap_ready;
wire    grp_dense_fu_423_ap_done;
wire    grp_dense_fu_451_ap_ready;
wire    grp_dense_fu_451_ap_done;
wire    grp_dense_fu_479_ap_ready;
wire    grp_dense_fu_479_ap_done;
wire    grp_dense_fu_507_ap_ready;
wire    grp_dense_fu_507_ap_done;
reg    ap_block_state19_on_subcall_done;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state20;
reg    ap_enable_reg_pp4_iter2;
reg    ap_enable_reg_pp4_iter3;
reg    ap_enable_reg_pp4_iter4;
reg    ap_enable_reg_pp4_iter5;
reg    ap_enable_reg_pp4_iter6;
reg    ap_enable_reg_pp4_iter7;
reg    ap_enable_reg_pp4_iter8;
reg    ap_enable_reg_pp4_iter9;
reg    ap_enable_reg_pp4_iter10;
reg    ap_enable_reg_pp4_iter11;
reg    ap_enable_reg_pp4_iter12;
reg    ap_enable_reg_pp4_iter13;
reg    ap_enable_reg_pp4_iter14;
reg    ap_enable_reg_pp4_iter15;
reg    ap_enable_reg_pp4_iter16;
reg    ap_enable_reg_pp4_iter17;
reg    ap_enable_reg_pp4_iter18;
reg    ap_enable_reg_pp4_iter19;
reg    ap_enable_reg_pp4_iter20;
reg    ap_enable_reg_pp4_iter21;
reg    ap_enable_reg_pp4_iter22;
reg    ap_enable_reg_pp4_iter23;
reg    ap_enable_reg_pp4_iter24;
reg    ap_enable_reg_pp4_iter25;
reg    ap_enable_reg_pp4_iter26;
reg    ap_enable_reg_pp4_iter27;
reg    ap_enable_reg_pp4_iter28;
reg    ap_enable_reg_pp4_iter29;
reg    ap_enable_reg_pp4_iter30;
reg    ap_enable_reg_pp4_iter31;
reg    ap_enable_reg_pp4_iter32;
reg    ap_enable_reg_pp4_iter33;
reg    ap_enable_reg_pp4_iter34;
reg    ap_enable_reg_pp4_iter35;
reg    ap_enable_reg_pp4_iter36;
wire    ap_CS_fsm_state58;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state59;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp5_iter3;
reg    ap_enable_reg_pp5_iter4;
reg    ap_enable_reg_pp5_iter5;
reg    ap_enable_reg_pp5_iter6;
reg    ap_enable_reg_pp5_iter7;
reg    ap_enable_reg_pp5_iter8;
reg    ap_enable_reg_pp5_iter9;
reg    ap_enable_reg_pp5_iter10;
reg    ap_enable_reg_pp5_iter11;
reg    ap_enable_reg_pp5_iter12;
reg    ap_enable_reg_pp5_iter13;
reg    ap_enable_reg_pp5_iter14;
reg    ap_enable_reg_pp5_iter15;
reg    ap_enable_reg_pp5_iter16;
reg    ap_enable_reg_pp5_iter17;
reg    ap_enable_reg_pp5_iter18;
wire    grp_convolution_fu_394_ap_start;
wire    grp_convolution_fu_394_ap_done;
wire    grp_convolution_fu_394_ap_idle;
wire    grp_convolution_fu_394_ap_ready;
wire   [10:0] grp_convolution_fu_394_pad_img_address0;
wire    grp_convolution_fu_394_pad_img_ce0;
reg   [31:0] grp_convolution_fu_394_pad_img_q0;
wire   [10:0] grp_convolution_fu_394_pad_img_address1;
wire    grp_convolution_fu_394_pad_img_ce1;
reg   [31:0] grp_convolution_fu_394_pad_img_q1;
reg   [1:0] grp_convolution_fu_394_filter;
wire   [31:0] grp_convolution_fu_394_conv_to_pool_stream_V_din;
reg    grp_convolution_fu_394_conv_to_pool_stream_V_full_n;
wire    grp_convolution_fu_394_conv_to_pool_stream_V_write;
wire    grp_convolution_fu_405_ap_start;
wire    grp_convolution_fu_405_ap_done;
wire    grp_convolution_fu_405_ap_idle;
wire    grp_convolution_fu_405_ap_ready;
wire   [10:0] grp_convolution_fu_405_pad_img_address0;
wire    grp_convolution_fu_405_pad_img_ce0;
wire   [10:0] grp_convolution_fu_405_pad_img_address1;
wire    grp_convolution_fu_405_pad_img_ce1;
wire   [31:0] grp_convolution_fu_405_conv_to_pool_stream_V_din;
wire    grp_convolution_fu_405_conv_to_pool_stream_V_write;
wire    grp_convolution_fu_414_ap_start;
wire    grp_convolution_fu_414_ap_done;
wire    grp_convolution_fu_414_ap_idle;
wire    grp_convolution_fu_414_ap_ready;
wire   [10:0] grp_convolution_fu_414_pad_img_address0;
wire    grp_convolution_fu_414_pad_img_ce0;
wire   [10:0] grp_convolution_fu_414_pad_img_address1;
wire    grp_convolution_fu_414_pad_img_ce1;
wire   [31:0] grp_convolution_fu_414_conv_to_pool_stream_V_din;
wire    grp_convolution_fu_414_conv_to_pool_stream_V_write;
wire    grp_dense_fu_423_ap_start;
wire    grp_dense_fu_423_ap_idle;
wire    grp_dense_fu_423_flat_to_dense_stream_V_read;
wire   [31:0] grp_dense_fu_423_dense_to_softmax_stream_V_din;
wire    grp_dense_fu_423_dense_to_softmax_stream_V_write;
wire    grp_dense_fu_451_ap_start;
wire    grp_dense_fu_451_ap_idle;
wire    grp_dense_fu_451_flat_to_dense_stream_V_read;
wire   [31:0] grp_dense_fu_451_dense_to_softmax_stream_V_din;
wire    grp_dense_fu_451_dense_to_softmax_stream_V_write;
wire    grp_dense_fu_479_ap_start;
wire    grp_dense_fu_479_ap_idle;
wire    grp_dense_fu_479_flat_to_dense_stream_V_read;
wire   [31:0] grp_dense_fu_479_dense_to_softmax_stream_V_din;
wire    grp_dense_fu_479_dense_to_softmax_stream_V_write;
wire    grp_dense_fu_507_ap_start;
wire    grp_dense_fu_507_ap_idle;
wire    grp_dense_fu_507_flat_to_dense_stream_V_read;
wire   [31:0] grp_dense_fu_507_dense_to_softmax_stream_V_din;
wire    grp_dense_fu_507_dense_to_softmax_stream_V_write;
wire    grp_max_pooling_fu_535_ap_start;
wire    grp_max_pooling_fu_535_ap_idle;
reg   [31:0] grp_max_pooling_fu_535_conv_to_pool_stream_V_dout;
reg    grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n;
wire    grp_max_pooling_fu_535_conv_to_pool_stream_V_read;
wire   [31:0] grp_max_pooling_fu_535_pool_to_flat_stream_V_din;
reg    grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n;
wire    grp_max_pooling_fu_535_pool_to_flat_stream_V_write;
wire    grp_max_pooling_fu_541_ap_start;
wire    grp_max_pooling_fu_541_ap_idle;
wire    grp_max_pooling_fu_541_conv_to_pool_stream_V_read;
wire   [31:0] grp_max_pooling_fu_541_pool_to_flat_stream_V_din;
wire    grp_max_pooling_fu_541_pool_to_flat_stream_V_write;
wire    grp_max_pooling_fu_547_ap_start;
wire    grp_max_pooling_fu_547_ap_idle;
wire    grp_max_pooling_fu_547_conv_to_pool_stream_V_read;
wire   [31:0] grp_max_pooling_fu_547_pool_to_flat_stream_V_din;
wire    grp_max_pooling_fu_547_pool_to_flat_stream_V_write;
reg   [3:0] ap_phi_mux_d_phi_fu_364_p4;
wire    ap_block_pp4_stage0;
reg    grp_convolution_fu_394_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
wire    conv_to_pool_streams_0_V_full_n;
reg    conv_to_pool_streams_0_V_write;
wire    conv_to_pool_streams_1_V_full_n;
reg    conv_to_pool_streams_1_V_write;
reg    grp_convolution_fu_405_ap_start_reg;
wire    conv_to_pool_streams_2_V_full_n;
reg    conv_to_pool_streams_2_V_write;
reg    grp_convolution_fu_414_ap_start_reg;
wire    conv_to_pool_streams_3_V_full_n;
reg    conv_to_pool_streams_3_V_write;
reg    grp_dense_fu_423_ap_start_reg;
wire    ap_CS_fsm_state18;
wire   [31:0] flat_to_dense_streams_0_V_dout;
wire    flat_to_dense_streams_0_V_empty_n;
reg    flat_to_dense_streams_0_V_read;
wire    dense_to_softmax_streams_0_V_full_n;
reg    dense_to_softmax_streams_0_V_write;
reg    grp_dense_fu_451_ap_start_reg;
wire   [31:0] flat_to_dense_streams_1_V_dout;
wire    flat_to_dense_streams_1_V_empty_n;
reg    flat_to_dense_streams_1_V_read;
wire    dense_to_softmax_streams_1_V_full_n;
reg    dense_to_softmax_streams_1_V_write;
reg    grp_dense_fu_479_ap_start_reg;
wire   [31:0] flat_to_dense_streams_2_V_dout;
wire    flat_to_dense_streams_2_V_empty_n;
reg    flat_to_dense_streams_2_V_read;
wire    dense_to_softmax_streams_2_V_full_n;
reg    dense_to_softmax_streams_2_V_write;
reg    grp_dense_fu_507_ap_start_reg;
wire   [31:0] flat_to_dense_streams_3_V_dout;
wire    flat_to_dense_streams_3_V_empty_n;
reg    flat_to_dense_streams_3_V_read;
wire    dense_to_softmax_streams_3_V_full_n;
reg    dense_to_softmax_streams_3_V_write;
reg    grp_max_pooling_fu_535_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [31:0] conv_to_pool_streams_0_V_dout;
wire    conv_to_pool_streams_0_V_empty_n;
reg    conv_to_pool_streams_0_V_read;
wire   [31:0] conv_to_pool_streams_1_V_dout;
wire    conv_to_pool_streams_1_V_empty_n;
reg    conv_to_pool_streams_1_V_read;
wire    pool_to_flat_streams_0_V_full_n;
reg    pool_to_flat_streams_0_V_write;
wire    pool_to_flat_streams_1_V_full_n;
reg    pool_to_flat_streams_1_V_write;
reg    grp_max_pooling_fu_541_ap_start_reg;
wire   [31:0] conv_to_pool_streams_2_V_dout;
wire    conv_to_pool_streams_2_V_empty_n;
reg    conv_to_pool_streams_2_V_read;
wire    pool_to_flat_streams_2_V_full_n;
reg    pool_to_flat_streams_2_V_write;
reg    grp_max_pooling_fu_547_ap_start_reg;
wire   [31:0] conv_to_pool_streams_3_V_dout;
wire    conv_to_pool_streams_3_V_empty_n;
reg    conv_to_pool_streams_3_V_read;
wire    pool_to_flat_streams_3_V_full_n;
reg    pool_to_flat_streams_3_V_write;
wire   [63:0] p_cast_fu_667_p1;
wire    ap_block_pp5_stage0;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
wire   [31:0] grp_fu_569_p0;
wire   [31:0] grp_fu_569_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp1_stage0;
wire    ap_block_pp2_stage0;
wire    ap_block_pp3_stage0;
reg    grp_fu_553_ce;
reg    grp_fu_557_ce;
reg    grp_fu_561_ce;
reg    grp_fu_565_ce;
wire    grp_fu_569_ce;
reg    grp_fu_574_ce;
reg    grp_fu_649_ce;
reg    grp_fu_649_in_valid;
wire    ap_CS_fsm_state78;
reg   [18:0] ap_NS_fsm;
reg    ap_block_state4_on_subcall_done;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
wire   [31:0] grp_fu_649_p0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter37 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
#0 ap_enable_reg_pp4_iter5 = 1'b0;
#0 ap_enable_reg_pp4_iter6 = 1'b0;
#0 ap_enable_reg_pp4_iter7 = 1'b0;
#0 ap_enable_reg_pp4_iter8 = 1'b0;
#0 ap_enable_reg_pp4_iter9 = 1'b0;
#0 ap_enable_reg_pp4_iter10 = 1'b0;
#0 ap_enable_reg_pp4_iter11 = 1'b0;
#0 ap_enable_reg_pp4_iter12 = 1'b0;
#0 ap_enable_reg_pp4_iter13 = 1'b0;
#0 ap_enable_reg_pp4_iter14 = 1'b0;
#0 ap_enable_reg_pp4_iter15 = 1'b0;
#0 ap_enable_reg_pp4_iter16 = 1'b0;
#0 ap_enable_reg_pp4_iter17 = 1'b0;
#0 ap_enable_reg_pp4_iter18 = 1'b0;
#0 ap_enable_reg_pp4_iter19 = 1'b0;
#0 ap_enable_reg_pp4_iter20 = 1'b0;
#0 ap_enable_reg_pp4_iter21 = 1'b0;
#0 ap_enable_reg_pp4_iter22 = 1'b0;
#0 ap_enable_reg_pp4_iter23 = 1'b0;
#0 ap_enable_reg_pp4_iter24 = 1'b0;
#0 ap_enable_reg_pp4_iter25 = 1'b0;
#0 ap_enable_reg_pp4_iter26 = 1'b0;
#0 ap_enable_reg_pp4_iter27 = 1'b0;
#0 ap_enable_reg_pp4_iter28 = 1'b0;
#0 ap_enable_reg_pp4_iter29 = 1'b0;
#0 ap_enable_reg_pp4_iter30 = 1'b0;
#0 ap_enable_reg_pp4_iter31 = 1'b0;
#0 ap_enable_reg_pp4_iter32 = 1'b0;
#0 ap_enable_reg_pp4_iter33 = 1'b0;
#0 ap_enable_reg_pp4_iter34 = 1'b0;
#0 ap_enable_reg_pp4_iter35 = 1'b0;
#0 ap_enable_reg_pp4_iter36 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter3 = 1'b0;
#0 ap_enable_reg_pp5_iter4 = 1'b0;
#0 ap_enable_reg_pp5_iter5 = 1'b0;
#0 ap_enable_reg_pp5_iter6 = 1'b0;
#0 ap_enable_reg_pp5_iter7 = 1'b0;
#0 ap_enable_reg_pp5_iter8 = 1'b0;
#0 ap_enable_reg_pp5_iter9 = 1'b0;
#0 ap_enable_reg_pp5_iter10 = 1'b0;
#0 ap_enable_reg_pp5_iter11 = 1'b0;
#0 ap_enable_reg_pp5_iter12 = 1'b0;
#0 ap_enable_reg_pp5_iter13 = 1'b0;
#0 ap_enable_reg_pp5_iter14 = 1'b0;
#0 ap_enable_reg_pp5_iter15 = 1'b0;
#0 ap_enable_reg_pp5_iter16 = 1'b0;
#0 ap_enable_reg_pp5_iter17 = 1'b0;
#0 ap_enable_reg_pp5_iter18 = 1'b0;
#0 grp_convolution_fu_394_ap_start_reg = 1'b0;
#0 grp_convolution_fu_405_ap_start_reg = 1'b0;
#0 grp_convolution_fu_414_ap_start_reg = 1'b0;
#0 grp_dense_fu_423_ap_start_reg = 1'b0;
#0 grp_dense_fu_451_ap_start_reg = 1'b0;
#0 grp_dense_fu_479_ap_start_reg = 1'b0;
#0 grp_dense_fu_507_ap_start_reg = 1'b0;
#0 grp_max_pooling_fu_535_ap_start_reg = 1'b0;
#0 grp_max_pooling_fu_541_ap_start_reg = 1'b0;
#0 grp_max_pooling_fu_547_ap_start_reg = 1'b0;
end

cnn_stream_accel_dataflow_section_dense_biases #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_biases_address0),
    .ce0(dense_biases_ce0),
    .q0(dense_biases_q0)
);

cnn_stream_accel_convolution grp_convolution_fu_394(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution_fu_394_ap_start),
    .ap_done(grp_convolution_fu_394_ap_done),
    .ap_idle(grp_convolution_fu_394_ap_idle),
    .ap_ready(grp_convolution_fu_394_ap_ready),
    .pad_img_address0(grp_convolution_fu_394_pad_img_address0),
    .pad_img_ce0(grp_convolution_fu_394_pad_img_ce0),
    .pad_img_q0(grp_convolution_fu_394_pad_img_q0),
    .pad_img_address1(grp_convolution_fu_394_pad_img_address1),
    .pad_img_ce1(grp_convolution_fu_394_pad_img_ce1),
    .pad_img_q1(grp_convolution_fu_394_pad_img_q1),
    .filter(grp_convolution_fu_394_filter),
    .conv_to_pool_stream_V_din(grp_convolution_fu_394_conv_to_pool_stream_V_din),
    .conv_to_pool_stream_V_full_n(grp_convolution_fu_394_conv_to_pool_stream_V_full_n),
    .conv_to_pool_stream_V_write(grp_convolution_fu_394_conv_to_pool_stream_V_write)
);

cnn_stream_accel_convolution grp_convolution_fu_405(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution_fu_405_ap_start),
    .ap_done(grp_convolution_fu_405_ap_done),
    .ap_idle(grp_convolution_fu_405_ap_idle),
    .ap_ready(grp_convolution_fu_405_ap_ready),
    .pad_img_address0(grp_convolution_fu_405_pad_img_address0),
    .pad_img_ce0(grp_convolution_fu_405_pad_img_ce0),
    .pad_img_q0(pad_img2_q0),
    .pad_img_address1(grp_convolution_fu_405_pad_img_address1),
    .pad_img_ce1(grp_convolution_fu_405_pad_img_ce1),
    .pad_img_q1(pad_img2_q1),
    .filter(2'd2),
    .conv_to_pool_stream_V_din(grp_convolution_fu_405_conv_to_pool_stream_V_din),
    .conv_to_pool_stream_V_full_n(conv_to_pool_streams_2_V_full_n),
    .conv_to_pool_stream_V_write(grp_convolution_fu_405_conv_to_pool_stream_V_write)
);

cnn_stream_accel_convolution grp_convolution_fu_414(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution_fu_414_ap_start),
    .ap_done(grp_convolution_fu_414_ap_done),
    .ap_idle(grp_convolution_fu_414_ap_idle),
    .ap_ready(grp_convolution_fu_414_ap_ready),
    .pad_img_address0(grp_convolution_fu_414_pad_img_address0),
    .pad_img_ce0(grp_convolution_fu_414_pad_img_ce0),
    .pad_img_q0(pad_img3_q0),
    .pad_img_address1(grp_convolution_fu_414_pad_img_address1),
    .pad_img_ce1(grp_convolution_fu_414_pad_img_ce1),
    .pad_img_q1(pad_img3_q1),
    .filter(2'd3),
    .conv_to_pool_stream_V_din(grp_convolution_fu_414_conv_to_pool_stream_V_din),
    .conv_to_pool_stream_V_full_n(conv_to_pool_streams_3_V_full_n),
    .conv_to_pool_stream_V_write(grp_convolution_fu_414_conv_to_pool_stream_V_write)
);

cnn_stream_accel_dense grp_dense_fu_423(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_fu_423_ap_start),
    .ap_done(grp_dense_fu_423_ap_done),
    .ap_idle(grp_dense_fu_423_ap_idle),
    .ap_ready(grp_dense_fu_423_ap_ready),
    .flat_to_dense_stream_V_dout(flat_to_dense_streams_0_V_dout),
    .flat_to_dense_stream_V_empty_n(flat_to_dense_streams_0_V_empty_n),
    .flat_to_dense_stream_V_read(grp_dense_fu_423_flat_to_dense_stream_V_read),
    .filter(2'd0),
    .dense_to_softmax_stream_V_din(grp_dense_fu_423_dense_to_softmax_stream_V_din),
    .dense_to_softmax_stream_V_full_n(dense_to_softmax_streams_0_V_full_n),
    .dense_to_softmax_stream_V_write(grp_dense_fu_423_dense_to_softmax_stream_V_write)
);

cnn_stream_accel_dense grp_dense_fu_451(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_fu_451_ap_start),
    .ap_done(grp_dense_fu_451_ap_done),
    .ap_idle(grp_dense_fu_451_ap_idle),
    .ap_ready(grp_dense_fu_451_ap_ready),
    .flat_to_dense_stream_V_dout(flat_to_dense_streams_1_V_dout),
    .flat_to_dense_stream_V_empty_n(flat_to_dense_streams_1_V_empty_n),
    .flat_to_dense_stream_V_read(grp_dense_fu_451_flat_to_dense_stream_V_read),
    .filter(2'd1),
    .dense_to_softmax_stream_V_din(grp_dense_fu_451_dense_to_softmax_stream_V_din),
    .dense_to_softmax_stream_V_full_n(dense_to_softmax_streams_1_V_full_n),
    .dense_to_softmax_stream_V_write(grp_dense_fu_451_dense_to_softmax_stream_V_write)
);

cnn_stream_accel_dense grp_dense_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_fu_479_ap_start),
    .ap_done(grp_dense_fu_479_ap_done),
    .ap_idle(grp_dense_fu_479_ap_idle),
    .ap_ready(grp_dense_fu_479_ap_ready),
    .flat_to_dense_stream_V_dout(flat_to_dense_streams_2_V_dout),
    .flat_to_dense_stream_V_empty_n(flat_to_dense_streams_2_V_empty_n),
    .flat_to_dense_stream_V_read(grp_dense_fu_479_flat_to_dense_stream_V_read),
    .filter(2'd2),
    .dense_to_softmax_stream_V_din(grp_dense_fu_479_dense_to_softmax_stream_V_din),
    .dense_to_softmax_stream_V_full_n(dense_to_softmax_streams_2_V_full_n),
    .dense_to_softmax_stream_V_write(grp_dense_fu_479_dense_to_softmax_stream_V_write)
);

cnn_stream_accel_dense grp_dense_fu_507(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_fu_507_ap_start),
    .ap_done(grp_dense_fu_507_ap_done),
    .ap_idle(grp_dense_fu_507_ap_idle),
    .ap_ready(grp_dense_fu_507_ap_ready),
    .flat_to_dense_stream_V_dout(flat_to_dense_streams_3_V_dout),
    .flat_to_dense_stream_V_empty_n(flat_to_dense_streams_3_V_empty_n),
    .flat_to_dense_stream_V_read(grp_dense_fu_507_flat_to_dense_stream_V_read),
    .filter(2'd3),
    .dense_to_softmax_stream_V_din(grp_dense_fu_507_dense_to_softmax_stream_V_din),
    .dense_to_softmax_stream_V_full_n(dense_to_softmax_streams_3_V_full_n),
    .dense_to_softmax_stream_V_write(grp_dense_fu_507_dense_to_softmax_stream_V_write)
);

cnn_stream_accel_max_pooling grp_max_pooling_fu_535(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pooling_fu_535_ap_start),
    .ap_done(grp_max_pooling_fu_535_ap_done),
    .ap_idle(grp_max_pooling_fu_535_ap_idle),
    .ap_ready(grp_max_pooling_fu_535_ap_ready),
    .conv_to_pool_stream_V_dout(grp_max_pooling_fu_535_conv_to_pool_stream_V_dout),
    .conv_to_pool_stream_V_empty_n(grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n),
    .conv_to_pool_stream_V_read(grp_max_pooling_fu_535_conv_to_pool_stream_V_read),
    .pool_to_flat_stream_V_din(grp_max_pooling_fu_535_pool_to_flat_stream_V_din),
    .pool_to_flat_stream_V_full_n(grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n),
    .pool_to_flat_stream_V_write(grp_max_pooling_fu_535_pool_to_flat_stream_V_write)
);

cnn_stream_accel_max_pooling grp_max_pooling_fu_541(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pooling_fu_541_ap_start),
    .ap_done(grp_max_pooling_fu_541_ap_done),
    .ap_idle(grp_max_pooling_fu_541_ap_idle),
    .ap_ready(grp_max_pooling_fu_541_ap_ready),
    .conv_to_pool_stream_V_dout(conv_to_pool_streams_2_V_dout),
    .conv_to_pool_stream_V_empty_n(conv_to_pool_streams_2_V_empty_n),
    .conv_to_pool_stream_V_read(grp_max_pooling_fu_541_conv_to_pool_stream_V_read),
    .pool_to_flat_stream_V_din(grp_max_pooling_fu_541_pool_to_flat_stream_V_din),
    .pool_to_flat_stream_V_full_n(pool_to_flat_streams_2_V_full_n),
    .pool_to_flat_stream_V_write(grp_max_pooling_fu_541_pool_to_flat_stream_V_write)
);

cnn_stream_accel_max_pooling grp_max_pooling_fu_547(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pooling_fu_547_ap_start),
    .ap_done(grp_max_pooling_fu_547_ap_done),
    .ap_idle(grp_max_pooling_fu_547_ap_idle),
    .ap_ready(grp_max_pooling_fu_547_ap_ready),
    .conv_to_pool_stream_V_dout(conv_to_pool_streams_3_V_dout),
    .conv_to_pool_stream_V_empty_n(conv_to_pool_streams_3_V_empty_n),
    .conv_to_pool_stream_V_read(grp_max_pooling_fu_547_conv_to_pool_stream_V_read),
    .pool_to_flat_stream_V_din(grp_max_pooling_fu_547_pool_to_flat_stream_V_din),
    .pool_to_flat_stream_V_full_n(pool_to_flat_streams_3_V_full_n),
    .pool_to_flat_stream_V_write(grp_max_pooling_fu_547_pool_to_flat_stream_V_write)
);

cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_reg_824),
    .din1(dense_to_softmax_streams_0_V_read_reg_829),
    .ce(grp_fu_553_ce),
    .dout(grp_fu_553_p2)
);

cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_2_reg_854),
    .din1(dense_to_softmax_streams_1_V_read_reg_834_pp4_iter6_reg),
    .ce(grp_fu_557_ce),
    .dout(grp_fu_557_p2)
);

cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_2_1_reg_859),
    .din1(dense_to_softmax_streams_2_V_read_reg_839_pp4_iter11_reg),
    .ce(grp_fu_561_ce),
    .dout(grp_fu_561_p2)
);

cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_2_2_reg_864),
    .din1(dense_to_softmax_streams_3_V_read_reg_844_pp4_iter16_reg),
    .ce(grp_fu_565_ce),
    .dout(grp_fu_565_p2)
);

cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_10_full_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(sum_2_3_reg_869),
    .ce(grp_fu_574_ce),
    .dout(grp_fu_574_p2)
);

cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1 #(
    .DWIDTH( 32 ))
facc_32ns_32ns_1ns_32_6_no_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .ce(grp_fu_649_ce),
    .in_data(tmp_4_reg_874),
    .in_last(icmp_ln27_reg_849_pp4_iter31_reg),
    .in_valid(grp_fu_649_in_valid),
    .out_data(grp_fu_649_p3)
);

cnn_stream_accel_fifo_w32_d784_A conv_to_pool_streams_0_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_convolution_fu_394_conv_to_pool_stream_V_din),
    .if_full_n(conv_to_pool_streams_0_V_full_n),
    .if_write(conv_to_pool_streams_0_V_write),
    .if_dout(conv_to_pool_streams_0_V_dout),
    .if_empty_n(conv_to_pool_streams_0_V_empty_n),
    .if_read(conv_to_pool_streams_0_V_read)
);

cnn_stream_accel_fifo_w32_d784_A conv_to_pool_streams_1_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_convolution_fu_394_conv_to_pool_stream_V_din),
    .if_full_n(conv_to_pool_streams_1_V_full_n),
    .if_write(conv_to_pool_streams_1_V_write),
    .if_dout(conv_to_pool_streams_1_V_dout),
    .if_empty_n(conv_to_pool_streams_1_V_empty_n),
    .if_read(conv_to_pool_streams_1_V_read)
);

cnn_stream_accel_fifo_w32_d784_A conv_to_pool_streams_2_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_convolution_fu_405_conv_to_pool_stream_V_din),
    .if_full_n(conv_to_pool_streams_2_V_full_n),
    .if_write(conv_to_pool_streams_2_V_write),
    .if_dout(conv_to_pool_streams_2_V_dout),
    .if_empty_n(conv_to_pool_streams_2_V_empty_n),
    .if_read(conv_to_pool_streams_2_V_read)
);

cnn_stream_accel_fifo_w32_d784_A conv_to_pool_streams_3_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_convolution_fu_414_conv_to_pool_stream_V_din),
    .if_full_n(conv_to_pool_streams_3_V_full_n),
    .if_write(conv_to_pool_streams_3_V_write),
    .if_dout(conv_to_pool_streams_3_V_dout),
    .if_empty_n(conv_to_pool_streams_3_V_empty_n),
    .if_read(conv_to_pool_streams_3_V_read)
);

cnn_stream_accel_fifo_w32_d196_A pool_to_flat_streams_0_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_max_pooling_fu_535_pool_to_flat_stream_V_din),
    .if_full_n(pool_to_flat_streams_0_V_full_n),
    .if_write(pool_to_flat_streams_0_V_write),
    .if_dout(pool_to_flat_streams_0_V_dout),
    .if_empty_n(pool_to_flat_streams_0_V_empty_n),
    .if_read(pool_to_flat_streams_0_V_read)
);

cnn_stream_accel_fifo_w32_d196_A pool_to_flat_streams_1_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_max_pooling_fu_535_pool_to_flat_stream_V_din),
    .if_full_n(pool_to_flat_streams_1_V_full_n),
    .if_write(pool_to_flat_streams_1_V_write),
    .if_dout(pool_to_flat_streams_1_V_dout),
    .if_empty_n(pool_to_flat_streams_1_V_empty_n),
    .if_read(pool_to_flat_streams_1_V_read)
);

cnn_stream_accel_fifo_w32_d196_A pool_to_flat_streams_2_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_max_pooling_fu_541_pool_to_flat_stream_V_din),
    .if_full_n(pool_to_flat_streams_2_V_full_n),
    .if_write(pool_to_flat_streams_2_V_write),
    .if_dout(pool_to_flat_streams_2_V_dout),
    .if_empty_n(pool_to_flat_streams_2_V_empty_n),
    .if_read(pool_to_flat_streams_2_V_read)
);

cnn_stream_accel_fifo_w32_d196_A pool_to_flat_streams_3_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_max_pooling_fu_547_pool_to_flat_stream_V_din),
    .if_full_n(pool_to_flat_streams_3_V_full_n),
    .if_write(pool_to_flat_streams_3_V_write),
    .if_dout(pool_to_flat_streams_3_V_dout),
    .if_empty_n(pool_to_flat_streams_3_V_empty_n),
    .if_read(pool_to_flat_streams_3_V_read)
);

cnn_stream_accel_fifo_w32_d196_A flat_to_dense_streams_0_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pool_to_flat_streams_0_V_dout),
    .if_full_n(flat_to_dense_streams_0_V_full_n),
    .if_write(flat_to_dense_streams_0_V_write),
    .if_dout(flat_to_dense_streams_0_V_dout),
    .if_empty_n(flat_to_dense_streams_0_V_empty_n),
    .if_read(flat_to_dense_streams_0_V_read)
);

cnn_stream_accel_fifo_w32_d196_A flat_to_dense_streams_1_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pool_to_flat_streams_1_V_dout),
    .if_full_n(flat_to_dense_streams_1_V_full_n),
    .if_write(flat_to_dense_streams_1_V_write),
    .if_dout(flat_to_dense_streams_1_V_dout),
    .if_empty_n(flat_to_dense_streams_1_V_empty_n),
    .if_read(flat_to_dense_streams_1_V_read)
);

cnn_stream_accel_fifo_w32_d196_A flat_to_dense_streams_2_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pool_to_flat_streams_2_V_dout),
    .if_full_n(flat_to_dense_streams_2_V_full_n),
    .if_write(flat_to_dense_streams_2_V_write),
    .if_dout(flat_to_dense_streams_2_V_dout),
    .if_empty_n(flat_to_dense_streams_2_V_empty_n),
    .if_read(flat_to_dense_streams_2_V_read)
);

cnn_stream_accel_fifo_w32_d196_A flat_to_dense_streams_3_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pool_to_flat_streams_3_V_dout),
    .if_full_n(flat_to_dense_streams_3_V_full_n),
    .if_write(flat_to_dense_streams_3_V_write),
    .if_dout(flat_to_dense_streams_3_V_dout),
    .if_empty_n(flat_to_dense_streams_3_V_empty_n),
    .if_read(flat_to_dense_streams_3_V_read)
);

cnn_stream_accel_fifo_w32_d10_S dense_to_softmax_streams_0_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_dense_fu_423_dense_to_softmax_stream_V_din),
    .if_full_n(dense_to_softmax_streams_0_V_full_n),
    .if_write(dense_to_softmax_streams_0_V_write),
    .if_dout(dense_to_softmax_streams_0_V_dout),
    .if_empty_n(dense_to_softmax_streams_0_V_empty_n),
    .if_read(dense_to_softmax_streams_0_V_read)
);

cnn_stream_accel_fifo_w32_d10_S dense_to_softmax_streams_1_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_dense_fu_451_dense_to_softmax_stream_V_din),
    .if_full_n(dense_to_softmax_streams_1_V_full_n),
    .if_write(dense_to_softmax_streams_1_V_write),
    .if_dout(dense_to_softmax_streams_1_V_dout),
    .if_empty_n(dense_to_softmax_streams_1_V_empty_n),
    .if_read(dense_to_softmax_streams_1_V_read)
);

cnn_stream_accel_fifo_w32_d10_S dense_to_softmax_streams_2_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_dense_fu_479_dense_to_softmax_stream_V_din),
    .if_full_n(dense_to_softmax_streams_2_V_full_n),
    .if_write(dense_to_softmax_streams_2_V_write),
    .if_dout(dense_to_softmax_streams_2_V_dout),
    .if_empty_n(dense_to_softmax_streams_2_V_empty_n),
    .if_read(dense_to_softmax_streams_2_V_read)
);

cnn_stream_accel_fifo_w32_d10_S dense_to_softmax_streams_3_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_dense_fu_507_dense_to_softmax_stream_V_din),
    .if_full_n(dense_to_softmax_streams_3_V_full_n),
    .if_write(dense_to_softmax_streams_3_V_write),
    .if_dout(dense_to_softmax_streams_3_V_dout),
    .if_empty_n(dense_to_softmax_streams_3_V_empty_n),
    .if_read(dense_to_softmax_streams_3_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state7) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state7);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state10) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state10);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state13) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state13) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state13);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state16) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state16) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state16);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp4_exit_iter0_state20) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state20)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state20);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter10 <= ap_enable_reg_pp4_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter11 <= ap_enable_reg_pp4_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter12 <= ap_enable_reg_pp4_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter13 <= ap_enable_reg_pp4_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter14 <= ap_enable_reg_pp4_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter15 <= ap_enable_reg_pp4_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter16 <= ap_enable_reg_pp4_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter17 <= ap_enable_reg_pp4_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter18 <= ap_enable_reg_pp4_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter19 <= ap_enable_reg_pp4_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter20 <= ap_enable_reg_pp4_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter21 <= ap_enable_reg_pp4_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter22 <= ap_enable_reg_pp4_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter23 <= ap_enable_reg_pp4_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter24 <= ap_enable_reg_pp4_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter25 <= ap_enable_reg_pp4_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter26 <= ap_enable_reg_pp4_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter27 <= ap_enable_reg_pp4_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter28 <= ap_enable_reg_pp4_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter29 <= ap_enable_reg_pp4_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter30 <= ap_enable_reg_pp4_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter31 <= ap_enable_reg_pp4_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter32 <= ap_enable_reg_pp4_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter33 <= ap_enable_reg_pp4_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter34 <= ap_enable_reg_pp4_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter35 <= ap_enable_reg_pp4_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter36 <= ap_enable_reg_pp4_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter37 <= ap_enable_reg_pp4_iter36;
        end else if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
            ap_enable_reg_pp4_iter37 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter5 <= ap_enable_reg_pp4_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter6 <= ap_enable_reg_pp4_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter7 <= ap_enable_reg_pp4_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter8 <= ap_enable_reg_pp4_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter9 <= ap_enable_reg_pp4_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp5_exit_iter0_state59) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state58)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state59)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state59);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter10 <= ap_enable_reg_pp5_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter11 <= ap_enable_reg_pp5_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter12 <= ap_enable_reg_pp5_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter13 <= ap_enable_reg_pp5_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter14 <= ap_enable_reg_pp5_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter15 <= ap_enable_reg_pp5_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter16 <= ap_enable_reg_pp5_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter17 <= ap_enable_reg_pp5_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter18 <= ap_enable_reg_pp5_iter17;
        end else if ((1'b1 == ap_CS_fsm_state58)) begin
            ap_enable_reg_pp5_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter8 <= ap_enable_reg_pp5_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter9 <= ap_enable_reg_pp5_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution_fu_394_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_convolution_fu_394_ap_start_reg <= 1'b1;
        end else if ((grp_convolution_fu_394_ap_ready == 1'b1)) begin
            grp_convolution_fu_394_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution_fu_405_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_convolution_fu_405_ap_start_reg <= 1'b1;
        end else if ((grp_convolution_fu_405_ap_ready == 1'b1)) begin
            grp_convolution_fu_405_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution_fu_414_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_convolution_fu_414_ap_start_reg <= 1'b1;
        end else if ((grp_convolution_fu_414_ap_ready == 1'b1)) begin
            grp_convolution_fu_414_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_fu_423_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_dense_fu_423_ap_start_reg <= 1'b1;
        end else if ((grp_dense_fu_423_ap_ready == 1'b1)) begin
            grp_dense_fu_423_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_fu_451_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_dense_fu_451_ap_start_reg <= 1'b1;
        end else if ((grp_dense_fu_451_ap_ready == 1'b1)) begin
            grp_dense_fu_451_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_dense_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_dense_fu_479_ap_ready == 1'b1)) begin
            grp_dense_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_fu_507_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_dense_fu_507_ap_start_reg <= 1'b1;
        end else if ((grp_dense_fu_507_ap_ready == 1'b1)) begin
            grp_dense_fu_507_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pooling_fu_535_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
            grp_max_pooling_fu_535_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling_fu_535_ap_ready == 1'b1)) begin
            grp_max_pooling_fu_535_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pooling_fu_541_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_max_pooling_fu_541_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling_fu_541_ap_ready == 1'b1)) begin
            grp_max_pooling_fu_541_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pooling_fu_547_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_max_pooling_fu_547_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling_fu_547_ap_ready == 1'b1)) begin
            grp_max_pooling_fu_547_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
        d_reg_360 <= 4'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        d_reg_360 <= add_ln17_reg_804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
        exp_sum_reg_371 <= 32'd0;
    end else if (((ap_enable_reg_pp4_iter37 == 1'b1) & (icmp_ln17_reg_810_pp4_iter36_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        exp_sum_reg_371 <= grp_fu_649_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        indvar_flatten15_reg_338 <= 8'd0;
    end else if (((icmp_ln11_2_fu_609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten15_reg_338 <= add_ln11_2_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten23_reg_349 <= 8'd0;
    end else if (((icmp_ln11_3_fu_621_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten23_reg_349 <= add_ln11_3_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten7_reg_327 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln11_1_fu_597_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten7_reg_327 <= add_ln11_1_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln11_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_316 <= add_ln11_fu_579_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        indvar_flatten_reg_316 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        p_reg_383 <= 4'd0;
    end else if (((icmp_ln31_fu_661_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        p_reg_383 <= add_ln31_fu_655_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        add_ln17_reg_804 <= add_ln17_fu_627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_633_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        d_cast_reg_814[3 : 0] <= d_cast_fu_639_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp4_stage0_11001)) begin
        d_cast_reg_814_pp4_iter10_reg[3 : 0] <= d_cast_reg_814_pp4_iter9_reg[3 : 0];
        d_cast_reg_814_pp4_iter11_reg[3 : 0] <= d_cast_reg_814_pp4_iter10_reg[3 : 0];
        d_cast_reg_814_pp4_iter12_reg[3 : 0] <= d_cast_reg_814_pp4_iter11_reg[3 : 0];
        d_cast_reg_814_pp4_iter13_reg[3 : 0] <= d_cast_reg_814_pp4_iter12_reg[3 : 0];
        d_cast_reg_814_pp4_iter14_reg[3 : 0] <= d_cast_reg_814_pp4_iter13_reg[3 : 0];
        d_cast_reg_814_pp4_iter15_reg[3 : 0] <= d_cast_reg_814_pp4_iter14_reg[3 : 0];
        d_cast_reg_814_pp4_iter16_reg[3 : 0] <= d_cast_reg_814_pp4_iter15_reg[3 : 0];
        d_cast_reg_814_pp4_iter17_reg[3 : 0] <= d_cast_reg_814_pp4_iter16_reg[3 : 0];
        d_cast_reg_814_pp4_iter18_reg[3 : 0] <= d_cast_reg_814_pp4_iter17_reg[3 : 0];
        d_cast_reg_814_pp4_iter19_reg[3 : 0] <= d_cast_reg_814_pp4_iter18_reg[3 : 0];
        d_cast_reg_814_pp4_iter20_reg[3 : 0] <= d_cast_reg_814_pp4_iter19_reg[3 : 0];
        d_cast_reg_814_pp4_iter21_reg[3 : 0] <= d_cast_reg_814_pp4_iter20_reg[3 : 0];
        d_cast_reg_814_pp4_iter22_reg[3 : 0] <= d_cast_reg_814_pp4_iter21_reg[3 : 0];
        d_cast_reg_814_pp4_iter23_reg[3 : 0] <= d_cast_reg_814_pp4_iter22_reg[3 : 0];
        d_cast_reg_814_pp4_iter24_reg[3 : 0] <= d_cast_reg_814_pp4_iter23_reg[3 : 0];
        d_cast_reg_814_pp4_iter25_reg[3 : 0] <= d_cast_reg_814_pp4_iter24_reg[3 : 0];
        d_cast_reg_814_pp4_iter26_reg[3 : 0] <= d_cast_reg_814_pp4_iter25_reg[3 : 0];
        d_cast_reg_814_pp4_iter27_reg[3 : 0] <= d_cast_reg_814_pp4_iter26_reg[3 : 0];
        d_cast_reg_814_pp4_iter28_reg[3 : 0] <= d_cast_reg_814_pp4_iter27_reg[3 : 0];
        d_cast_reg_814_pp4_iter29_reg[3 : 0] <= d_cast_reg_814_pp4_iter28_reg[3 : 0];
        d_cast_reg_814_pp4_iter2_reg[3 : 0] <= d_cast_reg_814_pp4_iter1_reg[3 : 0];
        d_cast_reg_814_pp4_iter30_reg[3 : 0] <= d_cast_reg_814_pp4_iter29_reg[3 : 0];
        d_cast_reg_814_pp4_iter31_reg[3 : 0] <= d_cast_reg_814_pp4_iter30_reg[3 : 0];
        d_cast_reg_814_pp4_iter3_reg[3 : 0] <= d_cast_reg_814_pp4_iter2_reg[3 : 0];
        d_cast_reg_814_pp4_iter4_reg[3 : 0] <= d_cast_reg_814_pp4_iter3_reg[3 : 0];
        d_cast_reg_814_pp4_iter5_reg[3 : 0] <= d_cast_reg_814_pp4_iter4_reg[3 : 0];
        d_cast_reg_814_pp4_iter6_reg[3 : 0] <= d_cast_reg_814_pp4_iter5_reg[3 : 0];
        d_cast_reg_814_pp4_iter7_reg[3 : 0] <= d_cast_reg_814_pp4_iter6_reg[3 : 0];
        d_cast_reg_814_pp4_iter8_reg[3 : 0] <= d_cast_reg_814_pp4_iter7_reg[3 : 0];
        d_cast_reg_814_pp4_iter9_reg[3 : 0] <= d_cast_reg_814_pp4_iter8_reg[3 : 0];
        dense_to_softmax_streams_1_V_read_reg_834_pp4_iter2_reg <= dense_to_softmax_streams_1_V_read_reg_834;
        dense_to_softmax_streams_1_V_read_reg_834_pp4_iter3_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter2_reg;
        dense_to_softmax_streams_1_V_read_reg_834_pp4_iter4_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter3_reg;
        dense_to_softmax_streams_1_V_read_reg_834_pp4_iter5_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter4_reg;
        dense_to_softmax_streams_1_V_read_reg_834_pp4_iter6_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter5_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter10_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter9_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter11_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter10_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter2_reg <= dense_to_softmax_streams_2_V_read_reg_839;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter3_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter2_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter4_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter3_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter5_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter4_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter6_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter5_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter7_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter6_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter8_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter7_reg;
        dense_to_softmax_streams_2_V_read_reg_839_pp4_iter9_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter8_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter10_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter9_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter11_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter10_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter12_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter11_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter13_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter12_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter14_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter13_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter15_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter14_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter16_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter15_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter2_reg <= dense_to_softmax_streams_3_V_read_reg_844;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter3_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter2_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter4_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter3_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter5_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter4_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter6_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter5_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter7_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter6_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter8_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter7_reg;
        dense_to_softmax_streams_3_V_read_reg_844_pp4_iter9_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter8_reg;
        icmp_ln17_reg_810_pp4_iter10_reg <= icmp_ln17_reg_810_pp4_iter9_reg;
        icmp_ln17_reg_810_pp4_iter11_reg <= icmp_ln17_reg_810_pp4_iter10_reg;
        icmp_ln17_reg_810_pp4_iter12_reg <= icmp_ln17_reg_810_pp4_iter11_reg;
        icmp_ln17_reg_810_pp4_iter13_reg <= icmp_ln17_reg_810_pp4_iter12_reg;
        icmp_ln17_reg_810_pp4_iter14_reg <= icmp_ln17_reg_810_pp4_iter13_reg;
        icmp_ln17_reg_810_pp4_iter15_reg <= icmp_ln17_reg_810_pp4_iter14_reg;
        icmp_ln17_reg_810_pp4_iter16_reg <= icmp_ln17_reg_810_pp4_iter15_reg;
        icmp_ln17_reg_810_pp4_iter17_reg <= icmp_ln17_reg_810_pp4_iter16_reg;
        icmp_ln17_reg_810_pp4_iter18_reg <= icmp_ln17_reg_810_pp4_iter17_reg;
        icmp_ln17_reg_810_pp4_iter19_reg <= icmp_ln17_reg_810_pp4_iter18_reg;
        icmp_ln17_reg_810_pp4_iter20_reg <= icmp_ln17_reg_810_pp4_iter19_reg;
        icmp_ln17_reg_810_pp4_iter21_reg <= icmp_ln17_reg_810_pp4_iter20_reg;
        icmp_ln17_reg_810_pp4_iter22_reg <= icmp_ln17_reg_810_pp4_iter21_reg;
        icmp_ln17_reg_810_pp4_iter23_reg <= icmp_ln17_reg_810_pp4_iter22_reg;
        icmp_ln17_reg_810_pp4_iter24_reg <= icmp_ln17_reg_810_pp4_iter23_reg;
        icmp_ln17_reg_810_pp4_iter25_reg <= icmp_ln17_reg_810_pp4_iter24_reg;
        icmp_ln17_reg_810_pp4_iter26_reg <= icmp_ln17_reg_810_pp4_iter25_reg;
        icmp_ln17_reg_810_pp4_iter27_reg <= icmp_ln17_reg_810_pp4_iter26_reg;
        icmp_ln17_reg_810_pp4_iter28_reg <= icmp_ln17_reg_810_pp4_iter27_reg;
        icmp_ln17_reg_810_pp4_iter29_reg <= icmp_ln17_reg_810_pp4_iter28_reg;
        icmp_ln17_reg_810_pp4_iter2_reg <= icmp_ln17_reg_810_pp4_iter1_reg;
        icmp_ln17_reg_810_pp4_iter30_reg <= icmp_ln17_reg_810_pp4_iter29_reg;
        icmp_ln17_reg_810_pp4_iter31_reg <= icmp_ln17_reg_810_pp4_iter30_reg;
        icmp_ln17_reg_810_pp4_iter32_reg <= icmp_ln17_reg_810_pp4_iter31_reg;
        icmp_ln17_reg_810_pp4_iter33_reg <= icmp_ln17_reg_810_pp4_iter32_reg;
        icmp_ln17_reg_810_pp4_iter34_reg <= icmp_ln17_reg_810_pp4_iter33_reg;
        icmp_ln17_reg_810_pp4_iter35_reg <= icmp_ln17_reg_810_pp4_iter34_reg;
        icmp_ln17_reg_810_pp4_iter36_reg <= icmp_ln17_reg_810_pp4_iter35_reg;
        icmp_ln17_reg_810_pp4_iter3_reg <= icmp_ln17_reg_810_pp4_iter2_reg;
        icmp_ln17_reg_810_pp4_iter4_reg <= icmp_ln17_reg_810_pp4_iter3_reg;
        icmp_ln17_reg_810_pp4_iter5_reg <= icmp_ln17_reg_810_pp4_iter4_reg;
        icmp_ln17_reg_810_pp4_iter6_reg <= icmp_ln17_reg_810_pp4_iter5_reg;
        icmp_ln17_reg_810_pp4_iter7_reg <= icmp_ln17_reg_810_pp4_iter6_reg;
        icmp_ln17_reg_810_pp4_iter8_reg <= icmp_ln17_reg_810_pp4_iter7_reg;
        icmp_ln17_reg_810_pp4_iter9_reg <= icmp_ln17_reg_810_pp4_iter8_reg;
        icmp_ln27_reg_849_pp4_iter10_reg <= icmp_ln27_reg_849_pp4_iter9_reg;
        icmp_ln27_reg_849_pp4_iter11_reg <= icmp_ln27_reg_849_pp4_iter10_reg;
        icmp_ln27_reg_849_pp4_iter12_reg <= icmp_ln27_reg_849_pp4_iter11_reg;
        icmp_ln27_reg_849_pp4_iter13_reg <= icmp_ln27_reg_849_pp4_iter12_reg;
        icmp_ln27_reg_849_pp4_iter14_reg <= icmp_ln27_reg_849_pp4_iter13_reg;
        icmp_ln27_reg_849_pp4_iter15_reg <= icmp_ln27_reg_849_pp4_iter14_reg;
        icmp_ln27_reg_849_pp4_iter16_reg <= icmp_ln27_reg_849_pp4_iter15_reg;
        icmp_ln27_reg_849_pp4_iter17_reg <= icmp_ln27_reg_849_pp4_iter16_reg;
        icmp_ln27_reg_849_pp4_iter18_reg <= icmp_ln27_reg_849_pp4_iter17_reg;
        icmp_ln27_reg_849_pp4_iter19_reg <= icmp_ln27_reg_849_pp4_iter18_reg;
        icmp_ln27_reg_849_pp4_iter20_reg <= icmp_ln27_reg_849_pp4_iter19_reg;
        icmp_ln27_reg_849_pp4_iter21_reg <= icmp_ln27_reg_849_pp4_iter20_reg;
        icmp_ln27_reg_849_pp4_iter22_reg <= icmp_ln27_reg_849_pp4_iter21_reg;
        icmp_ln27_reg_849_pp4_iter23_reg <= icmp_ln27_reg_849_pp4_iter22_reg;
        icmp_ln27_reg_849_pp4_iter24_reg <= icmp_ln27_reg_849_pp4_iter23_reg;
        icmp_ln27_reg_849_pp4_iter25_reg <= icmp_ln27_reg_849_pp4_iter24_reg;
        icmp_ln27_reg_849_pp4_iter26_reg <= icmp_ln27_reg_849_pp4_iter25_reg;
        icmp_ln27_reg_849_pp4_iter27_reg <= icmp_ln27_reg_849_pp4_iter26_reg;
        icmp_ln27_reg_849_pp4_iter28_reg <= icmp_ln27_reg_849_pp4_iter27_reg;
        icmp_ln27_reg_849_pp4_iter29_reg <= icmp_ln27_reg_849_pp4_iter28_reg;
        icmp_ln27_reg_849_pp4_iter2_reg <= icmp_ln27_reg_849;
        icmp_ln27_reg_849_pp4_iter30_reg <= icmp_ln27_reg_849_pp4_iter29_reg;
        icmp_ln27_reg_849_pp4_iter31_reg <= icmp_ln27_reg_849_pp4_iter30_reg;
        icmp_ln27_reg_849_pp4_iter3_reg <= icmp_ln27_reg_849_pp4_iter2_reg;
        icmp_ln27_reg_849_pp4_iter4_reg <= icmp_ln27_reg_849_pp4_iter3_reg;
        icmp_ln27_reg_849_pp4_iter5_reg <= icmp_ln27_reg_849_pp4_iter4_reg;
        icmp_ln27_reg_849_pp4_iter6_reg <= icmp_ln27_reg_849_pp4_iter5_reg;
        icmp_ln27_reg_849_pp4_iter7_reg <= icmp_ln27_reg_849_pp4_iter6_reg;
        icmp_ln27_reg_849_pp4_iter8_reg <= icmp_ln27_reg_849_pp4_iter7_reg;
        icmp_ln27_reg_849_pp4_iter9_reg <= icmp_ln27_reg_849_pp4_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        d_cast_reg_814_pp4_iter1_reg[3 : 0] <= d_cast_reg_814[3 : 0];
        icmp_ln17_reg_810 <= icmp_ln17_fu_633_p2;
        icmp_ln17_reg_810_pp4_iter1_reg <= icmp_ln17_reg_810;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        dense_to_softmax_streams_0_V_read_reg_829 <= dense_to_softmax_streams_0_V_dout;
        dense_to_softmax_streams_1_V_read_reg_834 <= dense_to_softmax_streams_1_V_dout;
        dense_to_softmax_streams_2_V_read_reg_839 <= dense_to_softmax_streams_2_V_dout;
        dense_to_softmax_streams_3_V_read_reg_844 <= dense_to_softmax_streams_3_V_dout;
        icmp_ln27_reg_849 <= icmp_ln27_fu_644_p2;
        sum_reg_824 <= dense_biases_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_reg_890_pp5_iter16_reg == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        div_i_reg_905 <= grp_fu_489_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln11_1_reg_782 <= icmp_ln11_1_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln11_2_reg_791 <= icmp_ln11_2_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln11_3_reg_800 <= icmp_ln11_3_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln11_reg_773 <= icmp_ln11_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        icmp_ln31_reg_890 <= icmp_ln31_fu_661_p2;
        icmp_ln31_reg_890_pp5_iter1_reg <= icmp_ln31_reg_890;
        prediction_addr_1_reg_894_pp5_iter1_reg <= prediction_addr_1_reg_894;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp5_stage0_11001)) begin
        icmp_ln31_reg_890_pp5_iter10_reg <= icmp_ln31_reg_890_pp5_iter9_reg;
        icmp_ln31_reg_890_pp5_iter11_reg <= icmp_ln31_reg_890_pp5_iter10_reg;
        icmp_ln31_reg_890_pp5_iter12_reg <= icmp_ln31_reg_890_pp5_iter11_reg;
        icmp_ln31_reg_890_pp5_iter13_reg <= icmp_ln31_reg_890_pp5_iter12_reg;
        icmp_ln31_reg_890_pp5_iter14_reg <= icmp_ln31_reg_890_pp5_iter13_reg;
        icmp_ln31_reg_890_pp5_iter15_reg <= icmp_ln31_reg_890_pp5_iter14_reg;
        icmp_ln31_reg_890_pp5_iter16_reg <= icmp_ln31_reg_890_pp5_iter15_reg;
        icmp_ln31_reg_890_pp5_iter17_reg <= icmp_ln31_reg_890_pp5_iter16_reg;
        icmp_ln31_reg_890_pp5_iter2_reg <= icmp_ln31_reg_890_pp5_iter1_reg;
        icmp_ln31_reg_890_pp5_iter3_reg <= icmp_ln31_reg_890_pp5_iter2_reg;
        icmp_ln31_reg_890_pp5_iter4_reg <= icmp_ln31_reg_890_pp5_iter3_reg;
        icmp_ln31_reg_890_pp5_iter5_reg <= icmp_ln31_reg_890_pp5_iter4_reg;
        icmp_ln31_reg_890_pp5_iter6_reg <= icmp_ln31_reg_890_pp5_iter5_reg;
        icmp_ln31_reg_890_pp5_iter7_reg <= icmp_ln31_reg_890_pp5_iter6_reg;
        icmp_ln31_reg_890_pp5_iter8_reg <= icmp_ln31_reg_890_pp5_iter7_reg;
        icmp_ln31_reg_890_pp5_iter9_reg <= icmp_ln31_reg_890_pp5_iter8_reg;
        prediction_addr_1_reg_894_pp5_iter10_reg <= prediction_addr_1_reg_894_pp5_iter9_reg;
        prediction_addr_1_reg_894_pp5_iter11_reg <= prediction_addr_1_reg_894_pp5_iter10_reg;
        prediction_addr_1_reg_894_pp5_iter12_reg <= prediction_addr_1_reg_894_pp5_iter11_reg;
        prediction_addr_1_reg_894_pp5_iter13_reg <= prediction_addr_1_reg_894_pp5_iter12_reg;
        prediction_addr_1_reg_894_pp5_iter14_reg <= prediction_addr_1_reg_894_pp5_iter13_reg;
        prediction_addr_1_reg_894_pp5_iter15_reg <= prediction_addr_1_reg_894_pp5_iter14_reg;
        prediction_addr_1_reg_894_pp5_iter16_reg <= prediction_addr_1_reg_894_pp5_iter15_reg;
        prediction_addr_1_reg_894_pp5_iter17_reg <= prediction_addr_1_reg_894_pp5_iter16_reg;
        prediction_addr_1_reg_894_pp5_iter2_reg <= prediction_addr_1_reg_894_pp5_iter1_reg;
        prediction_addr_1_reg_894_pp5_iter3_reg <= prediction_addr_1_reg_894_pp5_iter2_reg;
        prediction_addr_1_reg_894_pp5_iter4_reg <= prediction_addr_1_reg_894_pp5_iter3_reg;
        prediction_addr_1_reg_894_pp5_iter5_reg <= prediction_addr_1_reg_894_pp5_iter4_reg;
        prediction_addr_1_reg_894_pp5_iter6_reg <= prediction_addr_1_reg_894_pp5_iter5_reg;
        prediction_addr_1_reg_894_pp5_iter7_reg <= prediction_addr_1_reg_894_pp5_iter6_reg;
        prediction_addr_1_reg_894_pp5_iter8_reg <= prediction_addr_1_reg_894_pp5_iter7_reg;
        prediction_addr_1_reg_894_pp5_iter9_reg <= prediction_addr_1_reg_894_pp5_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_661_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        prediction_addr_1_reg_894 <= p_cast_fu_667_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b1) & (icmp_ln31_reg_890 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        prediction_load_reg_900 <= prediction_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_810_pp4_iter10_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        sum_2_1_reg_859 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_810_pp4_iter15_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        sum_2_2_reg_864 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_810_pp4_iter20_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        sum_2_3_reg_869 <= grp_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_810_pp4_iter5_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        sum_2_reg_854 <= grp_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_810_pp4_iter30_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        tmp_4_reg_874 <= grp_fu_574_p2;
    end
end

always @ (*) begin
    if ((icmp_ln11_fu_585_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln11_1_fu_597_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln11_2_fu_609_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln11_3_fu_621_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln17_fu_633_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state20 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state20 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln31_fu_661_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state59 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state59 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter36 == 1'b0) & (ap_enable_reg_pp4_iter35 == 1'b0) & (ap_enable_reg_pp4_iter34 == 1'b0) & (ap_enable_reg_pp4_iter33 == 1'b0) & (ap_enable_reg_pp4_iter32 == 1'b0) & (ap_enable_reg_pp4_iter31 == 1'b0) & (ap_enable_reg_pp4_iter30 == 1'b0) & (ap_enable_reg_pp4_iter29 == 1'b0) & (ap_enable_reg_pp4_iter28 == 1'b0) & (ap_enable_reg_pp4_iter27 == 1'b0) & (ap_enable_reg_pp4_iter26 == 1'b0) & (ap_enable_reg_pp4_iter25 == 1'b0) & (ap_enable_reg_pp4_iter24 == 1'b0) & (ap_enable_reg_pp4_iter23 == 1'b0) & (ap_enable_reg_pp4_iter22 == 1'b0) & (ap_enable_reg_pp4_iter21 == 1'b0) & (ap_enable_reg_pp4_iter20 == 1'b0) & (ap_enable_reg_pp4_iter19 == 1'b0) & (ap_enable_reg_pp4_iter18 == 1'b0) & (ap_enable_reg_pp4_iter17 == 1'b0) & (ap_enable_reg_pp4_iter16 == 1'b0) & (ap_enable_reg_pp4_iter15 == 1'b0) & (ap_enable_reg_pp4_iter14 == 1'b0) & (ap_enable_reg_pp4_iter13 == 1'b0) & (ap_enable_reg_pp4_iter12 == 1'b0) & (ap_enable_reg_pp4_iter11 == 1'b0) & (ap_enable_reg_pp4_iter10 == 1'b0) & (ap_enable_reg_pp4_iter9 == 1'b0) & (ap_enable_reg_pp4_iter8 == 1'b0) & (ap_enable_reg_pp4_iter7 == 1'b0) & (ap_enable_reg_pp4_iter6 == 1'b0) & (ap_enable_reg_pp4_iter5 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b0) & (ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter37 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter18 == 1'b0) & (ap_enable_reg_pp5_iter17 == 1'b0) & (ap_enable_reg_pp5_iter16 == 1'b0) & (ap_enable_reg_pp5_iter15 == 1'b0) & (ap_enable_reg_pp5_iter14 == 1'b0) & (ap_enable_reg_pp5_iter13 == 1'b0) & (ap_enable_reg_pp5_iter12 == 1'b0) & (ap_enable_reg_pp5_iter11 == 1'b0) & (ap_enable_reg_pp5_iter10 == 1'b0) & (ap_enable_reg_pp5_iter9 == 1'b0) & (ap_enable_reg_pp5_iter8 == 1'b0) & (ap_enable_reg_pp5_iter7 == 1'b0) & (ap_enable_reg_pp5_iter6 == 1'b0) & (ap_enable_reg_pp5_iter5 == 1'b0) & (ap_enable_reg_pp5_iter4 == 1'b0) & (ap_enable_reg_pp5_iter3 == 1'b0) & (ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_d_phi_fu_364_p4 = add_ln17_reg_804;
    end else begin
        ap_phi_mux_d_phi_fu_364_p4 = d_reg_360;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_to_pool_streams_0_V_read = grp_max_pooling_fu_535_conv_to_pool_stream_V_read;
    end else begin
        conv_to_pool_streams_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_to_pool_streams_0_V_write = grp_convolution_fu_394_conv_to_pool_stream_V_write;
    end else begin
        conv_to_pool_streams_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_to_pool_streams_1_V_read = grp_max_pooling_fu_535_conv_to_pool_stream_V_read;
    end else begin
        conv_to_pool_streams_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_to_pool_streams_1_V_write = grp_convolution_fu_394_conv_to_pool_stream_V_write;
    end else begin
        conv_to_pool_streams_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_to_pool_streams_2_V_read = grp_max_pooling_fu_541_conv_to_pool_stream_V_read;
    end else begin
        conv_to_pool_streams_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_to_pool_streams_2_V_write = grp_convolution_fu_405_conv_to_pool_stream_V_write;
    end else begin
        conv_to_pool_streams_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_to_pool_streams_3_V_read = grp_max_pooling_fu_547_conv_to_pool_stream_V_read;
    end else begin
        conv_to_pool_streams_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_to_pool_streams_3_V_write = grp_convolution_fu_414_conv_to_pool_stream_V_write;
    end else begin
        conv_to_pool_streams_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        dense_biases_ce0 = 1'b1;
    end else begin
        dense_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        dense_to_softmax_streams_0_V_read = 1'b1;
    end else begin
        dense_to_softmax_streams_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_to_softmax_streams_0_V_write = grp_dense_fu_423_dense_to_softmax_stream_V_write;
    end else begin
        dense_to_softmax_streams_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        dense_to_softmax_streams_1_V_read = 1'b1;
    end else begin
        dense_to_softmax_streams_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_to_softmax_streams_1_V_write = grp_dense_fu_451_dense_to_softmax_stream_V_write;
    end else begin
        dense_to_softmax_streams_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        dense_to_softmax_streams_2_V_read = 1'b1;
    end else begin
        dense_to_softmax_streams_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_to_softmax_streams_2_V_write = grp_dense_fu_479_dense_to_softmax_stream_V_write;
    end else begin
        dense_to_softmax_streams_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln17_reg_810 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        dense_to_softmax_streams_3_V_read = 1'b1;
    end else begin
        dense_to_softmax_streams_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_to_softmax_streams_3_V_write = grp_dense_fu_507_dense_to_softmax_stream_V_write;
    end else begin
        dense_to_softmax_streams_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_to_dense_streams_0_V_read = grp_dense_fu_423_flat_to_dense_stream_V_read;
    end else begin
        flat_to_dense_streams_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_773 == 1'd0))) begin
        flat_to_dense_streams_0_V_write = 1'b1;
    end else begin
        flat_to_dense_streams_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_to_dense_streams_1_V_read = grp_dense_fu_451_flat_to_dense_stream_V_read;
    end else begin
        flat_to_dense_streams_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln11_1_reg_782 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        flat_to_dense_streams_1_V_write = 1'b1;
    end else begin
        flat_to_dense_streams_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_to_dense_streams_2_V_read = grp_dense_fu_479_flat_to_dense_stream_V_read;
    end else begin
        flat_to_dense_streams_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln11_2_reg_791 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        flat_to_dense_streams_2_V_write = 1'b1;
    end else begin
        flat_to_dense_streams_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_to_dense_streams_3_V_read = grp_dense_fu_507_flat_to_dense_stream_V_read;
    end else begin
        flat_to_dense_streams_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln11_3_reg_800 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        flat_to_dense_streams_3_V_write = 1'b1;
    end else begin
        flat_to_dense_streams_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_convolution_fu_394_conv_to_pool_stream_V_full_n = conv_to_pool_streams_1_V_full_n;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convolution_fu_394_conv_to_pool_stream_V_full_n = conv_to_pool_streams_0_V_full_n;
    end else begin
        grp_convolution_fu_394_conv_to_pool_stream_V_full_n = conv_to_pool_streams_1_V_full_n;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_convolution_fu_394_filter = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convolution_fu_394_filter = 2'd0;
    end else begin
        grp_convolution_fu_394_filter = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_convolution_fu_394_pad_img_q0 = pad_img1_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convolution_fu_394_pad_img_q0 = pad_img0_q0;
    end else begin
        grp_convolution_fu_394_pad_img_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_convolution_fu_394_pad_img_q1 = pad_img1_q1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convolution_fu_394_pad_img_q1 = pad_img0_q1;
    end else begin
        grp_convolution_fu_394_pad_img_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        grp_fu_553_ce = 1'b1;
    end else begin
        grp_fu_553_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        grp_fu_557_ce = 1'b1;
    end else begin
        grp_fu_557_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        grp_fu_561_ce = 1'b1;
    end else begin
        grp_fu_561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        grp_fu_565_ce = 1'b1;
    end else begin
        grp_fu_565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        grp_fu_574_ce = 1'b1;
    end else begin
        grp_fu_574_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        grp_fu_649_ce = 1'b1;
    end else begin
        grp_fu_649_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter32 == 1'b1) & (icmp_ln17_reg_810_pp4_iter31_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_649_in_valid = 1'b1;
    end else begin
        grp_fu_649_in_valid = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_max_pooling_fu_535_conv_to_pool_stream_V_dout = conv_to_pool_streams_1_V_dout;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_max_pooling_fu_535_conv_to_pool_stream_V_dout = conv_to_pool_streams_0_V_dout;
    end else begin
        grp_max_pooling_fu_535_conv_to_pool_stream_V_dout = conv_to_pool_streams_1_V_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n = conv_to_pool_streams_1_V_empty_n;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n = conv_to_pool_streams_0_V_empty_n;
    end else begin
        grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n = conv_to_pool_streams_1_V_empty_n;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n = pool_to_flat_streams_1_V_full_n;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n = pool_to_flat_streams_0_V_full_n;
    end else begin
        grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n = pool_to_flat_streams_1_V_full_n;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pad_img0_ce0 = grp_convolution_fu_394_pad_img_ce0;
    end else begin
        pad_img0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pad_img0_ce1 = grp_convolution_fu_394_pad_img_ce1;
    end else begin
        pad_img0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pad_img1_ce0 = grp_convolution_fu_394_pad_img_ce0;
    end else begin
        pad_img1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pad_img1_ce1 = grp_convolution_fu_394_pad_img_ce1;
    end else begin
        pad_img1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_773 == 1'd0))) begin
        pool_to_flat_streams_0_V_read = 1'b1;
    end else begin
        pool_to_flat_streams_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool_to_flat_streams_0_V_write = grp_max_pooling_fu_535_pool_to_flat_stream_V_write;
    end else begin
        pool_to_flat_streams_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln11_1_reg_782 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        pool_to_flat_streams_1_V_read = 1'b1;
    end else begin
        pool_to_flat_streams_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool_to_flat_streams_1_V_write = grp_max_pooling_fu_535_pool_to_flat_stream_V_write;
    end else begin
        pool_to_flat_streams_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln11_2_reg_791 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        pool_to_flat_streams_2_V_read = 1'b1;
    end else begin
        pool_to_flat_streams_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool_to_flat_streams_2_V_write = grp_max_pooling_fu_541_pool_to_flat_stream_V_write;
    end else begin
        pool_to_flat_streams_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln11_3_reg_800 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        pool_to_flat_streams_3_V_read = 1'b1;
    end else begin
        pool_to_flat_streams_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool_to_flat_streams_3_V_write = grp_max_pooling_fu_547_pool_to_flat_stream_V_write;
    end else begin
        pool_to_flat_streams_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter18 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        prediction_address0 = prediction_addr_1_reg_894_pp5_iter17_reg;
    end else if (((ap_enable_reg_pp4_iter32 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        prediction_address0 = d_cast_reg_814_pp4_iter31_reg;
    end else begin
        prediction_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp5_iter18 == 1'b1) & (1'b0 == ap_block_pp5_stage0_11001)) | ((ap_enable_reg_pp4_iter32 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        prediction_ce0 = 1'b1;
    end else begin
        prediction_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        prediction_ce1 = 1'b1;
    end else begin
        prediction_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter18 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        prediction_d0 = div_i_reg_905;
    end else if (((ap_enable_reg_pp4_iter32 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        prediction_d0 = tmp_4_reg_874;
    end else begin
        prediction_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp5_iter18 == 1'b1) & (icmp_ln31_reg_890_pp5_iter17_reg == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((ap_enable_reg_pp4_iter32 == 1'b1) & (icmp_ln17_reg_810_pp4_iter31_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        prediction_we0 = 1'b1;
    end else begin
        prediction_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_convolution_fu_394_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln11_fu_585_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln11_fu_585_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln11_1_fu_597_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln11_1_fu_597_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln11_2_fu_609_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln11_2_fu_609_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((icmp_ln11_3_fu_621_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln11_3_fu_621_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((icmp_ln17_fu_633_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter36 == 1'b0) & (ap_enable_reg_pp4_iter37 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter36 == 1'b0) & (ap_enable_reg_pp4_iter37 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((icmp_ln17_fu_633_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((ap_enable_reg_pp5_iter1 == 1'b0) & (icmp_ln31_fu_661_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone)) & ~((ap_enable_reg_pp5_iter18 == 1'b1) & (ap_enable_reg_pp5_iter17 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter1 == 1'b0) & (icmp_ln31_fu_661_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone)) | ((ap_enable_reg_pp5_iter18 == 1'b1) & (ap_enable_reg_pp5_iter17 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_1_fu_591_p2 = (indvar_flatten7_reg_327 + 8'd1);

assign add_ln11_2_fu_603_p2 = (indvar_flatten15_reg_338 + 8'd1);

assign add_ln11_3_fu_615_p2 = (indvar_flatten23_reg_349 + 8'd1);

assign add_ln11_fu_579_p2 = (indvar_flatten_reg_316 + 8'd1);

assign add_ln17_fu_627_p2 = (ap_phi_mux_d_phi_fu_364_p4 + 4'd1);

assign add_ln31_fu_655_p2 = (p_reg_383 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((flat_to_dense_streams_0_V_full_n == 1'b0) & (icmp_ln11_reg_773 == 1'd0)) | ((icmp_ln11_reg_773 == 1'd0) & (pool_to_flat_streams_0_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((flat_to_dense_streams_0_V_full_n == 1'b0) & (icmp_ln11_reg_773 == 1'd0)) | ((icmp_ln11_reg_773 == 1'd0) & (pool_to_flat_streams_0_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((flat_to_dense_streams_0_V_full_n == 1'b0) & (icmp_ln11_reg_773 == 1'd0)) | ((icmp_ln11_reg_773 == 1'd0) & (pool_to_flat_streams_0_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((flat_to_dense_streams_1_V_full_n == 1'b0) & (icmp_ln11_1_reg_782 == 1'd0)) | ((icmp_ln11_1_reg_782 == 1'd0) & (pool_to_flat_streams_1_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((flat_to_dense_streams_1_V_full_n == 1'b0) & (icmp_ln11_1_reg_782 == 1'd0)) | ((icmp_ln11_1_reg_782 == 1'd0) & (pool_to_flat_streams_1_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((flat_to_dense_streams_1_V_full_n == 1'b0) & (icmp_ln11_1_reg_782 == 1'd0)) | ((icmp_ln11_1_reg_782 == 1'd0) & (pool_to_flat_streams_1_V_empty_n == 1'b0))));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (((flat_to_dense_streams_2_V_full_n == 1'b0) & (icmp_ln11_2_reg_791 == 1'd0)) | ((icmp_ln11_2_reg_791 == 1'd0) & (pool_to_flat_streams_2_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (((flat_to_dense_streams_2_V_full_n == 1'b0) & (icmp_ln11_2_reg_791 == 1'd0)) | ((icmp_ln11_2_reg_791 == 1'd0) & (pool_to_flat_streams_2_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_enable_reg_pp2_iter1 == 1'b1) & (((flat_to_dense_streams_2_V_full_n == 1'b0) & (icmp_ln11_2_reg_791 == 1'd0)) | ((icmp_ln11_2_reg_791 == 1'd0) & (pool_to_flat_streams_2_V_empty_n == 1'b0))));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((flat_to_dense_streams_3_V_full_n == 1'b0) & (icmp_ln11_3_reg_800 == 1'd0)) | ((icmp_ln11_3_reg_800 == 1'd0) & (pool_to_flat_streams_3_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((flat_to_dense_streams_3_V_full_n == 1'b0) & (icmp_ln11_3_reg_800 == 1'd0)) | ((icmp_ln11_3_reg_800 == 1'd0) & (pool_to_flat_streams_3_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((flat_to_dense_streams_3_V_full_n == 1'b0) & (icmp_ln11_3_reg_800 == 1'd0)) | ((icmp_ln11_3_reg_800 == 1'd0) & (pool_to_flat_streams_3_V_empty_n == 1'b0))));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((dense_to_softmax_streams_3_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((dense_to_softmax_streams_2_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((dense_to_softmax_streams_1_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((icmp_ln17_reg_810 == 1'd0) & (dense_to_softmax_streams_0_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((dense_to_softmax_streams_3_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((dense_to_softmax_streams_2_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((dense_to_softmax_streams_1_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((icmp_ln17_reg_810 == 1'd0) & (dense_to_softmax_streams_0_V_empty_n == 1'b0))));
end

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp1_stage0_iter1 = (((flat_to_dense_streams_1_V_full_n == 1'b0) & (icmp_ln11_1_reg_782 == 1'd0)) | ((icmp_ln11_1_reg_782 == 1'd0) & (pool_to_flat_streams_1_V_empty_n == 1'b0)));
end

assign ap_block_state13_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp2_stage0_iter1 = (((flat_to_dense_streams_2_V_full_n == 1'b0) & (icmp_ln11_2_reg_791 == 1'd0)) | ((icmp_ln11_2_reg_791 == 1'd0) & (pool_to_flat_streams_2_V_empty_n == 1'b0)));
end

assign ap_block_state16_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp3_stage0_iter1 = (((flat_to_dense_streams_3_V_full_n == 1'b0) & (icmp_ln11_3_reg_800 == 1'd0)) | ((icmp_ln11_3_reg_800 == 1'd0) & (pool_to_flat_streams_3_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state19_on_subcall_done = ((grp_dense_fu_507_ap_done == 1'b0) | (grp_dense_fu_479_ap_done == 1'b0) | (grp_dense_fu_451_ap_done == 1'b0) | (grp_dense_fu_423_ap_done == 1'b0));
end

assign ap_block_state20_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp4_stage0_iter1 = (((dense_to_softmax_streams_3_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((dense_to_softmax_streams_2_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((dense_to_softmax_streams_1_V_empty_n == 1'b0) & (icmp_ln17_reg_810 == 1'd0)) | ((icmp_ln17_reg_810 == 1'd0) & (dense_to_softmax_streams_0_V_empty_n == 1'b0)));
end

assign ap_block_state22_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp4_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp4_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp4_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp4_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp4_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp4_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp4_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp4_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp4_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp4_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp4_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp4_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp4_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp4_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp4_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp4_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp4_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp4_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp4_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp4_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp4_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp4_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp4_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp4_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp4_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp4_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp4_stage0_iter29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_convolution_fu_405_ap_done == 1'b0) | (grp_convolution_fu_394_ap_done == 1'b0) | (grp_max_pooling_fu_535_ap_done == 1'b0) | (grp_convolution_fu_414_ap_done == 1'b0));
end

assign ap_block_state50_pp4_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp4_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp4_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp4_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp4_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp4_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp4_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp4_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp5_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp5_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp5_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp5_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp5_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp5_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp5_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp5_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_max_pooling_fu_547_ap_done == 1'b0) | (grp_max_pooling_fu_541_ap_done == 1'b0) | (grp_max_pooling_fu_535_ap_done == 1'b0));
end

assign ap_block_state70_pp5_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp5_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp5_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp5_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp5_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp5_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp5_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp5_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter1 = (((flat_to_dense_streams_0_V_full_n == 1'b0) & (icmp_ln11_reg_773 == 1'd0)) | ((icmp_ln11_reg_773 == 1'd0) & (pool_to_flat_streams_0_V_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign d_cast_fu_639_p1 = ap_phi_mux_d_phi_fu_364_p4;

assign dense_biases_address0 = d_cast_fu_639_p1;

assign grp_convolution_fu_394_ap_start = grp_convolution_fu_394_ap_start_reg;

assign grp_convolution_fu_405_ap_start = grp_convolution_fu_405_ap_start_reg;

assign grp_convolution_fu_414_ap_start = grp_convolution_fu_414_ap_start_reg;

assign grp_dense_fu_423_ap_start = grp_dense_fu_423_ap_start_reg;

assign grp_dense_fu_451_ap_start = grp_dense_fu_451_ap_start_reg;

assign grp_dense_fu_479_ap_start = grp_dense_fu_479_ap_start_reg;

assign grp_dense_fu_507_ap_start = grp_dense_fu_507_ap_start_reg;

assign grp_fu_489_p_ce = 1'b1;

assign grp_fu_489_p_din0 = prediction_load_reg_900;

assign grp_fu_489_p_din1 = exp_sum_reg_371;

assign grp_fu_569_ce = 1'b1;

assign grp_fu_569_p0 = prediction_load_reg_900;

assign grp_fu_569_p1 = exp_sum_reg_371;

assign grp_fu_569_p2 = grp_fu_489_p_dout0;

assign grp_max_pooling_fu_535_ap_start = grp_max_pooling_fu_535_ap_start_reg;

assign grp_max_pooling_fu_541_ap_start = grp_max_pooling_fu_541_ap_start_reg;

assign grp_max_pooling_fu_547_ap_start = grp_max_pooling_fu_547_ap_start_reg;

assign icmp_ln11_1_fu_597_p2 = ((indvar_flatten7_reg_327 == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln11_2_fu_609_p2 = ((indvar_flatten15_reg_338 == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln11_3_fu_621_p2 = ((indvar_flatten23_reg_349 == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln11_fu_585_p2 = ((indvar_flatten_reg_316 == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_633_p2 = ((ap_phi_mux_d_phi_fu_364_p4 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_644_p2 = ((add_ln17_reg_804 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_661_p2 = ((p_reg_383 == 4'd10) ? 1'b1 : 1'b0);

assign p_cast_fu_667_p1 = p_reg_383;

assign pad_img0_address0 = grp_convolution_fu_394_pad_img_address0;

assign pad_img0_address1 = grp_convolution_fu_394_pad_img_address1;

assign pad_img1_address0 = grp_convolution_fu_394_pad_img_address0;

assign pad_img1_address1 = grp_convolution_fu_394_pad_img_address1;

assign pad_img2_address0 = grp_convolution_fu_405_pad_img_address0;

assign pad_img2_address1 = grp_convolution_fu_405_pad_img_address1;

assign pad_img2_ce0 = grp_convolution_fu_405_pad_img_ce0;

assign pad_img2_ce1 = grp_convolution_fu_405_pad_img_ce1;

assign pad_img3_address0 = grp_convolution_fu_414_pad_img_address0;

assign pad_img3_address1 = grp_convolution_fu_414_pad_img_address1;

assign pad_img3_ce0 = grp_convolution_fu_414_pad_img_ce0;

assign pad_img3_ce1 = grp_convolution_fu_414_pad_img_ce1;

assign prediction_address1 = p_cast_fu_667_p1;

always @ (posedge ap_clk) begin
    d_cast_reg_814[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter4_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter5_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter6_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter7_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter8_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter9_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter10_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter11_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter12_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter13_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter14_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter15_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter16_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter17_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter18_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter19_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter20_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter21_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter22_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter23_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter24_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter25_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter26_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter27_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter28_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter29_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter30_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    d_cast_reg_814_pp4_iter31_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //cnn_stream_accel_dataflow_section
