// Seed: 1602127652
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  assign id_3 = 1;
  assign id_3 = id_1;
  id_4(
      id_0, id_1, {1, 1}, 1, 1, (1'h0), 1, id_3
  );
  wire id_5, id_6;
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri id_13,
    output tri1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    output supply1 id_17,
    input tri1 id_18
);
  module_0(
      id_4, id_18
  );
endmodule
