{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574040713102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574040713103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:31:52 2019 " "Processing started: Sun Nov 17 20:31:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574040713103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574040713103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574040713103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1574040713637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 0 0 " "Found 0 design units, including 0 entities, in source file lab8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574040713725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.v 0 0 " "Found 0 design units, including 0 entities, in source file ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574040713731 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "TFF " "Entity \"TFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "TFF.v" "" { Text "F:/GitHubCode/Quartos/lab8/TFF.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1574040713738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.v 1 1 " "Found 1 design units, including 1 entities, in source file tff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574040713739 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Dlatch " "Entity \"Dlatch\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "Dlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/Dlatch.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1574040713745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574040713746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_a Dlatch.v(7) " "Verilog HDL Implicit Net warning at Dlatch.v(7): created implicit net for \"D_a\"" {  } { { "Dlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/Dlatch.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574040713746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_b Dlatch.v(8) " "Verilog HDL Implicit Net warning at Dlatch.v(8): created implicit net for \"D_b\"" {  } { { "Dlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/Dlatch.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574040713746 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Dlatch " "Entity \"Dlatch\" will be ignored because it conflicts with Quartus II primitive name" {  } {  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1574040713803 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Dlatch " "Top-level design entity \"Dlatch\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1574040713803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574040713888 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 17 20:31:53 2019 " "Processing ended: Sun Nov 17 20:31:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574040713888 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574040713888 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574040713888 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574040713888 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574040714475 ""}
