{"vcs1":{"timestamp_begin":1739964869.997906697, "rt":3.95, "ut":3.75, "st":0.16}}
{"vcselab":{"timestamp_begin":1739964874.031444510, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739964874.351301930, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739964869.702082736}
{"VCS_COMP_START_TIME": 1739964869.702082736}
{"VCS_COMP_END_TIME": 1739964874.655635139}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287828}}
{"vcselab": {"peak_mem": 150344}}
