xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -i -p xc6slx4-tqg144-3 DC_FPGA_TOP.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -i -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -i -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
xst -intstyle ise -ifn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.xst" -ofn "/home/ise/git/DC_backwards/DC_backwards/DC_FPGA_TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -sd cores/coregen -sd cores/ipcore_dir -sd coregen -sd ipcore_dir -nt timestamp -uc constraint/HMB_DC.ucf -p xc6slx4-tqg144-3 DC_FPGA_TOP_cs.ngc DC_FPGA_TOP.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ngd DC_FPGA_TOP.pcf 
par -w -intstyle ise -ol high -mt off DC_FPGA_TOP_map.ncd DC_FPGA_TOP.ncd DC_FPGA_TOP.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr DC_FPGA_TOP.pcf 
bitgen -intstyle ise -f DC_FPGA_TOP.ut DC_FPGA_TOP.ncd 
