var searchData=
[
  ['peripheral_20definitions_0',['SPI Peripheral Definitions',['../group___s_p_i___instances.html',1,'']]],
  ['peripheral_20register_20definition_1',['Peripheral Register Definition',['../group___e_x_t_i___r_e_g.html',1,'EXTI Peripheral Register Definition'],['../group___g_p_i_ox___r_e_g___d_e_f.html',1,'GPIOx Peripheral Register Definition'],['../group___r_c_c___r_e_g.html',1,'RCC Peripheral Register Definition'],['../group___s_y_s_c_f_g___r_e_g.html',1,'SYSCFG Peripheral Register Definition']]],
  ['peripheral_20reset_20macros_2',['Peripheral Reset Macros',['../group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html',1,'AHB1 Peripheral Reset Macros'],['../group___a_h_b2___r_e_s_e_t___m_a_c_r_o_s.html',1,'AHB2 Peripheral Reset Macros'],['../group___a_h_b3___r_e_s_e_t___m_a_c_r_o_s.html',1,'AHB3 Peripheral Reset Macros'],['../group___a_p_b1___r_e_s_e_t___m_a_c_r_o_s.html',1,'APB1 Peripheral Reset Macros'],['../group___a_p_b2___r_e_s_e_t___m_a_c_r_o_s.html',1,'APB2 Peripheral Reset Macros']]],
  ['peripheral_5fbaseaddr_3',['PERIPHERAL_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga95df3fce557ace28c41db3e339732425',1,'PERIPHERAL_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga95df3fce557ace28c41db3e339732425',1,'PERIPHERAL_BASEADDR:&#160;stm32f407xx.h']]],
  ['peripherals_4',['Planned Peripherals',['../index.html#autotoc_md49',1,'']]],
  ['peripherals_5',['peripherals',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of AHB1 peripherals'],['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of AHB2 peripherals'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of APB1 peripherals'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of APB2 peripherals'],['../group___c_l_o_c_k___e_n_a_b_l_e___m_a_c_r_o_s.html',1,'Macros to Enable/Disable clocks for various peripherals'],['../group___p_e_r_i_p_h_e_r_a_l___r_e_s_e_t___m_a_c_r_o_s.html',1,'Macros to reset various peripherals']]],
  ['pgpiox_6',['pGPIOx',['../struct_g_p_i_ox___handle__t.html#a08f8fb9a9b2c746b063a4c0fdad89aee',1,'GPIOx_Handle_t']]],
  ['philosophy_7',['Bare-Metal Philosophy',['../index.html#autotoc_md12',1,'']]],
  ['pin_2012–15_20→_203_8',['pin 12–15 → 3',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md69',1,'']]],
  ['pin_20modes_9',['GPIO Pin Modes',['../group___g_p_i_o___m_o_d_e_s.html',1,'']]],
  ['pin_20number_20macros_10',['GPIO Pin Number Macros',['../group___g_p_i_o___p_i_n___n_u_m_b_e_r___m_a_c_r_o_s.html',1,'']]],
  ['planned_20peripherals_11',['Planned Peripherals',['../index.html#autotoc_md49',1,'']]],
  ['pllcfgr_12',['PLLCFGR',['../struct_r_c_c___reg_def__t.html#a0ac141565a18dadd2c131adae95f4314',1,'RCC_RegDef_t']]],
  ['plli2scfgr_13',['PLLI2SCFGR',['../struct_r_c_c___reg_def__t.html#a8eec149ac5b3db9c512a93e44184804e',1,'RCC_RegDef_t']]],
  ['pmc_14',['PMC',['../struct_s_y_s_c_f_g___reg_def__t.html#a7338e0dd26ad4e7c445fb787145353f8',1,'SYSCFG_RegDef_t']]],
  ['port_20base_20address_20macros_15',['GPIO Port Base Address Macros',['../group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['port_20code_20to_20select_20the_20source_20input_16',['- Write GPIO port code to select the source input',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md71',1,'']]],
  ['port_20i_17',['0x8 = Port I',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md70',1,'']]],
  ['position_18',['SPI Register Bit Position',['../group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s.html',1,'']]],
  ['positions_19',['RCC AHB1ENR Bit Positions',['../group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s.html',1,'']]],
  ['pr_20',['PR',['../struct_e_x_t_i___reg_def__t.html#a95f180dda1e0dab5d9ca9c1c96a80d42',1,'EXTI_RegDef_t']]],
  ['prerequisites_21',['Prerequisites',['../index.html#autotoc_md33',1,'']]],
  ['priority_20levels_200–15_22',['NVIC Interrupt Priority Levels (0–15)',['../group___n_v_i_c___i_r_q___p_r_i_o_r_i_t_y___l_e_v_e_l_s.html',1,'']]],
  ['project_20000_3a_20hello_20world_23',['Project 000: Hello World',['../index.html#autotoc_md17',1,'']]],
  ['project_20001_3a_20stm_20clock_20enable_24',['Project 001: STM Clock Enable',['../index.html#autotoc_md19',1,'']]],
  ['project_20002_3a_20user_20button_20interrupt_25',['Project 002: User Button Interrupt',['../index.html#autotoc_md21',1,'']]],
  ['project_20003_3a_20testing_20stm32f407xx_20drivers_26',['Project 003: Testing STM32F407xx Drivers',['../index.html#autotoc_md23',1,'']]],
  ['project_20setup_27',['Project Setup',['../index.html#autotoc_md35',1,'']]],
  ['projects_20overview_28',['Projects Overview',['../index.html#autotoc_md16',1,'']]],
  ['prototypes_29',['Prototypes',['../group___g_p_i_o___driver___a_p_is.html',1,'GPIO Driver Function Prototypes'],['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html',1,'SPI API Prototypes']]],
  ['pspix_30',['pSPIx',['../struct_s_p_ix___handle__t.html#a2139a08270d0669a4bfd52184169f444',1,'SPIx_Handle_t']]],
  ['pull_20down_20options_31',['GPIO Pull-Up/Pull-Down Options',['../group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n.html',1,'']]],
  ['pull_20up_20pull_20down_20options_32',['GPIO Pull-Up/Pull-Down Options',['../group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n.html',1,'']]],
  ['pupdr_33',['PUPDR',['../struct_g_p_i_ox___reg_def__t.html#a9e83c5fefbd8c0caff3dc3dccd4cfa6f',1,'GPIOx_RegDef_t']]],
  ['purpose_20macros_34',['General-purpose macros',['../group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html',1,'']]],
  ['pwr_5fbaseaddr_35',['PWR_BASEADDR',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga402f4f49ad6a541263b20b3ff2859a32',1,'PWR_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga402f4f49ad6a541263b20b3ff2859a32',1,'PWR_BASEADDR:&#160;stm32f407xx.h']]]
];
