Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 10:50:50 2018
| Host         : PC-iubi running 64-bit major release  (build 9200)
| Command      : report_drc -file dvi_tx_drc_routed.rpt -pb dvi_tx_drc_routed.pb -rpx dvi_tx_drc_routed.rpx
| Design       : dvi_tx
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| REQP-1577 | Warning  | Clock output buffering | 1          |
| ZPS7-1    | Warning  | PS7 block required     | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1577#1 Warning
Clock output buffering  
MMCME2_ADV connectivity violation. The signal dvi_tx_clkgen_inst/pixel_clk_x_1 on the dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1 pin of dvi_tx_clkgen_inst/mmcme2_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


