[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.1.226.3.17
[EFX-0000 INFO] Compiled: Nov 25 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

INFO: Read project database "D:/Work/adv7393_axi/syn/syn.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "D:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_pkg.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(93): WARNING: converting concatenation to assignment pattern (VERI-1905)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(4): WARNING: parameter 'M_AXI_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(5): WARNING: parameter 'S_AXI_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(6): WARNING: parameter 'S_AXI_AWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(7): WARNING: parameter 'CSR_ENABLE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(8): WARNING: parameter 'TEST_ENABLE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(9): WARNING: parameter 'VERSION' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(11): WARNING: parameter 'REG_WIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(12): WARNING: parameter 'PIXELS_PER_SYMBOL' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(14): WARNING: parameter 'AXIS_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(56): WARNING: parameter 'BASE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(57): WARNING: parameter 'LINE_STEP' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(58): WARNING: parameter 'COUNT' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(60): WARNING: parameter 'LINE_LEN' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(61): WARNING: parameter 'LINES' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(62): WARNING: parameter 'BUFFER_DEPTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(63): WARNING: parameter 'BUFFER_COUNT' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(64): WARNING: parameter 'BUFFER_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(65): WARNING: parameter 'LINES_CNT_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(67): WARNING: parameter 'LINE_LEN_ACT_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(68): WARNING: parameter 'LINE_LEN_BLANK_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(69): WARNING: parameter 'LINE_LEN_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(70): WARNING: parameter 'LINE_LEN_CNT_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(71): WARNING: parameter 'HSYNC_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(73): WARNING: parameter 'OUT_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(108): WARNING: parameter 'PIXEL_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(109): WARNING: parameter 'PIXEL_STORED_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(110): WARNING: parameter 'COMPRESSED_WIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(113): WARNING: variable 'ret' must explicitly be declared as automatic or static (VERI-2013)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(162): WARNING: variable 'ret' must explicitly be declared as automatic or static (VERI-2013)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\axi_pkg.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(56): INFO: undeclared symbol 'line_per_field', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(58): INFO: undeclared symbol 'out', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_interface.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_interface.sv(42): INFO: undeclared symbol 'line_valid', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_interface.sv(43): INFO: undeclared symbol 'line', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_line_buffer.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_line_buffer.sv(58): INFO: undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_line_buffer.sv(72): INFO: undeclared symbol 'clkhalt', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_sync_gen.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_top.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_top.sv(123): INFO: undeclared symbol 'lb_read_rdy_pix', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_top.sv(133): INFO: undeclared symbol 'm_axi_arid', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_top.sv(145): INFO: undeclared symbol 'm_axi_rid', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_top.sv(163): WARNING: data object 's_axis_tdata' is already declared (VERI-2170)
D:\Work\adv7393_axi\src\adv7393_top.sv(102): INFO: previous declaration of 's_axis_tdata' is from here (VERI-1967)
D:\Work\adv7393_axi\src\adv7393_top.sv(163): WARNING: second declaration of 's_axis_tdata' is ignored (VERI-1329)
D:\Work\adv7393_axi\src\adv7393_top.sv(164): WARNING: data object 's_axis_tkeep' is already declared (VERI-2170)
D:\Work\adv7393_axi\src\adv7393_top.sv(103): INFO: previous declaration of 's_axis_tkeep' is from here (VERI-1967)
D:\Work\adv7393_axi\src\adv7393_top.sv(164): WARNING: second declaration of 's_axis_tkeep' is ignored (VERI-1329)
D:\Work\adv7393_axi\src\adv7393_top.sv(165): WARNING: data object 's_axis_tlast' is already declared (VERI-2170)
D:\Work\adv7393_axi\src\adv7393_top.sv(104): INFO: previous declaration of 's_axis_tlast' is from here (VERI-1967)
D:\Work\adv7393_axi\src\adv7393_top.sv(165): WARNING: second declaration of 's_axis_tlast' is ignored (VERI-1329)
D:\Work\adv7393_axi\src\adv7393_top.sv(166): WARNING: data object 's_axis_tvalid' is already declared (VERI-2170)
D:\Work\adv7393_axi\src\adv7393_top.sv(105): INFO: previous declaration of 's_axis_tvalid' is from here (VERI-1967)
D:\Work\adv7393_axi\src\adv7393_top.sv(166): WARNING: second declaration of 's_axis_tvalid' is ignored (VERI-1329)
D:\Work\adv7393_axi\src\adv7393_top.sv(167): WARNING: data object 's_axis_tready' is already declared (VERI-2170)
D:\Work\adv7393_axi\src\adv7393_top.sv(106): INFO: previous declaration of 's_axis_tready' is from here (VERI-1967)
D:\Work\adv7393_axi\src\adv7393_top.sv(167): WARNING: second declaration of 's_axis_tready' is ignored (VERI-1329)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_top_tb.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\axi_master_rd.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\fifo_rd_dconv.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\jksync.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\bus_edet.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\gcnt.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\pulse.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\bdet.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\dcfifofsm.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\esync.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\gray2bin.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\usedcalc.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\edet.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\ndet.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\dcfifo.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\dsync.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\bcntsync.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\rsync.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\bin2gray.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\bcnts.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\pdet.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\bcnt.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\jkl.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\delayreg.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\mux.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\import\dpram.sv' (VERI-1482)
INFO: Analysis took 0.0254403 seconds.
INFO: 	Analysis took 0.015625 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.68 MB, end = 54.976 MB, delta = 0.296 MB
INFO: 	Analysis peak virtual memory usage = 54.976 MB
INFO: Analysis resident set memory usage: begin = 56.248 MB, end = 59.316 MB, delta = 3.068 MB
INFO: 	Analysis peak resident set memory usage = 59.32 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(56): WARNING: port 'ovf' remains unconnected for this instance (VERI-1927)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(65): WARNING: variable 'frame_base' is used before it is assigned in an always_comb or always @* block; synthesis - simulation differences may occur (VERI-2336)
D:\Work\adv7393_axi\src\adv7393_interface.sv(48): WARNING: port 'line_start' remains unconnected for this instance (VERI-1927)
D:\Work\adv7393_axi\src\adv7393_interface.sv(56): WARNING: port 'taps' remains unconnected for this instance (VERI-1927)
D:\Work\adv7393_axi\src\adv7393_line_buffer.sv(47): WARNING: variable 'lb_write_rdy' is used before it is assigned in an always_comb or always @* block; synthesis - simulation differences may occur (VERI-2336)
D:\Work\adv7393_axi\src\adv7393_sync_gen.sv(41): WARNING: port 'rst' remains unconnected for this instance (VERI-1927)
D:\Work\adv7393_axi\src\adv7393_top.sv(124): WARNING: port 'lb_exception' remains unconnected for this instance (VERI-1927)
D:\Work\adv7393_axi\src\adv7393_top.sv(161): WARNING: port 'm_axi_rready' remains unconnected for this instance (VERI-1927)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(5): INFO: compiling module 'adv7393_frame_ctrl' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(75): WARNING: using initial value of 'frame_ctrl0' since it is never assigned (VERI-1220)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(78): WARNING: using initial value of 'PAL625i' since it is never assigned (VERI-1220)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(88): WARNING: using initial value of 'def_config' since it is never assigned (VERI-1220)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(106): WARNING: using initial value of 'blank_val' since it is never assigned (VERI-1220)
D:\Work\adv7393_axi\src\import\bcnts.sv(2): INFO: compiling module 'bcnts(MAX=624)' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(56): WARNING: actual bit length 1 differs from formal bit length 10 for port 'q' (VERI-1330)
D:\Work\adv7393_axi\src\import\pdet.sv(2): INFO: compiling module 'pdet' (VERI-1018)
D:\Work\adv7393_axi\src\import\edet.sv(2): INFO: compiling module 'edet' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(63): WARNING: expression size 32 truncated to fit in target size 16 (VERI-1209)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(42): WARNING: net 'line2read_wo_field[9]' does not have a driver (VDB-1002)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(45): WARNING: net 'line[9]' does not have a driver (VDB-1002)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(51): WARNING: net 'next_line' does not have a driver (VDB-1002)
D:\Work\adv7393_axi\src\adv7393_interface.sv(7): INFO: compiling module 'adv7393_interface' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_sync_gen.sv(5): INFO: compiling module 'adv7393_sync_gen' (VERI-1018)
D:\Work\adv7393_axi\src\import\pulse.sv(1): INFO: compiling module 'pulse(WIDTH=4)' (VERI-1018)
D:\Work\adv7393_axi\src\import\bcnts.sv(2): INFO: compiling module 'bcnts(MAX=1887)' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_sync_gen.sv(41): WARNING: input port 'rst' remains unconnected for this instance (VDB-1053)
D:\Work\adv7393_axi\src\adv7393_interface.sv(43): WARNING: actual bit length 1 differs from formal bit length 10 for port 'line' (VERI-1330)
D:\Work\adv7393_axi\src\import\delayreg.sv(2): INFO: compiling module 'delayreg(WIDTH=2,DELAY=4)' (VERI-1018)
D:\Work\adv7393_axi\src\import\delayreg.sv(21): INFO: extracting RAM for identifier 'chain' (VERI-2571)
D:\Work\adv7393_axi\src\adv7393_interface.sv(7): INFO: module 'adv7393_interface' remains a black box due to errors in its contents (VERI-1073)
D:\Work\adv7393_axi\src\adv7393_line_buffer.sv(8): INFO: compiling module 'adv7393_line_buffer' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(120): WARNING: assignment and/or driver for 'res' inside static function 'data2pixel' is not preserved (VERI-2457)
D:\Work\adv7393_axi\src\import\rsync.sv(2): INFO: compiling module 'rsync' (VERI-1018)
D:\Work\adv7393_axi\src\import\dcfifo.sv(1): INFO: compiling module 'dcfifo(WIDTH=64,SIZE=32'b0101000000)' (VERI-1018)
D:\Work\adv7393_axi\src\import\bcnt.sv(2): INFO: compiling module 'bcnt(MAX=32'b0100111111,BEHAVIOR="ROLL",WIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\import\bcnt.sv(2): INFO: compiling module 'bcnt(MAX=32'b0100111111,WIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\import\dpram.sv(1): INFO: compiling module 'dpram(DWIDTH=64,AWIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\import\dpram.sv(23): INFO: extracting RAM for identifier 'mem' (VERI-2571)
D:\Work\adv7393_axi\src\adv7393_interface.sv(63): ERROR: external connection to net 'n1' is not allowed (VDB-1011)
D:\Work\adv7393_axi\src\import\bcntsync.sv(2): INFO: compiling module 'bcntsync(WIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\import\bin2gray.sv(1): INFO: compiling module 'bin2gray(DWIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\import\gray2bin.sv(1): INFO: compiling module 'gray2bin(DWIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\import\usedcalc.sv(1): INFO: compiling module 'usedcalc(WIDTH=9)' (VERI-1018)
D:\Work\adv7393_axi\src\fifo_rd_dconv.sv(5): INFO: compiling module 'fifo_rd_dconv' (VERI-1018)
D:\Work\adv7393_axi\src\import\delayreg.sv(2): INFO: compiling module 'delayreg(WIDTH=1,DELAY=1)' (VERI-1018)
D:\Work\adv7393_axi\src\import\bcnts.sv(2): INFO: compiling module 'bcnts(MAX=3)' (VERI-1018)
D:\Work\adv7393_axi\src\import\mux.sv(1): INFO: compiling module 'mux(DWIDTH=64)' (VERI-1018)
D:\Work\adv7393_axi\src\fifo_rd_dconv.sv(61): WARNING: actual bit length 64 differs from formal bit length 256 for port 'data' (VERI-1330)
D:\Work\adv7393_axi\src\import\delayreg.sv(2): INFO: compiling module 'delayreg(WIDTH=17,DELAY=1)' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_line_buffer.sv(58): WARNING: net 'reset' does not have a driver (VDB-1002)
D:\Work\adv7393_axi\src\adv7393_top.sv(5): INFO: compiling module 'adv7393_top' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_top.sv(5): INFO: module 'adv7393_top' remains a black box due to errors in its contents (VERI-1073)
D:\Work\adv7393_axi\src\adv7393_top_tb.sv(5): INFO: compiling module 'adv7393_top_tb' (VERI-1018)
D:\Work\adv7393_axi\src\axi_master_rd.sv(7): INFO: compiling module 'axi_master_rd' (VERI-1018)
D:\Work\adv7393_axi\src\adv7393_top.sv(41): ERROR: external connection to net 'n1' is not allowed (VDB-1011)
D:\Work\adv7393_axi\src\axi_pkg.sv(57): WARNING: expression size 12 truncated to fit in target size 8 (VERI-1209)
D:\Work\adv7393_axi\src\axi_pkg.sv(59): WARNING: expression size 13 truncated to fit in target size 8 (VERI-1209)
D:\Work\adv7393_axi\src\axi_master_rd.sv(172): WARNING: net 'm_axi_rready' is already driven by input port 'm_axis_tready' (VDB-1003)
D:\Work\adv7393_axi\src\axi_master_rd.sv(50): INFO: driving port 'm_axis_tready' is declared here (VDB-1020)
D:\Work\adv7393_axi\src\import\jksync.sv(2): INFO: compiling module 'jksync' (VERI-1018)
D:\Work\adv7393_axi\src\import\jkl.sv(2): INFO: compiling module 'jkl' (VERI-1018)
D:\Work\adv7393_axi\src\import\jkl.sv(13): WARNING: latch inferred for net 'q' (VERI-2580)
D:\Work\adv7393_axi\src\import\jksync.sv(17): WARNING: net 'reset_latch' does not have a driver (VDB-1002)
D:\Work\adv7393_axi\src\import\bus_edet.sv(1): INFO: compiling module 'bus_edet' (VERI-1018)
D:\Work\adv7393_axi\src\import\gcnt.sv(2): INFO: compiling module 'gcnt' (VERI-1018)
D:\Work\adv7393_axi\src\import\bdet.sv(2): INFO: compiling module 'bdet' (VERI-1018)
D:\Work\adv7393_axi\src\import\edet.sv(2): INFO: compiling module 'edet(EDGE="BOTH")' (VERI-1018)
D:\Work\adv7393_axi\src\import\dcfifofsm.sv(1): INFO: compiling module 'dcfifofsm' (VERI-1018)
D:\Work\adv7393_axi\src\import\esync.sv(2): INFO: compiling module 'esync' (VERI-1018)
D:\Work\adv7393_axi\src\import\ndet.sv(2): INFO: compiling module 'ndet' (VERI-1018)
D:\Work\adv7393_axi\src\import\edet.sv(2): INFO: compiling module 'edet(EDGE="NEG")' (VERI-1018)
D:\Work\adv7393_axi\src\import\dsync.sv(2): INFO: compiling module 'dsync' (VERI-1018)
INFO: Elaboration took 0.0730538 seconds.
INFO: 	Elaboration took 0.078125 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 54.976 MB, end = 68.348 MB, delta = 13.372 MB
INFO: 	Elaboration peak virtual memory usage = 68.348 MB
INFO: Elaboration resident set memory usage: begin = 59.328 MB, end = 73.328 MB, delta = 14 MB
INFO: 	Elaboration peak resident set memory usage = 73.332 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0021 ERROR] Verific elaboration of module 'dsync' failed.
