
---------- Begin Simulation Statistics ----------
final_tick                                 4064143000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910904                       # Number of bytes of host memory used
host_op_rate                                   104731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   114.24                       # Real time elapsed on the host
host_tick_rate                               35575044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004064                       # Number of seconds simulated
sim_ticks                                  4064143000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.944160                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1510028                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1590438                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1494                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122798                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2299779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             107190                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          149903                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            42713                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3236299                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  351735                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10948                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3270234                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3333157                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            100209                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                614729                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2267432                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7241021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.655227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.520393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3833808     52.95%     52.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1129004     15.59%     68.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       570431      7.88%     76.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       377588      5.21%     81.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       302528      4.18%     85.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       136546      1.89%     87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       162482      2.24%     89.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       113905      1.57%     91.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       614729      8.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7241021                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.812831                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.812831                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1508327                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 23306                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1457561                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               15091965                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2973888                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2852992                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 101434                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 72706                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                151202                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3236299                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2008951                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4223604                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 47621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       13351540                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           500                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  248186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.398152                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3238932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1968953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.642598                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7587843                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.085959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.900610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4279761     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   417578      5.50%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   405711      5.35%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   437133      5.76%     73.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   294146      3.88%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   349602      4.61%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   305520      4.03%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   257319      3.39%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   841073     11.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7587843                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       225781                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       245990                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       567925                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          176                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       9581296                       # number of prefetches that crossed the page
system.cpu.idleCycles                          540464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               133567                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2622932                       # Number of branches executed
system.cpu.iew.exec_nop                         25602                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.655785                       # Inst execution rate
system.cpu.iew.exec_refs                      4728129                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1610324                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  354466                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3156978                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                676                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24964                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1707166                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14257359                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3117805                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            173207                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13458731                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5394                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                105366                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 101434                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                112008                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1087                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            64497                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          317                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1197                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       158180                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       571664                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       195368                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1197                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        75513                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          58054                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12952272                       # num instructions consuming a value
system.cpu.iew.wb_count                      13138896                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.551183                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7139067                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.616437                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13205093                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16214444                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9665893                       # number of integer regfile writes
system.cpu.ipc                               1.230269                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.230269                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                87      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8695958     63.79%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110972      0.81%     64.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10080      0.07%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 834      0.01%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                744      0.01%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                808      0.01%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 112      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3182928     23.35%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1629330     11.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13631943                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      185094                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013578                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   76932     41.56%     41.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  71060     38.39%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 37079     20.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13811939                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35047197                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13134494                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16489806                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14231081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13631943                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 676                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2267124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20378                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1648004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7587843                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.796550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.073897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3170886     41.79%     41.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1031775     13.60%     55.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1006856     13.27%     68.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              817730     10.78%     79.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              592770      7.81%     87.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              382906      5.05%     92.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              345541      4.55%     96.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              140622      1.85%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               98757      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7587843                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.677095                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   5011                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9999                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         4402                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             10221                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             83585                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           130400                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3156978                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1707166                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10184647                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                          8128307                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  534603                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 154166                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3079724                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 126771                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2418                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21762315                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14797753                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            14548689                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2882320                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 299195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 101434                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                611317                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2774061                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17923678                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         378445                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15627                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    616565                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            699                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             5476                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20876538                       # The number of ROB reads
system.cpu.rob.rob_writes                    28855188                       # The number of ROB writes
system.cpu.timesIdled                           35672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3438                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2458                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17803                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       141753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       285545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6873                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1120832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1120832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17788                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22487500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92524750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            129807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       107719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4147                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13683                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21061                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       325177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       104135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                429312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     13851584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17987968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              49                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           143816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036132                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 143628     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    188      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             143816                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          299403257                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52388266                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163134976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                50294                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        52965                       # number of demand (read+write) hits
system.l2.demand_hits::total                   125948                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               50294                       # number of overall hits
system.l2.overall_hits::.cpu.data               22689                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        52965                       # number of overall hits
system.l2.overall_hits::total                  125948                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12055                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17508                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5453                       # number of overall misses
system.l2.overall_misses::.cpu.data             12055                       # number of overall misses
system.l2.overall_misses::total                 17508                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    433182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    935583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1368765500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    433182500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    935583000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1368765500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            55747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        52965                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               143456                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           55747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        52965                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              143456                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.097817                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.346966                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122044                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.097817                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.346966                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122044                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79439.299468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77609.539610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78179.432260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79439.299468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77609.539610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78179.432260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   6                       # number of writebacks
system.l2.writebacks::total                         6                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17507                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17507                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    378566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    815032501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1193599001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    378566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    815032501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1193599001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.097799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.346966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.097799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.346966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122037                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69436.261922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67609.498217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68178.385846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69436.261922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67609.498217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68178.385846                       # average overall mshr miss latency
system.l2.replacements                             15                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       107639                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           107639                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       107639                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       107639                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3049                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3049                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10634                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    818742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     818742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.777169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76992.900132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76992.900132                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    712402001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    712402001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.777169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66992.853207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66992.853207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          50294                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        52965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             103259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    433182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    433182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        55747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        52965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.097817                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79439.299468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79439.299468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    378566500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    378566500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.097799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69436.261922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69436.261922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    116840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    116840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82224.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82224.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    102630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    102630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72224.137931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72224.137931                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                24                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          281                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             281                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.921311                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.921311                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          281                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          281                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5355500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5355500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.921311                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.921311                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19058.718861                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19058.718861                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11827.522952                       # Cycle average of tags in use
system.l2.tags.total_refs                      285086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.022368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     182.772292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3863.727395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7781.023266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.117912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.237458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.360947                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15748                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.541809                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2300737                       # Number of tag accesses
system.l2.tags.data_accesses                  2300737                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         348928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         771520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1120448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       348928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        348928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  6                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          85855247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         189835840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             275691087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     85855247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85855247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          94485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                94485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          94485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         85855247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        189835840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            275785572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        6                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    145430250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               473686500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8306.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27056.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14543                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.952076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.649098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.437078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          866     29.23%     29.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          672     22.68%     51.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          326     11.00%     62.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          215      7.26%     70.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          131      4.42%     74.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           99      3.34%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      2.80%     80.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           76      2.56%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          495     16.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2963                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1120448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1120448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       275.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    275.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4061564000                       # Total gap between requests
system.mem_ctrls.avgGap                     231917.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       348928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       771520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 85855246.727292805910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 189835839.929844975471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    154292500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    319394000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28300.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26494.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9824640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5221920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            62010900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     320227440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        955093140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        756342240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2108720280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.859765                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1956021250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    135460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1972661750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11338320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6022665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62989080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     320227440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1050789870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        675755520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2127122895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.387808                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1744681250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    135460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2184001750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1940198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1940198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1940198                       # number of overall hits
system.cpu.icache.overall_hits::total         1940198                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        68746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          68746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        68746                       # number of overall misses
system.cpu.icache.overall_misses::total         68746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1366370991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1366370991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1366370991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1366370991                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2008944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2008944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2008944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2008944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19875.643543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19875.643543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19875.643543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19875.643543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               129                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.457364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             17904                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       107719                       # number of writebacks
system.cpu.icache.writebacks::total            107719                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        12969                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12969                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        12969                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12969                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        55777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        55777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        55777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        52969                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       108746                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1096376993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1096376993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1096376993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    634830783                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1731207776                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027764                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027764                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027764                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054131                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19656.435323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19656.435323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19656.435323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11984.949367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15919.737517                       # average overall mshr miss latency
system.cpu.icache.replacements                 107719                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1940198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1940198                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        68746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         68746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1366370991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1366370991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2008944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2008944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19875.643543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19875.643543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        12969                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12969                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        55777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        55777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1096376993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1096376993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19656.435323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19656.435323                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        52969                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        52969                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    634830783                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    634830783                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11984.949367                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11984.949367                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1001.446736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2048944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            108746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.841557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   801.118792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   200.327944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.782343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.195633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          290                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          731                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.283203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4126634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4126634                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4237161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4237161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4243483                       # number of overall hits
system.cpu.dcache.overall_hits::total         4243483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156234                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156234                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156250                       # number of overall misses
system.cpu.dcache.overall_misses::total        156250                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6671684147                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6671684147                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6671684147                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6671684147                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4393395                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4393395                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4399733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4399733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035561                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035514                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035514                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42703.151343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42703.151343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42698.778541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42698.778541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41564                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8623                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             141                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.110714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.156028                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29887                       # number of writebacks
system.cpu.dcache.writebacks::total             29887                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       121188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       121188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       121188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       121188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35053                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1238145861                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1238145861                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1238478361                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1238478361                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007967                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35329.163414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35329.163414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35331.593901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35331.593901                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34025                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2815773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2815773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1600990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1600990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2881517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2881517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24351.880019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24351.880019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    356886500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    356886500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16951.812093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16951.812093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1421385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1421385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        90285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5064175764                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5064175764                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56090.998106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56090.998106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76497                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76497                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    874945978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    874945978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63457.062518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63457.062518                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6338                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6338                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6518383                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6518383                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31796.990244                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31796.990244                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6313383                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6313383                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30796.990244                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30796.990244                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       477000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       477000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        53000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        53000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003344                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003344                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.442067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4279686                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.105795                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.442067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8836811                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8836811                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4064143000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4064143000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
