CORE
main.v
--bound 2
^EXIT=0$
^SIGNAL=0$
^\[Verilog::main.property.prop1\] always main.x == 3: SUCCESS$
--
^warning: ignoring
