\hypertarget{group__hpl__spi}{}\section{H\+PL S\+PI}
\label{group__hpl__spi}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structspi__msg}{spi\+\_\+msg}
\begin{DoxyCompactList}\small\item\em S\+PI message to let driver to process. \end{DoxyCompactList}\item 
struct \hyperlink{structspi__xfer}{spi\+\_\+xfer}
\begin{DoxyCompactList}\small\item\em Transfer descriptor for S\+PI Transfer descriptor holds TX and RX buffers. \end{DoxyCompactList}\item 
struct \hyperlink{structspi__dev}{spi\+\_\+dev}
\item 
struct \hyperlink{struct__spi__async__dev__callbacks}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+callbacks}
\begin{DoxyCompactList}\small\item\em The callbacks offered by S\+PI driver. \end{DoxyCompactList}\item 
struct \hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev}
\begin{DoxyCompactList}\small\item\em S\+PI async driver. \end{DoxyCompactList}\item 
struct \hyperlink{struct__spi__sync__dev}{\+\_\+spi\+\_\+sync\+\_\+dev}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__hpl__spi_ga108944a74063db008de048761538192b}\label{group__hpl__spi_ga108944a74063db008de048761538192b}} 
\#define \hyperlink{group__hpl__spi_ga108944a74063db008de048761538192b}{S\+P\+I\+\_\+\+D\+U\+M\+M\+Y\+\_\+\+C\+H\+AR}~0x1ff
\begin{DoxyCompactList}\small\item\em S\+PI Dummy char is used when reading data from the S\+PI slave. \end{DoxyCompactList}\item 
\#define \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev}~\hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev}
\item 
\mbox{\Hypertarget{group__hpl__spi_ga45e8fd3c7617223ab478f0262dcbd13b}\label{group__hpl__spi_ga45e8fd3c7617223ab478f0262dcbd13b}} 
\#define {\bfseries \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}~\hyperlink{group__hpl__spi_ga0f0c72bc59abef8035904e8e267dfde9}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}
\item 
\#define \hyperlink{group__hpl__spi_gae7b65368c281e539d81064e45accc8a9}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}~\hyperlink{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}
\item 
\#define \hyperlink{group__hpl__spi_ga91057ea550ac0806ee96b93ee180c7d6}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}~\hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}
\item 
\#define \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev}~\hyperlink{struct__spi__dma__dev}{\+\_\+spi\+\_\+dma\+\_\+dev}
\item 
\mbox{\Hypertarget{group__hpl__spi_ga286f603c35e402cc2173463af5ca5185}\label{group__hpl__spi_ga286f603c35e402cc2173463af5ca5185}} 
\#define {\bfseries \+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev\+\_\+cb\+\_\+type}~\hyperlink{hpl__spi__dma_8h_a620c54d725b7b6e7f39ebf1c3e67d56f}{\+\_\+spi\+\_\+dma\+\_\+dev\+\_\+cb\+\_\+type}
\item 
\#define \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev}~\hyperlink{struct__spi__sync__dev}{\+\_\+spi\+\_\+sync\+\_\+dev}
\item 
\#define \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev}~\hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev}
\item 
\mbox{\Hypertarget{group__hpl__spi_gae620b9ec00192d2ac574fc6a9d963f00}\label{group__hpl__spi_gae620b9ec00192d2ac574fc6a9d963f00}} 
\#define {\bfseries \+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}~\hyperlink{group__hpl__spi_ga0f0c72bc59abef8035904e8e267dfde9}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}
\item 
\#define \hyperlink{group__hpl__spi_ga756808e81e5dab8f583b37c4c7cfef8f}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}~\hyperlink{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}
\item 
\#define \hyperlink{group__hpl__spi_ga584d088d30604fde430c5f3f9af1e19a}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}~\hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}
\item 
\#define \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev}~\hyperlink{struct__spi__sync__dev}{\+\_\+spi\+\_\+sync\+\_\+dev}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}\label{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}} 
typedef void($\ast$ \hyperlink{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}) (struct \hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev} $\ast$dev, int32\+\_\+t status)
\begin{DoxyCompactList}\small\item\em The prototype for callback on S\+PI transfer complete. If status code is zero, it indicates the normal completion, that is, SS deactivation. If status code belows zero, it indicates complete. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}\label{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}} 
typedef void($\ast$ \hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}) (struct \hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em The prototype for callback on S\+PI transmit/receive event For TX, the callback is invoked when transmit is done or ready to start transmit. For RX, the callback is invoked when receive is done or ready to read data, see \+\_\+spi\+\_\+async\+\_\+dev\+\_\+read\+\_\+one\+\_\+t on data reading. Without D\+MA enabled, the callback is invoked on each character event. With D\+MA enabled, the callback is invoked on D\+MA buffer done. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode} \{ \hyperlink{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a152359b11fb4b43ed0c5485eb0ab0673}{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+0}, 
\hyperlink{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a7c1990cc15e9d69621be8e0e757e634c}{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+1}, 
\hyperlink{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a4d350945d895a4acdc45ae96b0b82fc3}{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+2}, 
\hyperlink{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5af06ec36087996d6f328df39866ff5de6}{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+3}
 \}\begin{DoxyCompactList}\small\item\em S\+PI transfer modes S\+PI transfer mode controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. \end{DoxyCompactList}
\item 
enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size} \{ \newline
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa545c4eeac3fb7aeaeeb2ad03846f2229}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+8} = 0, 
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa811e552b89c9b9c3e6a8651132c51a0a}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+9} = 1, 
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa9d1f60998e243ba7e89e000729f094c6}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+10} = 2, 
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa44e024c8e69dde6a399893ab546f143f}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+11} = 3, 
\newline
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa1173f1bd9d748952aee7a529f29db7ae}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+12} = 4, 
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aae4bfe6a81d35bb32649c29ef61ed0149}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+13} = 5, 
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa362b90f6a542d1562e07f7083bf01356}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+14} = 6, 
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa8e89f50814cf80957ef5a5849712384e}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+15} = 7, 
\newline
\hyperlink{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa86b0b19ae92d22dbfe40f979ce399140}{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+16} = 8
 \}\begin{DoxyCompactList}\small\item\em S\+PI character sizes The character size influence the way the data is sent/received. For char size $<$= 8 data is stored byte by byte. For char size between 9 $\sim$ 16 data is stored in 2-\/byte length. Note that the default and recommended char size is 8 bit since it\textquotesingle{}s supported by all system. \end{DoxyCompactList}
\item 
enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order} \{ \hyperlink{group__hpl__spi_ggabaa69dbc0601cb5b1e2681400598a4b2a7875038b58baad2610da7f3ef2cd0325}{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+M\+S\+B\+\_\+1\+ST} = 0, 
\hyperlink{group__hpl__spi_ggabaa69dbc0601cb5b1e2681400598a4b2ac8b791b014c96eee8c4880c0a743cd10}{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+L\+S\+B\+\_\+1\+ST} = 1
 \}\begin{DoxyCompactList}\small\item\em S\+PI data order. \end{DoxyCompactList}
\item 
enum \hyperlink{group__hpl__spi_ga0f0c72bc59abef8035904e8e267dfde9}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type} \{ \hyperlink{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a2737d518cdb51d60e7b2d7c3d793dc59}{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+TX}, 
\hyperlink{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a9bd42857f574c730b26d17c12946f337}{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+RX}, 
\hyperlink{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a37eb945faf2d105fc98a372ec31a57e1}{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+C\+O\+M\+P\+L\+E\+TE}, 
\hyperlink{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a2433e69f88c4631aebf9c7471420a747}{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+N}
 \}\begin{DoxyCompactList}\small\item\em Callbacks the S\+PI driver must offer in async mode. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaf83a57ec4a0328b8d58c9aa847867445}{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val} (struct \hyperlink{structspi__dev}{spi\+\_\+dev} $\ast$dev, const uint32\+\_\+t clk, const uint32\+\_\+t baud)
\begin{DoxyCompactList}\small\item\em Calculate the baudrate value for hardware to use to set baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gab967bf854bc706f4bd6ba5a327dc32b1}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+init} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, void $\ast$const hw)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts It will load default hardware configuration and software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gae4360b2d04093ceebe9c544c1d38703c}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gadae03c08b6d35ed7ab360e5a3186819c}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Enable S\+PI for access with interrupts Enable the S\+PI and enable callback generation of receive and error interrupts. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaaeefe807432ef5d2416ba1659b9f807f}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+disable} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Disable S\+PI for access without interrupts Disable S\+PI and interrupts. Deactivate all CS pins if works as master. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga2044d42ba5353a59324da48cebf69e25}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode} mode)
\begin{DoxyCompactList}\small\item\em Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gac3b42aecc24e3edf0b9d608db13056d2}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, const uint32\+\_\+t baud\+\_\+val)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaaed0c114955cb90a53932deadd347895}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size} char\+\_\+size)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaa8228094fcecc7b1f75b2f3f6e1a63a0}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order} dord)
\begin{DoxyCompactList}\small\item\em Set S\+PI data order. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga1be1b6a4ab1e574d1d5b7e678063a98b}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on character output. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga8fc2dc760cf191c7979e2a568bfe33a4}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on character input. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga0f88fe411dd9a3bda81b0c035eaf3e80}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on Slave Select (SS) rising. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group__hpl__spi_ga0210fb0efa281b97063ac82606c30cae}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Read one character to S\+PI device instance. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga6e4ef571a2b01b191ade58f21686f13c}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write one character to assigned buffer. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga8ded12d6ee42cc5265a9d5c43e042315}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$dev, const enum \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type cb\+\_\+type, const \hyperlink{group__doc__driver__hal__utils__macro_gae40b38bc5f5a5bd452bdd59c67d9a9cf}{F\+U\+N\+C\+\_\+\+P\+TR} func)
\begin{DoxyCompactList}\small\item\em Register the S\+PI device callback. \end{DoxyCompactList}\item 
void \hyperlink{group__hpl__spi_ga78a45200688acd1d51a83fb1cbe013ec}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state} (struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$const device, const enum \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type type, const bool state)
\begin{DoxyCompactList}\small\item\em Enable/disable S\+PI master interrupt. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga6168cbfdef164f4980a99601f0ca4e6d}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+init} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, void $\ast$const hw)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts It will load default hardware configuration and software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gabcbacc2873e0fa5a00620ca13f376ddd}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga84487738869d6a3a349d71507e504946}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Enable S\+PI for access with interrupts Enable the S\+PI and enable callback generation of receive and error interrupts. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga4923cdd8808adfcff6286c3a22680773}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Disable S\+PI for access without interrupts Disable S\+PI and interrupts. Deactivate all CS pins if works as master. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga447e3d2a41c2332c652b906f4ec77b03}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode} mode)
\begin{DoxyCompactList}\small\item\em Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga99577599f4159b1e739a34f3b485fb45}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, const uint32\+\_\+t baud\+\_\+val)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga566bf1203a9a6c7576cd75c413b771b0}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size} char\+\_\+size)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga854f4bbf489e7706a61da7234abccae9}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order} dord)
\begin{DoxyCompactList}\small\item\em Set S\+PI data order. \end{DoxyCompactList}\item 
void \hyperlink{group__hpl__spi_ga14c36b87921d43cd194fdd99220b4b8f}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, enum \hyperlink{hpl__spi__dma_8h_a620c54d725b7b6e7f39ebf1c3e67d56f}{\+\_\+spi\+\_\+dma\+\_\+dev\+\_\+cb\+\_\+type}, \hyperlink{hpl__spi__dma_8h_ae7c46033731e549163962bd7c79cab78}{\+\_\+spi\+\_\+dma\+\_\+cb\+\_\+t} func)
\begin{DoxyCompactList}\small\item\em Register the S\+PI device callback. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga554fa0d30abe52ef12ec3046d12bbec2}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer} (struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$dev, uint8\+\_\+t const $\ast$txbuf, uint8\+\_\+t $\ast$const rxbuf, const uint16\+\_\+t length)
\begin{DoxyCompactList}\small\item\em Do S\+PI data transfer (TX \& RX) with D\+MA Log the TX \& RX buffers and transfer them in background. It never blocks. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga1ba635e6ad210d1428315ddd399647e2}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+init} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev, void $\ast$const hw)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access without interrupts It will load default hardware configuration and software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaf4e206004864513902ccd1c79a4d59d8}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Deinitialize S\+PI Disable, reset the hardware and the software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga3c9ed3535e73ac73198d7a06829ce260}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Enable S\+PI for access without interrupts. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga1f98d26555a08dae45c7d80da8a6b1e9}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Disable S\+PI for access without interrupts Disable S\+PI. Deactivate all CS pins if works as master. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gafa658db2528d45e511ca80ade9feb2f8}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode} mode)
\begin{DoxyCompactList}\small\item\em Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga9afbba219e80a3afa273c19c889dae3a}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev, const uint32\+\_\+t baud\+\_\+val)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gab3dbaa2147cc8f859c11a6fd2bf04a13}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size} char\+\_\+size)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga83403f5f3a201292ac93622f20278221}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order} dord)
\begin{DoxyCompactList}\small\item\em Set S\+PI data order. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga7c3dd5d93fc342e6436bbce037b8b424}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans} (struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$dev, const struct \hyperlink{structspi__msg}{spi\+\_\+msg} $\ast$msg)
\begin{DoxyCompactList}\small\item\em Transfer the whole message without interrupt Transfer the message, it will keep waiting until the message finish or error. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gab7029f17c278df8b26d1b3dabc209a6c}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+init} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, void $\ast$const hw)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts It will load default hardware configuration and software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaeeb792ee0ed50ffd0dd57d94211cd9ed}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga506b300340ae2cd06b640f47e05f9fee}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Enable S\+PI for access with interrupts Enable the S\+PI and enable callback generation of receive and error interrupts. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaeb0c400081a9de6a4ff574be671d788c}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+disable} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Disable S\+PI for access without interrupts Disable S\+PI and interrupts. Deactivate all CS pins if works as master. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gadf01869e506fd07f13dcf6afbcf07d7e}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode} mode)
\begin{DoxyCompactList}\small\item\em Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaa004cfed65f6200145d623ade4c23bb7}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size} char\+\_\+size)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga3e8f1969cbefb53284f84f7dbcc71565}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order} dord)
\begin{DoxyCompactList}\small\item\em Set S\+PI data order. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga95cc445c703d422f1043bdbae0ffd7b3}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on character output. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga6434080b193c1e9546e90db3d01dab81}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on character input. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga850ea6c15d3c93959f618b363f445182}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on Slave Select (SS) rising. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group__hpl__spi_gacbb3e58ab1b546b509917700cd3b8f5f}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Read one character to S\+PI device instance. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gadc1092adc8163cb6297ba493f1723b30}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write one character to assigned buffer. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga58235b4c4fdd06abd22569c9728c2c6f}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback} (struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$dev, const enum \+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type cb\+\_\+type, const \hyperlink{group__doc__driver__hal__utils__macro_gae40b38bc5f5a5bd452bdd59c67d9a9cf}{F\+U\+N\+C\+\_\+\+P\+TR} func)
\begin{DoxyCompactList}\small\item\em Register the S\+PI device callback. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga9bfff6aba1ac04a156b33b435497ed5a}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+init} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, void $\ast$const hw)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access without interrupts It will load default hardware configuration and software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga6f2703d1bbc1ae9e5924119709f6fadf}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga92a6db85ee5f31aa57b1aa4e712f14e7}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Enable S\+PI for access without interrupts. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaece136abe12e7e2945fcb7b28d1bb5e1}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Disable S\+PI for access without interrupts Disable S\+PI. Deactivate all CS pins if works as master. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga0dc0439caabbb1ed80874e97c7ba67a7}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode} mode)
\begin{DoxyCompactList}\small\item\em Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga986f5f676a69c705d5239fd53193864a}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size} char\+\_\+size)
\begin{DoxyCompactList}\small\item\em Set S\+PI baudrate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga5cab059286805d618d2bc11da8e43d94}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order} dord)
\begin{DoxyCompactList}\small\item\em Set S\+PI data order. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga9b51eaa184b1d70f894ad55e773df3b9}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on character output. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_ga2dd07ddcb66c0451c56c4fa2a6a12818}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, bool state)
\begin{DoxyCompactList}\small\item\em Enable interrupt on character input. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group__hpl__spi_ga3bc398fcaa495592607952f4f0a2f55e}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Read one character to S\+PI device instance. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__hpl__spi_gaa5c691af95be44b8f2139379df54ba80}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write one character to assigned buffer. \end{DoxyCompactList}\item 
bool \hyperlink{group__hpl__spi_ga96d0ba31c615fdd4340205bc27106df8}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Check if TX ready. \end{DoxyCompactList}\item 
bool \hyperlink{group__hpl__spi_ga632f8c72ffd769bc392e730e0ad805d8}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Check if RX character ready. \end{DoxyCompactList}\item 
bool \hyperlink{group__hpl__spi_gaa51db7f4f9251689e45272535b1f2051}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Check if SS deactiviation detected. \end{DoxyCompactList}\item 
bool \hyperlink{group__hpl__spi_ga8a55be7580939b887c193397e632d3f2}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error} (struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Check if error is detected. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hypertarget{group__hpl__spi_hpl_spi_rev}{}\subsection{Revision History}\label{group__hpl__spi_hpl_spi_rev}

\begin{DoxyItemize}
\item v1.\+0.\+0 Initial Release 
\end{DoxyItemize}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}\label{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev}{\_spi\_m\_async\_dev}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev~\hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev}}

Uses common S\+PI async device driver. \mbox{\Hypertarget{group__hpl__spi_gae7b65368c281e539d81064e45accc8a9}\label{group__hpl__spi_gae7b65368c281e539d81064e45accc8a9}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}{\_spi\_m\_async\_dev\_cb\_complete\_t}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t~\hyperlink{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}}

Uses common S\+PI async device driver complete callback type. \mbox{\Hypertarget{group__hpl__spi_ga91057ea550ac0806ee96b93ee180c7d6}\label{group__hpl__spi_ga91057ea550ac0806ee96b93ee180c7d6}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}{\_spi\_m\_async\_dev\_cb\_xfer\_t}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t~\hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}}

Uses common S\+PI async device driver transfer callback type. \mbox{\Hypertarget{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}\label{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev}{\_spi\_m\_dma\_dev}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev~\hyperlink{struct__spi__dma__dev}{\+\_\+spi\+\_\+dma\+\_\+dev}}

Uses common S\+PI dma device driver. \mbox{\Hypertarget{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}\label{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev}{\_spi\_m\_sync\_dev}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev~\hyperlink{struct__spi__sync__dev}{\+\_\+spi\+\_\+sync\+\_\+dev}}

Uses common S\+PI async device driver. \mbox{\Hypertarget{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}\label{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev}{\_spi\_s\_async\_dev}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+s\+\_\+async\+\_\+dev~\hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev}}

Uses common S\+PI async device driver. \mbox{\Hypertarget{group__hpl__spi_ga756808e81e5dab8f583b37c4c7cfef8f}\label{group__hpl__spi_ga756808e81e5dab8f583b37c4c7cfef8f}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}{\_spi\_s\_async\_dev\_cb\_complete\_t}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t~\hyperlink{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}}

Uses common S\+PI async device driver complete callback type. \mbox{\Hypertarget{group__hpl__spi_ga584d088d30604fde430c5f3f9af1e19a}\label{group__hpl__spi_ga584d088d30604fde430c5f3f9af1e19a}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}{\_spi\_s\_async\_dev\_cb\_xfer\_t}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t~\hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}}

Uses common S\+PI async device driver transfer callback type. \mbox{\Hypertarget{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}\label{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev}{\_spi\_s\_sync\_dev}}
{\footnotesize\ttfamily \#define \+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev~\hyperlink{struct__spi__sync__dev}{\+\_\+spi\+\_\+sync\+\_\+dev}}

Uses common S\+PI async device driver. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__hpl__spi_ga0f0c72bc59abef8035904e8e267dfde9}\label{group__hpl__spi_ga0f0c72bc59abef8035904e8e267dfde9}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type@{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}}
\index{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type@{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}{\_spi\_async\_dev\_cb\_type}}
{\footnotesize\ttfamily enum \hyperlink{group__hpl__spi_ga0f0c72bc59abef8035904e8e267dfde9}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}}



Callbacks the S\+PI driver must offer in async mode. 

The callback types \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+TX@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+TX}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+TX@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+TX}}}\mbox{\Hypertarget{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a2737d518cdb51d60e7b2d7c3d793dc59}\label{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a2737d518cdb51d60e7b2d7c3d793dc59}} 
S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+TX&Callback type for transmit, see \hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+RX@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+RX}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+RX@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+RX}}}\mbox{\Hypertarget{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a9bd42857f574c730b26d17c12946f337}\label{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a9bd42857f574c730b26d17c12946f337}} 
S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+RX&Callback type for receive, see \hyperlink{group__hpl__spi_ga62275ef9b2c245ed2ed183f9d1c98a31}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+xfer\+\_\+t}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}}\mbox{\Hypertarget{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a37eb945faf2d105fc98a372ec31a57e1}\label{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a37eb945faf2d105fc98a372ec31a57e1}} 
S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+\+C\+O\+M\+P\+L\+E\+TE&Callback type for \hyperlink{group__hpl__spi_ga446094494e8aacbf4ad1a74c868d9809}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+cb\+\_\+complete\+\_\+t}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+N@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+N}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+N@{S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+N}}}\mbox{\Hypertarget{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a2433e69f88c4631aebf9c7471420a747}\label{group__hpl__spi_gga0f0c72bc59abef8035904e8e267dfde9a2433e69f88c4631aebf9c7471420a747}} 
S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+C\+B\+\_\+N&Number of callbacks. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}\label{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!spi\+\_\+char\+\_\+size@{spi\+\_\+char\+\_\+size}}
\index{spi\+\_\+char\+\_\+size@{spi\+\_\+char\+\_\+size}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{spi\+\_\+char\+\_\+size}{spi\_char\_size}}
{\footnotesize\ttfamily enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}}



S\+PI character sizes The character size influence the way the data is sent/received. For char size $<$= 8 data is stored byte by byte. For char size between 9 $\sim$ 16 data is stored in 2-\/byte length. Note that the default and recommended char size is 8 bit since it\textquotesingle{}s supported by all system. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+8@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+8}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+8@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+8}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa545c4eeac3fb7aeaeeb2ad03846f2229}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa545c4eeac3fb7aeaeeb2ad03846f2229}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+8&Character size is 8 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+9@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+9}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+9@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+9}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa811e552b89c9b9c3e6a8651132c51a0a}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa811e552b89c9b9c3e6a8651132c51a0a}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+9&Character size is 9 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+10@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+10}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+10@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+10}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa9d1f60998e243ba7e89e000729f094c6}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa9d1f60998e243ba7e89e000729f094c6}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+10&Character size is 10 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+11@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+11}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+11@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+11}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa44e024c8e69dde6a399893ab546f143f}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa44e024c8e69dde6a399893ab546f143f}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+11&Character size is 11 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+12@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+12}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+12@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+12}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa1173f1bd9d748952aee7a529f29db7ae}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa1173f1bd9d748952aee7a529f29db7ae}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+12&Character size is 12 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+13@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+13}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+13@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+13}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aae4bfe6a81d35bb32649c29ef61ed0149}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aae4bfe6a81d35bb32649c29ef61ed0149}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+13&Character size is 13 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+14@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+14}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+14@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+14}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa362b90f6a542d1562e07f7083bf01356}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa362b90f6a542d1562e07f7083bf01356}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+14&Character size is 14 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+15@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+15}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+15@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+15}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa8e89f50814cf80957ef5a5849712384e}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa8e89f50814cf80957ef5a5849712384e}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+15&Character size is 15 bit. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+16@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+16}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+16@{S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+16}}}\mbox{\Hypertarget{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa86b0b19ae92d22dbfe40f979ce399140}\label{group__hpl__spi_gga4a3ef460c2cea333834811806f32d60aa86b0b19ae92d22dbfe40f979ce399140}} 
S\+P\+I\+\_\+\+C\+H\+A\+R\+\_\+\+S\+I\+Z\+E\+\_\+16&Character size is 16 bit. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}\label{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!spi\+\_\+data\+\_\+order@{spi\+\_\+data\+\_\+order}}
\index{spi\+\_\+data\+\_\+order@{spi\+\_\+data\+\_\+order}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{spi\+\_\+data\+\_\+order}{spi\_data\_order}}
{\footnotesize\ttfamily enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order}}



S\+PI data order. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+M\+S\+B\+\_\+1\+ST@{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+M\+S\+B\+\_\+1\+ST}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+M\+S\+B\+\_\+1\+ST@{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+M\+S\+B\+\_\+1\+ST}}}\mbox{\Hypertarget{group__hpl__spi_ggabaa69dbc0601cb5b1e2681400598a4b2a7875038b58baad2610da7f3ef2cd0325}\label{group__hpl__spi_ggabaa69dbc0601cb5b1e2681400598a4b2a7875038b58baad2610da7f3ef2cd0325}} 
S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+M\+S\+B\+\_\+1\+ST&M\+SB goes first. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+L\+S\+B\+\_\+1\+ST@{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+L\+S\+B\+\_\+1\+ST}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+L\+S\+B\+\_\+1\+ST@{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+L\+S\+B\+\_\+1\+ST}}}\mbox{\Hypertarget{group__hpl__spi_ggabaa69dbc0601cb5b1e2681400598a4b2ac8b791b014c96eee8c4880c0a743cd10}\label{group__hpl__spi_ggabaa69dbc0601cb5b1e2681400598a4b2ac8b791b014c96eee8c4880c0a743cd10}} 
S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+O\+R\+D\+E\+R\+\_\+\+L\+S\+B\+\_\+1\+ST&L\+SB goes first. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}\label{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!spi\+\_\+transfer\+\_\+mode@{spi\+\_\+transfer\+\_\+mode}}
\index{spi\+\_\+transfer\+\_\+mode@{spi\+\_\+transfer\+\_\+mode}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{spi\+\_\+transfer\+\_\+mode}{spi\_transfer\_mode}}
{\footnotesize\ttfamily enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}}



S\+PI transfer modes S\+PI transfer mode controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+0@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+0}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+0@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+0}}}\mbox{\Hypertarget{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a152359b11fb4b43ed0c5485eb0ab0673}\label{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a152359b11fb4b43ed0c5485eb0ab0673}} 
S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+0&Leading edge is rising edge, data sample on leading edge. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+1@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+1}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+1@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+1}}}\mbox{\Hypertarget{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a7c1990cc15e9d69621be8e0e757e634c}\label{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a7c1990cc15e9d69621be8e0e757e634c}} 
S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+1&Leading edge is rising edge, data sample on trailing edge. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+2@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+2}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+2@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+2}}}\mbox{\Hypertarget{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a4d350945d895a4acdc45ae96b0b82fc3}\label{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5a4d350945d895a4acdc45ae96b0b82fc3}} 
S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+2&Leading edge is falling edge, data sample on leading edge. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+3@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+3}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+3@{S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+3}}}\mbox{\Hypertarget{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5af06ec36087996d6f328df39866ff5de6}\label{group__hpl__spi_gga9c30fdfffba6be76b4044ccb17b218e5af06ec36087996d6f328df39866ff5de6}} 
S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+3&Leading edge is falling edge, data sample on trailing edge. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__hpl__spi_gaf83a57ec4a0328b8d58c9aa847867445}\label{group__hpl__spi_gaf83a57ec4a0328b8d58c9aa847867445}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val@{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val}}
\index{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val@{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val()}{\_spi\_calc\_baud\_val()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val (\begin{DoxyParamCaption}\item[{struct \hyperlink{structspi__dev}{spi\+\_\+dev} $\ast$}]{dev,  }\item[{const uint32\+\_\+t}]{clk,  }\item[{const uint32\+\_\+t}]{baud }\end{DoxyParamCaption})}



Calculate the baudrate value for hardware to use to set baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em clk} & Clock frequency (Hz) for baudrate generation. \\
\hline
\mbox{\tt in}  & {\em baud} & Target baudrate (bps). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error or baudrate value. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em $>$0} & Baudrate value. \\
\hline
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Calculation fail. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gae4360b2d04093ceebe9c544c1d38703c}\label{group__hpl__spi_gae4360b2d04093ceebe9c544c1d38703c}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit()}{\_spi\_m\_async\_deinit()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+deinit (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaaeefe807432ef5d2416ba1659b9f807f}\label{group__hpl__spi_gaaeefe807432ef5d2416ba1659b9f807f}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+disable@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+disable}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+disable@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+disable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+disable()}{\_spi\_m\_async\_disable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+disable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Disable S\+PI for access without interrupts Disable S\+PI and interrupts. Deactivate all CS pins if works as master. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gadae03c08b6d35ed7ab360e5a3186819c}\label{group__hpl__spi_gadae03c08b6d35ed7ab360e5a3186819c}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable()}{\_spi\_m\_async\_enable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+enable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Enable S\+PI for access with interrupts Enable the S\+PI and enable callback generation of receive and error interrupts. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga8fc2dc760cf191c7979e2a568bfe33a4}\label{group__hpl__spi_ga8fc2dc760cf191c7979e2a568bfe33a4}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx()}{\_spi\_m\_async\_enable\_rx()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+rx (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on character input. 

Enable interrupt when a new character is ready to be read from the S\+PI device.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable input interrupts false = disable input interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code  0 OK Status 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga0f88fe411dd9a3bda81b0c035eaf3e80}\label{group__hpl__spi_ga0f88fe411dd9a3bda81b0c035eaf3e80}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect()}{\_spi\_m\_async\_enable\_ss\_detect()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on Slave Select (SS) rising. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable input interrupts false = disable input interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code  0 OK Status 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga1be1b6a4ab1e574d1d5b7e678063a98b}\label{group__hpl__spi_ga1be1b6a4ab1e574d1d5b7e678063a98b}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx()}{\_spi\_m\_async\_enable\_tx()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+enable\+\_\+tx (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on character output. 

Enable interrupt when a new character can be written to the S\+PI device.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable output interrupt false = disable output interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Ok status \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gab967bf854bc706f4bd6ba5a327dc32b1}\label{group__hpl__spi_gab967bf854bc706f4bd6ba5a327dc32b1}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+init@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+init}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+init@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+init}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+init()}{\_spi\_m\_async\_init()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+init (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{void $\ast$const}]{hw }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts It will load default hardware configuration and software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em hw} & Pointer to the hardware base. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em E\+R\+R\+\_\+\+D\+E\+N\+I\+ED} & S\+PI has been enabled. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga0210fb0efa281b97063ac82606c30cae}\label{group__hpl__spi_ga0210fb0efa281b97063ac82606c30cae}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one()}{\_spi\_m\_async\_read\_one()}}
{\footnotesize\ttfamily uint16\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+read\+\_\+one (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Read one character to S\+PI device instance. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character read from S\+PI module 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga8ded12d6ee42cc5265a9d5c43e042315}\label{group__hpl__spi_ga8ded12d6ee42cc5265a9d5c43e042315}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback()}{\_spi\_m\_async\_register\_callback()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+register\+\_\+callback (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}]{cb\+\_\+type,  }\item[{const \hyperlink{group__doc__driver__hal__utils__macro_gae40b38bc5f5a5bd452bdd59c67d9a9cf}{F\+U\+N\+C\+\_\+\+P\+TR}}]{func }\end{DoxyParamCaption})}



Register the S\+PI device callback. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em cb\+\_\+type} & The callback type. \\
\hline
\mbox{\tt in}  & {\em func} & The callback function to register. N\+U\+LL to disable callback. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Always 0. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_gac3b42aecc24e3edf0b9d608db13056d2}\label{group__hpl__spi_gac3b42aecc24e3edf0b9d608db13056d2}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate()}{\_spi\_m\_async\_set\_baudrate()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+baudrate (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const uint32\+\_\+t}]{baud\+\_\+val }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em baud\+\_\+val} & The S\+PI baudrate value, see \hyperlink{group__hpl__spi_gaf83a57ec4a0328b8d58c9aa847867445}{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val()} on how it\textquotesingle{}s generated. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaaed0c114955cb90a53932deadd347895}\label{group__hpl__spi_gaaed0c114955cb90a53932deadd347895}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size()}{\_spi\_m\_async\_set\_char\_size()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+char\+\_\+size (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}}]{char\+\_\+size }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em char\+\_\+size} & The character size, see \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaa8228094fcecc7b1f75b2f3f6e1a63a0}\label{group__hpl__spi_gaa8228094fcecc7b1f75b2f3f6e1a63a0}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order()}{\_spi\_m\_async\_set\_data\_order()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+data\+\_\+order (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order}}]{dord }\end{DoxyParamCaption})}



Set S\+PI data order. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em dord} & S\+PI data order (L\+S\+B/\+M\+SB first). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga78a45200688acd1d51a83fb1cbe013ec}\label{group__hpl__spi_ga78a45200688acd1d51a83fb1cbe013ec}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state()}{\_spi\_m\_async\_set\_irq\_state()}}
{\footnotesize\ttfamily void \+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+irq\+\_\+state (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$const}]{device,  }\item[{const enum \+\_\+spi\+\_\+m\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}]{type,  }\item[{const bool}]{state }\end{DoxyParamCaption})}



Enable/disable S\+PI master interrupt. 

param\mbox{[}in\mbox{]} device The pointer to S\+PI master device instance param\mbox{[}in\mbox{]} type The type of interrupt to disable/enable if applicable param\mbox{[}in\mbox{]} state Enable or disable \mbox{\Hypertarget{group__hpl__spi_ga2044d42ba5353a59324da48cebf69e25}\label{group__hpl__spi_ga2044d42ba5353a59324da48cebf69e25}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode()}{\_spi\_m\_async\_set\_mode()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}}]{mode }\end{DoxyParamCaption})}



Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em mode} & The S\+PI transfer mode. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga6e4ef571a2b01b191ade58f21686f13c}\label{group__hpl__spi_ga6e4ef571a2b01b191ade58f21686f13c}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one}}
\index{\+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one@{\+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one()}{\_spi\_m\_async\_write\_one()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+async\+\_\+write\+\_\+one (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_gaab37ebaab3686617eb20d5d175e82e6a}{\+\_\+spi\+\_\+m\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{uint16\+\_\+t}]{data }\end{DoxyParamCaption})}



Write one character to assigned buffer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em data} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code of write operation 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Write operation OK \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gabcbacc2873e0fa5a00620ca13f376ddd}\label{group__hpl__spi_gabcbacc2873e0fa5a00620ca13f376ddd}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit()}{\_spi\_m\_dma\_deinit()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+deinit (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & E\+R\+R\+\_\+\+N\+O\+NE is operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga4923cdd8808adfcff6286c3a22680773}\label{group__hpl__spi_ga4923cdd8808adfcff6286c3a22680773}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable()}{\_spi\_m\_dma\_disable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+disable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Disable S\+PI for access without interrupts Disable S\+PI and interrupts. Deactivate all CS pins if works as master. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & E\+R\+R\+\_\+\+N\+O\+NE is operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga84487738869d6a3a349d71507e504946}\label{group__hpl__spi_ga84487738869d6a3a349d71507e504946}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable()}{\_spi\_m\_dma\_enable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+enable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Enable S\+PI for access with interrupts Enable the S\+PI and enable callback generation of receive and error interrupts. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em 0} & E\+R\+R\+\_\+\+N\+O\+NE is operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga6168cbfdef164f4980a99601f0ca4e6d}\label{group__hpl__spi_ga6168cbfdef164f4980a99601f0ca4e6d}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+init@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+init}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+init@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+init}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+init()}{\_spi\_m\_dma\_init()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+init (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{void $\ast$const}]{hw }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts It will load default hardware configuration and software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em hw} & Pointer to the hardware base. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em E\+R\+R\+\_\+\+D\+E\+N\+I\+ED} & S\+PI has been enabled. \\
\hline
{\em 0} & E\+R\+R\+\_\+\+N\+O\+NE is operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga14c36b87921d43cd194fdd99220b4b8f}\label{group__hpl__spi_ga14c36b87921d43cd194fdd99220b4b8f}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback()}{\_spi\_m\_dma\_register\_callback()}}
{\footnotesize\ttfamily void \+\_\+spi\+\_\+m\+\_\+dma\+\_\+register\+\_\+callback (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{enum}]{\+\_\+spi\+\_\+dma\+\_\+dev\+\_\+cb\+\_\+type,  }\item[{\hyperlink{hpl__spi__dma_8h_ae7c46033731e549163962bd7c79cab78}{\+\_\+spi\+\_\+dma\+\_\+cb\+\_\+t}}]{func }\end{DoxyParamCaption})}



Register the S\+PI device callback. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em cb\+\_\+type} & The callback type. \\
\hline
\mbox{\tt in}  & {\em func} & The callback function to register. N\+U\+LL to disable callback. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Always 0. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga99577599f4159b1e739a34f3b485fb45}\label{group__hpl__spi_ga99577599f4159b1e739a34f3b485fb45}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate()}{\_spi\_m\_dma\_set\_baudrate()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+baudrate (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{const uint32\+\_\+t}]{baud\+\_\+val }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em baud\+\_\+val} & The S\+PI baudrate value, see \hyperlink{group__hpl__spi_gaf83a57ec4a0328b8d58c9aa847867445}{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val()} on how it\textquotesingle{}s generated. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga566bf1203a9a6c7576cd75c413b771b0}\label{group__hpl__spi_ga566bf1203a9a6c7576cd75c413b771b0}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size()}{\_spi\_m\_dma\_set\_char\_size()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+char\+\_\+size (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}}]{char\+\_\+size }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em char\+\_\+size} & The character size, see \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga854f4bbf489e7706a61da7234abccae9}\label{group__hpl__spi_ga854f4bbf489e7706a61da7234abccae9}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order()}{\_spi\_m\_dma\_set\_data\_order()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+data\+\_\+order (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order}}]{dord }\end{DoxyParamCaption})}



Set S\+PI data order. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em dord} & S\+PI data order (L\+S\+B/\+M\+SB first). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga447e3d2a41c2332c652b906f4ec77b03}\label{group__hpl__spi_ga447e3d2a41c2332c652b906f4ec77b03}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode()}{\_spi\_m\_dma\_set\_mode()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}}]{mode }\end{DoxyParamCaption})}



Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em mode} & The S\+PI transfer mode. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & E\+R\+R\+\_\+\+N\+O\+NE is operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga554fa0d30abe52ef12ec3046d12bbec2}\label{group__hpl__spi_ga554fa0d30abe52ef12ec3046d12bbec2}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer}}
\index{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer@{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer()}{\_spi\_m\_dma\_transfer()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+dma\+\_\+transfer (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga63a73aeb4b9cc78590635e10bb0b1e8b}{\+\_\+spi\+\_\+m\+\_\+dma\+\_\+dev} $\ast$}]{dev,  }\item[{uint8\+\_\+t const $\ast$}]{txbuf,  }\item[{uint8\+\_\+t $\ast$const}]{rxbuf,  }\item[{const uint16\+\_\+t}]{length }\end{DoxyParamCaption})}



Do S\+PI data transfer (TX \& RX) with D\+MA Log the TX \& RX buffers and transfer them in background. It never blocks. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em txbuf} & Pointer to the transfer information (spi\+\_\+transfer). \\
\hline
\mbox{\tt out}  & {\em rxbuf} & Pointer to the receiver information (spi\+\_\+receive). \\
\hline
\mbox{\tt in}  & {\em length} & spi transfer data length.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+N\+O\+NE} & Success. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & Busy. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaf4e206004864513902ccd1c79a4d59d8}\label{group__hpl__spi_gaf4e206004864513902ccd1c79a4d59d8}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit()}{\_spi\_m\_sync\_deinit()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+deinit (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Deinitialize S\+PI Disable, reset the hardware and the software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga1f98d26555a08dae45c7d80da8a6b1e9}\label{group__hpl__spi_ga1f98d26555a08dae45c7d80da8a6b1e9}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable()}{\_spi\_m\_sync\_disable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+disable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Disable S\+PI for access without interrupts Disable S\+PI. Deactivate all CS pins if works as master. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga3c9ed3535e73ac73198d7a06829ce260}\label{group__hpl__spi_ga3c9ed3535e73ac73198d7a06829ce260}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable()}{\_spi\_m\_sync\_enable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+enable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Enable S\+PI for access without interrupts. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga1ba635e6ad210d1428315ddd399647e2}\label{group__hpl__spi_ga1ba635e6ad210d1428315ddd399647e2}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+init@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+init}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+init@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+init}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+init()}{\_spi\_m\_sync\_init()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+init (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{void $\ast$const}]{hw }\end{DoxyParamCaption})}



Initialize S\+PI for access without interrupts It will load default hardware configuration and software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em hw} & Pointer to the hardware base. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em E\+R\+R\+\_\+\+D\+E\+N\+I\+ED} & S\+PI has been enabled. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga9afbba219e80a3afa273c19c889dae3a}\label{group__hpl__spi_ga9afbba219e80a3afa273c19c889dae3a}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate()}{\_spi\_m\_sync\_set\_baudrate()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+baudrate (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const uint32\+\_\+t}]{baud\+\_\+val }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em baud\+\_\+val} & The S\+PI baudrate value, see \hyperlink{group__hpl__spi_gaf83a57ec4a0328b8d58c9aa847867445}{\+\_\+spi\+\_\+calc\+\_\+baud\+\_\+val()} on how it\textquotesingle{}s generated. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gab3dbaa2147cc8f859c11a6fd2bf04a13}\label{group__hpl__spi_gab3dbaa2147cc8f859c11a6fd2bf04a13}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size()}{\_spi\_m\_sync\_set\_char\_size()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+char\+\_\+size (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}}]{char\+\_\+size }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em char\+\_\+size} & The character size, see \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga83403f5f3a201292ac93622f20278221}\label{group__hpl__spi_ga83403f5f3a201292ac93622f20278221}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order()}{\_spi\_m\_sync\_set\_data\_order()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+data\+\_\+order (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order}}]{dord }\end{DoxyParamCaption})}



Set S\+PI data order. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em dord} & S\+PI data order (L\+S\+B/\+M\+SB first). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gafa658db2528d45e511ca80ade9feb2f8}\label{group__hpl__spi_gafa658db2528d45e511ca80ade9feb2f8}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode()}{\_spi\_m\_sync\_set\_mode()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}}]{mode }\end{DoxyParamCaption})}



Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em mode} & The S\+PI transfer mode. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga7c3dd5d93fc342e6436bbce037b8b424}\label{group__hpl__spi_ga7c3dd5d93fc342e6436bbce037b8b424}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans}}
\index{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans@{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans()}{\_spi\_m\_sync\_trans()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+m\+\_\+sync\+\_\+trans (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7674622aeda62f2981f106e2d8221a5e}{\+\_\+spi\+\_\+m\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const struct \hyperlink{structspi__msg}{spi\+\_\+msg} $\ast$}]{msg }\end{DoxyParamCaption})}



Transfer the whole message without interrupt Transfer the message, it will keep waiting until the message finish or error. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em msg} & Pointer to the message instance to process. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error or number of characters transferred. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware is not ready to start transfer (not enabled, busy applying settings, ...). \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+\_\+\+O\+V\+E\+R\+F\+L\+OW} & Overflow error. \\
\hline
{\em $>$=0} & Number of characters transferred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaeeb792ee0ed50ffd0dd57d94211cd9ed}\label{group__hpl__spi_gaeeb792ee0ed50ffd0dd57d94211cd9ed}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit()}{\_spi\_s\_async\_deinit()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+deinit (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaeb0c400081a9de6a4ff574be671d788c}\label{group__hpl__spi_gaeb0c400081a9de6a4ff574be671d788c}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+disable@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+disable}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+disable@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+disable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+disable()}{\_spi\_s\_async\_disable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+disable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Disable S\+PI for access without interrupts Disable S\+PI and interrupts. Deactivate all CS pins if works as master. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga506b300340ae2cd06b640f47e05f9fee}\label{group__hpl__spi_ga506b300340ae2cd06b640f47e05f9fee}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable()}{\_spi\_s\_async\_enable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+enable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Enable S\+PI for access with interrupts Enable the S\+PI and enable callback generation of receive and error interrupts. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga6434080b193c1e9546e90db3d01dab81}\label{group__hpl__spi_ga6434080b193c1e9546e90db3d01dab81}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx()}{\_spi\_s\_async\_enable\_rx()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+rx (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on character input. 

Enable interrupt when a new character is ready to be read from the S\+PI device.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable input interrupts false = disable input interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code  0 OK Status 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga850ea6c15d3c93959f618b363f445182}\label{group__hpl__spi_ga850ea6c15d3c93959f618b363f445182}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect()}{\_spi\_s\_async\_enable\_ss\_detect()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+ss\+\_\+detect (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on Slave Select (SS) rising. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable input interrupts false = disable input interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code  0 OK Status 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga95cc445c703d422f1043bdbae0ffd7b3}\label{group__hpl__spi_ga95cc445c703d422f1043bdbae0ffd7b3}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx()}{\_spi\_s\_async\_enable\_tx()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+enable\+\_\+tx (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on character output. 

Enable interrupt when a new character can be written to the S\+PI device.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable output interrupt false = disable output interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Ok status \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gab7029f17c278df8b26d1b3dabc209a6c}\label{group__hpl__spi_gab7029f17c278df8b26d1b3dabc209a6c}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+init@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+init}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+init@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+init}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+init()}{\_spi\_s\_async\_init()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+init (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{void $\ast$const}]{hw }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts It will load default hardware configuration and software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em hw} & Pointer to the hardware base. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em E\+R\+R\+\_\+\+D\+E\+N\+I\+ED} & S\+PI has been enabled. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gacbb3e58ab1b546b509917700cd3b8f5f}\label{group__hpl__spi_gacbb3e58ab1b546b509917700cd3b8f5f}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one()}{\_spi\_s\_async\_read\_one()}}
{\footnotesize\ttfamily uint16\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+read\+\_\+one (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Read one character to S\+PI device instance. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character read from S\+PI module 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga58235b4c4fdd06abd22569c9728c2c6f}\label{group__hpl__spi_ga58235b4c4fdd06abd22569c9728c2c6f}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback()}{\_spi\_s\_async\_register\_callback()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+register\+\_\+callback (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \+\_\+spi\+\_\+s\+\_\+async\+\_\+dev\+\_\+cb\+\_\+type}]{cb\+\_\+type,  }\item[{const \hyperlink{group__doc__driver__hal__utils__macro_gae40b38bc5f5a5bd452bdd59c67d9a9cf}{F\+U\+N\+C\+\_\+\+P\+TR}}]{func }\end{DoxyParamCaption})}



Register the S\+PI device callback. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em cb\+\_\+type} & The callback type. \\
\hline
\mbox{\tt in}  & {\em func} & The callback function to register. N\+U\+LL to disable callback. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Always 0. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_gaa004cfed65f6200145d623ade4c23bb7}\label{group__hpl__spi_gaa004cfed65f6200145d623ade4c23bb7}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size()}{\_spi\_s\_async\_set\_char\_size()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+char\+\_\+size (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}}]{char\+\_\+size }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em char\+\_\+size} & The character size, see \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga3e8f1969cbefb53284f84f7dbcc71565}\label{group__hpl__spi_ga3e8f1969cbefb53284f84f7dbcc71565}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order()}{\_spi\_s\_async\_set\_data\_order()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+data\+\_\+order (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order}}]{dord }\end{DoxyParamCaption})}



Set S\+PI data order. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em dord} & S\+PI data order (L\+S\+B/\+M\+SB first). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gadf01869e506fd07f13dcf6afbcf07d7e}\label{group__hpl__spi_gadf01869e506fd07f13dcf6afbcf07d7e}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode()}{\_spi\_s\_async\_set\_mode()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}}]{mode }\end{DoxyParamCaption})}



Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em mode} & The S\+PI transfer mode. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gadc1092adc8163cb6297ba493f1723b30}\label{group__hpl__spi_gadc1092adc8163cb6297ba493f1723b30}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one}}
\index{\+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one()}{\_spi\_s\_async\_write\_one()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+async\+\_\+write\+\_\+one (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga7ac9e8d408bc498841e8e461ad8656aa}{\+\_\+spi\+\_\+s\+\_\+async\+\_\+dev} $\ast$}]{dev,  }\item[{uint16\+\_\+t}]{data }\end{DoxyParamCaption})}



Write one character to assigned buffer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em data} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code of write operation 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Write operation OK \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga6f2703d1bbc1ae9e5924119709f6fadf}\label{group__hpl__spi_ga6f2703d1bbc1ae9e5924119709f6fadf}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit()}{\_spi\_s\_sync\_deinit()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+deinit (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Initialize S\+PI for access with interrupts Disable, reset the hardware and the software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaece136abe12e7e2945fcb7b28d1bb5e1}\label{group__hpl__spi_gaece136abe12e7e2945fcb7b28d1bb5e1}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable()}{\_spi\_s\_sync\_disable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+disable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Disable S\+PI for access without interrupts Disable S\+PI. Deactivate all CS pins if works as master. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga92a6db85ee5f31aa57b1aa4e712f14e7}\label{group__hpl__spi_ga92a6db85ee5f31aa57b1aa4e712f14e7}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable()}{\_spi\_s\_sync\_enable()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Enable S\+PI for access without interrupts. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga2dd07ddcb66c0451c56c4fa2a6a12818}\label{group__hpl__spi_ga2dd07ddcb66c0451c56c4fa2a6a12818}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx()}{\_spi\_s\_sync\_enable\_rx()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+rx (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on character input. 

Enable interrupt when a new character is ready to be read from the S\+PI device.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable input interrupts false = disable input interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & OK Status \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga9b51eaa184b1d70f894ad55e773df3b9}\label{group__hpl__spi_ga9b51eaa184b1d70f894ad55e773df3b9}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx()}{\_spi\_s\_sync\_enable\_tx()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+enable\+\_\+tx (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{bool}]{state }\end{DoxyParamCaption})}



Enable interrupt on character output. 

Enable interrupt when a new character can be written to the S\+PI device.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance \\
\hline
\mbox{\tt in}  & {\em state} & true = enable output interrupt false = disable output interrupt\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Ok status \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga9bfff6aba1ac04a156b33b435497ed5a}\label{group__hpl__spi_ga9bfff6aba1ac04a156b33b435497ed5a}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+init@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+init}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+init@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+init}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+init()}{\_spi\_s\_sync\_init()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+init (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{void $\ast$const}]{hw }\end{DoxyParamCaption})}



Initialize S\+PI for access without interrupts It will load default hardware configuration and software struct. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em hw} & Pointer to the hardware base. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & Input parameter problem. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI hardware not ready (resetting). \\
\hline
{\em E\+R\+R\+\_\+\+D\+E\+N\+I\+ED} & S\+PI has been enabled. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga8a55be7580939b887c193397e632d3f2}\label{group__hpl__spi_ga8a55be7580939b887c193397e632d3f2}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error()}{\_spi\_s\_sync\_is\_error()}}
{\footnotesize\ttfamily bool \+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+error (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Check if error is detected. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error detection state 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & Error detected \\
\hline
{\em false} & Error not detected \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga632f8c72ffd769bc392e730e0ad805d8}\label{group__hpl__spi_ga632f8c72ffd769bc392e730e0ad805d8}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready()}{\_spi\_s\_sync\_is\_rx\_ready()}}
{\footnotesize\ttfamily bool \+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+rx\+\_\+ready (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Check if RX character ready. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
RX character ready state 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & RX character ready \\
\hline
{\em false} & RX character not ready \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaa51db7f4f9251689e45272535b1f2051}\label{group__hpl__spi_gaa51db7f4f9251689e45272535b1f2051}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated()}{\_spi\_s\_sync\_is\_ss\_deactivated()}}
{\footnotesize\ttfamily bool \+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+ss\+\_\+deactivated (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Check if SS deactiviation detected. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
SS deactiviation state 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & SS deactiviation detected \\
\hline
{\em false} & SS deactiviation not detected \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga96d0ba31c615fdd4340205bc27106df8}\label{group__hpl__spi_ga96d0ba31c615fdd4340205bc27106df8}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready()}{\_spi\_s\_sync\_is\_tx\_ready()}}
{\footnotesize\ttfamily bool \+\_\+spi\+\_\+s\+\_\+sync\+\_\+is\+\_\+tx\+\_\+ready (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Check if TX ready. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em dev} & Pointer to the S\+PI device instance\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
TX ready state 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & TX ready \\
\hline
{\em false} & TX not ready \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga3bc398fcaa495592607952f4f0a2f55e}\label{group__hpl__spi_ga3bc398fcaa495592607952f4f0a2f55e}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one()}{\_spi\_s\_sync\_read\_one()}}
{\footnotesize\ttfamily uint16\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+read\+\_\+one (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev }\end{DoxyParamCaption})}



Read one character to S\+PI device instance. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character read from S\+PI module 
\end{DoxyReturn}
\mbox{\Hypertarget{group__hpl__spi_ga986f5f676a69c705d5239fd53193864a}\label{group__hpl__spi_ga986f5f676a69c705d5239fd53193864a}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size()}{\_spi\_s\_sync\_set\_char\_size()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+char\+\_\+size (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}}]{char\+\_\+size }\end{DoxyParamCaption})}



Set S\+PI baudrate. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em char\+\_\+size} & The character size, see \hyperlink{group__hpl__spi_ga4a3ef460c2cea333834811806f32d60a}{spi\+\_\+char\+\_\+size}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga5cab059286805d618d2bc11da8e43d94}\label{group__hpl__spi_ga5cab059286805d618d2bc11da8e43d94}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order()}{\_spi\_s\_sync\_set\_data\_order()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+data\+\_\+order (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_gabaa69dbc0601cb5b1e2681400598a4b2}{spi\+\_\+data\+\_\+order}}]{dord }\end{DoxyParamCaption})}



Set S\+PI data order. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em dord} & S\+PI data order (L\+S\+B/\+M\+SB first). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+RG} & The character size is not supported. \\
\hline
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_ga0dc0439caabbb1ed80874e97c7ba67a7}\label{group__hpl__spi_ga0dc0439caabbb1ed80874e97c7ba67a7}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode()}{\_spi\_s\_sync\_set\_mode()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{const enum \hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}}]{mode }\end{DoxyParamCaption})}



Set S\+PI transfer mode Set S\+PI transfer mode (\hyperlink{group__hpl__spi_ga9c30fdfffba6be76b4044ccb17b218e5}{spi\+\_\+transfer\+\_\+mode}), which controls clock polarity and clock phase. Mode 0\+: leading edge is rising edge, data sample on leading edge. Mode 1\+: leading edge is rising edge, data sample on trailing edge. Mode 2\+: leading edge is falling edge, data sample on leading edge. Mode 3\+: leading edge is falling edge, data sample on trailing edge. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em mode} & The S\+PI transfer mode. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Operation status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em E\+R\+R\+\_\+\+B\+U\+SY} & S\+PI is not ready to accept new setting. \\
\hline
{\em 0} & Operation done successfully. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__hpl__spi_gaa5c691af95be44b8f2139379df54ba80}\label{group__hpl__spi_gaa5c691af95be44b8f2139379df54ba80}} 
\index{H\+P\+L S\+PI@{H\+P\+L S\+PI}!\+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one}}
\index{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one@{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one}!H\+P\+L S\+PI@{H\+P\+L S\+PI}}
\subsubsection{\texorpdfstring{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one()}{\_spi\_s\_sync\_write\_one()}}
{\footnotesize\ttfamily int32\+\_\+t \+\_\+spi\+\_\+s\+\_\+sync\+\_\+write\+\_\+one (\begin{DoxyParamCaption}\item[{struct \hyperlink{group__hpl__spi_ga36cf082f9d7764b69f43a52f039e7165}{\+\_\+spi\+\_\+s\+\_\+sync\+\_\+dev} $\ast$}]{dev,  }\item[{uint16\+\_\+t}]{data }\end{DoxyParamCaption})}



Write one character to assigned buffer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in,out}  & {\em dev} & Pointer to the S\+PI device instance. \\
\hline
\mbox{\tt in}  & {\em data} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code of write operation 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & Write operation OK \\
\hline
\end{DoxyRetVals}
