<stg><name>compute_pp_nn</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:0 %r2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %r2

]]></Node>
<StgValue><ssdm name="r2_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:1 %r1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %r1

]]></Node>
<StgValue><ssdm name="r1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %nn_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="nn_write_assign_loc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %pp_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pp_write_assign_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %cols_non_t = load i32 %M_cols

]]></Node>
<StgValue><ssdm name="cols_non_t"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:9 %shl_ln106 = shl i31 %r1_read, i31 6

]]></Node>
<StgValue><ssdm name="shl_ln106"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:10 %shl_ln106_1 = shl i31 %r1_read, i31 4

]]></Node>
<StgValue><ssdm name="shl_ln106_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:11 %add_ln106 = add i31 %shl_ln106, i31 %shl_ln106_1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="31">
<![CDATA[
entry:12 %trunc_ln106 = trunc i31 %add_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
entry:13 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %r2_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:14 %tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %r2_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="13">
<![CDATA[
entry:15 %zext_ln104 = zext i13 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:16 %add_ln104 = add i15 %tmp, i15 %zext_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
entry:17 %call_ln103 = call void @compute_pp_nn_Pipeline_VITIS_LOOP_104_1, i32 %cols_non_t, i15 %trunc_ln106, i15 %add_ln104, i32 %pp_write_assign_loc, i32 %nn_write_assign_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
entry:17 %call_ln103 = call void @compute_pp_nn_Pipeline_VITIS_LOOP_104_1, i32 %cols_non_t, i15 %trunc_ln106, i15 %add_ln104, i32 %pp_write_assign_loc, i32 %nn_write_assign_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:18 %pp_write_assign_loc_load = load i32 %pp_write_assign_loc

]]></Node>
<StgValue><ssdm name="pp_write_assign_loc_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:19 %nn_write_assign_loc_load = load i32 %nn_write_assign_loc

]]></Node>
<StgValue><ssdm name="nn_write_assign_loc_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:20 %mrv = insertvalue i64 <undef>, i32 %pp_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:21 %mrv_1 = insertvalue i64 %mrv, i32 %nn_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64">
<![CDATA[
entry:22 %ret_ln113 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="r1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="r1"/></StgValue>
</port>
<port id="31" name="r2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="r2"/></StgValue>
</port>
<port id="32" name="M_cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_cols"/></StgValue>
</port>
<port id="33" name="M_e_0" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="M_e_1" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="M_e_2" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="M_e_3" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="_ssdm_op_Read.ap_auto.i9" to="r2_read" fromId="37" toId="4">
</dataflow>
<dataflow id="39" from="r2" to="r2_read" fromId="31" toId="4">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i31" to="r1_read" fromId="40" toId="5">
</dataflow>
<dataflow id="42" from="r1" to="r1_read" fromId="30" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_43" to="nn_write_assign_loc" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_43" to="pp_write_assign_loc" fromId="43" toId="7">
</dataflow>
<dataflow id="46" from="M_cols" to="cols_non_t" fromId="32" toId="8">
</dataflow>
<dataflow id="47" from="r1_read" to="shl_ln106" fromId="5" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="shl_ln106" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="r1_read" to="shl_ln106_1" fromId="5" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_51" to="shl_ln106_1" fromId="51" toId="10">
</dataflow>
<dataflow id="53" from="shl_ln106" to="add_ln106" fromId="9" toId="11">
</dataflow>
<dataflow id="54" from="shl_ln106_1" to="add_ln106" fromId="10" toId="11">
</dataflow>
<dataflow id="55" from="add_ln106" to="trunc_ln106" fromId="11" toId="12">
</dataflow>
<dataflow id="57" from="_ssdm_op_BitConcatenate.i15.i9.i6" to="tmp" fromId="56" toId="13">
</dataflow>
<dataflow id="58" from="r2_read" to="tmp" fromId="4" toId="13">
</dataflow>
<dataflow id="60" from="StgValue_59" to="tmp" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="_ssdm_op_BitConcatenate.i13.i9.i4" to="tmp_5" fromId="61" toId="14">
</dataflow>
<dataflow id="63" from="r2_read" to="tmp_5" fromId="4" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_64" to="tmp_5" fromId="64" toId="14">
</dataflow>
<dataflow id="66" from="tmp_5" to="zext_ln104" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="tmp" to="add_ln104" fromId="13" toId="16">
</dataflow>
<dataflow id="68" from="zext_ln104" to="add_ln104" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="compute_pp_nn_Pipeline_VITIS_LOOP_104_1" to="call_ln103" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="cols_non_t" to="call_ln103" fromId="8" toId="17">
</dataflow>
<dataflow id="72" from="trunc_ln106" to="call_ln103" fromId="12" toId="17">
</dataflow>
<dataflow id="73" from="add_ln104" to="call_ln103" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="pp_write_assign_loc" to="call_ln103" fromId="7" toId="17">
</dataflow>
<dataflow id="75" from="nn_write_assign_loc" to="call_ln103" fromId="6" toId="17">
</dataflow>
<dataflow id="76" from="M_e_0" to="call_ln103" fromId="33" toId="17">
</dataflow>
<dataflow id="77" from="M_e_1" to="call_ln103" fromId="34" toId="17">
</dataflow>
<dataflow id="78" from="M_e_2" to="call_ln103" fromId="35" toId="17">
</dataflow>
<dataflow id="79" from="M_e_3" to="call_ln103" fromId="36" toId="17">
</dataflow>
<dataflow id="80" from="compute_pp_nn_Pipeline_VITIS_LOOP_104_1" to="call_ln103" fromId="69" toId="18">
</dataflow>
<dataflow id="81" from="cols_non_t" to="call_ln103" fromId="8" toId="18">
</dataflow>
<dataflow id="82" from="trunc_ln106" to="call_ln103" fromId="12" toId="18">
</dataflow>
<dataflow id="83" from="add_ln104" to="call_ln103" fromId="16" toId="18">
</dataflow>
<dataflow id="84" from="pp_write_assign_loc" to="call_ln103" fromId="7" toId="18">
</dataflow>
<dataflow id="85" from="nn_write_assign_loc" to="call_ln103" fromId="6" toId="18">
</dataflow>
<dataflow id="86" from="M_e_0" to="call_ln103" fromId="33" toId="18">
</dataflow>
<dataflow id="87" from="M_e_1" to="call_ln103" fromId="34" toId="18">
</dataflow>
<dataflow id="88" from="M_e_2" to="call_ln103" fromId="35" toId="18">
</dataflow>
<dataflow id="89" from="M_e_3" to="call_ln103" fromId="36" toId="18">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="19">
</dataflow>
<dataflow id="92" from="M_e_0" to="specmemcore_ln0" fromId="33" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="20">
</dataflow>
<dataflow id="100" from="M_e_1" to="specmemcore_ln0" fromId="34" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="20">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="105" from="M_e_2" to="specmemcore_ln0" fromId="35" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="21">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="22">
</dataflow>
<dataflow id="110" from="M_e_3" to="specmemcore_ln0" fromId="36" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="114" from="pp_write_assign_loc" to="pp_write_assign_loc_load" fromId="7" toId="23">
</dataflow>
<dataflow id="115" from="nn_write_assign_loc" to="nn_write_assign_loc_load" fromId="6" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_116" to="mrv" fromId="116" toId="25">
</dataflow>
<dataflow id="118" from="pp_write_assign_loc_load" to="mrv" fromId="23" toId="25">
</dataflow>
<dataflow id="119" from="mrv" to="mrv_1" fromId="25" toId="26">
</dataflow>
<dataflow id="120" from="nn_write_assign_loc_load" to="mrv_1" fromId="24" toId="26">
</dataflow>
<dataflow id="121" from="mrv_1" to="ret_ln113" fromId="26" toId="27">
</dataflow>
</dataflows>


</stg>
