
<!DOCTYPE html>
<html>
<head>
    <title>Senior Physical Design Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>ATR International, Inc. is looking for Senior Physical Design Engineer!</h1>
            <h2>Contract W2 | Santa Clara, CA</h2>
            <h2>Bachelor's, Electrical Engineering</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>ATR International, Inc. is a leader in the staffing industry and places a wide range of professionals at many of the most innovative companies. We are currently recruiting for the following position for one of our clients. If this position is not a fit for you, click here to send us your resume and our recruiters will find one that is. Position Information: Position title: Senior Physical Design Engineer Location: Santa Clara, CA Compensation: DOEContact Information: Ricardo Rocha: ricardor@atr1.com Job Description:We are seeking for a Senior Physical Design Engineer for a very important client. Physical Implementation of high frequency cores Knowledge of CPU Architecture and Implementation concerns a plus Experience and knowledge of tools for physical design implementation (Floor planning, CTS, P&R, STA) for CPUs and GPUs in advanced CMOS technologies STA tool and timing closure methodologies Power grid, clock tree, and low-power reduction implementation methods Signal integrity and timing closure issues such as OCV/AOCV/Statistical Timing The ideal candidate will possess the following skills: Minimum Qualifications:Physical Implementation of high frequency cores Knowledge of CPU Architecture and Implementation concerns a plus Experience and knowledge of tools for physical design implementation (Floor planning, CTS, P&R, STA) for CPUs and GPUs in advanced CMOS technologies STA tool and timing closure methodologies Power grid, clock tree, and low-power reduction implementation methods Signal integrity and timing closure issues such as OCV/AOCV/Statistical Timing Preferred Qualifications:Physical Implementation of high frequency cores Knowledge of CPU Architecture and Implementation concerns a plus Experience and knowledge of tools for physical design implementation (Floor planning, CTS, P&R, STA) for CPUs and GPUs in advanced CMOS technologies STA tool and timing closure methodologies Power grid, clock tree, and low-power reduction implementation methods Signal integrity and timing closure issues such as OCV/AOCV/Statistical Timing Education:Required: Bachelor's, Electrical Engineering To be considered for this position, please click the "Apply Now" button. Visit our website at www. atrinternational. com for an up-to-date listing of opportunities<br>Responsibilities:• <br>Qualifications:• :Physical Implementation of high frequency cores Knowledge of CPU Architecture and Implementation concerns a plus Experience and knowledge of tools for physical design implementation (Floor planning, CTS, P&R, STA) for CPUs and GPUs in advanced CMOS technologies STA tool and timing closure methodologies Power grid, clock tree, and low-power reduction implementation methods Signal integrity and timing closure issues such as OCV/AOCV/Statistical Timing Preferred :Physical Implementation of high frequency cores Knowledge of CPU Architecture and Implementation concerns a plus Experience and knowledge of tools for physical design implementation (Floor planning, CTS, P&R, STA) for CPUs and GPUs in advanced CMOS technologies STA tool and timing closure methodologies Power grid, clock tree, and low-power reduction implementation methods Signal integrity and timing closure issues such as OCV/AOCV/Statistical Timing Education:Required: Bachelor's, Electrical Engineering To be considered for this position, please click the "Apply Now" button<br>• Visit our website at www<br>• atrinternational<br>• com for an up-to-date listing of opportunities</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    