<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/coder00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/coder00.vhdl(7,8-7,15) (VHDL-1012) analyzing entity coder00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/coder00.vhdl(18,14-18,20) (VHDL-1010) analyzing architecture coder0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/contring00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/contring00.vhdl(7,8-7,18) (VHDL-1012) analyzing entity contring00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/contring00.vhdl(14,14-14,23) (VHDL-1010) analyzing architecture contring0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/div00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/div00.vhdl(7,8-7,13) (VHDL-1012) analyzing entity div00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/div00.vhdl(13,14-13,18) (VHDL-1010) analyzing architecture div0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/osc00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/osc00.vhdl(8,8-8,13) (VHDL-1012) analyzing entity osc00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/osc00.vhdl(11,14-11,18) (VHDL-1010) analyzing architecture osc0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/packagediv00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/packagediv00.vhdl(8,9-8,21) (VHDL-1014) analyzing package packagediv00
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/toposcdiv00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/toposcdiv00.vhdl(8,8-8,19) (VHDL-1012) analyzing entity toposcdiv00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/toposcdiv00.vhdl(13,14-13,24) (VHDL-1010) analyzing architecture toposcdiv0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00.vhdl(7,8-7,13) (VHDL-1012) analyzing entity ram00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00.vhdl(19,14-19,18) (VHDL-1010) analyzing architecture ram0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/mux00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/mux00.vhdl(7,8-7,13) (VHDL-1012) analyzing entity mux00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/mux00.vhdl(16,14-16,18) (VHDL-1010) analyzing architecture mux0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/contReadRa00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/contReadRa00.vhdl(7,8-7,20) (VHDL-1012) analyzing entity contreadra00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/contReadRa00.vhdl(16,14-16,25) (VHDL-1010) analyzing architecture contreadra0
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/packageram00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/packageram00.vhdl(7,9-7,21) (VHDL-1014) analyzing package packageram00
(VHDL-1481) Analyzing VHDL file C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/topram00.vhdl
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/topram00.vhdl(8,8-8,16) (VHDL-1012) analyzing entity topram00
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/topram00.vhdl(50,14-50,21) (VHDL-1010) analyzing architecture topram0
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/topram00.vhdl(8,8-8,16) (VHDL-1067) elaborating topram00(topram0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/toposcdiv00.vhdl(8,8-8,19) (VHDL-1067) elaborating toposcdiv00_uniq_0(toposcdiv0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/osc00.vhdl(8,8-8,13) (VHDL-1067) elaborating osc00_uniq_0(osc0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/osc00.vhdl(20,2-22,36) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/osc00.vhdl(20,2-22,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/div00.vhdl(7,8-7,13) (VHDL-1067) elaborating div00_uniq_0(div0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/contring00.vhdl(7,8-7,18) (VHDL-1067) elaborating contring00_uniq_0(contring0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00/source/coder00.vhdl(7,8-7,15) (VHDL-1067) elaborating coder00_uniq_0(coder0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/ram00.vhdl(7,8-7,13) (VHDL-1067) elaborating ram00_uniq_0(ram0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/mux00.vhdl(7,8-7,13) (VHDL-1067) elaborating mux00_uniq_0(mux0)
INFO - C:/Users/ELITH/Documents/GitHub/arqui3CM3/ram00/contReadRa00.vhdl(7,8-7,20) (VHDL-1067) elaborating contReadRa00_uniq_0(contReadRa0)
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>