INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ControlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/ControlLogicTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlLogicTestbench
