// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "08/03/2023 11:01:38"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          peak_detection
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module peak_detection_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
reg [15:0] input_data;
reg reset;
// wires                                               
wire [15:0] output_data;

// assign statements (if any)                          
peak_detection i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.input_data(input_data),
	.output_data(output_data),
	.reset(reset)
);
initial 
begin 
#1000000 $finish;
end 

// clk
always
begin
	clk = 1'b0;
	clk = #5000 1'b1;
	#5000;
end 
// input_data[ 15 ]
initial
begin
	input_data[15] = 1'b0;
end 
// input_data[ 14 ]
initial
begin
	input_data[14] = 1'b0;
end 
// input_data[ 13 ]
initial
begin
	input_data[13] = 1'b0;
end 
// input_data[ 12 ]
initial
begin
	input_data[12] = 1'b0;
end 
// input_data[ 11 ]
initial
begin
	input_data[11] = 1'b0;
end 
// input_data[ 10 ]
initial
begin
	input_data[10] = 1'b0;
end 
// input_data[ 9 ]
initial
begin
	input_data[9] = 1'b0;
end 
// input_data[ 8 ]
initial
begin
	input_data[8] = 1'b0;
end 
// input_data[ 7 ]
initial
begin
	input_data[7] = 1'b0;
end 
// input_data[ 6 ]
initial
begin
	input_data[6] = 1'b0;
end 
// input_data[ 5 ]
initial
begin
	input_data[5] = 1'b0;
	input_data[5] = #320000 1'b1;
	input_data[5] = #80000 1'b0;
end 
// input_data[ 4 ]
initial
begin
	input_data[4] = 1'b0;
	input_data[4] = #160000 1'b1;
	input_data[4] = #160000 1'b0;
end 
// input_data[ 3 ]
initial
begin
	repeat(2)
	begin
		input_data[3] = 1'b0;
		input_data[3] = #80000 1'b1;
		# 80000;
	end
	input_data[3] = 1'b0;
end 
// input_data[ 2 ]
initial
begin
	repeat(4)
	begin
		input_data[2] = 1'b0;
		input_data[2] = #40000 1'b1;
		# 40000;
	end
	input_data[2] = 1'b0;
	input_data[2] = #40000 1'b1;
	input_data[2] = #30000 1'b0;
end 
// input_data[ 1 ]
initial
begin
	repeat(9)
	begin
		input_data[1] = 1'b0;
		input_data[1] = #20000 1'b1;
		# 20000;
	end
	input_data[1] = 1'b0;
	input_data[1] = #30000 1'b1;
	input_data[1] = #10000 1'b0;
end 
// input_data[ 0 ]
initial
begin
	repeat(19)
	begin
		input_data[0] = 1'b0;
		input_data[0] = #10000 1'b1;
		# 10000;
	end
	input_data[0] = 1'b0;
	input_data[0] = #10000 1'b1;
	input_data[0] = #10000 1'b0;
end 

// reset
initial
begin
	reset = 1'b1;
	reset = #70000 1'b0;
end 
endmodule

