{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606500769180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606500769180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:12:49 2020 " "Processing started: Fri Nov 27 15:12:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606500769180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500769180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500769181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606500769512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606500769512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2_32-comportamento " "Found design unit 1: muxGenerico4x2_32-comportamento" {  } { { "muxGenerico4x2_32.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778713 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2_32 " "Found entity 1: muxGenerico4x2_32" {  } { { "muxGenerico4x2_32.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico_WRITE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico_WRITE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_WRITE-comportamento " "Found design unit 1: registradorGenerico_WRITE-comportamento" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico_WRITE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778714 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_WRITE " "Found entity 1: registradorGenerico_WRITE" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico_WRITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Segmentos-comportamento " "Found design unit 1: conversorHex7Segmentos-comportamento" {  } { { "conversorHex7Segmentos.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/conversorHex7Segmentos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778714 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Segmentos " "Found entity 1: conversorHex7Segmentos" {  } { { "conversorHex7Segmentos.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/conversorHex7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778714 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muxGenerico4x2-32.vhd " "Can't analyze file -- file muxGenerico4x2-32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606500778715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-arch " "Found design unit 1: UnidadeControleULA-arch" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778716 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorULA-comportamento " "Found design unit 1: somadorULA-comportamento" {  } { { "somadorULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somadorULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778716 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorULA " "Found entity 1: somadorULA" {  } { { "somadorULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somadorULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2-comportamento " "Found design unit 1: muxGenerico4x2-comportamento" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778717 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2 " "Found entity 1: muxGenerico4x2" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxAllLogic2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxAllLogic2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxAllLogic2x1-comportamento " "Found design unit 1: muxAllLogic2x1-comportamento" {  } { { "muxAllLogic2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxAllLogic2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778717 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxAllLogic2x1 " "Found entity 1: muxAllLogic2x1" {  } { { "muxAllLogic2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxAllLogic2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778718 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778719 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitShift-arch " "Found design unit 1: bitShift-arch" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778720 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitShift " "Found entity 1: bitShift" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicAnd-arch " "Found design unit 1: LogicAnd-arch" {  } { { "LogicAnd.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778720 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicAnd " "Found entity 1: LogicAnd" {  } { { "LogicAnd.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensorSinal-comportamento " "Found design unit 1: extensorSinal-comportamento" {  } { { "extensorSinal.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778721 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensorSinal " "Found entity 1: extensorSinal" {  } { { "extensorSinal.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778722 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778722 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778723 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-comportamento " "Found design unit 1: FluxoDados-comportamento" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778724 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778724 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778725 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778726 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778727 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-comportamento " "Found design unit 1: edgeDetector-comportamento" {  } { { "edgeDetector.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778727 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arch " "Found design unit 1: TopLevel-arch" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778728 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500778728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606500778790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruct TopLevel.vhd(22) " "Verilog HDL or VHDL warning at TopLevel.vhd(22): object \"instruct\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606500778791 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "palavraControle TopLevel.vhd(23) " "Verilog HDL or VHDL warning at TopLevel.vhd(23): object \"palavraControle\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606500778792 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] TopLevel.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at TopLevel.vhd(12)" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778795 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:processador " "Elaborating entity \"CPU\" for hierarchy \"CPU:processador\"" {  } { { "TopLevel.vhd" "processador" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDados CPU:processador\|FluxoDados:FD " "Elaborating entity \"FluxoDados\" for hierarchy \"CPU:processador\|FluxoDados:FD\"" {  } { { "CPU.vhd" "FD" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flagZ FluxoDados.vhd(23) " "VHDL Signal Declaration warning at FluxoDados.vhd(23): used implicit default value for signal \"flagZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606500778833 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_in FluxoDados.vhd(33) " "VHDL Signal Declaration warning at FluxoDados.vhd(33): used implicit default value for signal \"pc_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606500778834 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaR31 FluxoDados.vhd(34) " "Verilog HDL or VHDL warning at FluxoDados.vhd(34): object \"saidaR31\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606500778834 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagZero_all FluxoDados.vhd(49) " "Verilog HDL or VHDL warning at FluxoDados.vhd(49): object \"flagZero_all\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606500778834 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction " "Elaborating entity \"fetch\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\"" {  } { { "FluxoDados.vhd" "fetchInstruction" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778861 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "constanteSoma fetch.vhd(22) " "VHDL Signal Declaration warning at fetch.vhd(22): used explicit default value for signal \"constanteSoma\" because signal was never assigned a value" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606500778862 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778881 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(20) " "VHDL Signal Declaration warning at ROMMIPS.vhd(20): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606500778882 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitShift CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedJump " "Elaborating entity \"bitShift\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedJump\"" {  } { { "fetch.vhd" "shiftRightImedJump" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778886 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada bitShift.vhd(21) " "VHDL Process Statement warning at bitShift.vhd(21): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606500778886 "|CPU|FluxoDados:FD|fetch:fetchInstruction|bitShift:shiftRightImedJump"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|somador:SOMA " "Elaborating entity \"somador\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|somador:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitShift CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedExt " "Elaborating entity \"bitShift\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedExt\"" {  } { { "fetch.vhd" "shiftRightImedExt" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada bitShift.vhd(21) " "VHDL Process Statement warning at bitShift.vhd(21): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606500778890 "|FluxoDados|fetch:fetchInstruction|bitShift:shiftRight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico2x1:MUXBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico2x1:MUXBEQ\"" {  } { { "fetch.vhd" "MUXBEQ" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\"" {  } { { "FluxoDados.vhd" "BancoReg" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0 " "Elaborating entity \"ULA\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\"" {  } { { "FluxoDados.vhd" "ULA_bit0" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAllLogic2x1 CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxAllLogic2x1:muxInva " "Elaborating entity \"muxAllLogic2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxAllLogic2x1:muxInva\"" {  } { { "ULA.vhd" "muxInva" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorULA CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|somadorULA:soma " "Elaborating entity \"somadorULA\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|somadorULA:soma\"" {  } { { "ULA.vhd" "soma" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2 CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxGenerico4x2:Muxao " "Elaborating entity \"muxGenerico4x2\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxGenerico4x2:Muxao\"" {  } { { "ULA.vhd" "Muxao" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensorSinal CPU:processador\|FluxoDados:FD\|extensorSinal:sigExt " "Elaborating entity \"extensorSinal\" for hierarchy \"CPU:processador\|FluxoDados:FD\|extensorSinal:sigExt\"" {  } { { "FluxoDados.vhd" "sigExt" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:processador\|FluxoDados:FD\|muxGenerico2x1:mux_RTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|muxGenerico2x1:mux_RTRD\"" {  } { { "FluxoDados.vhd" "mux_RTRD" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicAnd CPU:processador\|FluxoDados:FD\|LogicAnd:LogicAND " "Elaborating entity \"LogicAnd\" for hierarchy \"CPU:processador\|FluxoDados:FD\|LogicAnd:LogicAND\"" {  } { { "FluxoDados.vhd" "LogicAND" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:processador\|FluxoDados:FD\|RAM:memRAM " "Elaborating entity \"RAM\" for hierarchy \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\"" {  } { { "FluxoDados.vhd" "memRAM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778966 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAM.vhd(23) " "VHDL warning at RAM.vhd(23): constant value overflow" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 23 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1606500778966 "|FluxoDados|RAM:memRAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RAM.vhd(23) " "VHDL Subtype or Type Declaration warning at RAM.vhd(23): subtype or type has null range" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 23 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1606500778966 "|FluxoDados|RAM:memRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2_32 CPU:processador\|FluxoDados:FD\|muxGenerico4x2_32:muxULAram " "Elaborating entity \"muxGenerico4x2_32\" for hierarchy \"CPU:processador\|FluxoDados:FD\|muxGenerico4x2_32:muxULAram\"" {  } { { "FluxoDados.vhd" "muxULAram" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle CPU:processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"CPU:processador\|UnidadeControle:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778968 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadeControle.vhd(52) " "VHDL warning at UnidadeControle.vhd(52): comparison between unequal length operands always returns FALSE" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 52 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778969 "|TopLevel|CPU:processador|UnidadeControle:UC"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadeControle.vhd(64) " "VHDL warning at UnidadeControle.vhd(64): comparison between unequal length operands always returns FALSE" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 64 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778969 "|TopLevel|CPU:processador|UnidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\"" {  } { { "UnidadeControle.vhd" "UC_ULA" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778969 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[0\] UnidadeControleULA.vhd(32) " "Inferred latch for \"ULActrl\[0\]\" at UnidadeControleULA.vhd(32)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778970 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[1\] UnidadeControleULA.vhd(32) " "Inferred latch for \"ULActrl\[1\]\" at UnidadeControleULA.vhd(32)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778970 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[2\] UnidadeControleULA.vhd(32) " "Inferred latch for \"ULActrl\[2\]\" at UnidadeControleULA.vhd(32)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778970 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Functcrtl\[0\] UnidadeControleULA.vhd(19) " "Inferred latch for \"Functcrtl\[0\]\" at UnidadeControleULA.vhd(19)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778970 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Functcrtl\[1\] UnidadeControleULA.vhd(19) " "Inferred latch for \"Functcrtl\[1\]\" at UnidadeControleULA.vhd(19)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778970 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Functcrtl\[2\] UnidadeControleULA.vhd(19) " "Inferred latch for \"Functcrtl\[2\]\" at UnidadeControleULA.vhd(19)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500778970 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector edgeDetector:edges " "Elaborating entity \"edgeDetector\" for hierarchy \"edgeDetector:edges\"" {  } { { "TopLevel.vhd" "edges" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Segmentos conversorHex7Segmentos:showHEX0 " "Elaborating entity \"conversorHex7Segmentos\" for hierarchy \"conversorHex7Segmentos:showHEX0\"" {  } { { "TopLevel.vhd" "showHEX0" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500778972 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|ram " "RAM logic \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606500779458 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\|registrador " "RAM logic \"CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 63 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606500779458 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\|memROM " "RAM logic \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606500779458 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606500779458 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentA.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentA.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1606500779460 ""}  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentA.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentA.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1606500779460 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[15\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[14\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[13\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[12\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[11\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[10\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[9\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[8\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[7\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[6\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[5\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[4\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[3\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[2\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[1\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[0\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[16\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[17\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[18\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[19\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[20\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[21\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[22\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[23\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[24\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[25\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[26\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[27\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[28\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[29\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[30\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[31\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606500779466 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606500779466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[1\] " "LATCH primitive \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[1\]\" is permanently enabled" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606500779630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[0\] " "LATCH primitive \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[0\]\" is permanently enabled" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606500779630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[2\] " "LATCH primitive \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[2\]\" is permanently enabled" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606500779631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606500780613 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606500780613 "|TopLevel|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606500780613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606500780720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606500782577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606500782778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500782778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606500782882 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606500782882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "670 " "Implemented 670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606500782884 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606500782884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "603 " "Implemented 603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606500782884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606500782884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606500782906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:13:02 2020 " "Processing ended: Fri Nov 27 15:13:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606500782906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606500782906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606500782906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500782906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606500783960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606500783963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:13:03 2020 " "Processing started: Fri Nov 27 15:13:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606500783963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606500783963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606500783963 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606500784017 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1606500784018 ""}
{ "Info" "0" "" "Revision = mips" {  } {  } 0 0 "Revision = mips" 0 0 "Fitter" 0 0 1606500784018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606500784204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606500784204 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606500784210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606500784267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606500784267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606500784579 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606500784601 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606500784678 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606500789944 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606500789993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606500790000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606500790002 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606500790004 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606500790006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606500790007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606500790007 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606500790686 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606500790688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606500790689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606500790697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606500790697 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606500790698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606500790711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606500790712 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606500790712 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/rafaelalmada/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rafaelalmada/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606500790766 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606500790766 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606500790766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606500793584 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606500793868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:24 " "Fitter placement preparation operations ending: elapsed time is 00:01:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606500878126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606500883254 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606500887981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606500887982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606500892504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "/home/rafaelalmada/Documents/MIPS/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606500902701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606500902701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606500914086 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606500914086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606500914090 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.30 " "Total time spent on timing analysis during the Fitter is 2.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606500918065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606500918103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606500919420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606500919421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606500920706 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606500928634 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606500929009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1592 " "Peak virtual memory: 1592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606500930092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:15:30 2020 " "Processing ended: Fri Nov 27 15:15:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606500930092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606500930092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:50 " "Total CPU time (on all processors): 00:02:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606500930092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606500930092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606500932124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606500932125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:15:31 2020 " "Processing started: Fri Nov 27 15:15:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606500932125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606500932125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606500932125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606500933328 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606500938005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606500938354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:15:38 2020 " "Processing ended: Fri Nov 27 15:15:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606500938354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606500938354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606500938354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606500938354 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606500938581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606500939804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606500939805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:15:39 2020 " "Processing started: Fri Nov 27 15:15:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606500939805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606500939805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips " "Command: quartus_sta mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606500939805 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606500939878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606500940734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606500940734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500940814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500940814 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606500941461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606500941500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500941501 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606500941505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606500941505 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606500941505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606500941512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606500941606 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606500941608 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606500941620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606500941702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606500941702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.291 " "Worst-case setup slack is -9.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.291           -1019.818 KEY\[0\]  " "   -9.291           -1019.818 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.860              -2.860 clock  " "   -2.860              -2.860 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500941703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 KEY\[0\]  " "    0.356               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 clock  " "    0.682               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500941712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500941713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500941715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.718 " "Worst-case minimum pulse width slack is -0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718              -1.256 clock  " "   -0.718              -1.256 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -145.456 KEY\[0\]  " "   -0.538            -145.456 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500941716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500941716 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606500941740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606500941805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606500943828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606500944053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606500944070 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606500944070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.061 " "Worst-case setup slack is -9.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.061            -997.349 KEY\[0\]  " "   -9.061            -997.349 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812              -2.812 clock  " "   -2.812              -2.812 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500944071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 KEY\[0\]  " "    0.363               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 clock  " "    0.475               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500944078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500944080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500944083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.716 " "Worst-case minimum pulse width slack is -0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -1.275 clock  " "   -0.716              -1.275 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -153.506 KEY\[0\]  " "   -0.538            -153.506 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500944084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500944084 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606500944105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606500944354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606500946100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606500946334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606500946339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606500946339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.318 " "Worst-case setup slack is -4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318            -463.083 KEY\[0\]  " "   -4.318            -463.083 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.170              -2.170 clock  " "   -2.170              -2.170 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500946341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 KEY\[0\]  " "    0.096               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500946349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500946350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500946352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.767 " "Worst-case minimum pulse width slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -1.351 clock  " "   -0.767              -1.351 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592            -128.775 KEY\[0\]  " "   -0.592            -128.775 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500946353 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606500946374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606500946738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606500946744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606500946744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.871 " "Worst-case setup slack is -3.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.871            -408.616 KEY\[0\]  " "   -3.871            -408.616 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -2.011 clock  " "   -2.011              -2.011 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500946745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 clock  " "    0.028               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 KEY\[0\]  " "    0.082               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500946753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500946754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606500946759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.764 " "Worst-case minimum pulse width slack is -0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764              -1.403 clock  " "   -0.764              -1.403 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655            -152.098 KEY\[0\]  " "   -0.655            -152.098 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606500946760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606500946760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606500949503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606500949514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606500949575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:15:49 2020 " "Processing ended: Fri Nov 27 15:15:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606500949575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606500949575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606500949575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606500949575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1606500951133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606500951133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:15:50 2020 " "Processing started: Fri Nov 27 15:15:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606500951133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606500951133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606500951133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1606500952230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips.vo /home/rafaelalmada/Documents/MIPS/quartus/simulation/modelsim/ simulation " "Generated file mips.vo in folder \"/home/rafaelalmada/Documents/MIPS/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606500952469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606500952516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:15:52 2020 " "Processing ended: Fri Nov 27 15:15:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606500952516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606500952516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606500952516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606500952516 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606500952704 ""}
