Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Dec  9 01:28:12 2017
| Host         : DESKTOP-777TLCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: xvga1/vsync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.427        0.000                      0                   68        0.229        0.000                      0                   68        3.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK65/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK65/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.427        0.000                      0                   68        0.229        0.000                      0                   68        7.192        0.000                       0                    39  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK65/inst/clk_in1
  To Clock:  CLK65/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK65/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK65/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 9.983ns (67.339%)  route 4.842ns (32.661%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.489    16.336    xvga1/hcount_reg[6]_0
    SLICE_X11Y115        LUT3 (Prop_lut3_I2_O)        0.124    16.460 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    16.460    xvga1_n_31
    SLICE_X11Y115        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X11Y115        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.031    16.887    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.460    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.821ns  (logic 9.983ns (67.357%)  route 4.838ns (32.643%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.485    16.332    xvga1/hcount_reg[6]_0
    SLICE_X11Y115        LUT3 (Prop_lut3_I2_O)        0.124    16.456 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    16.456    xvga1_n_33
    SLICE_X11Y115        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X11Y115        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.029    16.885    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         16.885    
                         arrival time                         -16.456    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 9.976ns (67.299%)  route 4.847ns (32.701%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.495    16.341    xvga1/hcount_reg[6]_0
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.117    16.458 r  xvga1/rgb[9]_i_1/O
                         net (fo=2, routed)           0.000    16.458    xvga1_n_25
    SLICE_X10Y115        FDRE                                         r  rgb_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X10Y115        FDRE                                         r  rgb_reg[9]_lopt_replica/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)        0.064    16.920    rgb_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                         -16.458    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 9.976ns (67.299%)  route 4.847ns (32.701%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.495    16.341    xvga1/hcount_reg[6]_0
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.117    16.458 r  xvga1/rgb[9]_i_1/O
                         net (fo=2, routed)           0.000    16.458    xvga1_n_25
    SLICE_X10Y115        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X10Y115        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)        0.077    16.933    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                         -16.458    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.820ns  (logic 9.978ns (67.328%)  route 4.842ns (32.672%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.489    16.336    xvga1/hcount_reg[6]_0
    SLICE_X11Y115        LUT3 (Prop_lut3_I2_O)        0.119    16.455 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    16.455    xvga1_n_26
    SLICE_X11Y115        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X11Y115        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.075    16.931    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.815ns  (logic 9.977ns (67.344%)  route 4.838ns (32.656%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.485    16.332    xvga1/hcount_reg[6]_0
    SLICE_X11Y115        LUT3 (Prop_lut3_I2_O)        0.118    16.450 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    16.450    xvga1_n_24
    SLICE_X11Y115        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X11Y115        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.075    16.931    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.783ns  (logic 9.983ns (67.530%)  route 4.800ns (32.470%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633     1.635    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.419     2.054 r  xvga1/vcount_reg[4]/Q
                         net (fo=10, routed)          0.664     2.718    xvga1/vcount_reg[9]_0[4]
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.299     3.017 r  xvga1/pixel4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.017    gm/ball/vcount_reg[7][0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.549 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.549    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.883 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.581    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.796 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.798    gm/ball/pixel3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.316 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.814    11.130    gm/ball/pixel3__1_n_105
    SLICE_X13Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.254 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.254    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.804 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.804    gm/ball/pixel3_carry_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.918 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.918    gm/ball/pixel3_carry__0_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  gm/ball/pixel3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    gm/ball/pixel3_carry__1_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  gm/ball/pixel3_carry__2/O[1]
                         net (fo=1, routed)           0.716    13.082    gm/ball/pixel3_carry__2_n_6
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.303    13.385 r  gm/ball/pixel2_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.385    gm/ball/pixel2_carry__6_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.963 f  gm/ball/pixel2_carry__6/O[2]
                         net (fo=1, routed)           0.817    14.780    gm/ball/pixel2[30]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.301    15.081 r  gm/ball/rgb[10]_i_4/O
                         net (fo=1, routed)           0.641    15.722    gm/ball/rgb[10]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124    15.846 r  gm/ball/rgb[10]_i_2/O
                         net (fo=6, routed)           0.448    16.294    xvga1/hcount_reg[6]_0
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.124    16.418 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    16.418    xvga1_n_30
    SLICE_X10Y115        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    16.895    CLK65MHZ
    SLICE_X10Y115        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.093    16.989    
                         clock uncertainty           -0.132    16.856    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)        0.077    16.933    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.828ns (15.300%)  route 4.584ns (84.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 16.897 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.631     1.633    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.456     2.089 r  xvga1/hcount_reg[0]/Q
                         net (fo=13, routed)          1.648     3.737    xvga1/Q[0]
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.861 f  xvga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.452     4.313    xvga1/hcount[10]_i_3_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     4.437 r  xvga1/hcount[10]_i_1/O
                         net (fo=24, routed)          1.836     6.273    xvga1/hreset
    SLICE_X10Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.397 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.648     7.045    xvga1/vcount0
    SLICE_X9Y108         FDRE                                         r  xvga1/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.510    16.897    xvga1/bbstub_clk_out1
    SLICE_X9Y108         FDRE                                         r  xvga1/vcount_reg[8]/C
                         clock pessimism              0.077    16.975    
                         clock uncertainty           -0.132    16.842    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    16.413    xvga1/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.828ns (15.300%)  route 4.584ns (84.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 16.897 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.631     1.633    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.456     2.089 r  xvga1/hcount_reg[0]/Q
                         net (fo=13, routed)          1.648     3.737    xvga1/Q[0]
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.861 f  xvga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.452     4.313    xvga1/hcount[10]_i_3_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     4.437 r  xvga1/hcount[10]_i_1/O
                         net (fo=24, routed)          1.836     6.273    xvga1/hreset
    SLICE_X10Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.397 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.648     7.045    xvga1/vcount0
    SLICE_X9Y108         FDRE                                         r  xvga1/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.510    16.897    xvga1/bbstub_clk_out1
    SLICE_X9Y108         FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.077    16.975    
                         clock uncertainty           -0.132    16.842    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    16.413    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.828ns (15.561%)  route 4.493ns (84.439%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.901 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.631     1.633    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.456     2.089 r  xvga1/hcount_reg[0]/Q
                         net (fo=13, routed)          1.648     3.737    xvga1/Q[0]
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.861 f  xvga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.452     4.313    xvga1/hcount[10]_i_3_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     4.437 r  xvga1/hcount[10]_i_1/O
                         net (fo=24, routed)          1.836     6.273    xvga1/hreset
    SLICE_X10Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.397 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.557     6.954    xvga1/vcount0
    SLICE_X10Y106        FDRE                                         r  xvga1/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514    16.901    xvga1/bbstub_clk_out1
    SLICE_X10Y106        FDRE                                         r  xvga1/vcount_reg[6]/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.862    
    SLICE_X10Y106        FDRE (Setup_fdre_C_R)       -0.524    16.338    xvga1/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  9.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.295%)  route 0.177ns (48.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.569     0.571    xvga1/bbstub_clk_out1
    SLICE_X9Y111         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.177     0.888    xvga1/Q[7]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.933    xvga1/p_0_in[10]
    SLICE_X8Y112         FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.838     0.840    xvga1/bbstub_clk_out1
    SLICE_X8Y112         FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism             -0.255     0.585    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.120     0.705    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.569     0.571    xvga1/bbstub_clk_out1
    SLICE_X9Y111         FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_reg[6]/Q
                         net (fo=14, routed)          0.145     0.857    xvga1/Q[6]
    SLICE_X9Y111         LUT5 (Prop_lut5_I4_O)        0.045     0.902 r  xvga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.902    xvga1/p_0_in[6]
    SLICE_X9Y111         FDRE                                         r  xvga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.840     0.841    xvga1/bbstub_clk_out1
    SLICE_X9Y111         FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.092     0.663    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.570     0.572    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  xvga1/hcount_reg[0]/Q
                         net (fo=13, routed)          0.168     0.881    xvga1/Q[0]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.042     0.923 r  xvga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.923    xvga1/p_0_in[1]
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.840     0.842    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.107     0.679    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.728%)  route 0.167ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.571     0.573    xvga1/bbstub_clk_out1
    SLICE_X11Y106        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  xvga1/vcount_reg[2]/Q
                         net (fo=11, routed)          0.167     0.880    xvga1/vcount_reg[9]_0[2]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    xvga1/p_0_in__0[5]
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.841     0.843    xvga1/bbstub_clk_out1
    SLICE_X11Y105        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism             -0.255     0.589    
    SLICE_X11Y105        FDRE (Hold_fdre_C_D)         0.092     0.681    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.665%)  route 0.177ns (48.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.569     0.571    xvga1/bbstub_clk_out1
    SLICE_X11Y111        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_reg[2]/Q
                         net (fo=12, routed)          0.177     0.889    xvga1/Q[2]
    SLICE_X11Y113        LUT5 (Prop_lut5_I0_O)        0.048     0.937 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.937    xvga1/p_0_in[4]
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.836     0.838    xvga1/bbstub_clk_out1
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism             -0.255     0.584    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.107     0.691    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.567     0.569    xvga1/bbstub_clk_out1
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.128     0.697 r  xvga1/hcount_reg[4]/Q
                         net (fo=11, routed)          0.115     0.812    xvga1/Q[4]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.099     0.911 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.911    xvga1/p_0_in[5]
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.836     0.838    xvga1/bbstub_clk_out1
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.092     0.661    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.569     0.571    xvga1/bbstub_clk_out1
    SLICE_X11Y111        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_reg[2]/Q
                         net (fo=12, routed)          0.177     0.889    xvga1/Q[2]
    SLICE_X11Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.934 r  xvga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.934    xvga1/p_0_in[3]
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.836     0.838    xvga1/bbstub_clk_out1
    SLICE_X11Y113        FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism             -0.255     0.584    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.091     0.675    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.570     0.572    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141     0.713 f  xvga1/hcount_reg[0]/Q
                         net (fo=13, routed)          0.168     0.881    xvga1/Q[0]
    SLICE_X11Y109        LUT1 (Prop_lut1_I0_O)        0.045     0.926 r  xvga1/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.926    xvga1/p_0_in[0]
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.840     0.842    xvga1/bbstub_clk_out1
    SLICE_X11Y109        FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.091     0.663    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.189ns (43.441%)  route 0.246ns (56.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.569     0.571    xvga1/bbstub_clk_out1
    SLICE_X9Y111         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.246     0.958    xvga1/Q[7]
    SLICE_X10Y113        LUT5 (Prop_lut5_I0_O)        0.048     1.006 r  xvga1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.006    xvga1/p_0_in[9]
    SLICE_X10Y113        FDRE                                         r  xvga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.836     0.838    xvga1/bbstub_clk_out1
    SLICE_X10Y113        FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.131     0.736    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.569     0.571    xvga1/bbstub_clk_out1
    SLICE_X9Y111         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.246     0.958    xvga1/Q[7]
    SLICE_X10Y113        LUT4 (Prop_lut4_I2_O)        0.045     1.003 r  xvga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.003    xvga1/p_0_in[8]
    SLICE_X10Y113        FDRE                                         r  xvga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.836     0.838    xvga1/bbstub_clk_out1
    SLICE_X10Y113        FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.120     0.725    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { CLK65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    CLK65/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y113     hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y115    rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y115    rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y116    rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y116    rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y115    rgb_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X10Y115    rgb_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y116    rgb_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y115    rgb_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y113     hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y113     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y115    rgb_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y116    rgb_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBOUT



