# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ANN.srcs/sources_1/new/type_declarations.vhd" \
"../../../../ANN.srcs/sources_1/new/first_layer.vhd" \
"../../../../ANN.srcs/sim_1/new/first_layer_tb.vhd" \

# Do not sort compile order
nosort
