Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Test"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd" into library work
Parsing entity <DRegister>.
INFO:HDLCompiler:1676 - "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd" Line 38. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <dregister>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Eingabemodul_STW.vhd" into library work
Parsing entity <Eingabemodul_STW>.
Parsing architecture <Behavioral> of entity <eingabemodul_stw>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Eingabemodul_OPW.vhd" into library work
Parsing entity <Eingabemodul_OPW>.
Parsing architecture <Behavioral> of entity <eingabemodul_opw>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_STW.vhd" into library work
Parsing entity <Ausgabemodul_STW>.
Parsing architecture <Behavioral> of entity <ausgabemodul_stw>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_STW.vhd" Line 45: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_OPW.vhd" into library work
Parsing entity <Ausgabemodul_OPW>.
INFO:HDLCompiler:1676 - "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_OPW.vhd" Line 39. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_OPW.vhd" Line 41. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_OPW.vhd" Line 42. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <ausgabemodul_opw>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/vga_characterrom.vhd" into library work
Parsing entity <VgaCharacterRom>.
Parsing architecture <Structure> of entity <vgacharacterrom>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/ScancodeToAscii.vhd" into library work
Parsing entity <ScancodeToAscii>.
Parsing architecture <Behavioral> of entity <scancodetoascii>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/ScancodeToAscii.vhd" Line 41: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Eingabemodul_STK.vhd" into library work
Parsing entity <Eingabemodul_STK>.
Parsing architecture <Behavioral> of entity <eingabemodul_stk>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_STK.vhd" into library work
Parsing entity <Ausgabemodul_STK>.
Parsing architecture <Behavioral> of entity <ausgabemodul_stk>.
WARNING:HDLCompiler:439 - "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_STK.vhd" Line 50: Formal port ledout of mode buffer cannot be associated with actual port ledout of mode out
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/vga_controller (1).vhd" into library work
Parsing entity <vga_module>.
Parsing architecture <behavior> of entity <vga_module>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/vga_controller (1).vhd" Line 53: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/KeyboardController.vhd" into library work
Parsing entity <KeyboardController>.
Parsing architecture <Behavioral> of entity <keyboardcontroller>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/KeyboardController.vhd" Line 55: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/CursorController.vhd" into library work
Parsing entity <CursorController>.
Parsing architecture <Behavioral> of entity <cursorcontroller>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/CursorController.vhd" Line 48: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Counter.vhd" into library work
Parsing entity <Counter>.
Parsing architecture <Behavioral> of entity <counter>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/Counter.vhd" Line 50: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/CharPrinter.vhd" into library work
Parsing entity <CharPrinter>.
Parsing architecture <Behavioral> of entity <charprinter>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/CharPrinter.vhd" Line 66: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" into library work
Parsing entity <Test>.
Parsing architecture <Behavioral> of entity <test>.
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" Line 102: Possible infinite loop; process does not have a wait statement
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" Line 121: Possible infinite loop; process does not have a wait statement
WARNING:HDLCompiler:1369 - "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" Line 158: Possible infinite loop; process does not have a wait statement

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Test> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <vga_module> (architecture <behavior>) with generics from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_SDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 299: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 313: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 321: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 351: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 712: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 750: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 776: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 798: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 816: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 458: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 648: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 671: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 398: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 429: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1029: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1168: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 853: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 903: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 879: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 951: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 927: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1353: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1354: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1355: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1356: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1357: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1358: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1378: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1379: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1380: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1381: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1382: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1383: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1402: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1419: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1470: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 3351: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1333: Net <di_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" Line 1334: Net <dip_pattern[3]> does not have a driver.

Elaborating entity <CharPrinter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <VgaCharacterRom> (architecture <Structure>) from library <work>.

Elaborating entity <BRAM_SINGLE_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 718: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 744: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 765: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 221: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 394: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 286: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 287: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 370: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 783: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 438: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 440: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1006: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 559: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 560: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 821: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 847: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 874: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 900: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1219: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1269: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1328: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 2603: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1171: Net <di_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1172: Net <dip_pattern[3]> does not have a driver.

Elaborating entity <Counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <KeyboardController> (architecture <Behavioral>) from library <work>.

Elaborating entity <Eingabemodul_STK> (architecture <Behavioral>) from library <work>.

Elaborating entity <Eingabemodul_OPW> (architecture <Behavioral>) from library <work>.

Elaborating entity <DRegister> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd" Line 50: enable should be on the sensitivity list of the process

Elaborating entity <DRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Eingabemodul_STW> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ausgabemodul_STK> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ausgabemodul_STW> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ausgabemodul_OPW> (architecture <Behavioral>) from library <work>.

Elaborating entity <DRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ScancodeToAscii> (architecture <Behavioral>) from library <work>.

Elaborating entity <CursorController> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Test>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd".
INFO:Xst:3210 - "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" line 83: Output port <count> of the instance <pixel_clock> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" line 98: Output port <max_reached> of the instance <cursor_blink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/sf_Desktop/VHDL_Endprojekt/Test.vhd" line 154: Output port <ledout> of the instance <keyboard> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <rgb>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 4-bit register for signal <R>.
    Found 1-bit register for signal <write_to_ram_state>.
    Found 1-bit register for signal <write_enable>.
    Found 12-bit comparator equal for signal <read_address[11]_write_address[11]_equal_1_o> created at line 100
    Found 32-bit comparator greater for signal <GND_4_o_cursor_blink_count[31]_LessThan_2_o> created at line 100
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal write_address may hinder XST clustering optimizations.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Test> synthesized.

Synthesizing Unit <Counter_1>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Counter.vhd".
        max = 4
    Found 32-bit register for signal <current>.
    Found 32-bit adder for signal <current[31]_GND_5_o_add_3_OUT> created at line 56.
    Found 32-bit comparator greater for signal <GND_5_o_current[31]_LessThan_3_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Counter_1> synthesized.

Synthesizing Unit <vga_module>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/vga_controller (1).vhd".
        h_pulse = 96
        h_bp = 48
        h_pixels = 640
        h_fp = 16
        v_pulse = 2
        v_bp = 29
        v_pixels = 480
        v_fp = 10
    Found 1-bit register for signal <v_sync>.
    Found 1-bit register for signal <h_sync>.
    Found 1-bit register for signal <disp_ena>.
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 32-bit register for signal <column>.
    Found 32-bit register for signal <row>.
    Found 10-bit adder for signal <h_count[9]_GND_6_o_add_1_OUT> created at line 66.
    Found 10-bit adder for signal <v_count[9]_GND_6_o_add_3_OUT> created at line 70.
    Found 10-bit comparator greater for signal <h_count[9]_PWR_7_o_LessThan_1_o> created at line 65
    Found 10-bit comparator greater for signal <v_count[9]_PWR_7_o_LessThan_3_o> created at line 69
    Found 10-bit comparator lessequal for signal <n0007> created at line 77
    Found 10-bit comparator lessequal for signal <n0009> created at line 77
    Found 10-bit comparator lessequal for signal <n0013> created at line 82
    Found 10-bit comparator lessequal for signal <n0015> created at line 82
    Found 10-bit comparator greater for signal <h_count[9]_PWR_7_o_LessThan_16_o> created at line 97
    Found 10-bit comparator greater for signal <v_count[9]_GND_6_o_LessThan_17_o> created at line 97
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_module> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/RAM.vhd".
        address_length = 12
        word_length = 8
        we_length = 1
    Summary:
	no macro.
Unit <RAM> synthesized.

Synthesizing Unit <BRAM_SDP_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd".
        BRAM_SIZE = "36Kb"
        DEVICE = "7SERIES"
        DO_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH = 8
        WRITE_MODE = "WRITE_FIRST"
        WRITE_WIDTH = 8
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "SAFE"
        SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
WARNING:Xst:2935 - Signal 'di_pattern<31:8>', unconnected in block 'BRAM_SDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dip_pattern', unconnected in block 'BRAM_SDP_MACRO', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_SDP_MACRO> synthesized.

Synthesizing Unit <CharPrinter>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/CharPrinter.vhd".
        screen_width = 640
        screen_height = 480
    Found 1-bit register for signal <read_enable>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <t<11:0>> created at line 61.
    Found 5x7-bit multiplier for signal <n0033> created at line 61.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CharPrinter> synthesized.

Synthesizing Unit <VgaCharacterRom>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/vga_characterrom.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <VgaCharacterRom> synthesized.

Synthesizing Unit <BRAM_SINGLE_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd".
        BRAM_SIZE = "36Kb"
        DEVICE = "7SERIES"
        DO_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000001111110100000011000000110011001101111011000000110000001101001011000000101111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000001000000111000011111001111111011111110111111101111111001101100000000000000000000000000000000000000000000000000000000000000000011111101111111111111111111001111100001111111111111111111101101111111111011111100000000000000000"
        INIT_02 = "0000000000000000000000000000000000111100000110000001100011100111111001111110011100111100001111000001100000000000000000000000000000000000000000000000000000000000000000000000100000011100001111100111111100111110000111000000100000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000001100000111100001111000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000011111101111111111111111011111100011110000011000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000001111000110011001000010010000100110011000111100000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111100111110000111100001111100111111111111111111111111111111111111111111111111111"
        INIT_05 = "0000000000000000000000000000000000011110001100110011001100110011001100110001111001001100010110000111000001111000000000000000000011111111111111111111111111111111111111111100001110011001101111011011110110011001110000111111111111111111111111111111111111111111"
        INIT_06 = "0000000000000000000000000000000000000111000011110000111000001100000011000000110000001100111111001100110011111100000000000000000000000000000000000000000000000000000110000001100001111110000110000011110001100110011001100110011001100110001111000000000000000000"
        INIT_07 = "0000000000000000000000000000000000011000000110001101101100111100111001110011110011011011000110000001100000000000000000000000000000000000000000000000000000000011011001111110011111100110110001101100011011000110110001101111111011000110111111100000000000000000"
        INIT_08 = "0000000000000000000000000000000001000000011000000111000001111000011111000111111101111100011110000111000001100000010000000000000000000000000000000000000000000000000000010000001100000111000011110001111101111111000111110000111100000111000000110000000100000000"
        INIT_09 = "0000000000000000000000000000000001100110011001100000000001100110011001100110011001100110011001100110011001100110000000000000000000000000000000000000000000000000000000000001100000111100011111100001100000011000000110000111111000111100000110000000000000000000"
        INIT_0A = "0000000000000000000000000011111001100011001100000001110000110110011000110110001100110110000111000000011001100011001111100000000000000000000000000000000000000000110110001101100011011000110110001101100011011110110110111101101111011011111111100000000000000000"
        INIT_0B = "0000000000000000000000000000000001111110000110000011110001111110000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000011111110111111101111111011111110000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000011000001111000111111000011000000110000001100000011000000110000001100000011000000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000011000000110000111111000111100000110000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000110000000110011111110000011000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001100000111111100110000000110000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000001010000110110011111110011011000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000110000001100000011000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000010000001110000011100001111100011111001111111011111110000000000000000000000000000000000000000000000000000000000000000000000000111111101111111001111100011111000011100000111000000100000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000011000000110000000000000011000000110000001100000111100001111000011110000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000110110001101100111111100110110001101100011011001111111001101100011011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010001100110011001100110011000000000"
        INIT_12 = "0000000000000000000000000000000001100001011000110000011000001100000110000011000001100011010000110000000000000000000000000000000000000000000000000001100000011000001111100110001101100001011000000110000000111110000000110100001101100011001111100001100000011000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000110000001100000011000000000000000000000000000000000000000000011011100011001100110011001100110011101101101110000111000011011000110110000111000000000000000000"
        INIT_14 = "0000000000000000000000000000000000001100000110000011000000110000001100000011000000110000001100000001100000001100000000000000000000000000000000000000000000000000001100000001100000001100000011000000110000001100000011000000110000011000001100000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000001100000011000011111100001100000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100110001111001111111100111100011001100000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000110000001100000011000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000001000000110000011000001100000110000011000001100000010000000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000001111110000110000001100000011000000110000001100000011000000111100001110000011000000000000000000000000000000000000000000000000000000111000011011001100011011000110110101101101011011000110110001100110110000111000000000000000000"
        INIT_19 = "0000000000000000000000000000000000111110011000110110000001100000011000000011110001100000011000000110001100111110000000000000000000000000000000000000000000000000011111110110001100000011000001100000110000011000001100000110000001100011001111100000000000000000"
        INIT_1A = "0000000000000000000000000000000000111110011000110110000001100000011000000011111100000011000000110000001101111111000000000000000000000000000000000000000000000000011110000011000000110000001100000111111100110011001101100011110000111000001100000000000000000000"
        INIT_1B = "0000000000000000000000000000000000001100000011000000110000001100000110000011000001100000011000000110001101111111000000000000000000000000000000000000000000000000001111100110001101100011011000110110001100111111000000110000001100000110000111000000000000000000"
        INIT_1C = "0000000000000000000000000000000000011110001100000110000001100000011000000111111001100011011000110110001100111110000000000000000000000000000000000000000000000000001111100110001101100011011000110110001100111110011000110110001101100011001111100000000000000000"
        INIT_1D = "0000000000000000000000000000000000001100000110000001100000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000001100000011000000000000000000000000000000110000001100000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000001111110000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000011000000011000000011000000011000000011000001100000110000011000001100000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000011000000110000000000000011000000110000001100000110000011000110110001100111110000000000000000000000000000000000000000000000000000001100000110000011000001100000110000000110000000110000000110000000110000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000001100011011000110110001101100011011111110110001101100011001101100001110000001000000000000000000000000000000000000000000000000000001111100000001100111011011110110111101101111011011000110110001100111110000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000111100011001100100001100000011000000110000001100000011010000110110011000111100000000000000000000000000000000000000000000000000001111110110011001100110011001100110011000111110011001100110011001100110001111110000000000000000"
        INIT_22 = "0000000000000000000000000000000001111111011001100100011000000110000101100001111000010110010001100110011001111111000000000000000000000000000000000000000000000000000111110011011001100110011001100110011001100110011001100110011000110110000111110000000000000000"
        INIT_23 = "0000000000000000000000000000000001011100011001100110001101100011011110110000001100000011010000110110011000111100000000000000000000000000000000000000000000000000000011110000011000000110000001100001011000011110000101100100011001100110011111110000000000000000"
        INIT_24 = "0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000000110000001100000111100000000000000000000000000000000000000000000000000011000110110001101100011011000110110001101111111011000110110001101100011011000110000000000000000"
        INIT_25 = "0000000000000000000000000000000001100111011001100110011000110110000111100001111000110110011001100110011001100111000000000000000000000000000000000000000000000000000111100011001100110011001100110011000000110000001100000011000000110000011110000000000000000000"
        INIT_26 = "0000000000000000000000000000000001100011011000110110001101100011011000110110101101111111011111110111011101100011000000000000000000000000000000000000000000000000011111110110011001000110000001100000011000000110000001100000011000000110000011110000000000000000"
        INIT_27 = "0000000000000000000000000000000000111110011000110110001101100011011000110110001101100011011000110110001100111110000000000000000000000000000000000000000000000000011000110110001101100011011000110111001101111011011111110110111101100111011000110000000000000000"
        INIT_28 = "0000000000000000011100000011000000111110011110110110101101100011011000110110001101100011011000110110001100111110000000000000000000000000000000000000000000000000000011110000011000000110000001100000011000111110011001100110011001100110001111110000000000000000"
        INIT_29 = "0000000000000000000000000000000000111110011000110110001101100000001100000001110000000110011000110110001100111110000000000000000000000000000000000000000000000000011001110110011001100110011001100011011000111110011001100110011001100110001111110000000000000000"
        INIT_2A = "0000000000000000000000000000000000111110011000110110001101100011011000110110001101100011011000110110001101100011000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000110000101101001111110011111100000000000000000"
        INIT_2B = "0000000000000000000000000000000000110110011101110111111101101011011010110110101101100011011000110110001101100011000000000000000000000000000000000000000000000000000010000001110000110110011000110110001101100011011000110110001101100011011000110000000000000000"
        INIT_2C = "0000000000000000000000000000000000111100000110000001100000011000000110000011110001100110011001100110011001100110000000000000000000000000000000000000000000000000011000110110001100110110001111100001110000011100001111100011011001100011011000110000000000000000"
        INIT_2D = "0000000000000000000000000000000000111100000011000000110000001100000011000000110000001100000011000000110000111100000000000000000000000000000000000000000000000000011111110110001101000011000001100000110000011000001100000110000101100011011111110000000000000000"
        INIT_2E = "0000000000000000000000000000000000111100001100000011000000110000001100000011000000110000001100000011000000111100000000000000000000000000000000000000000000000000010000000110000001110000001110000001110000001110000001110000001100000001000000000000000000000000"
        INIT_2F = "0000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000001000"
        INIT_30 = "0000000000000000000000000000000001101110001100110011001100110011001111100011000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001100"
        INIT_31 = "0000000000000000000000000000000000111110011000110000001100000011000000110110001100111110000000000000000000000000000000000000000000000000000000000000000000000000001111100110011001100110011001100110011000110110000111100000011000000110000001110000000000000000"
        INIT_32 = "0000000000000000000000000000000000111110011000110000001100000011011111110110001100111110000000000000000000000000000000000000000000000000000000000000000000000000011011100011001100110011001100110011001100110110001111000011000000110000001110000000000000000000"
        INIT_33 = "0000000000011110001100110011000000111110001100110011001100110011001100110011001101101110000000000000000000000000000000000000000000000000000000000000000000000000000011110000011000000110000001100000011000001111000001100010011000110110000111000000000000000000"
        INIT_34 = "0000000000000000000000000000000000111100000110000001100000011000000110000001100000011100000000000001100000011000000000000000000000000000000000000000000000000000011001110110011001100110011001100110011001101110001101100000011000000110000001110000000000000000"
        INIT_35 = "0000000000000000000000000000000001100111011001100011011000011110000111100011011001100110000001100000011000000111000000000000000000000000001111000110011001100110011000000110000001100000011000000110000001100000011100000000000001100000011000000000000000000000"
        INIT_36 = "0000000000000000000000000000000001100011011010110110101101101011011010110111111100110111000000000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000110000001100000011000000111000000000000000000"
        INIT_37 = "0000000000000000000000000000000000111110011000110110001101100011011000110110001100111110000000000000000000000000000000000000000000000000000000000000000000000000011001100110011001100110011001100110011001100110001110110000000000000000000000000000000000000000"
        INIT_38 = "0000000001111000001100000011000000111110001100110011001100110011001100110011001101101110000000000000000000000000000000000000000000000000000011110000011000000110001111100110011001100110011001100110011001100110001110110000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000111110011000110011000000011100000001100110001100111110000000000000000000000000000000000000000000000000000000000000000000000000000011110000011000000110000001100110011001101110001110110000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000001101110001100110011001100110011001100110011001100110011000000000000000000000000000000000000000000000000000000000000000000000000001110000110110000001100000011000000110000001100001111110000110000001100000010000000000000000000"
        INIT_3B = "0000000000000000000000000000000000110110011111110110101101101011011010110110001101100011000000000000000000000000000000000000000000000000000000000000000000000000000110000011110001100110011001100110011001100110011001100000000000000000000000000000000000000000"
        INIT_3C = "0000000000011111001100000110000001111110011000110110001101100011011000110110001101100011000000000000000000000000000000000000000000000000000000000000000000000000011000110011011000011100000111000001110000110110011000110000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000001110000000110000001100000011000000110000000111000011000000110000001100001110000000000000000000000000000000000000000000000000000011111110110001100000110000011000001100000110011011111110000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000001110000110000001100000011000000110000111000000011000000110000001100000001110000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000000000000110000001100000011000000110000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000011111110110001101100011011000110011011000011100000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011011011100000000000000000"
        INIT_40 = "0000000000000000000000000000000001101110001100110011001100110011001100110011001100110011000000000000000000110011000000000000000000000000000000000011111001100000001100000011110001100110010000110000001100000011000000110100001101100110001111000000000000000000"
        INIT_41 = "0000000000000000000000000000000001101110001100110011001100110011001111100011000000011110000000000011011000011100000010000000000000000000000000000000000000000000001111100110001100000011000000110111111101100011001111100000000000001100000110000011000000000000"
        INIT_42 = "0000000000000000000000000000000001101110001100110011001100110011001111100011000000011110000000000001100000001100000001100000000000000000000000000000000000000000011011100011001100110011001100110011111000110000000111100000000000000000001100110000000000000000"
        INIT_43 = "0000000000000000000000000011110001100000001100000011110001100110000001100000011001100110001111000000000000000000000000000000000000000000000000000000000000000000011011100011001100110011001100110011111000110000000111100000000000011100001101100001110000000000"
        INIT_44 = "0000000000000000000000000000000000111110011000110000001100000011011111110110001100111110000000000000000001100011000000000000000000000000000000000000000000000000001111100110001100000011000000110111111101100011001111100000000000110110000111000000100000000000"
        INIT_45 = "0000000000000000000000000000000000111100000110000001100000011000000110000001100000011100000000000000000001100110000000000000000000000000000000000000000000000000001111100110001100000011000000110111111101100011001111100000000000011000000011000000011000000000"
        INIT_46 = "0000000000000000000000000000000000111100000110000001100000011000000110000001100000011100000000000001100000001100000001100000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000111000000000001100110001111000001100000000000"
        INIT_47 = "0000000000000000000000000000000001100011011000110110001101111111011000110110001100110110000111000000000000011100001101100001110000000000000000000000000000000000011000110110001101100011011111110110001101100011001101100001110000001000000000000110001100000000"
        INIT_48 = "0000000000000000000000000000000001110110000110110001101101111110011011000110111000110011000000000000000000000000000000000000000000000000000000000000000000000000011111110110011000000110000001100011111000000110011001100111111100000000000001100000110000011000"
        INIT_49 = "0000000000000000000000000000000000111110011000110110001101100011011000110110001100111110000000000011011000011100000010000000000000000000000000000000000000000000011100110011001100110011001100110011001101111111001100110011001100110110011111000000000000000000"
        INIT_4A = "0000000000000000000000000000000000111110011000110110001101100011011000110110001100111110000000000001100000001100000001100000000000000000000000000000000000000000001111100110001101100011011000110110001101100011001111100000000000000000011000110000000000000000"
        INIT_4B = "0000000000000000000000000000000001101110001100110011001100110011001100110011001100110011000000000001100000001100000001100000000000000000000000000000000000000000011011100011001100110011001100110011001100110011001100110000000000110011000111100000110000000000"
        INIT_4C = "0000000000000000000000000000000000111110011000110110001101100011011000110110001101100011011000110011111000000000011000110000000000000000000111100011000001100000011111100110001101100011011000110110001101100011011000110000000000000000011000110000000000000000"
        INIT_4D = "0000000000000000000000000000000000011000000110000011110001100110000001100000011000000110011001100011110000011000000110000000000000000000000000000000000000000000001111100110001101100011011000110110001101100011011000110110001101100011000000000110001100000000"
        INIT_4E = "0000000000000000000000000000000000011000000110000001100001111110000110000111111000011000001111000110011001100110000000000000000000000000000000000000000000000000001111110110011100000110000001100000011000000110000011110000011000100110001101100001110000000000"
        INIT_4F = "0000000000000000000011100001101100011000000110000001100000011000000110000111111000011000000110000001100011011000011100000000000000000000000000000000000000000000011000110011001100110011001100110111101100110011001000110001111100110011001100110001111100000000"
        INIT_50 = "0000000000000000000000000000000000111100000110000001100000011000000110000001100000011100000000000000110000011000001100000000000000000000000000000000000000000000011011100011001100110011001100110011111000110000000111100000000000000110000011000001100000000000"
        INIT_51 = "0000000000000000000000000000000001101110001100110011001100110011001100110011001100110011000000000000011000001100000110000000000000000000000000000000000000000000001111100110001101100011011000110110001101100011001111100000000000000110000011000001100000000000"
        INIT_52 = "0000000000000000000000000000000001100011011000110110001101110011011110110111111101101111011001110110001100000000001110110110111000000000000000000000000000000000011001100110011001100110011001100110011001100110001110110000000000111011011011100000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000111000011011000110110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000111110000110110001101100011110000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000110000001100000011000000110111111100000000000000000000000000000000000000000000000000000000000000000000000000000000001111100110001101100011000000110000011000001100000011000000000000001100000011000000000000000000"
        INIT_55 = "0000000000000000011111000001100000110000011000010011101100000110000011000001100000110011011000110100001100000011000000110000000000000000000000000000000000000000000000000110000001100000011000000110000001111111000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000011000001111000011110000111100000110000001100000011000000000000001100000011000000000000000000000000000000000000110000001100000011111000111100101110011011001100000110000011000001100110110001101000011000000110000001100000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000001101100110110011011000011011000011011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100001101100001101100110110011011000000000000000000000000000000000000000000"
        INIT_58 = "0101010110101010010101011010101001010101101010100101010110101010010101011010101001010101101010100101010110101010010101011010101000100010100010000010001010001000001000101000100000100010100010000010001010001000001000101000100000100010100010000010001010001000"
        INIT_59 = "0001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100011101110101110111110111010111011111011101011101111101110101110111110111010111011111011101011101111101110101110111110111010111011"
        INIT_5A = "0001100000011000000110000001100000011000000110000001100000011000000111110001100000011111000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001111100011000000110000001100000011000000110000001100000011000"
        INIT_5B = "0110110001101100011011000110110001101100011011000110110001101100011111110000000000000000000000000000000000000000000000000000000001101100011011000110110001101100011011000110110001101100011011000110111101101100011011000110110001101100011011000110110001101100"
        INIT_5C = "0110110001101100011011000110110001101100011011000110110001101100011011110110000001101111011011000110110001101100011011000110110000011000000110000001100000011000000110000001100000011000000110000001111100011000000111110000000000000000000000000000000000000000"
        INIT_5D = "0110110001101100011011000110110001101100011011000110110001101100011011110110000001111111000000000000000000000000000000000000000001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000011111110110110001101100011011000110110001101100011011000110110000000000000000000000000000000000000000000000000000000000000000000111111101100000011011110110110001101100011011000110110001101100"
        INIT_5F = "0001100000011000000110000001100000011000000110000001100000011000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100011000000111110001100000011000000110000001100000011000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000111111110001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000001111100000011000000110000001100000011000000110000001100000011000"
        INIT_61 = "0001100000011000000110000001100000011000000110000001100000011000111110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001111111100000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0001100000011000000110000001100000011000000110000001100000011000111111110001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0110110001101100011011000110110001101100011011000110110001101100111011000110110001101100011011000110110001101100011011000110110000011000000110000001100000011000000110000001100000011000000110001111100000011000111110000001100000011000000110000001100000011000"
        INIT_64 = "0110110001101100011011000110110001101100011011000110110001101100111011000000110011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000001100111011000110110001101100011011000110110001101100"
        INIT_65 = "0110110001101100011011000110110001101100011011000110110001101100111011110000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000111011110110110001101100011011000110110001101100"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000111111110000000011111111000000000000000000000000000000000000000001101100011011000110110001101100011011000110110001101100011011001110110000001100111011000110110001101100011011000110110001101100"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000111111110000000011111111000110000001100000011000000110000001100001101100011011000110110001101100011011000110110001101100011011001110111100000000111011110110110001101100011011000110110001101100"
        INIT_68 = "0001100000011000000110000001100000011000000110000001100000011000111111110000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111101101100011011000110110001101100011011000110110001101100"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000111111000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011001111111100000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0001100000011000000110000001100000011000000110000001100000011000111110000001100011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000011000111110000001100000011000000110000001100000011000"
        INIT_6B = "0110110001101100011011000110110001101100011011000110110001101100111111110110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011001111110000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000111110001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001111111100011000111111110001100000011000000110000001100000011000"
        INIT_6D = "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100011000000110000001100000011000000110000001100000011000000110001111100000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000"
        INIT_70 = "0000000000000000000000000000000000110011011000110110001101100011001100110001101100110011001100110011001100011110000000000000000000000000000000000000000000000000011011100011101100011011000110110001101100111011011011100000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000110110001101100011011000110110001101100011011000110110011111110000000000000000000000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000011000000110110001101100011011111110000000000000000"
        INIT_72 = "0000000000000000000000000000000000001110000110110001101100011011000110110001101101111110000000000000000000000000000000000000000000000000000000000000000000000000011111110110001100000110000011000001100000001100000001100110001101111111000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000011000000110000001100000011000000110000001100000111011011011100000000000000000000000000000000000000000000000000000000000000011000001100000011000111110011001100110011001100110011001100110011000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000011100001101100110001101100011011111110110001101100011001101100001110000000000000000000000000000000000000000000000000000000000011111100001100000111100011001100110011001100110001111000001100001111110000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000111100011001100110011001100110011001100111110000110000000110000000110001111000000000000000000000000000000000000000000000000000011101110011011000110110001101100011011001100011011000110110001100110110000111000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000011000001100111111011001111110110111101101101111110011000001100000000000000000000000000000000000000000000000000000000000000000000000000000001111110110110111101101111011011011111100000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000001100011011000110110001101100011011000110110001101100011011000110011111000000000000000000000000000000000000000000000000000000000001110000000110000000110000001100000011000111110000001100000011000001100001110000000000000000000"
        INIT_78 = "0000000000000000000000000000000011111111000000000000000000011000000110000111111000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000111111100000000000000000111111100000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000001111110000000000011000000011000000011000000011000001100000110000011000000000000000000000000000000000000000000000000000000000000011111100000000000001100000110000011000001100000001100000001100000001100000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000001110000110110001101100011011000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001101100011011000011100000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000011101101101110000000000011101101101110000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000011000000000000111111000000000000110000001100000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000110110001101100001110000000000"
        INIT_7D = "0000000000000000000000000000000000111000001111000011011000110110001101110011000000110000001100000011000000110000111100000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000001111100010011000001100000110000011011000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000110110001101100011011000110110001101100001101100000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000111110001111100011111000111110001111100011111000000000000000000000000000000000"
        INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH = 1
        SIM_MODE = "SAFE"
        SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
        WRITE_MODE = "WRITE_FIRST"
        WRITE_WIDTH = 1
WARNING:Xst:2935 - Signal 'di_pattern<31:1>', unconnected in block 'BRAM_SINGLE_MACRO', is tied to its initial value (0000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'dip_pattern', unconnected in block 'BRAM_SINGLE_MACRO', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_SINGLE_MACRO> synthesized.

Synthesizing Unit <Counter_2>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Counter.vhd".
        max = 100000000
    Found 32-bit register for signal <current>.
    Found 32-bit adder for signal <current[31]_GND_155_o_add_3_OUT> created at line 56.
    Found 32-bit comparator greater for signal <GND_155_o_current[31]_LessThan_3_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Counter_2> synthesized.

Synthesizing Unit <KeyboardController>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/KeyboardController.vhd".
    Found 1-bit register for signal <arrow_pressed>.
    Found 2-bit register for signal <arrow>.
    Found 1-bit register for signal <ascii_ready>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <KeyboardController> synthesized.

Synthesizing Unit <Eingabemodul_STK>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Eingabemodul_STK.vhd".
    Summary:
	no macro.
Unit <Eingabemodul_STK> synthesized.

Synthesizing Unit <Eingabemodul_OPW>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Eingabemodul_OPW.vhd".
    Found 4-bit adder for signal <Qcnt[3]_GND_160_o_add_4_OUT> created at line 81.
    Found 4-bit 3-to-1 multiplexer for signal <Dcnt> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <Eingabemodul_OPW> synthesized.

Synthesizing Unit <DRegister_1>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd".
        bits = 2
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <output>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DRegister_1> synthesized.

Synthesizing Unit <DRegister_2>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd".
        bits = 11
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <output>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <DRegister_2> synthesized.

Synthesizing Unit <DRegister_3>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd".
        bits = 4
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <output>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <DRegister_3> synthesized.

Synthesizing Unit <Eingabemodul_STW>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Eingabemodul_STW.vhd".
    Summary:
	no macro.
Unit <Eingabemodul_STW> synthesized.

Synthesizing Unit <Ausgabemodul_STK>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_STK.vhd".
    Summary:
	no macro.
Unit <Ausgabemodul_STK> synthesized.

Synthesizing Unit <Ausgabemodul_STW>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_STW.vhd".
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Ausgabemodul_STW> synthesized.

Synthesizing Unit <Ausgabemodul_OPW>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Ausgabemodul_OPW.vhd".
    Found 14-bit adder for signal <count_inc> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[6]_MUX_154_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[5]_MUX_158_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[4]_MUX_162_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[3]_MUX_166_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[2]_MUX_170_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[1]_MUX_174_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <segmentout[11]_segmentcode_buffer_4[0]_MUX_178_o> created at line 94.
WARNING:Xst:737 - Found 1-bit latch for signal <segmentout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segmentout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segmentout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segmentout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segmentout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Latch(s).
	inferred  12 Multiplexer(s).
Unit <Ausgabemodul_OPW> synthesized.

Synthesizing Unit <DRegister_4>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd".
        bits = 8
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <output>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <DRegister_4> synthesized.

Synthesizing Unit <DRegister_5>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd".
        bits = 7
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <output>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DRegister_5> synthesized.

Synthesizing Unit <DRegister_6>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/Register_7Bit.vhd".
        bits = 14
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <output>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <DRegister_6> synthesized.

Synthesizing Unit <ScancodeToAscii>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/ScancodeToAscii.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ascii<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <ScancodeToAscii> synthesized.

Synthesizing Unit <CursorController>.
    Related source file is "/media/sf_Desktop/VHDL_Endprojekt/CursorController.vhd".
    Found 1-bit register for signal <increment_ram_address>.
    Found 1-bit register for signal <write_address_t<31>>.
    Found 1-bit register for signal <write_address_t<30>>.
    Found 1-bit register for signal <write_address_t<29>>.
    Found 1-bit register for signal <write_address_t<28>>.
    Found 1-bit register for signal <write_address_t<27>>.
    Found 1-bit register for signal <write_address_t<26>>.
    Found 1-bit register for signal <write_address_t<25>>.
    Found 1-bit register for signal <write_address_t<24>>.
    Found 1-bit register for signal <write_address_t<23>>.
    Found 1-bit register for signal <write_address_t<22>>.
    Found 1-bit register for signal <write_address_t<21>>.
    Found 1-bit register for signal <write_address_t<20>>.
    Found 1-bit register for signal <write_address_t<19>>.
    Found 1-bit register for signal <write_address_t<18>>.
    Found 1-bit register for signal <write_address_t<17>>.
    Found 1-bit register for signal <write_address_t<16>>.
    Found 1-bit register for signal <write_address_t<15>>.
    Found 1-bit register for signal <write_address_t<14>>.
    Found 1-bit register for signal <write_address_t<13>>.
    Found 1-bit register for signal <write_address_t<12>>.
    Found 1-bit register for signal <write_address_t<11>>.
    Found 1-bit register for signal <write_address_t<10>>.
    Found 1-bit register for signal <write_address_t<9>>.
    Found 1-bit register for signal <write_address_t<8>>.
    Found 1-bit register for signal <write_address_t<7>>.
    Found 1-bit register for signal <write_address_t<6>>.
    Found 1-bit register for signal <write_address_t<5>>.
    Found 1-bit register for signal <write_address_t<4>>.
    Found 1-bit register for signal <write_address_t<3>>.
    Found 1-bit register for signal <write_address_t<2>>.
    Found 1-bit register for signal <write_address_t<1>>.
    Found 1-bit register for signal <write_address_t<0>>.
    Found 32-bit adder for signal <write_address_t[31]_GND_193_o_add_0_OUT> created at line 55.
    Found 32-bit adder for signal <write_address_t[31]_GND_193_o_add_12_OUT> created at line 69.
    Found 32-bit subtractor for signal <write_address_t[31]_GND_193_o_sub_5_OUT<31:0>> created at line 61.
    Found 32-bit subtractor for signal <write_address_t[31]_GND_193_o_sub_9_OUT<31:0>> created at line 65.
    Found 32-bit 4-to-1 multiplexer for signal <GND_193_o_GND_193_o_mux_21_OUT> created at line 59.
    Found 32-bit comparator lessequal for signal <n0004> created at line 60
    Found 32-bit comparator greater for signal <GND_193_o_write_address_t[31]_LessThan_12_o> created at line 68
    Found 32-bit comparator greater for signal <GND_193_o_write_address_t[31]_LessThan_23_o> created at line 77
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <CursorController> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 7x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
# Registers                                            : 62
 1-bit register                                        : 42
 10-bit register                                       : 2
 11-bit register                                       : 1
 12-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 4
 7-bit register                                        : 4
 8-bit register                                        : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 15
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 4
 12-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 4-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 3-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <nach_scancode_register> is unconnected in block <opw>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <column_10> in Unit <vga_module> is equivalent to the following 20 FFs/Latches, which will be removed : <column_11> <column_12> <column_13> <column_14> <column_15> <column_16> <column_17> <column_18> <column_19> <column_20> <column_21> <column_22> <column_23> <column_24> <column_25> <column_26> <column_27> <column_28> <column_29> <column_30> 
INFO:Xst:2261 - The FF/Latch <row_10> in Unit <vga_module> is equivalent to the following 20 FFs/Latches, which will be removed : <row_11> <row_12> <row_13> <row_14> <row_15> <row_16> <row_17> <row_18> <row_19> <row_20> <row_21> <row_22> <row_23> <row_24> <row_25> <row_26> <row_27> <row_28> <row_29> <row_30> 
WARNING:Xst:1710 - FF/Latch <segmentout_7> (without init value) has a constant value of 1 in block <opw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ascii_7> (without init value) has a constant value of 0 in block <converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <column_10> of sequential type is unconnected in block <vga_module>.
WARNING:Xst:2677 - Node <column_31> of sequential type is unconnected in block <vga_module>.
WARNING:Xst:2677 - Node <row_9> of sequential type is unconnected in block <vga_module>.
WARNING:Xst:2677 - Node <row_10> of sequential type is unconnected in block <vga_module>.
WARNING:Xst:2677 - Node <row_31> of sequential type is unconnected in block <vga_module>.

Synthesizing (advanced) Unit <Ausgabemodul_OPW>.
The following registers are absorbed into counter <counter_register/output>: 1 register on signal <counter_register/output>.
Unit <Ausgabemodul_OPW> synthesized (advanced).

Synthesizing (advanced) Unit <CharPrinter>.
	Multiplier <Mmult_n0033> in block <CharPrinter> and adder/subtractor <Madd_t<11:0>> in block <CharPrinter> are combined into a MAC<Maddsub_n0033>.
Unit <CharPrinter> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_1>.
The following registers are absorbed into counter <current>: 1 register on signal <current>.
Unit <Counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_2>.
The following registers are absorbed into counter <current>: 1 register on signal <current>.
Unit <Counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <vga_module>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 7x5-to-12-bit MAC                                     : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 14-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 185
 Flip-Flops                                            : 185
# Comparators                                          : 15
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 4
 12-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 7
 11-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 3-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <segmentout_7> (without init value) has a constant value of 1 in block <Ausgabemodul_OPW>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ascii_7> (without init value) has a constant value of 0 in block <ScancodeToAscii>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch column_31 hinder the constant cleaning in the block vga_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch row_31 hinder the constant cleaning in the block vga_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <row_10> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_11> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_12> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_13> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_14> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_15> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_16> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_17> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_18> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_19> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_20> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_21> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_22> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_23> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_24> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_25> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_26> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_27> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_28> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_29> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <row_30> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_10> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_11> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_12> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_13> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_14> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_15> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_16> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_17> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_18> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_19> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_20> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_21> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_22> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_23> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_24> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_25> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_26> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_27> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_28> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_29> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <column_30> has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    write_address_t_0 in unit <CursorController>
    write_address_t_1 in unit <CursorController>
    write_address_t_3 in unit <CursorController>
    write_address_t_4 in unit <CursorController>
    write_address_t_2 in unit <CursorController>
    write_address_t_6 in unit <CursorController>
    write_address_t_7 in unit <CursorController>
    write_address_t_5 in unit <CursorController>
    write_address_t_9 in unit <CursorController>
    write_address_t_10 in unit <CursorController>
    write_address_t_8 in unit <CursorController>
    write_address_t_11 in unit <CursorController>
    segmentout_10 in unit <Ausgabemodul_OPW>
    segmentout_11 in unit <Ausgabemodul_OPW>
    segmentout_9 in unit <Ausgabemodul_OPW>
    segmentout_8 in unit <Ausgabemodul_OPW>


Optimizing unit <DRegister_2> ...

Optimizing unit <DRegister_4> ...

Optimizing unit <Test> ...

Optimizing unit <KeyboardController> ...

Optimizing unit <Eingabemodul_OPW> ...

Optimizing unit <Ausgabemodul_OPW> ...

Optimizing unit <ScancodeToAscii> ...

Optimizing unit <CursorController> ...

Optimizing unit <vga_module> ...
WARNING:Xst:2677 - Node <keyboard/eingabe/opw/bitregister_keyboard_data_loader/output_1> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_8> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_7> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_6> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_5> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_4> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_3> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_2> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <keyboard/ausgabe/opw/nach_scancode_register/output_1> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <vga_module/row_31> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <vga_module/row_9> of sequential type is unconnected in block <Test>.
WARNING:Xst:2677 - Node <vga_module/column_31> of sequential type is unconnected in block <Test>.
WARNING:Xst:1293 - FF/Latch <pixel_clock/current_20> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_21> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_22> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_23> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_24> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_25> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_26> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_27> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_28> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_29> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_30> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_31> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cursor_blink/current_27> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cursor_blink/current_28> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cursor_blink/current_29> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cursor_blink/current_30> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cursor_blink/current_31> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_3> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_4> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_5> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_6> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_7> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_8> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_9> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_10> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_11> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_12> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_13> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_14> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_15> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_16> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_17> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_18> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pixel_clock/current_19> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_to_ram_state> in Unit <Test> is equivalent to the following FF/Latch, which will be removed : <write_enable> 
INFO:Xst:2261 - The FF/Latch <pixel_clock/current_0> in Unit <Test> is equivalent to the following 2 FFs/Latches, which will be removed : <char_printer/state_FSM_FFd2> <cursor_blink/current_0> 
INFO:Xst:2261 - The FF/Latch <pixel_clock/current_1> in Unit <Test> is equivalent to the following FF/Latch, which will be removed : <cursor_blink/current_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 953
#      GND                         : 1
#      INV                         : 44
#      LUT1                        : 75
#      LUT2                        : 56
#      LUT3                        : 79
#      LUT4                        : 55
#      LUT5                        : 82
#      LUT6                        : 151
#      MUXCY                       : 222
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 186
# FlipFlops/Latches                : 227
#      FD                          : 30
#      FDC                         : 73
#      FDCE                        : 41
#      FDE                         : 28
#      FDP                         : 14
#      FDPE                        : 12
#      FDR                         : 5
#      FDSE                        : 1
#      LD                          : 11
#      LDC                         : 12
# RAMS                             : 2
#      RAMB36E1                    : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 4
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  126800     0%  
 Number of Slice LUTs:                  542  out of  63400     0%  
    Number used as Logic:               542  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    596
   Number with an unused Flip Flop:     373  out of    596    62%  
   Number with an unused LUT:            54  out of    596     9%  
   Number of fully used LUT-FF pairs:   169  out of    596    28%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    210    19%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    135     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
Clock Signal                                                                                               | Clock buffer(FF name)                                                    | Load  |
-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
clk                                                                                                        | BUFGP                                                                    | 164   |
keyboard/converter/_n0275<0>(keyboard/converter/_n0275<0>3:O)                                              | NONE(*)(keyboard/converter/ascii_0)                                      | 7     |
char_printer/GND_59_o_pixel_clk_OR_33_o1(char_printer/GND_59_o_pixel_clk_OR_33_o11:O)                      | BUFG(*)(vga_module/v_count_9)                                            | 42    |
Mcompar_GND_4_o_cursor_blink_count[31]_LessThan_2_o_lut<4>                                                 | NONE(keyboard/ausgabe/opw/segmentout_10)                                 | 4     |
cursor_controller/RESET_write_address[0]_AND_120_o(cursor_controller/RESET_write_address[0]_AND_120_o1:O)  | NONE(*)(cursor_controller/write_address_t_0_LDC)                         | 1     |
cursor_controller/RESET_write_address[1]_AND_118_o(cursor_controller/RESET_write_address[1]_AND_118_o1:O)  | NONE(*)(cursor_controller/write_address_t_1_LDC)                         | 1     |
cursor_controller/RESET_write_address[3]_AND_114_o(cursor_controller/RESET_write_address[3]_AND_114_o1:O)  | NONE(*)(cursor_controller/write_address_t_3_LDC)                         | 1     |
cursor_controller/RESET_write_address[4]_AND_112_o(cursor_controller/RESET_write_address[4]_AND_112_o1:O)  | NONE(*)(cursor_controller/write_address_t_4_LDC)                         | 1     |
cursor_controller/RESET_write_address[2]_AND_116_o(cursor_controller/RESET_write_address[2]_AND_116_o1:O)  | NONE(*)(cursor_controller/write_address_t_2_LDC)                         | 1     |
cursor_controller/RESET_write_address[6]_AND_108_o(cursor_controller/RESET_write_address[6]_AND_108_o1:O)  | NONE(*)(cursor_controller/write_address_t_6_LDC)                         | 1     |
cursor_controller/RESET_write_address[7]_AND_106_o(cursor_controller/RESET_write_address[7]_AND_106_o1:O)  | NONE(*)(cursor_controller/write_address_t_7_LDC)                         | 1     |
cursor_controller/RESET_write_address[5]_AND_110_o(cursor_controller/RESET_write_address[5]_AND_110_o1:O)  | NONE(*)(cursor_controller/write_address_t_5_LDC)                         | 1     |
cursor_controller/RESET_write_address[9]_AND_102_o(cursor_controller/RESET_write_address[9]_AND_102_o1:O)  | NONE(*)(cursor_controller/write_address_t_9_LDC)                         | 1     |
cursor_controller/RESET_write_address[10]_AND_100_o(cursor_controller/RESET_write_address[10]_AND_100_o1:O)| NONE(*)(cursor_controller/write_address_t_10_LDC)                        | 1     |
cursor_controller/RESET_write_address[8]_AND_104_o(cursor_controller/RESET_write_address[8]_AND_104_o1:O)  | NONE(*)(cursor_controller/write_address_t_8_LDC)                         | 1     |
cursor_controller/RESET_write_address[11]_AND_98_o(cursor_controller/RESET_write_address[11]_AND_98_o1:O)  | NONE(*)(cursor_controller/write_address_t_11_LDC)                        | 1     |
Mcompar_GND_4_o_cursor_blink_count[31]_LessThan_2_o_lutdi3                                                 | NONE(char_printer/font_rom/i_CharacterRom/ramb_bl.ramb36_sin_bl.ram36_bl)| 1     |
-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+---------------------------------------------------------------------+-------+
Control Signal                                                       | Buffer(FF name)                                                     | Load  |
---------------------------------------------------------------------+---------------------------------------------------------------------+-------+
Mcompar_GND_4_o_cursor_blink_count[31]_LessThan_2_o_lutdi3(XST_GND:G)| NONE(character_ram/BRAM_SDP_MACRO_inst/sdp_bl.ramb36_dp_bl.ram36_bl)| 6     |
---------------------------------------------------------------------+---------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.220ns (Maximum Frequency: 191.571MHz)
   Minimum input arrival time before clock: 2.425ns
   Maximum output required time after clock: 2.012ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.220ns (frequency: 191.571MHz)
  Total number of paths / destination ports: 41253 / 239
-------------------------------------------------------------------------
Delay:               5.220ns (Levels of Logic = 27)
  Source:            cursor_controller/write_address_t_0_C_0 (FF)
  Destination:       cursor_controller/write_address_t_21 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cursor_controller/write_address_t_0_C_0 to cursor_controller/write_address_t_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.478   0.563  cursor_controller/write_address_t_0_C_0 (cursor_controller/write_address_t_0_C_0)
     LUT3:I1->O            8   0.124   0.467  cursor_controller/write_address_t_01 (cursor_controller/write_address_t_0)
     LUT1:I0->O            1   0.124   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<0>_rt (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.472   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<0> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<1> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<2> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<3> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<4> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<5> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<6> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<7> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<8> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<9> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<10> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<11> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<12> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<13> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<14> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<15> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<16> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<17> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<18> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<19> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<20> (cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_cy<20>)
     XORCY:CI->O           1   0.510   0.421  cursor_controller/Msub_write_address_t[31]_GND_193_o_sub_9_OUT<31:0>_xor<21> (cursor_controller/write_address_t[31]_GND_193_o_sub_9_OUT<21>)
     LUT4:I3->O            1   0.124   0.000  cursor_controller/Mmux_GND_193_o_GND_193_o_mux_23_OUT28_SW0_lut1 (cursor_controller/Mmux_GND_193_o_GND_193_o_mux_23_OUT28_SW0_lut1)
     MUXCY:S->O            1   0.777   0.421  cursor_controller/Mmux_GND_193_o_GND_193_o_mux_23_OUT28_SW0_cy1 (N34)
     LUT6:I5->O            1   0.124   0.000  cursor_controller/Mmux_GND_193_o_GND_193_o_mux_23_OUT28 (cursor_controller/GND_193_o_GND_193_o_mux_23_OUT<21>)
     FDC:D                     0.030          cursor_controller/write_address_t_21
    ----------------------------------------
    Total                      5.220ns (3.348ns logic, 1.872ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'char_printer/GND_59_o_pixel_clk_OR_33_o1'
  Clock period: 4.168ns (frequency: 239.923MHz)
  Total number of paths / destination ports: 1340 / 71
-------------------------------------------------------------------------
Delay:               4.168ns (Levels of Logic = 9)
  Source:            vga_module/h_count_3 (FF)
  Destination:       vga_module/h_count_9 (FF)
  Source Clock:      char_printer/GND_59_o_pixel_clk_OR_33_o1 rising
  Destination Clock: char_printer/GND_59_o_pixel_clk_OR_33_o1 rising

  Data Path: vga_module/h_count_3 to vga_module/h_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.478   0.946  vga_module/h_count_3 (vga_module/h_count_3)
     LUT5:I0->O            3   0.124   0.435  vga_module/h_count[9]_PWR_7_o_LessThan_1_o_inv1 (vga_module/h_count[9]_PWR_7_o_LessThan_1_o_inv1)
     LUT6:I5->O           15   0.124   0.808  vga_module/h_count[9]_PWR_7_o_LessThan_1_o_inv2 (vga_module/h_count[9]_PWR_7_o_LessThan_1_o_inv)
     LUT3:I0->O            1   0.124   0.000  vga_module/Mcount_h_count_lut<4> (vga_module/Mcount_h_count_lut<4>)
     MUXCY:S->O            1   0.472   0.000  vga_module/Mcount_h_count_cy<4> (vga_module/Mcount_h_count_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  vga_module/Mcount_h_count_cy<5> (vga_module/Mcount_h_count_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  vga_module/Mcount_h_count_cy<6> (vga_module/Mcount_h_count_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  vga_module/Mcount_h_count_cy<7> (vga_module/Mcount_h_count_cy<7>)
     MUXCY:CI->O           0   0.029   0.000  vga_module/Mcount_h_count_cy<8> (vga_module/Mcount_h_count_cy<8>)
     XORCY:CI->O           1   0.510   0.000  vga_module/Mcount_h_count_xor<9> (vga_module/Mcount_h_count9)
     FDC:D                     0.030          vga_module/h_count_9
    ----------------------------------------
    Total                      4.168ns (1.979ns logic, 2.189ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[0]_AND_120_o'
  Clock period: 2.391ns (frequency: 418.235MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.391ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_0_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_0_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[0]_AND_120_o falling
  Destination Clock: cursor_controller/RESET_write_address[0]_AND_120_o falling

  Data Path: cursor_controller/write_address_t_0_LDC to cursor_controller/write_address_t_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_0_LDC (cursor_controller/write_address_t_0_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[0]_AND_121_o1 (cursor_controller/RESET_write_address[0]_AND_121_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_0_LDC
    ----------------------------------------
    Total                      2.391ns (1.243ns logic, 1.148ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[1]_AND_118_o'
  Clock period: 2.391ns (frequency: 418.235MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.391ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_1_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_1_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[1]_AND_118_o falling
  Destination Clock: cursor_controller/RESET_write_address[1]_AND_118_o falling

  Data Path: cursor_controller/write_address_t_1_LDC to cursor_controller/write_address_t_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_1_LDC (cursor_controller/write_address_t_1_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[1]_AND_119_o1 (cursor_controller/RESET_write_address[1]_AND_119_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_1_LDC
    ----------------------------------------
    Total                      2.391ns (1.243ns logic, 1.148ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[3]_AND_114_o'
  Clock period: 2.391ns (frequency: 418.235MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.391ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_3_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_3_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[3]_AND_114_o falling
  Destination Clock: cursor_controller/RESET_write_address[3]_AND_114_o falling

  Data Path: cursor_controller/write_address_t_3_LDC to cursor_controller/write_address_t_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_3_LDC (cursor_controller/write_address_t_3_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[3]_AND_115_o1 (cursor_controller/RESET_write_address[3]_AND_115_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_3_LDC
    ----------------------------------------
    Total                      2.391ns (1.243ns logic, 1.148ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[4]_AND_112_o'
  Clock period: 2.404ns (frequency: 415.973MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_4_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_4_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[4]_AND_112_o falling
  Destination Clock: cursor_controller/RESET_write_address[4]_AND_112_o falling

  Data Path: cursor_controller/write_address_t_4_LDC to cursor_controller/write_address_t_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.625   0.756  cursor_controller/write_address_t_4_LDC (cursor_controller/write_address_t_4_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[4]_AND_113_o1 (cursor_controller/RESET_write_address[4]_AND_113_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_4_LDC
    ----------------------------------------
    Total                      2.404ns (1.243ns logic, 1.161ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[2]_AND_116_o'
  Clock period: 2.391ns (frequency: 418.235MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.391ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_2_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_2_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[2]_AND_116_o falling
  Destination Clock: cursor_controller/RESET_write_address[2]_AND_116_o falling

  Data Path: cursor_controller/write_address_t_2_LDC to cursor_controller/write_address_t_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_2_LDC (cursor_controller/write_address_t_2_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[2]_AND_117_o1 (cursor_controller/RESET_write_address[2]_AND_117_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_2_LDC
    ----------------------------------------
    Total                      2.391ns (1.243ns logic, 1.148ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[6]_AND_108_o'
  Clock period: 2.397ns (frequency: 417.188MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.397ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_6_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_6_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[6]_AND_108_o falling
  Destination Clock: cursor_controller/RESET_write_address[6]_AND_108_o falling

  Data Path: cursor_controller/write_address_t_6_LDC to cursor_controller/write_address_t_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_6_LDC (cursor_controller/write_address_t_6_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[6]_AND_109_o1 (cursor_controller/RESET_write_address[6]_AND_109_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_6_LDC
    ----------------------------------------
    Total                      2.397ns (1.243ns logic, 1.154ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[7]_AND_106_o'
  Clock period: 2.397ns (frequency: 417.188MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.397ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_7_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_7_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[7]_AND_106_o falling
  Destination Clock: cursor_controller/RESET_write_address[7]_AND_106_o falling

  Data Path: cursor_controller/write_address_t_7_LDC to cursor_controller/write_address_t_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_7_LDC (cursor_controller/write_address_t_7_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[7]_AND_107_o1 (cursor_controller/RESET_write_address[7]_AND_107_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_7_LDC
    ----------------------------------------
    Total                      2.397ns (1.243ns logic, 1.154ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[5]_AND_110_o'
  Clock period: 2.397ns (frequency: 417.188MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.397ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_5_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_5_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[5]_AND_110_o falling
  Destination Clock: cursor_controller/RESET_write_address[5]_AND_110_o falling

  Data Path: cursor_controller/write_address_t_5_LDC to cursor_controller/write_address_t_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_5_LDC (cursor_controller/write_address_t_5_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[5]_AND_111_o1 (cursor_controller/RESET_write_address[5]_AND_111_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_5_LDC
    ----------------------------------------
    Total                      2.397ns (1.243ns logic, 1.154ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[9]_AND_102_o'
  Clock period: 2.404ns (frequency: 415.973MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_9_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_9_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[9]_AND_102_o falling
  Destination Clock: cursor_controller/RESET_write_address[9]_AND_102_o falling

  Data Path: cursor_controller/write_address_t_9_LDC to cursor_controller/write_address_t_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.625   0.756  cursor_controller/write_address_t_9_LDC (cursor_controller/write_address_t_9_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[9]_AND_103_o1 (cursor_controller/RESET_write_address[9]_AND_103_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_9_LDC
    ----------------------------------------
    Total                      2.404ns (1.243ns logic, 1.161ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[10]_AND_100_o'
  Clock period: 2.404ns (frequency: 415.973MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_10_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_10_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[10]_AND_100_o falling
  Destination Clock: cursor_controller/RESET_write_address[10]_AND_100_o falling

  Data Path: cursor_controller/write_address_t_10_LDC to cursor_controller/write_address_t_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.625   0.756  cursor_controller/write_address_t_10_LDC (cursor_controller/write_address_t_10_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[10]_AND_101_o1 (cursor_controller/RESET_write_address[10]_AND_101_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_10_LDC
    ----------------------------------------
    Total                      2.404ns (1.243ns logic, 1.161ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[8]_AND_104_o'
  Clock period: 2.397ns (frequency: 417.188MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.397ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_8_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_8_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[8]_AND_104_o falling
  Destination Clock: cursor_controller/RESET_write_address[8]_AND_104_o falling

  Data Path: cursor_controller/write_address_t_8_LDC to cursor_controller/write_address_t_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_8_LDC (cursor_controller/write_address_t_8_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[8]_AND_105_o1 (cursor_controller/RESET_write_address[8]_AND_105_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_8_LDC
    ----------------------------------------
    Total                      2.397ns (1.243ns logic, 1.154ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor_controller/RESET_write_address[11]_AND_98_o'
  Clock period: 2.404ns (frequency: 415.973MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 1)
  Source:            cursor_controller/write_address_t_11_LDC (LATCH)
  Destination:       cursor_controller/write_address_t_11_LDC (LATCH)
  Source Clock:      cursor_controller/RESET_write_address[11]_AND_98_o falling
  Destination Clock: cursor_controller/RESET_write_address[11]_AND_98_o falling

  Data Path: cursor_controller/write_address_t_11_LDC to cursor_controller/write_address_t_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.625   0.756  cursor_controller/write_address_t_11_LDC (cursor_controller/write_address_t_11_LDC)
     LUT4:I1->O            2   0.124   0.405  cursor_controller/RESET_write_address[11]_AND_99_o1 (cursor_controller/RESET_write_address[11]_AND_99_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_11_LDC
    ----------------------------------------
    Total                      2.404ns (1.243ns logic, 1.161ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 150 / 148
-------------------------------------------------------------------------
Offset:              2.425ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cursor_controller/increment_ram_address (FF)
  Destination Clock: clk rising

  Data Path: RESET to cursor_controller/increment_ram_address
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.599  RESET_IBUF (RESET_IBUF)
     LUT3:I2->O            1   0.124   0.000  cursor_controller/_n01141_lut (cursor_controller/_n01141_lut)
     MUXCY:S->O            1   0.808   0.399  cursor_controller/_n01141_cy (cursor_controller/_n0114)
     FDSE:S                    0.494          cursor_controller/increment_ram_address
    ----------------------------------------
    Total                      2.425ns (1.427ns logic, 0.998ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'char_printer/GND_59_o_pixel_clk_OR_33_o1'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              1.072ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       vga_module/v_count_9 (FF)
  Destination Clock: char_printer/GND_59_o_pixel_clk_OR_33_o1 rising

  Data Path: RESET to vga_module/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.577  RESET_IBUF (RESET_IBUF)
     FDP:PRE                   0.494          vga_module/v_sync
    ----------------------------------------
    Total                      1.072ns (0.495ns logic, 0.577ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[0]_AND_120_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_0_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[0]_AND_120_o falling

  Data Path: RESET to cursor_controller/write_address_t_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[0]_AND_121_o1 (cursor_controller/RESET_write_address[0]_AND_121_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_0_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[1]_AND_118_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_1_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[1]_AND_118_o falling

  Data Path: RESET to cursor_controller/write_address_t_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[1]_AND_119_o1 (cursor_controller/RESET_write_address[1]_AND_119_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_1_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[3]_AND_114_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_3_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[3]_AND_114_o falling

  Data Path: RESET to cursor_controller/write_address_t_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[3]_AND_115_o1 (cursor_controller/RESET_write_address[3]_AND_115_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_3_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[4]_AND_112_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_4_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[4]_AND_112_o falling

  Data Path: RESET to cursor_controller/write_address_t_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[4]_AND_113_o1 (cursor_controller/RESET_write_address[4]_AND_113_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_4_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[2]_AND_116_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_2_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[2]_AND_116_o falling

  Data Path: RESET to cursor_controller/write_address_t_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[2]_AND_117_o1 (cursor_controller/RESET_write_address[2]_AND_117_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_2_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[6]_AND_108_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_6_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[6]_AND_108_o falling

  Data Path: RESET to cursor_controller/write_address_t_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[6]_AND_109_o1 (cursor_controller/RESET_write_address[6]_AND_109_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_6_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[7]_AND_106_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_7_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[7]_AND_106_o falling

  Data Path: RESET to cursor_controller/write_address_t_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[7]_AND_107_o1 (cursor_controller/RESET_write_address[7]_AND_107_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_7_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[5]_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_5_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[5]_AND_110_o falling

  Data Path: RESET to cursor_controller/write_address_t_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[5]_AND_111_o1 (cursor_controller/RESET_write_address[5]_AND_111_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_5_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[9]_AND_102_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_9_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[9]_AND_102_o falling

  Data Path: RESET to cursor_controller/write_address_t_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[9]_AND_103_o1 (cursor_controller/RESET_write_address[9]_AND_103_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_9_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[10]_AND_100_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_10_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[10]_AND_100_o falling

  Data Path: RESET to cursor_controller/write_address_t_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[10]_AND_101_o1 (cursor_controller/RESET_write_address[10]_AND_101_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_10_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[8]_AND_104_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_8_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[8]_AND_104_o falling

  Data Path: RESET to cursor_controller/write_address_t_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[8]_AND_105_o1 (cursor_controller/RESET_write_address[8]_AND_105_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_8_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor_controller/RESET_write_address[11]_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cursor_controller/write_address_t_11_LDC (LATCH)
  Destination Clock: cursor_controller/RESET_write_address[11]_AND_98_o falling

  Data Path: RESET to cursor_controller/write_address_t_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.001   0.954  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            2   0.124   0.405  cursor_controller/RESET_write_address[11]_AND_99_o1 (cursor_controller/RESET_write_address[11]_AND_99_o)
     LDC:CLR                   0.494          cursor_controller/write_address_t_11_LDC
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 70 / 27
-------------------------------------------------------------------------
Offset:              2.012ns (Levels of Logic = 2)
  Source:            keyboard/ausgabe/opw/counter_register/output_13 (FF)
  Destination:       segmentout<6> (PAD)
  Source Clock:      clk rising

  Data Path: keyboard/ausgabe/opw/counter_register/output_13 to segmentout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.478   1.011  keyboard/ausgabe/opw/counter_register/output_13 (keyboard/ausgabe/opw/counter_register/output_13)
     LUT6:I0->O            1   0.124   0.399  keyboard/ausgabe/opw/Mmux_segmentout[11]_segmentcode_buffer_4[6]_MUX_154_o11 (segmentout_6_OBUF)
     OBUF:I->O                 0.000          segmentout_6_OBUF (segmentout<6>)
    ----------------------------------------
    Total                      2.012ns (0.602ns logic, 1.410ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[7]_AND_106_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.969ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_7_LDC (LATCH)
  Destination:       ledout<7> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[7]_AND_106_o falling

  Data Path: cursor_controller/write_address_t_7_LDC to ledout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_7_LDC (cursor_controller/write_address_t_7_LDC)
     LUT3:I0->O           12   0.124   0.471  cursor_controller/write_address_t_71 (cursor_controller/write_address_t_7)
     OBUF:I->O                 0.000          ledout_7_OBUF (ledout<7>)
    ----------------------------------------
    Total                      1.969ns (0.749ns logic, 1.220ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[6]_AND_108_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.969ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_6_LDC (LATCH)
  Destination:       ledout<6> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[6]_AND_108_o falling

  Data Path: cursor_controller/write_address_t_6_LDC to ledout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_6_LDC (cursor_controller/write_address_t_6_LDC)
     LUT3:I0->O           12   0.124   0.471  cursor_controller/write_address_t_61 (cursor_controller/write_address_t_6)
     OBUF:I->O                 0.000          ledout_6_OBUF (ledout<6>)
    ----------------------------------------
    Total                      1.969ns (0.749ns logic, 1.220ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[5]_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.969ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_5_LDC (LATCH)
  Destination:       ledout<5> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[5]_AND_110_o falling

  Data Path: cursor_controller/write_address_t_5_LDC to ledout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.625   0.749  cursor_controller/write_address_t_5_LDC (cursor_controller/write_address_t_5_LDC)
     LUT3:I0->O           12   0.124   0.471  cursor_controller/write_address_t_51 (cursor_controller/write_address_t_5)
     OBUF:I->O                 0.000          ledout_5_OBUF (ledout<5>)
    ----------------------------------------
    Total                      1.969ns (0.749ns logic, 1.220ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[4]_AND_112_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.950ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_4_LDC (LATCH)
  Destination:       ledout<4> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[4]_AND_112_o falling

  Data Path: cursor_controller/write_address_t_4_LDC to ledout<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.625   0.756  cursor_controller/write_address_t_4_LDC (cursor_controller/write_address_t_4_LDC)
     LUT3:I0->O            8   0.124   0.445  cursor_controller/write_address_t_41 (cursor_controller/write_address_t_4)
     OBUF:I->O                 0.000          ledout_4_OBUF (ledout<4>)
    ----------------------------------------
    Total                      1.950ns (0.749ns logic, 1.201ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[3]_AND_114_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.937ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_3_LDC (LATCH)
  Destination:       ledout<3> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[3]_AND_114_o falling

  Data Path: cursor_controller/write_address_t_3_LDC to ledout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_3_LDC (cursor_controller/write_address_t_3_LDC)
     LUT3:I0->O            8   0.124   0.445  cursor_controller/write_address_t_32 (cursor_controller/write_address_t_3)
     OBUF:I->O                 0.000          ledout_3_OBUF (ledout<3>)
    ----------------------------------------
    Total                      1.937ns (0.749ns logic, 1.188ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[2]_AND_116_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.937ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_2_LDC (LATCH)
  Destination:       ledout<2> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[2]_AND_116_o falling

  Data Path: cursor_controller/write_address_t_2_LDC to ledout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_2_LDC (cursor_controller/write_address_t_2_LDC)
     LUT3:I0->O            8   0.124   0.445  cursor_controller/write_address_t_210 (cursor_controller/write_address_t_2)
     OBUF:I->O                 0.000          ledout_2_OBUF (ledout<2>)
    ----------------------------------------
    Total                      1.937ns (0.749ns logic, 1.188ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[1]_AND_118_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.937ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_1_LDC (LATCH)
  Destination:       ledout<1> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[1]_AND_118_o falling

  Data Path: cursor_controller/write_address_t_1_LDC to ledout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_1_LDC (cursor_controller/write_address_t_1_LDC)
     LUT3:I0->O            8   0.124   0.445  cursor_controller/write_address_t_110 (cursor_controller/write_address_t_1)
     OBUF:I->O                 0.000          ledout_1_OBUF (ledout<1>)
    ----------------------------------------
    Total                      1.937ns (0.749ns logic, 1.188ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cursor_controller/RESET_write_address[0]_AND_120_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.937ns (Levels of Logic = 2)
  Source:            cursor_controller/write_address_t_0_LDC (LATCH)
  Destination:       ledout<0> (PAD)
  Source Clock:      cursor_controller/RESET_write_address[0]_AND_120_o falling

  Data Path: cursor_controller/write_address_t_0_LDC to ledout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.625   0.743  cursor_controller/write_address_t_0_LDC (cursor_controller/write_address_t_0_LDC)
     LUT3:I0->O            8   0.124   0.445  cursor_controller/write_address_t_01 (cursor_controller/write_address_t_0)
     OBUF:I->O                 0.000          ledout_0_OBUF (ledout<0>)
    ----------------------------------------
    Total                      1.937ns (0.749ns logic, 1.188ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'char_printer/GND_59_o_pixel_clk_OR_33_o1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            vga_module/h_sync (FF)
  Destination:       h_sync (PAD)
  Source Clock:      char_printer/GND_59_o_pixel_clk_OR_33_o1 rising

  Data Path: vga_module/h_sync to h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.478   0.399  vga_module/h_sync (vga_module/h_sync)
     OBUF:I->O                 0.000          h_sync_OBUF (h_sync)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock char_printer/GND_59_o_pixel_clk_OR_33_o1
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
char_printer/GND_59_o_pixel_clk_OR_33_o1|    4.168|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
char_printer/GND_59_o_pixel_clk_OR_33_o1           |    6.147|         |         |         |
clk                                                |    5.220|         |         |         |
cursor_controller/RESET_write_address[0]_AND_120_o |         |    5.547|         |         |
cursor_controller/RESET_write_address[10]_AND_100_o|         |    5.310|         |         |
cursor_controller/RESET_write_address[11]_AND_98_o |         |    5.280|         |         |
cursor_controller/RESET_write_address[1]_AND_118_o |         |    5.310|         |         |
cursor_controller/RESET_write_address[2]_AND_116_o |         |    5.132|         |         |
cursor_controller/RESET_write_address[3]_AND_114_o |         |    5.070|         |         |
cursor_controller/RESET_write_address[4]_AND_112_o |         |    5.351|         |         |
cursor_controller/RESET_write_address[5]_AND_110_o |         |    5.462|         |         |
cursor_controller/RESET_write_address[6]_AND_108_o |         |    5.167|         |         |
cursor_controller/RESET_write_address[7]_AND_106_o |         |    5.403|         |         |
cursor_controller/RESET_write_address[8]_AND_104_o |         |    5.368|         |         |
cursor_controller/RESET_write_address[9]_AND_102_o |         |    5.339|         |         |
keyboard/converter/_n0275<0>                       |         |    2.309|         |         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[0]_AND_120_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.064|         |
cursor_controller/RESET_write_address[0]_AND_120_o|         |         |    2.391|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[10]_AND_100_o
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
clk                                                |         |         |    2.077|         |
cursor_controller/RESET_write_address[10]_AND_100_o|         |         |    2.404|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[11]_AND_98_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.077|         |
cursor_controller/RESET_write_address[11]_AND_98_o|         |         |    2.404|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[1]_AND_118_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.064|         |
cursor_controller/RESET_write_address[1]_AND_118_o|         |         |    2.391|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[2]_AND_116_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.064|         |
cursor_controller/RESET_write_address[2]_AND_116_o|         |         |    2.391|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[3]_AND_114_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.064|         |
cursor_controller/RESET_write_address[3]_AND_114_o|         |         |    2.391|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[4]_AND_112_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.077|         |
cursor_controller/RESET_write_address[4]_AND_112_o|         |         |    2.404|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[5]_AND_110_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.070|         |
cursor_controller/RESET_write_address[5]_AND_110_o|         |         |    2.397|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[6]_AND_108_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.070|         |
cursor_controller/RESET_write_address[6]_AND_108_o|         |         |    2.397|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[7]_AND_106_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.070|         |
cursor_controller/RESET_write_address[7]_AND_106_o|         |         |    2.397|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[8]_AND_104_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.070|         |
cursor_controller/RESET_write_address[8]_AND_104_o|         |         |    2.397|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cursor_controller/RESET_write_address[9]_AND_102_o
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk                                               |         |         |    2.077|         |
cursor_controller/RESET_write_address[9]_AND_102_o|         |         |    2.404|         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock keyboard/converter/_n0275<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.605|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 12.15 secs
 
--> 


Total memory usage is 534520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   10 (   0 filtered)

