vendor_name = ModelSim
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/tb_cmsdk_mcu.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/M0_Simulation.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0INTEGRATION.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0ds_logic.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DS.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DAP.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0_wic.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0_rst_ctl.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_uart_capture.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_system.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_sysctrl.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_stclkctrl.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_pin_mux.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_clkctrl.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_addr_decode.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_irq_sync.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_iop_gpio.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_clock_gate.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_clkreset.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb4_eg_slave_reg.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb4_eg_slave_interface.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb4_eg_slave.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_frc.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_defs.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_uart.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_timer.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_test_slave.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_subsystem.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_slave_mux.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_frc.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_defs.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_iop.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_apb.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_slave_mux.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_rom.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram_beh.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_gpio.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_default_slave.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_cs_rom_table.v
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cm0_dbg_reset_sync.v
source_file = 1, /verilog/eece490_lab/d5_bulbasaur/keil_bubble_sorting/bulbasaur.hex
source_file = 1, D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/db/M0_Simulation.cbx.xml
design_name = M0_Simulation
instance = comp, \XTAL2~output , XTAL2~output, M0_Simulation, 1
instance = comp, \TDO~output , TDO~output, M0_Simulation, 1
instance = comp, \u_cmsdk_clkreset|CLK~0 , u_cmsdk_clkreset|CLK~0, M0_Simulation, 1
instance = comp, \NRST~input , NRST~input, M0_Simulation, 1
instance = comp, \nTRST~input , nTRST~input, M0_Simulation, 1
instance = comp, \TDI~input , TDI~input, M0_Simulation, 1
instance = comp, \SWDIOTMS~input , SWDIOTMS~input, M0_Simulation, 1
instance = comp, \SWCLKTCK~input , SWCLKTCK~input, M0_Simulation, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, M0_Simulation, 1
