# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl" \
"../../../../9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ipshared/93a6/perceptron.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_0/sim/PL_NN_perceptron_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_1/sim/PL_NN_perceptron_0_1.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_2/sim/PL_NN_perceptron_0_2.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ipshared/8163/axi4_lite_layer_connector.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/sim/PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/dual_port_AXI_Native_bram/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ipshared/5546/image_loader_module.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_0/sim/PL_NN_image_loader_module_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ipshared/7767/axi4_lite_register_module.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_register_m_0_0/sim/PL_NN_axi4_lite_register_m_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_xbar_0/sim/PL_NN_xbar_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/sim/PL_NN.v" \
"../../../../../../source/PL_NN/rtl/src/PL_NN_wrapper.v" \
"../../../../../../source/PL_NN/tb/PL_NN_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
