/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [6:0] _02_;
  reg [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_29z;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_37z;
  wire [20:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_1z : in_data[77];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[79] : celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_1z ? celloutsig_0_10z : _00_;
  assign celloutsig_0_15z = celloutsig_0_12z ? in_data[81] : celloutsig_0_14z;
  assign celloutsig_0_25z = in_data[76] ? celloutsig_0_16z : celloutsig_0_18z;
  assign celloutsig_0_0z = ~(in_data[89] | in_data[71]);
  assign celloutsig_0_12z = ~(celloutsig_0_4z | celloutsig_0_4z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { in_data[151:150], celloutsig_1_0z };
  reg [6:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z };
  assign { _02_[6:4], _00_, _02_[2:0] } = _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_0_17z[4:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[8:6], celloutsig_0_1z } & celloutsig_0_2z[16:13];
  assign celloutsig_1_6z = { celloutsig_1_5z[3], celloutsig_1_0z, _01_ } == celloutsig_1_4z[4:0];
  assign celloutsig_1_10z = { celloutsig_1_3z[5:0], celloutsig_1_0z } === { celloutsig_1_3z[3:2], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_8z[5:2] === { celloutsig_1_3z[5:3], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_14z[0], celloutsig_1_17z, _01_, celloutsig_1_18z } === in_data[165:160];
  assign celloutsig_0_8z = in_data[61:48] === { celloutsig_0_3z[16:6], celloutsig_0_7z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:4], celloutsig_0_0z } === { celloutsig_0_3z[19:17], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_2z[20:17], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z } === { celloutsig_0_2z[22:13], celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z } === { celloutsig_0_3z[5:2], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_2z[17:15] === { celloutsig_0_7z[1:0], celloutsig_0_19z };
  assign celloutsig_0_21z = ! { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_23z = ! { in_data[33:17], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[93] & ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_12z & ~(celloutsig_0_13z[2]);
  assign celloutsig_0_19z = celloutsig_0_5z[0] & ~(celloutsig_0_18z);
  assign celloutsig_0_13z = { celloutsig_0_3z[12:10], celloutsig_0_10z } % { 1'h1, celloutsig_0_3z[0], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[166:154] * in_data[187:175];
  assign celloutsig_0_20z = { celloutsig_0_5z[3:2], celloutsig_0_4z } * _02_[6:4];
  assign celloutsig_1_5z = celloutsig_1_3z[2] ? celloutsig_1_1z[4:1] : { celloutsig_1_3z[3], 1'h0, celloutsig_1_3z[1:0] };
  assign { celloutsig_0_2z[28:3], celloutsig_0_2z[0] } = celloutsig_0_1z ? { in_data[93:68], 1'h1 } : { in_data[36:12], 1'h0, celloutsig_0_0z };
  assign celloutsig_0_3z = - { in_data[26:7], celloutsig_0_1z };
  assign celloutsig_1_3z = - in_data[124:118];
  assign celloutsig_1_14z = - { in_data[150], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_26z = { in_data[29:28], celloutsig_0_24z, celloutsig_0_4z } !== { celloutsig_0_2z[13:11], celloutsig_0_1z };
  assign celloutsig_1_7z = | { _01_, celloutsig_1_1z[11:1] };
  assign celloutsig_1_17z = | celloutsig_1_3z[2:0];
  assign celloutsig_0_31z = ~^ { celloutsig_0_29z[2:1], 1'h1, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_41z = { 3'h7, celloutsig_0_37z[2:1], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z } << { celloutsig_0_2z[14:6], celloutsig_0_9z };
  assign celloutsig_1_4z = in_data[117:105] << { celloutsig_1_1z[12:1], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } << in_data[45:43];
  assign celloutsig_0_42z = { _03_[4:3], celloutsig_0_17z } ~^ { celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_1_8z = { in_data[190:185], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ { celloutsig_1_4z[8:2], _01_ };
  assign celloutsig_0_17z = celloutsig_0_2z[18:14] ~^ { in_data[67:64], celloutsig_0_8z };
  assign celloutsig_0_32z = ~((celloutsig_0_18z & celloutsig_0_26z) | _03_[5]);
  assign celloutsig_1_0z = ~((in_data[97] & in_data[130]) | in_data[178]);
  assign celloutsig_0_24z = ~((celloutsig_0_0z & celloutsig_0_3z[9]) | celloutsig_0_7z[1]);
  assign { celloutsig_0_29z[1], celloutsig_0_29z[2] } = { celloutsig_0_25z, celloutsig_0_6z } ~^ { celloutsig_0_18z, celloutsig_0_3z[13] };
  assign { celloutsig_0_37z[0], celloutsig_0_37z[2:1] } = { celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_15z } ~^ { celloutsig_0_16z, _02_[2], celloutsig_0_14z };
  assign _02_[3] = _00_;
  assign celloutsig_0_29z[0] = 1'h1;
  assign celloutsig_0_2z[2:1] = { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z[5:3] = 3'h7;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
