// Seed: 2008547375
module module_0 ();
  wire id_2;
  wire id_3, id_4, id_5;
  assign id_4 = id_4#(
      .id_3(1),
      .id_5(1 & (1))
  );
  wire id_6;
  wire id_7;
endmodule
module sample (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  always begin : LABEL_0
    disable id_7;
    if (1)
      id_5 = id_1#(
          .id_3(id_1),
          .id_7(1),
          .id_3((1))
      );
  end
  module_0 modCall_1 ();
endmodule
