# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 9 2018 01:27:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for TVP_VSYNC
		4.2::Critical Path Report for tx_pll.TX_PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (TVP_VSYNC:R vs. TVP_VSYNC:R)
		5.2::Critical Path Report for (tx_pll.TX_PLL_inst/PLLOUTCORE:R vs. tx_pll.TX_PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: ADV_B[0]
			6.2.2::Path details for port: ADV_B[1]
			6.2.3::Path details for port: ADV_B[2]
			6.2.4::Path details for port: ADV_B[3]
			6.2.5::Path details for port: ADV_B[4]
			6.2.6::Path details for port: ADV_B[5]
			6.2.7::Path details for port: ADV_B[6]
			6.2.8::Path details for port: ADV_B[7]
			6.2.9::Path details for port: ADV_CLK
			6.2.10::Path details for port: ADV_G[0]
			6.2.11::Path details for port: ADV_G[1]
			6.2.12::Path details for port: ADV_G[2]
			6.2.13::Path details for port: ADV_G[3]
			6.2.14::Path details for port: ADV_G[4]
			6.2.15::Path details for port: ADV_G[5]
			6.2.16::Path details for port: ADV_G[6]
			6.2.17::Path details for port: ADV_G[7]
			6.2.18::Path details for port: ADV_HSYNC
			6.2.19::Path details for port: ADV_R[0]
			6.2.20::Path details for port: ADV_R[1]
			6.2.21::Path details for port: ADV_R[2]
			6.2.22::Path details for port: ADV_R[3]
			6.2.23::Path details for port: ADV_R[4]
			6.2.24::Path details for port: ADV_R[5]
			6.2.25::Path details for port: ADV_R[6]
			6.2.26::Path details for port: ADV_R[7]
			6.2.27::Path details for port: ADV_VSYNC
			6.2.28::Path details for port: DEBUG[6]:out
			6.2.29::Path details for port: LED
		6.3::PI to PO Path Details
			6.3.1::Path details for port: LED
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: ADV_B[0]
			6.5.2::Path details for port: ADV_B[1]
			6.5.3::Path details for port: ADV_B[2]
			6.5.4::Path details for port: ADV_B[3]
			6.5.5::Path details for port: ADV_B[4]
			6.5.6::Path details for port: ADV_B[5]
			6.5.7::Path details for port: ADV_B[6]
			6.5.8::Path details for port: ADV_B[7]
			6.5.9::Path details for port: ADV_CLK
			6.5.10::Path details for port: ADV_G[0]
			6.5.11::Path details for port: ADV_G[1]
			6.5.12::Path details for port: ADV_G[2]
			6.5.13::Path details for port: ADV_G[3]
			6.5.14::Path details for port: ADV_G[4]
			6.5.15::Path details for port: ADV_G[5]
			6.5.16::Path details for port: ADV_G[6]
			6.5.17::Path details for port: ADV_G[7]
			6.5.18::Path details for port: ADV_HSYNC
			6.5.19::Path details for port: ADV_R[0]
			6.5.20::Path details for port: ADV_R[1]
			6.5.21::Path details for port: ADV_R[2]
			6.5.22::Path details for port: ADV_R[3]
			6.5.23::Path details for port: ADV_R[4]
			6.5.24::Path details for port: ADV_R[5]
			6.5.25::Path details for port: ADV_R[6]
			6.5.26::Path details for port: ADV_R[7]
			6.5.27::Path details for port: ADV_VSYNC
			6.5.28::Path details for port: DEBUG[6]:out
			6.5.29::Path details for port: LED
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: LED
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: TVP_CLK                          | N/A                    | Target: 20.00 MHz   | 
Clock: TVP_VSYNC                        | Frequency: 220.72 MHz  | Target: 0.00 MHz    | 
Clock: main|TVP_VSYNC                   | N/A                    | Target: 100.00 MHz  | 
Clock: tx_pll.TX_PLL_inst/PLLOUTCORE    | Frequency: 159.31 MHz  | Target: 48.75 MHz   | 
Clock: tx_pll.TX_PLL_inst/PLLOUTGLOBAL  | N/A                    | Target: 48.75 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                   Capture Clock                  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------------  -----------------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
TVP_VSYNC                      TVP_VSYNC                      1.66667e+010     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
tx_pll.TX_PLL_inst/PLLOUTCORE  tx_pll.TX_PLL_inst/PLLOUTCORE  20512.8          14236        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase            
------------  ----------  ------------  -------------------------------  
ADV_B[0]      TVP_CLK     19588         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[1]      TVP_CLK     20402         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[2]      TVP_CLK     20528         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[3]      TVP_CLK     20690         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[4]      TVP_CLK     21279         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[5]      TVP_CLK     21152         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[6]      TVP_CLK     21040         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[7]      TVP_CLK     21166         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_CLK       TVP_CLK     12995         tx_pll.TX_PLL_inst/PLLOUTCORE:F  
ADV_CLK       TVP_CLK     12682         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[0]      TVP_CLK     19757         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[1]      TVP_CLK     19315         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[2]      TVP_CLK     19588         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[3]      TVP_CLK     19455         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[4]      TVP_CLK     19105         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[5]      TVP_CLK     19701         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[6]      TVP_CLK     19953         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[7]      TVP_CLK     20269         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_HSYNC     TVP_CLK     18957         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[0]      TVP_CLK     19455         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[1]      TVP_CLK     19588         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[2]      TVP_CLK     19462         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[3]      TVP_CLK     19652         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[4]      TVP_CLK     19364         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[5]      TVP_CLK     19280         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[6]      TVP_CLK     19448         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[7]      TVP_CLK     19315         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_VSYNC     TVP_CLK     16790         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
DEBUG[6]:out  TVP_CLK     12813         tx_pll.TX_PLL_inst/PLLOUTCORE:F  
DEBUG[6]:out  TVP_CLK     12506         tx_pll.TX_PLL_inst/PLLOUTCORE:R  
LED           TVP_VSYNC   13806         TVP_VSYNC:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
DEBUG[7]:in        LED                 10801       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase            
------------  ----------  --------------------  -------------------------------  
ADV_B[0]      TVP_CLK     15669                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[1]      TVP_CLK     16763                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[2]      TVP_CLK     16728                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[3]      TVP_CLK     16812                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[4]      TVP_CLK     17591                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[5]      TVP_CLK     17254                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[6]      TVP_CLK     17128                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[7]      TVP_CLK     17458                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_CLK       TVP_CLK     12682                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_CLK       TVP_CLK     12995                 tx_pll.TX_PLL_inst/PLLOUTCORE:F  
ADV_G[0]      TVP_CLK     16378                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[1]      TVP_CLK     16258                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[2]      TVP_CLK     16329                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[3]      TVP_CLK     16069                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[4]      TVP_CLK     15915                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[5]      TVP_CLK     15873                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[6]      TVP_CLK     16125                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[7]      TVP_CLK     16490                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_HSYNC     TVP_CLK     16946                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[0]      TVP_CLK     15045                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[1]      TVP_CLK     15690                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[2]      TVP_CLK     15452                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[3]      TVP_CLK     15354                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[4]      TVP_CLK     15319                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[5]      TVP_CLK     15417                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[6]      TVP_CLK     15522                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[7]      TVP_CLK     15929                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
ADV_VSYNC     TVP_CLK     15017                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
DEBUG[6]:out  TVP_CLK     12506                 tx_pll.TX_PLL_inst/PLLOUTCORE:R  
DEBUG[6]:out  TVP_CLK     12813                 tx_pll.TX_PLL_inst/PLLOUTCORE:F  
LED           TVP_VSYNC   13190                 TVP_VSYNC:R                      


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
DEBUG[7]:in        LED                 9816                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for TVP_VSYNC
***************************************
Clock: TVP_VSYNC
Frequency: 220.72 MHz | Target: 0.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/sr
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1


===================================================================== 
4.2::Critical Path Report for tx_pll.TX_PLL_inst/PLLOUTCORE
***********************************************************
Clock: tx_pll.TX_PLL_inst/PLLOUTCORE
Frequency: 159.31 MHz | Target: 48.75 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Setup Constraint : 20513p
Path slack       : 14236p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27889

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4804
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13653
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__392/I                                                 Odrv12                         0             12370  14236  RISE       1
I__392/O                                                 Odrv12                       491             12861  14236  RISE       1
I__394/I                                                 LocalMux                       0             12861  14236  RISE       1
I__394/O                                                 LocalMux                     330             13190  14236  RISE       1
I__396/I                                                 SRMux                          0             13190  14236  RISE       1
I__396/O                                                 SRMux                        463             13653  14236  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr       LogicCell40_SEQ_MODE_1000      0             13653  14236  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (TVP_VSYNC:R vs. TVP_VSYNC:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/sr
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1


5.2::Critical Path Report for (tx_pll.TX_PLL_inst/PLLOUTCORE:R vs. tx_pll.TX_PLL_inst/PLLOUTCORE:R)
***************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Setup Constraint : 20513p
Path slack       : 14236p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27889

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4804
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13653
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__392/I                                                 Odrv12                         0             12370  14236  RISE       1
I__392/O                                                 Odrv12                       491             12861  14236  RISE       1
I__394/I                                                 LocalMux                       0             12861  14236  RISE       1
I__394/O                                                 LocalMux                     330             13190  14236  RISE       1
I__396/I                                                 SRMux                          0             13190  14236  RISE       1
I__396/O                                                 SRMux                        463             13653  14236  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr       LogicCell40_SEQ_MODE_1000      0             13653  14236  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

  6.2.1::Path details for port: ADV_B[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[0]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19588


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9722
---------------------------- ------
Clock To Out Delay            19588

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__620/I                                                       LocalMux                   0      11844              RISE  1       
I__620/O                                                       LocalMux                   330    12173              RISE  1       
I__625/I                                                       InMux                      0      12173              RISE  1       
I__625/O                                                       InMux                      259    12433              RISE  1       
video_signal_controller.i328_2_lut_LC_5_27_4/in0               LogicCell40_SEQ_MODE_0000  0      12433              RISE  1       
video_signal_controller.i328_2_lut_LC_5_27_4/lcout             LogicCell40_SEQ_MODE_0000  449    12882              RISE  1       
I__259/I                                                       Odrv4                      0      12882              RISE  1       
I__259/O                                                       Odrv4                      351    13232              RISE  1       
I__260/I                                                       Span4Mux_v                 0      13232              RISE  1       
I__260/O                                                       Span4Mux_v                 351    13583              RISE  1       
I__261/I                                                       Span4Mux_s1_v              0      13583              RISE  1       
I__261/O                                                       Span4Mux_s1_v              203    13786              RISE  1       
I__262/I                                                       IoSpan4Mux                 0      13786              RISE  1       
I__262/O                                                       IoSpan4Mux                 288    14074              RISE  1       
I__263/I                                                       LocalMux                   0      14074              RISE  1       
I__263/O                                                       LocalMux                   330    14404              RISE  1       
I__264/I                                                       IoInMux                    0      14404              RISE  1       
I__264/O                                                       IoInMux                    259    14663              RISE  1       
ADV_B_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14663              RISE  1       
ADV_B_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16900              FALL  1       
ADV_B_pad_0_iopad/DIN                                          IO_PAD                     0      16900              FALL  1       
ADV_B_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19588              FALL  1       
ADV_B[0]                                                       main                       0      19588              FALL  1       

6.2.2::Path details for port: ADV_B[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[1]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20402


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             10536
---------------------------- ------
Clock To Out Delay            20402

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__623/I                                                       Odrv12                     0      11844              RISE  1       
I__623/O                                                       Odrv12                     491    12335              RISE  1       
I__632/I                                                       LocalMux                   0      12335              RISE  1       
I__632/O                                                       LocalMux                   330    12664              RISE  1       
I__647/I                                                       InMux                      0      12664              RISE  1       
I__647/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i385_2_lut_LC_5_29_5/in1               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i385_2_lut_LC_5_29_5/lcout             LogicCell40_SEQ_MODE_0000  379    13303              FALL  1       
I__345/I                                                       Odrv12                     0      13303              FALL  1       
I__345/O                                                       Odrv12                     540    13843              FALL  1       
I__346/I                                                       Sp12to4                    0      13843              FALL  1       
I__346/O                                                       Sp12to4                    449    14291              FALL  1       
I__347/I                                                       Span4Mux_s3_v              0      14291              FALL  1       
I__347/O                                                       Span4Mux_s3_v              337    14628              FALL  1       
I__348/I                                                       IoSpan4Mux                 0      14628              FALL  1       
I__348/O                                                       IoSpan4Mux                 323    14951              FALL  1       
I__349/I                                                       LocalMux                   0      14951              FALL  1       
I__349/O                                                       LocalMux                   309    15259              FALL  1       
I__350/I                                                       IoInMux                    0      15259              FALL  1       
I__350/O                                                       IoInMux                    217    15477              FALL  1       
ADV_B_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      15477              FALL  1       
ADV_B_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   17714              FALL  1       
ADV_B_pad_1_iopad/DIN                                          IO_PAD                     0      17714              FALL  1       
ADV_B_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                     2688   20402              FALL  1       
ADV_B[1]                                                       main                       0      20402              FALL  1       

6.2.3::Path details for port: ADV_B[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[2]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20528


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             10662
---------------------------- ------
Clock To Out Delay            20528

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__623/I                                                       Odrv12                     0      11844              RISE  1       
I__623/O                                                       Odrv12                     491    12335              RISE  1       
I__632/I                                                       LocalMux                   0      12335              RISE  1       
I__632/O                                                       LocalMux                   330    12664              RISE  1       
I__646/I                                                       InMux                      0      12664              RISE  1       
I__646/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i384_2_lut_LC_5_29_1/in3               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i384_2_lut_LC_5_29_1/lcout             LogicCell40_SEQ_MODE_0000  288    13211              FALL  1       
I__367/I                                                       Odrv12                     0      13211              FALL  1       
I__367/O                                                       Odrv12                     540    13751              FALL  1       
I__368/I                                                       Span12Mux_h                0      13751              FALL  1       
I__368/O                                                       Span12Mux_h                540    14291              FALL  1       
I__369/I                                                       Sp12to4                    0      14291              FALL  1       
I__369/O                                                       Sp12to4                    449    14740              FALL  1       
I__370/I                                                       Span4Mux_s3_v              0      14740              FALL  1       
I__370/O                                                       Span4Mux_s3_v              337    15077              FALL  1       
I__371/I                                                       LocalMux                   0      15077              FALL  1       
I__371/O                                                       LocalMux                   309    15386              FALL  1       
I__372/I                                                       IoInMux                    0      15386              FALL  1       
I__372/O                                                       IoInMux                    217    15603              FALL  1       
ADV_B_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      15603              FALL  1       
ADV_B_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   17840              FALL  1       
ADV_B_pad_2_iopad/DIN                                          IO_PAD                     0      17840              FALL  1       
ADV_B_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                     2688   20528              FALL  1       
ADV_B[2]                                                       main                       0      20528              FALL  1       

6.2.4::Path details for port: ADV_B[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[3]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20690


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             10824
---------------------------- ------
Clock To Out Delay            20690

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__620/I                                                       LocalMux                   0      11844              RISE  1       
I__620/O                                                       LocalMux                   330    12173              RISE  1       
I__626/I                                                       InMux                      0      12173              RISE  1       
I__626/O                                                       InMux                      259    12433              RISE  1       
video_signal_controller.i383_2_lut_LC_5_27_2/in0               LogicCell40_SEQ_MODE_0000  0      12433              RISE  1       
video_signal_controller.i383_2_lut_LC_5_27_2/lcout             LogicCell40_SEQ_MODE_0000  386    12819              FALL  1       
I__293/I                                                       Odrv12                     0      12819              FALL  1       
I__293/O                                                       Odrv12                     540    13359              FALL  1       
I__294/I                                                       Span12Mux_h                0      13359              FALL  1       
I__294/O                                                       Span12Mux_h                540    13899              FALL  1       
I__295/I                                                       Sp12to4                    0      13899              FALL  1       
I__295/O                                                       Sp12to4                    449    14348              FALL  1       
I__296/I                                                       Span4Mux_v                 0      14348              FALL  1       
I__296/O                                                       Span4Mux_v                 372    14719              FALL  1       
I__297/I                                                       Span4Mux_s1_v              0      14719              FALL  1       
I__297/O                                                       Span4Mux_s1_v              196    14916              FALL  1       
I__298/I                                                       IoSpan4Mux                 0      14916              FALL  1       
I__298/O                                                       IoSpan4Mux                 323    15238              FALL  1       
I__299/I                                                       LocalMux                   0      15238              FALL  1       
I__299/O                                                       LocalMux                   309    15547              FALL  1       
I__300/I                                                       IoInMux                    0      15547              FALL  1       
I__300/O                                                       IoInMux                    217    15764              FALL  1       
ADV_B_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      15764              FALL  1       
ADV_B_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   18002              FALL  1       
ADV_B_pad_3_iopad/DIN                                          IO_PAD                     0      18002              FALL  1       
ADV_B_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                     2688   20690              FALL  1       
ADV_B[3]                                                       main                       0      20690              FALL  1       

6.2.5::Path details for port: ADV_B[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[4]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 21279


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             11413
---------------------------- ------
Clock To Out Delay            21279

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__630/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__630/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__638/I                                                       LocalMux                   0      12545              RISE  1       
I__638/O                                                       LocalMux                   330    12875              RISE  1       
I__655/I                                                       InMux                      0      12875              RISE  1       
I__655/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i380_2_lut_LC_6_28_1/in3               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i380_2_lut_LC_6_28_1/lcout             LogicCell40_SEQ_MODE_0000  288    13422              FALL  1       
I__482/I                                                       Odrv12                     0      13422              FALL  1       
I__482/O                                                       Odrv12                     540    13962              FALL  1       
I__483/I                                                       Span12Mux_h                0      13962              FALL  1       
I__483/O                                                       Span12Mux_h                540    14502              FALL  1       
I__484/I                                                       Span12Mux_h                0      14502              FALL  1       
I__484/O                                                       Span12Mux_h                540    15042              FALL  1       
I__485/I                                                       Sp12to4                    0      15042              FALL  1       
I__485/O                                                       Sp12to4                    449    15491              FALL  1       
I__486/I                                                       Span4Mux_s3_v              0      15491              FALL  1       
I__486/O                                                       Span4Mux_s3_v              337    15827              FALL  1       
I__487/I                                                       LocalMux                   0      15827              FALL  1       
I__487/O                                                       LocalMux                   309    16136              FALL  1       
I__488/I                                                       IoInMux                    0      16136              FALL  1       
I__488/O                                                       IoInMux                    217    16353              FALL  1       
ADV_B_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      16353              FALL  1       
ADV_B_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   18591              FALL  1       
ADV_B_pad_4_iopad/DIN                                          IO_PAD                     0      18591              FALL  1       
ADV_B_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                     2688   21279              FALL  1       
ADV_B[4]                                                       main                       0      21279              FALL  1       

6.2.6::Path details for port: ADV_B[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[5]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 21152


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             11286
---------------------------- ------
Clock To Out Delay            21152

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__630/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__630/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__639/I                                                       LocalMux                   0      12545              RISE  1       
I__639/O                                                       LocalMux                   330    12875              RISE  1       
I__656/I                                                       InMux                      0      12875              RISE  1       
I__656/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i379_2_lut_LC_6_29_1/in1               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i379_2_lut_LC_6_29_1/lcout             LogicCell40_SEQ_MODE_0000  379    13513              FALL  1       
I__461/I                                                       Odrv12                     0      13513              FALL  1       
I__461/O                                                       Odrv12                     540    14053              FALL  1       
I__462/I                                                       Span12Mux_h                0      14053              FALL  1       
I__462/O                                                       Span12Mux_h                540    14593              FALL  1       
I__463/I                                                       Sp12to4                    0      14593              FALL  1       
I__463/O                                                       Sp12to4                    449    15042              FALL  1       
I__464/I                                                       Span4Mux_s3_v              0      15042              FALL  1       
I__464/O                                                       Span4Mux_s3_v              337    15379              FALL  1       
I__465/I                                                       IoSpan4Mux                 0      15379              FALL  1       
I__465/O                                                       IoSpan4Mux                 323    15701              FALL  1       
I__466/I                                                       LocalMux                   0      15701              FALL  1       
I__466/O                                                       LocalMux                   309    16010              FALL  1       
I__467/I                                                       IoInMux                    0      16010              FALL  1       
I__467/O                                                       IoInMux                    217    16227              FALL  1       
ADV_B_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      16227              FALL  1       
ADV_B_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   18464              FALL  1       
ADV_B_pad_5_iopad/DIN                                          IO_PAD                     0      18464              FALL  1       
ADV_B_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                     2688   21152              FALL  1       
ADV_B[5]                                                       main                       0      21152              FALL  1       

6.2.7::Path details for port: ADV_B[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[6]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 21040


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             11174
---------------------------- ------
Clock To Out Delay            21040

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__630/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__630/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__640/I                                                       LocalMux                   0      12545              RISE  1       
I__640/O                                                       LocalMux                   330    12875              RISE  1       
I__658/I                                                       InMux                      0      12875              RISE  1       
I__658/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i378_2_lut_LC_6_30_3/in1               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i378_2_lut_LC_6_30_3/lcout             LogicCell40_SEQ_MODE_0000  379    13513              FALL  1       
I__681/I                                                       Odrv12                     0      13513              FALL  1       
I__681/O                                                       Odrv12                     540    14053              FALL  1       
I__682/I                                                       Span12Mux_h                0      14053              FALL  1       
I__682/O                                                       Span12Mux_h                540    14593              FALL  1       
I__683/I                                                       Span12Mux_h                0      14593              FALL  1       
I__683/O                                                       Span12Mux_h                540    15133              FALL  1       
I__684/I                                                       Span12Mux_s11_v            0      15133              FALL  1       
I__684/O                                                       Span12Mux_s11_v            456    15589              FALL  1       
I__685/I                                                       LocalMux                   0      15589              FALL  1       
I__685/O                                                       LocalMux                   309    15898              FALL  1       
I__686/I                                                       IoInMux                    0      15898              FALL  1       
I__686/O                                                       IoInMux                    217    16115              FALL  1       
ADV_B_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      16115              FALL  1       
ADV_B_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   18352              FALL  1       
ADV_B_pad_6_iopad/DIN                                          IO_PAD                     0      18352              FALL  1       
ADV_B_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                     2688   21040              FALL  1       
ADV_B[6]                                                       main                       0      21040              FALL  1       

6.2.8::Path details for port: ADV_B[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[7]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 21166


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             11300
---------------------------- ------
Clock To Out Delay            21166

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__623/I                                                       Odrv12                     0      11844              RISE  1       
I__623/O                                                       Odrv12                     491    12335              RISE  1       
I__633/I                                                       LocalMux                   0      12335              RISE  1       
I__633/O                                                       LocalMux                   330    12664              RISE  1       
I__649/I                                                       InMux                      0      12664              RISE  1       
I__649/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i377_2_lut_LC_5_30_3/in0               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i377_2_lut_LC_5_30_3/lcout             LogicCell40_SEQ_MODE_0000  386    13310              FALL  1       
I__316/I                                                       Odrv12                     0      13310              FALL  1       
I__316/O                                                       Odrv12                     540    13850              FALL  1       
I__317/I                                                       Span12Mux_h                0      13850              FALL  1       
I__317/O                                                       Span12Mux_h                540    14390              FALL  1       
I__318/I                                                       Span12Mux_h                0      14390              FALL  1       
I__318/O                                                       Span12Mux_h                540    14930              FALL  1       
I__319/I                                                       Sp12to4                    0      14930              FALL  1       
I__319/O                                                       Sp12to4                    449    15379              FALL  1       
I__320/I                                                       Span4Mux_s3_v              0      15379              FALL  1       
I__320/O                                                       Span4Mux_s3_v              337    15715              FALL  1       
I__321/I                                                       LocalMux                   0      15715              FALL  1       
I__321/O                                                       LocalMux                   309    16024              FALL  1       
I__322/I                                                       IoInMux                    0      16024              FALL  1       
I__322/O                                                       IoInMux                    217    16241              FALL  1       
ADV_B_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      16241              FALL  1       
ADV_B_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   18478              FALL  1       
ADV_B_pad_7_iopad/DIN                                          IO_PAD                     0      18478              FALL  1       
ADV_B_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                     2688   21166              FALL  1       
ADV_B[7]                                                       main                       0      21166              FALL  1       

6.2.9::Path details for port: ADV_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 12995


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12995
---------------------------- ------
Clock To Out Delay            12995

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  FALL  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  FALL  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              460    460                FALL  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__137/I                                                               Odrv4                               0      923                FALL  1       
I__137/O                                                               Odrv4                               372    1295               FALL  1       
I__138/I                                                               IoSpan4Mux                          0      1295               FALL  1       
I__138/O                                                               IoSpan4Mux                          323    1617               FALL  1       
I__139/I                                                               LocalMux                            0      1617               FALL  1       
I__139/O                                                               LocalMux                            309    1926               FALL  1       
I__140/I                                                               IoInMux                             0      1926               FALL  1       
I__140/O                                                               IoInMux                             217    2143               FALL  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4738               FALL  1       
I__544/O                                                               Odrv12                              540    5278               FALL  1       
I__546/I                                                               Span12Mux_v                         0      5278               FALL  1       
I__546/O                                                               Span12Mux_v                         540    5818               FALL  1       
I__548/I                                                               Span12Mux_v                         0      5818               FALL  1       
I__548/O                                                               Span12Mux_v                         540    6358               FALL  1       
I__551/I                                                               Span12Mux_h                         0      6358               FALL  1       
I__551/O                                                               Span12Mux_h                         540    6898               FALL  1       
I__556/I                                                               Sp12to4                             0      6898               FALL  1       
I__556/O                                                               Sp12to4                             449    7347               FALL  1       
I__561/I                                                               Span4Mux_s1_v                       0      7347               FALL  1       
I__561/O                                                               Span4Mux_s1_v                       196    7544               FALL  1       
I__566/I                                                               LocalMux                            0      7544               FALL  1       
I__566/O                                                               LocalMux                            309    7852               FALL  1       
I__570/I                                                               IoInMux                             0      7852               FALL  1       
I__570/O                                                               IoInMux                             217    8070               FALL  1       
ADV_CLK_pad_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      8070               FALL  1       
ADV_CLK_pad_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2237   10307              FALL  1       
ADV_CLK_pad_iopad/DIN                                                  IO_PAD                              0      10307              FALL  1       
ADV_CLK_pad_iopad/PACKAGEPIN:out                                       IO_PAD                              2688   12995              FALL  1       
ADV_CLK                                                                main                                0      12995              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 12682


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12682
---------------------------- ------
Clock To Out Delay            12682

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__546/I                                                               Span12Mux_v                         0      5469               RISE  1       
I__546/O                                                               Span12Mux_v                         491    5959               RISE  1       
I__548/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__548/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__551/I                                                               Span12Mux_h                         0      6450               RISE  1       
I__551/O                                                               Span12Mux_h                         491    6941               RISE  1       
I__556/I                                                               Sp12to4                             0      6941               RISE  1       
I__556/O                                                               Sp12to4                             428    7369               RISE  1       
I__561/I                                                               Span4Mux_s1_v                       0      7369               RISE  1       
I__561/O                                                               Span4Mux_s1_v                       203    7573               RISE  1       
I__566/I                                                               LocalMux                            0      7573               RISE  1       
I__566/O                                                               LocalMux                            330    7902               RISE  1       
I__570/I                                                               IoInMux                             0      7902               RISE  1       
I__570/O                                                               IoInMux                             259    8162               RISE  1       
ADV_CLK_pad_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      8162               RISE  1       
ADV_CLK_pad_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2006   10168              RISE  1       
ADV_CLK_pad_iopad/DIN                                                  IO_PAD                              0      10168              RISE  1       
ADV_CLK_pad_iopad/PACKAGEPIN:out                                       IO_PAD                              2514   12682              RISE  1       
ADV_CLK                                                                main                                0      12682              RISE  1       

6.2.10::Path details for port: ADV_G[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[0]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19757


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9891
---------------------------- ------
Clock To Out Delay            19757

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__623/I                                                       Odrv12                     0      11844              RISE  1       
I__623/O                                                       Odrv12                     491    12335              RISE  1       
I__633/I                                                       LocalMux                   0      12335              RISE  1       
I__633/O                                                       LocalMux                   330    12664              RISE  1       
I__648/I                                                       InMux                      0      12664              RISE  1       
I__648/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i327_2_lut_LC_5_30_1/in0               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i327_2_lut_LC_5_30_1/lcout             LogicCell40_SEQ_MODE_0000  449    13373              RISE  1       
I__340/I                                                       Odrv4                      0      13373              RISE  1       
I__340/O                                                       Odrv4                      351    13723              RISE  1       
I__341/I                                                       Span4Mux_s3_h              0      13723              RISE  1       
I__341/O                                                       Span4Mux_s3_h              231    13955              RISE  1       
I__342/I                                                       IoSpan4Mux                 0      13955              RISE  1       
I__342/O                                                       IoSpan4Mux                 288    14242              RISE  1       
I__343/I                                                       LocalMux                   0      14242              RISE  1       
I__343/O                                                       LocalMux                   330    14572              RISE  1       
I__344/I                                                       IoInMux                    0      14572              RISE  1       
I__344/O                                                       IoInMux                    259    14831              RISE  1       
ADV_G_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14831              RISE  1       
ADV_G_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   17069              FALL  1       
ADV_G_pad_0_iopad/DIN                                          IO_PAD                     0      17069              FALL  1       
ADV_G_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19757              FALL  1       
ADV_G[0]                                                       main                       0      19757              FALL  1       

6.2.11::Path details for port: ADV_G[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[1]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19315


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9449
---------------------------- ------
Clock To Out Delay            19315

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__631/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__631/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__643/I                                                       LocalMux                   0      12545              RISE  1       
I__643/O                                                       LocalMux                   330    12875              RISE  1       
I__663/I                                                       InMux                      0      12875              RISE  1       
I__663/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i393_2_lut_LC_3_30_3/in3               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i393_2_lut_LC_3_30_3/lcout             LogicCell40_SEQ_MODE_0000  316    13450              RISE  1       
I__159/I                                                       Odrv4                      0      13450              RISE  1       
I__159/O                                                       Odrv4                      351    13801              RISE  1       
I__160/I                                                       LocalMux                   0      13801              RISE  1       
I__160/O                                                       LocalMux                   330    14130              RISE  1       
I__161/I                                                       IoInMux                    0      14130              RISE  1       
I__161/O                                                       IoInMux                    259    14390              RISE  1       
ADV_G_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14390              RISE  1       
ADV_G_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16627              FALL  1       
ADV_G_pad_1_iopad/DIN                                          IO_PAD                     0      16627              FALL  1       
ADV_G_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19315              FALL  1       
ADV_G[1]                                                       main                       0      19315              FALL  1       

6.2.12::Path details for port: ADV_G[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[2]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19588


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9722
---------------------------- ------
Clock To Out Delay            19588

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__621/I                                                       Odrv4                      0      11844              RISE  1       
I__621/O                                                       Odrv4                      351    12194              RISE  1       
I__628/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__628/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__636/I                                                       LocalMux                   0      12545              RISE  1       
I__636/O                                                       LocalMux                   330    12875              RISE  1       
I__654/I                                                       InMux                      0      12875              RISE  1       
I__654/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i391_2_lut_LC_4_30_0/in0               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i391_2_lut_LC_4_30_0/lcout             LogicCell40_SEQ_MODE_0000  449    13583              RISE  1       
I__243/I                                                       Odrv12                     0      13583              RISE  1       
I__243/O                                                       Odrv12                     491    14074              RISE  1       
I__244/I                                                       LocalMux                   0      14074              RISE  1       
I__244/O                                                       LocalMux                   330    14404              RISE  1       
I__245/I                                                       IoInMux                    0      14404              RISE  1       
I__245/O                                                       IoInMux                    259    14663              RISE  1       
ADV_G_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14663              RISE  1       
ADV_G_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16900              FALL  1       
ADV_G_pad_2_iopad/DIN                                          IO_PAD                     0      16900              FALL  1       
ADV_G_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19588              FALL  1       
ADV_G[2]                                                       main                       0      19588              FALL  1       

6.2.13::Path details for port: ADV_G[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[3]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19455


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9589
---------------------------- ------
Clock To Out Delay            19455

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__621/I                                                       Odrv4                      0      11844              RISE  1       
I__621/O                                                       Odrv4                      351    12194              RISE  1       
I__627/I                                                       LocalMux                   0      12194              RISE  1       
I__627/O                                                       LocalMux                   330    12524              RISE  1       
I__635/I                                                       InMux                      0      12524              RISE  1       
I__635/O                                                       InMux                      259    12784              RISE  1       
video_signal_controller.i390_2_lut_LC_5_28_2/in3               LogicCell40_SEQ_MODE_0000  0      12784              RISE  1       
video_signal_controller.i390_2_lut_LC_5_28_2/lcout             LogicCell40_SEQ_MODE_0000  316    13099              RISE  1       
I__387/I                                                       Odrv4                      0      13099              RISE  1       
I__387/O                                                       Odrv4                      351    13450              RISE  1       
I__388/I                                                       Span4Mux_s1_v              0      13450              RISE  1       
I__388/O                                                       Span4Mux_s1_v              203    13653              RISE  1       
I__389/I                                                       IoSpan4Mux                 0      13653              RISE  1       
I__389/O                                                       IoSpan4Mux                 288    13941              RISE  1       
I__390/I                                                       LocalMux                   0      13941              RISE  1       
I__390/O                                                       LocalMux                   330    14270              RISE  1       
I__391/I                                                       IoInMux                    0      14270              RISE  1       
I__391/O                                                       IoInMux                    259    14530              RISE  1       
ADV_G_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14530              RISE  1       
ADV_G_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16767              FALL  1       
ADV_G_pad_3_iopad/DIN                                          IO_PAD                     0      16767              FALL  1       
ADV_G_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19455              FALL  1       
ADV_G[3]                                                       main                       0      19455              FALL  1       

6.2.14::Path details for port: ADV_G[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[4]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19105


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9239
---------------------------- ------
Clock To Out Delay            19105

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__623/I                                                       Odrv12                     0      11844              RISE  1       
I__623/O                                                       Odrv12                     491    12335              RISE  1       
I__633/I                                                       LocalMux                   0      12335              RISE  1       
I__633/O                                                       LocalMux                   330    12664              RISE  1       
I__650/I                                                       InMux                      0      12664              RISE  1       
I__650/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i389_2_lut_LC_5_30_2/in3               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i389_2_lut_LC_5_30_2/lcout             LogicCell40_SEQ_MODE_0000  316    13239              RISE  1       
I__337/I                                                       Odrv4                      0      13239              RISE  1       
I__337/O                                                       Odrv4                      351    13590              RISE  1       
I__338/I                                                       LocalMux                   0      13590              RISE  1       
I__338/O                                                       LocalMux                   330    13920              RISE  1       
I__339/I                                                       IoInMux                    0      13920              RISE  1       
I__339/O                                                       IoInMux                    259    14179              RISE  1       
ADV_G_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14179              RISE  1       
ADV_G_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16417              FALL  1       
ADV_G_pad_4_iopad/DIN                                          IO_PAD                     0      16417              FALL  1       
ADV_G_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19105              FALL  1       
ADV_G[4]                                                       main                       0      19105              FALL  1       

6.2.15::Path details for port: ADV_G[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[5]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19701


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9835
---------------------------- ------
Clock To Out Delay            19701

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__630/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__630/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__640/I                                                       LocalMux                   0      12545              RISE  1       
I__640/O                                                       LocalMux                   330    12875              RISE  1       
I__660/I                                                       InMux                      0      12875              RISE  1       
I__660/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i388_2_lut_LC_6_30_6/in0               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i388_2_lut_LC_6_30_6/lcout             LogicCell40_SEQ_MODE_0000  449    13583              RISE  1       
I__605/I                                                       Odrv4                      0      13583              RISE  1       
I__605/O                                                       Odrv4                      351    13934              RISE  1       
I__606/I                                                       Span4Mux_s2_v              0      13934              RISE  1       
I__606/O                                                       Span4Mux_s2_v              252    14186              RISE  1       
I__607/I                                                       LocalMux                   0      14186              RISE  1       
I__607/O                                                       LocalMux                   330    14516              RISE  1       
I__608/I                                                       IoInMux                    0      14516              RISE  1       
I__608/O                                                       IoInMux                    259    14775              RISE  1       
ADV_G_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14775              RISE  1       
ADV_G_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   17013              FALL  1       
ADV_G_pad_5_iopad/DIN                                          IO_PAD                     0      17013              FALL  1       
ADV_G_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19701              FALL  1       
ADV_G[5]                                                       main                       0      19701              FALL  1       

6.2.16::Path details for port: ADV_G[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[6]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19953


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             10087
---------------------------- ------
Clock To Out Delay            19953

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__630/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__630/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__639/I                                                       LocalMux                   0      12545              RISE  1       
I__639/O                                                       LocalMux                   330    12875              RISE  1       
I__657/I                                                       InMux                      0      12875              RISE  1       
I__657/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i387_2_lut_LC_6_29_6/in0               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i387_2_lut_LC_6_29_6/lcout             LogicCell40_SEQ_MODE_0000  449    13583              RISE  1       
I__703/I                                                       Odrv4                      0      13583              RISE  1       
I__703/O                                                       Odrv4                      351    13934              RISE  1       
I__704/I                                                       Span4Mux_h                 0      13934              RISE  1       
I__704/O                                                       Span4Mux_h                 302    14235              RISE  1       
I__705/I                                                       Span4Mux_s0_v              0      14235              RISE  1       
I__705/O                                                       Span4Mux_s0_v              203    14439              RISE  1       
I__706/I                                                       LocalMux                   0      14439              RISE  1       
I__706/O                                                       LocalMux                   330    14768              RISE  1       
I__707/I                                                       IoInMux                    0      14768              RISE  1       
I__707/O                                                       IoInMux                    259    15028              RISE  1       
ADV_G_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      15028              RISE  1       
ADV_G_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   17265              FALL  1       
ADV_G_pad_6_iopad/DIN                                          IO_PAD                     0      17265              FALL  1       
ADV_G_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19953              FALL  1       
ADV_G[6]                                                       main                       0      19953              FALL  1       

6.2.17::Path details for port: ADV_G[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[7]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20269


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay             10403
---------------------------- ------
Clock To Out Delay            20269

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__630/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__630/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__640/I                                                       LocalMux                   0      12545              RISE  1       
I__640/O                                                       LocalMux                   330    12875              RISE  1       
I__659/I                                                       InMux                      0      12875              RISE  1       
I__659/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i386_2_lut_LC_6_30_4/in0               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i386_2_lut_LC_6_30_4/lcout             LogicCell40_SEQ_MODE_0000  449    13583              RISE  1       
I__666/I                                                       Odrv12                     0      13583              RISE  1       
I__666/O                                                       Odrv12                     491    14074              RISE  1       
I__667/I                                                       Sp12to4                    0      14074              RISE  1       
I__667/O                                                       Sp12to4                    428    14502              RISE  1       
I__668/I                                                       Span4Mux_s2_v              0      14502              RISE  1       
I__668/O                                                       Span4Mux_s2_v              252    14754              RISE  1       
I__669/I                                                       LocalMux                   0      14754              RISE  1       
I__669/O                                                       LocalMux                   330    15084              RISE  1       
I__670/I                                                       IoInMux                    0      15084              RISE  1       
I__670/O                                                       IoInMux                    259    15343              RISE  1       
ADV_G_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      15343              RISE  1       
ADV_G_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   17581              FALL  1       
ADV_G_pad_7_iopad/DIN                                          IO_PAD                     0      17581              FALL  1       
ADV_G_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                     2688   20269              FALL  1       
ADV_G[7]                                                       main                       0      20269              FALL  1       

6.2.18::Path details for port: ADV_HSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_HSYNC
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 18957


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay             10108
---------------------------- ------
Clock To Out Delay            18957

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout   LogicCell40_SEQ_MODE_1000  540    8849               RISE  4       
I__522/I                                                  Odrv12                     0      8849               RISE  1       
I__522/O                                                  Odrv12                     491    9340               RISE  1       
I__526/I                                                  LocalMux                   0      9340               RISE  1       
I__526/O                                                  LocalMux                   330    9670               RISE  1       
I__528/I                                                  InMux                      0      9670               RISE  1       
I__528/O                                                  InMux                      259    9929               RISE  1       
video_signal_controller.i1_3_lut_LC_6_27_2/in1            LogicCell40_SEQ_MODE_0000  0      9929               RISE  1       
video_signal_controller.i1_3_lut_LC_6_27_2/lcout          LogicCell40_SEQ_MODE_0000  400    10329              RISE  1       
I__507/I                                                  LocalMux                   0      10329              RISE  1       
I__507/O                                                  LocalMux                   330    10658              RISE  1       
I__508/I                                                  InMux                      0      10658              RISE  1       
I__508/O                                                  InMux                      259    10918              RISE  1       
video_signal_controller.i33_4_lut_LC_6_27_7/in1           LogicCell40_SEQ_MODE_0000  0      10918              RISE  1       
video_signal_controller.i33_4_lut_LC_6_27_7/lcout         LogicCell40_SEQ_MODE_0000  400    11318              RISE  1       
I__504/I                                                  LocalMux                   0      11318              RISE  1       
I__504/O                                                  LocalMux                   330    11647              RISE  1       
I__505/I                                                  InMux                      0      11647              RISE  1       
I__505/O                                                  InMux                      259    11907              RISE  1       
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/in1    LogicCell40_SEQ_MODE_0000  0      11907              RISE  1       
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000  379    12286              FALL  1       
I__309/I                                                  Odrv4                      0      12286              FALL  1       
I__309/O                                                  Odrv4                      372    12657              FALL  1       
I__310/I                                                  Span4Mux_s2_h              0      12657              FALL  1       
I__310/O                                                  Span4Mux_s2_h              203    12861              FALL  1       
I__311/I                                                  IoSpan4Mux                 0      12861              FALL  1       
I__311/O                                                  IoSpan4Mux                 323    13183              FALL  1       
I__312/I                                                  IoSpan4Mux                 0      13183              FALL  1       
I__312/O                                                  IoSpan4Mux                 323    13506              FALL  1       
I__313/I                                                  LocalMux                   0      13506              FALL  1       
I__313/O                                                  LocalMux                   309    13815              FALL  1       
I__314/I                                                  IoInMux                    0      13815              FALL  1       
I__314/O                                                  IoInMux                    217    14032              FALL  1       
ADV_HSYNC_pad_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      14032              FALL  1       
ADV_HSYNC_pad_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2237   16269              FALL  1       
ADV_HSYNC_pad_iopad/DIN                                   IO_PAD                     0      16269              FALL  1       
ADV_HSYNC_pad_iopad/PACKAGEPIN:out                        IO_PAD                     2688   18957              FALL  1       
ADV_HSYNC                                                 main                       0      18957              FALL  1       

6.2.19::Path details for port: ADV_R[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[0]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19455


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9589
---------------------------- ------
Clock To Out Delay            19455

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__631/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__631/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__641/I                                                       LocalMux                   0      12545              RISE  1       
I__641/O                                                       LocalMux                   330    12875              RISE  1       
I__661/I                                                       InMux                      0      12875              RISE  1       
I__661/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i392_2_lut_LC_3_27_1/in3               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i392_2_lut_LC_3_27_1/lcout             LogicCell40_SEQ_MODE_0000  316    13450              RISE  1       
I__175/I                                                       Odrv12                     0      13450              RISE  1       
I__175/O                                                       Odrv12                     491    13941              RISE  1       
I__176/I                                                       LocalMux                   0      13941              RISE  1       
I__176/O                                                       LocalMux                   330    14270              RISE  1       
I__177/I                                                       IoInMux                    0      14270              RISE  1       
I__177/O                                                       IoInMux                    259    14530              RISE  1       
ADV_R_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14530              RISE  1       
ADV_R_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16767              FALL  1       
ADV_R_pad_0_iopad/DIN                                          IO_PAD                     0      16767              FALL  1       
ADV_R_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19455              FALL  1       
ADV_R[0]                                                       main                       0      19455              FALL  1       

6.2.20::Path details for port: ADV_R[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[1]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19588


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9722
---------------------------- ------
Clock To Out Delay            19588

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__631/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__631/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__642/I                                                       LocalMux                   0      12545              RISE  1       
I__642/O                                                       LocalMux                   330    12875              RISE  1       
I__662/I                                                       InMux                      0      12875              RISE  1       
I__662/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i329_2_lut_LC_2_27_3/in0               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i329_2_lut_LC_2_27_3/lcout             LogicCell40_SEQ_MODE_0000  449    13583              RISE  1       
I__144/I                                                       Odrv12                     0      13583              RISE  1       
I__144/O                                                       Odrv12                     491    14074              RISE  1       
I__145/I                                                       LocalMux                   0      14074              RISE  1       
I__145/O                                                       LocalMux                   330    14404              RISE  1       
I__146/I                                                       IoInMux                    0      14404              RISE  1       
I__146/O                                                       IoInMux                    259    14663              RISE  1       
ADV_R_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14663              RISE  1       
ADV_R_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16900              FALL  1       
ADV_R_pad_1_iopad/DIN                                          IO_PAD                     0      16900              FALL  1       
ADV_R_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19588              FALL  1       
ADV_R[1]                                                       main                       0      19588              FALL  1       

6.2.21::Path details for port: ADV_R[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[2]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19462


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9596
---------------------------- ------
Clock To Out Delay            19462

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__624/I                                                       Odrv12                     0      11844              RISE  1       
I__624/O                                                       Odrv12                     491    12335              RISE  1       
I__634/I                                                       LocalMux                   0      12335              RISE  1       
I__634/O                                                       LocalMux                   330    12664              RISE  1       
I__653/I                                                       InMux                      0      12664              RISE  1       
I__653/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i401_2_lut_LC_2_26_0/in1               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i401_2_lut_LC_2_26_0/lcout             LogicCell40_SEQ_MODE_0000  400    13324              RISE  1       
I__155/I                                                       Odrv12                     0      13324              RISE  1       
I__155/O                                                       Odrv12                     491    13815              RISE  1       
I__156/I                                                       Span12Mux_s1_h             0      13815              RISE  1       
I__156/O                                                       Span12Mux_s1_h             133    13948              RISE  1       
I__157/I                                                       LocalMux                   0      13948              RISE  1       
I__157/O                                                       LocalMux                   330    14277              RISE  1       
I__158/I                                                       IoInMux                    0      14277              RISE  1       
I__158/O                                                       IoInMux                    259    14537              RISE  1       
ADV_R_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14537              RISE  1       
ADV_R_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16774              FALL  1       
ADV_R_pad_2_iopad/DIN                                          IO_PAD                     0      16774              FALL  1       
ADV_R_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19462              FALL  1       
ADV_R[2]                                                       main                       0      19462              FALL  1       

6.2.22::Path details for port: ADV_R[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[3]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19652


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9786
---------------------------- ------
Clock To Out Delay            19652

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__629/I                                                       LocalMux                   0      12194              RISE  1       
I__629/O                                                       LocalMux                   330    12524              RISE  1       
I__637/I                                                       InMux                      0      12524              RISE  1       
I__637/O                                                       InMux                      259    12784              RISE  1       
video_signal_controller.i398_2_lut_LC_3_26_5/in0               LogicCell40_SEQ_MODE_0000  0      12784              RISE  1       
video_signal_controller.i398_2_lut_LC_3_26_5/lcout             LogicCell40_SEQ_MODE_0000  449    13232              RISE  1       
I__178/I                                                       Odrv4                      0      13232              RISE  1       
I__178/O                                                       Odrv4                      351    13583              RISE  1       
I__179/I                                                       Span4Mux_v                 0      13583              RISE  1       
I__179/O                                                       Span4Mux_v                 351    13934              RISE  1       
I__180/I                                                       Span4Mux_s2_h              0      13934              RISE  1       
I__180/O                                                       Span4Mux_s2_h              203    14137              RISE  1       
I__181/I                                                       LocalMux                   0      14137              RISE  1       
I__181/O                                                       LocalMux                   330    14467              RISE  1       
I__182/I                                                       IoInMux                    0      14467              RISE  1       
I__182/O                                                       IoInMux                    259    14726              RISE  1       
ADV_R_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14726              RISE  1       
ADV_R_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16964              FALL  1       
ADV_R_pad_3_iopad/DIN                                          IO_PAD                     0      16964              FALL  1       
ADV_R_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19652              FALL  1       
ADV_R[3]                                                       main                       0      19652              FALL  1       

6.2.23::Path details for port: ADV_R[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[4]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19364


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9498
---------------------------- ------
Clock To Out Delay            19364

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__624/I                                                       Odrv12                     0      11844              RISE  1       
I__624/O                                                       Odrv12                     491    12335              RISE  1       
I__634/I                                                       LocalMux                   0      12335              RISE  1       
I__634/O                                                       LocalMux                   330    12664              RISE  1       
I__652/I                                                       InMux                      0      12664              RISE  1       
I__652/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i397_2_lut_LC_2_26_6/in1               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i397_2_lut_LC_2_26_6/lcout             LogicCell40_SEQ_MODE_0000  400    13324              RISE  1       
I__147/I                                                       Odrv4                      0      13324              RISE  1       
I__147/O                                                       Odrv4                      351    13674              RISE  1       
I__148/I                                                       Span4Mux_s1_h              0      13674              RISE  1       
I__148/O                                                       Span4Mux_s1_h              175    13850              RISE  1       
I__149/I                                                       LocalMux                   0      13850              RISE  1       
I__149/O                                                       LocalMux                   330    14179              RISE  1       
I__150/I                                                       IoInMux                    0      14179              RISE  1       
I__150/O                                                       IoInMux                    259    14439              RISE  1       
ADV_R_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14439              RISE  1       
ADV_R_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16676              FALL  1       
ADV_R_pad_4_iopad/DIN                                          IO_PAD                     0      16676              FALL  1       
ADV_R_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19364              FALL  1       
ADV_R[4]                                                       main                       0      19364              FALL  1       

6.2.24::Path details for port: ADV_R[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[5]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19280


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9414
---------------------------- ------
Clock To Out Delay            19280

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__624/I                                                       Odrv12                     0      11844              RISE  1       
I__624/O                                                       Odrv12                     491    12335              RISE  1       
I__634/I                                                       LocalMux                   0      12335              RISE  1       
I__634/O                                                       LocalMux                   330    12664              RISE  1       
I__651/I                                                       InMux                      0      12664              RISE  1       
I__651/O                                                       InMux                      259    12924              RISE  1       
video_signal_controller.i396_2_lut_LC_2_26_2/in3               LogicCell40_SEQ_MODE_0000  0      12924              RISE  1       
video_signal_controller.i396_2_lut_LC_2_26_2/lcout             LogicCell40_SEQ_MODE_0000  316    13239              RISE  1       
I__151/I                                                       Odrv4                      0      13239              RISE  1       
I__151/O                                                       Odrv4                      351    13590              RISE  1       
I__152/I                                                       Span4Mux_s1_h              0      13590              RISE  1       
I__152/O                                                       Span4Mux_s1_h              175    13765              RISE  1       
I__153/I                                                       LocalMux                   0      13765              RISE  1       
I__153/O                                                       LocalMux                   330    14095              RISE  1       
I__154/I                                                       IoInMux                    0      14095              RISE  1       
I__154/O                                                       IoInMux                    259    14355              RISE  1       
ADV_R_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14355              RISE  1       
ADV_R_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16592              FALL  1       
ADV_R_pad_5_iopad/DIN                                          IO_PAD                     0      16592              FALL  1       
ADV_R_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19280              FALL  1       
ADV_R[5]                                                       main                       0      19280              FALL  1       

6.2.25::Path details for port: ADV_R[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[6]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19448


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9582
---------------------------- ------
Clock To Out Delay            19448

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__631/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__631/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__645/I                                                       LocalMux                   0      12545              RISE  1       
I__645/O                                                       LocalMux                   330    12875              RISE  1       
I__665/I                                                       InMux                      0      12875              RISE  1       
I__665/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i395_2_lut_LC_2_30_1/in0               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i395_2_lut_LC_2_30_1/lcout             LogicCell40_SEQ_MODE_0000  449    13583              RISE  1       
I__141/I                                                       Odrv4                      0      13583              RISE  1       
I__141/O                                                       Odrv4                      351    13934              RISE  1       
I__142/I                                                       LocalMux                   0      13934              RISE  1       
I__142/O                                                       LocalMux                   330    14263              RISE  1       
I__143/I                                                       IoInMux                    0      14263              RISE  1       
I__143/O                                                       IoInMux                    259    14523              RISE  1       
ADV_R_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14523              RISE  1       
ADV_R_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16760              FALL  1       
ADV_R_pad_6_iopad/DIN                                          IO_PAD                     0      16760              FALL  1       
ADV_R_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19448              FALL  1       
ADV_R[6]                                                       main                       0      19448              FALL  1       

6.2.26::Path details for port: ADV_R[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[7]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19315


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              9449
---------------------------- ------
Clock To Out Delay            19315

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk                 LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000  540    9866               RISE  4       
I__583/I                                                       LocalMux                   0      9866               RISE  1       
I__583/O                                                       LocalMux                   330    10196              RISE  1       
I__586/I                                                       InMux                      0      10196              RISE  1       
I__586/O                                                       InMux                      259    10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000  400    10855              RISE  1       
I__307/I                                                       LocalMux                   0      10855              RISE  1       
I__307/O                                                       LocalMux                   330    11184              RISE  1       
I__308/I                                                       InMux                      0      11184              RISE  1       
I__308/O                                                       InMux                      259    11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000  0      11444              RISE  1       
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000  400    11844              RISE  24      
I__622/I                                                       Odrv4                      0      11844              RISE  1       
I__622/O                                                       Odrv4                      351    12194              RISE  1       
I__631/I                                                       Span4Mux_v                 0      12194              RISE  1       
I__631/O                                                       Span4Mux_v                 351    12545              RISE  1       
I__644/I                                                       LocalMux                   0      12545              RISE  1       
I__644/O                                                       LocalMux                   330    12875              RISE  1       
I__664/I                                                       InMux                      0      12875              RISE  1       
I__664/O                                                       InMux                      259    13134              RISE  1       
video_signal_controller.i394_2_lut_LC_3_30_2/in3               LogicCell40_SEQ_MODE_0000  0      13134              RISE  1       
video_signal_controller.i394_2_lut_LC_3_30_2/lcout             LogicCell40_SEQ_MODE_0000  316    13450              RISE  1       
I__162/I                                                       Odrv4                      0      13450              RISE  1       
I__162/O                                                       Odrv4                      351    13801              RISE  1       
I__163/I                                                       LocalMux                   0      13801              RISE  1       
I__163/O                                                       LocalMux                   330    14130              RISE  1       
I__164/I                                                       IoInMux                    0      14130              RISE  1       
I__164/O                                                       IoInMux                    259    14390              RISE  1       
ADV_R_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      14390              RISE  1       
ADV_R_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   16627              FALL  1       
ADV_R_pad_7_iopad/DIN                                          IO_PAD                     0      16627              FALL  1       
ADV_R_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                     2688   19315              FALL  1       
ADV_R[7]                                                       main                       0      19315              FALL  1       

6.2.27::Path details for port: ADV_VSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_VSYNC
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16790


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8243
---------------------------- ------
Clock To Out Delay            16790

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout  LogicCell40_SEQ_MODE_1000  540    8547               RISE  6       
I__472/I                                              LocalMux                   0      8547               RISE  1       
I__472/O                                              LocalMux                   330    8877               RISE  1       
I__478/I                                              InMux                      0      8877               RISE  1       
I__478/O                                              InMux                      259    9137               RISE  1       
video_signal_controller.i615_4_lut_LC_3_27_4/in0      LogicCell40_SEQ_MODE_0000  0      9137               RISE  1       
video_signal_controller.i615_4_lut_LC_3_27_4/lcout    LogicCell40_SEQ_MODE_0000  449    9585               RISE  1       
I__172/I                                              LocalMux                   0      9585               RISE  1       
I__172/O                                              LocalMux                   330    9915               RISE  1       
I__173/I                                              InMux                      0      9915               RISE  1       
I__173/O                                              InMux                      259    10175              RISE  1       
video_signal_controller.i10_4_lut_LC_3_27_7/in0       LogicCell40_SEQ_MODE_0000  0      10175              RISE  1       
video_signal_controller.i10_4_lut_LC_3_27_7/lcout     LogicCell40_SEQ_MODE_0000  449    10623              RISE  1       
I__165/I                                              Odrv12                     0      10623              RISE  1       
I__165/O                                              Odrv12                     491    11114              RISE  1       
I__166/I                                              Span12Mux_s2_h             0      11114              RISE  1       
I__166/O                                              Span12Mux_s2_h             161    11276              RISE  1       
I__167/I                                              LocalMux                   0      11276              RISE  1       
I__167/O                                              LocalMux                   330    11605              RISE  1       
I__168/I                                              IoInMux                    0      11605              RISE  1       
I__168/O                                              IoInMux                    259    11865              RISE  1       
ADV_VSYNC_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001     0      11865              RISE  1       
ADV_VSYNC_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001     2237   14102              FALL  1       
ADV_VSYNC_pad_iopad/DIN                               IO_PAD                     0      14102              FALL  1       
ADV_VSYNC_pad_iopad/PACKAGEPIN:out                    IO_PAD                     2688   16790              FALL  1       
ADV_VSYNC                                             main                       0      16790              FALL  1       

6.2.28::Path details for port: DEBUG[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 12813


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12813
---------------------------- ------
Clock To Out Delay            12813

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  FALL  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  FALL  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              460    460                FALL  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__137/I                                                               Odrv4                               0      923                FALL  1       
I__137/O                                                               Odrv4                               372    1295               FALL  1       
I__138/I                                                               IoSpan4Mux                          0      1295               FALL  1       
I__138/O                                                               IoSpan4Mux                          323    1617               FALL  1       
I__139/I                                                               LocalMux                            0      1617               FALL  1       
I__139/O                                                               LocalMux                            309    1926               FALL  1       
I__140/I                                                               IoInMux                             0      1926               FALL  1       
I__140/O                                                               IoInMux                             217    2143               FALL  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4738               FALL  1       
I__544/O                                                               Odrv12                              540    5278               FALL  1       
I__545/I                                                               Span12Mux_h                         0      5278               FALL  1       
I__545/O                                                               Span12Mux_h                         540    5818               FALL  1       
I__547/I                                                               Span12Mux_v                         0      5818               FALL  1       
I__547/O                                                               Span12Mux_v                         540    6358               FALL  1       
I__549/I                                                               Sp12to4                             0      6358               FALL  1       
I__549/O                                                               Sp12to4                             449    6807               FALL  1       
I__552/I                                                               Span4Mux_s3_h                       0      6807               FALL  1       
I__552/O                                                               Span4Mux_s3_h                       231    7039               FALL  1       
I__557/I                                                               IoSpan4Mux                          0      7039               FALL  1       
I__557/O                                                               IoSpan4Mux                          323    7361               FALL  1       
I__562/I                                                               LocalMux                            0      7361               FALL  1       
I__562/O                                                               LocalMux                            309    7670               FALL  1       
I__567/I                                                               IoInMux                             0      7670               FALL  1       
I__567/O                                                               IoInMux                             217    7887               FALL  1       
DEBUG_pad_6_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      7887               FALL  1       
DEBUG_pad_6_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2237   10125              FALL  1       
DEBUG_pad_6_iopad/DIN                                                  IO_PAD                              0      10125              FALL  1       
DEBUG_pad_6_iopad/PACKAGEPIN:out                                       IO_PAD                              2688   12813              FALL  1       
DEBUG[6]:out                                                           main                                0      12813              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 12506


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12506
---------------------------- ------
Clock To Out Delay            12506

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__562/I                                                               LocalMux                            0      7397               RISE  1       
I__562/O                                                               LocalMux                            330    7727               RISE  1       
I__567/I                                                               IoInMux                             0      7727               RISE  1       
I__567/O                                                               IoInMux                             259    7986               RISE  1       
DEBUG_pad_6_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      7986               RISE  1       
DEBUG_pad_6_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2006   9992               RISE  1       
DEBUG_pad_6_iopad/DIN                                                  IO_PAD                              0      9992               RISE  1       
DEBUG_pad_6_iopad/PACKAGEPIN:out                                       IO_PAD                              2514   12506              RISE  1       
DEBUG[6]:out                                                           main                                0      12506              RISE  1       

6.2.29::Path details for port: LED      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : TVP_VSYNC
Clock Reference    : TVP_VSYNC:R
Clock to Out Delay : 13806


Launch Clock Path Delay        4431
+ Clock To Q Delay              540
+ Data Path Delay              8835
---------------------------- ------
Clock To Out Delay            13806

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
TVP_VSYNC                                  main                       0      0                  RISE  1       
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__131/I                                   Odrv12                     0      1127               RISE  1       
I__131/O                                   Odrv12                     491    1618               RISE  1       
I__132/I                                   Span12Mux_h                0      1618               RISE  1       
I__132/O                                   Span12Mux_h                491    2109               RISE  1       
I__133/I                                   Span12Mux_v                0      2109               RISE  1       
I__133/O                                   Span12Mux_v                491    2600               RISE  1       
I__134/I                                   Span12Mux_s2_h             0      2600               RISE  1       
I__134/O                                   Span12Mux_s2_h             161    2761               RISE  1       
I__135/I                                   LocalMux                   0      2761               RISE  1       
I__135/O                                   LocalMux                   330    3091               RISE  1       
I__136/I                                   IoInMux                    0      3091               RISE  1       
I__136/O                                   IoInMux                    259    3350               RISE  1       
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3350               RISE  1       
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    3968               RISE  7       
I__217/I                                   gio2CtrlBuf                0      3968               RISE  1       
I__217/O                                   gio2CtrlBuf                0      3968               RISE  1       
I__218/I                                   GlobalMux                  0      3968               RISE  1       
I__218/O                                   GlobalMux                  154    4122               RISE  1       
I__220/I                                   ClkMux                     0      4122               RISE  1       
I__220/O                                   ClkMux                     309    4431               RISE  1       
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000  0      4431               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
PULSE_1HZ_31_LC_5_20_2/lcout            LogicCell40_SEQ_MODE_1000  540    4971               RISE  2       
I__455/I                                LocalMux                   0      4971               RISE  1       
I__455/O                                LocalMux                   330    5300               RISE  1       
I__457/I                                InMux                      0      5300               RISE  1       
I__457/O                                InMux                      259    5560               RISE  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/in3    LogicCell40_SEQ_MODE_0000  0      5560               RISE  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_0000  288    5847               FALL  1       
I__446/I                                Odrv12                     0      5847               FALL  1       
I__446/O                                Odrv12                     540    6387               FALL  1       
I__447/I                                Span12Mux_v                0      6387               FALL  1       
I__447/O                                Span12Mux_v                540    6927               FALL  1       
I__448/I                                Span12Mux_h                0      6927               FALL  1       
I__448/O                                Span12Mux_h                540    7467               FALL  1       
I__449/I                                Span12Mux_s7_v             0      7467               FALL  1       
I__449/O                                Span12Mux_s7_v             316    7783               FALL  1       
I__450/I                                Sp12to4                    0      7783               FALL  1       
I__450/O                                Sp12to4                    449    8232               FALL  1       
I__451/I                                IoSpan4Mux                 0      8232               FALL  1       
I__451/O                                IoSpan4Mux                 323    8554               FALL  1       
I__452/I                                LocalMux                   0      8554               FALL  1       
I__452/O                                LocalMux                   309    8863               FALL  1       
I__453/I                                IoInMux                    0      8863               FALL  1       
I__453/O                                IoInMux                    217    9080               FALL  1       
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      9080               FALL  1       
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   11318              FALL  1       
LED_pad_iopad/DIN                       IO_PAD                     0      11318              FALL  1       
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                     2488   13806              FALL  1       
LED                                     main                       0      13806              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : DEBUG[7]:in
Pad to Pad Delay : 10801

Pad to Pad Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
DEBUG[7]:in                             main                       0      0                  RISE  1       
DEBUG_pad_7_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
DEBUG_pad_7_iopad/DOUT                  IO_PAD                     760    760                RISE  1       
DEBUG_pad_7_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
DEBUG_pad_7_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__458/I                                Odrv12                     0      1377               RISE  1       
I__458/O                                Odrv12                     491    1868               RISE  1       
I__459/I                                LocalMux                   0      1868               RISE  1       
I__459/O                                LocalMux                   330    2198               RISE  1       
I__460/I                                InMux                      0      2198               RISE  1       
I__460/O                                InMux                      259    2457               RISE  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/in0    LogicCell40_SEQ_MODE_0000  0      2457               RISE  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_0000  386    2843               FALL  1       
I__446/I                                Odrv12                     0      2843               FALL  1       
I__446/O                                Odrv12                     540    3383               FALL  1       
I__447/I                                Span12Mux_v                0      3383               FALL  1       
I__447/O                                Span12Mux_v                540    3923               FALL  1       
I__448/I                                Span12Mux_h                0      3923               FALL  1       
I__448/O                                Span12Mux_h                540    4463               FALL  1       
I__449/I                                Span12Mux_s7_v             0      4463               FALL  1       
I__449/O                                Span12Mux_s7_v             316    4779               FALL  1       
I__450/I                                Sp12to4                    0      4779               FALL  1       
I__450/O                                Sp12to4                    449    5228               FALL  1       
I__451/I                                IoSpan4Mux                 0      5228               FALL  1       
I__451/O                                IoSpan4Mux                 323    5550               FALL  1       
I__452/I                                LocalMux                   0      5550               FALL  1       
I__452/O                                LocalMux                   309    5859               FALL  1       
I__453/I                                IoInMux                    0      5859               FALL  1       
I__453/O                                IoInMux                    217    6076               FALL  1       
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6076               FALL  1       
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8313               FALL  1       
LED_pad_iopad/DIN                       IO_PAD                     0      8313               FALL  1       
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                     2488   10801              FALL  1       
LED                                     main                       0      10801              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: ADV_B[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[0]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15669


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              7122
---------------------------- ------
Clock To Out Delay            15669

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  5       
I__265/I                                              LocalMux                   0      8547               FALL  1       
I__265/O                                              LocalMux                   309    8856               FALL  1       
I__269/I                                              InMux                      0      8856               FALL  1       
I__269/O                                              InMux                      217    9073               FALL  1       
video_signal_controller.i328_2_lut_LC_5_27_4/in3      LogicCell40_SEQ_MODE_0000  0      9073               FALL  1       
video_signal_controller.i328_2_lut_LC_5_27_4/lcout    LogicCell40_SEQ_MODE_0000  288    9361               FALL  1       
I__259/I                                              Odrv4                      0      9361               FALL  1       
I__259/O                                              Odrv4                      372    9733               FALL  1       
I__260/I                                              Span4Mux_v                 0      9733               FALL  1       
I__260/O                                              Span4Mux_v                 372    10104              FALL  1       
I__261/I                                              Span4Mux_s1_v              0      10104              FALL  1       
I__261/O                                              Span4Mux_s1_v              196    10301              FALL  1       
I__262/I                                              IoSpan4Mux                 0      10301              FALL  1       
I__262/O                                              IoSpan4Mux                 323    10623              FALL  1       
I__263/I                                              LocalMux                   0      10623              FALL  1       
I__263/O                                              LocalMux                   309    10932              FALL  1       
I__264/I                                              IoInMux                    0      10932              FALL  1       
I__264/O                                              IoInMux                    217    11149              FALL  1       
ADV_B_pad_0_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      11149              FALL  1       
ADV_B_pad_0_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   13155              RISE  1       
ADV_B_pad_0_iopad/DIN                                 IO_PAD                     0      13155              RISE  1       
ADV_B_pad_0_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15669              RISE  1       
ADV_B[0]                                              main                       0      15669              RISE  1       

6.5.2::Path details for port: ADV_B[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[1]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16763


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8216
---------------------------- ------
Clock To Out Delay            16763

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__356/I                                              Odrv4                      0      8547               FALL  1       
I__356/O                                              Odrv4                      372    8919               FALL  1       
I__362/I                                              Span4Mux_v                 0      8919               FALL  1       
I__362/O                                              Span4Mux_v                 372    9291               FALL  1       
I__364/I                                              LocalMux                   0      9291               FALL  1       
I__364/O                                              LocalMux                   309    9599               FALL  1       
I__366/I                                              InMux                      0      9599               FALL  1       
I__366/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i385_2_lut_LC_5_29_5/in3      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i385_2_lut_LC_5_29_5/lcout    LogicCell40_SEQ_MODE_0000  316    10132              RISE  1       
I__345/I                                              Odrv12                     0      10132              RISE  1       
I__345/O                                              Odrv12                     491    10623              RISE  1       
I__346/I                                              Sp12to4                    0      10623              RISE  1       
I__346/O                                              Sp12to4                    428    11051              RISE  1       
I__347/I                                              Span4Mux_s3_v              0      11051              RISE  1       
I__347/O                                              Span4Mux_s3_v              316    11367              RISE  1       
I__348/I                                              IoSpan4Mux                 0      11367              RISE  1       
I__348/O                                              IoSpan4Mux                 288    11654              RISE  1       
I__349/I                                              LocalMux                   0      11654              RISE  1       
I__349/O                                              LocalMux                   330    11984              RISE  1       
I__350/I                                              IoInMux                    0      11984              RISE  1       
I__350/O                                              IoInMux                    259    12244              RISE  1       
ADV_B_pad_1_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      12244              RISE  1       
ADV_B_pad_1_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   14249              RISE  1       
ADV_B_pad_1_iopad/DIN                                 IO_PAD                     0      14249              RISE  1       
ADV_B_pad_1_iopad/PACKAGEPIN:out                      IO_PAD                     2514   16763              RISE  1       
ADV_B[1]                                              main                       0      16763              RISE  1       

6.5.3::Path details for port: ADV_B[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[2]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16728


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8181
---------------------------- ------
Clock To Out Delay            16728

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__378/I                                              Odrv4                      0      8547               FALL  1       
I__378/O                                              Odrv4                      372    8919               FALL  1       
I__384/I                                              LocalMux                   0      8919               FALL  1       
I__384/O                                              LocalMux                   309    9228               FALL  1       
I__386/I                                              InMux                      0      9228               FALL  1       
I__386/O                                              InMux                      217    9445               FALL  1       
video_signal_controller.i384_2_lut_LC_5_29_1/in0      LogicCell40_SEQ_MODE_0000  0      9445               FALL  1       
video_signal_controller.i384_2_lut_LC_5_29_1/lcout    LogicCell40_SEQ_MODE_0000  449    9894               RISE  1       
I__367/I                                              Odrv12                     0      9894               RISE  1       
I__367/O                                              Odrv12                     491    10385              RISE  1       
I__368/I                                              Span12Mux_h                0      10385              RISE  1       
I__368/O                                              Span12Mux_h                491    10876              RISE  1       
I__369/I                                              Sp12to4                    0      10876              RISE  1       
I__369/O                                              Sp12to4                    428    11304              RISE  1       
I__370/I                                              Span4Mux_s3_v              0      11304              RISE  1       
I__370/O                                              Span4Mux_s3_v              316    11619              RISE  1       
I__371/I                                              LocalMux                   0      11619              RISE  1       
I__371/O                                              LocalMux                   330    11949              RISE  1       
I__372/I                                              IoInMux                    0      11949              RISE  1       
I__372/O                                              IoInMux                    259    12208              RISE  1       
ADV_B_pad_2_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      12208              RISE  1       
ADV_B_pad_2_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   14214              RISE  1       
ADV_B_pad_2_iopad/DIN                                 IO_PAD                     0      14214              RISE  1       
ADV_B_pad_2_iopad/PACKAGEPIN:out                      IO_PAD                     2514   16728              RISE  1       
ADV_B[2]                                              main                       0      16728              RISE  1       

6.5.4::Path details for port: ADV_B[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[3]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16812


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8265
---------------------------- ------
Clock To Out Delay            16812

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__273/I                                              LocalMux                   0      8547               FALL  1       
I__273/O                                              LocalMux                   309    8856               FALL  1       
I__279/I                                              InMux                      0      8856               FALL  1       
I__279/O                                              InMux                      217    9073               FALL  1       
I__284/I                                              CascadeMux                 0      9073               FALL  1       
I__284/O                                              CascadeMux                 0      9073               FALL  1       
video_signal_controller.i383_2_lut_LC_5_27_2/in2      LogicCell40_SEQ_MODE_0000  0      9073               FALL  1       
video_signal_controller.i383_2_lut_LC_5_27_2/lcout    LogicCell40_SEQ_MODE_0000  379    9452               RISE  1       
I__293/I                                              Odrv12                     0      9452               RISE  1       
I__293/O                                              Odrv12                     491    9943               RISE  1       
I__294/I                                              Span12Mux_h                0      9943               RISE  1       
I__294/O                                              Span12Mux_h                491    10434              RISE  1       
I__295/I                                              Sp12to4                    0      10434              RISE  1       
I__295/O                                              Sp12to4                    428    10862              RISE  1       
I__296/I                                              Span4Mux_v                 0      10862              RISE  1       
I__296/O                                              Span4Mux_v                 351    11213              RISE  1       
I__297/I                                              Span4Mux_s1_v              0      11213              RISE  1       
I__297/O                                              Span4Mux_s1_v              203    11416              RISE  1       
I__298/I                                              IoSpan4Mux                 0      11416              RISE  1       
I__298/O                                              IoSpan4Mux                 288    11703              RISE  1       
I__299/I                                              LocalMux                   0      11703              RISE  1       
I__299/O                                              LocalMux                   330    12033              RISE  1       
I__300/I                                              IoInMux                    0      12033              RISE  1       
I__300/O                                              IoInMux                    259    12293              RISE  1       
ADV_B_pad_3_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      12293              RISE  1       
ADV_B_pad_3_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   14298              RISE  1       
ADV_B_pad_3_iopad/DIN                                 IO_PAD                     0      14298              RISE  1       
ADV_B_pad_3_iopad/PACKAGEPIN:out                      IO_PAD                     2514   16812              RISE  1       
ADV_B[3]                                              main                       0      16812              RISE  1       

6.5.5::Path details for port: ADV_B[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[4]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17591


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              9044
---------------------------- ------
Clock To Out Delay            17591

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__492/I                                              Odrv4                      0      8547               FALL  1       
I__492/O                                              Odrv4                      372    8919               FALL  1       
I__498/I                                              Span4Mux_v                 0      8919               FALL  1       
I__498/O                                              Span4Mux_v                 372    9291               FALL  1       
I__502/I                                              LocalMux                   0      9291               FALL  1       
I__502/O                                              LocalMux                   309    9599               FALL  1       
I__503/I                                              InMux                      0      9599               FALL  1       
I__503/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i380_2_lut_LC_6_28_1/in0      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i380_2_lut_LC_6_28_1/lcout    LogicCell40_SEQ_MODE_0000  449    10266              RISE  1       
I__482/I                                              Odrv12                     0      10266              RISE  1       
I__482/O                                              Odrv12                     491    10757              RISE  1       
I__483/I                                              Span12Mux_h                0      10757              RISE  1       
I__483/O                                              Span12Mux_h                491    11248              RISE  1       
I__484/I                                              Span12Mux_h                0      11248              RISE  1       
I__484/O                                              Span12Mux_h                491    11739              RISE  1       
I__485/I                                              Sp12to4                    0      11739              RISE  1       
I__485/O                                              Sp12to4                    428    12166              RISE  1       
I__486/I                                              Span4Mux_s3_v              0      12166              RISE  1       
I__486/O                                              Span4Mux_s3_v              316    12482              RISE  1       
I__487/I                                              LocalMux                   0      12482              RISE  1       
I__487/O                                              LocalMux                   330    12812              RISE  1       
I__488/I                                              IoInMux                    0      12812              RISE  1       
I__488/O                                              IoInMux                    259    13071              RISE  1       
ADV_B_pad_4_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      13071              RISE  1       
ADV_B_pad_4_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   15077              RISE  1       
ADV_B_pad_4_iopad/DIN                                 IO_PAD                     0      15077              RISE  1       
ADV_B_pad_4_iopad/PACKAGEPIN:out                      IO_PAD                     2514   17591              RISE  1       
ADV_B[4]                                              main                       0      17591              RISE  1       

6.5.6::Path details for port: ADV_B[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[5]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17254


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8707
---------------------------- ------
Clock To Out Delay            17254

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__471/I                                              Odrv4                      0      8547               FALL  1       
I__471/O                                              Odrv4                      372    8919               FALL  1       
I__477/I                                              Span4Mux_v                 0      8919               FALL  1       
I__477/O                                              Span4Mux_v                 372    9291               FALL  1       
I__480/I                                              LocalMux                   0      9291               FALL  1       
I__480/O                                              LocalMux                   309    9599               FALL  1       
I__481/I                                              InMux                      0      9599               FALL  1       
I__481/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i379_2_lut_LC_6_29_1/in3      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i379_2_lut_LC_6_29_1/lcout    LogicCell40_SEQ_MODE_0000  316    10132              RISE  1       
I__461/I                                              Odrv12                     0      10132              RISE  1       
I__461/O                                              Odrv12                     491    10623              RISE  1       
I__462/I                                              Span12Mux_h                0      10623              RISE  1       
I__462/O                                              Span12Mux_h                491    11114              RISE  1       
I__463/I                                              Sp12to4                    0      11114              RISE  1       
I__463/O                                              Sp12to4                    428    11542              RISE  1       
I__464/I                                              Span4Mux_s3_v              0      11542              RISE  1       
I__464/O                                              Span4Mux_s3_v              316    11858              RISE  1       
I__465/I                                              IoSpan4Mux                 0      11858              RISE  1       
I__465/O                                              IoSpan4Mux                 288    12145              RISE  1       
I__466/I                                              LocalMux                   0      12145              RISE  1       
I__466/O                                              LocalMux                   330    12475              RISE  1       
I__467/I                                              IoInMux                    0      12475              RISE  1       
I__467/O                                              IoInMux                    259    12734              RISE  1       
ADV_B_pad_5_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      12734              RISE  1       
ADV_B_pad_5_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   14740              RISE  1       
ADV_B_pad_5_iopad/DIN                                 IO_PAD                     0      14740              RISE  1       
ADV_B_pad_5_iopad/PACKAGEPIN:out                      IO_PAD                     2514   17254              RISE  1       
ADV_B[5]                                              main                       0      17254              RISE  1       

6.5.7::Path details for port: ADV_B[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[6]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17128


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8581
---------------------------- ------
Clock To Out Delay            17128

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__691/I                                              Odrv4                      0      8547               FALL  1       
I__691/O                                              Odrv4                      372    8919               FALL  1       
I__696/I                                              Span4Mux_v                 0      8919               FALL  1       
I__696/O                                              Span4Mux_v                 372    9291               FALL  1       
I__699/I                                              LocalMux                   0      9291               FALL  1       
I__699/O                                              LocalMux                   309    9599               FALL  1       
I__701/I                                              InMux                      0      9599               FALL  1       
I__701/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i378_2_lut_LC_6_30_3/in3      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i378_2_lut_LC_6_30_3/lcout    LogicCell40_SEQ_MODE_0000  316    10132              RISE  1       
I__681/I                                              Odrv12                     0      10132              RISE  1       
I__681/O                                              Odrv12                     491    10623              RISE  1       
I__682/I                                              Span12Mux_h                0      10623              RISE  1       
I__682/O                                              Span12Mux_h                491    11114              RISE  1       
I__683/I                                              Span12Mux_h                0      11114              RISE  1       
I__683/O                                              Span12Mux_h                491    11605              RISE  1       
I__684/I                                              Span12Mux_s11_v            0      11605              RISE  1       
I__684/O                                              Span12Mux_s11_v            414    12019              RISE  1       
I__685/I                                              LocalMux                   0      12019              RISE  1       
I__685/O                                              LocalMux                   330    12349              RISE  1       
I__686/I                                              IoInMux                    0      12349              RISE  1       
I__686/O                                              IoInMux                    259    12608              RISE  1       
ADV_B_pad_6_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      12608              RISE  1       
ADV_B_pad_6_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   14614              RISE  1       
ADV_B_pad_6_iopad/DIN                                 IO_PAD                     0      14614              RISE  1       
ADV_B_pad_6_iopad/PACKAGEPIN:out                      IO_PAD                     2514   17128              RISE  1       
ADV_B[6]                                              main                       0      17128              RISE  1       

6.5.8::Path details for port: ADV_B[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[7]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17458


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              8911
---------------------------- ------
Clock To Out Delay            17458

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  5       
I__326/I                                              Odrv4                      0      8547               FALL  1       
I__326/O                                              Odrv4                      372    8919               FALL  1       
I__330/I                                              Span4Mux_v                 0      8919               FALL  1       
I__330/O                                              Span4Mux_v                 372    9291               FALL  1       
I__332/I                                              LocalMux                   0      9291               FALL  1       
I__332/O                                              LocalMux                   309    9599               FALL  1       
I__334/I                                              InMux                      0      9599               FALL  1       
I__334/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i377_2_lut_LC_5_30_3/in3      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i377_2_lut_LC_5_30_3/lcout    LogicCell40_SEQ_MODE_0000  316    10132              RISE  1       
I__316/I                                              Odrv12                     0      10132              RISE  1       
I__316/O                                              Odrv12                     491    10623              RISE  1       
I__317/I                                              Span12Mux_h                0      10623              RISE  1       
I__317/O                                              Span12Mux_h                491    11114              RISE  1       
I__318/I                                              Span12Mux_h                0      11114              RISE  1       
I__318/O                                              Span12Mux_h                491    11605              RISE  1       
I__319/I                                              Sp12to4                    0      11605              RISE  1       
I__319/O                                              Sp12to4                    428    12033              RISE  1       
I__320/I                                              Span4Mux_s3_v              0      12033              RISE  1       
I__320/O                                              Span4Mux_s3_v              316    12349              RISE  1       
I__321/I                                              LocalMux                   0      12349              RISE  1       
I__321/O                                              LocalMux                   330    12678              RISE  1       
I__322/I                                              IoInMux                    0      12678              RISE  1       
I__322/O                                              IoInMux                    259    12938              RISE  1       
ADV_B_pad_7_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      12938              RISE  1       
ADV_B_pad_7_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   14944              RISE  1       
ADV_B_pad_7_iopad/DIN                                 IO_PAD                     0      14944              RISE  1       
ADV_B_pad_7_iopad/PACKAGEPIN:out                      IO_PAD                     2514   17458              RISE  1       
ADV_B[7]                                              main                       0      17458              RISE  1       

6.5.9::Path details for port: ADV_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 12682


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12682
---------------------------- ------
Clock To Out Delay            12682

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__546/I                                                               Span12Mux_v                         0      5469               RISE  1       
I__546/O                                                               Span12Mux_v                         491    5959               RISE  1       
I__548/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__548/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__551/I                                                               Span12Mux_h                         0      6450               RISE  1       
I__551/O                                                               Span12Mux_h                         491    6941               RISE  1       
I__556/I                                                               Sp12to4                             0      6941               RISE  1       
I__556/O                                                               Sp12to4                             428    7369               RISE  1       
I__561/I                                                               Span4Mux_s1_v                       0      7369               RISE  1       
I__561/O                                                               Span4Mux_s1_v                       203    7573               RISE  1       
I__566/I                                                               LocalMux                            0      7573               RISE  1       
I__566/O                                                               LocalMux                            330    7902               RISE  1       
I__570/I                                                               IoInMux                             0      7902               RISE  1       
I__570/O                                                               IoInMux                             259    8162               RISE  1       
ADV_CLK_pad_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      8162               RISE  1       
ADV_CLK_pad_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2006   10168              RISE  1       
ADV_CLK_pad_iopad/DIN                                                  IO_PAD                              0      10168              RISE  1       
ADV_CLK_pad_iopad/PACKAGEPIN:out                                       IO_PAD                              2514   12682              RISE  1       
ADV_CLK                                                                main                                0      12682              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 12995


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12995
---------------------------- ------
Clock To Out Delay            12995

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  FALL  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  FALL  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              460    460                FALL  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__137/I                                                               Odrv4                               0      923                FALL  1       
I__137/O                                                               Odrv4                               372    1295               FALL  1       
I__138/I                                                               IoSpan4Mux                          0      1295               FALL  1       
I__138/O                                                               IoSpan4Mux                          323    1617               FALL  1       
I__139/I                                                               LocalMux                            0      1617               FALL  1       
I__139/O                                                               LocalMux                            309    1926               FALL  1       
I__140/I                                                               IoInMux                             0      1926               FALL  1       
I__140/O                                                               IoInMux                             217    2143               FALL  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4738               FALL  1       
I__544/O                                                               Odrv12                              540    5278               FALL  1       
I__546/I                                                               Span12Mux_v                         0      5278               FALL  1       
I__546/O                                                               Span12Mux_v                         540    5818               FALL  1       
I__548/I                                                               Span12Mux_v                         0      5818               FALL  1       
I__548/O                                                               Span12Mux_v                         540    6358               FALL  1       
I__551/I                                                               Span12Mux_h                         0      6358               FALL  1       
I__551/O                                                               Span12Mux_h                         540    6898               FALL  1       
I__556/I                                                               Sp12to4                             0      6898               FALL  1       
I__556/O                                                               Sp12to4                             449    7347               FALL  1       
I__561/I                                                               Span4Mux_s1_v                       0      7347               FALL  1       
I__561/O                                                               Span4Mux_s1_v                       196    7544               FALL  1       
I__566/I                                                               LocalMux                            0      7544               FALL  1       
I__566/O                                                               LocalMux                            309    7852               FALL  1       
I__570/I                                                               IoInMux                             0      7852               FALL  1       
I__570/O                                                               IoInMux                             217    8070               FALL  1       
ADV_CLK_pad_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      8070               FALL  1       
ADV_CLK_pad_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2237   10307              FALL  1       
ADV_CLK_pad_iopad/DIN                                                  IO_PAD                              0      10307              FALL  1       
ADV_CLK_pad_iopad/PACKAGEPIN:out                                       IO_PAD                              2688   12995              FALL  1       
ADV_CLK                                                                main                                0      12995              FALL  1       

6.5.10::Path details for port: ADV_G[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[0]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16378


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7529
---------------------------- ------
Clock To Out Delay            16378

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000  540    8849               FALL  3       
I__440/I                                                 Odrv4                      0      8849               FALL  1       
I__440/O                                                 Odrv4                      372    9221               FALL  1       
I__443/I                                                 Span4Mux_v                 0      9221               FALL  1       
I__443/O                                                 Span4Mux_v                 372    9592               FALL  1       
I__444/I                                                 LocalMux                   0      9592               FALL  1       
I__444/O                                                 LocalMux                   309    9901               FALL  1       
I__445/I                                                 InMux                      0      9901               FALL  1       
I__445/O                                                 InMux                      217    10118              FALL  1       
video_signal_controller.i327_2_lut_LC_5_30_1/in3         LogicCell40_SEQ_MODE_0000  0      10118              FALL  1       
video_signal_controller.i327_2_lut_LC_5_30_1/lcout       LogicCell40_SEQ_MODE_0000  288    10406              FALL  1       
I__340/I                                                 Odrv4                      0      10406              FALL  1       
I__340/O                                                 Odrv4                      372    10778              FALL  1       
I__341/I                                                 Span4Mux_s3_h              0      10778              FALL  1       
I__341/O                                                 Span4Mux_s3_h              231    11009              FALL  1       
I__342/I                                                 IoSpan4Mux                 0      11009              FALL  1       
I__342/O                                                 IoSpan4Mux                 323    11332              FALL  1       
I__343/I                                                 LocalMux                   0      11332              FALL  1       
I__343/O                                                 LocalMux                   309    11640              FALL  1       
I__344/I                                                 IoInMux                    0      11640              FALL  1       
I__344/O                                                 IoInMux                    217    11858              FALL  1       
ADV_G_pad_0_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11858              FALL  1       
ADV_G_pad_0_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13864              RISE  1       
ADV_G_pad_0_iopad/DIN                                    IO_PAD                     0      13864              RISE  1       
ADV_G_pad_0_iopad/PACKAGEPIN:out                         IO_PAD                     2514   16378              RISE  1       
ADV_G[0]                                                 main                       0      16378              RISE  1       

6.5.11::Path details for port: ADV_G[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[1]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16258


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7409
---------------------------- ------
Clock To Out Delay            16258

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000  540    8849               RISE  3       
I__430/I                                                 Odrv4                      0      8849               RISE  1       
I__430/O                                                 Odrv4                      351    9200               RISE  1       
I__433/I                                                 Span4Mux_v                 0      9200               RISE  1       
I__433/O                                                 Span4Mux_v                 351    9550               RISE  1       
I__434/I                                                 Span4Mux_s3_v              0      9550               RISE  1       
I__434/O                                                 Span4Mux_s3_v              316    9866               RISE  1       
I__435/I                                                 LocalMux                   0      9866               RISE  1       
I__435/O                                                 LocalMux                   330    10196              RISE  1       
I__436/I                                                 InMux                      0      10196              RISE  1       
I__436/O                                                 InMux                      259    10455              RISE  1       
video_signal_controller.i393_2_lut_LC_3_30_3/in0         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i393_2_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000  386    10841              FALL  1       
I__159/I                                                 Odrv4                      0      10841              FALL  1       
I__159/O                                                 Odrv4                      372    11213              FALL  1       
I__160/I                                                 LocalMux                   0      11213              FALL  1       
I__160/O                                                 LocalMux                   309    11521              FALL  1       
I__161/I                                                 IoInMux                    0      11521              FALL  1       
I__161/O                                                 IoInMux                    217    11739              FALL  1       
ADV_G_pad_1_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11739              FALL  1       
ADV_G_pad_1_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13744              RISE  1       
ADV_G_pad_1_iopad/DIN                                    IO_PAD                     0      13744              RISE  1       
ADV_G_pad_1_iopad/PACKAGEPIN:out                         IO_PAD                     2514   16258              RISE  1       
ADV_G[1]                                                 main                       0      16258              RISE  1       

6.5.12::Path details for port: ADV_G[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[2]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16329


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7480
---------------------------- ------
Clock To Out Delay            16329

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000  540    8849               RISE  3       
I__420/I                                                 Odrv4                      0      8849               RISE  1       
I__420/O                                                 Odrv4                      351    9200               RISE  1       
I__423/I                                                 Span4Mux_v                 0      9200               RISE  1       
I__423/O                                                 Span4Mux_v                 351    9550               RISE  1       
I__424/I                                                 Span4Mux_s3_v              0      9550               RISE  1       
I__424/O                                                 Span4Mux_s3_v              316    9866               RISE  1       
I__425/I                                                 LocalMux                   0      9866               RISE  1       
I__425/O                                                 LocalMux                   330    10196              RISE  1       
I__426/I                                                 InMux                      0      10196              RISE  1       
I__426/O                                                 InMux                      259    10455              RISE  1       
video_signal_controller.i391_2_lut_LC_4_30_0/in3         LogicCell40_SEQ_MODE_0000  0      10455              RISE  1       
video_signal_controller.i391_2_lut_LC_4_30_0/lcout       LogicCell40_SEQ_MODE_0000  288    10743              FALL  1       
I__243/I                                                 Odrv12                     0      10743              FALL  1       
I__243/O                                                 Odrv12                     540    11283              FALL  1       
I__244/I                                                 LocalMux                   0      11283              FALL  1       
I__244/O                                                 LocalMux                   309    11591              FALL  1       
I__245/I                                                 IoInMux                    0      11591              FALL  1       
I__245/O                                                 IoInMux                    217    11809              FALL  1       
ADV_G_pad_2_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11809              FALL  1       
ADV_G_pad_2_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13815              RISE  1       
ADV_G_pad_2_iopad/DIN                                    IO_PAD                     0      13815              RISE  1       
ADV_G_pad_2_iopad/PACKAGEPIN:out                         IO_PAD                     2514   16329              RISE  1       
ADV_G[2]                                                 main                       0      16329              RISE  1       

6.5.13::Path details for port: ADV_G[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[3]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16069


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7220
---------------------------- ------
Clock To Out Delay            16069

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout  LogicCell40_SEQ_MODE_1000  540    8849               FALL  4       
I__523/I                                                 Odrv4                      0      8849               FALL  1       
I__523/O                                                 Odrv4                      372    9221               FALL  1       
I__527/I                                                 LocalMux                   0      9221               FALL  1       
I__527/O                                                 LocalMux                   309    9529               FALL  1       
I__529/I                                                 InMux                      0      9529               FALL  1       
I__529/O                                                 InMux                      217    9747               FALL  1       
video_signal_controller.i390_2_lut_LC_5_28_2/in0         LogicCell40_SEQ_MODE_0000  0      9747               FALL  1       
video_signal_controller.i390_2_lut_LC_5_28_2/lcout       LogicCell40_SEQ_MODE_0000  386    10132              FALL  1       
I__387/I                                                 Odrv4                      0      10132              FALL  1       
I__387/O                                                 Odrv4                      372    10504              FALL  1       
I__388/I                                                 Span4Mux_s1_v              0      10504              FALL  1       
I__388/O                                                 Span4Mux_s1_v              196    10701              FALL  1       
I__389/I                                                 IoSpan4Mux                 0      10701              FALL  1       
I__389/O                                                 IoSpan4Mux                 323    11023              FALL  1       
I__390/I                                                 LocalMux                   0      11023              FALL  1       
I__390/O                                                 LocalMux                   309    11332              FALL  1       
I__391/I                                                 IoInMux                    0      11332              FALL  1       
I__391/O                                                 IoInMux                    217    11549              FALL  1       
ADV_G_pad_3_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11549              FALL  1       
ADV_G_pad_3_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13555              RISE  1       
ADV_G_pad_3_iopad/DIN                                    IO_PAD                     0      13555              RISE  1       
ADV_G_pad_3_iopad/PACKAGEPIN:out                         IO_PAD                     2514   16069              RISE  1       
ADV_G[3]                                                 main                       0      16069              RISE  1       

6.5.14::Path details for port: ADV_G[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[4]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15915


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7066
---------------------------- ------
Clock To Out Delay            15915

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000  540    8849               FALL  5       
I__511/I                                                 Odrv4                      0      8849               FALL  1       
I__511/O                                                 Odrv4                      372    9221               FALL  1       
I__515/I                                                 Span4Mux_v                 0      9221               FALL  1       
I__515/O                                                 Span4Mux_v                 372    9592               FALL  1       
I__518/I                                                 LocalMux                   0      9592               FALL  1       
I__518/O                                                 LocalMux                   309    9901               FALL  1       
I__519/I                                                 InMux                      0      9901               FALL  1       
I__519/O                                                 InMux                      217    10118              FALL  1       
video_signal_controller.i389_2_lut_LC_5_30_2/in1         LogicCell40_SEQ_MODE_0000  0      10118              FALL  1       
video_signal_controller.i389_2_lut_LC_5_30_2/lcout       LogicCell40_SEQ_MODE_0000  379    10497              FALL  1       
I__337/I                                                 Odrv4                      0      10497              FALL  1       
I__337/O                                                 Odrv4                      372    10869              FALL  1       
I__338/I                                                 LocalMux                   0      10869              FALL  1       
I__338/O                                                 LocalMux                   309    11177              FALL  1       
I__339/I                                                 IoInMux                    0      11177              FALL  1       
I__339/O                                                 IoInMux                    217    11395              FALL  1       
ADV_G_pad_4_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11395              FALL  1       
ADV_G_pad_4_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13401              RISE  1       
ADV_G_pad_4_iopad/DIN                                    IO_PAD                     0      13401              RISE  1       
ADV_G_pad_4_iopad/PACKAGEPIN:out                         IO_PAD                     2514   15915              RISE  1       
ADV_G[4]                                                 main                       0      15915              RISE  1       

6.5.15::Path details for port: ADV_G[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[5]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15873


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7024
---------------------------- ------
Clock To Out Delay            15873

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout  LogicCell40_SEQ_MODE_1000  540    8849               FALL  5       
I__612/I                                                 Odrv12                     0      8849               FALL  1       
I__612/O                                                 Odrv12                     540    9389               FALL  1       
I__616/I                                                 LocalMux                   0      9389               FALL  1       
I__616/O                                                 LocalMux                   309    9698               FALL  1       
I__619/I                                                 InMux                      0      9698               FALL  1       
I__619/O                                                 InMux                      217    9915               FALL  1       
video_signal_controller.i388_2_lut_LC_6_30_6/in3         LogicCell40_SEQ_MODE_0000  0      9915               FALL  1       
video_signal_controller.i388_2_lut_LC_6_30_6/lcout       LogicCell40_SEQ_MODE_0000  288    10203              FALL  1       
I__605/I                                                 Odrv4                      0      10203              FALL  1       
I__605/O                                                 Odrv4                      372    10574              FALL  1       
I__606/I                                                 Span4Mux_s2_v              0      10574              FALL  1       
I__606/O                                                 Span4Mux_s2_v              252    10827              FALL  1       
I__607/I                                                 LocalMux                   0      10827              FALL  1       
I__607/O                                                 LocalMux                   309    11135              FALL  1       
I__608/I                                                 IoInMux                    0      11135              FALL  1       
I__608/O                                                 IoInMux                    217    11353              FALL  1       
ADV_G_pad_5_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11353              FALL  1       
ADV_G_pad_5_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13359              RISE  1       
ADV_G_pad_5_iopad/DIN                                    IO_PAD                     0      13359              RISE  1       
ADV_G_pad_5_iopad/PACKAGEPIN:out                         IO_PAD                     2514   15873              RISE  1       
ADV_G[5]                                                 main                       0      15873              RISE  1       

6.5.16::Path details for port: ADV_G[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[6]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16125


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7276
---------------------------- ------
Clock To Out Delay            16125

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout  LogicCell40_SEQ_MODE_1000  540    8849               FALL  5       
I__711/I                                                 Odrv12                     0      8849               FALL  1       
I__711/O                                                 Odrv12                     540    9389               FALL  1       
I__715/I                                                 LocalMux                   0      9389               FALL  1       
I__715/O                                                 LocalMux                   309    9698               FALL  1       
I__718/I                                                 InMux                      0      9698               FALL  1       
I__718/O                                                 InMux                      217    9915               FALL  1       
video_signal_controller.i387_2_lut_LC_6_29_6/in3         LogicCell40_SEQ_MODE_0000  0      9915               FALL  1       
video_signal_controller.i387_2_lut_LC_6_29_6/lcout       LogicCell40_SEQ_MODE_0000  288    10203              FALL  1       
I__703/I                                                 Odrv4                      0      10203              FALL  1       
I__703/O                                                 Odrv4                      372    10574              FALL  1       
I__704/I                                                 Span4Mux_h                 0      10574              FALL  1       
I__704/O                                                 Span4Mux_h                 316    10890              FALL  1       
I__705/I                                                 Span4Mux_s0_v              0      10890              FALL  1       
I__705/O                                                 Span4Mux_s0_v              189    11079              FALL  1       
I__706/I                                                 LocalMux                   0      11079              FALL  1       
I__706/O                                                 LocalMux                   309    11388              FALL  1       
I__707/I                                                 IoInMux                    0      11388              FALL  1       
I__707/O                                                 IoInMux                    217    11605              FALL  1       
ADV_G_pad_6_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11605              FALL  1       
ADV_G_pad_6_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13611              RISE  1       
ADV_G_pad_6_iopad/DIN                                    IO_PAD                     0      13611              RISE  1       
ADV_G_pad_6_iopad/PACKAGEPIN:out                         IO_PAD                     2514   16125              RISE  1       
ADV_G[6]                                                 main                       0      16125              RISE  1       

6.5.17::Path details for port: ADV_G[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[7]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16490


Launch Clock Path Delay        8309
+ Clock To Q Delay              540
+ Data Path Delay              7641
---------------------------- ------
Clock To Out Delay            16490

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__553/I                                                               Sp12to4                             0      6941               RISE  1       
I__553/O                                                               Sp12to4                             428    7369               RISE  1       
I__558/I                                                               Span4Mux_h                          0      7369               RISE  1       
I__558/O                                                               Span4Mux_h                          302    7671               RISE  1       
I__564/I                                                               LocalMux                            0      7671               RISE  1       
I__564/O                                                               LocalMux                            330    8000               RISE  1       
I__569/I                                                               ClkMux                              0      8000               RISE  1       
I__569/O                                                               ClkMux                              309    8309               RISE  1       
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk                  LogicCell40_SEQ_MODE_1000           0      8309               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout  LogicCell40_SEQ_MODE_1000  540    8849               FALL  4       
I__674/I                                                 Odrv12                     0      8849               FALL  1       
I__674/O                                                 Odrv12                     540    9389               FALL  1       
I__678/I                                                 LocalMux                   0      9389               FALL  1       
I__678/O                                                 LocalMux                   309    9698               FALL  1       
I__680/I                                                 InMux                      0      9698               FALL  1       
I__680/O                                                 InMux                      217    9915               FALL  1       
video_signal_controller.i386_2_lut_LC_6_30_4/in3         LogicCell40_SEQ_MODE_0000  0      9915               FALL  1       
video_signal_controller.i386_2_lut_LC_6_30_4/lcout       LogicCell40_SEQ_MODE_0000  288    10203              FALL  1       
I__666/I                                                 Odrv12                     0      10203              FALL  1       
I__666/O                                                 Odrv12                     540    10743              FALL  1       
I__667/I                                                 Sp12to4                    0      10743              FALL  1       
I__667/O                                                 Sp12to4                    449    11191              FALL  1       
I__668/I                                                 Span4Mux_s2_v              0      11191              FALL  1       
I__668/O                                                 Span4Mux_s2_v              252    11444              FALL  1       
I__669/I                                                 LocalMux                   0      11444              FALL  1       
I__669/O                                                 LocalMux                   309    11753              FALL  1       
I__670/I                                                 IoInMux                    0      11753              FALL  1       
I__670/O                                                 IoInMux                    217    11970              FALL  1       
ADV_G_pad_7_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      11970              FALL  1       
ADV_G_pad_7_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   13976              RISE  1       
ADV_G_pad_7_iopad/DIN                                    IO_PAD                     0      13976              RISE  1       
ADV_G_pad_7_iopad/PACKAGEPIN:out                         IO_PAD                     2514   16490              RISE  1       
ADV_G[7]                                                 main                       0      16490              RISE  1       

6.5.18::Path details for port: ADV_HSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_HSYNC
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16946


Launch Clock Path Delay        9326
+ Clock To Q Delay              540
+ Data Path Delay              7080
---------------------------- ------
Clock To Out Delay            16946

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__563/I                                                               IoSpan4Mux                          0      7397               RISE  1       
I__563/O                                                               IoSpan4Mux                          288    7685               RISE  1       
I__568/I                                                               Span4Mux_v                          0      7685               RISE  1       
I__568/O                                                               Span4Mux_v                          351    8035               RISE  1       
I__571/I                                                               Span4Mux_h                          0      8035               RISE  1       
I__571/O                                                               Span4Mux_h                          302    8337               RISE  1       
I__572/I                                                               Span4Mux_v                          0      8337               RISE  1       
I__572/O                                                               Span4Mux_v                          351    8688               RISE  1       
I__573/I                                                               LocalMux                            0      8688               RISE  1       
I__573/O                                                               LocalMux                            330    9017               RISE  1       
I__574/I                                                               ClkMux                              0      9017               RISE  1       
I__574/O                                                               ClkMux                              309    9326               RISE  1       
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk                  LogicCell40_SEQ_MODE_1000           0      9326               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout   LogicCell40_SEQ_MODE_1000  540    9866               FALL  4       
I__591/I                                                  LocalMux                   0      9866               FALL  1       
I__591/O                                                  LocalMux                   309    10175              FALL  1       
I__595/I                                                  InMux                      0      10175              FALL  1       
I__595/O                                                  InMux                      217    10392              FALL  1       
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/in3    LogicCell40_SEQ_MODE_0000  0      10392              FALL  1       
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000  288    10680              FALL  1       
I__309/I                                                  Odrv4                      0      10680              FALL  1       
I__309/O                                                  Odrv4                      372    11051              FALL  1       
I__310/I                                                  Span4Mux_s2_h              0      11051              FALL  1       
I__310/O                                                  Span4Mux_s2_h              203    11255              FALL  1       
I__311/I                                                  IoSpan4Mux                 0      11255              FALL  1       
I__311/O                                                  IoSpan4Mux                 323    11577              FALL  1       
I__312/I                                                  IoSpan4Mux                 0      11577              FALL  1       
I__312/O                                                  IoSpan4Mux                 323    11900              FALL  1       
I__313/I                                                  LocalMux                   0      11900              FALL  1       
I__313/O                                                  LocalMux                   309    12208              FALL  1       
I__314/I                                                  IoInMux                    0      12208              FALL  1       
I__314/O                                                  IoInMux                    217    12426              FALL  1       
ADV_HSYNC_pad_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      12426              FALL  1       
ADV_HSYNC_pad_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2006   14432              RISE  1       
ADV_HSYNC_pad_iopad/DIN                                   IO_PAD                     0      14432              RISE  1       
ADV_HSYNC_pad_iopad/PACKAGEPIN:out                        IO_PAD                     2514   16946              RISE  1       
ADV_HSYNC                                                 main                       0      16946              RISE  1       

6.5.19::Path details for port: ADV_R[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[0]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15045


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              6498
---------------------------- ------
Clock To Out Delay            15045

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  5       
I__267/I                                              LocalMux                   0      8547               FALL  1       
I__267/O                                              LocalMux                   309    8856               FALL  1       
I__272/I                                              InMux                      0      8856               FALL  1       
I__272/O                                              InMux                      217    9073               FALL  1       
video_signal_controller.i392_2_lut_LC_3_27_1/in0      LogicCell40_SEQ_MODE_0000  0      9073               FALL  1       
video_signal_controller.i392_2_lut_LC_3_27_1/lcout    LogicCell40_SEQ_MODE_0000  386    9459               FALL  1       
I__175/I                                              Odrv12                     0      9459               FALL  1       
I__175/O                                              Odrv12                     540    9999               FALL  1       
I__176/I                                              LocalMux                   0      9999               FALL  1       
I__176/O                                              LocalMux                   309    10308              FALL  1       
I__177/I                                              IoInMux                    0      10308              FALL  1       
I__177/O                                              IoInMux                    217    10525              FALL  1       
ADV_R_pad_0_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10525              FALL  1       
ADV_R_pad_0_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   12531              RISE  1       
ADV_R_pad_0_iopad/DIN                                 IO_PAD                     0      12531              RISE  1       
ADV_R_pad_0_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15045              RISE  1       
ADV_R[0]                                              main                       0      15045              RISE  1       

6.5.20::Path details for port: ADV_R[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[1]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15690


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              7143
---------------------------- ------
Clock To Out Delay            15690

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__355/I                                              Odrv4                      0      8547               FALL  1       
I__355/O                                              Odrv4                      372    8919               FALL  1       
I__361/I                                              Span4Mux_v                 0      8919               FALL  1       
I__361/O                                              Span4Mux_v                 372    9291               FALL  1       
I__363/I                                              LocalMux                   0      9291               FALL  1       
I__363/O                                              LocalMux                   309    9599               FALL  1       
I__365/I                                              InMux                      0      9599               FALL  1       
I__365/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i329_2_lut_LC_2_27_3/in3      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i329_2_lut_LC_2_27_3/lcout    LogicCell40_SEQ_MODE_0000  288    10104              FALL  1       
I__144/I                                              Odrv12                     0      10104              FALL  1       
I__144/O                                              Odrv12                     540    10644              FALL  1       
I__145/I                                              LocalMux                   0      10644              FALL  1       
I__145/O                                              LocalMux                   309    10953              FALL  1       
I__146/I                                              IoInMux                    0      10953              FALL  1       
I__146/O                                              IoInMux                    217    11170              FALL  1       
ADV_R_pad_1_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      11170              FALL  1       
ADV_R_pad_1_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   13176              RISE  1       
ADV_R_pad_1_iopad/DIN                                 IO_PAD                     0      13176              RISE  1       
ADV_R_pad_1_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15690              RISE  1       
ADV_R[1]                                              main                       0      15690              RISE  1       

6.5.21::Path details for port: ADV_R[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[2]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15452


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              6905
---------------------------- ------
Clock To Out Delay            15452

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__376/I                                              Odrv4                      0      8547               FALL  1       
I__376/O                                              Odrv4                      372    8919               FALL  1       
I__382/I                                              LocalMux                   0      8919               FALL  1       
I__382/O                                              LocalMux                   309    9228               FALL  1       
I__385/I                                              InMux                      0      9228               FALL  1       
I__385/O                                              InMux                      217    9445               FALL  1       
video_signal_controller.i401_2_lut_LC_2_26_0/in3      LogicCell40_SEQ_MODE_0000  0      9445               FALL  1       
video_signal_controller.i401_2_lut_LC_2_26_0/lcout    LogicCell40_SEQ_MODE_0000  288    9733               FALL  1       
I__155/I                                              Odrv12                     0      9733               FALL  1       
I__155/O                                              Odrv12                     540    10273              FALL  1       
I__156/I                                              Span12Mux_s1_h             0      10273              FALL  1       
I__156/O                                              Span12Mux_s1_h             133    10406              FALL  1       
I__157/I                                              LocalMux                   0      10406              FALL  1       
I__157/O                                              LocalMux                   309    10715              FALL  1       
I__158/I                                              IoInMux                    0      10715              FALL  1       
I__158/O                                              IoInMux                    217    10932              FALL  1       
ADV_R_pad_2_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10932              FALL  1       
ADV_R_pad_2_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   12938              RISE  1       
ADV_R_pad_2_iopad/DIN                                 IO_PAD                     0      12938              RISE  1       
ADV_R_pad_2_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15452              RISE  1       
ADV_R[2]                                              main                       0      15452              RISE  1       

6.5.22::Path details for port: ADV_R[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[3]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15354


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              6807
---------------------------- ------
Clock To Out Delay            15354

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__276/I                                              LocalMux                   0      8547               FALL  1       
I__276/O                                              LocalMux                   309    8856               FALL  1       
I__282/I                                              InMux                      0      8856               FALL  1       
I__282/O                                              InMux                      217    9073               FALL  1       
video_signal_controller.i398_2_lut_LC_3_26_5/in3      LogicCell40_SEQ_MODE_0000  0      9073               FALL  1       
video_signal_controller.i398_2_lut_LC_3_26_5/lcout    LogicCell40_SEQ_MODE_0000  288    9361               FALL  1       
I__178/I                                              Odrv4                      0      9361               FALL  1       
I__178/O                                              Odrv4                      372    9733               FALL  1       
I__179/I                                              Span4Mux_v                 0      9733               FALL  1       
I__179/O                                              Span4Mux_v                 372    10104              FALL  1       
I__180/I                                              Span4Mux_s2_h              0      10104              FALL  1       
I__180/O                                              Span4Mux_s2_h              203    10308              FALL  1       
I__181/I                                              LocalMux                   0      10308              FALL  1       
I__181/O                                              LocalMux                   309    10616              FALL  1       
I__182/I                                              IoInMux                    0      10616              FALL  1       
I__182/O                                              IoInMux                    217    10834              FALL  1       
ADV_R_pad_3_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10834              FALL  1       
ADV_R_pad_3_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   12840              RISE  1       
ADV_R_pad_3_iopad/DIN                                 IO_PAD                     0      12840              RISE  1       
ADV_R_pad_3_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15354              RISE  1       
ADV_R[3]                                              main                       0      15354              RISE  1       

6.5.23::Path details for port: ADV_R[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[4]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15319


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              6772
---------------------------- ------
Clock To Out Delay            15319

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__492/I                                              Odrv4                      0      8547               FALL  1       
I__492/O                                              Odrv4                      372    8919               FALL  1       
I__497/I                                              LocalMux                   0      8919               FALL  1       
I__497/O                                              LocalMux                   309    9228               FALL  1       
I__501/I                                              InMux                      0      9228               FALL  1       
I__501/O                                              InMux                      217    9445               FALL  1       
video_signal_controller.i397_2_lut_LC_2_26_6/in3      LogicCell40_SEQ_MODE_0000  0      9445               FALL  1       
video_signal_controller.i397_2_lut_LC_2_26_6/lcout    LogicCell40_SEQ_MODE_0000  288    9733               FALL  1       
I__147/I                                              Odrv4                      0      9733               FALL  1       
I__147/O                                              Odrv4                      372    10104              FALL  1       
I__148/I                                              Span4Mux_s1_h              0      10104              FALL  1       
I__148/O                                              Span4Mux_s1_h              168    10273              FALL  1       
I__149/I                                              LocalMux                   0      10273              FALL  1       
I__149/O                                              LocalMux                   309    10581              FALL  1       
I__150/I                                              IoInMux                    0      10581              FALL  1       
I__150/O                                              IoInMux                    217    10799              FALL  1       
ADV_R_pad_4_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10799              FALL  1       
ADV_R_pad_4_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   12805              RISE  1       
ADV_R_pad_4_iopad/DIN                                 IO_PAD                     0      12805              RISE  1       
ADV_R_pad_4_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15319              RISE  1       
ADV_R[4]                                              main                       0      15319              RISE  1       

6.5.24::Path details for port: ADV_R[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[5]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15417


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              6870
---------------------------- ------
Clock To Out Delay            15417

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__471/I                                              Odrv4                      0      8547               FALL  1       
I__471/O                                              Odrv4                      372    8919               FALL  1       
I__476/I                                              LocalMux                   0      8919               FALL  1       
I__476/O                                              LocalMux                   309    9228               FALL  1       
I__479/I                                              InMux                      0      9228               FALL  1       
I__479/O                                              InMux                      217    9445               FALL  1       
video_signal_controller.i396_2_lut_LC_2_26_2/in0      LogicCell40_SEQ_MODE_0000  0      9445               FALL  1       
video_signal_controller.i396_2_lut_LC_2_26_2/lcout    LogicCell40_SEQ_MODE_0000  386    9831               FALL  1       
I__151/I                                              Odrv4                      0      9831               FALL  1       
I__151/O                                              Odrv4                      372    10203              FALL  1       
I__152/I                                              Span4Mux_s1_h              0      10203              FALL  1       
I__152/O                                              Span4Mux_s1_h              168    10371              FALL  1       
I__153/I                                              LocalMux                   0      10371              FALL  1       
I__153/O                                              LocalMux                   309    10680              FALL  1       
I__154/I                                              IoInMux                    0      10680              FALL  1       
I__154/O                                              IoInMux                    217    10897              FALL  1       
ADV_R_pad_5_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10897              FALL  1       
ADV_R_pad_5_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   12903              RISE  1       
ADV_R_pad_5_iopad/DIN                                 IO_PAD                     0      12903              RISE  1       
ADV_R_pad_5_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15417              RISE  1       
ADV_R[5]                                              main                       0      15417              RISE  1       

6.5.25::Path details for port: ADV_R[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[6]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15522


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              6975
---------------------------- ------
Clock To Out Delay            15522

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  6       
I__691/I                                              Odrv4                      0      8547               FALL  1       
I__691/O                                              Odrv4                      372    8919               FALL  1       
I__697/I                                              Span4Mux_v                 0      8919               FALL  1       
I__697/O                                              Span4Mux_v                 372    9291               FALL  1       
I__700/I                                              LocalMux                   0      9291               FALL  1       
I__700/O                                              LocalMux                   309    9599               FALL  1       
I__702/I                                              InMux                      0      9599               FALL  1       
I__702/O                                              InMux                      217    9817               FALL  1       
video_signal_controller.i395_2_lut_LC_2_30_1/in3      LogicCell40_SEQ_MODE_0000  0      9817               FALL  1       
video_signal_controller.i395_2_lut_LC_2_30_1/lcout    LogicCell40_SEQ_MODE_0000  288    10104              FALL  1       
I__141/I                                              Odrv4                      0      10104              FALL  1       
I__141/O                                              Odrv4                      372    10476              FALL  1       
I__142/I                                              LocalMux                   0      10476              FALL  1       
I__142/O                                              LocalMux                   309    10785              FALL  1       
I__143/I                                              IoInMux                    0      10785              FALL  1       
I__143/O                                              IoInMux                    217    11002              FALL  1       
ADV_R_pad_6_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      11002              FALL  1       
ADV_R_pad_6_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   13008              RISE  1       
ADV_R_pad_6_iopad/DIN                                 IO_PAD                     0      13008              RISE  1       
ADV_R_pad_6_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15522              RISE  1       
ADV_R[6]                                              main                       0      15522              RISE  1       

6.5.26::Path details for port: ADV_R[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[7]
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15929


Launch Clock Path Delay        8007
+ Clock To Q Delay              540
+ Data Path Delay              7382
---------------------------- ------
Clock To Out Delay            15929

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__554/I                                                               Sp12to4                             0      6941               RISE  1       
I__554/O                                                               Sp12to4                             428    7369               RISE  1       
I__559/I                                                               LocalMux                            0      7369               RISE  1       
I__559/O                                                               LocalMux                            330    7699               RISE  1       
I__565/I                                                               ClkMux                              0      7699               RISE  1       
I__565/O                                                               ClkMux                              309    8007               RISE  1       
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                     LogicCell40_SEQ_MODE_1000           0      8007               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout  LogicCell40_SEQ_MODE_1000  540    8547               FALL  5       
I__326/I                                              Odrv4                      0      8547               FALL  1       
I__326/O                                              Odrv4                      372    8919               FALL  1       
I__330/I                                              Span4Mux_v                 0      8919               FALL  1       
I__330/O                                              Span4Mux_v                 372    9291               FALL  1       
I__333/I                                              Span4Mux_h                 0      9291               FALL  1       
I__333/O                                              Span4Mux_h                 316    9606               FALL  1       
I__335/I                                              LocalMux                   0      9606               FALL  1       
I__335/O                                              LocalMux                   309    9915               FALL  1       
I__336/I                                              InMux                      0      9915               FALL  1       
I__336/O                                              InMux                      217    10132              FALL  1       
video_signal_controller.i394_2_lut_LC_3_30_2/in1      LogicCell40_SEQ_MODE_0000  0      10132              FALL  1       
video_signal_controller.i394_2_lut_LC_3_30_2/lcout    LogicCell40_SEQ_MODE_0000  379    10511              FALL  1       
I__162/I                                              Odrv4                      0      10511              FALL  1       
I__162/O                                              Odrv4                      372    10883              FALL  1       
I__163/I                                              LocalMux                   0      10883              FALL  1       
I__163/O                                              LocalMux                   309    11191              FALL  1       
I__164/I                                              IoInMux                    0      11191              FALL  1       
I__164/O                                              IoInMux                    217    11409              FALL  1       
ADV_R_pad_7_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      11409              FALL  1       
ADV_R_pad_7_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2006   13415              RISE  1       
ADV_R_pad_7_iopad/DIN                                 IO_PAD                     0      13415              RISE  1       
ADV_R_pad_7_iopad/PACKAGEPIN:out                      IO_PAD                     2514   15929              RISE  1       
ADV_R[7]                                              main                       0      15929              RISE  1       

6.5.27::Path details for port: ADV_VSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_VSYNC
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15017


Launch Clock Path Delay        7580
+ Clock To Q Delay              540
+ Data Path Delay              6897
---------------------------- ------
Clock To Out Delay            15017

Launch Clock Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__550/I                                                               Span12Mux_v                         0      6450               RISE  1       
I__550/O                                                               Span12Mux_v                         491    6941               RISE  1       
I__555/I                                                               LocalMux                            0      6941               RISE  1       
I__555/O                                                               LocalMux                            330    7271               RISE  1       
I__560/I                                                               ClkMux                              0      7271               RISE  1       
I__560/O                                                               ClkMux                              309    7580               RISE  1       
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                    LogicCell40_SEQ_MODE_1000           0      7580               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout  LogicCell40_SEQ_MODE_1000  540    8120               FALL  3       
I__248/I                                               LocalMux                   0      8120               FALL  1       
I__248/O                                               LocalMux                   309    8428               FALL  1       
I__251/I                                               InMux                      0      8428               FALL  1       
I__251/O                                               InMux                      217    8646               FALL  1       
video_signal_controller.i7_4_lut_LC_3_27_6/in3         LogicCell40_SEQ_MODE_0000  0      8646               FALL  1       
video_signal_controller.i7_4_lut_LC_3_27_6/ltout       LogicCell40_SEQ_MODE_0000  267    8912               RISE  1       
I__169/I                                               CascadeMux                 0      8912               RISE  1       
I__169/O                                               CascadeMux                 0      8912               RISE  1       
video_signal_controller.i10_4_lut_LC_3_27_7/in2        LogicCell40_SEQ_MODE_0000  0      8912               RISE  1       
video_signal_controller.i10_4_lut_LC_3_27_7/lcout      LogicCell40_SEQ_MODE_0000  351    9263               FALL  1       
I__165/I                                               Odrv12                     0      9263               FALL  1       
I__165/O                                               Odrv12                     540    9803               FALL  1       
I__166/I                                               Span12Mux_s2_h             0      9803               FALL  1       
I__166/O                                               Span12Mux_s2_h             168    9971               FALL  1       
I__167/I                                               LocalMux                   0      9971               FALL  1       
I__167/O                                               LocalMux                   309    10280              FALL  1       
I__168/I                                               IoInMux                    0      10280              FALL  1       
I__168/O                                               IoInMux                    217    10497              FALL  1       
ADV_VSYNC_pad_preio/DOUT0                              PRE_IO_PIN_TYPE_011001     0      10497              FALL  1       
ADV_VSYNC_pad_preio/PADOUT                             PRE_IO_PIN_TYPE_011001     2006   12503              RISE  1       
ADV_VSYNC_pad_iopad/DIN                                IO_PAD                     0      12503              RISE  1       
ADV_VSYNC_pad_iopad/PACKAGEPIN:out                     IO_PAD                     2514   15017              RISE  1       
ADV_VSYNC                                              main                       0      15017              RISE  1       

6.5.28::Path details for port: DEBUG[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 12506


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12506
---------------------------- ------
Clock To Out Delay            12506

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  RISE  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  RISE  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              510    510                RISE  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__137/I                                                               Odrv4                               0      1127               RISE  1       
I__137/O                                                               Odrv4                               351    1478               RISE  1       
I__138/I                                                               IoSpan4Mux                          0      1478               RISE  1       
I__138/O                                                               IoSpan4Mux                          288    1765               RISE  1       
I__139/I                                                               LocalMux                            0      1765               RISE  1       
I__139/O                                                               LocalMux                            330    2095               RISE  1       
I__140/I                                                               IoInMux                             0      2095               RISE  1       
I__140/O                                                               IoInMux                             259    2355               RISE  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4978               RISE  1       
I__544/O                                                               Odrv12                              491    5469               RISE  1       
I__545/I                                                               Span12Mux_h                         0      5469               RISE  1       
I__545/O                                                               Span12Mux_h                         491    5959               RISE  1       
I__547/I                                                               Span12Mux_v                         0      5959               RISE  1       
I__547/O                                                               Span12Mux_v                         491    6450               RISE  1       
I__549/I                                                               Sp12to4                             0      6450               RISE  1       
I__549/O                                                               Sp12to4                             428    6878               RISE  1       
I__552/I                                                               Span4Mux_s3_h                       0      6878               RISE  1       
I__552/O                                                               Span4Mux_s3_h                       231    7110               RISE  1       
I__557/I                                                               IoSpan4Mux                          0      7110               RISE  1       
I__557/O                                                               IoSpan4Mux                          288    7397               RISE  1       
I__562/I                                                               LocalMux                            0      7397               RISE  1       
I__562/O                                                               LocalMux                            330    7727               RISE  1       
I__567/I                                                               IoInMux                             0      7727               RISE  1       
I__567/O                                                               IoInMux                             259    7986               RISE  1       
DEBUG_pad_6_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      7986               RISE  1       
DEBUG_pad_6_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2006   9992               RISE  1       
DEBUG_pad_6_iopad/DIN                                                  IO_PAD                              0      9992               RISE  1       
DEBUG_pad_6_iopad/PACKAGEPIN:out                                       IO_PAD                              2514   12506              RISE  1       
DEBUG[6]:out                                                           main                                0      12506              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : tx_pll.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 12813


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12813
---------------------------- ------
Clock To Out Delay            12813

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                                main                                0      0                  FALL  1       
TVP_CLK_pad_iopad/PACKAGEPIN:in                                        IO_PAD                              0      0                  FALL  1       
TVP_CLK_pad_iopad/DOUT                                                 IO_PAD                              460    460                FALL  1       
TVP_CLK_pad_preio/PADIN                                                PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_pad_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__137/I                                                               Odrv4                               0      923                FALL  1       
I__137/O                                                               Odrv4                               372    1295               FALL  1       
I__138/I                                                               IoSpan4Mux                          0      1295               FALL  1       
I__138/O                                                               IoSpan4Mux                          323    1617               FALL  1       
I__139/I                                                               LocalMux                            0      1617               FALL  1       
I__139/O                                                               LocalMux                            309    1926               FALL  1       
I__140/I                                                               IoInMux                             0      1926               FALL  1       
I__140/O                                                               IoInMux                             217    2143               FALL  1       
tx_pll.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
tx_pll.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__544/I                                                               Odrv12                              0      4738               FALL  1       
I__544/O                                                               Odrv12                              540    5278               FALL  1       
I__545/I                                                               Span12Mux_h                         0      5278               FALL  1       
I__545/O                                                               Span12Mux_h                         540    5818               FALL  1       
I__547/I                                                               Span12Mux_v                         0      5818               FALL  1       
I__547/O                                                               Span12Mux_v                         540    6358               FALL  1       
I__549/I                                                               Sp12to4                             0      6358               FALL  1       
I__549/O                                                               Sp12to4                             449    6807               FALL  1       
I__552/I                                                               Span4Mux_s3_h                       0      6807               FALL  1       
I__552/O                                                               Span4Mux_s3_h                       231    7039               FALL  1       
I__557/I                                                               IoSpan4Mux                          0      7039               FALL  1       
I__557/O                                                               IoSpan4Mux                          323    7361               FALL  1       
I__562/I                                                               LocalMux                            0      7361               FALL  1       
I__562/O                                                               LocalMux                            309    7670               FALL  1       
I__567/I                                                               IoInMux                             0      7670               FALL  1       
I__567/O                                                               IoInMux                             217    7887               FALL  1       
DEBUG_pad_6_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001              0      7887               FALL  1       
DEBUG_pad_6_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001              2237   10125              FALL  1       
DEBUG_pad_6_iopad/DIN                                                  IO_PAD                              0      10125              FALL  1       
DEBUG_pad_6_iopad/PACKAGEPIN:out                                       IO_PAD                              2688   12813              FALL  1       
DEBUG[6]:out                                                           main                                0      12813              FALL  1       

6.5.29::Path details for port: LED      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : TVP_VSYNC
Clock Reference    : TVP_VSYNC:R
Clock to Out Delay : 13190


Launch Clock Path Delay        4431
+ Clock To Q Delay              540
+ Data Path Delay              8219
---------------------------- ------
Clock To Out Delay            13190

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
TVP_VSYNC                                  main                       0      0                  RISE  1       
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__131/I                                   Odrv12                     0      1127               RISE  1       
I__131/O                                   Odrv12                     491    1618               RISE  1       
I__132/I                                   Span12Mux_h                0      1618               RISE  1       
I__132/O                                   Span12Mux_h                491    2109               RISE  1       
I__133/I                                   Span12Mux_v                0      2109               RISE  1       
I__133/O                                   Span12Mux_v                491    2600               RISE  1       
I__134/I                                   Span12Mux_s2_h             0      2600               RISE  1       
I__134/O                                   Span12Mux_s2_h             161    2761               RISE  1       
I__135/I                                   LocalMux                   0      2761               RISE  1       
I__135/O                                   LocalMux                   330    3091               RISE  1       
I__136/I                                   IoInMux                    0      3091               RISE  1       
I__136/O                                   IoInMux                    259    3350               RISE  1       
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3350               RISE  1       
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    3968               RISE  7       
I__217/I                                   gio2CtrlBuf                0      3968               RISE  1       
I__217/O                                   gio2CtrlBuf                0      3968               RISE  1       
I__218/I                                   GlobalMux                  0      3968               RISE  1       
I__218/O                                   GlobalMux                  154    4122               RISE  1       
I__220/I                                   ClkMux                     0      4122               RISE  1       
I__220/O                                   ClkMux                     309    4431               RISE  1       
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000  0      4431               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
PULSE_1HZ_31_LC_5_20_2/lcout            LogicCell40_SEQ_MODE_1000  540    4971               FALL  2       
I__455/I                                LocalMux                   0      4971               FALL  1       
I__455/O                                LocalMux                   309    5279               FALL  1       
I__457/I                                InMux                      0      5279               FALL  1       
I__457/O                                InMux                      217    5497               FALL  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/in3    LogicCell40_SEQ_MODE_0000  0      5497               FALL  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_0000  316    5812               RISE  1       
I__446/I                                Odrv12                     0      5812               RISE  1       
I__446/O                                Odrv12                     491    6303               RISE  1       
I__447/I                                Span12Mux_v                0      6303               RISE  1       
I__447/O                                Span12Mux_v                491    6794               RISE  1       
I__448/I                                Span12Mux_h                0      6794               RISE  1       
I__448/O                                Span12Mux_h                491    7285               RISE  1       
I__449/I                                Span12Mux_s7_v             0      7285               RISE  1       
I__449/O                                Span12Mux_s7_v             281    7566               RISE  1       
I__450/I                                Sp12to4                    0      7566               RISE  1       
I__450/O                                Sp12to4                    428    7993               RISE  1       
I__451/I                                IoSpan4Mux                 0      7993               RISE  1       
I__451/O                                IoSpan4Mux                 288    8281               RISE  1       
I__452/I                                LocalMux                   0      8281               RISE  1       
I__452/O                                LocalMux                   330    8611               RISE  1       
I__453/I                                IoInMux                    0      8611               RISE  1       
I__453/O                                IoInMux                    259    8870               RISE  1       
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      8870               RISE  1       
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   10876              RISE  1       
LED_pad_iopad/DIN                       IO_PAD                     0      10876              RISE  1       
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                     2314   13190              RISE  1       
LED                                     main                       0      13190              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : DEBUG[7]:in
Pad to Pad Delay : 9816

Pad to Pad Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
DEBUG[7]:in                             main                       0      0                  FALL  1       
DEBUG_pad_7_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
DEBUG_pad_7_iopad/DOUT                  IO_PAD                     460    460                FALL  1       
DEBUG_pad_7_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
DEBUG_pad_7_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__458/I                                Odrv12                     0      923                FALL  1       
I__458/O                                Odrv12                     540    1463               FALL  1       
I__459/I                                LocalMux                   0      1463               FALL  1       
I__459/O                                LocalMux                   309    1772               FALL  1       
I__460/I                                InMux                      0      1772               FALL  1       
I__460/O                                InMux                      217    1989               FALL  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/in0    LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_0000  449    2438               RISE  1       
I__446/I                                Odrv12                     0      2438               RISE  1       
I__446/O                                Odrv12                     491    2929               RISE  1       
I__447/I                                Span12Mux_v                0      2929               RISE  1       
I__447/O                                Span12Mux_v                491    3420               RISE  1       
I__448/I                                Span12Mux_h                0      3420               RISE  1       
I__448/O                                Span12Mux_h                491    3911               RISE  1       
I__449/I                                Span12Mux_s7_v             0      3911               RISE  1       
I__449/O                                Span12Mux_s7_v             281    4191               RISE  1       
I__450/I                                Sp12to4                    0      4191               RISE  1       
I__450/O                                Sp12to4                    428    4619               RISE  1       
I__451/I                                IoSpan4Mux                 0      4619               RISE  1       
I__451/O                                IoSpan4Mux                 288    4907               RISE  1       
I__452/I                                LocalMux                   0      4907               RISE  1       
I__452/O                                LocalMux                   330    5236               RISE  1       
I__453/I                                IoInMux                    0      5236               RISE  1       
I__453/O                                IoInMux                    259    5496               RISE  1       
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5496               RISE  1       
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7502               RISE  1       
LED_pad_iopad/DIN                       IO_PAD                     0      7502               RISE  1       
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                     2314   9816               RISE  1       
LED                                     main                       0      9816               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Setup Constraint : 20513p
Path slack       : 14236p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27889

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4804
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13653
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__392/I                                                 Odrv12                         0             12370  14236  RISE       1
I__392/O                                                 Odrv12                       491             12861  14236  RISE       1
I__394/I                                                 LocalMux                       0             12861  14236  RISE       1
I__394/O                                                 LocalMux                     330             13190  14236  RISE       1
I__396/I                                                 SRMux                          0             13190  14236  RISE       1
I__396/O                                                 SRMux                        463             13653  14236  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr       LogicCell40_SEQ_MODE_1000      0             13653  14236  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Setup Constraint : 20513p
Path slack       : 14236p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27889

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4804
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13653
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__392/I                                                 Odrv12                         0             12370  14236  RISE       1
I__392/O                                                 Odrv12                       491             12861  14236  RISE       1
I__394/I                                                 LocalMux                       0             12861  14236  RISE       1
I__394/O                                                 LocalMux                     330             13190  14236  RISE       1
I__396/I                                                 SRMux                          0             13190  14236  RISE       1
I__396/O                                                 SRMux                        463             13653  14236  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/sr       LogicCell40_SEQ_MODE_1000      0             13653  14236  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Setup Constraint : 20513p
Path slack       : 14236p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27889

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4804
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13653
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__392/I                                                 Odrv12                         0             12370  14236  RISE       1
I__392/O                                                 Odrv12                       491             12861  14236  RISE       1
I__394/I                                                 LocalMux                       0             12861  14236  RISE       1
I__394/O                                                 LocalMux                     330             13190  14236  RISE       1
I__396/I                                                 SRMux                          0             13190  14236  RISE       1
I__396/O                                                 SRMux                        463             13653  14236  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/sr        LogicCell40_SEQ_MODE_1000      0             13653  14236  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Setup Constraint : 20513p
Path slack       : 14236p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27889

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4804
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13653
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__392/I                                                 Odrv12                         0             12370  14236  RISE       1
I__392/O                                                 Odrv12                       491             12861  14236  RISE       1
I__394/I                                                 LocalMux                       0             12861  14236  RISE       1
I__394/O                                                 LocalMux                     330             13190  14236  RISE       1
I__396/I                                                 SRMux                          0             13190  14236  RISE       1
I__396/O                                                 SRMux                        463             13653  14236  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/sr        LogicCell40_SEQ_MODE_1000      0             13653  14236  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk
Setup Constraint : 20513p
Path slack       : 14502p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28317

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                4966
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   13815
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__530/I                                                 LocalMux                       0             11128  14236  RISE       1
I__530/O                                                 LocalMux                     330             11458  14236  RISE       1
I__535/I                                                 InMux                          0             11458  14236  RISE       1
I__535/O                                                 InMux                        259             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/in3           LogicCell40_SEQ_MODE_0000      0             11718  14236  RISE       1
video_signal_controller.i6_4_lut_LC_5_27_6/ltout         LogicCell40_SEQ_MODE_0000    274             11991  14236  FALL       1
I__401/I                                                 CascadeMux                     0             11991  14236  FALL       1
I__401/O                                                 CascadeMux                     0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in2         LogicCell40_SEQ_MODE_0000      0             11991  14236  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout       LogicCell40_SEQ_MODE_0000    379             12370  14236  RISE      12
I__393/I                                                 Odrv4                          0             12370  14502  RISE       1
I__393/O                                                 Odrv4                        351             12720  14502  RISE       1
I__395/I                                                 Span4Mux_h                     0             12720  14502  RISE       1
I__395/O                                                 Span4Mux_h                   302             13022  14502  RISE       1
I__397/I                                                 LocalMux                       0             13022  14502  RISE       1
I__397/O                                                 LocalMux                     330             13352  14502  RISE       1
I__398/I                                                 SRMux                          0             13352  14502  RISE       1
I__398/O                                                 SRMux                        463             13815  14502  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/sr        LogicCell40_SEQ_MODE_1000      0             13815  14502  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Setup Constraint : 20513p
Path slack       : 16031p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28092

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__534/I                                                 LocalMux                       0             11128  16031  RISE       1
I__534/O                                                 LocalMux                     330             11458  16031  RISE       1
I__539/I                                                 CEMux                          0             11458  16031  RISE       1
I__539/O                                                 CEMux                        603             12061  16031  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/ce       LogicCell40_SEQ_MODE_1000      0             12061  16031  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Setup Constraint : 20513p
Path slack       : 16031p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28092

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__534/I                                                 LocalMux                       0             11128  16031  RISE       1
I__534/O                                                 LocalMux                     330             11458  16031  RISE       1
I__539/I                                                 CEMux                          0             11458  16031  RISE       1
I__539/O                                                 CEMux                        603             12061  16031  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/ce       LogicCell40_SEQ_MODE_1000      0             12061  16031  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Setup Constraint : 20513p
Path slack       : 16031p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28092

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__534/I                                                 LocalMux                       0             11128  16031  RISE       1
I__534/O                                                 LocalMux                     330             11458  16031  RISE       1
I__539/I                                                 CEMux                          0             11458  16031  RISE       1
I__539/O                                                 CEMux                        603             12061  16031  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/ce        LogicCell40_SEQ_MODE_1000      0             12061  16031  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Setup Constraint : 20513p
Path slack       : 16031p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28092

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__534/I                                                 LocalMux                       0             11128  16031  RISE       1
I__534/O                                                 LocalMux                     330             11458  16031  RISE       1
I__539/I                                                 CEMux                          0             11458  16031  RISE       1
I__539/O                                                 CEMux                        603             12061  16031  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/ce        LogicCell40_SEQ_MODE_1000      0             12061  16031  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk
Setup Constraint : 20513p
Path slack       : 16045p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28618

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__532/I                                                 Odrv4                          0             11128  16045  RISE       1
I__532/O                                                 Odrv4                        351             11479  16045  RISE       1
I__537/I                                                 Span4Mux_h                     0             11479  16045  RISE       1
I__537/O                                                 Span4Mux_h                   302             11781  16045  RISE       1
I__541/I                                                 LocalMux                       0             11781  16045  RISE       1
I__541/O                                                 LocalMux                     330             12110  16045  RISE       1
I__543/I                                                 SRMux                          0             12110  16045  RISE       1
I__543/O                                                 SRMux                        463             12573  16045  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/sr     LogicCell40_SEQ_MODE_1000      0             12573  16045  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk
Setup Constraint : 20513p
Path slack       : 16459p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                         0
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28520

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3212
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12061
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__533/I                                                 LocalMux                       0             11128  16459  RISE       1
I__533/O                                                 LocalMux                     330             11458  16459  RISE       1
I__538/I                                                 CEMux                          0             11458  16459  RISE       1
I__538/O                                                 CEMux                        603             12061  16459  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/ce        LogicCell40_SEQ_MODE_1000      0             12061  16459  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Setup Constraint : 20513p
Path slack       : 16705p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27819

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2567
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11114
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout      LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                  LocalMux                       0              8547  16705  RISE       1
I__266/O                                                  LocalMux                     330              8877  16705  RISE       1
I__270/I                                                  InMux                          0              8877  16705  RISE       1
I__270/O                                                  InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1        LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout   LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin    LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout   LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin    LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout   LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin    LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout   LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin    LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout   LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryin    LogicCell40_SEQ_MODE_1000      0              9901  16705  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout   LogicCell40_SEQ_MODE_1000    126             10027  16705  RISE       2
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryin    LogicCell40_SEQ_MODE_1000      0             10027  16705  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryout   LogicCell40_SEQ_MODE_1000    126             10154  16705  RISE       2
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryin    LogicCell40_SEQ_MODE_1000      0             10154  16705  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryout   LogicCell40_SEQ_MODE_1000    126             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitout                           ICE_CARRY_IN_MUX             196             10476  16705  RISE       2
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryin    LogicCell40_SEQ_MODE_1000      0             10476  16705  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryout   LogicCell40_SEQ_MODE_1000    126             10602  16705  RISE       2
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/carryin    LogicCell40_SEQ_MODE_1000      0             10602  16705  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/carryout   LogicCell40_SEQ_MODE_1000    126             10729  16705  RISE       2
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/carryin   LogicCell40_SEQ_MODE_1000      0             10729  16705  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/carryout  LogicCell40_SEQ_MODE_1000    126             10855  16705  RISE       1
I__192/I                                                  InMux                          0             10855  16705  RISE       1
I__192/O                                                  InMux                        259             11114  16705  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in3       LogicCell40_SEQ_MODE_1000      0             11114  16705  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Setup Constraint : 20513p
Path slack       : 16831p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27819

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2441
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10988
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin   LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryin   LogicCell40_SEQ_MODE_1000      0              9901  16705  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout  LogicCell40_SEQ_MODE_1000    126             10027  16705  RISE       2
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryin   LogicCell40_SEQ_MODE_1000      0             10027  16705  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryout  LogicCell40_SEQ_MODE_1000    126             10154  16705  RISE       2
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryin   LogicCell40_SEQ_MODE_1000      0             10154  16705  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryout  LogicCell40_SEQ_MODE_1000    126             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitin                           ICE_CARRY_IN_MUX               0             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitout                          ICE_CARRY_IN_MUX             196             10476  16705  RISE       2
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryin   LogicCell40_SEQ_MODE_1000      0             10476  16705  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryout  LogicCell40_SEQ_MODE_1000    126             10602  16705  RISE       2
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/carryin   LogicCell40_SEQ_MODE_1000      0             10602  16705  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/carryout  LogicCell40_SEQ_MODE_1000    126             10729  16705  RISE       2
I__193/I                                                 InMux                          0             10729  16831  RISE       1
I__193/O                                                 InMux                        259             10988  16831  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in3      LogicCell40_SEQ_MODE_1000      0             10988  16831  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Setup Constraint : 20513p
Path slack       : 16957p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27819

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2315
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10862
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin   LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryin   LogicCell40_SEQ_MODE_1000      0              9901  16705  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout  LogicCell40_SEQ_MODE_1000    126             10027  16705  RISE       2
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryin   LogicCell40_SEQ_MODE_1000      0             10027  16705  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryout  LogicCell40_SEQ_MODE_1000    126             10154  16705  RISE       2
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryin   LogicCell40_SEQ_MODE_1000      0             10154  16705  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryout  LogicCell40_SEQ_MODE_1000    126             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitin                           ICE_CARRY_IN_MUX               0             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitout                          ICE_CARRY_IN_MUX             196             10476  16705  RISE       2
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryin   LogicCell40_SEQ_MODE_1000      0             10476  16705  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryout  LogicCell40_SEQ_MODE_1000    126             10602  16705  RISE       2
I__194/I                                                 InMux                          0             10602  16957  RISE       1
I__194/O                                                 InMux                        259             10862  16957  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in3       LogicCell40_SEQ_MODE_1000      0             10862  16957  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk
Setup Constraint : 20513p
Path slack       : 17062p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29635

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__531/I                                                 Odrv4                          0             11128  17062  RISE       1
I__531/O                                                 Odrv4                        351             11479  17062  RISE       1
I__536/I                                                 Span4Mux_h                     0             11479  17062  RISE       1
I__536/O                                                 Span4Mux_h                   302             11781  17062  RISE       1
I__540/I                                                 LocalMux                       0             11781  17062  RISE       1
I__540/O                                                 LocalMux                     330             12110  17062  RISE       1
I__542/I                                                 SRMux                          0             12110  17062  RISE       1
I__542/O                                                 SRMux                        463             12573  17062  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/sr    LogicCell40_SEQ_MODE_1000      0             12573  17062  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk
Setup Constraint : 20513p
Path slack       : 17062p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29635

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__531/I                                                 Odrv4                          0             11128  17062  RISE       1
I__531/O                                                 Odrv4                        351             11479  17062  RISE       1
I__536/I                                                 Span4Mux_h                     0             11479  17062  RISE       1
I__536/O                                                 Span4Mux_h                   302             11781  17062  RISE       1
I__540/I                                                 LocalMux                       0             11781  17062  RISE       1
I__540/O                                                 LocalMux                     330             12110  17062  RISE       1
I__542/I                                                 SRMux                          0             12110  17062  RISE       1
I__542/O                                                 SRMux                        463             12573  17062  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/sr    LogicCell40_SEQ_MODE_1000      0             12573  17062  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk
Setup Constraint : 20513p
Path slack       : 17062p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -203
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29635

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                3724
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12573
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__509/I                                                 LocalMux                       0              8849  14236  RISE       1
I__509/O                                                 LocalMux                     330              9179  14236  RISE       1
I__512/I                                                 InMux                          0              9179  14236  RISE       1
I__512/O                                                 InMux                        259              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/in0           LogicCell40_SEQ_MODE_0000      0              9438  14236  RISE       1
video_signal_controller.i2_3_lut_LC_5_25_7/lcout         LogicCell40_SEQ_MODE_0000    449              9887  14236  RISE       1
I__201/I                                                 LocalMux                       0              9887  14236  RISE       1
I__201/O                                                 LocalMux                     330             10217  14236  RISE       1
I__202/I                                                 InMux                          0             10217  14236  RISE       1
I__202/O                                                 InMux                        259             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/in3         LogicCell40_SEQ_MODE_0000      0             10476  14236  RISE       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    274             10750  14236  FALL       1
I__315/I                                                 CascadeMux                     0             10750  14236  FALL       1
I__315/O                                                 CascadeMux                     0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0             10750  14236  FALL       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    379             11128  14236  RISE      24
I__531/I                                                 Odrv4                          0             11128  17062  RISE       1
I__531/O                                                 Odrv4                        351             11479  17062  RISE       1
I__536/I                                                 Span4Mux_h                     0             11479  17062  RISE       1
I__536/O                                                 Span4Mux_h                   302             11781  17062  RISE       1
I__540/I                                                 LocalMux                       0             11781  17062  RISE       1
I__540/O                                                 LocalMux                     330             12110  17062  RISE       1
I__542/I                                                 SRMux                          0             12110  17062  RISE       1
I__542/O                                                 SRMux                        463             12573  17062  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/sr     LogicCell40_SEQ_MODE_1000      0             12573  17062  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Setup Constraint : 20513p
Path slack       : 17083p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27819

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2189
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10736
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin   LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryin   LogicCell40_SEQ_MODE_1000      0              9901  16705  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout  LogicCell40_SEQ_MODE_1000    126             10027  16705  RISE       2
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryin   LogicCell40_SEQ_MODE_1000      0             10027  16705  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryout  LogicCell40_SEQ_MODE_1000    126             10154  16705  RISE       2
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryin   LogicCell40_SEQ_MODE_1000      0             10154  16705  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryout  LogicCell40_SEQ_MODE_1000    126             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitin                           ICE_CARRY_IN_MUX               0             10280  16705  RISE       1
IN_MUX_bfv_4_27_0_/carryinitout                          ICE_CARRY_IN_MUX             196             10476  16705  RISE       2
I__195/I                                                 InMux                          0             10476  17083  RISE       1
I__195/O                                                 InMux                        259             10736  17083  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in3       LogicCell40_SEQ_MODE_1000      0             10736  17083  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk
Setup Constraint : 20513p
Path slack       : 17833p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1866
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10715
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             10076  17834  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    126             10203  17834  RISE       2
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             10203  17834  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryout  LogicCell40_SEQ_MODE_1000    126             10329  17834  RISE       2
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             10329  17834  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryout  LogicCell40_SEQ_MODE_1000    126             10455  17834  RISE       2
I__412/I                                                    InMux                          0             10455  17834  RISE       1
I__412/O                                                    InMux                        259             10715  17834  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in3       LogicCell40_SEQ_MODE_1000      0             10715  17834  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Setup Constraint : 20513p
Path slack       : 17834p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                1866
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10413
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin   LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryin   LogicCell40_SEQ_MODE_1000      0              9901  16705  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout  LogicCell40_SEQ_MODE_1000    126             10027  16705  RISE       2
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryin   LogicCell40_SEQ_MODE_1000      0             10027  16705  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryout  LogicCell40_SEQ_MODE_1000    126             10154  16705  RISE       2
I__196/I                                                 InMux                          0             10154  17834  RISE       1
I__196/O                                                 InMux                        259             10413  17834  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in3       LogicCell40_SEQ_MODE_1000      0             10413  17834  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Setup Constraint : 20513p
Path slack       : 17960p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                1740
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10287
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin   LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryin   LogicCell40_SEQ_MODE_1000      0              9901  16705  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout  LogicCell40_SEQ_MODE_1000    126             10027  16705  RISE       2
I__197/I                                                 InMux                          0             10027  17960  RISE       1
I__197/O                                                 InMux                        259             10287  17960  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in3       LogicCell40_SEQ_MODE_1000      0             10287  17960  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk
Setup Constraint : 20513p
Path slack       : 17960p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1739
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10588
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             10076  17834  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    126             10203  17834  RISE       2
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             10203  17834  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryout  LogicCell40_SEQ_MODE_1000    126             10329  17834  RISE       2
I__413/I                                                    InMux                          0             10329  17960  RISE       1
I__413/O                                                    InMux                        259             10588  17960  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in3       LogicCell40_SEQ_MODE_1000      0             10588  17960  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk
Setup Constraint : 20513p
Path slack       : 18086p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1613
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10462
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             10076  17834  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    126             10203  17834  RISE       2
I__414/I                                                    InMux                          0             10203  18086  RISE       1
I__414/O                                                    InMux                        259             10462  18086  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in3       LogicCell40_SEQ_MODE_1000      0             10462  18086  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Setup Constraint : 20513p
Path slack       : 18086p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                1614
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10161
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryin   LogicCell40_SEQ_MODE_1000      0              9775  16705  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    126              9901  16705  RISE       2
I__198/I                                                 InMux                          0              9901  18086  RISE       1
I__198/O                                                 InMux                        259             10161  18086  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in3       LogicCell40_SEQ_MODE_1000      0             10161  18086  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Setup Constraint : 20513p
Path slack       : 18213p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                1487
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10034
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryin   LogicCell40_SEQ_MODE_1000      0              9649  16705  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    126              9775  16705  RISE       2
I__199/I                                                 InMux                          0              9775  18212  RISE       1
I__199/O                                                 InMux                        259             10034  18212  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in3       LogicCell40_SEQ_MODE_1000      0             10034  18212  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk
Setup Constraint : 20513p
Path slack       : 18212p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1487
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10336
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
I__415/I                                                    InMux                          0             10076  18212  RISE       1
I__415/O                                                    InMux                        259             10336  18212  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in3       LogicCell40_SEQ_MODE_1000      0             10336  18212  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk
Setup Constraint : 20513p
Path slack       : 18275p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29565

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2441
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11290
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout      LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                     LocalMux                       0              8849  17834  RISE       1
I__439/O                                                     LocalMux                     330              9179  17834  RISE       1
I__442/I                                                     InMux                          0              9179  17834  RISE       1
I__442/O                                                     InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1        LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout   LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin    LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout   LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin    LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout   LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin    LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout   LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryin    LogicCell40_SEQ_MODE_1000      0             10076  17834  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout   LogicCell40_SEQ_MODE_1000    126             10203  17834  RISE       2
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryin    LogicCell40_SEQ_MODE_1000      0             10203  17834  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryout   LogicCell40_SEQ_MODE_1000    126             10329  17834  RISE       2
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryin    LogicCell40_SEQ_MODE_1000      0             10329  17834  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryout   LogicCell40_SEQ_MODE_1000    126             10455  17834  RISE       2
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryin    LogicCell40_SEQ_MODE_1000      0             10455  18276  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryout   LogicCell40_SEQ_MODE_1000    126             10581  18276  RISE       1
IN_MUX_bfv_6_26_0_/carryinitin                               ICE_CARRY_IN_MUX               0             10581  18276  RISE       1
IN_MUX_bfv_6_26_0_/carryinitout                              ICE_CARRY_IN_MUX             196             10778  18276  RISE       2
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryin    LogicCell40_SEQ_MODE_1000      0             10778  18276  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryout   LogicCell40_SEQ_MODE_1000    126             10904  18276  RISE       2
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/carryin   LogicCell40_SEQ_MODE_1000      0             10904  18276  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/carryout  LogicCell40_SEQ_MODE_1000    126             11030  18276  RISE       1
I__581/I                                                     InMux                          0             11030  18276  RISE       1
I__581/O                                                     InMux                        259             11290  18276  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in3       LogicCell40_SEQ_MODE_1000      0             11290  18276  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk
Setup Constraint : 20513p
Path slack       : 18338p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1361
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10210
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
I__416/I                                                    InMux                          0              9950  18339  RISE       1
I__416/O                                                    InMux                        259             10210  18339  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in3       LogicCell40_SEQ_MODE_1000      0             10210  18339  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Setup Constraint : 20513p
Path slack       : 18339p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                               1361
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9908
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryin   LogicCell40_SEQ_MODE_1000      0              9522  16705  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    126              9649  16705  RISE       2
I__200/I                                                 InMux                          0              9649  18339  RISE       1
I__200/O                                                 InMux                        259              9908  18339  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in3       LogicCell40_SEQ_MODE_1000      0              9908  18339  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk
Setup Constraint : 20513p
Path slack       : 18402p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29565

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2314
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11163
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             10076  17834  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    126             10203  17834  RISE       2
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             10203  17834  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryout  LogicCell40_SEQ_MODE_1000    126             10329  17834  RISE       2
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             10329  17834  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryout  LogicCell40_SEQ_MODE_1000    126             10455  17834  RISE       2
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryin   LogicCell40_SEQ_MODE_1000      0             10455  18276  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryout  LogicCell40_SEQ_MODE_1000    126             10581  18276  RISE       1
IN_MUX_bfv_6_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10581  18276  RISE       1
IN_MUX_bfv_6_26_0_/carryinitout                             ICE_CARRY_IN_MUX             196             10778  18276  RISE       2
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryin   LogicCell40_SEQ_MODE_1000      0             10778  18276  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryout  LogicCell40_SEQ_MODE_1000    126             10904  18276  RISE       2
I__582/I                                                    InMux                          0             10904  18402  RISE       1
I__582/O                                                    InMux                        259             11163  18402  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in3      LogicCell40_SEQ_MODE_1000      0             11163  18402  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Setup Constraint : 20513p
Path slack       : 18465p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                               1235
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9782
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9396  16705  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    126              9522  16705  RISE       2
I__183/I                                                 InMux                          0              9522  18465  RISE       1
I__183/O                                                 InMux                        259              9782  18465  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in3       LogicCell40_SEQ_MODE_1000      0              9782  18465  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk
Setup Constraint : 20513p
Path slack       : 18465p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1234
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10083
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
I__417/I                                                    InMux                          0              9824  18465  RISE       1
I__417/O                                                    InMux                        259             10083  18465  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in3       LogicCell40_SEQ_MODE_1000      0             10083  18465  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk
Setup Constraint : 20513p
Path slack       : 18528p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29565

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2188
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11037
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              9698  17834  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    126              9824  17834  RISE       2
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              9824  17834  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    126              9950  17834  RISE       2
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950  17834  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    126             10076  17834  RISE       2
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             10076  17834  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    126             10203  17834  RISE       2
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             10203  17834  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryout  LogicCell40_SEQ_MODE_1000    126             10329  17834  RISE       2
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             10329  17834  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryout  LogicCell40_SEQ_MODE_1000    126             10455  17834  RISE       2
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryin   LogicCell40_SEQ_MODE_1000      0             10455  18276  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryout  LogicCell40_SEQ_MODE_1000    126             10581  18276  RISE       1
IN_MUX_bfv_6_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10581  18276  RISE       1
IN_MUX_bfv_6_26_0_/carryinitout                             ICE_CARRY_IN_MUX             196             10778  18276  RISE       2
I__590/I                                                    InMux                          0             10778  18528  RISE       1
I__590/O                                                    InMux                        259             11037  18528  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in3       LogicCell40_SEQ_MODE_1000      0             11037  18528  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk
Setup Constraint : 20513p
Path slack       : 18591p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28548

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                               1108
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9957
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                    LocalMux                       0              8849  17834  RISE       1
I__439/O                                                    LocalMux                     330              9179  17834  RISE       1
I__442/I                                                    InMux                          0              9179  17834  RISE       1
I__442/O                                                    InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    259              9698  17834  RISE       2
I__427/I                                                    InMux                          0              9698  18591  RISE       1
I__427/O                                                    InMux                        259              9957  18591  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in3       LogicCell40_SEQ_MODE_1000      0              9957  18591  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Setup Constraint : 20513p
Path slack       : 18591p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -274
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28247

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                               1109
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9656
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                                 LocalMux                       0              8547  16705  RISE       1
I__266/O                                                 LocalMux                     330              8877  16705  RISE       1
I__270/I                                                 InMux                          0              8877  16705  RISE       1
I__270/O                                                 InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    259              9396  16705  RISE       2
I__184/I                                                 InMux                          0              9396  18591  RISE       1
I__184/O                                                 InMux                        259              9656  18591  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in3       LogicCell40_SEQ_MODE_1000      0              9656  18591  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29439

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                 589
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10455
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              9866  14593  RISE       4
I__576/I                                                  LocalMux                       0              9866  18984  RISE       1
I__576/O                                                  LocalMux                     330             10196  18984  RISE       1
I__580/I                                                  InMux                          0             10196  18984  RISE       1
I__580/O                                                  InMux                        259             10455  18984  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in1    LogicCell40_SEQ_MODE_1000      0             10455  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout
Path End         : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29439

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                 589
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10455
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout  LogicCell40_SEQ_MODE_1000    540              9866  14509  RISE       4
I__584/I                                                  LocalMux                       0              9866  18591  RISE       1
I__584/O                                                  LocalMux                     330             10196  18591  RISE       1
I__588/I                                                  InMux                          0             10196  18591  RISE       1
I__588/O                                                  InMux                        259             10455  18591  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in1    LogicCell40_SEQ_MODE_1000      0             10455  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        9326
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29439

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                 589
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10455
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              9866  14460  RISE       4
I__592/I                                                 LocalMux                       0              9866  18465  RISE       1
I__592/O                                                 LocalMux                     330             10196  18465  RISE       1
I__596/I                                                 InMux                          0             10196  18465  RISE       1
I__596/O                                                 InMux                        259             10455  18465  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in1    LogicCell40_SEQ_MODE_1000      0             10455  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14825  RISE       4
I__672/I                                                 LocalMux                       0              8849  18984  RISE       1
I__672/O                                                 LocalMux                     330              9179  18984  RISE       1
I__676/I                                                 InMux                          0              9179  18984  RISE       1
I__676/O                                                 InMux                        259              9438  18984  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14818  RISE       5
I__709/I                                                 LocalMux                       0              8849  18591  RISE       1
I__709/O                                                 LocalMux                     330              9179  18591  RISE       1
I__713/I                                                 InMux                          0              9179  18591  RISE       1
I__713/O                                                 InMux                        259              9438  18591  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14930  RISE       5
I__610/I                                                 LocalMux                       0              8849  18465  RISE       1
I__610/O                                                 LocalMux                     330              9179  18465  RISE       1
I__614/I                                                 InMux                          0              9179  18465  RISE       1
I__614/O                                                 InMux                        259              9438  18465  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout
Path End         : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout  LogicCell40_SEQ_MODE_1000    540              8849  15162  RISE       4
I__521/I                                                 LocalMux                       0              8849  18212  RISE       1
I__521/O                                                 LocalMux                     330              9179  18212  RISE       1
I__525/I                                                 InMux                          0              9179  18212  RISE       1
I__525/O                                                 InMux                        259              9438  18212  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849  15169  RISE       3
I__419/I                                                 LocalMux                       0              8849  18086  RISE       1
I__419/O                                                 LocalMux                     330              9179  18086  RISE       1
I__422/I                                                 InMux                          0              9179  18086  RISE       1
I__422/O                                                 InMux                        259              9438  18086  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout
Path End         : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14285  RISE       3
I__429/I                                                 LocalMux                       0              8849  17960  RISE       1
I__429/O                                                 LocalMux                     330              9179  17960  RISE       1
I__432/I                                                 InMux                          0              9179  17960  RISE       1
I__432/O                                                 InMux                        259              9438  17960  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14369  RISE       3
I__439/I                                                 LocalMux                       0              8849  17834  RISE       1
I__439/O                                                 LocalMux                     330              9179  17834  RISE       1
I__442/I                                                 InMux                          0              9179  17834  RISE       1
I__442/O                                                 InMux                        259              9438  17834  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16115  RISE       5
I__266/I                                              LocalMux                       0              8547  16705  RISE       1
I__266/O                                              LocalMux                     330              8877  16705  RISE       1
I__270/I                                              InMux                          0              8877  16705  RISE       1
I__270/O                                              InMux                        259              9137  16705  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8309
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28422

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9438
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849  14236  RISE       5
I__510/I                                                 LocalMux                       0              8849  18339  RISE       1
I__510/O                                                 LocalMux                     330              9179  18339  RISE       1
I__513/I                                                 InMux                          0              9179  18339  RISE       1
I__513/O                                                 InMux                        259              9438  18339  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in1    LogicCell40_SEQ_MODE_1000      0              9438  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27693

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8709
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              8120  16438  RISE       3
I__253/I                                               LocalMux                       0              8120  18984  RISE       1
I__253/O                                               LocalMux                     330              8449  18984  RISE       1
I__256/I                                               InMux                          0              8449  18984  RISE       1
I__256/O                                               InMux                        259              8709  18984  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in1    LogicCell40_SEQ_MODE_1000      0              8709  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27693

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8709
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              8120  16796  RISE       3
I__247/I                                               LocalMux                       0              8120  18591  RISE       1
I__247/O                                               LocalMux                     330              8449  18591  RISE       1
I__250/I                                               InMux                          0              8449  18591  RISE       1
I__250/O                                               InMux                        259              8709  18591  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in1    LogicCell40_SEQ_MODE_1000      0              8709  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27693

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8709
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              8120  16592  RISE       4
I__286/I                                              LocalMux                       0              8120  18465  RISE       1
I__286/O                                              LocalMux                     330              8449  18465  RISE       1
I__290/I                                              InMux                          0              8449  18465  RISE       1
I__290/O                                              InMux                        259              8709  18465  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in1    LogicCell40_SEQ_MODE_1000      0              8709  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        7580
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27693

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8709
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout  LogicCell40_SEQ_MODE_1000    540              8120  16831  RISE       3
I__406/I                                              LocalMux                       0              8120  18339  RISE       1
I__406/O                                              LocalMux                     330              8449  18339  RISE       1
I__409/I                                              InMux                          0              8449  18339  RISE       1
I__409/O                                              InMux                        259              8709  18339  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in1    LogicCell40_SEQ_MODE_1000      0              8709  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16473  RISE       5
I__324/I                                              LocalMux                       0              8547  17588  RISE       1
I__324/O                                              LocalMux                     330              8877  17588  RISE       1
I__328/I                                              InMux                          0              8877  17588  RISE       1
I__328/O                                              InMux                        259              9137  17588  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16186  RISE       6
I__688/I                                              LocalMux                       0              8547  17462  RISE       1
I__688/O                                              LocalMux                     330              8877  17462  RISE       1
I__693/I                                              InMux                          0              8877  17462  RISE       1
I__693/O                                              InMux                        259              9137  17462  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout  LogicCell40_SEQ_MODE_1000    540              8547  17020  RISE       6
I__468/I                                              LocalMux                       0              8547  17336  RISE       1
I__468/O                                              LocalMux                     330              8877  17336  RISE       1
I__473/I                                              InMux                          0              8877  17336  RISE       1
I__473/O                                              InMux                        259              9137  17336  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16712  RISE       6
I__490/I                                              LocalMux                       0              8547  17209  RISE       1
I__490/O                                              LocalMux                     330              8877  17209  RISE       1
I__495/I                                              InMux                          0              8877  17209  RISE       1
I__495/O                                              InMux                        259              9137  17209  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16249  RISE       6
I__274/I                                              LocalMux                       0              8547  17083  RISE       1
I__274/O                                              LocalMux                     330              8877  17083  RISE       1
I__280/I                                              InMux                          0              8877  17083  RISE       1
I__280/O                                              InMux                        259              9137  17083  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16957  RISE       6
I__373/I                                              LocalMux                       0              8547  16957  RISE       1
I__373/O                                              LocalMux                     330              8877  16957  RISE       1
I__379/I                                              InMux                          0              8877  16957  RISE       1
I__379/O                                              InMux                        259              9137  16957  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Setup Constraint : 20513p
Path slack       : 18983p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        8007
- Setup Time                                                      -400
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28120

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                590
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9137
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_1000    540              8547  16705  RISE       6
I__352/I                                              LocalMux                       0              8547  16831  RISE       1
I__352/O                                              LocalMux                     330              8877  16831  RISE       1
I__358/I                                              InMux                          0              8877  16831  RISE       1
I__358/O                                              InMux                        259              9137  16831  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in1    LogicCell40_SEQ_MODE_1000      0              9137  18984  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/sr
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i4_LC_4_20_4/sr
Capture Clock    : FRAME_COUNTER_63__i4_LC_4_20_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i3_LC_4_20_3/sr
Capture Clock    : FRAME_COUNTER_63__i3_LC_4_20_3/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i2_LC_4_20_2/sr
Capture Clock    : FRAME_COUNTER_63__i2_LC_4_20_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i1_LC_4_20_1/sr
Capture Clock    : FRAME_COUNTER_63__i1_LC_4_20_1/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i0_LC_4_20_0/sr
Capture Clock    : FRAME_COUNTER_63__i0_LC_4_20_0/clk
Setup Constraint : 16666666670p
Path slack       : 16666662139p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -203
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670897

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           3787
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8758
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    449              7047  16666662139  RISE       6
I__222/I                              Odrv12                         0              7047  16666662139  RISE       1
I__222/O                              Odrv12                       491              7537  16666662139  RISE       1
I__223/I                              Sp12to4                        0              7537  16666662139  RISE       1
I__223/O                              Sp12to4                      428              7965  16666662139  RISE       1
I__224/I                              LocalMux                       0              7965  16666662139  RISE       1
I__224/O                              LocalMux                     330              8295  16666662139  RISE       1
I__225/I                              SRMux                          0              8295  16666662139  RISE       1
I__225/O                              SRMux                        463              8758  16666662139  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/sr     LogicCell40_SEQ_MODE_1000      0              8758  16666662139  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : PULSE_1HZ_31_LC_5_20_2/in2
Capture Clock    : PULSE_1HZ_31_LC_5_20_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666663767p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -372
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670729

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           1991
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6962
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__213/I                              LocalMux                       0              4971  16666662139  RISE       1
I__213/O                              LocalMux                     330              5300  16666662139  RISE       1
I__215/I                              InMux                          0              5300  16666662139  RISE       1
I__215/O                              InMux                        259              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/in0              LogicCell40_SEQ_MODE_0000      0              5560  16666662139  RISE       1
i605_2_lut_LC_5_20_3/lcout            LogicCell40_SEQ_MODE_0000    449              6009  16666662139  RISE       1
I__207/I                              LocalMux                       0              6009  16666662139  RISE       1
I__207/O                              LocalMux                     330              6338  16666662139  RISE       1
I__208/I                              InMux                          0              6338  16666662139  RISE       1
I__208/O                              InMux                        259              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/in0              LogicCell40_SEQ_MODE_0000      0              6598  16666662139  RISE       1
i625_4_lut_LC_5_20_1/ltout            LogicCell40_SEQ_MODE_0000    365              6962  16666663766  RISE       1
I__221/I                              CascadeMux                     0              6962  16666663766  RISE       1
I__221/O                              CascadeMux                     0              6962  16666663766  RISE       1
PULSE_1HZ_31_LC_5_20_2/in2            LogicCell40_SEQ_MODE_1000      0              6962  16666663766  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__220/I                                   ClkMux                         0              4122  RISE       1
I__220/O                                   ClkMux                       309              4431  RISE       1
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/in3
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666664243p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670827

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           1613
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6584
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              4971  16666662974  RISE       2
I__236/I                                 LocalMux                       0              4971  16666664243  RISE       1
I__236/O                                 LocalMux                     330              5300  16666664243  RISE       1
I__238/I                                 InMux                          0              5300  16666664243  RISE       1
I__238/O                                 InMux                        259              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              5819  16666664243  RISE       2
FRAME_COUNTER_63__i1_LC_4_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              5819  16666664243  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              5945  16666664243  RISE       2
FRAME_COUNTER_63__i2_LC_4_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              5945  16666664243  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              6072  16666664243  RISE       2
FRAME_COUNTER_63__i3_LC_4_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              6072  16666664243  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/carryout  LogicCell40_SEQ_MODE_1000    126              6198  16666664243  RISE       2
FRAME_COUNTER_63__i4_LC_4_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              6198  16666664243  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/carryout  LogicCell40_SEQ_MODE_1000    126              6324  16666664243  RISE       1
I__186/I                                 InMux                          0              6324  16666664243  RISE       1
I__186/O                                 InMux                        259              6584  16666664243  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/in3       LogicCell40_SEQ_MODE_1000      0              6584  16666664243  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i4_LC_4_20_4/in3
Capture Clock    : FRAME_COUNTER_63__i4_LC_4_20_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666664370p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670827

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           1486
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6457
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              4971  16666662974  RISE       2
I__236/I                                 LocalMux                       0              4971  16666664243  RISE       1
I__236/O                                 LocalMux                     330              5300  16666664243  RISE       1
I__238/I                                 InMux                          0              5300  16666664243  RISE       1
I__238/O                                 InMux                        259              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              5819  16666664243  RISE       2
FRAME_COUNTER_63__i1_LC_4_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              5819  16666664243  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              5945  16666664243  RISE       2
FRAME_COUNTER_63__i2_LC_4_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              5945  16666664243  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              6072  16666664243  RISE       2
FRAME_COUNTER_63__i3_LC_4_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              6072  16666664243  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/carryout  LogicCell40_SEQ_MODE_1000    126              6198  16666664243  RISE       2
I__187/I                                 InMux                          0              6198  16666664370  RISE       1
I__187/O                                 InMux                        259              6457  16666664370  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/in3       LogicCell40_SEQ_MODE_1000      0              6457  16666664370  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i3_LC_4_20_3/in3
Capture Clock    : FRAME_COUNTER_63__i3_LC_4_20_3/clk
Setup Constraint : 16666666670p
Path slack       : 16666664496p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670827

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           1360
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6331
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              4971  16666662974  RISE       2
I__236/I                                 LocalMux                       0              4971  16666664243  RISE       1
I__236/O                                 LocalMux                     330              5300  16666664243  RISE       1
I__238/I                                 InMux                          0              5300  16666664243  RISE       1
I__238/O                                 InMux                        259              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              5819  16666664243  RISE       2
FRAME_COUNTER_63__i1_LC_4_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              5819  16666664243  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              5945  16666664243  RISE       2
FRAME_COUNTER_63__i2_LC_4_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              5945  16666664243  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              6072  16666664243  RISE       2
I__188/I                                 InMux                          0              6072  16666664496  RISE       1
I__188/O                                 InMux                        259              6331  16666664496  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/in3       LogicCell40_SEQ_MODE_1000      0              6331  16666664496  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i2_LC_4_20_2/in3
Capture Clock    : FRAME_COUNTER_63__i2_LC_4_20_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666664622p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670827

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           1234
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6205
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              4971  16666662974  RISE       2
I__236/I                                 LocalMux                       0              4971  16666664243  RISE       1
I__236/O                                 LocalMux                     330              5300  16666664243  RISE       1
I__238/I                                 InMux                          0              5300  16666664243  RISE       1
I__238/O                                 InMux                        259              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              5819  16666664243  RISE       2
FRAME_COUNTER_63__i1_LC_4_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              5819  16666664243  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              5945  16666664243  RISE       2
I__189/I                                 InMux                          0              5945  16666664622  RISE       1
I__189/O                                 InMux                        259              6205  16666664622  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/in3       LogicCell40_SEQ_MODE_1000      0              6205  16666664622  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i1_LC_4_20_1/in3
Capture Clock    : FRAME_COUNTER_63__i1_LC_4_20_1/clk
Setup Constraint : 16666666670p
Path slack       : 16666664748p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670827

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           1108
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6079
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              4971  16666662974  RISE       2
I__236/I                                 LocalMux                       0              4971  16666664243  RISE       1
I__236/O                                 LocalMux                     330              5300  16666664243  RISE       1
I__238/I                                 InMux                          0              5300  16666664243  RISE       1
I__238/O                                 InMux                        259              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              5819  16666664243  RISE       2
I__190/I                                 InMux                          0              5819  16666664748  RISE       1
I__190/O                                 InMux                        259              6079  16666664748  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/in3       LogicCell40_SEQ_MODE_1000      0              6079  16666664748  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i5_LC_4_20_5/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/in0
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666665071p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -470
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670631

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i5_LC_4_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662862  RISE       2
I__240/I                              LocalMux                       0              4971  16666665071  RISE       1
I__240/O                              LocalMux                     330              5300  16666665071  RISE       1
I__242/I                              InMux                          0              5300  16666665071  RISE       1
I__242/O                              InMux                        259              5560  16666665071  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/in0    LogicCell40_SEQ_MODE_1000      0              5560  16666665071  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i4_LC_4_20_4/lcout
Path End         : FRAME_COUNTER_63__i4_LC_4_20_4/in1
Capture Clock    : FRAME_COUNTER_63__i4_LC_4_20_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670701

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i4_LC_4_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666663226  RISE       2
I__232/I                              LocalMux                       0              4971  16666664748  RISE       1
I__232/O                              LocalMux                     330              5300  16666664748  RISE       1
I__234/I                              InMux                          0              5300  16666664748  RISE       1
I__234/O                              InMux                        259              5560  16666664748  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/in1    LogicCell40_SEQ_MODE_1000      0              5560  16666665141  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i3_LC_4_20_3/lcout
Path End         : FRAME_COUNTER_63__i3_LC_4_20_3/in1
Capture Clock    : FRAME_COUNTER_63__i3_LC_4_20_3/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670701

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i3_LC_4_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662273  RISE       2
I__210/I                              LocalMux                       0              4971  16666664622  RISE       1
I__210/O                              LocalMux                     330              5300  16666664622  RISE       1
I__212/I                              InMux                          0              5300  16666664622  RISE       1
I__212/O                              InMux                        259              5560  16666664622  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/in1    LogicCell40_SEQ_MODE_1000      0              5560  16666665141  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i2_LC_4_20_2/in1
Capture Clock    : FRAME_COUNTER_63__i2_LC_4_20_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670701

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666663311  RISE       2
I__226/I                              LocalMux                       0              4971  16666664496  RISE       1
I__226/O                              LocalMux                     330              5300  16666664496  RISE       1
I__228/I                              InMux                          0              5300  16666664496  RISE       1
I__228/O                              InMux                        259              5560  16666664496  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/in1    LogicCell40_SEQ_MODE_1000      0              5560  16666665141  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i1_LC_4_20_1/in1
Capture Clock    : FRAME_COUNTER_63__i1_LC_4_20_1/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670701

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662139  RISE       2
I__214/I                              LocalMux                       0              4971  16666664370  RISE       1
I__214/O                              LocalMux                     330              5300  16666664370  RISE       1
I__216/I                              InMux                          0              5300  16666664370  RISE       1
I__216/O                              InMux                        259              5560  16666664370  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/in1    LogicCell40_SEQ_MODE_1000      0              5560  16666665141  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i0_LC_4_20_0/in1
Capture Clock    : FRAME_COUNTER_63__i0_LC_4_20_0/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670701

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666662974  RISE       2
I__236/I                              LocalMux                       0              4971  16666664243  RISE       1
I__236/O                              LocalMux                     330              5300  16666664243  RISE       1
I__238/I                              InMux                          0              5300  16666664243  RISE       1
I__238/O                              InMux                        259              5560  16666664243  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1    LogicCell40_SEQ_MODE_1000      0              5560  16666665141  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PULSE_1HZ_31_LC_5_20_2/lcout
Path End         : PULSE_1HZ_31_LC_5_20_2/in3
Capture Clock    : PULSE_1HZ_31_LC_5_20_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4431
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666670827

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5560
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__220/I                                   ClkMux                         0              4122  RISE       1
I__220/O                                   ClkMux                       309              4431  RISE       1
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PULSE_1HZ_31_LC_5_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971  16666665267  RISE       2
I__454/I                      LocalMux                       0              4971  16666665267  RISE       1
I__454/O                      LocalMux                     330              5300  16666665267  RISE       1
I__456/I                      InMux                          0              5300  16666665267  RISE       1
I__456/O                      InMux                        259              5560  16666665267  RISE       1
PULSE_1HZ_31_LC_5_20_2/in3    LogicCell40_SEQ_MODE_1000      0              5560  16666665267  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__220/I                                   ClkMux                         0              4122  RISE       1
I__220/O                                   ClkMux                       309              4431  RISE       1
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DEBUG[7]:in
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10633
---------------------------------------   ----- 
End-of-path arrival time (ps)             10633
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DEBUG[7]:in                             main                           0                 0   +INF  RISE       1
DEBUG_pad_7_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
DEBUG_pad_7_iopad/DOUT                  IO_PAD                       760               760   +INF  RISE       1
DEBUG_pad_7_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
DEBUG_pad_7_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__458/I                                Odrv12                         0              1223   +INF  FALL       1
I__458/O                                Odrv12                       540              1763   +INF  FALL       1
I__459/I                                LocalMux                       0              1763   +INF  FALL       1
I__459/O                                LocalMux                     309              2072   +INF  FALL       1
I__460/I                                InMux                          0              2072   +INF  FALL       1
I__460/O                                InMux                        217              2289   +INF  FALL       1
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/in0    LogicCell40_SEQ_MODE_0000      0              2289   +INF  FALL       1
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_0000    386              2675   +INF  FALL       1
I__446/I                                Odrv12                         0              2675   +INF  FALL       1
I__446/O                                Odrv12                       540              3215   +INF  FALL       1
I__447/I                                Span12Mux_v                    0              3215   +INF  FALL       1
I__447/O                                Span12Mux_v                  540              3755   +INF  FALL       1
I__448/I                                Span12Mux_h                    0              3755   +INF  FALL       1
I__448/O                                Span12Mux_h                  540              4295   +INF  FALL       1
I__449/I                                Span12Mux_s7_v                 0              4295   +INF  FALL       1
I__449/O                                Span12Mux_s7_v               316              4610   +INF  FALL       1
I__450/I                                Sp12to4                        0              4610   +INF  FALL       1
I__450/O                                Sp12to4                      449              5059   +INF  FALL       1
I__451/I                                IoSpan4Mux                     0              5059   +INF  FALL       1
I__451/O                                IoSpan4Mux                   323              5382   +INF  FALL       1
I__452/I                                LocalMux                       0              5382   +INF  FALL       1
I__452/O                                LocalMux                     309              5690   +INF  FALL       1
I__453/I                                IoInMux                        0              5690   +INF  FALL       1
I__453/O                                IoInMux                      217              5908   +INF  FALL       1
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5908   +INF  FALL       1
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8145   +INF  FALL       1
LED_pad_iopad/DIN                       IO_PAD                         0              8145   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                      2488             10633   +INF  FALL       1
LED                                     main                           0             10633   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout
Path End         : ADV_B[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                9407
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19273
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  RISE       4
I__575/I                                                       LocalMux                       0              9866   +INF  RISE       1
I__575/O                                                       LocalMux                     330             10196   +INF  RISE       1
I__578/I                                                       InMux                          0             10196   +INF  RISE       1
I__578/O                                                       InMux                        259             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in3         LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    288             10743   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10743   +INF  FALL       1
I__307/O                                                       LocalMux                     309             11051   +INF  FALL       1
I__308/I                                                       InMux                          0             11051   +INF  FALL       1
I__308/O                                                       InMux                        217             11269   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11269   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11647   +INF  FALL      24
I__620/I                                                       LocalMux                       0             11647   +INF  FALL       1
I__620/O                                                       LocalMux                     309             11956   +INF  FALL       1
I__625/I                                                       InMux                          0             11956   +INF  FALL       1
I__625/O                                                       InMux                        217             12173   +INF  FALL       1
video_signal_controller.i328_2_lut_LC_5_27_4/in0               LogicCell40_SEQ_MODE_0000      0             12173   +INF  FALL       1
video_signal_controller.i328_2_lut_LC_5_27_4/lcout             LogicCell40_SEQ_MODE_0000    386             12559   +INF  FALL       1
I__259/I                                                       Odrv4                          0             12559   +INF  FALL       1
I__259/O                                                       Odrv4                        372             12931   +INF  FALL       1
I__260/I                                                       Span4Mux_v                     0             12931   +INF  FALL       1
I__260/O                                                       Span4Mux_v                   372             13303   +INF  FALL       1
I__261/I                                                       Span4Mux_s1_v                  0             13303   +INF  FALL       1
I__261/O                                                       Span4Mux_s1_v                196             13499   +INF  FALL       1
I__262/I                                                       IoSpan4Mux                     0             13499   +INF  FALL       1
I__262/O                                                       IoSpan4Mux                   323             13822   +INF  FALL       1
I__263/I                                                       LocalMux                       0             13822   +INF  FALL       1
I__263/O                                                       LocalMux                     309             14130   +INF  FALL       1
I__264/I                                                       IoInMux                        0             14130   +INF  FALL       1
I__264/O                                                       IoInMux                      217             14348   +INF  FALL       1
ADV_B_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14348   +INF  FALL       1
ADV_B_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16585   +INF  FALL       1
ADV_B_pad_0_iopad/DIN                                          IO_PAD                         0             16585   +INF  FALL       1
ADV_B_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19273   +INF  FALL       1
ADV_B[0]                                                       main                           0             19273   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout
Path End         : ADV_B[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                               10501
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   20367
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  FALL       4
I__575/I                                                       LocalMux                       0              9866   +INF  FALL       1
I__575/O                                                       LocalMux                     309             10175   +INF  FALL       1
I__578/I                                                       InMux                          0             10175   +INF  FALL       1
I__578/O                                                       InMux                        217             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in3         LogicCell40_SEQ_MODE_0000      0             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    288             10680   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10680   +INF  FALL       1
I__307/O                                                       LocalMux                     309             10988   +INF  FALL       1
I__308/I                                                       InMux                          0             10988   +INF  FALL       1
I__308/O                                                       InMux                        217             11206   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11206   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11584   +INF  FALL      24
I__620/I                                                       LocalMux                       0             11584   +INF  FALL       1
I__620/O                                                       LocalMux                     309             11893   +INF  FALL       1
I__626/I                                                       InMux                          0             11893   +INF  FALL       1
I__626/O                                                       InMux                        217             12110   +INF  FALL       1
video_signal_controller.i383_2_lut_LC_5_27_2/in0               LogicCell40_SEQ_MODE_0000      0             12110   +INF  FALL       1
video_signal_controller.i383_2_lut_LC_5_27_2/lcout             LogicCell40_SEQ_MODE_0000    386             12496   +INF  FALL       1
I__293/I                                                       Odrv12                         0             12496   +INF  FALL       1
I__293/O                                                       Odrv12                       540             13036   +INF  FALL       1
I__294/I                                                       Span12Mux_h                    0             13036   +INF  FALL       1
I__294/O                                                       Span12Mux_h                  540             13576   +INF  FALL       1
I__295/I                                                       Sp12to4                        0             13576   +INF  FALL       1
I__295/O                                                       Sp12to4                      449             14025   +INF  FALL       1
I__296/I                                                       Span4Mux_v                     0             14025   +INF  FALL       1
I__296/O                                                       Span4Mux_v                   372             14397   +INF  FALL       1
I__297/I                                                       Span4Mux_s1_v                  0             14397   +INF  FALL       1
I__297/O                                                       Span4Mux_s1_v                196             14593   +INF  FALL       1
I__298/I                                                       IoSpan4Mux                     0             14593   +INF  FALL       1
I__298/O                                                       IoSpan4Mux                   323             14916   +INF  FALL       1
I__299/I                                                       LocalMux                       0             14916   +INF  FALL       1
I__299/O                                                       LocalMux                     309             15224   +INF  FALL       1
I__300/I                                                       IoInMux                        0             15224   +INF  FALL       1
I__300/O                                                       IoInMux                      217             15442   +INF  FALL       1
ADV_B_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15442   +INF  FALL       1
ADV_B_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17679   +INF  FALL       1
ADV_B_pad_3_iopad/DIN                                          IO_PAD                         0             17679   +INF  FALL       1
ADV_B_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                      2688             20367   +INF  FALL       1
ADV_B[3]                                                       main                           0             20367   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout
Path End         : ADV_G[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                9400
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19266
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  RISE       4
I__583/I                                                       LocalMux                       0              9866   +INF  RISE       1
I__583/O                                                       LocalMux                     330             10196   +INF  RISE       1
I__586/I                                                       InMux                          0             10196   +INF  RISE       1
I__586/O                                                       InMux                        259             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    379             10834   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10834   +INF  FALL       1
I__307/O                                                       LocalMux                     309             11142   +INF  FALL       1
I__308/I                                                       InMux                          0             11142   +INF  FALL       1
I__308/O                                                       InMux                        217             11360   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11360   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11739   +INF  FALL      24
I__621/I                                                       Odrv4                          0             11739   +INF  FALL       1
I__621/O                                                       Odrv4                        372             12110   +INF  FALL       1
I__627/I                                                       LocalMux                       0             12110   +INF  FALL       1
I__627/O                                                       LocalMux                     309             12419   +INF  FALL       1
I__635/I                                                       InMux                          0             12419   +INF  FALL       1
I__635/O                                                       InMux                        217             12636   +INF  FALL       1
video_signal_controller.i390_2_lut_LC_5_28_2/in3               LogicCell40_SEQ_MODE_0000      0             12636   +INF  FALL       1
video_signal_controller.i390_2_lut_LC_5_28_2/lcout             LogicCell40_SEQ_MODE_0000    288             12924   +INF  FALL       1
I__387/I                                                       Odrv4                          0             12924   +INF  FALL       1
I__387/O                                                       Odrv4                        372             13296   +INF  FALL       1
I__388/I                                                       Span4Mux_s1_v                  0             13296   +INF  FALL       1
I__388/O                                                       Span4Mux_s1_v                196             13492   +INF  FALL       1
I__389/I                                                       IoSpan4Mux                     0             13492   +INF  FALL       1
I__389/O                                                       IoSpan4Mux                   323             13815   +INF  FALL       1
I__390/I                                                       LocalMux                       0             13815   +INF  FALL       1
I__390/O                                                       LocalMux                     309             14123   +INF  FALL       1
I__391/I                                                       IoInMux                        0             14123   +INF  FALL       1
I__391/O                                                       IoInMux                      217             14341   +INF  FALL       1
ADV_G_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14341   +INF  FALL       1
ADV_G_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16578   +INF  FALL       1
ADV_G_pad_3_iopad/DIN                                          IO_PAD                         0             16578   +INF  FALL       1
ADV_G_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19266   +INF  FALL       1
ADV_G[3]                                                       main                           0             19266   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout
Path End         : ADV_G[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                9456
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19322
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  FALL       4
I__583/I                                                       LocalMux                       0              9866   +INF  FALL       1
I__583/O                                                       LocalMux                     309             10175   +INF  FALL       1
I__586/I                                                       InMux                          0             10175   +INF  FALL       1
I__586/O                                                       InMux                        217             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000      0             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    379             10771   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10771   +INF  FALL       1
I__307/O                                                       LocalMux                     309             11079   +INF  FALL       1
I__308/I                                                       InMux                          0             11079   +INF  FALL       1
I__308/O                                                       InMux                        217             11297   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11297   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11675   +INF  FALL      24
I__621/I                                                       Odrv4                          0             11675   +INF  FALL       1
I__621/O                                                       Odrv4                        372             12047   +INF  FALL       1
I__628/I                                                       Span4Mux_v                     0             12047   +INF  FALL       1
I__628/O                                                       Span4Mux_v                   372             12419   +INF  FALL       1
I__636/I                                                       LocalMux                       0             12419   +INF  FALL       1
I__636/O                                                       LocalMux                     309             12727   +INF  FALL       1
I__654/I                                                       InMux                          0             12727   +INF  FALL       1
I__654/O                                                       InMux                        217             12945   +INF  FALL       1
video_signal_controller.i391_2_lut_LC_4_30_0/in0               LogicCell40_SEQ_MODE_0000      0             12945   +INF  FALL       1
video_signal_controller.i391_2_lut_LC_4_30_0/lcout             LogicCell40_SEQ_MODE_0000    386             13331   +INF  FALL       1
I__243/I                                                       Odrv12                         0             13331   +INF  FALL       1
I__243/O                                                       Odrv12                       540             13871   +INF  FALL       1
I__244/I                                                       LocalMux                       0             13871   +INF  FALL       1
I__244/O                                                       LocalMux                     309             14179   +INF  FALL       1
I__245/I                                                       IoInMux                        0             14179   +INF  FALL       1
I__245/O                                                       IoInMux                      217             14397   +INF  FALL       1
ADV_G_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14397   +INF  FALL       1
ADV_G_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16634   +INF  FALL       1
ADV_G_pad_2_iopad/DIN                                          IO_PAD                         0             16634   +INF  FALL       1
ADV_G_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19322   +INF  FALL       1
ADV_G[2]                                                       main                           0             19322   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout
Path End         : ADV_R[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                8558
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18424
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout        LogicCell40_SEQ_MODE_1000    540              9866   +INF  RISE       4
I__591/I                                                       LocalMux                       0              9866   +INF  RISE       1
I__591/O                                                       LocalMux                     330             10196   +INF  RISE       1
I__594/I                                                       InMux                          0             10196   +INF  RISE       1
I__594/O                                                       InMux                        259             10455   +INF  RISE       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in3    LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    288             10743   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10743   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11114   +INF  FALL       1
I__629/I                                                       LocalMux                       0             11114   +INF  FALL       1
I__629/O                                                       LocalMux                     309             11423   +INF  FALL       1
I__637/I                                                       InMux                          0             11423   +INF  FALL       1
I__637/O                                                       InMux                        217             11640   +INF  FALL       1
video_signal_controller.i398_2_lut_LC_3_26_5/in0               LogicCell40_SEQ_MODE_0000      0             11640   +INF  FALL       1
video_signal_controller.i398_2_lut_LC_3_26_5/lcout             LogicCell40_SEQ_MODE_0000    386             12026   +INF  FALL       1
I__178/I                                                       Odrv4                          0             12026   +INF  FALL       1
I__178/O                                                       Odrv4                        372             12398   +INF  FALL       1
I__179/I                                                       Span4Mux_v                     0             12398   +INF  FALL       1
I__179/O                                                       Span4Mux_v                   372             12770   +INF  FALL       1
I__180/I                                                       Span4Mux_s2_h                  0             12770   +INF  FALL       1
I__180/O                                                       Span4Mux_s2_h                203             12973   +INF  FALL       1
I__181/I                                                       LocalMux                       0             12973   +INF  FALL       1
I__181/O                                                       LocalMux                     309             13282   +INF  FALL       1
I__182/I                                                       IoInMux                        0             13282   +INF  FALL       1
I__182/O                                                       IoInMux                      217             13499   +INF  FALL       1
ADV_R_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13499   +INF  FALL       1
ADV_R_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15736   +INF  FALL       1
ADV_R_pad_3_iopad/DIN                                          IO_PAD                         0             15736   +INF  FALL       1
ADV_R_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18424   +INF  FALL       1
ADV_R[3]                                                       main                           0             18424   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout
Path End         : ADV_B[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                               10227
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   20093
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout        LogicCell40_SEQ_MODE_1000    540              9866   +INF  FALL       4
I__591/I                                                       LocalMux                       0              9866   +INF  FALL       1
I__591/O                                                       LocalMux                     309             10175   +INF  FALL       1
I__594/I                                                       InMux                          0             10175   +INF  FALL       1
I__594/O                                                       InMux                        217             10392   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in3    LogicCell40_SEQ_MODE_0000      0             10392   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    288             10680   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10680   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11051   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11051   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11423   +INF  FALL       1
I__638/I                                                       LocalMux                       0             11423   +INF  FALL       1
I__638/O                                                       LocalMux                     309             11732   +INF  FALL       1
I__655/I                                                       InMux                          0             11732   +INF  FALL       1
I__655/O                                                       InMux                        217             11949   +INF  FALL       1
video_signal_controller.i380_2_lut_LC_6_28_1/in3               LogicCell40_SEQ_MODE_0000      0             11949   +INF  FALL       1
video_signal_controller.i380_2_lut_LC_6_28_1/lcout             LogicCell40_SEQ_MODE_0000    288             12237   +INF  FALL       1
I__482/I                                                       Odrv12                         0             12237   +INF  FALL       1
I__482/O                                                       Odrv12                       540             12777   +INF  FALL       1
I__483/I                                                       Span12Mux_h                    0             12777   +INF  FALL       1
I__483/O                                                       Span12Mux_h                  540             13317   +INF  FALL       1
I__484/I                                                       Span12Mux_h                    0             13317   +INF  FALL       1
I__484/O                                                       Span12Mux_h                  540             13857   +INF  FALL       1
I__485/I                                                       Sp12to4                        0             13857   +INF  FALL       1
I__485/O                                                       Sp12to4                      449             14305   +INF  FALL       1
I__486/I                                                       Span4Mux_s3_v                  0             14305   +INF  FALL       1
I__486/O                                                       Span4Mux_s3_v                337             14642   +INF  FALL       1
I__487/I                                                       LocalMux                       0             14642   +INF  FALL       1
I__487/O                                                       LocalMux                     309             14951   +INF  FALL       1
I__488/I                                                       IoInMux                        0             14951   +INF  FALL       1
I__488/O                                                       IoInMux                      217             15168   +INF  FALL       1
ADV_B_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15168   +INF  FALL       1
ADV_B_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17405   +INF  FALL       1
ADV_B_pad_4_iopad/DIN                                          IO_PAD                         0             17405   +INF  FALL       1
ADV_B_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                      2688             20093   +INF  FALL       1
ADV_B[4]                                                       main                           0             20093   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : ADV_B[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                               11132
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19981
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       4
I__671/I                                                       LocalMux                       0              8849   +INF  RISE       1
I__671/O                                                       LocalMux                     330              9179   +INF  RISE       1
I__675/I                                                       InMux                          0              9179   +INF  RISE       1
I__675/O                                                       InMux                        259              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in1           LogicCell40_SEQ_MODE_0000      0              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    379              9817   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9817   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10125   +INF  FALL       1
I__205/I                                                       InMux                          0             10125   +INF  FALL       1
I__205/O                                                       InMux                        217             10343   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10343   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10343   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10343   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10694   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10694   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11065   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11065   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11437   +INF  FALL       1
I__639/I                                                       LocalMux                       0             11437   +INF  FALL       1
I__639/O                                                       LocalMux                     309             11746   +INF  FALL       1
I__656/I                                                       InMux                          0             11746   +INF  FALL       1
I__656/O                                                       InMux                        217             11963   +INF  FALL       1
video_signal_controller.i379_2_lut_LC_6_29_1/in1               LogicCell40_SEQ_MODE_0000      0             11963   +INF  FALL       1
video_signal_controller.i379_2_lut_LC_6_29_1/lcout             LogicCell40_SEQ_MODE_0000    379             12342   +INF  FALL       1
I__461/I                                                       Odrv12                         0             12342   +INF  FALL       1
I__461/O                                                       Odrv12                       540             12882   +INF  FALL       1
I__462/I                                                       Span12Mux_h                    0             12882   +INF  FALL       1
I__462/O                                                       Span12Mux_h                  540             13422   +INF  FALL       1
I__463/I                                                       Sp12to4                        0             13422   +INF  FALL       1
I__463/O                                                       Sp12to4                      449             13871   +INF  FALL       1
I__464/I                                                       Span4Mux_s3_v                  0             13871   +INF  FALL       1
I__464/O                                                       Span4Mux_s3_v                337             14207   +INF  FALL       1
I__465/I                                                       IoSpan4Mux                     0             14207   +INF  FALL       1
I__465/O                                                       IoSpan4Mux                   323             14530   +INF  FALL       1
I__466/I                                                       LocalMux                       0             14530   +INF  FALL       1
I__466/O                                                       LocalMux                     309             14838   +INF  FALL       1
I__467/I                                                       IoInMux                        0             14838   +INF  FALL       1
I__467/O                                                       IoInMux                      217             15056   +INF  FALL       1
ADV_B_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15056   +INF  FALL       1
ADV_B_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17293   +INF  FALL       1
ADV_B_pad_5_iopad/DIN                                          IO_PAD                         0             17293   +INF  FALL       1
ADV_B_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19981   +INF  FALL       1
ADV_B[5]                                                       main                           0             19981   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : ADV_G[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9765
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18614
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       4
I__671/I                                                       LocalMux                       0              8849   +INF  FALL       1
I__671/O                                                       LocalMux                     309              9158   +INF  FALL       1
I__675/I                                                       InMux                          0              9158   +INF  FALL       1
I__675/O                                                       InMux                        217              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in1           LogicCell40_SEQ_MODE_0000      0              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    379              9754   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9754   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10062   +INF  FALL       1
I__205/I                                                       InMux                          0             10062   +INF  FALL       1
I__205/O                                                       InMux                        217             10280   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10280   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10280   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10280   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10630   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10630   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11002   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11002   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11374   +INF  FALL       1
I__639/I                                                       LocalMux                       0             11374   +INF  FALL       1
I__639/O                                                       LocalMux                     309             11682   +INF  FALL       1
I__657/I                                                       InMux                          0             11682   +INF  FALL       1
I__657/O                                                       InMux                        217             11900   +INF  FALL       1
video_signal_controller.i387_2_lut_LC_6_29_6/in0               LogicCell40_SEQ_MODE_0000      0             11900   +INF  FALL       1
video_signal_controller.i387_2_lut_LC_6_29_6/lcout             LogicCell40_SEQ_MODE_0000    386             12286   +INF  FALL       1
I__703/I                                                       Odrv4                          0             12286   +INF  FALL       1
I__703/O                                                       Odrv4                        372             12657   +INF  FALL       1
I__704/I                                                       Span4Mux_h                     0             12657   +INF  FALL       1
I__704/O                                                       Span4Mux_h                   316             12973   +INF  FALL       1
I__705/I                                                       Span4Mux_s0_v                  0             12973   +INF  FALL       1
I__705/O                                                       Span4Mux_s0_v                189             13162   +INF  FALL       1
I__706/I                                                       LocalMux                       0             13162   +INF  FALL       1
I__706/O                                                       LocalMux                     309             13471   +INF  FALL       1
I__707/I                                                       IoInMux                        0             13471   +INF  FALL       1
I__707/O                                                       IoInMux                      217             13688   +INF  FALL       1
ADV_G_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13688   +INF  FALL       1
ADV_G_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15926   +INF  FALL       1
ADV_G_pad_6_iopad/DIN                                          IO_PAD                         0             15926   +INF  FALL       1
ADV_G_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18614   +INF  FALL       1
ADV_G[6]                                                       main                           0             18614   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : ADV_B[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                               11027
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19876
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       5
I__708/I                                                       LocalMux                       0              8849   +INF  RISE       1
I__708/O                                                       LocalMux                     330              9179   +INF  RISE       1
I__712/I                                                       InMux                          0              9179   +INF  RISE       1
I__712/O                                                       InMux                        259              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in0           LogicCell40_SEQ_MODE_0000      0              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    386              9824   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9824   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10132   +INF  FALL       1
I__205/I                                                       InMux                          0             10132   +INF  FALL       1
I__205/O                                                       InMux                        217             10350   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10350   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10350   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10350   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10701   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10701   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11072   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11072   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11444   +INF  FALL       1
I__640/I                                                       LocalMux                       0             11444   +INF  FALL       1
I__640/O                                                       LocalMux                     309             11753   +INF  FALL       1
I__658/I                                                       InMux                          0             11753   +INF  FALL       1
I__658/O                                                       InMux                        217             11970   +INF  FALL       1
video_signal_controller.i378_2_lut_LC_6_30_3/in1               LogicCell40_SEQ_MODE_0000      0             11970   +INF  FALL       1
video_signal_controller.i378_2_lut_LC_6_30_3/lcout             LogicCell40_SEQ_MODE_0000    379             12349   +INF  FALL       1
I__681/I                                                       Odrv12                         0             12349   +INF  FALL       1
I__681/O                                                       Odrv12                       540             12889   +INF  FALL       1
I__682/I                                                       Span12Mux_h                    0             12889   +INF  FALL       1
I__682/O                                                       Span12Mux_h                  540             13429   +INF  FALL       1
I__683/I                                                       Span12Mux_h                    0             13429   +INF  FALL       1
I__683/O                                                       Span12Mux_h                  540             13969   +INF  FALL       1
I__684/I                                                       Span12Mux_s11_v                0             13969   +INF  FALL       1
I__684/O                                                       Span12Mux_s11_v              456             14425   +INF  FALL       1
I__685/I                                                       LocalMux                       0             14425   +INF  FALL       1
I__685/O                                                       LocalMux                     309             14733   +INF  FALL       1
I__686/I                                                       IoInMux                        0             14733   +INF  FALL       1
I__686/O                                                       IoInMux                      217             14951   +INF  FALL       1
ADV_B_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14951   +INF  FALL       1
ADV_B_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17188   +INF  FALL       1
ADV_B_pad_6_iopad/DIN                                          IO_PAD                         0             17188   +INF  FALL       1
ADV_B_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19876   +INF  FALL       1
ADV_B[6]                                                       main                           0             19876   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : ADV_G[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                               10136
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18985
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       5
I__708/I                                                       LocalMux                       0              8849   +INF  FALL       1
I__708/O                                                       LocalMux                     309              9158   +INF  FALL       1
I__712/I                                                       InMux                          0              9158   +INF  FALL       1
I__712/O                                                       InMux                        217              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in0           LogicCell40_SEQ_MODE_0000      0              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    386              9761   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9761   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10069   +INF  FALL       1
I__205/I                                                       InMux                          0             10069   +INF  FALL       1
I__205/O                                                       InMux                        217             10287   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10287   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10287   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10287   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10637   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10637   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11009   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11009   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11381   +INF  FALL       1
I__640/I                                                       LocalMux                       0             11381   +INF  FALL       1
I__640/O                                                       LocalMux                     309             11689   +INF  FALL       1
I__659/I                                                       InMux                          0             11689   +INF  FALL       1
I__659/O                                                       InMux                        217             11907   +INF  FALL       1
video_signal_controller.i386_2_lut_LC_6_30_4/in0               LogicCell40_SEQ_MODE_0000      0             11907   +INF  FALL       1
video_signal_controller.i386_2_lut_LC_6_30_4/lcout             LogicCell40_SEQ_MODE_0000    386             12293   +INF  FALL       1
I__666/I                                                       Odrv12                         0             12293   +INF  FALL       1
I__666/O                                                       Odrv12                       540             12833   +INF  FALL       1
I__667/I                                                       Sp12to4                        0             12833   +INF  FALL       1
I__667/O                                                       Sp12to4                      449             13282   +INF  FALL       1
I__668/I                                                       Span4Mux_s2_v                  0             13282   +INF  FALL       1
I__668/O                                                       Span4Mux_s2_v                252             13534   +INF  FALL       1
I__669/I                                                       LocalMux                       0             13534   +INF  FALL       1
I__669/O                                                       LocalMux                     309             13843   +INF  FALL       1
I__670/I                                                       IoInMux                        0             13843   +INF  FALL       1
I__670/O                                                       IoInMux                      217             14060   +INF  FALL       1
ADV_G_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14060   +INF  FALL       1
ADV_G_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16297   +INF  FALL       1
ADV_G_pad_7_iopad/DIN                                          IO_PAD                         0             16297   +INF  FALL       1
ADV_G_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18985   +INF  FALL       1
ADV_G[7]                                                       main                           0             18985   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : ADV_G[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9484
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18333
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       5
I__609/I                                                       LocalMux                       0              8849   +INF  RISE       1
I__609/O                                                       LocalMux                     330              9179   +INF  RISE       1
I__613/I                                                       InMux                          0              9179   +INF  RISE       1
I__613/O                                                       InMux                        259              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in3           LogicCell40_SEQ_MODE_0000      0              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    288              9726   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9726   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10034   +INF  FALL       1
I__205/I                                                       InMux                          0             10034   +INF  FALL       1
I__205/O                                                       InMux                        217             10252   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10252   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10252   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10252   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10602   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10602   +INF  FALL       1
I__622/O                                                       Odrv4                        372             10974   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             10974   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11346   +INF  FALL       1
I__640/I                                                       LocalMux                       0             11346   +INF  FALL       1
I__640/O                                                       LocalMux                     309             11654   +INF  FALL       1
I__660/I                                                       InMux                          0             11654   +INF  FALL       1
I__660/O                                                       InMux                        217             11872   +INF  FALL       1
video_signal_controller.i388_2_lut_LC_6_30_6/in0               LogicCell40_SEQ_MODE_0000      0             11872   +INF  FALL       1
video_signal_controller.i388_2_lut_LC_6_30_6/lcout             LogicCell40_SEQ_MODE_0000    386             12258   +INF  FALL       1
I__605/I                                                       Odrv4                          0             12258   +INF  FALL       1
I__605/O                                                       Odrv4                        372             12629   +INF  FALL       1
I__606/I                                                       Span4Mux_s2_v                  0             12629   +INF  FALL       1
I__606/O                                                       Span4Mux_s2_v                252             12882   +INF  FALL       1
I__607/I                                                       LocalMux                       0             12882   +INF  FALL       1
I__607/O                                                       LocalMux                     309             13190   +INF  FALL       1
I__608/I                                                       IoInMux                        0             13190   +INF  FALL       1
I__608/O                                                       IoInMux                      217             13408   +INF  FALL       1
ADV_G_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13408   +INF  FALL       1
ADV_G_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15645   +INF  FALL       1
ADV_G_pad_5_iopad/DIN                                          IO_PAD                         0             15645   +INF  FALL       1
ADV_G_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18333   +INF  FALL       1
ADV_G[5]                                                       main                           0             18333   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : ADV_R[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9239
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18088
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       5
I__609/I                                                       LocalMux                       0              8849   +INF  FALL       1
I__609/O                                                       LocalMux                     309              9158   +INF  FALL       1
I__613/I                                                       InMux                          0              9158   +INF  FALL       1
I__613/O                                                       InMux                        217              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in3           LogicCell40_SEQ_MODE_0000      0              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    288              9663   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9663   +INF  FALL       1
I__204/O                                                       LocalMux                     309              9971   +INF  FALL       1
I__205/I                                                       InMux                          0              9971   +INF  FALL       1
I__205/O                                                       InMux                        217             10189   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10189   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10189   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10189   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10539   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10539   +INF  FALL       1
I__622/O                                                       Odrv4                        372             10911   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             10911   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             11283   +INF  FALL       1
I__641/I                                                       LocalMux                       0             11283   +INF  FALL       1
I__641/O                                                       LocalMux                     309             11591   +INF  FALL       1
I__661/I                                                       InMux                          0             11591   +INF  FALL       1
I__661/O                                                       InMux                        217             11809   +INF  FALL       1
video_signal_controller.i392_2_lut_LC_3_27_1/in3               LogicCell40_SEQ_MODE_0000      0             11809   +INF  FALL       1
video_signal_controller.i392_2_lut_LC_3_27_1/lcout             LogicCell40_SEQ_MODE_0000    288             12096   +INF  FALL       1
I__175/I                                                       Odrv12                         0             12096   +INF  FALL       1
I__175/O                                                       Odrv12                       540             12636   +INF  FALL       1
I__176/I                                                       LocalMux                       0             12636   +INF  FALL       1
I__176/O                                                       LocalMux                     309             12945   +INF  FALL       1
I__177/I                                                       IoInMux                        0             12945   +INF  FALL       1
I__177/O                                                       IoInMux                      217             13162   +INF  FALL       1
ADV_R_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13162   +INF  FALL       1
ADV_R_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15400   +INF  FALL       1
ADV_R_pad_0_iopad/DIN                                          IO_PAD                         0             15400   +INF  FALL       1
ADV_R_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18088   +INF  FALL       1
ADV_R[0]                                                       main                           0             18088   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : ADV_HSYNC
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9708
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18557
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout   LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       5
I__511/I                                                  Odrv4                          0              8849   +INF  RISE       1
I__511/O                                                  Odrv4                        351              9200   +INF  RISE       1
I__514/I                                                  LocalMux                       0              9200   +INF  RISE       1
I__514/O                                                  LocalMux                     330              9529   +INF  RISE       1
I__516/I                                                  InMux                          0              9529   +INF  RISE       1
I__516/O                                                  InMux                        259              9789   +INF  RISE       1
video_signal_controller.i1_3_lut_LC_6_27_2/in3            LogicCell40_SEQ_MODE_0000      0              9789   +INF  RISE       1
video_signal_controller.i1_3_lut_LC_6_27_2/lcout          LogicCell40_SEQ_MODE_0000    288             10076   +INF  FALL       1
I__507/I                                                  LocalMux                       0             10076   +INF  FALL       1
I__507/O                                                  LocalMux                     309             10385   +INF  FALL       1
I__508/I                                                  InMux                          0             10385   +INF  FALL       1
I__508/O                                                  InMux                        217             10602   +INF  FALL       1
video_signal_controller.i33_4_lut_LC_6_27_7/in1           LogicCell40_SEQ_MODE_0000      0             10602   +INF  FALL       1
video_signal_controller.i33_4_lut_LC_6_27_7/lcout         LogicCell40_SEQ_MODE_0000    379             10981   +INF  FALL       1
I__504/I                                                  LocalMux                       0             10981   +INF  FALL       1
I__504/O                                                  LocalMux                     309             11290   +INF  FALL       1
I__505/I                                                  InMux                          0             11290   +INF  FALL       1
I__505/O                                                  InMux                        217             11507   +INF  FALL       1
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/in1    LogicCell40_SEQ_MODE_0000      0             11507   +INF  FALL       1
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000    379             11886   +INF  FALL       1
I__309/I                                                  Odrv4                          0             11886   +INF  FALL       1
I__309/O                                                  Odrv4                        372             12258   +INF  FALL       1
I__310/I                                                  Span4Mux_s2_h                  0             12258   +INF  FALL       1
I__310/O                                                  Span4Mux_s2_h                203             12461   +INF  FALL       1
I__311/I                                                  IoSpan4Mux                     0             12461   +INF  FALL       1
I__311/O                                                  IoSpan4Mux                   323             12784   +INF  FALL       1
I__312/I                                                  IoSpan4Mux                     0             12784   +INF  FALL       1
I__312/O                                                  IoSpan4Mux                   323             13106   +INF  FALL       1
I__313/I                                                  LocalMux                       0             13106   +INF  FALL       1
I__313/O                                                  LocalMux                     309             13415   +INF  FALL       1
I__314/I                                                  IoInMux                        0             13415   +INF  FALL       1
I__314/O                                                  IoInMux                      217             13632   +INF  FALL       1
ADV_HSYNC_pad_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001         0             13632   +INF  FALL       1
ADV_HSYNC_pad_preio/PADOUT                                PRE_IO_PIN_TYPE_011001      2237             15869   +INF  FALL       1
ADV_HSYNC_pad_iopad/DIN                                   IO_PAD                         0             15869   +INF  FALL       1
ADV_HSYNC_pad_iopad/PACKAGEPIN:out                        IO_PAD                      2688             18557   +INF  FALL       1
ADV_HSYNC                                                 main                           0             18557   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : ADV_G[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                7471
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16320
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       5
I__511/I                                                 Odrv4                          0              8849   +INF  FALL       1
I__511/O                                                 Odrv4                        372              9221   +INF  FALL       1
I__515/I                                                 Span4Mux_v                     0              9221   +INF  FALL       1
I__515/O                                                 Span4Mux_v                   372              9592   +INF  FALL       1
I__518/I                                                 LocalMux                       0              9592   +INF  FALL       1
I__518/O                                                 LocalMux                     309              9901   +INF  FALL       1
I__519/I                                                 InMux                          0              9901   +INF  FALL       1
I__519/O                                                 InMux                        217             10118   +INF  FALL       1
video_signal_controller.i389_2_lut_LC_5_30_2/in1         LogicCell40_SEQ_MODE_0000      0             10118   +INF  FALL       1
video_signal_controller.i389_2_lut_LC_5_30_2/lcout       LogicCell40_SEQ_MODE_0000    379             10497   +INF  FALL       1
I__337/I                                                 Odrv4                          0             10497   +INF  FALL       1
I__337/O                                                 Odrv4                        372             10869   +INF  FALL       1
I__338/I                                                 LocalMux                       0             10869   +INF  FALL       1
I__338/O                                                 LocalMux                     309             11177   +INF  FALL       1
I__339/I                                                 IoInMux                        0             11177   +INF  FALL       1
I__339/O                                                 IoInMux                      217             11395   +INF  FALL       1
ADV_G_pad_4_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001         0             11395   +INF  FALL       1
ADV_G_pad_4_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001      2237             13632   +INF  FALL       1
ADV_G_pad_4_iopad/DIN                                    IO_PAD                         0             13632   +INF  FALL       1
ADV_G_pad_4_iopad/PACKAGEPIN:out                         IO_PAD                      2688             16320   +INF  FALL       1
ADV_G[4]                                                 main                           0             16320   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout
Path End         : ADV_G[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                7815
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16664
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       3
I__430/I                                                 Odrv4                          0              8849   +INF  RISE       1
I__430/O                                                 Odrv4                        351              9200   +INF  RISE       1
I__433/I                                                 Span4Mux_v                     0              9200   +INF  RISE       1
I__433/O                                                 Span4Mux_v                   351              9550   +INF  RISE       1
I__434/I                                                 Span4Mux_s3_v                  0              9550   +INF  RISE       1
I__434/O                                                 Span4Mux_s3_v                316              9866   +INF  RISE       1
I__435/I                                                 LocalMux                       0              9866   +INF  RISE       1
I__435/O                                                 LocalMux                     330             10196   +INF  RISE       1
I__436/I                                                 InMux                          0             10196   +INF  RISE       1
I__436/O                                                 InMux                        259             10455   +INF  RISE       1
video_signal_controller.i393_2_lut_LC_3_30_3/in0         LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.i393_2_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000    386             10841   +INF  FALL       1
I__159/I                                                 Odrv4                          0             10841   +INF  FALL       1
I__159/O                                                 Odrv4                        372             11213   +INF  FALL       1
I__160/I                                                 LocalMux                       0             11213   +INF  FALL       1
I__160/O                                                 LocalMux                     309             11521   +INF  FALL       1
I__161/I                                                 IoInMux                        0             11521   +INF  FALL       1
I__161/O                                                 IoInMux                      217             11739   +INF  FALL       1
ADV_G_pad_1_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001         0             11739   +INF  FALL       1
ADV_G_pad_1_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001      2237             13976   +INF  FALL       1
ADV_G_pad_1_iopad/DIN                                    IO_PAD                         0             13976   +INF  FALL       1
ADV_G_pad_1_iopad/PACKAGEPIN:out                         IO_PAD                      2688             16664   +INF  FALL       1
ADV_G[1]                                                 main                           0             16664   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : ADV_G[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                7955
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16804
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       3
I__440/I                                                 Odrv4                          0              8849   +INF  RISE       1
I__440/O                                                 Odrv4                        351              9200   +INF  RISE       1
I__443/I                                                 Span4Mux_v                     0              9200   +INF  RISE       1
I__443/O                                                 Span4Mux_v                   351              9550   +INF  RISE       1
I__444/I                                                 LocalMux                       0              9550   +INF  RISE       1
I__444/O                                                 LocalMux                     330              9880   +INF  RISE       1
I__445/I                                                 InMux                          0              9880   +INF  RISE       1
I__445/O                                                 InMux                        259             10139   +INF  RISE       1
video_signal_controller.i327_2_lut_LC_5_30_1/in3         LogicCell40_SEQ_MODE_0000      0             10139   +INF  RISE       1
video_signal_controller.i327_2_lut_LC_5_30_1/lcout       LogicCell40_SEQ_MODE_0000    288             10427   +INF  FALL       1
I__340/I                                                 Odrv4                          0             10427   +INF  FALL       1
I__340/O                                                 Odrv4                        372             10799   +INF  FALL       1
I__341/I                                                 Span4Mux_s3_h                  0             10799   +INF  FALL       1
I__341/O                                                 Span4Mux_s3_h                231             11030   +INF  FALL       1
I__342/I                                                 IoSpan4Mux                     0             11030   +INF  FALL       1
I__342/O                                                 IoSpan4Mux                   323             11353   +INF  FALL       1
I__343/I                                                 LocalMux                       0             11353   +INF  FALL       1
I__343/O                                                 LocalMux                     309             11661   +INF  FALL       1
I__344/I                                                 IoInMux                        0             11661   +INF  FALL       1
I__344/O                                                 IoInMux                      217             11879   +INF  FALL       1
ADV_G_pad_0_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001         0             11879   +INF  FALL       1
ADV_G_pad_0_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001      2237             14116   +INF  FALL       1
ADV_G_pad_0_iopad/DIN                                    IO_PAD                         0             14116   +INF  FALL       1
ADV_G_pad_0_iopad/PACKAGEPIN:out                         IO_PAD                      2688             16804   +INF  FALL       1
ADV_G[0]                                                 main                           0             16804   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout
Path End         : ADV_R[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10795
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18915
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       3
I__252/I                                                       Odrv4                          0              8120   +INF  RISE       1
I__252/O                                                       Odrv4                        351              8470   +INF  RISE       1
I__254/I                                                       LocalMux                       0              8470   +INF  RISE       1
I__254/O                                                       LocalMux                     330              8800   +INF  RISE       1
I__257/I                                                       InMux                          0              8800   +INF  RISE       1
I__257/O                                                       InMux                        259              9059   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in0                 LogicCell40_SEQ_MODE_0000      0              9059   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    386              9445   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9445   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9754   +INF  FALL       1
I__404/I                                                       InMux                          0              9754   +INF  FALL       1
I__404/O                                                       InMux                        217              9971   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9971   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10357   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10357   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10665   +INF  FALL       1
I__302/I                                                       InMux                          0             10665   +INF  FALL       1
I__302/O                                                       InMux                        217             10883   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10883   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11269   +INF  FALL      24
I__622/I                                                       Odrv4                          0             11269   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11640   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             11640   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             12012   +INF  FALL       1
I__642/I                                                       LocalMux                       0             12012   +INF  FALL       1
I__642/O                                                       LocalMux                     309             12321   +INF  FALL       1
I__662/I                                                       InMux                          0             12321   +INF  FALL       1
I__662/O                                                       InMux                        217             12538   +INF  FALL       1
video_signal_controller.i329_2_lut_LC_2_27_3/in0               LogicCell40_SEQ_MODE_0000      0             12538   +INF  FALL       1
video_signal_controller.i329_2_lut_LC_2_27_3/lcout             LogicCell40_SEQ_MODE_0000    386             12924   +INF  FALL       1
I__144/I                                                       Odrv12                         0             12924   +INF  FALL       1
I__144/O                                                       Odrv12                       540             13464   +INF  FALL       1
I__145/I                                                       LocalMux                       0             13464   +INF  FALL       1
I__145/O                                                       LocalMux                     309             13772   +INF  FALL       1
I__146/I                                                       IoInMux                        0             13772   +INF  FALL       1
I__146/O                                                       IoInMux                      217             13990   +INF  FALL       1
ADV_R_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13990   +INF  FALL       1
ADV_R_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16227   +INF  FALL       1
ADV_R_pad_1_iopad/DIN                                          IO_PAD                         0             16227   +INF  FALL       1
ADV_R_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18915   +INF  FALL       1
ADV_R[1]                                                       main                           0             18915   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout
Path End         : ADV_R[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10487
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18607
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       3
I__252/I                                                       Odrv4                          0              8120   +INF  FALL       1
I__252/O                                                       Odrv4                        372              8491   +INF  FALL       1
I__254/I                                                       LocalMux                       0              8491   +INF  FALL       1
I__254/O                                                       LocalMux                     309              8800   +INF  FALL       1
I__257/I                                                       InMux                          0              8800   +INF  FALL       1
I__257/O                                                       InMux                        217              9017   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in0                 LogicCell40_SEQ_MODE_0000      0              9017   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    386              9403   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9403   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9712   +INF  FALL       1
I__404/I                                                       InMux                          0              9712   +INF  FALL       1
I__404/O                                                       InMux                        217              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10315   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10315   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10623   +INF  FALL       1
I__302/I                                                       InMux                          0             10623   +INF  FALL       1
I__302/O                                                       InMux                        217             10841   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10841   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11227   +INF  FALL      24
I__622/I                                                       Odrv4                          0             11227   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11598   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             11598   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             11970   +INF  FALL       1
I__644/I                                                       LocalMux                       0             11970   +INF  FALL       1
I__644/O                                                       LocalMux                     309             12279   +INF  FALL       1
I__664/I                                                       InMux                          0             12279   +INF  FALL       1
I__664/O                                                       InMux                        217             12496   +INF  FALL       1
video_signal_controller.i394_2_lut_LC_3_30_2/in3               LogicCell40_SEQ_MODE_0000      0             12496   +INF  FALL       1
video_signal_controller.i394_2_lut_LC_3_30_2/lcout             LogicCell40_SEQ_MODE_0000    288             12784   +INF  FALL       1
I__162/I                                                       Odrv4                          0             12784   +INF  FALL       1
I__162/O                                                       Odrv4                        372             13155   +INF  FALL       1
I__163/I                                                       LocalMux                       0             13155   +INF  FALL       1
I__163/O                                                       LocalMux                     309             13464   +INF  FALL       1
I__164/I                                                       IoInMux                        0             13464   +INF  FALL       1
I__164/O                                                       IoInMux                      217             13681   +INF  FALL       1
ADV_R_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13681   +INF  FALL       1
ADV_R_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15919   +INF  FALL       1
ADV_R_pad_7_iopad/DIN                                          IO_PAD                         0             15919   +INF  FALL       1
ADV_R_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18607   +INF  FALL       1
ADV_R[7]                                                       main                           0             18607   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : ADV_R[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10269
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18389
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       3
I__246/I                                                       LocalMux                       0              8120   +INF  RISE       1
I__246/O                                                       LocalMux                     330              8449   +INF  RISE       1
I__249/I                                                       InMux                          0              8449   +INF  RISE       1
I__249/O                                                       InMux                        259              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in1                 LogicCell40_SEQ_MODE_0000      0              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    379              9087   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9087   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9396   +INF  FALL       1
I__404/I                                                       InMux                          0              9396   +INF  FALL       1
I__404/O                                                       InMux                        217              9613   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9613   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9999   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9999   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10308   +INF  FALL       1
I__302/I                                                       InMux                          0             10308   +INF  FALL       1
I__302/O                                                       InMux                        217             10525   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10525   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10911   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10911   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11283   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             11283   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             11654   +INF  FALL       1
I__645/I                                                       LocalMux                       0             11654   +INF  FALL       1
I__645/O                                                       LocalMux                     309             11963   +INF  FALL       1
I__665/I                                                       InMux                          0             11963   +INF  FALL       1
I__665/O                                                       InMux                        217             12180   +INF  FALL       1
video_signal_controller.i395_2_lut_LC_2_30_1/in0               LogicCell40_SEQ_MODE_0000      0             12180   +INF  FALL       1
video_signal_controller.i395_2_lut_LC_2_30_1/lcout             LogicCell40_SEQ_MODE_0000    386             12566   +INF  FALL       1
I__141/I                                                       Odrv4                          0             12566   +INF  FALL       1
I__141/O                                                       Odrv4                        372             12938   +INF  FALL       1
I__142/I                                                       LocalMux                       0             12938   +INF  FALL       1
I__142/O                                                       LocalMux                     309             13246   +INF  FALL       1
I__143/I                                                       IoInMux                        0             13246   +INF  FALL       1
I__143/O                                                       IoInMux                      217             13464   +INF  FALL       1
ADV_R_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13464   +INF  FALL       1
ADV_R_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15701   +INF  FALL       1
ADV_R_pad_6_iopad/DIN                                          IO_PAD                         0             15701   +INF  FALL       1
ADV_R_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18389   +INF  FALL       1
ADV_R[6]                                                       main                           0             18389   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : ADV_B[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               11398
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19518
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       3
I__246/I                                                       LocalMux                       0              8120   +INF  FALL       1
I__246/O                                                       LocalMux                     309              8428   +INF  FALL       1
I__249/I                                                       InMux                          0              8428   +INF  FALL       1
I__249/O                                                       InMux                        217              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in1                 LogicCell40_SEQ_MODE_0000      0              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    379              9024   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9024   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9333   +INF  FALL       1
I__404/I                                                       InMux                          0              9333   +INF  FALL       1
I__404/O                                                       InMux                        217              9550   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9550   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9936   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9936   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10245   +INF  FALL       1
I__302/I                                                       InMux                          0             10245   +INF  FALL       1
I__302/O                                                       InMux                        217             10462   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10462   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10848   +INF  FALL      24
I__623/I                                                       Odrv12                         0             10848   +INF  FALL       1
I__623/O                                                       Odrv12                       540             11388   +INF  FALL       1
I__632/I                                                       LocalMux                       0             11388   +INF  FALL       1
I__632/O                                                       LocalMux                     309             11696   +INF  FALL       1
I__646/I                                                       InMux                          0             11696   +INF  FALL       1
I__646/O                                                       InMux                        217             11914   +INF  FALL       1
video_signal_controller.i384_2_lut_LC_5_29_1/in3               LogicCell40_SEQ_MODE_0000      0             11914   +INF  FALL       1
video_signal_controller.i384_2_lut_LC_5_29_1/lcout             LogicCell40_SEQ_MODE_0000    288             12201   +INF  FALL       1
I__367/I                                                       Odrv12                         0             12201   +INF  FALL       1
I__367/O                                                       Odrv12                       540             12741   +INF  FALL       1
I__368/I                                                       Span12Mux_h                    0             12741   +INF  FALL       1
I__368/O                                                       Span12Mux_h                  540             13282   +INF  FALL       1
I__369/I                                                       Sp12to4                        0             13282   +INF  FALL       1
I__369/O                                                       Sp12to4                      449             13730   +INF  FALL       1
I__370/I                                                       Span4Mux_s3_v                  0             13730   +INF  FALL       1
I__370/O                                                       Span4Mux_s3_v                337             14067   +INF  FALL       1
I__371/I                                                       LocalMux                       0             14067   +INF  FALL       1
I__371/O                                                       LocalMux                     309             14376   +INF  FALL       1
I__372/I                                                       IoInMux                        0             14376   +INF  FALL       1
I__372/O                                                       IoInMux                      217             14593   +INF  FALL       1
ADV_B_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14593   +INF  FALL       1
ADV_B_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16830   +INF  FALL       1
ADV_B_pad_2_iopad/DIN                                          IO_PAD                         0             16830   +INF  FALL       1
ADV_B_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19518   +INF  FALL       1
ADV_B[2]                                                       main                           0             19518   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : ADV_VSYNC
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                                8039
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16159
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       4
I__287/I                                              LocalMux                       0              8120   +INF  RISE       1
I__287/O                                              LocalMux                     330              8449   +INF  RISE       1
I__291/I                                              InMux                          0              8449   +INF  RISE       1
I__291/O                                              InMux                        259              8709   +INF  RISE       1
video_signal_controller.i615_4_lut_LC_3_27_4/in1      LogicCell40_SEQ_MODE_0000      0              8709   +INF  RISE       1
video_signal_controller.i615_4_lut_LC_3_27_4/lcout    LogicCell40_SEQ_MODE_0000    379              9087   +INF  FALL       1
I__172/I                                              LocalMux                       0              9087   +INF  FALL       1
I__172/O                                              LocalMux                     309              9396   +INF  FALL       1
I__173/I                                              InMux                          0              9396   +INF  FALL       1
I__173/O                                              InMux                        217              9613   +INF  FALL       1
video_signal_controller.i10_4_lut_LC_3_27_7/in0       LogicCell40_SEQ_MODE_0000      0              9613   +INF  FALL       1
video_signal_controller.i10_4_lut_LC_3_27_7/lcout     LogicCell40_SEQ_MODE_0000    386              9999   +INF  FALL       1
I__165/I                                              Odrv12                         0              9999   +INF  FALL       1
I__165/O                                              Odrv12                       540             10539   +INF  FALL       1
I__166/I                                              Span12Mux_s2_h                 0             10539   +INF  FALL       1
I__166/O                                              Span12Mux_s2_h               168             10708   +INF  FALL       1
I__167/I                                              LocalMux                       0             10708   +INF  FALL       1
I__167/O                                              LocalMux                     309             11016   +INF  FALL       1
I__168/I                                              IoInMux                        0             11016   +INF  FALL       1
I__168/O                                              IoInMux                      217             11234   +INF  FALL       1
ADV_VSYNC_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001         0             11234   +INF  FALL       1
ADV_VSYNC_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001      2237             13471   +INF  FALL       1
ADV_VSYNC_pad_iopad/DIN                               IO_PAD                         0             13471   +INF  FALL       1
ADV_VSYNC_pad_iopad/PACKAGEPIN:out                    IO_PAD                      2688             16159   +INF  FALL       1
ADV_VSYNC                                             main                           0             16159   +INF  FALL       1


++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : ADV_B[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               11553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19673
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       4
I__288/I                                                       LocalMux                       0              8120   +INF  FALL       1
I__288/O                                                       LocalMux                     309              8428   +INF  FALL       1
I__292/I                                                       InMux                          0              8428   +INF  FALL       1
I__292/O                                                       InMux                        217              8646   +INF  FALL       1
video_signal_controller.i1_2_lut_adj_6_LC_3_26_3/in0           LogicCell40_SEQ_MODE_0000      0              8646   +INF  FALL       1
video_signal_controller.i1_2_lut_adj_6_LC_3_26_3/lcout         LogicCell40_SEQ_MODE_0000    386              9031   +INF  FALL       1
I__303/I                                                       Odrv4                          0              9031   +INF  FALL       1
I__303/O                                                       Odrv4                        372              9403   +INF  FALL       1
I__304/I                                                       LocalMux                       0              9403   +INF  FALL       1
I__304/O                                                       LocalMux                     309              9712   +INF  FALL       1
I__305/I                                                       InMux                          0              9712   +INF  FALL       1
I__305/O                                                       InMux                        217              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in3                 LogicCell40_SEQ_MODE_0000      0              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    288             10217   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10217   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10525   +INF  FALL       1
I__302/I                                                       InMux                          0             10525   +INF  FALL       1
I__302/O                                                       InMux                        217             10743   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10743   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11128   +INF  FALL      24
I__623/I                                                       Odrv12                         0             11128   +INF  FALL       1
I__623/O                                                       Odrv12                       540             11668   +INF  FALL       1
I__632/I                                                       LocalMux                       0             11668   +INF  FALL       1
I__632/O                                                       LocalMux                     309             11977   +INF  FALL       1
I__647/I                                                       InMux                          0             11977   +INF  FALL       1
I__647/O                                                       InMux                        217             12194   +INF  FALL       1
video_signal_controller.i385_2_lut_LC_5_29_5/in1               LogicCell40_SEQ_MODE_0000      0             12194   +INF  FALL       1
video_signal_controller.i385_2_lut_LC_5_29_5/lcout             LogicCell40_SEQ_MODE_0000    379             12573   +INF  FALL       1
I__345/I                                                       Odrv12                         0             12573   +INF  FALL       1
I__345/O                                                       Odrv12                       540             13113   +INF  FALL       1
I__346/I                                                       Sp12to4                        0             13113   +INF  FALL       1
I__346/O                                                       Sp12to4                      449             13562   +INF  FALL       1
I__347/I                                                       Span4Mux_s3_v                  0             13562   +INF  FALL       1
I__347/O                                                       Span4Mux_s3_v                337             13899   +INF  FALL       1
I__348/I                                                       IoSpan4Mux                     0             13899   +INF  FALL       1
I__348/O                                                       IoSpan4Mux                   323             14221   +INF  FALL       1
I__349/I                                                       LocalMux                       0             14221   +INF  FALL       1
I__349/O                                                       LocalMux                     309             14530   +INF  FALL       1
I__350/I                                                       IoInMux                        0             14530   +INF  FALL       1
I__350/O                                                       IoInMux                      217             14747   +INF  FALL       1
ADV_B_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14747   +INF  FALL       1
ADV_B_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16985   +INF  FALL       1
ADV_B_pad_1_iopad/DIN                                          IO_PAD                         0             16985   +INF  FALL       1
ADV_B_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19673   +INF  FALL       1
ADV_B[1]                                                       main                           0             19673   +INF  FALL       1


++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : ADV_B[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               12072
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   20192
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout           LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       3
I__405/I                                                       LocalMux                       0              8120   +INF  RISE       1
I__405/O                                                       LocalMux                     330              8449   +INF  RISE       1
I__408/I                                                       InMux                          0              8449   +INF  RISE       1
I__408/O                                                       InMux                        259              8709   +INF  RISE       1
I__411/I                                                       CascadeMux                     0              8709   +INF  RISE       1
I__411/O                                                       CascadeMux                     0              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in2                 LogicCell40_SEQ_MODE_0000      0              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    351              9059   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9059   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9368   +INF  FALL       1
I__404/I                                                       InMux                          0              9368   +INF  FALL       1
I__404/O                                                       InMux                        217              9585   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9585   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9971   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9971   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10280   +INF  FALL       1
I__302/I                                                       InMux                          0             10280   +INF  FALL       1
I__302/O                                                       InMux                        217             10497   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10497   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10883   +INF  FALL      24
I__623/I                                                       Odrv12                         0             10883   +INF  FALL       1
I__623/O                                                       Odrv12                       540             11423   +INF  FALL       1
I__633/I                                                       LocalMux                       0             11423   +INF  FALL       1
I__633/O                                                       LocalMux                     309             11732   +INF  FALL       1
I__649/I                                                       InMux                          0             11732   +INF  FALL       1
I__649/O                                                       InMux                        217             11949   +INF  FALL       1
video_signal_controller.i377_2_lut_LC_5_30_3/in0               LogicCell40_SEQ_MODE_0000      0             11949   +INF  FALL       1
video_signal_controller.i377_2_lut_LC_5_30_3/lcout             LogicCell40_SEQ_MODE_0000    386             12335   +INF  FALL       1
I__316/I                                                       Odrv12                         0             12335   +INF  FALL       1
I__316/O                                                       Odrv12                       540             12875   +INF  FALL       1
I__317/I                                                       Span12Mux_h                    0             12875   +INF  FALL       1
I__317/O                                                       Span12Mux_h                  540             13415   +INF  FALL       1
I__318/I                                                       Span12Mux_h                    0             13415   +INF  FALL       1
I__318/O                                                       Span12Mux_h                  540             13955   +INF  FALL       1
I__319/I                                                       Sp12to4                        0             13955   +INF  FALL       1
I__319/O                                                       Sp12to4                      449             14404   +INF  FALL       1
I__320/I                                                       Span4Mux_s3_v                  0             14404   +INF  FALL       1
I__320/O                                                       Span4Mux_s3_v                337             14740   +INF  FALL       1
I__321/I                                                       LocalMux                       0             14740   +INF  FALL       1
I__321/O                                                       LocalMux                     309             15049   +INF  FALL       1
I__322/I                                                       IoInMux                        0             15049   +INF  FALL       1
I__322/O                                                       IoInMux                      217             15266   +INF  FALL       1
ADV_B_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15266   +INF  FALL       1
ADV_B_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17504   +INF  FALL       1
ADV_B_pad_7_iopad/DIN                                          IO_PAD                         0             17504   +INF  FALL       1
ADV_B_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                      2688             20192   +INF  FALL       1
ADV_B[7]                                                       main                           0             20192   +INF  FALL       1


++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : ADV_R[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10045
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18165
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout           LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       3
I__405/I                                                       LocalMux                       0              8120   +INF  FALL       1
I__405/O                                                       LocalMux                     309              8428   +INF  FALL       1
I__408/I                                                       InMux                          0              8428   +INF  FALL       1
I__408/O                                                       InMux                        217              8646   +INF  FALL       1
I__411/I                                                       CascadeMux                     0              8646   +INF  FALL       1
I__411/O                                                       CascadeMux                     0              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in2                 LogicCell40_SEQ_MODE_0000      0              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    351              8996   +INF  FALL       1
I__403/I                                                       LocalMux                       0              8996   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9305   +INF  FALL       1
I__404/I                                                       InMux                          0              9305   +INF  FALL       1
I__404/O                                                       InMux                        217              9522   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9522   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9908   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9908   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10217   +INF  FALL       1
I__302/I                                                       InMux                          0             10217   +INF  FALL       1
I__302/O                                                       InMux                        217             10434   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10434   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10820   +INF  FALL      24
I__624/I                                                       Odrv12                         0             10820   +INF  FALL       1
I__624/O                                                       Odrv12                       540             11360   +INF  FALL       1
I__634/I                                                       LocalMux                       0             11360   +INF  FALL       1
I__634/O                                                       LocalMux                     309             11668   +INF  FALL       1
I__651/I                                                       InMux                          0             11668   +INF  FALL       1
I__651/O                                                       InMux                        217             11886   +INF  FALL       1
video_signal_controller.i396_2_lut_LC_2_26_2/in3               LogicCell40_SEQ_MODE_0000      0             11886   +INF  FALL       1
video_signal_controller.i396_2_lut_LC_2_26_2/lcout             LogicCell40_SEQ_MODE_0000    288             12173   +INF  FALL       1
I__151/I                                                       Odrv4                          0             12173   +INF  FALL       1
I__151/O                                                       Odrv4                        372             12545   +INF  FALL       1
I__152/I                                                       Span4Mux_s1_h                  0             12545   +INF  FALL       1
I__152/O                                                       Span4Mux_s1_h                168             12713   +INF  FALL       1
I__153/I                                                       LocalMux                       0             12713   +INF  FALL       1
I__153/O                                                       LocalMux                     309             13022   +INF  FALL       1
I__154/I                                                       IoInMux                        0             13022   +INF  FALL       1
I__154/O                                                       IoInMux                      217             13239   +INF  FALL       1
ADV_R_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13239   +INF  FALL       1
ADV_R_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15477   +INF  FALL       1
ADV_R_pad_5_iopad/DIN                                          IO_PAD                         0             15477   +INF  FALL       1
ADV_R_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18165   +INF  FALL       1
ADV_R[5]                                                       main                           0             18165   +INF  FALL       1


++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : ADV_R[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                               10137
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18684
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout           LogicCell40_SEQ_MODE_1000    540              8547   +INF  RISE       5
I__323/I                                                       LocalMux                       0              8547   +INF  RISE       1
I__323/O                                                       LocalMux                     330              8877   +INF  RISE       1
I__327/I                                                       InMux                          0              8877   +INF  RISE       1
I__327/O                                                       InMux                        259              9137   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in3                 LogicCell40_SEQ_MODE_0000      0              9137   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    288              9424   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9424   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9733   +INF  FALL       1
I__404/I                                                       InMux                          0              9733   +INF  FALL       1
I__404/O                                                       InMux                        217              9950   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9950   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10336   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10336   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10644   +INF  FALL       1
I__302/I                                                       InMux                          0             10644   +INF  FALL       1
I__302/O                                                       InMux                        217             10862   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10862   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11248   +INF  FALL      24
I__624/I                                                       Odrv12                         0             11248   +INF  FALL       1
I__624/O                                                       Odrv12                       540             11788   +INF  FALL       1
I__634/I                                                       LocalMux                       0             11788   +INF  FALL       1
I__634/O                                                       LocalMux                     309             12096   +INF  FALL       1
I__652/I                                                       InMux                          0             12096   +INF  FALL       1
I__652/O                                                       InMux                        217             12314   +INF  FALL       1
video_signal_controller.i397_2_lut_LC_2_26_6/in1               LogicCell40_SEQ_MODE_0000      0             12314   +INF  FALL       1
video_signal_controller.i397_2_lut_LC_2_26_6/lcout             LogicCell40_SEQ_MODE_0000    379             12692   +INF  FALL       1
I__147/I                                                       Odrv4                          0             12692   +INF  FALL       1
I__147/O                                                       Odrv4                        372             13064   +INF  FALL       1
I__148/I                                                       Span4Mux_s1_h                  0             13064   +INF  FALL       1
I__148/O                                                       Span4Mux_s1_h                168             13232   +INF  FALL       1
I__149/I                                                       LocalMux                       0             13232   +INF  FALL       1
I__149/O                                                       LocalMux                     309             13541   +INF  FALL       1
I__150/I                                                       IoInMux                        0             13541   +INF  FALL       1
I__150/O                                                       IoInMux                      217             13758   +INF  FALL       1
ADV_R_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13758   +INF  FALL       1
ADV_R_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15996   +INF  FALL       1
ADV_R_pad_4_iopad/DIN                                          IO_PAD                         0             15996   +INF  FALL       1
ADV_R_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18684   +INF  FALL       1
ADV_R[4]                                                       main                           0             18684   +INF  FALL       1


++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : ADV_R[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                               10207
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18754
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout           LogicCell40_SEQ_MODE_1000    540              8547   +INF  FALL       5
I__323/I                                                       LocalMux                       0              8547   +INF  FALL       1
I__323/O                                                       LocalMux                     309              8856   +INF  FALL       1
I__327/I                                                       InMux                          0              8856   +INF  FALL       1
I__327/O                                                       InMux                        217              9073   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in3                 LogicCell40_SEQ_MODE_0000      0              9073   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    288              9361   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9361   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9670   +INF  FALL       1
I__404/I                                                       InMux                          0              9670   +INF  FALL       1
I__404/O                                                       InMux                        217              9887   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9887   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10273   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10273   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10581   +INF  FALL       1
I__302/I                                                       InMux                          0             10581   +INF  FALL       1
I__302/O                                                       InMux                        217             10799   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10799   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11184   +INF  FALL      24
I__624/I                                                       Odrv12                         0             11184   +INF  FALL       1
I__624/O                                                       Odrv12                       540             11725   +INF  FALL       1
I__634/I                                                       LocalMux                       0             11725   +INF  FALL       1
I__634/O                                                       LocalMux                     309             12033   +INF  FALL       1
I__653/I                                                       InMux                          0             12033   +INF  FALL       1
I__653/O                                                       InMux                        217             12251   +INF  FALL       1
video_signal_controller.i401_2_lut_LC_2_26_0/in1               LogicCell40_SEQ_MODE_0000      0             12251   +INF  FALL       1
video_signal_controller.i401_2_lut_LC_2_26_0/lcout             LogicCell40_SEQ_MODE_0000    379             12629   +INF  FALL       1
I__155/I                                                       Odrv12                         0             12629   +INF  FALL       1
I__155/O                                                       Odrv12                       540             13169   +INF  FALL       1
I__156/I                                                       Span12Mux_s1_h                 0             13169   +INF  FALL       1
I__156/O                                                       Span12Mux_s1_h               133             13303   +INF  FALL       1
I__157/I                                                       LocalMux                       0             13303   +INF  FALL       1
I__157/O                                                       LocalMux                     309             13611   +INF  FALL       1
I__158/I                                                       IoInMux                        0             13611   +INF  FALL       1
I__158/O                                                       IoInMux                      217             13829   +INF  FALL       1
ADV_R_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13829   +INF  FALL       1
ADV_R_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16066   +INF  FALL       1
ADV_R_pad_2_iopad/DIN                                          IO_PAD                         0             16066   +INF  FALL       1
ADV_R_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18754   +INF  FALL       1
ADV_R[2]                                                       main                           0             18754   +INF  FALL       1


++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : DEBUG[6]:out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                       0
+ Data Path Delay                                               12506
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12506
 
Data path
pin name                                                           model name                          delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                            main                                    0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__137/I                                                           Odrv4                                   0              1127   COMP  RISE       1
I__137/O                                                           Odrv4                                 351              1478   COMP  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478   COMP  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765   COMP  RISE       1
I__139/I                                                           LocalMux                                0              1765   COMP  RISE       1
I__139/O                                                           LocalMux                              330              2095   COMP  RISE       1
I__140/I                                                           IoInMux                                 0              2095   COMP  RISE       1
I__140/O                                                           IoInMux                               259              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__544/I                                                           Odrv12                                  0              4978   COMP  RISE       1
I__544/O                                                           Odrv12                                491              5469   COMP  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469   COMP  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959   COMP  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959   COMP  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450   COMP  RISE       1
I__549/I                                                           Sp12to4                                 0              6450   COMP  RISE       1
I__549/O                                                           Sp12to4                               428              6878   COMP  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878   COMP  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110   COMP  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110   COMP  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397   COMP  RISE       1
I__562/I                                                           LocalMux                                0              7397   +INF  RISE       1
I__562/O                                                           LocalMux                              330              7727   +INF  RISE       1
I__567/I                                                           IoInMux                                 0              7727   +INF  RISE       1
I__567/O                                                           IoInMux                               259              7986   +INF  RISE       1
DEBUG_pad_6_preio/DOUT0                                            PRE_IO_PIN_TYPE_011001                  0              7986   +INF  RISE       1
DEBUG_pad_6_preio/PADOUT                                           PRE_IO_PIN_TYPE_011001               2006              9992   +INF  RISE       1
DEBUG_pad_6_iopad/DIN                                              IO_PAD                                  0              9992   +INF  RISE       1
DEBUG_pad_6_iopad/PACKAGEPIN:out                                   IO_PAD                               2514             12506   +INF  RISE       1
DEBUG[6]:out                                                       main                                    0             12506   +INF  RISE       1


++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : ADV_CLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                       0
+ Data Path Delay                                               12682
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12682
 
Data path
pin name                                                           model name                          delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                            main                                    0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__137/I                                                           Odrv4                                   0              1127   COMP  RISE       1
I__137/O                                                           Odrv4                                 351              1478   COMP  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478   COMP  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765   COMP  RISE       1
I__139/I                                                           LocalMux                                0              1765   COMP  RISE       1
I__139/O                                                           LocalMux                              330              2095   COMP  RISE       1
I__140/I                                                           IoInMux                                 0              2095   COMP  RISE       1
I__140/O                                                           IoInMux                               259              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__544/I                                                           Odrv12                                  0              4978   COMP  RISE       1
I__544/O                                                           Odrv12                                491              5469   COMP  RISE       1
I__546/I                                                           Span12Mux_v                             0              5469   +INF  RISE       1
I__546/O                                                           Span12Mux_v                           491              5959   +INF  RISE       1
I__548/I                                                           Span12Mux_v                             0              5959   +INF  RISE       1
I__548/O                                                           Span12Mux_v                           491              6450   +INF  RISE       1
I__551/I                                                           Span12Mux_h                             0              6450   +INF  RISE       1
I__551/O                                                           Span12Mux_h                           491              6941   +INF  RISE       1
I__556/I                                                           Sp12to4                                 0              6941   +INF  RISE       1
I__556/O                                                           Sp12to4                               428              7369   +INF  RISE       1
I__561/I                                                           Span4Mux_s1_v                           0              7369   +INF  RISE       1
I__561/O                                                           Span4Mux_s1_v                         203              7573   +INF  RISE       1
I__566/I                                                           LocalMux                                0              7573   +INF  RISE       1
I__566/O                                                           LocalMux                              330              7902   +INF  RISE       1
I__570/I                                                           IoInMux                                 0              7902   +INF  RISE       1
I__570/O                                                           IoInMux                               259              8162   +INF  RISE       1
ADV_CLK_pad_preio/DOUT0                                            PRE_IO_PIN_TYPE_011001                  0              8162   +INF  RISE       1
ADV_CLK_pad_preio/PADOUT                                           PRE_IO_PIN_TYPE_011001               2006             10168   +INF  RISE       1
ADV_CLK_pad_iopad/DIN                                              IO_PAD                                  0             10168   +INF  RISE       1
ADV_CLK_pad_iopad/PACKAGEPIN:out                                   IO_PAD                               2514             12682   +INF  RISE       1
ADV_CLK                                                            main                                    0             12682   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk
Hold Constraint  : 0p
Path slack       : 687p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9326

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1164
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10013
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              8849    687  FALL       4
I__672/I                                                    LocalMux                       0              8849    687  FALL       1
I__672/O                                                    LocalMux                     309              9158    687  FALL       1
I__676/I                                                    InMux                          0              9158    687  FALL       1
I__676/O                                                    InMux                        217              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1       LogicCell40_SEQ_MODE_1000      0              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryout  LogicCell40_SEQ_MODE_1000    245              9620    687  FALL       1
IN_MUX_bfv_6_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0              9620    687  FALL       1
IN_MUX_bfv_6_26_0_/carryinitout                             ICE_CARRY_IN_MUX             175              9796    687  FALL       2
I__590/I                                                    InMux                          0              9796    687  FALL       1
I__590/O                                                    InMux                        217             10013    687  FALL       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in3       LogicCell40_SEQ_MODE_1000      0             10013    687  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk
Hold Constraint  : 0p
Path slack       : 792p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9326

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1269
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10118
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              8849    687  FALL       4
I__672/I                                                    LocalMux                       0              8849    687  FALL       1
I__672/O                                                    LocalMux                     309              9158    687  FALL       1
I__676/I                                                    InMux                          0              9158    687  FALL       1
I__676/O                                                    InMux                        217              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1       LogicCell40_SEQ_MODE_1000      0              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryout  LogicCell40_SEQ_MODE_1000    245              9620    687  FALL       1
IN_MUX_bfv_6_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0              9620    687  FALL       1
IN_MUX_bfv_6_26_0_/carryinitout                             ICE_CARRY_IN_MUX             175              9796    687  FALL       2
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryin   LogicCell40_SEQ_MODE_1000      0              9796    793  FALL       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryout  LogicCell40_SEQ_MODE_1000    105              9901    793  FALL       2
I__582/I                                                    InMux                          0              9901    793  FALL       1
I__582/O                                                    InMux                        217             10118    793  FALL       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in3      LogicCell40_SEQ_MODE_1000      0             10118    793  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk
Hold Constraint  : 0p
Path slack       : 898p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9326

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                1375
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10224
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout      LogicCell40_SEQ_MODE_1000    540              8849    687  FALL       4
I__672/I                                                     LocalMux                       0              8849    687  FALL       1
I__672/O                                                     LocalMux                     309              9158    687  FALL       1
I__676/I                                                     InMux                          0              9158    687  FALL       1
I__676/O                                                     InMux                        217              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1        LogicCell40_SEQ_MODE_1000      0              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/carryout   LogicCell40_SEQ_MODE_1000    245              9620    687  FALL       1
IN_MUX_bfv_6_26_0_/carryinitin                               ICE_CARRY_IN_MUX               0              9620    687  FALL       1
IN_MUX_bfv_6_26_0_/carryinitout                              ICE_CARRY_IN_MUX             175              9796    687  FALL       2
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryin    LogicCell40_SEQ_MODE_1000      0              9796    793  FALL       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/carryout   LogicCell40_SEQ_MODE_1000    105              9901    793  FALL       2
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/carryin   LogicCell40_SEQ_MODE_1000      0              9901    898  FALL       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/carryout  LogicCell40_SEQ_MODE_1000    105             10006    898  FALL       1
I__581/I                                                     InMux                          0             10006    898  FALL       1
I__581/O                                                     InMux                        217             10224    898  FALL       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in3       LogicCell40_SEQ_MODE_1000      0             10224    898  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       5
I__324/I                                              LocalMux                       0              8547   1066  FALL       1
I__324/O                                              LocalMux                     309              8856   1066  FALL       1
I__328/I                                              InMux                          0              8856   1066  FALL       1
I__328/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__688/I                                              LocalMux                       0              8547   1066  FALL       1
I__688/O                                              LocalMux                     309              8856   1066  FALL       1
I__693/I                                              InMux                          0              8856   1066  FALL       1
I__693/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__468/I                                              LocalMux                       0              8547   1066  FALL       1
I__468/O                                              LocalMux                     309              8856   1066  FALL       1
I__473/I                                              InMux                          0              8856   1066  FALL       1
I__473/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__490/I                                              LocalMux                       0              8547   1066  FALL       1
I__490/O                                              LocalMux                     309              8856   1066  FALL       1
I__495/I                                              InMux                          0              8856   1066  FALL       1
I__495/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__274/I                                              LocalMux                       0              8547   1066  FALL       1
I__274/O                                              LocalMux                     309              8856   1066  FALL       1
I__280/I                                              InMux                          0              8856   1066  FALL       1
I__280/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__373/I                                              LocalMux                       0              8547   1066  FALL       1
I__373/O                                              LocalMux                     309              8856   1066  FALL       1
I__379/I                                              InMux                          0              8856   1066  FALL       1
I__379/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__352/I                                              LocalMux                       0              8547   1066  FALL       1
I__352/O                                              LocalMux                     309              8856   1066  FALL       1
I__358/I                                              InMux                          0              8856   1066  FALL       1
I__358/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9073
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       5
I__266/I                                              LocalMux                       0              8547   1066  FALL       1
I__266/O                                              LocalMux                     309              8856   1066  FALL       1
I__270/I                                              InMux                          0              8856   1066  FALL       1
I__270/O                                              InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1    LogicCell40_SEQ_MODE_1000      0              9073   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9326

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                 526
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10392
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              9866   1066  FALL       4
I__576/I                                                  LocalMux                       0              9866   1066  FALL       1
I__576/O                                                  LocalMux                     309             10175   1066  FALL       1
I__580/I                                                  InMux                          0             10175   1066  FALL       1
I__580/O                                                  InMux                        217             10392   1066  FALL       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/in1    LogicCell40_SEQ_MODE_1000      0             10392   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout
Path End         : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9326

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                 526
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10392
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout  LogicCell40_SEQ_MODE_1000    540              9866   1066  FALL       4
I__584/I                                                  LocalMux                       0              9866   1066  FALL       1
I__584/O                                                  LocalMux                     309             10175   1066  FALL       1
I__588/I                                                  InMux                          0             10175   1066  FALL       1
I__588/O                                                  InMux                        217             10392   1066  FALL       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/in1    LogicCell40_SEQ_MODE_1000      0             10392   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9326

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                 526
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10392
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              9866   1066  FALL       4
I__592/I                                                 LocalMux                       0              9866   1066  FALL       1
I__592/O                                                 LocalMux                     309             10175   1066  FALL       1
I__596/I                                                 InMux                          0             10175   1066  FALL       1
I__596/O                                                 InMux                        217             10392   1066  FALL       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/in1    LogicCell40_SEQ_MODE_1000      0             10392   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              8849    687  FALL       4
I__672/I                                                 LocalMux                       0              8849    687  FALL       1
I__672/O                                                 LocalMux                     309              9158    687  FALL       1
I__676/I                                                 InMux                          0              9158    687  FALL       1
I__676/O                                                 InMux                        217              9375    687  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              8849    793  FALL       5
I__709/I                                                 LocalMux                       0              8849    793  FALL       1
I__709/O                                                 LocalMux                     309              9158    793  FALL       1
I__713/I                                                 InMux                          0              9158    793  FALL       1
I__713/O                                                 InMux                        217              9375    793  FALL       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              8849    898  FALL       5
I__610/I                                                 LocalMux                       0              8849    898  FALL       1
I__610/O                                                 LocalMux                     309              9158    898  FALL       1
I__614/I                                                 InMux                          0              9158    898  FALL       1
I__614/O                                                 InMux                        217              9375    898  FALL       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1003  FALL       5
I__510/I                                                 LocalMux                       0              8849   1003  FALL       1
I__510/O                                                 LocalMux                     309              9158   1003  FALL       1
I__513/I                                                 InMux                          0              9158   1003  FALL       1
I__513/O                                                 InMux                        217              9375   1003  FALL       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout
Path End         : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       4
I__521/I                                                 LocalMux                       0              8849   1066  FALL       1
I__521/O                                                 LocalMux                     309              9158   1066  FALL       1
I__525/I                                                 InMux                          0              9158   1066  FALL       1
I__525/O                                                 InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__419/I                                                 LocalMux                       0              8849   1066  FALL       1
I__419/O                                                 LocalMux                     309              9158   1066  FALL       1
I__422/I                                                 InMux                          0              9158   1066  FALL       1
I__422/O                                                 InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout
Path End         : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__429/I                                                 LocalMux                       0              8849   1066  FALL       1
I__429/O                                                 LocalMux                     309              9158   1066  FALL       1
I__432/I                                                 InMux                          0              9158   1066  FALL       1
I__432/O                                                 InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1
Capture Clock    : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9375
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__439/I                                                 LocalMux                       0              8849   1066  FALL       1
I__439/O                                                 LocalMux                     309              9158   1066  FALL       1
I__442/I                                                 InMux                          0              9158   1066  FALL       1
I__442/O                                                 InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1    LogicCell40_SEQ_MODE_1000      0              9375   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PULSE_1HZ_31_LC_5_20_2/lcout
Path End         : PULSE_1HZ_31_LC_5_20_2/in3
Capture Clock    : PULSE_1HZ_31_LC_5_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__220/I                                   ClkMux                         0              4122  RISE       1
I__220/O                                   ClkMux                       309              4431  RISE       1
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PULSE_1HZ_31_LC_5_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__454/I                      LocalMux                       0              4971   1066  FALL       1
I__454/O                      LocalMux                     309              5279   1066  FALL       1
I__456/I                      InMux                          0              5279   1066  FALL       1
I__456/O                      InMux                        217              5497   1066  FALL       1
PULSE_1HZ_31_LC_5_20_2/in3    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__220/I                                   ClkMux                         0              4122  RISE       1
I__220/O                                   ClkMux                       309              4431  RISE       1
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8646
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       3
I__253/I                                               LocalMux                       0              8120   1066  FALL       1
I__253/O                                               LocalMux                     309              8428   1066  FALL       1
I__256/I                                               InMux                          0              8428   1066  FALL       1
I__256/O                                               InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in1    LogicCell40_SEQ_MODE_1000      0              8646   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8646
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       3
I__247/I                                               LocalMux                       0              8120   1066  FALL       1
I__247/O                                               LocalMux                     309              8428   1066  FALL       1
I__250/I                                               InMux                          0              8428   1066  FALL       1
I__250/O                                               InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in1    LogicCell40_SEQ_MODE_1000      0              8646   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8646
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       4
I__286/I                                              LocalMux                       0              8120   1066  FALL       1
I__286/O                                              LocalMux                     309              8428   1066  FALL       1
I__290/I                                              InMux                          0              8428   1066  FALL       1
I__290/O                                              InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in1    LogicCell40_SEQ_MODE_1000      0              8646   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in1
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8646
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout  LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       3
I__406/I                                              LocalMux                       0              8120   1066  FALL       1
I__406/O                                              LocalMux                     309              8428   1066  FALL       1
I__409/I                                              InMux                          0              8428   1066  FALL       1
I__409/O                                              InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in1    LogicCell40_SEQ_MODE_1000      0              8646   1066  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i5_LC_4_20_5/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/in0
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i5_LC_4_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__240/I                              LocalMux                       0              4971   1066  FALL       1
I__240/O                              LocalMux                     309              5279   1066  FALL       1
I__242/I                              InMux                          0              5279   1066  FALL       1
I__242/O                              InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i5_LC_4_20_5/in0    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i4_LC_4_20_4/lcout
Path End         : FRAME_COUNTER_63__i4_LC_4_20_4/in1
Capture Clock    : FRAME_COUNTER_63__i4_LC_4_20_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i4_LC_4_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__232/I                              LocalMux                       0              4971   1066  FALL       1
I__232/O                              LocalMux                     309              5279   1066  FALL       1
I__234/I                              InMux                          0              5279   1066  FALL       1
I__234/O                              InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i4_LC_4_20_4/in1    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i3_LC_4_20_3/lcout
Path End         : FRAME_COUNTER_63__i3_LC_4_20_3/in1
Capture Clock    : FRAME_COUNTER_63__i3_LC_4_20_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i3_LC_4_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__210/I                              LocalMux                       0              4971   1066  FALL       1
I__210/O                              LocalMux                     309              5279   1066  FALL       1
I__212/I                              InMux                          0              5279   1066  FALL       1
I__212/O                              InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i3_LC_4_20_3/in1    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i2_LC_4_20_2/in1
Capture Clock    : FRAME_COUNTER_63__i2_LC_4_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__226/I                              LocalMux                       0              4971   1066  FALL       1
I__226/O                              LocalMux                     309              5279   1066  FALL       1
I__228/I                              InMux                          0              5279   1066  FALL       1
I__228/O                              InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i2_LC_4_20_2/in1    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i1_LC_4_20_1/in1
Capture Clock    : FRAME_COUNTER_63__i1_LC_4_20_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__214/I                              LocalMux                       0              4971   1066  FALL       1
I__214/O                              LocalMux                     309              5279   1066  FALL       1
I__216/I                              InMux                          0              5279   1066  FALL       1
I__216/O                              InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i1_LC_4_20_1/in1    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i0_LC_4_20_0/in1
Capture Clock    : FRAME_COUNTER_63__i0_LC_4_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5497
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__236/I                              LocalMux                       0              4971   1066  FALL       1
I__236/O                              LocalMux                     309              5279   1066  FALL       1
I__238/I                              InMux                          0              5279   1066  FALL       1
I__238/O                              InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1    LogicCell40_SEQ_MODE_1000      0              5497   1066  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : PULSE_1HZ_31_LC_5_20_2/in2
Capture Clock    : PULSE_1HZ_31_LC_5_20_2/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            792
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5763
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/ltout            LogicCell40_SEQ_MODE_0000    267              5763   1333  RISE       1
I__221/I                              CascadeMux                     0              5763   1333  RISE       1
I__221/O                              CascadeMux                     0              5763   1333  RISE       1
PULSE_1HZ_31_LC_5_20_2/in2            LogicCell40_SEQ_MODE_1000      0              5763   1333  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__220/I                                   ClkMux                         0              4122  RISE       1
I__220/O                                   ClkMux                       309              4431  RISE       1
PULSE_1HZ_31_LC_5_20_2/clk                 LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__688/I                                                 LocalMux                       0              8547   1066  FALL       1
I__688/O                                                 LocalMux                     309              8856   1066  FALL       1
I__693/I                                                 InMux                          0              8856   1066  FALL       1
I__693/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__196/I                                                 InMux                          0              9319   1529  FALL       1
I__196/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__468/I                                                 LocalMux                       0              8547   1066  FALL       1
I__468/O                                                 LocalMux                     309              8856   1066  FALL       1
I__473/I                                                 InMux                          0              8856   1066  FALL       1
I__473/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__197/I                                                 InMux                          0              9319   1529  FALL       1
I__197/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__490/I                                                 LocalMux                       0              8547   1066  FALL       1
I__490/O                                                 LocalMux                     309              8856   1066  FALL       1
I__495/I                                                 InMux                          0              8856   1066  FALL       1
I__495/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__198/I                                                 InMux                          0              9319   1529  FALL       1
I__198/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__274/I                                                 LocalMux                       0              8547   1066  FALL       1
I__274/O                                                 LocalMux                     309              8856   1066  FALL       1
I__280/I                                                 InMux                          0              8856   1066  FALL       1
I__280/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__199/I                                                 InMux                          0              9319   1529  FALL       1
I__199/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__373/I                                                 LocalMux                       0              8547   1066  FALL       1
I__373/O                                                 LocalMux                     309              8856   1066  FALL       1
I__379/I                                                 InMux                          0              8856   1066  FALL       1
I__379/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__200/I                                                 InMux                          0              9319   1529  FALL       1
I__200/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__352/I                                                 LocalMux                       0              8547   1066  FALL       1
I__352/O                                                 LocalMux                     309              8856   1066  FALL       1
I__358/I                                                 InMux                          0              8856   1066  FALL       1
I__358/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__183/I                                                 InMux                          0              9319   1529  FALL       1
I__183/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9536
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       5
I__266/I                                                 LocalMux                       0              8547   1066  FALL       1
I__266/O                                                 LocalMux                     309              8856   1066  FALL       1
I__270/I                                                 InMux                          0              8856   1066  FALL       1
I__270/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/in1       LogicCell40_SEQ_MODE_1000      0              9073   1529  FALL       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/carryout  LogicCell40_SEQ_MODE_1000    245              9319   1529  FALL       2
I__184/I                                                 InMux                          0              9319   1529  FALL       1
I__184/O                                                 InMux                        217              9536   1529  FALL       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/in3       LogicCell40_SEQ_MODE_1000      0              9536   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                988
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9108
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout     LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       3
I__247/I                                                  LocalMux                       0              8120   1066  FALL       1
I__247/O                                                  LocalMux                     309              8428   1066  FALL       1
I__250/I                                                  InMux                          0              8428   1066  FALL       1
I__250/O                                                  InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in1       LogicCell40_SEQ_MODE_1000      0              8646   1529  FALL       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/carryout  LogicCell40_SEQ_MODE_1000    245              8891   1529  FALL       1
I__192/I                                                  InMux                          0              8891   1529  FALL       1
I__192/O                                                  InMux                        217              9108   1529  FALL       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/in3       LogicCell40_SEQ_MODE_1000      0              9108   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                988
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9108
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout     LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       4
I__286/I                                                 LocalMux                       0              8120   1066  FALL       1
I__286/O                                                 LocalMux                     309              8428   1066  FALL       1
I__290/I                                                 InMux                          0              8428   1066  FALL       1
I__290/O                                                 InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in1       LogicCell40_SEQ_MODE_1000      0              8646   1529  FALL       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/carryout  LogicCell40_SEQ_MODE_1000    245              8891   1529  FALL       2
I__193/I                                                 InMux                          0              8891   1529  FALL       1
I__193/O                                                 InMux                        217              9108   1529  FALL       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/in3      LogicCell40_SEQ_MODE_1000      0              9108   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       7580
+ Clock To Q                                                     540
+ Data Path Delay                                                988
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9108
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout     LogicCell40_SEQ_MODE_1000    540              8120   1066  FALL       3
I__406/I                                                 LocalMux                       0              8120   1066  FALL       1
I__406/O                                                 LocalMux                     309              8428   1066  FALL       1
I__409/I                                                 InMux                          0              8428   1066  FALL       1
I__409/O                                                 InMux                        217              8646   1066  FALL       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in1       LogicCell40_SEQ_MODE_1000      0              8646   1529  FALL       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/carryout  LogicCell40_SEQ_MODE_1000    245              8891   1529  FALL       2
I__194/I                                                 InMux                          0              8891   1529  FALL       1
I__194/O                                                 InMux                        217              9108   1529  FALL       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/in3       LogicCell40_SEQ_MODE_1000      0              9108   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout     LogicCell40_SEQ_MODE_1000    540              8849    793  FALL       5
I__709/I                                                    LocalMux                       0              8849    793  FALL       1
I__709/O                                                    LocalMux                     309              9158    793  FALL       1
I__713/I                                                    InMux                          0              9158    793  FALL       1
I__713/O                                                    InMux                        217              9375    793  FALL       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in1       LogicCell40_SEQ_MODE_1000      0              9375    793  FALL       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/carryout  LogicCell40_SEQ_MODE_1000    245              9620    793  FALL       2
I__412/I                                                    InMux                          0              9620   1529  FALL       1
I__412/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout     LogicCell40_SEQ_MODE_1000    540              8849    898  FALL       5
I__610/I                                                    LocalMux                       0              8849    898  FALL       1
I__610/O                                                    LocalMux                     309              9158    898  FALL       1
I__614/I                                                    InMux                          0              9158    898  FALL       1
I__614/O                                                    InMux                        217              9375    898  FALL       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in1       LogicCell40_SEQ_MODE_1000      0              9375    898  FALL       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/carryout  LogicCell40_SEQ_MODE_1000    245              9620    898  FALL       2
I__413/I                                                    InMux                          0              9620   1529  FALL       1
I__413/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout     LogicCell40_SEQ_MODE_1000    540              8849   1003  FALL       5
I__510/I                                                    LocalMux                       0              8849   1003  FALL       1
I__510/O                                                    LocalMux                     309              9158   1003  FALL       1
I__513/I                                                    InMux                          0              9158   1003  FALL       1
I__513/O                                                    InMux                        217              9375   1003  FALL       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in1       LogicCell40_SEQ_MODE_1000      0              9375   1003  FALL       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    245              9620   1003  FALL       2
I__414/I                                                    InMux                          0              9620   1529  FALL       1
I__414/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout
Path End         : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/lcout     LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       4
I__521/I                                                    LocalMux                       0              8849   1066  FALL       1
I__521/O                                                    LocalMux                     309              9158   1066  FALL       1
I__525/I                                                    InMux                          0              9158   1066  FALL       1
I__525/O                                                    InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in1       LogicCell40_SEQ_MODE_1000      0              9375   1108  FALL       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    245              9620   1108  FALL       2
I__415/I                                                    InMux                          0              9620   1529  FALL       1
I__415/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout     LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__419/I                                                    LocalMux                       0              8849   1066  FALL       1
I__419/O                                                    LocalMux                     309              9158   1066  FALL       1
I__422/I                                                    InMux                          0              9158   1066  FALL       1
I__422/O                                                    InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in1       LogicCell40_SEQ_MODE_1000      0              9375   1213  FALL       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    245              9620   1213  FALL       2
I__416/I                                                    InMux                          0              9620   1529  FALL       1
I__416/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout
Path End         : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout     LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__429/I                                                    LocalMux                       0              8849   1066  FALL       1
I__429/O                                                    LocalMux                     309              9158   1066  FALL       1
I__432/I                                                    InMux                          0              9158   1066  FALL       1
I__432/O                                                    InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in1       LogicCell40_SEQ_MODE_1000      0              9375   1319  FALL       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    245              9620   1319  FALL       2
I__417/I                                                    InMux                          0              9620   1529  FALL       1
I__417/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in3
Capture Clock    : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8309

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8309
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9838
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__439/I                                                    LocalMux                       0              8849   1066  FALL       1
I__439/O                                                    LocalMux                     309              9158   1066  FALL       1
I__442/I                                                    InMux                          0              9158   1066  FALL       1
I__442/O                                                    InMux                        217              9375   1066  FALL       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              9375   1424  FALL       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    245              9620   1424  FALL       2
I__427/I                                                    InMux                          0              9620   1529  FALL       1
I__427/O                                                    InMux                        217              9838   1529  FALL       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/in3       LogicCell40_SEQ_MODE_1000      0              9838   1529  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i4_LC_4_20_4/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/in3
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            988
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5959
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i4_LC_4_20_4/lcout     LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__232/I                                 LocalMux                       0              4971   1066  FALL       1
I__232/O                                 LocalMux                     309              5279   1066  FALL       1
I__234/I                                 InMux                          0              5279   1066  FALL       1
I__234/O                                 InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i4_LC_4_20_4/in1       LogicCell40_SEQ_MODE_1000      0              5497   1529  FALL       1
FRAME_COUNTER_63__i4_LC_4_20_4/carryout  LogicCell40_SEQ_MODE_1000    245              5742   1529  FALL       1
I__186/I                                 InMux                          0              5742   1529  FALL       1
I__186/O                                 InMux                        217              5959   1529  FALL       1
FRAME_COUNTER_63__i5_LC_4_20_5/in3       LogicCell40_SEQ_MODE_1000      0              5959   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i3_LC_4_20_3/lcout
Path End         : FRAME_COUNTER_63__i4_LC_4_20_4/in3
Capture Clock    : FRAME_COUNTER_63__i4_LC_4_20_4/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            988
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5959
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i3_LC_4_20_3/lcout     LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__210/I                                 LocalMux                       0              4971   1066  FALL       1
I__210/O                                 LocalMux                     309              5279   1066  FALL       1
I__212/I                                 InMux                          0              5279   1066  FALL       1
I__212/O                                 InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i3_LC_4_20_3/in1       LogicCell40_SEQ_MODE_1000      0              5497   1529  FALL       1
FRAME_COUNTER_63__i3_LC_4_20_3/carryout  LogicCell40_SEQ_MODE_1000    245              5742   1529  FALL       2
I__187/I                                 InMux                          0              5742   1529  FALL       1
I__187/O                                 InMux                        217              5959   1529  FALL       1
FRAME_COUNTER_63__i4_LC_4_20_4/in3       LogicCell40_SEQ_MODE_1000      0              5959   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i3_LC_4_20_3/in3
Capture Clock    : FRAME_COUNTER_63__i3_LC_4_20_3/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            988
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5959
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout     LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__226/I                                 LocalMux                       0              4971   1066  FALL       1
I__226/O                                 LocalMux                     309              5279   1066  FALL       1
I__228/I                                 InMux                          0              5279   1066  FALL       1
I__228/O                                 InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i2_LC_4_20_2/in1       LogicCell40_SEQ_MODE_1000      0              5497   1529  FALL       1
FRAME_COUNTER_63__i2_LC_4_20_2/carryout  LogicCell40_SEQ_MODE_1000    245              5742   1529  FALL       2
I__188/I                                 InMux                          0              5742   1529  FALL       1
I__188/O                                 InMux                        217              5959   1529  FALL       1
FRAME_COUNTER_63__i3_LC_4_20_3/in3       LogicCell40_SEQ_MODE_1000      0              5959   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i1_LC_4_20_1/lcout
Path End         : FRAME_COUNTER_63__i2_LC_4_20_2/in3
Capture Clock    : FRAME_COUNTER_63__i2_LC_4_20_2/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            988
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5959
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i1_LC_4_20_1/lcout     LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__214/I                                 LocalMux                       0              4971   1066  FALL       1
I__214/O                                 LocalMux                     309              5279   1066  FALL       1
I__216/I                                 InMux                          0              5279   1066  FALL       1
I__216/O                                 InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i1_LC_4_20_1/in1       LogicCell40_SEQ_MODE_1000      0              5497   1529  FALL       1
FRAME_COUNTER_63__i1_LC_4_20_1/carryout  LogicCell40_SEQ_MODE_1000    245              5742   1529  FALL       2
I__189/I                                 InMux                          0              5742   1529  FALL       1
I__189/O                                 InMux                        217              5959   1529  FALL       1
FRAME_COUNTER_63__i2_LC_4_20_2/in3       LogicCell40_SEQ_MODE_1000      0              5959   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i0_LC_4_20_0/lcout
Path End         : FRAME_COUNTER_63__i1_LC_4_20_1/in3
Capture Clock    : FRAME_COUNTER_63__i1_LC_4_20_1/clk
Hold Constraint  : 0p
Path slack       : 1528p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               4431

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                            988
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5959
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i0_LC_4_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__236/I                                 LocalMux                       0              4971   1066  FALL       1
I__236/O                                 LocalMux                     309              5279   1066  FALL       1
I__238/I                                 InMux                          0              5279   1066  FALL       1
I__238/O                                 InMux                        217              5497   1066  FALL       1
FRAME_COUNTER_63__i0_LC_4_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5497   1529  FALL       1
FRAME_COUNTER_63__i0_LC_4_20_0/carryout  LogicCell40_SEQ_MODE_1000    245              5742   1529  FALL       2
I__190/I                                 InMux                          0              5742   1529  FALL       1
I__190/O                                 InMux                        217              5959   1529  FALL       1
FRAME_COUNTER_63__i1_LC_4_20_1/in3       LogicCell40_SEQ_MODE_1000      0              5959   1529  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in3
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Hold Constraint  : 0p
Path slack       : 2132p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       8007
+ Clock To Q                                                     540
+ Data Path Delay                                               1165
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   9712
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout     LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       5
I__324/I                                                 LocalMux                       0              8547   1066  FALL       1
I__324/O                                                 LocalMux                     309              8856   1066  FALL       1
I__328/I                                                 InMux                          0              8856   1066  FALL       1
I__328/O                                                 InMux                        217              9073   1066  FALL       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/in1       LogicCell40_SEQ_MODE_1000      0              9073   2132  FALL       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/carryout  LogicCell40_SEQ_MODE_1000    245              9319   2132  FALL       1
IN_MUX_bfv_4_27_0_/carryinitin                           ICE_CARRY_IN_MUX               0              9319   2132  FALL       1
IN_MUX_bfv_4_27_0_/carryinitout                          ICE_CARRY_IN_MUX             175              9494   2132  FALL       2
I__195/I                                                 InMux                          0              9494   2132  FALL       1
I__195/O                                                 InMux                        217              9712   2132  FALL       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/in3       LogicCell40_SEQ_MODE_1000      0              9712   2132  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk
Hold Constraint  : 0p
Path slack       : 2274p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9128

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__531/I                                                 Odrv4                          0             10048   2273  FALL       1
I__531/O                                                 Odrv4                        372             10420   2273  FALL       1
I__536/I                                                 Span4Mux_h                     0             10420   2273  FALL       1
I__536/O                                                 Span4Mux_h                   316             10736   2273  FALL       1
I__540/I                                                 LocalMux                       0             10736   2273  FALL       1
I__540/O                                                 LocalMux                     309             11044   2273  FALL       1
I__542/I                                                 SRMux                          0             11044   2273  FALL       1
I__542/O                                                 SRMux                        358             11402   2273  FALL       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/sr    LogicCell40_SEQ_MODE_1000      0             11402   2273  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk
Hold Constraint  : 0p
Path slack       : 2274p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9128

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__531/I                                                 Odrv4                          0             10048   2273  FALL       1
I__531/O                                                 Odrv4                        372             10420   2273  FALL       1
I__536/I                                                 Span4Mux_h                     0             10420   2273  FALL       1
I__536/O                                                 Span4Mux_h                   316             10736   2273  FALL       1
I__540/I                                                 LocalMux                       0             10736   2273  FALL       1
I__540/O                                                 LocalMux                     309             11044   2273  FALL       1
I__542/I                                                 SRMux                          0             11044   2273  FALL       1
I__542/O                                                 SRMux                        358             11402   2273  FALL       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/sr    LogicCell40_SEQ_MODE_1000      0             11402   2273  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk
Hold Constraint  : 0p
Path slack       : 2274p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       9326
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   9128

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__531/I                                                 Odrv4                          0             10048   2273  FALL       1
I__531/O                                                 Odrv4                        372             10420   2273  FALL       1
I__536/I                                                 Span4Mux_h                     0             10420   2273  FALL       1
I__536/O                                                 Span4Mux_h                   316             10736   2273  FALL       1
I__540/I                                                 LocalMux                       0             10736   2273  FALL       1
I__540/O                                                 LocalMux                     309             11044   2273  FALL       1
I__542/I                                                 SRMux                          0             11044   2273  FALL       1
I__542/O                                                 SRMux                        358             11402   2273  FALL       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/sr     LogicCell40_SEQ_MODE_1000      0             11402   2273  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8007

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__533/I                                                 LocalMux                       0             10048   2904  FALL       1
I__533/O                                                 LocalMux                     309             10357   2904  FALL       1
I__538/I                                                 CEMux                          0             10357   2904  FALL       1
I__538/O                                                 CEMux                        554             10911   2904  FALL       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/ce        LogicCell40_SEQ_MODE_1000      0             10911   2904  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i6_LC_4_26_6/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i5_LC_4_26_5/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i4_LC_4_26_4/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i3_LC_4_26_3/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i1_LC_4_26_1/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8007
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7810

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2259
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10806
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__393/I                                              Odrv4                          0              9452   2996  FALL       1
I__393/O                                              Odrv4                        372              9824   2996  FALL       1
I__395/I                                              Span4Mux_h                     0              9824   2996  FALL       1
I__395/O                                              Span4Mux_h                   316             10139   2996  FALL       1
I__397/I                                              LocalMux                       0             10139   2996  FALL       1
I__397/O                                              LocalMux                     309             10448   2996  FALL       1
I__398/I                                              SRMux                          0             10448   2996  FALL       1
I__398/O                                              SRMux                        358             10806   2996  FALL       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/sr     LogicCell40_SEQ_MODE_1000      0             10806   2996  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i0_LC_4_26_0/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i5_LC_4_20_5/sr
Capture Clock    : FRAME_COUNTER_63__i5_LC_4_20_5/clk
Hold Constraint  : 0p
Path slack       : 3206p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               4233

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           2468
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7439
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    288              5784   3206  FALL       6
I__222/I                              Odrv12                         0              5784   3206  FALL       1
I__222/O                              Odrv12                       540              6324   3206  FALL       1
I__223/I                              Sp12to4                        0              6324   3206  FALL       1
I__223/O                              Sp12to4                      449              6773   3206  FALL       1
I__224/I                              LocalMux                       0              6773   3206  FALL       1
I__224/O                              LocalMux                     309              7082   3206  FALL       1
I__225/I                              SRMux                          0              7082   3206  FALL       1
I__225/O                              SRMux                        358              7439   3206  FALL       1
FRAME_COUNTER_63__i5_LC_4_20_5/sr     LogicCell40_SEQ_MODE_1000      0              7439   3206  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i5_LC_4_20_5/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i4_LC_4_20_4/sr
Capture Clock    : FRAME_COUNTER_63__i4_LC_4_20_4/clk
Hold Constraint  : 0p
Path slack       : 3206p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               4233

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           2468
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7439
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    288              5784   3206  FALL       6
I__222/I                              Odrv12                         0              5784   3206  FALL       1
I__222/O                              Odrv12                       540              6324   3206  FALL       1
I__223/I                              Sp12to4                        0              6324   3206  FALL       1
I__223/O                              Sp12to4                      449              6773   3206  FALL       1
I__224/I                              LocalMux                       0              6773   3206  FALL       1
I__224/O                              LocalMux                     309              7082   3206  FALL       1
I__225/I                              SRMux                          0              7082   3206  FALL       1
I__225/O                              SRMux                        358              7439   3206  FALL       1
FRAME_COUNTER_63__i4_LC_4_20_4/sr     LogicCell40_SEQ_MODE_1000      0              7439   3206  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i4_LC_4_20_4/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i3_LC_4_20_3/sr
Capture Clock    : FRAME_COUNTER_63__i3_LC_4_20_3/clk
Hold Constraint  : 0p
Path slack       : 3206p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               4233

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           2468
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7439
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    288              5784   3206  FALL       6
I__222/I                              Odrv12                         0              5784   3206  FALL       1
I__222/O                              Odrv12                       540              6324   3206  FALL       1
I__223/I                              Sp12to4                        0              6324   3206  FALL       1
I__223/O                              Sp12to4                      449              6773   3206  FALL       1
I__224/I                              LocalMux                       0              6773   3206  FALL       1
I__224/O                              LocalMux                     309              7082   3206  FALL       1
I__225/I                              SRMux                          0              7082   3206  FALL       1
I__225/O                              SRMux                        358              7439   3206  FALL       1
FRAME_COUNTER_63__i3_LC_4_20_3/sr     LogicCell40_SEQ_MODE_1000      0              7439   3206  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i3_LC_4_20_3/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i2_LC_4_20_2/sr
Capture Clock    : FRAME_COUNTER_63__i2_LC_4_20_2/clk
Hold Constraint  : 0p
Path slack       : 3206p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               4233

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           2468
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7439
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    288              5784   3206  FALL       6
I__222/I                              Odrv12                         0              5784   3206  FALL       1
I__222/O                              Odrv12                       540              6324   3206  FALL       1
I__223/I                              Sp12to4                        0              6324   3206  FALL       1
I__223/O                              Sp12to4                      449              6773   3206  FALL       1
I__224/I                              LocalMux                       0              6773   3206  FALL       1
I__224/O                              LocalMux                     309              7082   3206  FALL       1
I__225/I                              SRMux                          0              7082   3206  FALL       1
I__225/O                              SRMux                        358              7439   3206  FALL       1
FRAME_COUNTER_63__i2_LC_4_20_2/sr     LogicCell40_SEQ_MODE_1000      0              7439   3206  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i1_LC_4_20_1/sr
Capture Clock    : FRAME_COUNTER_63__i1_LC_4_20_1/clk
Hold Constraint  : 0p
Path slack       : 3206p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               4233

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           2468
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7439
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    288              5784   3206  FALL       6
I__222/I                              Odrv12                         0              5784   3206  FALL       1
I__222/O                              Odrv12                       540              6324   3206  FALL       1
I__223/I                              Sp12to4                        0              6324   3206  FALL       1
I__223/O                              Sp12to4                      449              6773   3206  FALL       1
I__224/I                              LocalMux                       0              6773   3206  FALL       1
I__224/O                              LocalMux                     309              7082   3206  FALL       1
I__225/I                              SRMux                          0              7082   3206  FALL       1
I__225/O                              SRMux                        358              7439   3206  FALL       1
FRAME_COUNTER_63__i1_LC_4_20_1/sr     LogicCell40_SEQ_MODE_1000      0              7439   3206  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i1_LC_4_20_1/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_63__i2_LC_4_20_2/lcout
Path End         : FRAME_COUNTER_63__i0_LC_4_20_0/sr
Capture Clock    : FRAME_COUNTER_63__i0_LC_4_20_0/clk
Hold Constraint  : 0p
Path slack       : 3206p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4431
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               4233

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   4431
+ Clock To Q                                 540
+ Data Path Delay                           2468
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7439
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i2_LC_4_20_2/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_63__i2_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              4971   1066  FALL       2
I__227/I                              LocalMux                       0              4971   1333  FALL       1
I__227/O                              LocalMux                     309              5279   1333  FALL       1
I__229/I                              InMux                          0              5279   1333  FALL       1
I__229/O                              InMux                        217              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/in3              LogicCell40_SEQ_MODE_0000      0              5497   1333  FALL       1
i625_4_lut_LC_5_20_1/lcout            LogicCell40_SEQ_MODE_0000    288              5784   3206  FALL       6
I__222/I                              Odrv12                         0              5784   3206  FALL       1
I__222/O                              Odrv12                       540              6324   3206  FALL       1
I__223/I                              Sp12to4                        0              6324   3206  FALL       1
I__223/O                              Sp12to4                      449              6773   3206  FALL       1
I__224/I                              LocalMux                       0              6773   3206  FALL       1
I__224/O                              LocalMux                     309              7082   3206  FALL       1
I__225/I                              SRMux                          0              7082   3206  FALL       1
I__225/O                              SRMux                        358              7439   3206  FALL       1
FRAME_COUNTER_63__i0_LC_4_20_0/sr     LogicCell40_SEQ_MODE_1000      0              7439   3206  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                  main                           0                 0  RISE       1
TVP_VSYNC_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__131/I                                   Odrv12                         0              1127  RISE       1
I__131/O                                   Odrv12                       491              1618  RISE       1
I__132/I                                   Span12Mux_h                    0              1618  RISE       1
I__132/O                                   Span12Mux_h                  491              2109  RISE       1
I__133/I                                   Span12Mux_v                    0              2109  RISE       1
I__133/O                                   Span12Mux_v                  491              2600  RISE       1
I__134/I                                   Span12Mux_s2_h                 0              2600  RISE       1
I__134/O                                   Span12Mux_s2_h               161              2761  RISE       1
I__135/I                                   LocalMux                       0              2761  RISE       1
I__135/O                                   LocalMux                     330              3091  RISE       1
I__136/I                                   IoInMux                        0              3091  RISE       1
I__136/O                                   IoInMux                      259              3350  RISE       1
TVP_VSYNC_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3350  RISE       1
TVP_VSYNC_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              3968  RISE       7
I__217/I                                   gio2CtrlBuf                    0              3968  RISE       1
I__217/O                                   gio2CtrlBuf                    0              3968  RISE       1
I__218/I                                   GlobalMux                      0              3968  RISE       1
I__218/O                                   GlobalMux                    154              4122  RISE       1
I__219/I                                   ClkMux                         0              4122  RISE       1
I__219/O                                   ClkMux                       309              4431  RISE       1
FRAME_COUNTER_63__i0_LC_4_20_0/clk         LogicCell40_SEQ_MODE_1000      0              4431  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7382

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2111
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10658
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__392/I                                              Odrv12                         0              9452   3276  FALL       1
I__392/O                                              Odrv12                       540              9992   3276  FALL       1
I__394/I                                              LocalMux                       0              9992   3276  FALL       1
I__394/O                                              LocalMux                     309             10301   3276  FALL       1
I__396/I                                              SRMux                          0             10301   3276  FALL       1
I__396/O                                              SRMux                        358             10658   3276  FALL       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/sr    LogicCell40_SEQ_MODE_1000      0             10658   3276  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7382

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2111
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10658
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__392/I                                              Odrv12                         0              9452   3276  FALL       1
I__392/O                                              Odrv12                       540              9992   3276  FALL       1
I__394/I                                              LocalMux                       0              9992   3276  FALL       1
I__394/O                                              LocalMux                     309             10301   3276  FALL       1
I__396/I                                              SRMux                          0             10301   3276  FALL       1
I__396/O                                              SRMux                        358             10658   3276  FALL       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/sr    LogicCell40_SEQ_MODE_1000      0             10658   3276  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7382

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2111
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10658
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__392/I                                              Odrv12                         0              9452   3276  FALL       1
I__392/O                                              Odrv12                       540              9992   3276  FALL       1
I__394/I                                              LocalMux                       0              9992   3276  FALL       1
I__394/O                                              LocalMux                     309             10301   3276  FALL       1
I__396/I                                              SRMux                          0             10301   3276  FALL       1
I__396/O                                              SRMux                        358             10658   3276  FALL       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/sr     LogicCell40_SEQ_MODE_1000      0             10658   3276  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/sr
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7382

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                                2111
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10658
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i2_LC_4_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              8547   1066  FALL       6
I__374/I                                              LocalMux                       0              8547   2996  FALL       1
I__374/O                                              LocalMux                     309              8856   2996  FALL       1
I__380/I                                              InMux                          0              8856   2996  FALL       1
I__380/O                                              InMux                        217              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/in1      LogicCell40_SEQ_MODE_0000      0              9073   2996  FALL       1
video_signal_controller.i627_4_lut_LC_5_27_7/lcout    LogicCell40_SEQ_MODE_0000    379              9452   2996  FALL      12
I__392/I                                              Odrv12                         0              9452   3276  FALL       1
I__392/O                                              Odrv12                       540              9992   3276  FALL       1
I__394/I                                              LocalMux                       0              9992   3276  FALL       1
I__394/O                                              LocalMux                     309             10301   3276  FALL       1
I__396/I                                              SRMux                          0             10301   3276  FALL       1
I__396/O                                              SRMux                        358             10658   3276  FALL       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/sr     LogicCell40_SEQ_MODE_1000      0             10658   3276  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i4_LC_6_25_3/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/sr
Capture Clock    : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk
Hold Constraint  : 0p
Path slack       : 3290p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       8309
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   8112

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   11402
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__532/I                                                 Odrv4                          0             10048   3290  FALL       1
I__532/O                                                 Odrv4                        372             10420   3290  FALL       1
I__537/I                                                 Span4Mux_h                     0             10420   3290  FALL       1
I__537/O                                                 Span4Mux_h                   316             10736   3290  FALL       1
I__541/I                                                 LocalMux                       0             10736   3290  FALL       1
I__541/O                                                 LocalMux                     309             11044   3290  FALL       1
I__543/I                                                 SRMux                          0             11044   3290  FALL       1
I__543/O                                                 SRMux                        358             11402   3290  FALL       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/sr     LogicCell40_SEQ_MODE_1000      0             11402   3290  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk
Hold Constraint  : 0p
Path slack       : 3331p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__534/I                                                 LocalMux                       0             10048   3331  FALL       1
I__534/O                                                 LocalMux                     309             10357   3331  FALL       1
I__539/I                                                 CEMux                          0             10357   3331  FALL       1
I__539/O                                                 CEMux                        554             10911   3331  FALL       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/ce       LogicCell40_SEQ_MODE_1000      0             10911   3331  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk
Hold Constraint  : 0p
Path slack       : 3331p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__534/I                                                 LocalMux                       0             10048   3331  FALL       1
I__534/O                                                 LocalMux                     309             10357   3331  FALL       1
I__539/I                                                 CEMux                          0             10357   3331  FALL       1
I__539/O                                                 CEMux                        554             10911   3331  FALL       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/ce       LogicCell40_SEQ_MODE_1000      0             10911   3331  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk
Hold Constraint  : 0p
Path slack       : 3331p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__534/I                                                 LocalMux                       0             10048   3331  FALL       1
I__534/O                                                 LocalMux                     309             10357   3331  FALL       1
I__539/I                                                 CEMux                          0             10357   3331  FALL       1
I__539/O                                                 CEMux                        554             10911   3331  FALL       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/ce        LogicCell40_SEQ_MODE_1000      0             10911   3331  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout
Path End         : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/ce
Capture Clock    : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk
Hold Constraint  : 0p
Path slack       : 3331p

Capture Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       7580
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   7580

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                2062
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10911
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i3_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              8849   1066  FALL       3
I__418/I                                                 LocalMux                       0              8849   2273  FALL       1
I__418/O                                                 LocalMux                     309              9158   2273  FALL       1
I__421/I                                                 InMux                          0              9158   2273  FALL       1
I__421/O                                                 InMux                        217              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/in1         LogicCell40_SEQ_MODE_0000      0              9375   2273  FALL       1
video_signal_controller.i416_4_lut_LC_5_26_2/ltout       LogicCell40_SEQ_MODE_0000    323              9698   2273  RISE       1
I__315/I                                                 CascadeMux                     0              9698   2273  RISE       1
I__315/O                                                 CascadeMux                     0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/in2         LogicCell40_SEQ_MODE_0000      0              9698   2273  RISE       1
video_signal_controller.i424_4_lut_LC_5_26_3/lcout       LogicCell40_SEQ_MODE_0000    351             10048   2273  FALL      24
I__534/I                                                 LocalMux                       0             10048   3331  FALL       1
I__534/O                                                 LocalMux                     309             10357   3331  FALL       1
I__539/I                                                 CEMux                          0             10357   3331  FALL       1
I__539/O                                                 CEMux                        554             10911   3331  FALL       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/ce        LogicCell40_SEQ_MODE_1000      0             10911   3331  FALL       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DEBUG[7]:in
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10383
---------------------------------------   ----- 
End-of-path arrival time (ps)             10383
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DEBUG[7]:in                             main                           0                 0   +INF  RISE       1
DEBUG_pad_7_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
DEBUG_pad_7_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
DEBUG_pad_7_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
DEBUG_pad_7_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__458/I                                Odrv12                         0               973   +INF  FALL       1
I__458/O                                Odrv12                       540              1513   +INF  FALL       1
I__459/I                                LocalMux                       0              1513   +INF  FALL       1
I__459/O                                LocalMux                     309              1822   +INF  FALL       1
I__460/I                                InMux                          0              1822   +INF  FALL       1
I__460/O                                InMux                        217              2039   +INF  FALL       1
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/in0    LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
PULSE_1HZ_I_0_35_2_lut_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_0000    386              2425   +INF  FALL       1
I__446/I                                Odrv12                         0              2425   +INF  FALL       1
I__446/O                                Odrv12                       540              2965   +INF  FALL       1
I__447/I                                Span12Mux_v                    0              2965   +INF  FALL       1
I__447/O                                Span12Mux_v                  540              3505   +INF  FALL       1
I__448/I                                Span12Mux_h                    0              3505   +INF  FALL       1
I__448/O                                Span12Mux_h                  540              4045   +INF  FALL       1
I__449/I                                Span12Mux_s7_v                 0              4045   +INF  FALL       1
I__449/O                                Span12Mux_s7_v               316              4360   +INF  FALL       1
I__450/I                                Sp12to4                        0              4360   +INF  FALL       1
I__450/O                                Sp12to4                      449              4809   +INF  FALL       1
I__451/I                                IoSpan4Mux                     0              4809   +INF  FALL       1
I__451/O                                IoSpan4Mux                   323              5132   +INF  FALL       1
I__452/I                                LocalMux                       0              5132   +INF  FALL       1
I__452/O                                LocalMux                     309              5440   +INF  FALL       1
I__453/I                                IoInMux                        0              5440   +INF  FALL       1
I__453/O                                IoInMux                      217              5658   +INF  FALL       1
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5658   +INF  FALL       1
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7895   +INF  FALL       1
LED_pad_iopad/DIN                       IO_PAD                         0              7895   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                      2488             10383   +INF  FALL       1
LED                                     main                           0             10383   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout
Path End         : ADV_B[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                9407
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19273
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  RISE       4
I__575/I                                                       LocalMux                       0              9866   +INF  RISE       1
I__575/O                                                       LocalMux                     330             10196   +INF  RISE       1
I__578/I                                                       InMux                          0             10196   +INF  RISE       1
I__578/O                                                       InMux                        259             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in3         LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    288             10743   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10743   +INF  FALL       1
I__307/O                                                       LocalMux                     309             11051   +INF  FALL       1
I__308/I                                                       InMux                          0             11051   +INF  FALL       1
I__308/O                                                       InMux                        217             11269   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11269   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11647   +INF  FALL      24
I__620/I                                                       LocalMux                       0             11647   +INF  FALL       1
I__620/O                                                       LocalMux                     309             11956   +INF  FALL       1
I__625/I                                                       InMux                          0             11956   +INF  FALL       1
I__625/O                                                       InMux                        217             12173   +INF  FALL       1
video_signal_controller.i328_2_lut_LC_5_27_4/in0               LogicCell40_SEQ_MODE_0000      0             12173   +INF  FALL       1
video_signal_controller.i328_2_lut_LC_5_27_4/lcout             LogicCell40_SEQ_MODE_0000    386             12559   +INF  FALL       1
I__259/I                                                       Odrv4                          0             12559   +INF  FALL       1
I__259/O                                                       Odrv4                        372             12931   +INF  FALL       1
I__260/I                                                       Span4Mux_v                     0             12931   +INF  FALL       1
I__260/O                                                       Span4Mux_v                   372             13303   +INF  FALL       1
I__261/I                                                       Span4Mux_s1_v                  0             13303   +INF  FALL       1
I__261/O                                                       Span4Mux_s1_v                196             13499   +INF  FALL       1
I__262/I                                                       IoSpan4Mux                     0             13499   +INF  FALL       1
I__262/O                                                       IoSpan4Mux                   323             13822   +INF  FALL       1
I__263/I                                                       LocalMux                       0             13822   +INF  FALL       1
I__263/O                                                       LocalMux                     309             14130   +INF  FALL       1
I__264/I                                                       IoInMux                        0             14130   +INF  FALL       1
I__264/O                                                       IoInMux                      217             14348   +INF  FALL       1
ADV_B_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14348   +INF  FALL       1
ADV_B_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16585   +INF  FALL       1
ADV_B_pad_0_iopad/DIN                                          IO_PAD                         0             16585   +INF  FALL       1
ADV_B_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19273   +INF  FALL       1
ADV_B[0]                                                       main                           0             19273   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout
Path End         : ADV_B[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                               10501
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   20367
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i11_LC_6_26_2/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  FALL       4
I__575/I                                                       LocalMux                       0              9866   +INF  FALL       1
I__575/O                                                       LocalMux                     309             10175   +INF  FALL       1
I__578/I                                                       InMux                          0             10175   +INF  FALL       1
I__578/O                                                       InMux                        217             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in3         LogicCell40_SEQ_MODE_0000      0             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    288             10680   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10680   +INF  FALL       1
I__307/O                                                       LocalMux                     309             10988   +INF  FALL       1
I__308/I                                                       InMux                          0             10988   +INF  FALL       1
I__308/O                                                       InMux                        217             11206   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11206   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11584   +INF  FALL      24
I__620/I                                                       LocalMux                       0             11584   +INF  FALL       1
I__620/O                                                       LocalMux                     309             11893   +INF  FALL       1
I__626/I                                                       InMux                          0             11893   +INF  FALL       1
I__626/O                                                       InMux                        217             12110   +INF  FALL       1
video_signal_controller.i383_2_lut_LC_5_27_2/in0               LogicCell40_SEQ_MODE_0000      0             12110   +INF  FALL       1
video_signal_controller.i383_2_lut_LC_5_27_2/lcout             LogicCell40_SEQ_MODE_0000    386             12496   +INF  FALL       1
I__293/I                                                       Odrv12                         0             12496   +INF  FALL       1
I__293/O                                                       Odrv12                       540             13036   +INF  FALL       1
I__294/I                                                       Span12Mux_h                    0             13036   +INF  FALL       1
I__294/O                                                       Span12Mux_h                  540             13576   +INF  FALL       1
I__295/I                                                       Sp12to4                        0             13576   +INF  FALL       1
I__295/O                                                       Sp12to4                      449             14025   +INF  FALL       1
I__296/I                                                       Span4Mux_v                     0             14025   +INF  FALL       1
I__296/O                                                       Span4Mux_v                   372             14397   +INF  FALL       1
I__297/I                                                       Span4Mux_s1_v                  0             14397   +INF  FALL       1
I__297/O                                                       Span4Mux_s1_v                196             14593   +INF  FALL       1
I__298/I                                                       IoSpan4Mux                     0             14593   +INF  FALL       1
I__298/O                                                       IoSpan4Mux                   323             14916   +INF  FALL       1
I__299/I                                                       LocalMux                       0             14916   +INF  FALL       1
I__299/O                                                       LocalMux                     309             15224   +INF  FALL       1
I__300/I                                                       IoInMux                        0             15224   +INF  FALL       1
I__300/O                                                       IoInMux                      217             15442   +INF  FALL       1
ADV_B_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15442   +INF  FALL       1
ADV_B_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17679   +INF  FALL       1
ADV_B_pad_3_iopad/DIN                                          IO_PAD                         0             17679   +INF  FALL       1
ADV_B_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                      2688             20367   +INF  FALL       1
ADV_B[3]                                                       main                           0             20367   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout
Path End         : ADV_G[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                9400
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19266
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  RISE       4
I__583/I                                                       LocalMux                       0              9866   +INF  RISE       1
I__583/O                                                       LocalMux                     330             10196   +INF  RISE       1
I__586/I                                                       InMux                          0             10196   +INF  RISE       1
I__586/O                                                       InMux                        259             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    379             10834   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10834   +INF  FALL       1
I__307/O                                                       LocalMux                     309             11142   +INF  FALL       1
I__308/I                                                       InMux                          0             11142   +INF  FALL       1
I__308/O                                                       InMux                        217             11360   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11360   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11739   +INF  FALL      24
I__621/I                                                       Odrv4                          0             11739   +INF  FALL       1
I__621/O                                                       Odrv4                        372             12110   +INF  FALL       1
I__627/I                                                       LocalMux                       0             12110   +INF  FALL       1
I__627/O                                                       LocalMux                     309             12419   +INF  FALL       1
I__635/I                                                       InMux                          0             12419   +INF  FALL       1
I__635/O                                                       InMux                        217             12636   +INF  FALL       1
video_signal_controller.i390_2_lut_LC_5_28_2/in3               LogicCell40_SEQ_MODE_0000      0             12636   +INF  FALL       1
video_signal_controller.i390_2_lut_LC_5_28_2/lcout             LogicCell40_SEQ_MODE_0000    288             12924   +INF  FALL       1
I__387/I                                                       Odrv4                          0             12924   +INF  FALL       1
I__387/O                                                       Odrv4                        372             13296   +INF  FALL       1
I__388/I                                                       Span4Mux_s1_v                  0             13296   +INF  FALL       1
I__388/O                                                       Span4Mux_s1_v                196             13492   +INF  FALL       1
I__389/I                                                       IoSpan4Mux                     0             13492   +INF  FALL       1
I__389/O                                                       IoSpan4Mux                   323             13815   +INF  FALL       1
I__390/I                                                       LocalMux                       0             13815   +INF  FALL       1
I__390/O                                                       LocalMux                     309             14123   +INF  FALL       1
I__391/I                                                       IoInMux                        0             14123   +INF  FALL       1
I__391/O                                                       IoInMux                      217             14341   +INF  FALL       1
ADV_G_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14341   +INF  FALL       1
ADV_G_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16578   +INF  FALL       1
ADV_G_pad_3_iopad/DIN                                          IO_PAD                         0             16578   +INF  FALL       1
ADV_G_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19266   +INF  FALL       1
ADV_G[3]                                                       main                           0             19266   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout
Path End         : ADV_G[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                9456
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19322
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/clk             LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i10_LC_6_26_1/lcout       LogicCell40_SEQ_MODE_1000    540              9866   +INF  FALL       4
I__583/I                                                       LocalMux                       0              9866   +INF  FALL       1
I__583/O                                                       LocalMux                     309             10175   +INF  FALL       1
I__586/I                                                       InMux                          0             10175   +INF  FALL       1
I__586/O                                                       InMux                        217             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/in1         LogicCell40_SEQ_MODE_0000      0             10392   +INF  FALL       1
video_signal_controller.i214_2_lut_rep_4_LC_5_26_5/lcout       LogicCell40_SEQ_MODE_0000    379             10771   +INF  FALL       1
I__307/I                                                       LocalMux                       0             10771   +INF  FALL       1
I__307/O                                                       LocalMux                     309             11079   +INF  FALL       1
I__308/I                                                       InMux                          0             11079   +INF  FALL       1
I__308/O                                                       InMux                        217             11297   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in1    LogicCell40_SEQ_MODE_0000      0             11297   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    379             11675   +INF  FALL      24
I__621/I                                                       Odrv4                          0             11675   +INF  FALL       1
I__621/O                                                       Odrv4                        372             12047   +INF  FALL       1
I__628/I                                                       Span4Mux_v                     0             12047   +INF  FALL       1
I__628/O                                                       Span4Mux_v                   372             12419   +INF  FALL       1
I__636/I                                                       LocalMux                       0             12419   +INF  FALL       1
I__636/O                                                       LocalMux                     309             12727   +INF  FALL       1
I__654/I                                                       InMux                          0             12727   +INF  FALL       1
I__654/O                                                       InMux                        217             12945   +INF  FALL       1
video_signal_controller.i391_2_lut_LC_4_30_0/in0               LogicCell40_SEQ_MODE_0000      0             12945   +INF  FALL       1
video_signal_controller.i391_2_lut_LC_4_30_0/lcout             LogicCell40_SEQ_MODE_0000    386             13331   +INF  FALL       1
I__243/I                                                       Odrv12                         0             13331   +INF  FALL       1
I__243/O                                                       Odrv12                       540             13871   +INF  FALL       1
I__244/I                                                       LocalMux                       0             13871   +INF  FALL       1
I__244/O                                                       LocalMux                     309             14179   +INF  FALL       1
I__245/I                                                       IoInMux                        0             14179   +INF  FALL       1
I__245/O                                                       IoInMux                      217             14397   +INF  FALL       1
ADV_G_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14397   +INF  FALL       1
ADV_G_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16634   +INF  FALL       1
ADV_G_pad_2_iopad/DIN                                          IO_PAD                         0             16634   +INF  FALL       1
ADV_G_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19322   +INF  FALL       1
ADV_G[2]                                                       main                           0             19322   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout
Path End         : ADV_R[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                                8558
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18424
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout        LogicCell40_SEQ_MODE_1000    540              9866   +INF  RISE       4
I__591/I                                                       LocalMux                       0              9866   +INF  RISE       1
I__591/O                                                       LocalMux                     330             10196   +INF  RISE       1
I__594/I                                                       InMux                          0             10196   +INF  RISE       1
I__594/O                                                       InMux                        259             10455   +INF  RISE       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in3    LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    288             10743   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10743   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11114   +INF  FALL       1
I__629/I                                                       LocalMux                       0             11114   +INF  FALL       1
I__629/O                                                       LocalMux                     309             11423   +INF  FALL       1
I__637/I                                                       InMux                          0             11423   +INF  FALL       1
I__637/O                                                       InMux                        217             11640   +INF  FALL       1
video_signal_controller.i398_2_lut_LC_3_26_5/in0               LogicCell40_SEQ_MODE_0000      0             11640   +INF  FALL       1
video_signal_controller.i398_2_lut_LC_3_26_5/lcout             LogicCell40_SEQ_MODE_0000    386             12026   +INF  FALL       1
I__178/I                                                       Odrv4                          0             12026   +INF  FALL       1
I__178/O                                                       Odrv4                        372             12398   +INF  FALL       1
I__179/I                                                       Span4Mux_v                     0             12398   +INF  FALL       1
I__179/O                                                       Span4Mux_v                   372             12770   +INF  FALL       1
I__180/I                                                       Span4Mux_s2_h                  0             12770   +INF  FALL       1
I__180/O                                                       Span4Mux_s2_h                203             12973   +INF  FALL       1
I__181/I                                                       LocalMux                       0             12973   +INF  FALL       1
I__181/O                                                       LocalMux                     309             13282   +INF  FALL       1
I__182/I                                                       IoInMux                        0             13282   +INF  FALL       1
I__182/O                                                       IoInMux                      217             13499   +INF  FALL       1
ADV_R_pad_3_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13499   +INF  FALL       1
ADV_R_pad_3_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15736   +INF  FALL       1
ADV_R_pad_3_iopad/DIN                                          IO_PAD                         0             15736   +INF  FALL       1
ADV_R_pad_3_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18424   +INF  FALL       1
ADV_R[3]                                                       main                           0             18424   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout
Path End         : ADV_B[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        9326
+ Clock To Q                                                      540
+ Data Path Delay                                               10227
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   20093
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__549/I                                                           Sp12to4                                 0              6450  RISE       1
I__549/O                                                           Sp12to4                               428              6878  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397  RISE       1
I__563/I                                                           IoSpan4Mux                              0              7397  RISE       1
I__563/O                                                           IoSpan4Mux                            288              7685  RISE       1
I__568/I                                                           Span4Mux_v                              0              7685  RISE       1
I__568/O                                                           Span4Mux_v                            351              8035  RISE       1
I__571/I                                                           Span4Mux_h                              0              8035  RISE       1
I__571/O                                                           Span4Mux_h                            302              8337  RISE       1
I__572/I                                                           Span4Mux_v                              0              8337  RISE       1
I__572/O                                                           Span4Mux_v                            351              8688  RISE       1
I__573/I                                                           LocalMux                                0              8688  RISE       1
I__573/O                                                           LocalMux                              330              9017  RISE       1
I__574/I                                                           ClkMux                                  0              9017  RISE       1
I__574/O                                                           ClkMux                                309              9326  RISE       1
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/clk              LogicCell40_SEQ_MODE_1000               0              9326  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i9_LC_6_26_0/lcout        LogicCell40_SEQ_MODE_1000    540              9866   +INF  FALL       4
I__591/I                                                       LocalMux                       0              9866   +INF  FALL       1
I__591/O                                                       LocalMux                     309             10175   +INF  FALL       1
I__594/I                                                       InMux                          0             10175   +INF  FALL       1
I__594/O                                                       InMux                        217             10392   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in3    LogicCell40_SEQ_MODE_0000      0             10392   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    288             10680   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10680   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11051   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11051   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11423   +INF  FALL       1
I__638/I                                                       LocalMux                       0             11423   +INF  FALL       1
I__638/O                                                       LocalMux                     309             11732   +INF  FALL       1
I__655/I                                                       InMux                          0             11732   +INF  FALL       1
I__655/O                                                       InMux                        217             11949   +INF  FALL       1
video_signal_controller.i380_2_lut_LC_6_28_1/in3               LogicCell40_SEQ_MODE_0000      0             11949   +INF  FALL       1
video_signal_controller.i380_2_lut_LC_6_28_1/lcout             LogicCell40_SEQ_MODE_0000    288             12237   +INF  FALL       1
I__482/I                                                       Odrv12                         0             12237   +INF  FALL       1
I__482/O                                                       Odrv12                       540             12777   +INF  FALL       1
I__483/I                                                       Span12Mux_h                    0             12777   +INF  FALL       1
I__483/O                                                       Span12Mux_h                  540             13317   +INF  FALL       1
I__484/I                                                       Span12Mux_h                    0             13317   +INF  FALL       1
I__484/O                                                       Span12Mux_h                  540             13857   +INF  FALL       1
I__485/I                                                       Sp12to4                        0             13857   +INF  FALL       1
I__485/O                                                       Sp12to4                      449             14305   +INF  FALL       1
I__486/I                                                       Span4Mux_s3_v                  0             14305   +INF  FALL       1
I__486/O                                                       Span4Mux_s3_v                337             14642   +INF  FALL       1
I__487/I                                                       LocalMux                       0             14642   +INF  FALL       1
I__487/O                                                       LocalMux                     309             14951   +INF  FALL       1
I__488/I                                                       IoInMux                        0             14951   +INF  FALL       1
I__488/O                                                       IoInMux                      217             15168   +INF  FALL       1
ADV_B_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15168   +INF  FALL       1
ADV_B_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17405   +INF  FALL       1
ADV_B_pad_4_iopad/DIN                                          IO_PAD                         0             17405   +INF  FALL       1
ADV_B_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                      2688             20093   +INF  FALL       1
ADV_B[4]                                                       main                           0             20093   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : ADV_B[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                               11132
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19981
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       4
I__671/I                                                       LocalMux                       0              8849   +INF  RISE       1
I__671/O                                                       LocalMux                     330              9179   +INF  RISE       1
I__675/I                                                       InMux                          0              9179   +INF  RISE       1
I__675/O                                                       InMux                        259              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in1           LogicCell40_SEQ_MODE_0000      0              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    379              9817   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9817   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10125   +INF  FALL       1
I__205/I                                                       InMux                          0             10125   +INF  FALL       1
I__205/O                                                       InMux                        217             10343   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10343   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10343   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10343   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10694   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10694   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11065   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11065   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11437   +INF  FALL       1
I__639/I                                                       LocalMux                       0             11437   +INF  FALL       1
I__639/O                                                       LocalMux                     309             11746   +INF  FALL       1
I__656/I                                                       InMux                          0             11746   +INF  FALL       1
I__656/O                                                       InMux                        217             11963   +INF  FALL       1
video_signal_controller.i379_2_lut_LC_6_29_1/in1               LogicCell40_SEQ_MODE_0000      0             11963   +INF  FALL       1
video_signal_controller.i379_2_lut_LC_6_29_1/lcout             LogicCell40_SEQ_MODE_0000    379             12342   +INF  FALL       1
I__461/I                                                       Odrv12                         0             12342   +INF  FALL       1
I__461/O                                                       Odrv12                       540             12882   +INF  FALL       1
I__462/I                                                       Span12Mux_h                    0             12882   +INF  FALL       1
I__462/O                                                       Span12Mux_h                  540             13422   +INF  FALL       1
I__463/I                                                       Sp12to4                        0             13422   +INF  FALL       1
I__463/O                                                       Sp12to4                      449             13871   +INF  FALL       1
I__464/I                                                       Span4Mux_s3_v                  0             13871   +INF  FALL       1
I__464/O                                                       Span4Mux_s3_v                337             14207   +INF  FALL       1
I__465/I                                                       IoSpan4Mux                     0             14207   +INF  FALL       1
I__465/O                                                       IoSpan4Mux                   323             14530   +INF  FALL       1
I__466/I                                                       LocalMux                       0             14530   +INF  FALL       1
I__466/O                                                       LocalMux                     309             14838   +INF  FALL       1
I__467/I                                                       IoInMux                        0             14838   +INF  FALL       1
I__467/O                                                       IoInMux                      217             15056   +INF  FALL       1
ADV_B_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15056   +INF  FALL       1
ADV_B_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17293   +INF  FALL       1
ADV_B_pad_5_iopad/DIN                                          IO_PAD                         0             17293   +INF  FALL       1
ADV_B_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19981   +INF  FALL       1
ADV_B[5]                                                       main                           0             19981   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout
Path End         : ADV_G[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9765
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18614
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i8_LC_6_25_7/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       4
I__671/I                                                       LocalMux                       0              8849   +INF  FALL       1
I__671/O                                                       LocalMux                     309              9158   +INF  FALL       1
I__675/I                                                       InMux                          0              9158   +INF  FALL       1
I__675/O                                                       InMux                        217              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in1           LogicCell40_SEQ_MODE_0000      0              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    379              9754   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9754   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10062   +INF  FALL       1
I__205/I                                                       InMux                          0             10062   +INF  FALL       1
I__205/O                                                       InMux                        217             10280   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10280   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10280   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10280   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10630   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10630   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11002   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11002   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11374   +INF  FALL       1
I__639/I                                                       LocalMux                       0             11374   +INF  FALL       1
I__639/O                                                       LocalMux                     309             11682   +INF  FALL       1
I__657/I                                                       InMux                          0             11682   +INF  FALL       1
I__657/O                                                       InMux                        217             11900   +INF  FALL       1
video_signal_controller.i387_2_lut_LC_6_29_6/in0               LogicCell40_SEQ_MODE_0000      0             11900   +INF  FALL       1
video_signal_controller.i387_2_lut_LC_6_29_6/lcout             LogicCell40_SEQ_MODE_0000    386             12286   +INF  FALL       1
I__703/I                                                       Odrv4                          0             12286   +INF  FALL       1
I__703/O                                                       Odrv4                        372             12657   +INF  FALL       1
I__704/I                                                       Span4Mux_h                     0             12657   +INF  FALL       1
I__704/O                                                       Span4Mux_h                   316             12973   +INF  FALL       1
I__705/I                                                       Span4Mux_s0_v                  0             12973   +INF  FALL       1
I__705/O                                                       Span4Mux_s0_v                189             13162   +INF  FALL       1
I__706/I                                                       LocalMux                       0             13162   +INF  FALL       1
I__706/O                                                       LocalMux                     309             13471   +INF  FALL       1
I__707/I                                                       IoInMux                        0             13471   +INF  FALL       1
I__707/O                                                       IoInMux                      217             13688   +INF  FALL       1
ADV_G_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13688   +INF  FALL       1
ADV_G_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15926   +INF  FALL       1
ADV_G_pad_6_iopad/DIN                                          IO_PAD                         0             15926   +INF  FALL       1
ADV_G_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18614   +INF  FALL       1
ADV_G[6]                                                       main                           0             18614   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : ADV_B[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                               11027
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19876
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       5
I__708/I                                                       LocalMux                       0              8849   +INF  RISE       1
I__708/O                                                       LocalMux                     330              9179   +INF  RISE       1
I__712/I                                                       InMux                          0              9179   +INF  RISE       1
I__712/O                                                       InMux                        259              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in0           LogicCell40_SEQ_MODE_0000      0              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    386              9824   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9824   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10132   +INF  FALL       1
I__205/I                                                       InMux                          0             10132   +INF  FALL       1
I__205/O                                                       InMux                        217             10350   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10350   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10350   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10350   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10701   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10701   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11072   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11072   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11444   +INF  FALL       1
I__640/I                                                       LocalMux                       0             11444   +INF  FALL       1
I__640/O                                                       LocalMux                     309             11753   +INF  FALL       1
I__658/I                                                       InMux                          0             11753   +INF  FALL       1
I__658/O                                                       InMux                        217             11970   +INF  FALL       1
video_signal_controller.i378_2_lut_LC_6_30_3/in1               LogicCell40_SEQ_MODE_0000      0             11970   +INF  FALL       1
video_signal_controller.i378_2_lut_LC_6_30_3/lcout             LogicCell40_SEQ_MODE_0000    379             12349   +INF  FALL       1
I__681/I                                                       Odrv12                         0             12349   +INF  FALL       1
I__681/O                                                       Odrv12                       540             12889   +INF  FALL       1
I__682/I                                                       Span12Mux_h                    0             12889   +INF  FALL       1
I__682/O                                                       Span12Mux_h                  540             13429   +INF  FALL       1
I__683/I                                                       Span12Mux_h                    0             13429   +INF  FALL       1
I__683/O                                                       Span12Mux_h                  540             13969   +INF  FALL       1
I__684/I                                                       Span12Mux_s11_v                0             13969   +INF  FALL       1
I__684/O                                                       Span12Mux_s11_v              456             14425   +INF  FALL       1
I__685/I                                                       LocalMux                       0             14425   +INF  FALL       1
I__685/O                                                       LocalMux                     309             14733   +INF  FALL       1
I__686/I                                                       IoInMux                        0             14733   +INF  FALL       1
I__686/O                                                       IoInMux                      217             14951   +INF  FALL       1
ADV_B_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14951   +INF  FALL       1
ADV_B_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17188   +INF  FALL       1
ADV_B_pad_6_iopad/DIN                                          IO_PAD                         0             17188   +INF  FALL       1
ADV_B_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19876   +INF  FALL       1
ADV_B[6]                                                       main                           0             19876   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout
Path End         : ADV_G[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                               10136
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18985
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i7_LC_6_25_6/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       5
I__708/I                                                       LocalMux                       0              8849   +INF  FALL       1
I__708/O                                                       LocalMux                     309              9158   +INF  FALL       1
I__712/I                                                       InMux                          0              9158   +INF  FALL       1
I__712/O                                                       InMux                        217              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in0           LogicCell40_SEQ_MODE_0000      0              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    386              9761   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9761   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10069   +INF  FALL       1
I__205/I                                                       InMux                          0             10069   +INF  FALL       1
I__205/O                                                       InMux                        217             10287   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10287   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10287   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10287   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10637   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10637   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11009   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             11009   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11381   +INF  FALL       1
I__640/I                                                       LocalMux                       0             11381   +INF  FALL       1
I__640/O                                                       LocalMux                     309             11689   +INF  FALL       1
I__659/I                                                       InMux                          0             11689   +INF  FALL       1
I__659/O                                                       InMux                        217             11907   +INF  FALL       1
video_signal_controller.i386_2_lut_LC_6_30_4/in0               LogicCell40_SEQ_MODE_0000      0             11907   +INF  FALL       1
video_signal_controller.i386_2_lut_LC_6_30_4/lcout             LogicCell40_SEQ_MODE_0000    386             12293   +INF  FALL       1
I__666/I                                                       Odrv12                         0             12293   +INF  FALL       1
I__666/O                                                       Odrv12                       540             12833   +INF  FALL       1
I__667/I                                                       Sp12to4                        0             12833   +INF  FALL       1
I__667/O                                                       Sp12to4                      449             13282   +INF  FALL       1
I__668/I                                                       Span4Mux_s2_v                  0             13282   +INF  FALL       1
I__668/O                                                       Span4Mux_s2_v                252             13534   +INF  FALL       1
I__669/I                                                       LocalMux                       0             13534   +INF  FALL       1
I__669/O                                                       LocalMux                     309             13843   +INF  FALL       1
I__670/I                                                       IoInMux                        0             13843   +INF  FALL       1
I__670/O                                                       IoInMux                      217             14060   +INF  FALL       1
ADV_G_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14060   +INF  FALL       1
ADV_G_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16297   +INF  FALL       1
ADV_G_pad_7_iopad/DIN                                          IO_PAD                         0             16297   +INF  FALL       1
ADV_G_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18985   +INF  FALL       1
ADV_G[7]                                                       main                           0             18985   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : ADV_G[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9484
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18333
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       5
I__609/I                                                       LocalMux                       0              8849   +INF  RISE       1
I__609/O                                                       LocalMux                     330              9179   +INF  RISE       1
I__613/I                                                       InMux                          0              9179   +INF  RISE       1
I__613/O                                                       InMux                        259              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in3           LogicCell40_SEQ_MODE_0000      0              9438   +INF  RISE       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    288              9726   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9726   +INF  FALL       1
I__204/O                                                       LocalMux                     309             10034   +INF  FALL       1
I__205/I                                                       InMux                          0             10034   +INF  FALL       1
I__205/O                                                       InMux                        217             10252   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10252   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10252   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10252   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10602   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10602   +INF  FALL       1
I__622/O                                                       Odrv4                        372             10974   +INF  FALL       1
I__630/I                                                       Span4Mux_v                     0             10974   +INF  FALL       1
I__630/O                                                       Span4Mux_v                   372             11346   +INF  FALL       1
I__640/I                                                       LocalMux                       0             11346   +INF  FALL       1
I__640/O                                                       LocalMux                     309             11654   +INF  FALL       1
I__660/I                                                       InMux                          0             11654   +INF  FALL       1
I__660/O                                                       InMux                        217             11872   +INF  FALL       1
video_signal_controller.i388_2_lut_LC_6_30_6/in0               LogicCell40_SEQ_MODE_0000      0             11872   +INF  FALL       1
video_signal_controller.i388_2_lut_LC_6_30_6/lcout             LogicCell40_SEQ_MODE_0000    386             12258   +INF  FALL       1
I__605/I                                                       Odrv4                          0             12258   +INF  FALL       1
I__605/O                                                       Odrv4                        372             12629   +INF  FALL       1
I__606/I                                                       Span4Mux_s2_v                  0             12629   +INF  FALL       1
I__606/O                                                       Span4Mux_s2_v                252             12882   +INF  FALL       1
I__607/I                                                       LocalMux                       0             12882   +INF  FALL       1
I__607/O                                                       LocalMux                     309             13190   +INF  FALL       1
I__608/I                                                       IoInMux                        0             13190   +INF  FALL       1
I__608/O                                                       IoInMux                      217             13408   +INF  FALL       1
ADV_G_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13408   +INF  FALL       1
ADV_G_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15645   +INF  FALL       1
ADV_G_pad_5_iopad/DIN                                          IO_PAD                         0             15645   +INF  FALL       1
ADV_G_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18333   +INF  FALL       1
ADV_G[5]                                                       main                           0             18333   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout
Path End         : ADV_R[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9239
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18088
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i6_LC_6_25_5/lcout        LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       5
I__609/I                                                       LocalMux                       0              8849   +INF  FALL       1
I__609/O                                                       LocalMux                     309              9158   +INF  FALL       1
I__613/I                                                       InMux                          0              9158   +INF  FALL       1
I__613/O                                                       InMux                        217              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/in3           LogicCell40_SEQ_MODE_0000      0              9375   +INF  FALL       1
video_signal_controller.i2_3_lut_adj_4_LC_5_26_1/lcout         LogicCell40_SEQ_MODE_0000    288              9663   +INF  FALL       1
I__204/I                                                       LocalMux                       0              9663   +INF  FALL       1
I__204/O                                                       LocalMux                     309              9971   +INF  FALL       1
I__205/I                                                       InMux                          0              9971   +INF  FALL       1
I__205/O                                                       InMux                        217             10189   +INF  FALL       1
I__206/I                                                       CascadeMux                     0             10189   +INF  FALL       1
I__206/O                                                       CascadeMux                     0             10189   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in2    LogicCell40_SEQ_MODE_0000      0             10189   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    351             10539   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10539   +INF  FALL       1
I__622/O                                                       Odrv4                        372             10911   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             10911   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             11283   +INF  FALL       1
I__641/I                                                       LocalMux                       0             11283   +INF  FALL       1
I__641/O                                                       LocalMux                     309             11591   +INF  FALL       1
I__661/I                                                       InMux                          0             11591   +INF  FALL       1
I__661/O                                                       InMux                        217             11809   +INF  FALL       1
video_signal_controller.i392_2_lut_LC_3_27_1/in3               LogicCell40_SEQ_MODE_0000      0             11809   +INF  FALL       1
video_signal_controller.i392_2_lut_LC_3_27_1/lcout             LogicCell40_SEQ_MODE_0000    288             12096   +INF  FALL       1
I__175/I                                                       Odrv12                         0             12096   +INF  FALL       1
I__175/O                                                       Odrv12                       540             12636   +INF  FALL       1
I__176/I                                                       LocalMux                       0             12636   +INF  FALL       1
I__176/O                                                       LocalMux                     309             12945   +INF  FALL       1
I__177/I                                                       IoInMux                        0             12945   +INF  FALL       1
I__177/O                                                       IoInMux                      217             13162   +INF  FALL       1
ADV_R_pad_0_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13162   +INF  FALL       1
ADV_R_pad_0_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15400   +INF  FALL       1
ADV_R_pad_0_iopad/DIN                                          IO_PAD                         0             15400   +INF  FALL       1
ADV_R_pad_0_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18088   +INF  FALL       1
ADV_R[0]                                                       main                           0             18088   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : ADV_HSYNC
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                9708
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18557
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout   LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       5
I__511/I                                                  Odrv4                          0              8849   +INF  RISE       1
I__511/O                                                  Odrv4                        351              9200   +INF  RISE       1
I__514/I                                                  LocalMux                       0              9200   +INF  RISE       1
I__514/O                                                  LocalMux                     330              9529   +INF  RISE       1
I__516/I                                                  InMux                          0              9529   +INF  RISE       1
I__516/O                                                  InMux                        259              9789   +INF  RISE       1
video_signal_controller.i1_3_lut_LC_6_27_2/in3            LogicCell40_SEQ_MODE_0000      0              9789   +INF  RISE       1
video_signal_controller.i1_3_lut_LC_6_27_2/lcout          LogicCell40_SEQ_MODE_0000    288             10076   +INF  FALL       1
I__507/I                                                  LocalMux                       0             10076   +INF  FALL       1
I__507/O                                                  LocalMux                     309             10385   +INF  FALL       1
I__508/I                                                  InMux                          0             10385   +INF  FALL       1
I__508/O                                                  InMux                        217             10602   +INF  FALL       1
video_signal_controller.i33_4_lut_LC_6_27_7/in1           LogicCell40_SEQ_MODE_0000      0             10602   +INF  FALL       1
video_signal_controller.i33_4_lut_LC_6_27_7/lcout         LogicCell40_SEQ_MODE_0000    379             10981   +INF  FALL       1
I__504/I                                                  LocalMux                       0             10981   +INF  FALL       1
I__504/O                                                  LocalMux                     309             11290   +INF  FALL       1
I__505/I                                                  InMux                          0             11290   +INF  FALL       1
I__505/O                                                  InMux                        217             11507   +INF  FALL       1
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/in1    LogicCell40_SEQ_MODE_0000      0             11507   +INF  FALL       1
video_signal_controller.i622_3_lut_4_lut_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000    379             11886   +INF  FALL       1
I__309/I                                                  Odrv4                          0             11886   +INF  FALL       1
I__309/O                                                  Odrv4                        372             12258   +INF  FALL       1
I__310/I                                                  Span4Mux_s2_h                  0             12258   +INF  FALL       1
I__310/O                                                  Span4Mux_s2_h                203             12461   +INF  FALL       1
I__311/I                                                  IoSpan4Mux                     0             12461   +INF  FALL       1
I__311/O                                                  IoSpan4Mux                   323             12784   +INF  FALL       1
I__312/I                                                  IoSpan4Mux                     0             12784   +INF  FALL       1
I__312/O                                                  IoSpan4Mux                   323             13106   +INF  FALL       1
I__313/I                                                  LocalMux                       0             13106   +INF  FALL       1
I__313/O                                                  LocalMux                     309             13415   +INF  FALL       1
I__314/I                                                  IoInMux                        0             13415   +INF  FALL       1
I__314/O                                                  IoInMux                      217             13632   +INF  FALL       1
ADV_HSYNC_pad_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001         0             13632   +INF  FALL       1
ADV_HSYNC_pad_preio/PADOUT                                PRE_IO_PIN_TYPE_011001      2237             15869   +INF  FALL       1
ADV_HSYNC_pad_iopad/DIN                                   IO_PAD                         0             15869   +INF  FALL       1
ADV_HSYNC_pad_iopad/PACKAGEPIN:out                        IO_PAD                      2688             18557   +INF  FALL       1
ADV_HSYNC                                                 main                           0             18557   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout
Path End         : ADV_G[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                7471
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16320
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i5_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              8849   +INF  FALL       5
I__511/I                                                 Odrv4                          0              8849   +INF  FALL       1
I__511/O                                                 Odrv4                        372              9221   +INF  FALL       1
I__515/I                                                 Span4Mux_v                     0              9221   +INF  FALL       1
I__515/O                                                 Span4Mux_v                   372              9592   +INF  FALL       1
I__518/I                                                 LocalMux                       0              9592   +INF  FALL       1
I__518/O                                                 LocalMux                     309              9901   +INF  FALL       1
I__519/I                                                 InMux                          0              9901   +INF  FALL       1
I__519/O                                                 InMux                        217             10118   +INF  FALL       1
video_signal_controller.i389_2_lut_LC_5_30_2/in1         LogicCell40_SEQ_MODE_0000      0             10118   +INF  FALL       1
video_signal_controller.i389_2_lut_LC_5_30_2/lcout       LogicCell40_SEQ_MODE_0000    379             10497   +INF  FALL       1
I__337/I                                                 Odrv4                          0             10497   +INF  FALL       1
I__337/O                                                 Odrv4                        372             10869   +INF  FALL       1
I__338/I                                                 LocalMux                       0             10869   +INF  FALL       1
I__338/O                                                 LocalMux                     309             11177   +INF  FALL       1
I__339/I                                                 IoInMux                        0             11177   +INF  FALL       1
I__339/O                                                 IoInMux                      217             11395   +INF  FALL       1
ADV_G_pad_4_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001         0             11395   +INF  FALL       1
ADV_G_pad_4_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001      2237             13632   +INF  FALL       1
ADV_G_pad_4_iopad/DIN                                    IO_PAD                         0             13632   +INF  FALL       1
ADV_G_pad_4_iopad/PACKAGEPIN:out                         IO_PAD                      2688             16320   +INF  FALL       1
ADV_G[4]                                                 main                           0             16320   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout
Path End         : ADV_G[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                7815
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16664
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i2_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       3
I__430/I                                                 Odrv4                          0              8849   +INF  RISE       1
I__430/O                                                 Odrv4                        351              9200   +INF  RISE       1
I__433/I                                                 Span4Mux_v                     0              9200   +INF  RISE       1
I__433/O                                                 Span4Mux_v                   351              9550   +INF  RISE       1
I__434/I                                                 Span4Mux_s3_v                  0              9550   +INF  RISE       1
I__434/O                                                 Span4Mux_s3_v                316              9866   +INF  RISE       1
I__435/I                                                 LocalMux                       0              9866   +INF  RISE       1
I__435/O                                                 LocalMux                     330             10196   +INF  RISE       1
I__436/I                                                 InMux                          0             10196   +INF  RISE       1
I__436/O                                                 InMux                        259             10455   +INF  RISE       1
video_signal_controller.i393_2_lut_LC_3_30_3/in0         LogicCell40_SEQ_MODE_0000      0             10455   +INF  RISE       1
video_signal_controller.i393_2_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000    386             10841   +INF  FALL       1
I__159/I                                                 Odrv4                          0             10841   +INF  FALL       1
I__159/O                                                 Odrv4                        372             11213   +INF  FALL       1
I__160/I                                                 LocalMux                       0             11213   +INF  FALL       1
I__160/O                                                 LocalMux                     309             11521   +INF  FALL       1
I__161/I                                                 IoInMux                        0             11521   +INF  FALL       1
I__161/O                                                 IoInMux                      217             11739   +INF  FALL       1
ADV_G_pad_1_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001         0             11739   +INF  FALL       1
ADV_G_pad_1_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001      2237             13976   +INF  FALL       1
ADV_G_pad_1_iopad/DIN                                    IO_PAD                         0             13976   +INF  FALL       1
ADV_G_pad_1_iopad/PACKAGEPIN:out                         IO_PAD                      2688             16664   +INF  FALL       1
ADV_G[1]                                                 main                           0             16664   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout
Path End         : ADV_G[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8309
+ Clock To Q                                                      540
+ Data Path Delay                                                7955
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16804
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__553/I                                                           Sp12to4                                 0              6941  RISE       1
I__553/O                                                           Sp12to4                               428              7369  RISE       1
I__558/I                                                           Span4Mux_h                              0              7369  RISE       1
I__558/O                                                           Span4Mux_h                            302              7671  RISE       1
I__564/I                                                           LocalMux                                0              7671  RISE       1
I__564/O                                                           LocalMux                              330              8000  RISE       1
I__569/I                                                           ClkMux                                  0              8000  RISE       1
I__569/O                                                           ClkMux                                309              8309  RISE       1
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/clk              LogicCell40_SEQ_MODE_1000               0              8309  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_X_65_66__i1_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              8849   +INF  RISE       3
I__440/I                                                 Odrv4                          0              8849   +INF  RISE       1
I__440/O                                                 Odrv4                        351              9200   +INF  RISE       1
I__443/I                                                 Span4Mux_v                     0              9200   +INF  RISE       1
I__443/O                                                 Span4Mux_v                   351              9550   +INF  RISE       1
I__444/I                                                 LocalMux                       0              9550   +INF  RISE       1
I__444/O                                                 LocalMux                     330              9880   +INF  RISE       1
I__445/I                                                 InMux                          0              9880   +INF  RISE       1
I__445/O                                                 InMux                        259             10139   +INF  RISE       1
video_signal_controller.i327_2_lut_LC_5_30_1/in3         LogicCell40_SEQ_MODE_0000      0             10139   +INF  RISE       1
video_signal_controller.i327_2_lut_LC_5_30_1/lcout       LogicCell40_SEQ_MODE_0000    288             10427   +INF  FALL       1
I__340/I                                                 Odrv4                          0             10427   +INF  FALL       1
I__340/O                                                 Odrv4                        372             10799   +INF  FALL       1
I__341/I                                                 Span4Mux_s3_h                  0             10799   +INF  FALL       1
I__341/O                                                 Span4Mux_s3_h                231             11030   +INF  FALL       1
I__342/I                                                 IoSpan4Mux                     0             11030   +INF  FALL       1
I__342/O                                                 IoSpan4Mux                   323             11353   +INF  FALL       1
I__343/I                                                 LocalMux                       0             11353   +INF  FALL       1
I__343/O                                                 LocalMux                     309             11661   +INF  FALL       1
I__344/I                                                 IoInMux                        0             11661   +INF  FALL       1
I__344/O                                                 IoInMux                      217             11879   +INF  FALL       1
ADV_G_pad_0_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001         0             11879   +INF  FALL       1
ADV_G_pad_0_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001      2237             14116   +INF  FALL       1
ADV_G_pad_0_iopad/DIN                                    IO_PAD                         0             14116   +INF  FALL       1
ADV_G_pad_0_iopad/PACKAGEPIN:out                         IO_PAD                      2688             16804   +INF  FALL       1
ADV_G[0]                                                 main                           0             16804   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout
Path End         : ADV_R[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10795
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18915
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       3
I__252/I                                                       Odrv4                          0              8120   +INF  RISE       1
I__252/O                                                       Odrv4                        351              8470   +INF  RISE       1
I__254/I                                                       LocalMux                       0              8470   +INF  RISE       1
I__254/O                                                       LocalMux                     330              8800   +INF  RISE       1
I__257/I                                                       InMux                          0              8800   +INF  RISE       1
I__257/O                                                       InMux                        259              9059   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in0                 LogicCell40_SEQ_MODE_0000      0              9059   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    386              9445   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9445   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9754   +INF  FALL       1
I__404/I                                                       InMux                          0              9754   +INF  FALL       1
I__404/O                                                       InMux                        217              9971   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9971   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10357   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10357   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10665   +INF  FALL       1
I__302/I                                                       InMux                          0             10665   +INF  FALL       1
I__302/O                                                       InMux                        217             10883   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10883   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11269   +INF  FALL      24
I__622/I                                                       Odrv4                          0             11269   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11640   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             11640   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             12012   +INF  FALL       1
I__642/I                                                       LocalMux                       0             12012   +INF  FALL       1
I__642/O                                                       LocalMux                     309             12321   +INF  FALL       1
I__662/I                                                       InMux                          0             12321   +INF  FALL       1
I__662/O                                                       InMux                        217             12538   +INF  FALL       1
video_signal_controller.i329_2_lut_LC_2_27_3/in0               LogicCell40_SEQ_MODE_0000      0             12538   +INF  FALL       1
video_signal_controller.i329_2_lut_LC_2_27_3/lcout             LogicCell40_SEQ_MODE_0000    386             12924   +INF  FALL       1
I__144/I                                                       Odrv12                         0             12924   +INF  FALL       1
I__144/O                                                       Odrv12                       540             13464   +INF  FALL       1
I__145/I                                                       LocalMux                       0             13464   +INF  FALL       1
I__145/O                                                       LocalMux                     309             13772   +INF  FALL       1
I__146/I                                                       IoInMux                        0             13772   +INF  FALL       1
I__146/O                                                       IoInMux                      217             13990   +INF  FALL       1
ADV_R_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13990   +INF  FALL       1
ADV_R_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16227   +INF  FALL       1
ADV_R_pad_1_iopad/DIN                                          IO_PAD                         0             16227   +INF  FALL       1
ADV_R_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18915   +INF  FALL       1
ADV_R[1]                                                       main                           0             18915   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout
Path End         : ADV_R[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10487
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18607
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i11_LC_4_27_3/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       3
I__252/I                                                       Odrv4                          0              8120   +INF  FALL       1
I__252/O                                                       Odrv4                        372              8491   +INF  FALL       1
I__254/I                                                       LocalMux                       0              8491   +INF  FALL       1
I__254/O                                                       LocalMux                     309              8800   +INF  FALL       1
I__257/I                                                       InMux                          0              8800   +INF  FALL       1
I__257/O                                                       InMux                        217              9017   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in0                 LogicCell40_SEQ_MODE_0000      0              9017   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    386              9403   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9403   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9712   +INF  FALL       1
I__404/I                                                       InMux                          0              9712   +INF  FALL       1
I__404/O                                                       InMux                        217              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10315   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10315   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10623   +INF  FALL       1
I__302/I                                                       InMux                          0             10623   +INF  FALL       1
I__302/O                                                       InMux                        217             10841   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10841   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11227   +INF  FALL      24
I__622/I                                                       Odrv4                          0             11227   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11598   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             11598   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             11970   +INF  FALL       1
I__644/I                                                       LocalMux                       0             11970   +INF  FALL       1
I__644/O                                                       LocalMux                     309             12279   +INF  FALL       1
I__664/I                                                       InMux                          0             12279   +INF  FALL       1
I__664/O                                                       InMux                        217             12496   +INF  FALL       1
video_signal_controller.i394_2_lut_LC_3_30_2/in3               LogicCell40_SEQ_MODE_0000      0             12496   +INF  FALL       1
video_signal_controller.i394_2_lut_LC_3_30_2/lcout             LogicCell40_SEQ_MODE_0000    288             12784   +INF  FALL       1
I__162/I                                                       Odrv4                          0             12784   +INF  FALL       1
I__162/O                                                       Odrv4                        372             13155   +INF  FALL       1
I__163/I                                                       LocalMux                       0             13155   +INF  FALL       1
I__163/O                                                       LocalMux                     309             13464   +INF  FALL       1
I__164/I                                                       IoInMux                        0             13464   +INF  FALL       1
I__164/O                                                       IoInMux                      217             13681   +INF  FALL       1
ADV_R_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13681   +INF  FALL       1
ADV_R_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15919   +INF  FALL       1
ADV_R_pad_7_iopad/DIN                                          IO_PAD                         0             15919   +INF  FALL       1
ADV_R_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18607   +INF  FALL       1
ADV_R[7]                                                       main                           0             18607   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : ADV_R[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10269
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18389
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       3
I__246/I                                                       LocalMux                       0              8120   +INF  RISE       1
I__246/O                                                       LocalMux                     330              8449   +INF  RISE       1
I__249/I                                                       InMux                          0              8449   +INF  RISE       1
I__249/O                                                       InMux                        259              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in1                 LogicCell40_SEQ_MODE_0000      0              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    379              9087   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9087   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9396   +INF  FALL       1
I__404/I                                                       InMux                          0              9396   +INF  FALL       1
I__404/O                                                       InMux                        217              9613   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9613   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9999   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9999   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10308   +INF  FALL       1
I__302/I                                                       InMux                          0             10308   +INF  FALL       1
I__302/O                                                       InMux                        217             10525   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10525   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10911   +INF  FALL      24
I__622/I                                                       Odrv4                          0             10911   +INF  FALL       1
I__622/O                                                       Odrv4                        372             11283   +INF  FALL       1
I__631/I                                                       Span4Mux_v                     0             11283   +INF  FALL       1
I__631/O                                                       Span4Mux_v                   372             11654   +INF  FALL       1
I__645/I                                                       LocalMux                       0             11654   +INF  FALL       1
I__645/O                                                       LocalMux                     309             11963   +INF  FALL       1
I__665/I                                                       InMux                          0             11963   +INF  FALL       1
I__665/O                                                       InMux                        217             12180   +INF  FALL       1
video_signal_controller.i395_2_lut_LC_2_30_1/in0               LogicCell40_SEQ_MODE_0000      0             12180   +INF  FALL       1
video_signal_controller.i395_2_lut_LC_2_30_1/lcout             LogicCell40_SEQ_MODE_0000    386             12566   +INF  FALL       1
I__141/I                                                       Odrv4                          0             12566   +INF  FALL       1
I__141/O                                                       Odrv4                        372             12938   +INF  FALL       1
I__142/I                                                       LocalMux                       0             12938   +INF  FALL       1
I__142/O                                                       LocalMux                     309             13246   +INF  FALL       1
I__143/I                                                       IoInMux                        0             13246   +INF  FALL       1
I__143/O                                                       IoInMux                      217             13464   +INF  FALL       1
ADV_R_pad_6_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13464   +INF  FALL       1
ADV_R_pad_6_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15701   +INF  FALL       1
ADV_R_pad_6_iopad/DIN                                          IO_PAD                         0             15701   +INF  FALL       1
ADV_R_pad_6_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18389   +INF  FALL       1
ADV_R[6]                                                       main                           0             18389   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout
Path End         : ADV_B[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               11398
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19518
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/clk                LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i10_LC_4_27_2/lcout          LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       3
I__246/I                                                       LocalMux                       0              8120   +INF  FALL       1
I__246/O                                                       LocalMux                     309              8428   +INF  FALL       1
I__249/I                                                       InMux                          0              8428   +INF  FALL       1
I__249/O                                                       InMux                        217              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in1                 LogicCell40_SEQ_MODE_0000      0              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    379              9024   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9024   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9333   +INF  FALL       1
I__404/I                                                       InMux                          0              9333   +INF  FALL       1
I__404/O                                                       InMux                        217              9550   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9550   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9936   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9936   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10245   +INF  FALL       1
I__302/I                                                       InMux                          0             10245   +INF  FALL       1
I__302/O                                                       InMux                        217             10462   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10462   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10848   +INF  FALL      24
I__623/I                                                       Odrv12                         0             10848   +INF  FALL       1
I__623/O                                                       Odrv12                       540             11388   +INF  FALL       1
I__632/I                                                       LocalMux                       0             11388   +INF  FALL       1
I__632/O                                                       LocalMux                     309             11696   +INF  FALL       1
I__646/I                                                       InMux                          0             11696   +INF  FALL       1
I__646/O                                                       InMux                        217             11914   +INF  FALL       1
video_signal_controller.i384_2_lut_LC_5_29_1/in3               LogicCell40_SEQ_MODE_0000      0             11914   +INF  FALL       1
video_signal_controller.i384_2_lut_LC_5_29_1/lcout             LogicCell40_SEQ_MODE_0000    288             12201   +INF  FALL       1
I__367/I                                                       Odrv12                         0             12201   +INF  FALL       1
I__367/O                                                       Odrv12                       540             12741   +INF  FALL       1
I__368/I                                                       Span12Mux_h                    0             12741   +INF  FALL       1
I__368/O                                                       Span12Mux_h                  540             13282   +INF  FALL       1
I__369/I                                                       Sp12to4                        0             13282   +INF  FALL       1
I__369/O                                                       Sp12to4                      449             13730   +INF  FALL       1
I__370/I                                                       Span4Mux_s3_v                  0             13730   +INF  FALL       1
I__370/O                                                       Span4Mux_s3_v                337             14067   +INF  FALL       1
I__371/I                                                       LocalMux                       0             14067   +INF  FALL       1
I__371/O                                                       LocalMux                     309             14376   +INF  FALL       1
I__372/I                                                       IoInMux                        0             14376   +INF  FALL       1
I__372/O                                                       IoInMux                      217             14593   +INF  FALL       1
ADV_B_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14593   +INF  FALL       1
ADV_B_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16830   +INF  FALL       1
ADV_B_pad_2_iopad/DIN                                          IO_PAD                         0             16830   +INF  FALL       1
ADV_B_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19518   +INF  FALL       1
ADV_B[2]                                                       main                           0             19518   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : ADV_VSYNC
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                                8039
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   16159
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       4
I__287/I                                              LocalMux                       0              8120   +INF  RISE       1
I__287/O                                              LocalMux                     330              8449   +INF  RISE       1
I__291/I                                              InMux                          0              8449   +INF  RISE       1
I__291/O                                              InMux                        259              8709   +INF  RISE       1
video_signal_controller.i615_4_lut_LC_3_27_4/in1      LogicCell40_SEQ_MODE_0000      0              8709   +INF  RISE       1
video_signal_controller.i615_4_lut_LC_3_27_4/lcout    LogicCell40_SEQ_MODE_0000    379              9087   +INF  FALL       1
I__172/I                                              LocalMux                       0              9087   +INF  FALL       1
I__172/O                                              LocalMux                     309              9396   +INF  FALL       1
I__173/I                                              InMux                          0              9396   +INF  FALL       1
I__173/O                                              InMux                        217              9613   +INF  FALL       1
video_signal_controller.i10_4_lut_LC_3_27_7/in0       LogicCell40_SEQ_MODE_0000      0              9613   +INF  FALL       1
video_signal_controller.i10_4_lut_LC_3_27_7/lcout     LogicCell40_SEQ_MODE_0000    386              9999   +INF  FALL       1
I__165/I                                              Odrv12                         0              9999   +INF  FALL       1
I__165/O                                              Odrv12                       540             10539   +INF  FALL       1
I__166/I                                              Span12Mux_s2_h                 0             10539   +INF  FALL       1
I__166/O                                              Span12Mux_s2_h               168             10708   +INF  FALL       1
I__167/I                                              LocalMux                       0             10708   +INF  FALL       1
I__167/O                                              LocalMux                     309             11016   +INF  FALL       1
I__168/I                                              IoInMux                        0             11016   +INF  FALL       1
I__168/O                                              IoInMux                      217             11234   +INF  FALL       1
ADV_VSYNC_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001         0             11234   +INF  FALL       1
ADV_VSYNC_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001      2237             13471   +INF  FALL       1
ADV_VSYNC_pad_iopad/DIN                               IO_PAD                         0             13471   +INF  FALL       1
ADV_VSYNC_pad_iopad/PACKAGEPIN:out                    IO_PAD                      2688             16159   +INF  FALL       1
ADV_VSYNC                                             main                           0             16159   +INF  FALL       1


++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout
Path End         : ADV_B[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               11553
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   19673
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i9_LC_4_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       4
I__288/I                                                       LocalMux                       0              8120   +INF  FALL       1
I__288/O                                                       LocalMux                     309              8428   +INF  FALL       1
I__292/I                                                       InMux                          0              8428   +INF  FALL       1
I__292/O                                                       InMux                        217              8646   +INF  FALL       1
video_signal_controller.i1_2_lut_adj_6_LC_3_26_3/in0           LogicCell40_SEQ_MODE_0000      0              8646   +INF  FALL       1
video_signal_controller.i1_2_lut_adj_6_LC_3_26_3/lcout         LogicCell40_SEQ_MODE_0000    386              9031   +INF  FALL       1
I__303/I                                                       Odrv4                          0              9031   +INF  FALL       1
I__303/O                                                       Odrv4                        372              9403   +INF  FALL       1
I__304/I                                                       LocalMux                       0              9403   +INF  FALL       1
I__304/O                                                       LocalMux                     309              9712   +INF  FALL       1
I__305/I                                                       InMux                          0              9712   +INF  FALL       1
I__305/O                                                       InMux                        217              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in3                 LogicCell40_SEQ_MODE_0000      0              9929   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    288             10217   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10217   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10525   +INF  FALL       1
I__302/I                                                       InMux                          0             10525   +INF  FALL       1
I__302/O                                                       InMux                        217             10743   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10743   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11128   +INF  FALL      24
I__623/I                                                       Odrv12                         0             11128   +INF  FALL       1
I__623/O                                                       Odrv12                       540             11668   +INF  FALL       1
I__632/I                                                       LocalMux                       0             11668   +INF  FALL       1
I__632/O                                                       LocalMux                     309             11977   +INF  FALL       1
I__647/I                                                       InMux                          0             11977   +INF  FALL       1
I__647/O                                                       InMux                        217             12194   +INF  FALL       1
video_signal_controller.i385_2_lut_LC_5_29_5/in1               LogicCell40_SEQ_MODE_0000      0             12194   +INF  FALL       1
video_signal_controller.i385_2_lut_LC_5_29_5/lcout             LogicCell40_SEQ_MODE_0000    379             12573   +INF  FALL       1
I__345/I                                                       Odrv12                         0             12573   +INF  FALL       1
I__345/O                                                       Odrv12                       540             13113   +INF  FALL       1
I__346/I                                                       Sp12to4                        0             13113   +INF  FALL       1
I__346/O                                                       Sp12to4                      449             13562   +INF  FALL       1
I__347/I                                                       Span4Mux_s3_v                  0             13562   +INF  FALL       1
I__347/O                                                       Span4Mux_s3_v                337             13899   +INF  FALL       1
I__348/I                                                       IoSpan4Mux                     0             13899   +INF  FALL       1
I__348/O                                                       IoSpan4Mux                   323             14221   +INF  FALL       1
I__349/I                                                       LocalMux                       0             14221   +INF  FALL       1
I__349/O                                                       LocalMux                     309             14530   +INF  FALL       1
I__350/I                                                       IoInMux                        0             14530   +INF  FALL       1
I__350/O                                                       IoInMux                      217             14747   +INF  FALL       1
ADV_B_pad_1_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             14747   +INF  FALL       1
ADV_B_pad_1_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16985   +INF  FALL       1
ADV_B_pad_1_iopad/DIN                                          IO_PAD                         0             16985   +INF  FALL       1
ADV_B_pad_1_iopad/PACKAGEPIN:out                               IO_PAD                      2688             19673   +INF  FALL       1
ADV_B[1]                                                       main                           0             19673   +INF  FALL       1


++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : ADV_B[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               12072
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   20192
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout           LogicCell40_SEQ_MODE_1000    540              8120   +INF  RISE       3
I__405/I                                                       LocalMux                       0              8120   +INF  RISE       1
I__405/O                                                       LocalMux                     330              8449   +INF  RISE       1
I__408/I                                                       InMux                          0              8449   +INF  RISE       1
I__408/O                                                       InMux                        259              8709   +INF  RISE       1
I__411/I                                                       CascadeMux                     0              8709   +INF  RISE       1
I__411/O                                                       CascadeMux                     0              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in2                 LogicCell40_SEQ_MODE_0000      0              8709   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    351              9059   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9059   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9368   +INF  FALL       1
I__404/I                                                       InMux                          0              9368   +INF  FALL       1
I__404/O                                                       InMux                        217              9585   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9585   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9971   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9971   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10280   +INF  FALL       1
I__302/I                                                       InMux                          0             10280   +INF  FALL       1
I__302/O                                                       InMux                        217             10497   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10497   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10883   +INF  FALL      24
I__623/I                                                       Odrv12                         0             10883   +INF  FALL       1
I__623/O                                                       Odrv12                       540             11423   +INF  FALL       1
I__633/I                                                       LocalMux                       0             11423   +INF  FALL       1
I__633/O                                                       LocalMux                     309             11732   +INF  FALL       1
I__649/I                                                       InMux                          0             11732   +INF  FALL       1
I__649/O                                                       InMux                        217             11949   +INF  FALL       1
video_signal_controller.i377_2_lut_LC_5_30_3/in0               LogicCell40_SEQ_MODE_0000      0             11949   +INF  FALL       1
video_signal_controller.i377_2_lut_LC_5_30_3/lcout             LogicCell40_SEQ_MODE_0000    386             12335   +INF  FALL       1
I__316/I                                                       Odrv12                         0             12335   +INF  FALL       1
I__316/O                                                       Odrv12                       540             12875   +INF  FALL       1
I__317/I                                                       Span12Mux_h                    0             12875   +INF  FALL       1
I__317/O                                                       Span12Mux_h                  540             13415   +INF  FALL       1
I__318/I                                                       Span12Mux_h                    0             13415   +INF  FALL       1
I__318/O                                                       Span12Mux_h                  540             13955   +INF  FALL       1
I__319/I                                                       Sp12to4                        0             13955   +INF  FALL       1
I__319/O                                                       Sp12to4                      449             14404   +INF  FALL       1
I__320/I                                                       Span4Mux_s3_v                  0             14404   +INF  FALL       1
I__320/O                                                       Span4Mux_s3_v                337             14740   +INF  FALL       1
I__321/I                                                       LocalMux                       0             14740   +INF  FALL       1
I__321/O                                                       LocalMux                     309             15049   +INF  FALL       1
I__322/I                                                       IoInMux                        0             15049   +INF  FALL       1
I__322/O                                                       IoInMux                      217             15266   +INF  FALL       1
ADV_B_pad_7_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             15266   +INF  FALL       1
ADV_B_pad_7_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             17504   +INF  FALL       1
ADV_B_pad_7_iopad/DIN                                          IO_PAD                         0             17504   +INF  FALL       1
ADV_B_pad_7_iopad/PACKAGEPIN:out                               IO_PAD                      2688             20192   +INF  FALL       1
ADV_B[7]                                                       main                           0             20192   +INF  FALL       1


++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout
Path End         : ADV_R[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        7580
+ Clock To Q                                                      540
+ Data Path Delay                                               10045
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18165
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__555/I                                                           LocalMux                                0              6941  RISE       1
I__555/O                                                           LocalMux                              330              7271  RISE       1
I__560/I                                                           ClkMux                                  0              7271  RISE       1
I__560/O                                                           ClkMux                                309              7580  RISE       1
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/clk                 LogicCell40_SEQ_MODE_1000               0              7580  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i8_LC_4_27_0/lcout           LogicCell40_SEQ_MODE_1000    540              8120   +INF  FALL       3
I__405/I                                                       LocalMux                       0              8120   +INF  FALL       1
I__405/O                                                       LocalMux                     309              8428   +INF  FALL       1
I__408/I                                                       InMux                          0              8428   +INF  FALL       1
I__408/O                                                       InMux                        217              8646   +INF  FALL       1
I__411/I                                                       CascadeMux                     0              8646   +INF  FALL       1
I__411/O                                                       CascadeMux                     0              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in2                 LogicCell40_SEQ_MODE_0000      0              8646   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    351              8996   +INF  FALL       1
I__403/I                                                       LocalMux                       0              8996   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9305   +INF  FALL       1
I__404/I                                                       InMux                          0              9305   +INF  FALL       1
I__404/O                                                       InMux                        217              9522   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9522   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386              9908   +INF  FALL       1
I__301/I                                                       LocalMux                       0              9908   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10217   +INF  FALL       1
I__302/I                                                       InMux                          0             10217   +INF  FALL       1
I__302/O                                                       InMux                        217             10434   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10434   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             10820   +INF  FALL      24
I__624/I                                                       Odrv12                         0             10820   +INF  FALL       1
I__624/O                                                       Odrv12                       540             11360   +INF  FALL       1
I__634/I                                                       LocalMux                       0             11360   +INF  FALL       1
I__634/O                                                       LocalMux                     309             11668   +INF  FALL       1
I__651/I                                                       InMux                          0             11668   +INF  FALL       1
I__651/O                                                       InMux                        217             11886   +INF  FALL       1
video_signal_controller.i396_2_lut_LC_2_26_2/in3               LogicCell40_SEQ_MODE_0000      0             11886   +INF  FALL       1
video_signal_controller.i396_2_lut_LC_2_26_2/lcout             LogicCell40_SEQ_MODE_0000    288             12173   +INF  FALL       1
I__151/I                                                       Odrv4                          0             12173   +INF  FALL       1
I__151/O                                                       Odrv4                        372             12545   +INF  FALL       1
I__152/I                                                       Span4Mux_s1_h                  0             12545   +INF  FALL       1
I__152/O                                                       Span4Mux_s1_h                168             12713   +INF  FALL       1
I__153/I                                                       LocalMux                       0             12713   +INF  FALL       1
I__153/O                                                       LocalMux                     309             13022   +INF  FALL       1
I__154/I                                                       IoInMux                        0             13022   +INF  FALL       1
I__154/O                                                       IoInMux                      217             13239   +INF  FALL       1
ADV_R_pad_5_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13239   +INF  FALL       1
ADV_R_pad_5_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15477   +INF  FALL       1
ADV_R_pad_5_iopad/DIN                                          IO_PAD                         0             15477   +INF  FALL       1
ADV_R_pad_5_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18165   +INF  FALL       1
ADV_R[5]                                                       main                           0             18165   +INF  FALL       1


++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : ADV_R[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                               10137
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18684
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout           LogicCell40_SEQ_MODE_1000    540              8547   +INF  RISE       5
I__323/I                                                       LocalMux                       0              8547   +INF  RISE       1
I__323/O                                                       LocalMux                     330              8877   +INF  RISE       1
I__327/I                                                       InMux                          0              8877   +INF  RISE       1
I__327/O                                                       InMux                        259              9137   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/in3                 LogicCell40_SEQ_MODE_0000      0              9137   +INF  RISE       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    288              9424   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9424   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9733   +INF  FALL       1
I__404/I                                                       InMux                          0              9733   +INF  FALL       1
I__404/O                                                       InMux                        217              9950   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9950   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10336   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10336   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10644   +INF  FALL       1
I__302/I                                                       InMux                          0             10644   +INF  FALL       1
I__302/O                                                       InMux                        217             10862   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10862   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11248   +INF  FALL      24
I__624/I                                                       Odrv12                         0             11248   +INF  FALL       1
I__624/O                                                       Odrv12                       540             11788   +INF  FALL       1
I__634/I                                                       LocalMux                       0             11788   +INF  FALL       1
I__634/O                                                       LocalMux                     309             12096   +INF  FALL       1
I__652/I                                                       InMux                          0             12096   +INF  FALL       1
I__652/O                                                       InMux                        217             12314   +INF  FALL       1
video_signal_controller.i397_2_lut_LC_2_26_6/in1               LogicCell40_SEQ_MODE_0000      0             12314   +INF  FALL       1
video_signal_controller.i397_2_lut_LC_2_26_6/lcout             LogicCell40_SEQ_MODE_0000    379             12692   +INF  FALL       1
I__147/I                                                       Odrv4                          0             12692   +INF  FALL       1
I__147/O                                                       Odrv4                        372             13064   +INF  FALL       1
I__148/I                                                       Span4Mux_s1_h                  0             13064   +INF  FALL       1
I__148/O                                                       Span4Mux_s1_h                168             13232   +INF  FALL       1
I__149/I                                                       LocalMux                       0             13232   +INF  FALL       1
I__149/O                                                       LocalMux                     309             13541   +INF  FALL       1
I__150/I                                                       IoInMux                        0             13541   +INF  FALL       1
I__150/O                                                       IoInMux                      217             13758   +INF  FALL       1
ADV_R_pad_4_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13758   +INF  FALL       1
ADV_R_pad_4_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             15996   +INF  FALL       1
ADV_R_pad_4_iopad/DIN                                          IO_PAD                         0             15996   +INF  FALL       1
ADV_R_pad_4_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18684   +INF  FALL       1
ADV_R[4]                                                       main                           0             18684   +INF  FALL       1


++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout
Path End         : ADV_R[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        8007
+ Clock To Q                                                      540
+ Data Path Delay                                               10207
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   18754
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                            main                                    0                 0  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__137/I                                                           Odrv4                                   0              1127  RISE       1
I__137/O                                                           Odrv4                                 351              1478  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765  RISE       1
I__139/I                                                           LocalMux                                0              1765  RISE       1
I__139/O                                                           LocalMux                              330              2095  RISE       1
I__140/I                                                           IoInMux                                 0              2095  RISE       1
I__140/O                                                           IoInMux                               259              2355  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__544/I                                                           Odrv12                                  0              4978  RISE       1
I__544/O                                                           Odrv12                                491              5469  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450  RISE       1
I__550/I                                                           Span12Mux_v                             0              6450  RISE       1
I__550/O                                                           Span12Mux_v                           491              6941  RISE       1
I__554/I                                                           Sp12to4                                 0              6941  RISE       1
I__554/O                                                           Sp12to4                               428              7369  RISE       1
I__559/I                                                           LocalMux                                0              7369  RISE       1
I__559/O                                                           LocalMux                              330              7699  RISE       1
I__565/I                                                           ClkMux                                  0              7699  RISE       1
I__565/O                                                           ClkMux                                309              8007  RISE       1
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/clk                 LogicCell40_SEQ_MODE_1000               0              8007  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
video_signal_controller.VGA_Y_64__i7_LC_4_26_7/lcout           LogicCell40_SEQ_MODE_1000    540              8547   +INF  FALL       5
I__323/I                                                       LocalMux                       0              8547   +INF  FALL       1
I__323/O                                                       LocalMux                     309              8856   +INF  FALL       1
I__327/I                                                       InMux                          0              8856   +INF  FALL       1
I__327/O                                                       InMux                        217              9073   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/in3                 LogicCell40_SEQ_MODE_0000      0              9073   +INF  FALL       1
video_signal_controller.i3_4_lut_LC_5_27_5/lcout               LogicCell40_SEQ_MODE_0000    288              9361   +INF  FALL       1
I__403/I                                                       LocalMux                       0              9361   +INF  FALL       1
I__403/O                                                       LocalMux                     309              9670   +INF  FALL       1
I__404/I                                                       InMux                          0              9670   +INF  FALL       1
I__404/O                                                       InMux                        217              9887   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/in0                 LogicCell40_SEQ_MODE_0000      0              9887   +INF  FALL       1
video_signal_controller.i4_4_lut_LC_5_26_7/lcout               LogicCell40_SEQ_MODE_0000    386             10273   +INF  FALL       1
I__301/I                                                       LocalMux                       0             10273   +INF  FALL       1
I__301/O                                                       LocalMux                     309             10581   +INF  FALL       1
I__302/I                                                       InMux                          0             10581   +INF  FALL       1
I__302/O                                                       InMux                        217             10799   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/in0    LogicCell40_SEQ_MODE_0000      0             10799   +INF  FALL       1
video_signal_controller.VGA_VISIBLE_I_0_4_lut_LC_5_26_0/lcout  LogicCell40_SEQ_MODE_0000    386             11184   +INF  FALL      24
I__624/I                                                       Odrv12                         0             11184   +INF  FALL       1
I__624/O                                                       Odrv12                       540             11725   +INF  FALL       1
I__634/I                                                       LocalMux                       0             11725   +INF  FALL       1
I__634/O                                                       LocalMux                     309             12033   +INF  FALL       1
I__653/I                                                       InMux                          0             12033   +INF  FALL       1
I__653/O                                                       InMux                        217             12251   +INF  FALL       1
video_signal_controller.i401_2_lut_LC_2_26_0/in1               LogicCell40_SEQ_MODE_0000      0             12251   +INF  FALL       1
video_signal_controller.i401_2_lut_LC_2_26_0/lcout             LogicCell40_SEQ_MODE_0000    379             12629   +INF  FALL       1
I__155/I                                                       Odrv12                         0             12629   +INF  FALL       1
I__155/O                                                       Odrv12                       540             13169   +INF  FALL       1
I__156/I                                                       Span12Mux_s1_h                 0             13169   +INF  FALL       1
I__156/O                                                       Span12Mux_s1_h               133             13303   +INF  FALL       1
I__157/I                                                       LocalMux                       0             13303   +INF  FALL       1
I__157/O                                                       LocalMux                     309             13611   +INF  FALL       1
I__158/I                                                       IoInMux                        0             13611   +INF  FALL       1
I__158/O                                                       IoInMux                      217             13829   +INF  FALL       1
ADV_R_pad_2_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0             13829   +INF  FALL       1
ADV_R_pad_2_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237             16066   +INF  FALL       1
ADV_R_pad_2_iopad/DIN                                          IO_PAD                         0             16066   +INF  FALL       1
ADV_R_pad_2_iopad/PACKAGEPIN:out                               IO_PAD                      2688             18754   +INF  FALL       1
ADV_R[2]                                                       main                           0             18754   +INF  FALL       1


++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : DEBUG[6]:out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                       0
+ Data Path Delay                                               12506
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12506
 
Data path
pin name                                                           model name                          delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                            main                                    0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__137/I                                                           Odrv4                                   0              1127   COMP  RISE       1
I__137/O                                                           Odrv4                                 351              1478   COMP  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478   COMP  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765   COMP  RISE       1
I__139/I                                                           LocalMux                                0              1765   COMP  RISE       1
I__139/O                                                           LocalMux                              330              2095   COMP  RISE       1
I__140/I                                                           IoInMux                                 0              2095   COMP  RISE       1
I__140/O                                                           IoInMux                               259              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__544/I                                                           Odrv12                                  0              4978   COMP  RISE       1
I__544/O                                                           Odrv12                                491              5469   COMP  RISE       1
I__545/I                                                           Span12Mux_h                             0              5469   COMP  RISE       1
I__545/O                                                           Span12Mux_h                           491              5959   COMP  RISE       1
I__547/I                                                           Span12Mux_v                             0              5959   COMP  RISE       1
I__547/O                                                           Span12Mux_v                           491              6450   COMP  RISE       1
I__549/I                                                           Sp12to4                                 0              6450   COMP  RISE       1
I__549/O                                                           Sp12to4                               428              6878   COMP  RISE       1
I__552/I                                                           Span4Mux_s3_h                           0              6878   COMP  RISE       1
I__552/O                                                           Span4Mux_s3_h                         231              7110   COMP  RISE       1
I__557/I                                                           IoSpan4Mux                              0              7110   COMP  RISE       1
I__557/O                                                           IoSpan4Mux                            288              7397   COMP  RISE       1
I__562/I                                                           LocalMux                                0              7397   +INF  RISE       1
I__562/O                                                           LocalMux                              330              7727   +INF  RISE       1
I__567/I                                                           IoInMux                                 0              7727   +INF  RISE       1
I__567/O                                                           IoInMux                               259              7986   +INF  RISE       1
DEBUG_pad_6_preio/DOUT0                                            PRE_IO_PIN_TYPE_011001                  0              7986   +INF  RISE       1
DEBUG_pad_6_preio/PADOUT                                           PRE_IO_PIN_TYPE_011001               2006              9992   +INF  RISE       1
DEBUG_pad_6_iopad/DIN                                              IO_PAD                                  0              9992   +INF  RISE       1
DEBUG_pad_6_iopad/PACKAGEPIN:out                                   IO_PAD                               2514             12506   +INF  RISE       1
DEBUG[6]:out                                                       main                                    0             12506   +INF  RISE       1


++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : ADV_CLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (tx_pll.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                       0
+ Data Path Delay                                               12682
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   12682
 
Data path
pin name                                                           model name                          delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                            main                                    0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/PACKAGEPIN:in                                    IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_pad_iopad/DOUT                                             IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_pad_preio/PADIN                                            PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_pad_preio/DIN0                                             PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__137/I                                                           Odrv4                                   0              1127   COMP  RISE       1
I__137/O                                                           Odrv4                                 351              1478   COMP  RISE       1
I__138/I                                                           IoSpan4Mux                              0              1478   COMP  RISE       1
I__138/O                                                           IoSpan4Mux                            288              1765   COMP  RISE       1
I__139/I                                                           LocalMux                                0              1765   COMP  RISE       1
I__139/O                                                           LocalMux                              330              2095   COMP  RISE       1
I__140/I                                                           IoInMux                                 0              2095   COMP  RISE       1
I__140/O                                                           IoInMux                               259              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
tx_pll.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
tx_pll.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--tx_pll.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__544/I                                                           Odrv12                                  0              4978   COMP  RISE       1
I__544/O                                                           Odrv12                                491              5469   COMP  RISE       1
I__546/I                                                           Span12Mux_v                             0              5469   +INF  RISE       1
I__546/O                                                           Span12Mux_v                           491              5959   +INF  RISE       1
I__548/I                                                           Span12Mux_v                             0              5959   +INF  RISE       1
I__548/O                                                           Span12Mux_v                           491              6450   +INF  RISE       1
I__551/I                                                           Span12Mux_h                             0              6450   +INF  RISE       1
I__551/O                                                           Span12Mux_h                           491              6941   +INF  RISE       1
I__556/I                                                           Sp12to4                                 0              6941   +INF  RISE       1
I__556/O                                                           Sp12to4                               428              7369   +INF  RISE       1
I__561/I                                                           Span4Mux_s1_v                           0              7369   +INF  RISE       1
I__561/O                                                           Span4Mux_s1_v                         203              7573   +INF  RISE       1
I__566/I                                                           LocalMux                                0              7573   +INF  RISE       1
I__566/O                                                           LocalMux                              330              7902   +INF  RISE       1
I__570/I                                                           IoInMux                                 0              7902   +INF  RISE       1
I__570/O                                                           IoInMux                               259              8162   +INF  RISE       1
ADV_CLK_pad_preio/DOUT0                                            PRE_IO_PIN_TYPE_011001                  0              8162   +INF  RISE       1
ADV_CLK_pad_preio/PADOUT                                           PRE_IO_PIN_TYPE_011001               2006             10168   +INF  RISE       1
ADV_CLK_pad_iopad/DIN                                              IO_PAD                                  0             10168   +INF  RISE       1
ADV_CLK_pad_iopad/PACKAGEPIN:out                                   IO_PAD                               2514             12682   +INF  RISE       1
ADV_CLK                                                            main                                    0             12682   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

