@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v":815:7:815:14|Removing user instance PWMctr_3 because it is equivalent to instance PWMctr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v":804:7:804:14|Removing user instance PWMctr_2 because it is equivalent to instance PWMctr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v":793:7:793:14|Removing user instance PWMctr_1 because it is equivalent to instance PWMctr_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":484:0:484:5|Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock which controls 353 sequential elements including CoreGPIO_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg[0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock which controls 118 sequential elements including LCD_RGB_0.color_x[1]. This clock has no specified timing constraint which may adversely impact design performance. 
