set Operations := 1 2 3 4 5 6 7 8 9 10 11;
set Resources := CPU ASIC FPGA;

param  Delay :
		CPU	 ASIC  FPGA :=
    1    2	 	1	1
    2    1		1	1
    3    1		1	1
    4    1		1	1
    5    1		1	1
    6    1		1	1
    7    1		1	1
    8    1		1	1
    9    1		1	1
   10    8		1	7
   11    1 		1	1;

param Before :
         1  2  3  4  5  6  7  8  9  10 11 :=
    1    0  0  1  0  0  0  0  0  0  0  0
    2    0  0  1  0  0  0  0  0  0  0  0
    3    0  0  0  1  0  0  0  0  0  0  0
    4    0  0  0  0  1  0  0  0  0  0  0
    5    0  0  0  0  0  0  0  0  0  0  0
    6    0  0  0  0  0  0  1  0  0  0  0
    7    0  0  0  0  1  0  0  0  0  0  0
    8    0  0  0  0  0  0  0  0  1  0  0
    9    0  0  0  0  0  0  0  0  0  0  0
   10    0  0  0  0  0  0  0  0  0  0  1
   11    0  0  0  0  0  0  0  0  0  0  0 ;
param alpha :=
	CPU		2
	ASIC	1
	FPGA	1 ;
	
param E_r :
		CPU		ASIC	FPGA :=
	1	1	 	1		0
	2	1	 	0	    0
	3	1		0		0
	4	1		0		0
	5	1		0		0
	6	1		0		0
	7	1		0		0
	8	1		0		0
	9	1		0		0
	10	0		1		1
	11	1		0		0 ;
				

param MaxTime := 15 ;

 