

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary'
================================================================
* Date:           Thu Sep 12 16:26:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.193 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      811|    33645|  4.055 us|  0.168 ms|  811|  33645|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_140           |A_IO_L2_in_intra_trans           |        1|      515|   5.000 ns|   2.575 us|    1|  515|       no|
        |grp_A_IO_L2_in_inter_trans_boundary_fu_150  |A_IO_L2_in_inter_trans_boundary  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_270_1     |      808|    33128|  202 ~ 8282|          -|          -|     4|        no|
        | + VITIS_LOOP_271_2    |      200|     8280|   50 ~ 2070|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_272_3  |       48|     2068|    12 ~ 517|          -|          -|     4|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       46|      377|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      209|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|       78|      658|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_boundary_fu_150  |A_IO_L2_in_inter_trans_boundary  |        0|   0|  11|   73|    0|
    |grp_A_IO_L2_in_intra_trans_fu_140           |A_IO_L2_in_intra_trans           |        0|   0|  35|  304|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0|  46|  377|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_U  |A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_A_pong_U  |A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                          |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |c0_6_fu_171_p2                   |         +|   0|  0|  10|           3|           1|
    |c1_3_fu_183_p2                   |         +|   0|  0|  10|           3|           1|
    |c2_6_fu_199_p2                   |         +|   0|  0|  10|           3|           1|
    |icmp_ln270_fu_165_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln271_fu_177_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln272_fu_193_p2             |      icmp|   0|  0|  12|           3|           4|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |arb_fu_205_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  72|          21|          19|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  37|          7|    1|          7|
    |ap_done                                           |   9|          2|    1|          2|
    |arb_3_reg_104                                     |   9|          2|    1|          2|
    |c0_fu_54                                          |   9|          2|    3|          6|
    |c1_reg_93                                         |   9|          2|    3|          6|
    |c2_reg_129                                        |   9|          2|    3|          6|
    |fifo_A_A_IO_L2_in_1_read                          |   9|          2|    1|          2|
    |fifo_A_PE_1_0_write                               |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_trans_fu_140_intra_trans_en  |  14|          3|    1|          3|
    |grp_A_IO_L2_in_intra_trans_fu_140_local_A_q0      |  14|          3|  512|       1536|
    |intra_trans_en_5_reg_80                           |   9|          2|    1|          2|
    |intra_trans_en_6_reg_116                          |   9|          2|    1|          2|
    |local_A_ping_ce0                                  |   9|          2|    1|          2|
    |local_A_ping_ce1                                  |   9|          2|    1|          2|
    |local_A_ping_we1                                  |   9|          2|    1|          2|
    |local_A_pong_ce0                                  |   9|          2|    1|          2|
    |local_A_pong_ce1                                  |   9|          2|    1|          2|
    |local_A_pong_we1                                  |   9|          2|    1|          2|
    |real_start                                        |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 209|         45|  536|       1590|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                |  6|   0|    6|          0|
    |ap_done_reg                                              |  1|   0|    1|          0|
    |arb_3_reg_104                                            |  1|   0|    1|          0|
    |c0_6_reg_221                                             |  3|   0|    3|          0|
    |c0_fu_54                                                 |  3|   0|    3|          0|
    |c1_3_reg_229                                             |  3|   0|    3|          0|
    |c1_reg_93                                                |  3|   0|    3|          0|
    |c2_6_reg_237                                             |  3|   0|    3|          0|
    |c2_reg_129                                               |  3|   0|    3|          0|
    |grp_A_IO_L2_in_inter_trans_boundary_fu_150_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_fu_140_ap_start_reg           |  1|   0|    1|          0|
    |intra_trans_en_5_reg_80                                  |  1|   0|    1|          0|
    |intra_trans_en_6_reg_116                                 |  1|   0|    1|          0|
    |intra_trans_en_reg_66                                    |  1|   0|    1|          0|
    |start_once_reg                                           |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 32|   0|   32|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_boundary|  return value|
|fifo_A_A_IO_L2_in_1_dout            |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_empty_n         |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_read            |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_PE_1_0_din                   |  out|   64|     ap_fifo|        fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_num_data_valid        |   in|    2|     ap_fifo|        fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_fifo_cap              |   in|    2|     ap_fifo|        fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_full_n                |   in|    1|     ap_fifo|        fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_write                 |  out|    1|     ap_fifo|        fifo_A_PE_1_0|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

