
*** Running vivado
    with args -log Audio_Mixer_Design_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Audio_Mixer_Design_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Audio_Mixer_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harsha/work/Zynq/workspace/ip-repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harsha/work/Zynq/workspace/ip-repo/SoC_Design/IPs/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harsha/work/Zynq/workspace/ip_repo/axi_to_audio_interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harsha/work/Zynq/workspace/ip-repo/ip_repo_vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harsha/work/Zynq/workspace/ip_repo/audio_to_axi_interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harsha/work/Zynq/workspace/ip-repo/zedboard_audio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 961.078 ; gain = 49.094 ; free physical = 124 ; free virtual = 7439
Command: synth_design -top Audio_Mixer_Design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
CRITICAL WARNING: [filemgmt 20-1741] File 'Zed_audio_interface.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* Audio_Mixer_Design_audio_to_axi_interface_0_0 (/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/src/Zed_audio_interface.vhd)
* Audio_Mixer_Design_axi_to_audio_interface_0_0 (/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1084.902 ; gain = 244.254 ; free physical = 135 ; free virtual = 7363
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:403]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_wrapper' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design_wrapper.vhd:49]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:2418' bound to instance 'Audio_Mixer_Design_i' of component 'Audio_Mixer_Design' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design_wrapper.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:2457]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_FILTER_IIR_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_0_0/synth/Audio_Mixer_Design_FILTER_IIR_0_0.vhd:56' bound to instance 'FILTER_IIR_0' of component 'Audio_Mixer_Design_FILTER_IIR_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3068]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_FILTER_IIR_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_0_0/synth/Audio_Mixer_Design_FILTER_IIR_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0.vhd:5' bound to instance 'U0' of component 'FILTER_IIR_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_0_0/synth/Audio_Mixer_Design_FILTER_IIR_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'FILTER_IIR_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0.vhd:57]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0_S00_AXI' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:5' bound to instance 'FILTER_IIR_v1_0_S00_AXI_inst' of component 'FILTER_IIR_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'FILTER_IIR_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter_Top_Level' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:78]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_LP_R' of component 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:109]
INFO: [Synth 8-638] synthesizing module 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:57]
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Multiplier.vhd:21]
	Parameter MultiplierIsShiftAdd bound to: 1 - type: bool 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (1#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Multiplier.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'IIR_Biquad_II_v3' (2#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:57]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_LP_L' of component 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:124]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_BP_R' of component 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:139]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_BP_L' of component 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:154]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_HP_R' of component 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:169]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_HP_L' of component 'IIR_Biquad_II_v3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Filter_Top_Level' (3#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FILTER_IIR_v1_0_S00_AXI' (4#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'FILTER_IIR_v1_0' (5#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_FILTER_IIR_0_0' (6#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_0_0/synth/Audio_Mixer_Design_FILTER_IIR_0_0.vhd:88]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_FILTER_IIR_1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_1_0/synth/Audio_Mixer_Design_FILTER_IIR_1_0.vhd:56' bound to instance 'FILTER_IIR_1' of component 'Audio_Mixer_Design_FILTER_IIR_1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3098]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_FILTER_IIR_1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_1_0/synth/Audio_Mixer_Design_FILTER_IIR_1_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0.vhd:5' bound to instance 'U0' of component 'FILTER_IIR_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_1_0/synth/Audio_Mixer_Design_FILTER_IIR_1_0.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_FILTER_IIR_1_0' (7#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_1_0/synth/Audio_Mixer_Design_FILTER_IIR_1_0.vhd:88]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_Volume_Pregain_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_0_0/synth/Audio_Mixer_Design_Volume_Pregain_0_0.vhd:56' bound to instance 'Volume_Pregain_0' of component 'Audio_Mixer_Design_Volume_Pregain_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3128]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_Volume_Pregain_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_0_0/synth/Audio_Mixer_Design_Volume_Pregain_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0.vhd:5' bound to instance 'U0' of component 'Volume_Pregain_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_0_0/synth/Audio_Mixer_Design_Volume_Pregain_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0.vhd:59]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0_S00_AXI' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:5' bound to instance 'Volume_Pregain_v1_0_S00_AXI_inst' of component 'Volume_Pregain_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:93]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_Top_Module' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/Volume_Pregain_Top_Module.vhd:27]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_L' of component 'AmplifierFP' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/Volume_Pregain_Top_Module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'AmplifierFP' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/AmplifierFP.vhd:38]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MultiplierFP' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/MultiplierFP.vhd:15' bound to instance 'Amp_multiplier' of component 'MultiplierFP' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/AmplifierFP.vhd:58]
INFO: [Synth 8-638] synthesizing module 'MultiplierFP' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/MultiplierFP.vhd:32]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MultiplierFP' (8#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/MultiplierFP.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'AmplifierFP' (9#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/AmplifierFP.vhd:38]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_R' of component 'AmplifierFP' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/Volume_Pregain_Top_Module.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_Top_Module' (10#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/Volume_Pregain_Top_Module.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_v1_0_S00_AXI' (11#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_v1_0' (12#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_Volume_Pregain_0_0' (13#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_0_0/synth/Audio_Mixer_Design_Volume_Pregain_0_0.vhd:87]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_Volume_Pregain_1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_1_0/synth/Audio_Mixer_Design_Volume_Pregain_1_0.vhd:56' bound to instance 'Volume_Pregain_1' of component 'Audio_Mixer_Design_Volume_Pregain_1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3157]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_Volume_Pregain_1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_1_0/synth/Audio_Mixer_Design_Volume_Pregain_1_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0.vhd:5' bound to instance 'U0' of component 'Volume_Pregain_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_1_0/synth/Audio_Mixer_Design_Volume_Pregain_1_0.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_Volume_Pregain_1_0' (14#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_1_0/synth/Audio_Mixer_Design_Volume_Pregain_1_0.vhd:87]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_audio_to_axi_interface_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_audio_to_axi_interface_0_0/synth/Audio_Mixer_Design_audio_to_axi_interface_0_0.vhd:56' bound to instance 'audio_to_axi_interface_0' of component 'Audio_Mixer_Design_audio_to_axi_interface_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3186]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_audio_to_axi_interface_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_audio_to_axi_interface_0_0/synth/Audio_Mixer_Design_audio_to_axi_interface_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'audio_to_axi_interface_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0.vhd:5' bound to instance 'U0' of component 'audio_to_axi_interface_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_audio_to_axi_interface_0_0/synth/Audio_Mixer_Design_audio_to_axi_interface_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'audio_to_axi_interface_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'audio_to_axi_interface_v1_0_S00_AXI' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd:5' bound to instance 'audio_to_axi_interface_v1_0_S00_AXI_inst' of component 'audio_to_axi_interface_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'audio_to_axi_interface_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd:367]
INFO: [Synth 8-3491] module 'Zed_audio_interface_in' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/src/Zed_audio_interface.vhd:34' bound to instance 'Zed_audio_interface_in_0' of component 'Zed_audio_interface_in' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-638] synthesizing module 'Zed_audio_interface_in' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/src/Zed_audio_interface.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Zed_audio_interface_in' (15#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/src/Zed_audio_interface.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_to_axi_interface_v1_0_S00_AXI' (16#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'audio_to_axi_interface_v1_0' (17#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_audio_to_axi_interface_0_0' (18#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_audio_to_axi_interface_0_0/synth/Audio_Mixer_Design_audio_to_axi_interface_0_0.vhd:86]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_axi_to_audio_interface_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_0_0/synth/Audio_Mixer_Design_axi_to_audio_interface_0_0.vhd:56' bound to instance 'axi_to_audio_interface_0' of component 'Audio_Mixer_Design_axi_to_audio_interface_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3214]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_axi_to_audio_interface_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_0_0/synth/Audio_Mixer_Design_axi_to_audio_interface_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_to_audio_interface_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0.vhd:5' bound to instance 'U0' of component 'axi_to_audio_interface_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_0_0/synth/Audio_Mixer_Design_axi_to_audio_interface_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'axi_to_audio_interface_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_to_audio_interface_v1_0_S00_AXI' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:5' bound to instance 'axi_to_audio_interface_v1_0_S00_AXI_inst' of component 'axi_to_audio_interface_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'axi_to_audio_interface_v1_0_S00_AXI' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-3491] module 'Zed_audio_interface_out' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd:34' bound to instance 'Zed_audio_interface_0' of component 'Zed_audio_interface_out' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:397]
INFO: [Synth 8-638] synthesizing module 'Zed_audio_interface_out' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd:46]
WARNING: [Synth 8-3848] Net irq_out in module/entity Zed_audio_interface_out does not have driver. [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Zed_audio_interface_out' (19#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd:46]
WARNING: [Synth 8-3848] Net irq_out in module/entity axi_to_audio_interface_v1_0_S00_AXI does not have driver. [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_to_audio_interface_v1_0_S00_AXI' (20#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'axi_to_audio_interface_v1_0' (21#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_axi_to_audio_interface_0_0' (22#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_0_0/synth/Audio_Mixer_Design_axi_to_audio_interface_0_0.vhd:85]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_axi_to_audio_interface_1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_1_0/synth/Audio_Mixer_Design_axi_to_audio_interface_1_0.vhd:56' bound to instance 'axi_to_audio_interface_1' of component 'Audio_Mixer_Design_axi_to_audio_interface_1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_axi_to_audio_interface_1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_1_0/synth/Audio_Mixer_Design_axi_to_audio_interface_1_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_to_audio_interface_v1_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0.vhd:5' bound to instance 'U0' of component 'axi_to_audio_interface_v1_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_1_0/synth/Audio_Mixer_Design_axi_to_audio_interface_1_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_axi_to_audio_interface_1_0' (23#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_1_0/synth/Audio_Mixer_Design_axi_to_audio_interface_1_0.vhd:85]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_processing_system7_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/synth/Audio_Mixer_Design_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'Audio_Mixer_Design_processing_system7_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3268]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_processing_system7_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/synth/Audio_Mixer_Design_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (24#1) [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (25#1) [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (26#1) [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (27#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (28#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/synth/Audio_Mixer_Design_processing_system7_0_0.v:349]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_processing_system7_0_0' (29#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/synth/Audio_Mixer_Design_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_processing_system7_0_axi_periph_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:1301]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_Y65ZTU' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_Y65ZTU' (30#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_Y0BT1B' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_Y0BT1B' (31#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_XDM93S' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_XDM93S' (32#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:283]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_XUDSW5' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:394]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_XUDSW5' (33#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:394]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_YXYKT2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:505]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_YXYKT2' (34#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:505]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_YHBS23' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_YHBS23' (35#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:616]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_Z4NRVW' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:727]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_Z4NRVW' (36#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:727]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FVVOUP' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:857]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_auto_pc_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_auto_pc_0/synth/Audio_Mixer_Design_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'Audio_Mixer_Design_auto_pc_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:1040]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_auto_pc_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_auto_pc_0/synth/Audio_Mixer_Design_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (37#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (38#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (39#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (40#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (41#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (42#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (42#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (43#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (44#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (45#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (45#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (45#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (46#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (47#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (48#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (48#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (48#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (48#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (49#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (50#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (51#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (52#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_auto_pc_0' (53#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_auto_pc_0/synth/Audio_Mixer_Design_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FVVOUP' (54#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:857]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_xbar_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xbar_0/synth/Audio_Mixer_Design_xbar_0.v:57' bound to instance 'xbar' of component 'Audio_Mixer_Design_xbar_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:2256]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_xbar_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xbar_0/synth/Audio_Mixer_Design_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011110001101111111111111111000000000000000000000000000000000100001111000101111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011110001101111111111111111000000000000000000000000000000000100001111000101111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (55#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (56#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (57#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (58#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (59#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (60#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (60#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (61#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (61#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (61#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (61#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (61#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (61#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (62#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (63#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_xbar_0' (64#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xbar_0/synth/Audio_Mixer_Design_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_processing_system7_0_axi_periph_0' (65#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:1301]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_rst_processing_system7_0_100M_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/synth/Audio_Mixer_Design_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'Audio_Mixer_Design_rst_processing_system7_0_100M_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3542]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_rst_processing_system7_0_100M_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/synth/Audio_Mixer_Design_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/synth/Audio_Mixer_Design_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (66#1) [/media/harsha/HydraDrive/EDA/Vivado/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (67#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (68#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (69#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (70#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (71#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_rst_processing_system7_0_100M_0' (72#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/synth/Audio_Mixer_Design_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_top_level_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_top_level_0_0/synth/Audio_Mixer_Design_top_level_0_0.vhd:56' bound to instance 'top_level_0' of component 'Audio_Mixer_Design_top_level_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3555]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_top_level_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_top_level_0_0/synth/Audio_Mixer_Design_top_level_0_0.vhd:67]
	Parameter size bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'top_level' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/top_level_v1_0/src/top_level.vhd:5' bound to instance 'U0' of component 'top_level' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_top_level_0_0/synth/Audio_Mixer_Design_top_level_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/top_level_v1_0/src/top_level.vhd:19]
	Parameter size bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_level' (73#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/top_level_v1_0/src/top_level.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_top_level_0_0' (74#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_top_level_0_0/synth/Audio_Mixer_Design_top_level_0_0.vhd:67]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_xlconcat_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconcat_0_0/synth/Audio_Mixer_Design_xlconcat_0_0.vhd:59' bound to instance 'xlconcat_0' of component 'Audio_Mixer_Design_xlconcat_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3564]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_xlconcat_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconcat_0_0/synth/Audio_Mixer_Design_xlconcat_0_0.vhd:70]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xlconcat' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconcat_0_0/synth/Audio_Mixer_Design_xlconcat_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
	Parameter NUM_PORTS bound to: 5 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (75#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_xlconcat_0_0' (76#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconcat_0_0/synth/Audio_Mixer_Design_xlconcat_0_0.vhd:70]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_xlconstant_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconstant_0_0/sim/Audio_Mixer_Design_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'Audio_Mixer_Design_xlconstant_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3573]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_xlconstant_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconstant_0_0/sim/Audio_Mixer_Design_xlconstant_0_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconstant_0_0/sim/Audio_Mixer_Design_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (77#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_xlconstant_0_0' (78#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconstant_0_0/sim/Audio_Mixer_Design_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'Audio_Mixer_Design_zed_audio_0_0' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_zed_audio_0_0/synth/Audio_Mixer_Design_zed_audio_0_0.vhd:56' bound to instance 'zed_audio_0' of component 'Audio_Mixer_Design_zed_audio_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:3577]
INFO: [Synth 8-638] synthesizing module 'Audio_Mixer_Design_zed_audio_0_0' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_zed_audio_0_0/synth/Audio_Mixer_Design_zed_audio_0_0.vhd:79]
INFO: [Synth 8-3491] module 'audio_top' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/audio_top.vhd:45' bound to instance 'U0' of component 'audio_top' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_zed_audio_0_0/synth/Audio_Mixer_Design_zed_audio_0_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'audio_top' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (79#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (80#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (81#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (82#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (83#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at '/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (84#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (85#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (86#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/audio_top.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_zed_audio_0_0' (87#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_zed_audio_0_0/synth/Audio_Mixer_Design_zed_audio_0_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design' (88#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd:2457]
INFO: [Synth 8-256] done synthesizing module 'Audio_Mixer_Design_wrapper' (89#1) [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design_wrapper.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1207.453 ; gain = 366.805 ; free physical = 113 ; free virtual = 7228
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1207.453 ; gain = 366.805 ; free physical = 106 ; free virtual = 7228
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'Audio_Mixer_Design_i/zed_audio_0/U0/i_clocking/clkin1_buf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/Audio_Mixer_Design_processing_system7_0_0.xdc] for cell 'Audio_Mixer_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/Audio_Mixer_Design_processing_system7_0_0.xdc] for cell 'Audio_Mixer_Design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/Audio_Mixer_Design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Audio_Mixer_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Audio_Mixer_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/Audio_Mixer_Design_rst_processing_system7_0_100M_0_board.xdc] for cell 'Audio_Mixer_Design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/Audio_Mixer_Design_rst_processing_system7_0_100M_0_board.xdc] for cell 'Audio_Mixer_Design_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/Audio_Mixer_Design_rst_processing_system7_0_100M_0.xdc] for cell 'Audio_Mixer_Design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/Audio_Mixer_Design_rst_processing_system7_0_100M_0.xdc] for cell 'Audio_Mixer_Design_i/rst_processing_system7_0_100M'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/constrs_1/imports/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/constrs_1/imports/constraints/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Audio_Mixer_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Audio_Mixer_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Audio_Mixer_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Audio_Mixer_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1478.953 ; gain = 0.000 ; free physical = 101 ; free virtual = 7076
CRITICAL WARNING: [filemgmt 20-1741] File 'Zed_audio_interface.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* Audio_Mixer_Design_audio_to_axi_interface_0_0 (/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/src/Zed_audio_interface.vhd)
* Audio_Mixer_Design_axi_to_audio_interface_0_0 (/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3315 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1478.957 ; gain = 638.309 ; free physical = 129 ; free virtual = 7065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1478.957 ; gain = 638.309 ; free physical = 129 ; free virtual = 7065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/processing_system7_0/inst. (constraint file  /home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/FILTER_IIR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/FILTER_IIR_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/Volume_Pregain_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/Volume_Pregain_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/audio_to_axi_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/axi_to_audio_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/axi_to_audio_interface_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/top_level_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Audio_Mixer_Design_i/zed_audio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:24 . Memory (MB): peak = 1478.957 ; gain = 638.309 ; free physical = 128 ; free virtual = 7065
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v[EN]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:71]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd:72]
INFO: [Synth 8-5546] ROM "v[EN]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 1478.957 ; gain = 638.309 ; free physical = 119 ; free virtual = 7060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |IIR_Biquad_II_v3             |           6|     11053|
|2     |Filter_Top_Level__GC0        |           1|       683|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0 |           1|      5287|
|4     |clocking__GC0                |           1|         2|
|5     |adau1761_izedboard__GC0      |           1|      1492|
|6     |audio_top__GC0               |           1|       107|
|7     |Audio_Mixer_Design__GC0      |           1|     14170|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 16    
	   6 Input     32 Bit       Adders := 12    
	   2 Input     24 Bit       Adders := 10    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 19    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 118   
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 213   
	               24 Bit    Registers := 32    
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 199   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 62    
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 102   
	  21 Input     32 Bit        Muxes := 40    
	   4 Input     32 Bit        Muxes := 23    
	   8 Input     24 Bit        Muxes := 4     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 26    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 21    
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 481   
	   6 Input      1 Bit        Muxes := 99    
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module Filter_Top_Level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 4     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 2     
Module FILTER_IIR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 4     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module MultiplierFP__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module MultiplierFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Volume_Pregain_Top_Module 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module Volume_Pregain_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module MultiplierFP__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module MultiplierFP__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Volume_Pregain_Top_Module__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module Volume_Pregain_v1_0_S00_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module Zed_audio_interface_in 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module audio_to_axi_interface_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module Zed_audio_interface_out 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module axi_to_audio_interface_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Zed_audio_interface_out__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module axi_to_audio_interface_v1_0_S00_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module xlnx_axi_wrshim_unwrap__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_8_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_8_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_8_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_8_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1478.961 ; gain = 638.312 ; free physical = 118 ; free virtual = 7059
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/harsha/work/Zynq/workspace/Audio_Mixer_1.1/Audio_Mixer_1.1.srcs/sources_1/bd/Audio_Mixer_Design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 1478.961 ; gain = 638.312 ; free physical = 118 ; free virtual = 7061
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 1478.961 ; gain = 638.312 ; free physical = 118 ; free virtual = 7061

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |IIR_Biquad_II_v3             |          12|      4888|
|2     |Filter_Top_Level__GC0        |           2|       779|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0 |           2|      5237|
|4     |clocking__GC0                |           1|         2|
|5     |adau1761_izedboard__GC0      |           1|      1581|
|6     |audio_top__GC0               |           1|       107|
|7     |Audio_Mixer_Design__GC0      |           1|     14894|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------+---------------+----------------+
|Module Name                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------+------------+---------------+----------------+
|adau1761_configuraiton_data | extrom     | 1024x9        | Block RAM      | 
|adau1761_izedboard__GC0     | extrom     | 1024x9        | Block RAM      | 
+----------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\mul/ShiftAdd.r_reg[tmp2][63] ' (FDRE) to 'IIR_Biquad_II_v3:/\mul/ShiftAdd.r_reg[tmp2][62] '
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\ZFF_X0_reg[30] ' (FDRE) to 'IIR_Biquad_II_v3:/\ZFF_X0_reg[29] '
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\ZFF_X1_reg[29] ' (FDRE) to 'IIR_Biquad_II_v3:/\ZFF_X1_reg[30] '
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\ZFF_X0_reg[29] ' (FDRE) to 'IIR_Biquad_II_v3:/\ZFF_X0_reg[31] '
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\ZFF_X1_reg[31] ' (FDRE) to 'IIR_Biquad_II_v3:/\ZFF_X1_reg[30] '
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\ZFF_X2_reg[30] ' (FDRE) to 'IIR_Biquad_II_v3:/\ZFF_X2_reg[31] '
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/\ZFF_X2_reg[29] ' (FDRE) to 'IIR_Biquad_II_v3:/\ZFF_X2_reg[31] '
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_reg[tmp2][63] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[63] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[62] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[29] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[28] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[27] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[26] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[25] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[24] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[23] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[22] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[21] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[20] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[19] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[18] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[17] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[16] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[15] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[14] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[13] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[12] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[11] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[10] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[9] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[8] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[7] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[6] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[5] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[4] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[3] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[2] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[1] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.r_late_reg[0] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[63] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[62] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[29] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[28] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[27] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[26] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[25] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[24] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[23] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[22] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[21] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[20] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[19] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[18] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[17] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[16] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[15] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[14] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[13] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[12] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[11] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[10] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[9] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[8] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[7] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[6] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[5] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[4] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[3] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[2] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[1] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\mul/ShiftAdd.RES_reg[0] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[63] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[62] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[29] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[28] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[27] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[26] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[25] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[24] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[23] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[22] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[21] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[20] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[19] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[18] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[17] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[16] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[15] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[14] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[13] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[12] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[11] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[10] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[9] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[8] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[7] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[6] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[5] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[4] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[3] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[2] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[1] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X1_quad_reg[0] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X2_quad_reg[63] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X2_quad_reg[62] ) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (\pgZFF_X2_quad_reg[29] ) is unused and will be removed from module IIR_Biquad_II_v3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI__GC0:/\axi_rresp_reg[0] ' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI__GC0:/\axi_rresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILTER_IIR_v1_0_S00_AXI__GC0:/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI__GC0:/\axi_bresp_reg[0] ' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI__GC0:/\axi_bresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILTER_IIR_v1_0_S00_AXI__GC0:/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[0] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[1] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[2] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[3] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[4] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[4] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[5] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[6] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[6] ' (FDE) to 'Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio_Mixer_Design_i/zed_audio_0/Inst_adau1761_izedboardi_1/\Inst_i2s_data_interface/sr_out_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:43 . Memory (MB): peak = 1478.961 ; gain = 638.312 ; free physical = 134 ; free virtual = 7047
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:24 ; elapsed = 00:01:43 . Memory (MB): peak = 1478.961 ; gain = 638.312 ; free physical = 134 ; free virtual = 7047

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |IIR_Biquad_II_v3             |          12|      2564|
|2     |Filter_Top_Level__GC0        |           2|       567|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0 |           2|      1505|
|4     |clocking__GC0                |           1|         2|
|5     |adau1761_izedboard__GC0      |           1|       911|
|6     |audio_top__GC0               |           1|       107|
|7     |Audio_Mixer_Design__GC0      |           1|      8890|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:57 . Memory (MB): peak = 1611.953 ; gain = 771.305 ; free physical = 105 ; free virtual = 6787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 1635.973 ; gain = 795.324 ; free physical = 111 ; free virtual = 6797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |IIR_Biquad_II_v3                     |          12|      2564|
|2     |Filter_Top_Level__GC0                |           2|       567|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0         |           2|      1505|
|4     |clocking__GC0                        |           1|         2|
|5     |Audio_Mixer_Design__GC0              |           1|      8890|
|6     |Audio_Mixer_Design_zed_audio_0_0_GT0 |           1|       510|
|7     |Audio_Mixer_Design_zed_audio_0_0_GT1 |           1|       506|
|8     |Audio_Mixer_Design_zed_audio_0_0_GT2 |           1|         2|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:02:09 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 120 ; free virtual = 6762
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:02:09 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 120 ; free virtual = 6762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:02:09 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 120 ; free virtual = 6762
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:13 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 124 ; free virtual = 6768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:13 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 122 ; free virtual = 6769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:18 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 117 ; free virtual = 6792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:18 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 117 ; free virtual = 6792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 108 ; free virtual = 6792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 108 ; free virtual = 6792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Audio_Mixer_Design_zed_audio_0_0 | U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Audio_Mixer_Design_zed_audio_0_0 | U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|Audio_Mixer_Design_zed_audio_0_0 | U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Audio_Mixer_Design_zed_audio_0_0 | U0/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    14|
|3     |CARRY4     |   626|
|4     |LUT1       |   576|
|5     |LUT2       |  1261|
|6     |LUT3       |  1764|
|7     |LUT4       |  3049|
|8     |LUT5       |  2064|
|9     |LUT6       |  2449|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   128|
|12    |PS7        |     1|
|13    |RAMB18E1   |     1|
|14    |SRL16      |     1|
|15    |SRL16E     |    25|
|16    |SRLC32E    |    50|
|17    |FDCE       |   780|
|18    |FDPE       |    12|
|19    |FDR        |     8|
|20    |FDRE       | 12750|
|21    |FDSE       |    75|
|22    |IBUF       |     3|
|23    |IBUFG      |     1|
|24    |IOBUF      |     1|
|25    |OBUF       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              | 25775|
|2     |  Audio_Mixer_Design_i                             |Audio_Mixer_Design                                            | 25767|
|3     |    FILTER_IIR_0                                   |Audio_Mixer_Design_FILTER_IIR_0_0                             |  9992|
|4     |      U0                                           |FILTER_IIR_v1_0_28                                            |  9986|
|5     |        FILTER_IIR_v1_0_S00_AXI_inst               |FILTER_IIR_v1_0_S00_AXI_29                                    |  9986|
|6     |          Filter_Top_Level_inst                    |Filter_Top_Level_30                                           |  8953|
|7     |            IIR_BP_L                               |IIR_Biquad_II_v3_31                                           |  1456|
|8     |              mul                                  |multiplier_42                                                 |   715|
|9     |            IIR_BP_R                               |IIR_Biquad_II_v3_32                                           |  1456|
|10    |              mul                                  |multiplier_41                                                 |   715|
|11    |            IIR_HP_L                               |IIR_Biquad_II_v3_33                                           |  1486|
|12    |              mul                                  |multiplier_40                                                 |   715|
|13    |            IIR_HP_R                               |IIR_Biquad_II_v3_34                                           |  1486|
|14    |              mul                                  |multiplier_39                                                 |   715|
|15    |            IIR_LP_L                               |IIR_Biquad_II_v3_35                                           |  1535|
|16    |              mul                                  |multiplier_38                                                 |   715|
|17    |            IIR_LP_R                               |IIR_Biquad_II_v3_36                                           |  1534|
|18    |              mul                                  |multiplier_37                                                 |   715|
|19    |    FILTER_IIR_1                                   |Audio_Mixer_Design_FILTER_IIR_1_0                             |  9992|
|20    |      U0                                           |FILTER_IIR_v1_0                                               |  9986|
|21    |        FILTER_IIR_v1_0_S00_AXI_inst               |FILTER_IIR_v1_0_S00_AXI                                       |  9986|
|22    |          Filter_Top_Level_inst                    |Filter_Top_Level                                              |  8953|
|23    |            IIR_BP_L                               |IIR_Biquad_II_v3                                              |  1456|
|24    |              mul                                  |multiplier_27                                                 |   715|
|25    |            IIR_BP_R                               |IIR_Biquad_II_v3_18                                           |  1456|
|26    |              mul                                  |multiplier_26                                                 |   715|
|27    |            IIR_HP_L                               |IIR_Biquad_II_v3_19                                           |  1486|
|28    |              mul                                  |multiplier_25                                                 |   715|
|29    |            IIR_HP_R                               |IIR_Biquad_II_v3_20                                           |  1486|
|30    |              mul                                  |multiplier_24                                                 |   715|
|31    |            IIR_LP_L                               |IIR_Biquad_II_v3_21                                           |  1535|
|32    |              mul                                  |multiplier_23                                                 |   715|
|33    |            IIR_LP_R                               |IIR_Biquad_II_v3_22                                           |  1534|
|34    |              mul                                  |multiplier                                                    |   715|
|35    |    zed_audio_0                                    |Audio_Mixer_Design_zed_audio_0_0                              |   540|
|36    |      U0                                           |audio_top                                                     |   540|
|37    |        Inst_adau1761_izedboard                    |adau1761_izedboard                                            |   432|
|38    |          Inst_i2c                                 |i2c                                                           |   212|
|39    |            Inst_adau1761_configuraiton_data       |adau1761_configuraiton_data                                   |    40|
|40    |            Inst_i3c2                              |i3c2                                                          |   172|
|41    |          Inst_i2s_data_interface                  |i2s_data_interface                                            |   217|
|42    |          i_ADAU1761_interface                     |ADAU1761_interface                                            |     2|
|43    |        i_clocking                                 |clocking                                                      |     3|
|44    |    Volume_Pregain_0                               |Audio_Mixer_Design_Volume_Pregain_0_0                         |  1201|
|45    |      U0                                           |Volume_Pregain_v1_0_11                                        |  1201|
|46    |        Volume_Pregain_v1_0_S00_AXI_inst           |Volume_Pregain_v1_0_S00_AXI_12                                |  1199|
|47    |          Volume_Pregain_Top_Module_inst           |Volume_Pregain_Top_Module_13                                  |   973|
|48    |            AmplifierFP_L                          |AmplifierFP_14                                                |   534|
|49    |              Amp_multiplier                       |MultiplierFP_17                                               |   510|
|50    |            AmplifierFP_R                          |AmplifierFP_15                                                |   391|
|51    |              Amp_multiplier                       |MultiplierFP_16                                               |   367|
|52    |    Volume_Pregain_1                               |Audio_Mixer_Design_Volume_Pregain_1_0                         |  1201|
|53    |      U0                                           |Volume_Pregain_v1_0                                           |  1201|
|54    |        Volume_Pregain_v1_0_S00_AXI_inst           |Volume_Pregain_v1_0_S00_AXI                                   |  1199|
|55    |          Volume_Pregain_Top_Module_inst           |Volume_Pregain_Top_Module                                     |   973|
|56    |            AmplifierFP_L                          |AmplifierFP                                                   |   534|
|57    |              Amp_multiplier                       |MultiplierFP_10                                               |   510|
|58    |            AmplifierFP_R                          |AmplifierFP_9                                                 |   391|
|59    |              Amp_multiplier                       |MultiplierFP                                                  |   367|
|60    |    audio_to_axi_interface_0                       |Audio_Mixer_Design_audio_to_axi_interface_0_0                 |   206|
|61    |      U0                                           |audio_to_axi_interface_v1_0                                   |   206|
|62    |        audio_to_axi_interface_v1_0_S00_AXI_inst   |audio_to_axi_interface_v1_0_S00_AXI                           |   206|
|63    |          Zed_audio_interface_in_0                 |Zed_audio_interface_in                                        |    49|
|64    |    axi_to_audio_interface_0                       |Audio_Mixer_Design_axi_to_audio_interface_0_0                 |   280|
|65    |      U0                                           |axi_to_audio_interface_v1_0_6                                 |   280|
|66    |        axi_to_audio_interface_v1_0_S00_AXI_inst   |axi_to_audio_interface_v1_0_S00_AXI_7                         |   280|
|67    |          Zed_audio_interface_0                    |Zed_audio_interface_out_8                                     |    48|
|68    |    axi_to_audio_interface_1                       |Audio_Mixer_Design_axi_to_audio_interface_1_0                 |   280|
|69    |      U0                                           |axi_to_audio_interface_v1_0                                   |   280|
|70    |        axi_to_audio_interface_v1_0_S00_AXI_inst   |axi_to_audio_interface_v1_0_S00_AXI                           |   280|
|71    |          Zed_audio_interface_0                    |Zed_audio_interface_out                                       |    48|
|72    |    processing_system7_0                           |Audio_Mixer_Design_processing_system7_0_0                     |   290|
|73    |      inst                                         |processing_system7_v5_5_processing_system7                    |   290|
|74    |        xlnx_axi_wrshim_unwrap_inst_gp0            |xlnx_axi_wrshim_unwrap                                        |    18|
|75    |        xlnx_axi_wrshim_unwrap_inst_gp1            |xlnx_axi_wrshim_unwrap_5                                      |    18|
|76    |    processing_system7_0_axi_periph                |Audio_Mixer_Design_processing_system7_0_axi_periph_0          |  1657|
|77    |      xbar                                         |Audio_Mixer_Design_xbar_0                                     |   451|
|78    |        inst                                       |axi_crossbar_v2_1_8_axi_crossbar                              |   451|
|79    |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_8_crossbar_sasd                             |   451|
|80    |            addr_arbiter_inst                      |axi_crossbar_v2_1_8_addr_arbiter_sasd                         |   164|
|81    |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_8_decerr_slave                              |    17|
|82    |            reg_slice_r                            |axi_register_slice_v2_1_7_axic_register_slice__parameterized8 |   230|
|83    |            splitter_ar                            |axi_crossbar_v2_1_8_splitter__parameterized0                  |     5|
|84    |            splitter_aw                            |axi_crossbar_v2_1_8_splitter                                  |    15|
|85    |      s00_couplers                                 |s00_couplers_imp_1FVVOUP                                      |  1206|
|86    |        auto_pc                                    |Audio_Mixer_Design_auto_pc_0                                  |  1206|
|87    |          inst                                     |axi_protocol_converter_v2_1_7_axi_protocol_converter          |  1206|
|88    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_7_b2s                             |  1206|
|89    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_7_b2s_ar_channel                  |   195|
|90    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                  |    33|
|91    |                cmd_translator_0                   |axi_protocol_converter_v2_1_7_b2s_cmd_translator_2            |   150|
|92    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_incr_cmd_3                  |    56|
|93    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_4                  |    89|
|94    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_7_b2s_r_channel                   |   124|
|95    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 |    72|
|96    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 |    38|
|97    |              SI_REG                               |axi_register_slice_v2_1_7_axi_register_slice                  |   615|
|98    |                ar_pipe                            |axi_register_slice_v2_1_7_axic_register_slice                 |   208|
|99    |                aw_pipe                            |axi_register_slice_v2_1_7_axic_register_slice_1               |   208|
|100   |                b_pipe                             |axi_register_slice_v2_1_7_axic_register_slice__parameterized1 |    50|
|101   |                r_pipe                             |axi_register_slice_v2_1_7_axic_register_slice__parameterized2 |   149|
|102   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_7_b2s_aw_channel                  |   199|
|103   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                  |    36|
|104   |                cmd_translator_0                   |axi_protocol_converter_v2_1_7_b2s_cmd_translator              |   147|
|105   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_incr_cmd                    |    54|
|106   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                    |    89|
|107   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_7_b2s_b_channel                   |    72|
|108   |                bid_fifo_0                         |axi_protocol_converter_v2_1_7_b2s_simple_fifo                 |    37|
|109   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 |    10|
|110   |    rst_processing_system7_0_100M                  |Audio_Mixer_Design_rst_processing_system7_0_100M_0            |    68|
|111   |      U0                                           |proc_sys_reset                                                |    68|
|112   |        EXT_LPF                                    |lpf                                                           |    23|
|113   |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     5|
|114   |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     5|
|115   |        SEQ                                        |sequence_psr                                                  |    40|
|116   |          SEQ_COUNTER                              |upcnt_n                                                       |    14|
|117   |    top_level_0                                    |Audio_Mixer_Design_top_level_0_0                              |    60|
|118   |      U0                                           |top_level                                                     |    60|
|119   |    xlconcat_0                                     |Audio_Mixer_Design_xlconcat_0_0                               |     0|
|120   |    xlconstant_0                                   |Audio_Mixer_Design_xlconstant_0_0                             |     0|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 108 ; free virtual = 6792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 249 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 1666.031 ; gain = 387.020 ; free physical = 105 ; free virtual = 6792
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:21 . Memory (MB): peak = 1666.031 ; gain = 825.383 ; free physical = 103 ; free virtual = 6791
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 642 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Audio_Mixer_Design_i/zed_audio_0/U0/i_clocking/clkin1_buf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
423 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:21 . Memory (MB): peak = 1666.035 ; gain = 704.957 ; free physical = 141 ; free virtual = 6795
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.051 ; gain = 0.000 ; free physical = 121 ; free virtual = 6795
INFO: [Common 17-206] Exiting Vivado at Sat May 14 18:51:36 2016...
