set vhdlList {
{grlib  ../../lib/grlib/stdlib/version.vhd ../../lib/grlib/stdlib/config_types.vhd grlib_config.vhd ../../lib/grlib/stdlib/stdlib.vhd ../../lib/grlib/sparc/sparc.vhd ../../lib/grlib/modgen/multlib.vhd ../../lib/grlib/modgen/leaves.vhd ../../lib/grlib/amba/amba.vhd ../../lib/grlib/amba/devices.vhd ../../lib/grlib/amba/defmst.vhd ../../lib/grlib/amba/apbctrl.vhd ../../lib/grlib/amba/ahbctrl.vhd ../../lib/grlib/amba/dma2ahb_pkg.vhd ../../lib/grlib/amba/dma2ahb.vhd ../../lib/grlib/amba/ahbmst.vhd}
{techmap  ../../lib/techmap/gencomp/gencomp.vhd ../../lib/techmap/gencomp/netcomp.vhd ../../lib/techmap/inferred/memory_inferred.vhd ../../lib/techmap/inferred/ddr_inferred.vhd ../../lib/techmap/inferred/mul_inferred.vhd ../../lib/techmap/inferred/ddr_phy_inferred.vhd ../../lib/techmap/inferred/ddrphy_datapath.vhd ../../lib/techmap/maps/allclkgen.vhd ../../lib/techmap/maps/allddr.vhd ../../lib/techmap/maps/allmem.vhd ../../lib/techmap/maps/allmul.vhd ../../lib/techmap/maps/allpads.vhd ../../lib/techmap/maps/alltap.vhd ../../lib/techmap/maps/clkgen.vhd ../../lib/techmap/maps/clkmux.vhd ../../lib/techmap/maps/clkinv.vhd ../../lib/techmap/maps/clkand.vhd ../../lib/techmap/maps/ddr_ireg.vhd ../../lib/techmap/maps/ddr_oreg.vhd ../../lib/techmap/maps/ddrphy.vhd ../../lib/techmap/maps/syncram.vhd ../../lib/techmap/maps/syncram64.vhd ../../lib/techmap/maps/syncram_2p.vhd ../../lib/techmap/maps/syncram_dp.vhd ../../lib/techmap/maps/syncfifo_2p.vhd ../../lib/techmap/maps/regfile_3p.vhd ../../lib/techmap/maps/tap.vhd ../../lib/techmap/maps/techbuf.vhd ../../lib/techmap/maps/nandtree.vhd ../../lib/techmap/maps/clkpad.vhd ../../lib/techmap/maps/clkpad_ds.vhd ../../lib/techmap/maps/inpad.vhd ../../lib/techmap/maps/inpad_ds.vhd ../../lib/techmap/maps/iodpad.vhd ../../lib/techmap/maps/iopad.vhd ../../lib/techmap/maps/iopad_ds.vhd ../../lib/techmap/maps/lvds_combo.vhd ../../lib/techmap/maps/odpad.vhd ../../lib/techmap/maps/outpad.vhd ../../lib/techmap/maps/outpad_ds.vhd ../../lib/techmap/maps/toutpad.vhd ../../lib/techmap/maps/skew_outpad.vhd ../../lib/techmap/maps/grlfpw_net.vhd ../../lib/techmap/maps/grfpw_net.vhd ../../lib/techmap/maps/leon4_net.vhd ../../lib/techmap/maps/mul_61x61.vhd ../../lib/techmap/maps/cpu_disas_net.vhd ../../lib/techmap/maps/ringosc.vhd ../../lib/techmap/maps/system_monitor.vhd ../../lib/techmap/maps/grgates.vhd ../../lib/techmap/maps/inpad_ddr.vhd ../../lib/techmap/maps/outpad_ddr.vhd ../../lib/techmap/maps/iopad_ddr.vhd ../../lib/techmap/maps/syncram128bw.vhd ../../lib/techmap/maps/syncram256bw.vhd ../../lib/techmap/maps/syncram128.vhd ../../lib/techmap/maps/syncram156bw.vhd ../../lib/techmap/maps/techmult.vhd ../../lib/techmap/maps/spictrl_net.vhd ../../lib/techmap/maps/scanreg.vhd ../../lib/techmap/maps/syncrambw.vhd ../../lib/techmap/maps/syncram_2pbw.vhd ../../lib/techmap/maps/sdram_phy.vhd ../../lib/techmap/maps/syncreg.vhd ../../lib/techmap/maps/clkinv.vhd}
{eth  ../../lib/eth/comp/ethcomp.vhd ../../lib/eth/core/greth_pkg.vhd ../../lib/eth/core/eth_rstgen.vhd ../../lib/eth/core/eth_edcl_ahb_mst.vhd ../../lib/eth/core/eth_ahb_mst.vhd ../../lib/eth/core/greth_tx.vhd ../../lib/eth/core/greth_rx.vhd ../../lib/eth/core/grethc.vhd ../../lib/eth/wrapper/greth_gen.vhd ../../lib/eth/wrapper/greth_gbit_gen.vhd}
{opencores  ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd ../../lib/opencores/i2c/i2coc.vhd}
{gaisler  ../../lib/gaisler/arith/arith.vhd ../../lib/gaisler/arith/mul32.vhd ../../lib/gaisler/arith/div32.vhd ../../lib/gaisler/memctrl/memctrl.vhd ../../lib/gaisler/memctrl/sdctrl.vhd ../../lib/gaisler/memctrl/sdctrl64.vhd ../../lib/gaisler/memctrl/sdmctrl.vhd ../../lib/gaisler/memctrl/srctrl.vhd ../../lib/gaisler/srmmu/mmuconfig.vhd ../../lib/gaisler/srmmu/mmuiface.vhd ../../lib/gaisler/srmmu/libmmu.vhd ../../lib/gaisler/srmmu/mmutlbcam.vhd ../../lib/gaisler/srmmu/mmulrue.vhd ../../lib/gaisler/srmmu/mmulru.vhd ../../lib/gaisler/srmmu/mmutlb.vhd ../../lib/gaisler/srmmu/mmutw.vhd ../../lib/gaisler/srmmu/mmu.vhd ../../lib/gaisler/leon3/leon3.vhd ../../lib/gaisler/leon3/grfpushwx.vhd ../../lib/gaisler/leon3v3/tbufmem.vhd ../../lib/gaisler/leon3v3/dsu3x.vhd ../../lib/gaisler/leon3v3/dsu3.vhd ../../lib/gaisler/leon3v3/dsu3_mb.vhd ../../lib/gaisler/leon3v3/libfpu.vhd ../../lib/gaisler/leon3v3/libiu.vhd ../../lib/gaisler/leon3v3/libcache.vhd ../../lib/gaisler/leon3v3/libleon3.vhd ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd ../../lib/gaisler/leon3v3/mmu_acache.vhd ../../lib/gaisler/leon3v3/mmu_icache.vhd ../../lib/gaisler/leon3v3/mmu_dcache.vhd ../../lib/gaisler/leon3v3/cachemem.vhd ../../lib/gaisler/leon3v3/mmu_cache.vhd ../../lib/gaisler/leon3v3/grfpwx.vhd ../../lib/gaisler/leon3v3/grlfpwx.vhd ../../lib/gaisler/leon3v3/iu3.vhd ../../lib/gaisler/leon3v3/proc3.vhd ../../lib/gaisler/leon3v3/leon3cg.vhd ../../lib/gaisler/leon3v3/leon3s.vhd ../../lib/gaisler/leon3v3/leon3sh.vhd ../../lib/gaisler/leon3v3/leon3x.vhd ../../lib/gaisler/leon3v3/grfpwxsh.vhd ../../lib/gaisler/irqmp/irqmp.vhd ../../lib/gaisler/l2cache/v2-pkg/l2cache.vhd ../../lib/gaisler/misc/misc.vhd ../../lib/gaisler/misc/rstgen.vhd ../../lib/gaisler/misc/gptimer.vhd ../../lib/gaisler/misc/ahbram.vhd ../../lib/gaisler/misc/ahbdpram.vhd ../../lib/gaisler/misc/ahbtrace_mmb.vhd ../../lib/gaisler/misc/ahbtrace_mb.vhd ../../lib/gaisler/misc/ahbtrace.vhd ../../lib/gaisler/misc/grgpio.vhd ../../lib/gaisler/misc/ahbstat.vhd ../../lib/gaisler/misc/logan.vhd ../../lib/gaisler/misc/apbps2.vhd ../../lib/gaisler/misc/charrom_package.vhd ../../lib/gaisler/misc/charrom.vhd ../../lib/gaisler/misc/apbvga.vhd ../../lib/gaisler/misc/svgactrl.vhd ../../lib/gaisler/misc/grsysmon.vhd ../../lib/gaisler/misc/gracectrl.vhd ../../lib/gaisler/misc/grgpreg.vhd ../../lib/gaisler/misc/ahb_mst_iface.vhd ../../lib/gaisler/misc/grgprbank.vhd ../../lib/gaisler/net/net.vhd ../../lib/gaisler/pci/pci.vhd ../../lib/gaisler/pci/pcipads.vhd ../../lib/gaisler/pci/pcitrace/pcitrace.vhd ../../lib/gaisler/pci/grpci1/pcilib.vhd ../../lib/gaisler/pci/grpci1/pciahbmst.vhd ../../lib/gaisler/pci/grpci1/pci_target.vhd ../../lib/gaisler/pci/grpci1/pci_mt.vhd ../../lib/gaisler/pci/grpci1/dmactrl.vhd ../../lib/gaisler/pci/grpci1/pci_mtf.vhd ../../lib/gaisler/pci/grpci1/pcidma.vhd ../../lib/gaisler/uart/uart.vhd ../../lib/gaisler/uart/libdcom.vhd ../../lib/gaisler/uart/apbuart.vhd ../../lib/gaisler/uart/dcom.vhd ../../lib/gaisler/uart/dcom_uart.vhd ../../lib/gaisler/uart/ahbuart.vhd ../../lib/gaisler/jtag/jtag.vhd ../../lib/gaisler/jtag/libjtagcom.vhd ../../lib/gaisler/jtag/jtagcom.vhd ../../lib/gaisler/jtag/ahbjtag.vhd ../../lib/gaisler/jtag/ahbjtag_bsd.vhd ../../lib/gaisler/jtag/bscanregs.vhd ../../lib/gaisler/jtag/bscanregsbd.vhd ../../lib/gaisler/jtag/jtagcom2.vhd ../../lib/gaisler/greth/ethernet_mac.vhd ../../lib/gaisler/greth/greth.vhd ../../lib/gaisler/greth/greth_mb.vhd ../../lib/gaisler/greth/greth_gbit.vhd ../../lib/gaisler/greth/greth_gbit_mb.vhd ../../lib/gaisler/greth/grethm.vhd ../../lib/gaisler/greth/rgmii.vhd ../../lib/gaisler/ddr/ddrpkg.vhd ../../lib/gaisler/ddr/ddrintpkg.vhd ../../lib/gaisler/ddr/ddrphy_wrap.vhd ../../lib/gaisler/ddr/ddrspa.vhd ../../lib/gaisler/ddr/ddr2spa.vhd ../../lib/gaisler/ddr/ddr2buf.vhd ../../lib/gaisler/ddr/ddr2spax.vhd ../../lib/gaisler/ddr/ddr2spax_ahb.vhd ../../lib/gaisler/ddr/ddr2spax_ddr.vhd ../../lib/gaisler/ddr/ddr1spax.vhd ../../lib/gaisler/ddr/ddr1spax_ddr.vhd ../../lib/gaisler/ddr/ahb2mig_series7_pkg.vhd ../../lib/gaisler/ddr/ahb2mig_series7.vhd ../../lib/gaisler/ddr/ahb2avl_async.vhd ../../lib/gaisler/ddr/ahb2avl_async_be.vhd ../../lib/gaisler/i2c/i2c.vhd ../../lib/gaisler/i2c/i2cmst.vhd ../../lib/gaisler/i2c/i2cmst_gen.vhd ../../lib/gaisler/i2c/i2cslv.vhd ../../lib/gaisler/i2c/i2c2ahbx.vhd ../../lib/gaisler/i2c/i2c2ahb.vhd ../../lib/gaisler/i2c/i2c2ahb_apb.vhd ../../lib/gaisler/i2c/i2c2ahb_gen.vhd ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd}
{esa  ../../lib/esa/memoryctrl/memoryctrl.vhd ../../lib/esa/memoryctrl/mctrl.vhd ../../lib/esa/pci/pcicomp.vhd ../../lib/esa/pci/pci_arb_pkg.vhd ../../lib/esa/pci/pci_arb.vhd ../../lib/esa/pci/pciarb.vhd}
{work  ../../lib/gaisler/pcie/pcie.vhd ahb2mig_ml605.vhd config.vhd ahbrom.vhd svga2ch7301c.vhd gtxclk.vhd leon3mp.vhd}
}
set verilogList {
mig/user_design/rtl/controller/arb_mux.v
mig/user_design/rtl/controller/arb_row_col.v
mig/user_design/rtl/controller/arb_select.v
mig/user_design/rtl/controller/bank_cntrl.v
mig/user_design/rtl/controller/bank_common.v
mig/user_design/rtl/controller/bank_compare.v
mig/user_design/rtl/controller/bank_mach.v
mig/user_design/rtl/controller/bank_queue.v
mig/user_design/rtl/controller/bank_state.v
mig/user_design/rtl/controller/col_mach.v
mig/user_design/rtl/controller/mc.v
mig/user_design/rtl/controller/rank_cntrl.v
mig/user_design/rtl/controller/rank_common.v
mig/user_design/rtl/controller/rank_mach.v
mig/user_design/rtl/controller/round_robin_arb.v
mig/user_design/rtl/ecc/ecc_buf.v
mig/user_design/rtl/ecc/ecc_dec_fix.v
mig/user_design/rtl/ecc/ecc_gen.v
mig/user_design/rtl/ecc/ecc_merge_enc.v
mig/user_design/rtl/ip_top/clk_ibuf.v
mig/user_design/rtl/ip_top/ddr2_ddr3_chipscope.v
mig/user_design/rtl/ip_top/infrastructure.v
mig/user_design/rtl/ip_top/iodelay_ctrl.v
mig/user_design/rtl/ip_top/mem_intfc.v
mig/user_design/rtl/ip_top/memc_ui_top.v
mig/user_design/rtl/ip_top/mig.v
mig/user_design/rtl/phy/circ_buffer.v
mig/user_design/rtl/phy/phy_ck_iob.v
mig/user_design/rtl/phy/phy_clock_io.v
mig/user_design/rtl/phy/phy_control_io.v
mig/user_design/rtl/phy/phy_data_io.v
mig/user_design/rtl/phy/phy_dly_ctrl.v
mig/user_design/rtl/phy/phy_dm_iob.v
mig/user_design/rtl/phy/phy_dq_iob.v
mig/user_design/rtl/phy/phy_dqs_iob.v
mig/user_design/rtl/phy/phy_init.v
mig/user_design/rtl/phy/phy_pd.v
mig/user_design/rtl/phy/phy_pd_top.v
mig/user_design/rtl/phy/phy_rdclk_gen.v
mig/user_design/rtl/phy/phy_rdctrl_sync.v
mig/user_design/rtl/phy/phy_rddata_sync.v
mig/user_design/rtl/phy/phy_rdlvl.v
mig/user_design/rtl/phy/phy_read.v
mig/user_design/rtl/phy/phy_top.v
mig/user_design/rtl/phy/phy_write.v
mig/user_design/rtl/phy/phy_wrlvl.v
mig/user_design/rtl/phy/rd_bitslip.v
mig/user_design/rtl/phy/circ_buffer.v
mig/user_design/rtl/phy/phy_ck_iob.v
mig/user_design/rtl/phy/phy_clock_io.v
mig/user_design/rtl/phy/phy_control_io.v
mig/user_design/rtl/phy/phy_data_io.v
mig/user_design/rtl/phy/phy_dly_ctrl.v
mig/user_design/rtl/phy/phy_dm_iob.v
mig/user_design/rtl/phy/phy_dq_iob.v
mig/user_design/rtl/phy/phy_dqs_iob.v
mig/user_design/rtl/phy/phy_init.v
mig/user_design/rtl/phy/phy_pd.v
mig/user_design/rtl/phy/phy_pd_top.v
mig/user_design/rtl/phy/phy_rdclk_gen.v
mig/user_design/rtl/phy/phy_rdctrl_sync.v
mig/user_design/rtl/phy/phy_rddata_sync.v
mig/user_design/rtl/phy/phy_rdlvl.v
mig/user_design/rtl/phy/phy_read.v
mig/user_design/rtl/phy/phy_top.v
mig/user_design/rtl/phy/phy_write.v
mig/user_design/rtl/phy/phy_wrlvl.v
mig/user_design/rtl/phy/rd_bitslip.v
mig/user_design/rtl/ui/ui_cmd.v
mig/user_design/rtl/ui/ui_rd_data.v
mig/user_design/rtl/ui/ui_top.v
mig/user_design/rtl/ui/ui_wr_data.v
C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v
}
