FIRRTL version 1.2.0
circuit CarryRippleAdder :
  module CarryRippleAdder :
    input clock : Clock
    input reset : UInt<1>
    input io_a : UInt<32> @[src/main/scala/Adders.scala 6:14]
    input io_b : UInt<32> @[src/main/scala/Adders.scala 6:14]
    input io_cin : UInt<1> @[src/main/scala/Adders.scala 6:14]
    output io_c : UInt<32> @[src/main/scala/Adders.scala 6:14]
    output io_cout : UInt<1> @[src/main/scala/Adders.scala 6:14]

    node _aOp_WIRE = io_a @[src/main/scala/Adders.scala 18:{13,13}]
    node _aOp_T = bits(_aOp_WIRE, 3, 0) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_1 = bits(_aOp_WIRE, 7, 4) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_2 = bits(_aOp_WIRE, 11, 8) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_3 = bits(_aOp_WIRE, 15, 12) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_4 = bits(_aOp_WIRE, 19, 16) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_5 = bits(_aOp_WIRE, 23, 20) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_6 = bits(_aOp_WIRE, 27, 24) @[src/main/scala/Adders.scala 18:13]
    node _aOp_T_7 = bits(_aOp_WIRE, 31, 28) @[src/main/scala/Adders.scala 18:13]
    node _bOp_WIRE = io_b @[src/main/scala/Adders.scala 21:{13,13}]
    node _bOp_T = bits(_bOp_WIRE, 3, 0) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_1 = bits(_bOp_WIRE, 7, 4) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_2 = bits(_bOp_WIRE, 11, 8) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_3 = bits(_bOp_WIRE, 15, 12) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_4 = bits(_bOp_WIRE, 19, 16) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_5 = bits(_bOp_WIRE, 23, 20) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_6 = bits(_bOp_WIRE, 27, 24) @[src/main/scala/Adders.scala 21:13]
    node _bOp_T_7 = bits(_bOp_WIRE, 31, 28) @[src/main/scala/Adders.scala 21:13]
    node _res_T = add(io_a, io_b) @[src/main/scala/Adders.scala 25:18]
    node _res_T_1 = add(_res_T, io_cin) @[src/main/scala/Adders.scala 25:26]
    node res = tail(_res_T_1, 1) @[src/main/scala/Adders.scala 25:26]
    node _io_c_T = bits(res, 31, 0) @[src/main/scala/Adders.scala 26:17]
    node _io_cout_T = bits(res, 32, 32) @[src/main/scala/Adders.scala 27:17]
    node aOp_0 = _aOp_T @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_1 = _aOp_T_1 @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_2 = _aOp_T_2 @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_3 = _aOp_T_3 @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_4 = _aOp_T_4 @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_5 = _aOp_T_5 @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_6 = _aOp_T_6 @[src/main/scala/Adders.scala 18:{13,13}]
    node aOp_7 = _aOp_T_7 @[src/main/scala/Adders.scala 18:{13,13}]
    node bOp_0 = _bOp_T @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_1 = _bOp_T_1 @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_2 = _bOp_T_2 @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_3 = _bOp_T_3 @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_4 = _bOp_T_4 @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_5 = _bOp_T_5 @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_6 = _bOp_T_6 @[src/main/scala/Adders.scala 21:{13,13}]
    node bOp_7 = _bOp_T_7 @[src/main/scala/Adders.scala 21:{13,13}]
    io_c <= _io_c_T @[src/main/scala/Adders.scala 26:11]
    io_cout <= _io_cout_T @[src/main/scala/Adders.scala 27:11]
