{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690872735932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690872735936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 14:52:15 2023 " "Processing started: Tue Aug 01 14:52:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690872735936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872735936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off udp_loopback -c udp_loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off udp_loopback -c udp_loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872735936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690872736162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690872736162 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" rgmii_to_gmii.v(97) " "Verilog HDL syntax error at rgmii_to_gmii.v(97) near end of file ;  expecting \"endmodule\"" {  } { { "../rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 97 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_x4 " "Found entity 1: ddio_out_x4" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742709 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddio_out_x1 " "Found entity 2: ddio_out_x1" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742709 ""} { "Info" "ISGN_ENTITY_NAME" "3 gmii_to_rgmii " "Found entity 3: gmii_to_rgmii" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_checksum " "Found entity 1: ip_checksum" {  } { { "../rtl/check/ip_checksum.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/check/crc32_d8.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../rtl/eth_udp_tx_gmii.v(42) " "Unrecognized synthesis attribute \"IOB\" at ../rtl/eth_udp_tx_gmii.v(42)" {  } { { "../rtl/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v" 42 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../rtl/eth_udp_tx_gmii.v(43) " "Unrecognized synthesis attribute \"IOB\" at ../rtl/eth_udp_tx_gmii.v(43)" {  } { { "../rtl/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v" 43 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth_udp_tx_gmii.v(202) " "Verilog HDL information at eth_udp_tx_gmii.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690872742713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data eth_udp_tx_gmii.v(66) " "Verilog HDL Declaration information at eth_udp_tx_gmii.v(66): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "../rtl/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690872742714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_tx_gmii " "Found entity 1: eth_udp_tx_gmii" {  } { { "../rtl/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth_udp_rx_gmii.v(292) " "Verilog HDL information at eth_udp_rx_gmii.v(292): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v" 292 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690872742716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_rx_gmii " "Found entity 1: eth_udp_rx_gmii" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690872742718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/05_udp_loopback/prj/output_files/udp_loopback.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/05_udp_loopback/prj/output_files/udp_loopback.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742729 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690872742754 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 01 14:52:22 2023 " "Processing ended: Tue Aug 01 14:52:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690872742754 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690872742754 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690872742754 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690872742754 ""}
