--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306238 paths analyzed, 3353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.739ns.
--------------------------------------------------------------------------------
Slack:                  6.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_335 (FF)
  Destination:          control/M_position_q_239 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.589ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (0.709 - 0.824)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_335 to control/M_position_q_239
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   control/M_position_q[337]
                                                       control/M_position_q_335
    SLICE_X7Y32.D2       net (fanout=10)       3.227   control/M_position_q[335]
    SLICE_X7Y32.D        Tilo                  0.259   control/collide/upDown/out151_0
                                                       control/collide/upDown/out152
    SLICE_X7Y32.A5       net (fanout=2)        0.442   control/collide/upDown/out151_0
    SLICE_X7Y32.A        Tilo                  0.259   control/collide/upDown/out151_0
                                                       control/collide/upDown/out154_1
    SLICE_X6Y22.A4       net (fanout=10)       1.455   control/out154
    SLICE_X6Y22.A        Tilo                  0.235   control/placehold<250>1
                                                       control/move/placehold<260>21
    SLICE_X15Y19.A5      net (fanout=7)        1.327   control/move/placehold<260>2
    SLICE_X15Y19.A       Tilo                  0.259   control/placehold<230>1
                                                       control/move/placehold<220>11
    SLICE_X16Y42.D1      net (fanout=21)       3.001   control/placehold<220>1
    SLICE_X16Y42.D       Tilo                  0.254   control/M_position_d<239>1
                                                       control/M_position_d<239>1
    SLICE_X11Y26.D3      net (fanout=1)        2.022   control/M_position_d<239>1
    SLICE_X11Y26.CLK     Tas                   0.373   control/M_position_q[239]
                                                       control/M_position_d<239>3
                                                       control/M_position_q_239
    -------------------------------------------------  ---------------------------
    Total                                     13.589ns (2.115ns logic, 11.474ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  6.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_335 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.544ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.689 - 0.824)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_335 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   control/M_position_q[337]
                                                       control/M_position_q_335
    SLICE_X7Y32.D2       net (fanout=10)       3.227   control/M_position_q[335]
    SLICE_X7Y32.D        Tilo                  0.259   control/collide/upDown/out151_0
                                                       control/collide/upDown/out152
    SLICE_X7Y32.A5       net (fanout=2)        0.442   control/collide/upDown/out151_0
    SLICE_X7Y32.A        Tilo                  0.259   control/collide/upDown/out151_0
                                                       control/collide/upDown/out154_1
    SLICE_X17Y39.C1      net (fanout=10)       1.995   control/out154
    SLICE_X17Y39.C       Tilo                  0.259   control/move/N838
                                                       control/move/placehold<60>221_SW1
    SLICE_X18Y32.B3      net (fanout=6)        1.273   control/move/N838
    SLICE_X18Y32.B       Tilo                  0.235   control/placehold<111>1
                                                       control/move/placehold<100>21
    SLICE_X7Y40.D4       net (fanout=19)       2.695   control/placehold<100>2
    SLICE_X7Y40.D        Tilo                  0.259   control/placehold<112>1
                                                       control/move/placehold<112>2
    SLICE_X18Y30.D6      net (fanout=2)        1.816   control/placehold<112>1
    SLICE_X18Y30.CLK     Tas                   0.349   control/M_position_q[112]
                                                       control/M_position_d<112>1
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     13.544ns (2.096ns logic, 11.448ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  6.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.585ns (Levels of Logic = 10)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.D3      net (fanout=37)       3.226   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<45>1
                                                       control/M_position_q_45
    -------------------------------------------------  ---------------------------
    Total                                     13.585ns (2.497ns logic, 11.088ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  6.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_119 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.566ns (Levels of Logic = 11)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X19Y43.D5      net (fanout=4)        2.560   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X19Y43.D       Tilo                  0.259   control/M_position_q[119]
                                                       control/M_position_d<119>1
    SLICE_X19Y43.C6      net (fanout=1)        0.143   control/M_position_d<119>1
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<119>3
                                                       control/M_position_q_119
    -------------------------------------------------  ---------------------------
    Total                                     13.566ns (2.780ns logic, 10.786ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  6.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_44 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.531ns (Levels of Logic = 10)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.A2      net (fanout=37)       3.172   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<44>1
                                                       control/M_position_q_44
    -------------------------------------------------  ---------------------------
    Total                                     13.531ns (2.497ns logic, 11.034ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  6.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_257 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.551ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.633 - 0.683)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_257
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X4Y24.B1       net (fanout=11)       1.271   control/placehold<240>1
    SLICE_X4Y24.B        Tilo                  0.254   control/move/placehold[257]
                                                       control/move/placehold<257>2
    SLICE_X3Y24.D1       net (fanout=2)        0.947   control/placehold<257>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<257>1
                                                       control/M_position_q_257
    -------------------------------------------------  ---------------------------
    Total                                     13.551ns (2.751ns logic, 10.800ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  6.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_256 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.551ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.633 - 0.683)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X5Y24.B1       net (fanout=11)       1.256   control/placehold<240>1
    SLICE_X5Y24.B        Tilo                  0.259   control/move/placehold[256]
                                                       control/move/placehold<256>2
    SLICE_X3Y24.C4       net (fanout=2)        0.957   control/placehold<256>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<256>1
                                                       control/M_position_q_256
    -------------------------------------------------  ---------------------------
    Total                                     13.551ns (2.756ns logic, 10.795ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  6.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.489ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (0.685 - 0.773)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y5.A2       net (fanout=2)        0.726   control/M_timer_q[4]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.D3      net (fanout=37)       3.226   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<45>1
                                                       control/M_position_q_45
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (2.404ns logic, 11.085ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  6.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_119 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.685 - 0.773)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y5.A2       net (fanout=2)        0.726   control/M_timer_q[4]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X19Y43.D5      net (fanout=4)        2.560   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X19Y43.D       Tilo                  0.259   control/M_position_q[119]
                                                       control/M_position_d<119>1
    SLICE_X19Y43.C6      net (fanout=1)        0.143   control/M_position_d<119>1
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<119>3
                                                       control/M_position_q_119
    -------------------------------------------------  ---------------------------
    Total                                     13.470ns (2.687ns logic, 10.783ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  6.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_182 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.466ns (Levels of Logic = 11)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_182
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X22Y52.A5      net (fanout=357)      4.810   control/temp[24]
    SLICE_X22Y52.A       Tilo                  0.235   control/move/placehold[172]
                                                       control/move/movement[3]_PWR_6_o_equal_6_o<3>1_3
    SLICE_X18Y28.D2      net (fanout=23)       3.306   control/move/movement[3]_PWR_6_o_equal_6_o<3>12
    SLICE_X18Y28.D       Tilo                  0.235   control/move/placehold[182]
                                                       control/move/placehold<182>1
    SLICE_X22Y28.A1      net (fanout=1)        1.180   control/move/placehold[182]
    SLICE_X22Y28.A       Tilo                  0.235   control/move/placehold[184]
                                                       control/move/placehold<182>2
    SLICE_X22Y27.A3      net (fanout=2)        0.658   control/placehold<182>1
    SLICE_X22Y27.CLK     Tas                   0.349   control/M_position_q[184]
                                                       control/M_position_d<182>1
                                                       control/M_position_q_182
    -------------------------------------------------  ---------------------------
    Total                                     13.466ns (2.689ns logic, 10.777ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.438ns (Levels of Logic = 10)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y4.C2       net (fanout=2)        0.725   control/M_timer_q[2]
    SLICE_X16Y4.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.D3      net (fanout=37)       3.226   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<45>1
                                                       control/M_position_q_45
    -------------------------------------------------  ---------------------------
    Total                                     13.438ns (2.351ns logic, 11.087ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  6.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_44 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.435ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (0.685 - 0.773)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y5.A2       net (fanout=2)        0.726   control/M_timer_q[4]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.A2      net (fanout=37)       3.172   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<44>1
                                                       control/M_position_q_44
    -------------------------------------------------  ---------------------------
    Total                                     13.435ns (2.404ns logic, 11.031ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  6.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_119 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.419ns (Levels of Logic = 11)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y4.C2       net (fanout=2)        0.725   control/M_timer_q[2]
    SLICE_X16Y4.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X19Y43.D5      net (fanout=4)        2.560   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X19Y43.D       Tilo                  0.259   control/M_position_q[119]
                                                       control/M_position_d<119>1
    SLICE_X19Y43.C6      net (fanout=1)        0.143   control/M_position_d<119>1
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<119>3
                                                       control/M_position_q_119
    -------------------------------------------------  ---------------------------
    Total                                     13.419ns (2.634ns logic, 10.785ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_257 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.455ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (0.633 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_257
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y5.A2       net (fanout=2)        0.726   control/M_timer_q[4]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X4Y24.B1       net (fanout=11)       1.271   control/placehold<240>1
    SLICE_X4Y24.B        Tilo                  0.254   control/move/placehold[257]
                                                       control/move/placehold<257>2
    SLICE_X3Y24.D1       net (fanout=2)        0.947   control/placehold<257>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<257>1
                                                       control/M_position_q_257
    -------------------------------------------------  ---------------------------
    Total                                     13.455ns (2.658ns logic, 10.797ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_256 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.455ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (0.633 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y5.A2       net (fanout=2)        0.726   control/M_timer_q[4]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X5Y24.B1       net (fanout=11)       1.256   control/placehold<240>1
    SLICE_X5Y24.B        Tilo                  0.259   control/move/placehold[256]
                                                       control/move/placehold<256>2
    SLICE_X3Y24.C4       net (fanout=2)        0.957   control/placehold<256>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<256>1
                                                       control/M_position_q_256
    -------------------------------------------------  ---------------------------
    Total                                     13.455ns (2.663ns logic, 10.792ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  6.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_1 (FF)
  Destination:          control/M_position_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.391ns (Levels of Logic = 10)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_1 to control/M_position_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.BQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_1
    SLICE_X16Y4.B4       net (fanout=2)        0.523   control/M_timer_q[1]
    SLICE_X16Y4.COUT     Topcyb                0.483   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<1>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.D3      net (fanout=37)       3.226   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<45>1
                                                       control/M_position_q_45
    -------------------------------------------------  ---------------------------
    Total                                     13.391ns (2.506ns logic, 10.885ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_8 (FF)
  Destination:          control/M_position_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.393ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.685 - 0.770)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_8 to control/M_position_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_8
    SLICE_X16Y6.A2       net (fanout=2)        0.726   control/M_timer_q[8]
    SLICE_X16Y6.COUT     Topcya                0.474   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<8>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.D3      net (fanout=37)       3.226   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<45>1
                                                       control/M_position_q_45
    -------------------------------------------------  ---------------------------
    Total                                     13.393ns (2.311ns logic, 11.082ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  6.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_44 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.384ns (Levels of Logic = 10)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y4.C2       net (fanout=2)        0.725   control/M_timer_q[2]
    SLICE_X16Y4.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.A2      net (fanout=37)       3.172   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<44>1
                                                       control/M_position_q_44
    -------------------------------------------------  ---------------------------
    Total                                     13.384ns (2.351ns logic, 11.033ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  6.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_1 (FF)
  Destination:          control/M_position_q_119 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.372ns (Levels of Logic = 11)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_1 to control/M_position_q_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.BQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_1
    SLICE_X16Y4.B4       net (fanout=2)        0.523   control/M_timer_q[1]
    SLICE_X16Y4.COUT     Topcyb                0.483   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<1>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X19Y43.D5      net (fanout=4)        2.560   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X19Y43.D       Tilo                  0.259   control/M_position_q[119]
                                                       control/M_position_d<119>1
    SLICE_X19Y43.C6      net (fanout=1)        0.143   control/M_position_d<119>1
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<119>3
                                                       control/M_position_q_119
    -------------------------------------------------  ---------------------------
    Total                                     13.372ns (2.789ns logic, 10.583ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  6.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_8 (FF)
  Destination:          control/M_position_q_119 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.374ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (0.685 - 0.770)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_8 to control/M_position_q_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_8
    SLICE_X16Y6.A2       net (fanout=2)        0.726   control/M_timer_q[8]
    SLICE_X16Y6.COUT     Topcya                0.474   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<8>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X19Y43.D5      net (fanout=4)        2.560   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X19Y43.D       Tilo                  0.259   control/M_position_q[119]
                                                       control/M_position_d<119>1
    SLICE_X19Y43.C6      net (fanout=1)        0.143   control/M_position_d<119>1
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<119>3
                                                       control/M_position_q_119
    -------------------------------------------------  ---------------------------
    Total                                     13.374ns (2.594ns logic, 10.780ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  6.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_255 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.405ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.633 - 0.683)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_255
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X5Y22.B1       net (fanout=11)       0.889   control/placehold<240>1
    SLICE_X5Y22.B        Tilo                  0.259   control/placehold<255>1
                                                       control/move/placehold<255>2
    SLICE_X3Y24.B1       net (fanout=2)        1.178   control/placehold<255>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<255>1
                                                       control/M_position_q_255
    -------------------------------------------------  ---------------------------
    Total                                     13.405ns (2.756ns logic, 10.649ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  6.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_257 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.404ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.633 - 0.683)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_257
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y4.C2       net (fanout=2)        0.725   control/M_timer_q[2]
    SLICE_X16Y4.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X4Y24.B1       net (fanout=11)       1.271   control/placehold<240>1
    SLICE_X4Y24.B        Tilo                  0.254   control/move/placehold[257]
                                                       control/move/placehold<257>2
    SLICE_X3Y24.D1       net (fanout=2)        0.947   control/placehold<257>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<257>1
                                                       control/M_position_q_257
    -------------------------------------------------  ---------------------------
    Total                                     13.404ns (2.605ns logic, 10.799ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  6.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_256 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.404ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.633 - 0.683)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y4.C2       net (fanout=2)        0.725   control/M_timer_q[2]
    SLICE_X16Y4.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X6Y21.C3       net (fanout=13)       2.732   control/move/placehold<160>1111
    SLICE_X6Y21.C        Tilo                  0.235   control/M_move_movement<0>1
                                                       control/move/placehold<240>11
    SLICE_X5Y24.B1       net (fanout=11)       1.256   control/placehold<240>1
    SLICE_X5Y24.B        Tilo                  0.259   control/move/placehold[256]
                                                       control/move/placehold<256>2
    SLICE_X3Y24.C4       net (fanout=2)        0.957   control/placehold<256>1
    SLICE_X3Y24.CLK      Tas                   0.373   control/M_position_q[257]
                                                       control/M_position_d<256>1
                                                       control/M_position_q_256
    -------------------------------------------------  ---------------------------
    Total                                     13.404ns (2.610ns logic, 10.794ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  6.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_182 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.370ns (Levels of Logic = 10)
  Clock Path Skew:      -0.079ns (0.601 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_182
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y5.A2       net (fanout=2)        0.726   control/M_timer_q[4]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X22Y52.A5      net (fanout=357)      4.810   control/temp[24]
    SLICE_X22Y52.A       Tilo                  0.235   control/move/placehold[172]
                                                       control/move/movement[3]_PWR_6_o_equal_6_o<3>1_3
    SLICE_X18Y28.D2      net (fanout=23)       3.306   control/move/movement[3]_PWR_6_o_equal_6_o<3>12
    SLICE_X18Y28.D       Tilo                  0.235   control/move/placehold[182]
                                                       control/move/placehold<182>1
    SLICE_X22Y28.A1      net (fanout=1)        1.180   control/move/placehold[182]
    SLICE_X22Y28.A       Tilo                  0.235   control/move/placehold[184]
                                                       control/move/placehold<182>2
    SLICE_X22Y27.A3      net (fanout=2)        0.658   control/placehold<182>1
    SLICE_X22Y27.CLK     Tas                   0.349   control/M_position_q[184]
                                                       control/M_position_d<182>1
                                                       control/M_position_q_182
    -------------------------------------------------  ---------------------------
    Total                                     13.370ns (2.596ns logic, 10.774ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  6.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_291 (FF)
  Destination:          control/M_position_q_239 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.335ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.709 - 0.819)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_291 to control/M_position_q_239
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y52.AQ       Tcko                  0.430   control/M_position_q[294]
                                                       control/M_position_q_291
    SLICE_X3Y50.A1       net (fanout=9)        0.991   control/M_position_q[291]
    SLICE_X3Y50.A        Tilo                  0.259   control/M_move_out[314]
                                                       control/collide/upDown/out132
    SLICE_X5Y44.A5       net (fanout=3)        1.332   control/collide/upDown/out131
    SLICE_X5Y44.A        Tilo                  0.259   control/out1341
                                                       control/collide/upDown/out134_1
    SLICE_X6Y22.A5       net (fanout=7)        2.593   control/out134
    SLICE_X6Y22.A        Tilo                  0.235   control/placehold<250>1
                                                       control/move/placehold<260>21
    SLICE_X15Y19.A5      net (fanout=7)        1.327   control/move/placehold<260>2
    SLICE_X15Y19.A       Tilo                  0.259   control/placehold<230>1
                                                       control/move/placehold<220>11
    SLICE_X16Y42.D1      net (fanout=21)       3.001   control/placehold<220>1
    SLICE_X16Y42.D       Tilo                  0.254   control/M_position_d<239>1
                                                       control/M_position_d<239>1
    SLICE_X11Y26.D3      net (fanout=1)        2.022   control/M_position_d<239>1
    SLICE_X11Y26.CLK     Tas                   0.373   control/M_position_q[239]
                                                       control/M_position_d<239>3
                                                       control/M_position_q_239
    -------------------------------------------------  ---------------------------
    Total                                     13.335ns (2.069ns logic, 11.266ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  6.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_6 (FF)
  Destination:          control/M_position_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.342ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (0.685 - 0.773)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_6 to control/M_position_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.CQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_6
    SLICE_X16Y5.C2       net (fanout=2)        0.725   control/M_timer_q[6]
    SLICE_X16Y5.COUT     Topcyc                0.328   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<6>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.D3      net (fanout=37)       3.226   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<45>1
                                                       control/M_position_q_45
    -------------------------------------------------  ---------------------------
    Total                                     13.342ns (2.258ns logic, 11.084ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  6.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_1 (FF)
  Destination:          control/M_position_q_44 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.337ns (Levels of Logic = 10)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_1 to control/M_position_q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.BQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_1
    SLICE_X16Y4.B4       net (fanout=2)        0.523   control/M_timer_q[1]
    SLICE_X16Y4.COUT     Topcyb                0.483   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<1>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.A2      net (fanout=37)       3.172   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<44>1
                                                       control/M_position_q_44
    -------------------------------------------------  ---------------------------
    Total                                     13.337ns (2.506ns logic, 10.831ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_8 (FF)
  Destination:          control/M_position_q_44 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.339ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.685 - 0.770)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_8 to control/M_position_q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_8
    SLICE_X16Y6.A2       net (fanout=2)        0.726   control/M_timer_q[8]
    SLICE_X16Y6.COUT     Topcya                0.474   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<8>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X18Y43.B3      net (fanout=13)       2.012   control/move/placehold<160>1111
    SLICE_X18Y43.B       Tilo                  0.235   control/move/N836
                                                       control/move/placehold<40>21
    SLICE_X13Y35.A2      net (fanout=37)       3.172   control/placehold<40>2
    SLICE_X13Y35.CLK     Tas                   0.373   control/M_position_q[45]
                                                       control/M_position_d<44>1
                                                       control/M_position_q_44
    -------------------------------------------------  ---------------------------
    Total                                     13.339ns (2.311ns logic, 11.028ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  6.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_6 (FF)
  Destination:          control/M_position_q_119 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.323ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.685 - 0.773)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_6 to control/M_position_q_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.CQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_6
    SLICE_X16Y5.C2       net (fanout=2)        0.725   control/M_timer_q[6]
    SLICE_X16Y5.COUT     Topcyc                0.328   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<6>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X19Y43.D5      net (fanout=4)        2.560   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X19Y43.D       Tilo                  0.259   control/M_position_q[119]
                                                       control/M_position_d<119>1
    SLICE_X19Y43.C6      net (fanout=1)        0.143   control/M_position_d<119>1
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<119>3
                                                       control/M_position_q_119
    -------------------------------------------------  ---------------------------
    Total                                     13.323ns (2.541ns logic, 10.782ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_118 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.316ns (Levels of Logic = 11)
  Clock Path Skew:      -0.091ns (0.685 - 0.776)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y4.A2       net (fanout=2)        0.726   control/M_timer_q[0]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[15]
    SLICE_X16Y8.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y9.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y9.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X16Y10.AMUX    Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X0Y47.A5       net (fanout=357)      5.027   control/temp[24]
    SLICE_X0Y47.A        Tilo                  0.254   control/placehold<312>1
                                                       control/move/placehold<160>111_2
    SLICE_X7Y30.C3       net (fanout=13)       2.233   control/move/placehold<160>1111
    SLICE_X7Y30.C        Tilo                  0.259   control/GND_6_o_movement[3]_mux_80_OUT<201>1
                                                       control/move/GND_6_o_movement[3]_mux_35_OUT<101>11
    SLICE_X17Y38.B5      net (fanout=4)        1.840   control/GND_6_o_movement[3]_mux_35_OUT<101>1
    SLICE_X17Y38.B       Tilo                  0.259   control/M_position_d<118>2
                                                       control/M_position_d<118>3
    SLICE_X19Y43.B6      net (fanout=1)        0.613   control/M_position_d<118>3
    SLICE_X19Y43.CLK     Tas                   0.373   control/M_position_q[119]
                                                       control/M_position_d<118>4
                                                       control/M_position_q_118
    -------------------------------------------------  ---------------------------
    Total                                     13.316ns (2.780ns logic, 10.536ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[0].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[1].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: myreset_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[3].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: win_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[2].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[3]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_0/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[3]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_1/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[3]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_2/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[3]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_3/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[7]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_4/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[7]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_5/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[7]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_6/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[7]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_7/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[11]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_8/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[11]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_9/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[11]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_10/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[11]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_11/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[15]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_12/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[15]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_13/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[15]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_14/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[15]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_15/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[19]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_16/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[19]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_17/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[19]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_18/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[19]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_19/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[21]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_20/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[0].directions/M_ctr_q[21]/CLK
  Logical resource: directions_gen_0[0].directions/M_ctr_q_21/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_ctr_q[3]/CLK
  Logical resource: directions_gen_0[2].directions/M_ctr_q_0/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.739|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 306238 paths, 0 nets, and 11241 connections

Design statistics:
   Minimum period:  13.739ns{1}   (Maximum frequency:  72.785MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 20:31:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



