Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 21:06:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_279_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 Delay1No43_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum22_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.921ns (25.995%)  route 2.622ns (74.005%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 6.632 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.167ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.060ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=57852, routed)       2.305     3.256    Delay1No43_instance/clk_IBUF_BUFG
    SLICE_X92Y364        FDCE                                         r  Delay1No43_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y364        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.335 r  Delay1No43_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.713     4.048    Delay1No42_instance/Y_reg[33]_0[11]
    SLICE_X97Y409        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.171 r  Delay1No42_instance/geqOp_carry_i_11__7/O
                         net (fo=1, routed)           0.022     4.193    Sum22_4_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X97Y409        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.352 r  Sum22_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.378    Sum22_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X97Y410        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.393 r  Sum22_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.419    Sum22_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X97Y411        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.471 r  Sum22_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.262     4.733    Delay1No43_instance/CO[0]
    SLICE_X95Y412        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     4.805 f  Delay1No43_instance/shiftedFracY_d1[12]_i_4__7/O
                         net (fo=3, routed)           0.244     5.049    Delay1No42_instance/Y_reg[23]_0[0]
    SLICE_X94Y411        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.150 f  Delay1No42_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.199     5.349    Delay1No42_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X95Y410        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     5.402 r  Delay1No42_instance/shiftedFracY_d1[45]_i_4__7/O
                         net (fo=31, routed)          0.297     5.699    Delay1No43_instance/Y_reg[23]_0
    SLICE_X99Y412        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.789 r  Delay1No43_instance/shiftedFracY_d1[7]_i_2__7/O
                         net (fo=4, routed)           0.390     6.179    Delay1No43_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X103Y413       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.303 r  Delay1No43_instance/shiftedFracY_d1[27]_i_4__7/O
                         net (fo=2, routed)           0.385     6.688    Delay1No42_instance/Y_reg[26]_0[4]
    SLICE_X100Y408       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     6.741 r  Delay1No42_instance/shiftedFracY_d1[11]_i_1__7/O
                         net (fo=1, routed)           0.058     6.799    Sum22_4_impl_instance/FPAddSubOp_instance/shiftedFracY[0]
    SLICE_X100Y408       FDRE                                         r  Sum22_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=57852, routed)       1.972     6.632    Sum22_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X100Y408       FDRE                                         r  Sum22_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.454     7.086    
                         clock uncertainty           -0.035     7.051    
    SLICE_X100Y408       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.076    Sum22_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  0.277    




