
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/02_SDK2/Vivado/Vivado/2018.3/scripts/Vivado_init.tcl'
source top.tcl -notrace
Command: synth_design -top top -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 430.879 ; gain = 98.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/key_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'frequency_divider' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/frequency_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'frequency_divider' (1#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/frequency_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_ctrl' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/key_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_ctrl' (2#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/key_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_proc' (3#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/key_proc.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'mode' does not match port width (2) of module 'key_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/top.v:53]
INFO: [Synth 8-6157] synthesizing module 'led_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/led_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_display' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/led_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_display' (4#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/led_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_proc' (5#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/led_proc.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'mode' does not match port width (2) of module 'led_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/top.v:61]
INFO: [Synth 8-6157] synthesizing module 'seg_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/smg_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/seg_driver.v:1]
	Parameter SEG_0 bound to: 8'b11000000 
	Parameter SEG_1 bound to: 8'b11111001 
	Parameter SEG_2 bound to: 8'b10100100 
	Parameter SEG_3 bound to: 8'b10110000 
	Parameter SEG_4 bound to: 8'b10011001 
	Parameter SEG_5 bound to: 8'b10010010 
	Parameter SEG_6 bound to: 8'b10000010 
	Parameter SEG_7 bound to: 8'b11111000 
	Parameter SEG_8 bound to: 8'b10000000 
	Parameter SEG_9 bound to: 8'b10010000 
	Parameter SEG_NULL bound to: 8'b11111111 
	Parameter SEG_GANE bound to: 8'b10111111 
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (6#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/seg_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'seg_proc' (7#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/smg_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'rtc_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/rtc_proc.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_READ_CH bound to: 1 - type: integer 
	Parameter S_CLEAR_CH bound to: 2 - type: integer 
	Parameter S_WRITE bound to: 3 - type: integer 
	Parameter S_WAIT bound to: 4 - type: integer 
	Parameter S_READ_TIME bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ds1302_ctrl' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/ds1302_ctrl.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_WP bound to: 1 - type: integer 
	Parameter S_WR_SEC bound to: 2 - type: integer 
	Parameter S_WR_MIN bound to: 3 - type: integer 
	Parameter S_WR_HOUR bound to: 4 - type: integer 
	Parameter S_WR_DATE bound to: 5 - type: integer 
	Parameter S_WR_MON bound to: 6 - type: integer 
	Parameter S_WR_WEEK bound to: 7 - type: integer 
	Parameter S_WR_YEAR bound to: 8 - type: integer 
	Parameter S_RD_SEC bound to: 9 - type: integer 
	Parameter S_RD_MIN bound to: 10 - type: integer 
	Parameter S_RD_HOUR bound to: 11 - type: integer 
	Parameter S_RD_DATE bound to: 12 - type: integer 
	Parameter S_RD_MON bound to: 13 - type: integer 
	Parameter S_RD_WEEK bound to: 14 - type: integer 
	Parameter S_RD_YEAR bound to: 15 - type: integer 
	Parameter S_ACK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/ds1302_ctrl.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/ds1302_ctrl.v:81]
INFO: [Synth 8-6157] synthesizing module 'ds1302_io' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/ds1302_io.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CE_HIGH bound to: 1 - type: integer 
	Parameter S_READ bound to: 2 - type: integer 
	Parameter S_READ_ADDR bound to: 3 - type: integer 
	Parameter S_READ_DATA bound to: 4 - type: integer 
	Parameter S_WRITE bound to: 5 - type: integer 
	Parameter S_WRITE_ADDR bound to: 6 - type: integer 
	Parameter S_WRITE_DATA bound to: 7 - type: integer 
	Parameter S_CE_LOW bound to: 8 - type: integer 
	Parameter S_ACK bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi_master' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/spi_master.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (8#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/spi_master.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ds1302_io' (9#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/ds1302_io.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ds1302_ctrl' (10#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/ds1302_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rtc_proc' (11#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/rtc_proc.v:1]
WARNING: [Synth 8-3848] Net dp in module/entity top does not have driver. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/top.v:1]
WARNING: [Synth 8-3331] design ds1302_io has unconnected port read_addr[7]
WARNING: [Synth 8-3331] design ds1302_io has unconnected port read_addr[0]
WARNING: [Synth 8-3331] design ds1302_io has unconnected port write_addr[7]
WARNING: [Synth 8-3331] design ds1302_io has unconnected port write_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.809 ; gain = 154.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin seg_proc_init:dp[0] to constant 0 [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/user/top.v:66]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.809 ; gain = 154.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.809 ; gain = 154.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/prj/011_ds1302.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/prj/011_ds1302.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/prj/011_ds1302.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.254 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.309 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 792.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 792.309 ; gain = 459.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 792.309 ; gain = 459.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 792.309 ; gain = 459.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ds1302_io'
INFO: [Synth 8-5544] ROM "CS_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ds1302_ctrl'
INFO: [Synth 8-5546] ROM "cmd_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rtc_proc'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'digit_sel_reg' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/seg_driver.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'segment_data_reg' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/src/driver/seg_driver.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              101 |                              010
               DCLK_EDGE |                              100 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              010 |                              011
                ACK_WAIT |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                       0000010000 |                             0000
               S_CE_HIGH |                       0000100000 |                             0001
                  S_READ |                       0000001000 |                             0010
             S_READ_ADDR |                       0000000001 |                             0011
             S_READ_DATA |                       0000000010 |                             0100
                 S_WRITE |                       0001000000 |                             0101
            S_WRITE_ADDR |                       1000000000 |                             0110
            S_WRITE_DATA |                       0010000000 |                             0111
                   S_ACK |                       0000000100 |                             1001
                S_CE_LOW |                       0100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ds1302_io'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                00000000001000000 |                            00000
                 S_WR_WP |                00000001000000000 |                            00001
                S_WR_SEC |                00000000010000000 |                            00010
                S_WR_MIN |                00000000000010000 |                            00011
               S_WR_HOUR |                00000000000100000 |                            00100
               S_WR_DATE |                10000000000000000 |                            00101
                S_WR_MON |                01000000000000000 |                            00110
               S_WR_WEEK |                00010000000000000 |                            00111
               S_WR_YEAR |                00100000000000000 |                            01000
                S_RD_SEC |                00000100000000000 |                            01001
                S_RD_MIN |                00001000000000000 |                            01010
               S_RD_HOUR |                00000010000000000 |                            01011
               S_RD_DATE |                00000000000001000 |                            01100
                S_RD_MON |                00000000000000100 |                            01101
               S_RD_WEEK |                00000000000000001 |                            01110
               S_RD_YEAR |                00000000000000010 |                            01111
                   S_ACK |                00000000100000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ds1302_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                           000001 |                              000
                 S_WRITE |                           001000 |                              011
               S_READ_CH |                           100000 |                              001
              S_CLEAR_CH |                           010000 |                              010
                  S_WAIT |                           000100 |                              100
             S_READ_TIME |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rtc_proc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 792.309 ; gain = 459.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 22    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 17    
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module key_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
Module key_proc 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module led_proc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module seg_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module ds1302_io 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ds1302_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 17    
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
Module rtc_proc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[7]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[7]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[7]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[7]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtc_proc_init/write_second_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[7]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[7]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[6]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[6]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[6]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[6]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[6]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[6]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[5]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[5]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[5]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[5]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[5]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[5]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/ds1302_ctrl_m0/read_addr_reg[6]' (FDCE) to 'rtc_proc_init/ds1302_ctrl_m0/read_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[6]' (FDC) to 'rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[0]' (FDC) to 'rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[4]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[4]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[4]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[4]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[4]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[4]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/ds1302_ctrl_m0/read_addr_reg[5]' (FDCE) to 'rtc_proc_init/ds1302_ctrl_m0/read_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[5]' (FDC) to 'rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[3]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[3]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[3]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[3]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[3]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[3]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtc_proc_init/ds1302_ctrl_m0/read_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtc_proc_init/ds1302_ctrl_m0/write_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[2]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[2]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[2]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[2]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[2]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[2]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[1]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[1]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[1]' (FDCE) to 'rtc_proc_init/write_hour_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_week_reg_reg[1]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[1]' (FDCE) to 'rtc_proc_init/write_hour_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_minute_reg_reg[1]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_month_reg_reg[0]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_date_reg_reg[0]' (FDCE) to 'rtc_proc_init/write_year_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_year_reg_reg[0]' (FDCE) to 'rtc_proc_init/write_week_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtc_proc_init/write_hour_reg_reg[0]' (FDCE) to 'rtc_proc_init/write_minute_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtc_proc_init/write_minute_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_proc_init/u_seg_driver/segment_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg_proc_init/u_seg_driver/segment_data_reg[7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 792.309 ; gain = 459.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 792.309 ; gain = 459.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 810.793 ; gain = 478.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    45|
|3     |LUT1   |    10|
|4     |LUT2   |   200|
|5     |LUT3   |    55|
|6     |LUT4   |    51|
|7     |LUT5   |    41|
|8     |LUT6   |    12|
|9     |FDCE   |   267|
|10    |FDPE   |    12|
|11    |LDP    |    15|
|12    |IBUF   |     6|
|13    |IOBUF  |     1|
|14    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   743|
|2     |  key_proc_inst         |key_proc            |   130|
|3     |    key_ctrl_inst       |key_ctrl            |    16|
|4     |    u_frequency_divider |frequency_divider_1 |   105|
|5     |  led_proc_inst         |led_proc            |   124|
|6     |    freq_div_inst       |frequency_divider_0 |   100|
|7     |  rtc_proc_init         |rtc_proc            |   306|
|8     |    ds1302_ctrl_m0      |ds1302_ctrl         |   290|
|9     |      ds1302_io_m0      |ds1302_io           |   207|
|10    |        spi_master_m0   |spi_master          |   104|
|11    |  seg_proc_init         |seg_proc            |   148|
|12    |    u_frequency_divider |frequency_divider   |   106|
|13    |    u_seg_driver        |seg_driver          |    36|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 813.312 ; gain = 175.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 813.312 ; gain = 480.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LDP => LDPE (inverted pins: G): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 813.312 ; gain = 493.688
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.312 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/011_ds1302/prj/011_ds1302.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 19:37:24 2025...
