# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.09
# platform  : Linux 5.14.0-570.52.1.el9_6.x86_64
# version   : 2022.09 FCS 64 bits
# build date: 2022.09.22 12:46:24 UTC
# ----------------------------------------
# started   : 2026-02-05 13:53:54 EET
# hostname  : cn88.it.auth.gr.(none)
# pid       : 2891619
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:36467' '-style' 'windows' '-data' 'AAAA7nicVY6xCsJAEETfIYKlhV8hKCIIFils7JSggq0c5tBISMScCDb6qf7JOZ4EdJadWZa5uTVA8gghENG6i7osWLJmLk7ZSmHMRD1lxIw9lgxHqckx4MKQHC+2XKVHTQdtI8zrqySGX5jV80+h3Rg/d6j7irYUqoobO0WX1OKzqlK81+eZ9ikbuTtyex1UaO5x0staPhePa/a8AWzLIGo=' '-proj' '/home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/p/paschalk/.config/cadence/jasper.conf".
% # =============================================================
% # JasperGold TCL script for linting + elaboration + formal checks
% # =============================================================
% 
% set TOP "I2CAndMemory"   ;# <-- Change this to your actual top module name
I2CAndMemory
% 
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% # --- Add design sources ---
% analyze -sv {
    ./src/I2C_Slave.sv
    ./src/Memory.sv
    ./src/I2C_Memory.sv
    ./src/Assertions.sv
    ./src/Memory_bind.sv
}
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/JASPER/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './src/I2C_Slave.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/Memory.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/I2C_Memory.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/Assertions.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/Memory_bind.sv'
% 
% # --- Elaborate top-level design (change top name if needed) ---
% puts "=== Elaborating top module ==="
=== Elaborating top module ===
% elaborate -top I2CAndMemory
INFO (ISW003): Top module name is "I2CAndMemory".
[INFO (HIER-8002)] ./src/I2C_Memory.sv(80): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/I2C_Slave.sv(4): compiling module 'I2C_Slave'
[INFO (VERI-1018)] ./src/Assertions.sv(1): compiling module 'register_file_assertions'
[INFO (VERI-1018)] ./src/Memory.sv(1): compiling module 'Memory'
[INFO (VERI-1018)] ./src/I2C_Memory.sv(4): compiling module 'I2CAndMemory'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 2. Use "get_design_info -list multiple_driven" for more information.
I2CAndMemory
[<embedded>] % 
[<embedded>] % clock -clear
[<embedded>] % clock -both_edges clk; 
[<embedded>] % 
[<embedded>] % reset -clear
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % reset -expression ~rst_n 
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
[<embedded>] % 
[<embedded>] % # 5. Check for basic setup/syntax/signal issues
[<embedded>] % # (sanity_check is valid in JasperGold; check_design is NOT)
[<embedded>] % sanity_check -waiver -add clk -type simple_clk
simple_clk
[<embedded>] % 
[<embedded>] % puts "=== JasperGold flow complete ==="
=== JasperGold flow complete ===
[<embedded>] % 
[<embedded>] % elaborate -top -top
ERROR (ESW041): A required argument is missing.


[<embedded>] % elaborate -top I2C_Slave
ERROR (ENL143): "elaborate" single run mode is enabled.
    To run multiple "elaborate" commands, run "clear -all" and "set_elaborate_single_run_mode off" before starting the setup.
    NOTE: Disabling this mode can cause larger memory consumption.


[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 658 of 658 design flops, 0 of 0 design latches, 40 of 41 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.079s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.19 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.N: cn88.it.auth.gr: "Rocky Linux 9.7 (Blue Onyx)" is an unsupported operating system.
0.0.Hp: cn88.it.auth.gr: "Rocky Linux 9.7 (Blue Onyx)" is an unsupported operating system.
0.0.Ht: cn88.it.auth.gr: "Rocky Linux 9.7 (Blue Onyx)" is an unsupported operating system.
0.0.B: cn88.it.auth.gr: "Rocky Linux 9.7 (Blue Onyx)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 2894568@cn88.it.auth.gr(local) jg_2891619_cn88.it.auth.gr_1
0.0.Hp: Proofgrid shell started at 2894569@cn88.it.auth.gr(local) jg_2891619_cn88.it.auth.gr_1
0.0.Ht: Proofgrid shell started at 2894591@cn88.it.auth.gr(local) jg_2891619_cn88.it.auth.gr_1
0.0.B: Proofgrid shell started at 2894607@cn88.it.auth.gr(local) jg_2891619_cn88.it.auth.gr_1
0.0.N: OS RSS memory limit : 15938355200 / 15938355200
0.0.Hp: OS RSS memory limit : 15938355200 / 15938355200
0.0.Ht: OS RSS memory limit : 15938355200 / 15938355200
0.0.B: OS RSS memory limit : 15938355200 / 15938355200
0.0.Ht: clocks: 3, declared: 3, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 3, declared: 3, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 3, declared: 3, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 3, declared: 3, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_1"	[0.00 s].
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.25 s]
0.0.Ht: Trace Attempt  2	[0.25 s]
0.0.Ht: Trace Attempt  3	[0.25 s]
0.0.Ht: Trace Attempt  4	[0.25 s]
0.0.Ht: Trace Attempt  5	[0.25 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.Hp: A proof was found: No trace exists. [0.38 s]
INFO (IPF057): 0.0.Hp: The property "I2CAndMemory.mem_inst.regfile_asrt._assert_2" was proven in 0.20 s.
0.0.N: Trace Attempt  1	[0.39 s]
0.0.N: Trace Attempt  2	[0.40 s]
0.0.N: Trace Attempt  3	[0.40 s]
0.0.N: Trace Attempt  5	[0.41 s]
0: ProofGrid usable level: 5
0.0.B: Trace Attempt 73	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.22 s]
0.0.B: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_1"	[1.22 s].
0.0.B: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 39	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.23 s]
0.0.N: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_1"	[1.23 s].
0.0.N: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  5	[0.49 s]
0.0.B: Trace Attempt 91	[0.93 s]
0.0.B: Per property time limit expired (1.00 s) [1.00 s]
0.0.B: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[1.00 s].
0.0.B: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[1.00 s].
0.0.N: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  4	[0.16 s]
0.0.Hp: Lemmas used(18): ?1 |23
0.0.Hp: A proof was found: No trace exists. [3.10 s]
INFO (IPF057): 0.0.Hp: The property "I2CAndMemory.mem_inst.regfile_asrt._assert_1" was proven in 2.92 s.
0.0.Hp: A proof was found: No trace exists. [3.10 s]
INFO (IPF057): 0.0.Hp: The property "I2CAndMemory.mem_inst.regfile_asrt._assert_3" was proven in 2.92 s.
0.0.B: Trace Attempt 88	[0.94 s]
0.0.B: Per property time limit expired (1.00 s) [1.00 s]
0.0.B: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[1.00 s].
0.0.B: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_3:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 90	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[1.00 s].
0.0.N: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_3:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.62 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.63 s]
0.0.N: Trace Attempt  5	[0.63 s]
0.0.B: Trace Attempt 95	[0.98 s]
0.0.B: Per property time limit expired (1.00 s) [1.00 s]
0.0.B: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_3:precondition1"	[1.00 s].
0.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.B: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 49	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_3:precondition1"	[1.00 s].
0.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.N: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[0.00 s].
0.0.N: Trace Attempt 37	[0.02 s]
0.0.Ht: Trace Attempt 110	[4.50 s]
0.0.N: Trace Attempt  1	[0.22 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.Ht: Trace Attempt 115	[5.18 s]
0.0.Ht: A trace with 115 cycles was found. [5.26 s]
INFO (IPF047): 0.0.Ht: The cover property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1" was covered in 115 cycles in 5.19 s.
0.0.N: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[0.98 s].
0.0.N: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[0.00 s].
0.0.B: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_1:precondition1"	[0.99 s].
0.0.B: Starting proof for property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Ht: A trace with 115 cycles was found. [5.27 s]
INFO (IPF047): 0.0.Ht: The cover property "I2CAndMemory.mem_inst.regfile_asrt._assert_3:precondition1" was covered in 115 cycles in 5.21 s.
0.0.Ht: Trace Attempt 116	[5.28 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [5.52 s]
0.0.Ht: A trace with 116 cycles was found. [5.32 s]
INFO (IPF047): 0.0.Ht: The cover property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1" was covered in 116 cycles in 5.22 s.
0.0.Ht: All properties determined. [5.34 s]
0.0.N: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[0.03 s].
0.0.N: Trace Attempt 13	[0.07 s]
0.0.N: All properties determined. [0.07 s]
0.0.B: Stopped processing property "I2CAndMemory.mem_inst.regfile_asrt._assert_2:precondition1"	[0.03 s].
0.0.B: Trace Attempt 41	[0.06 s]
0.0.B: All properties determined. [0.07 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [5.37 s]
0.0.B: Exited with Success (@ 5.56 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 5.56 s)
0.0.Ht: Exited with Success (@ 5.57 s)
0.0.Hp: Exited with Success (@ 5.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 87.16 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.88        5.34        0.00       85.85 %
     Hp        0.88        5.34        0.00       85.90 %
     Ht        0.74        5.34        0.00       87.78 %
      B        0.65        5.34        0.00       89.20 %
    all        0.79        5.34        0.00       87.16 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.15       21.36        0.00

    Data read    : 236.07 kiB
    Data written : 12.58 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.487 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
