[2025-09-17 14:19:51] START suite=gap trace=cc-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2560501 heartbeat IPC: 3.905 cumulative IPC: 3.905 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4808691 heartbeat IPC: 4.448 cumulative IPC: 4.159 (Simulation time: 00 hr 01 min 49 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4808691 cumulative IPC: 4.159 (Simulation time: 00 hr 01 min 49 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4808691 cumulative IPC: 4.159 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 29749074 heartbeat IPC: 0.401 cumulative IPC: 0.401 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 54021840 heartbeat IPC: 0.412 cumulative IPC: 0.4064 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 77967890 heartbeat IPC: 0.4176 cumulative IPC: 0.4101 (Simulation time: 00 hr 13 min 00 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 101597051 heartbeat IPC: 0.4232 cumulative IPC: 0.4133 (Simulation time: 00 hr 16 min 25 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 125006259 heartbeat IPC: 0.4272 cumulative IPC: 0.416 (Simulation time: 00 hr 19 min 58 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 148878424 heartbeat IPC: 0.4189 cumulative IPC: 0.4165 (Simulation time: 00 hr 23 min 21 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 171665891 heartbeat IPC: 0.4388 cumulative IPC: 0.4195 (Simulation time: 00 hr 26 min 44 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 194385368 heartbeat IPC: 0.4402 cumulative IPC: 0.422 (Simulation time: 00 hr 30 min 14 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 218007537 heartbeat IPC: 0.4233 cumulative IPC: 0.4221 (Simulation time: 00 hr 34 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 237288966 cumulative IPC: 0.4214 (Simulation time: 00 hr 37 min 55 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 237288966 cumulative IPC: 0.4214 (Simulation time: 00 hr 37 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4214 instructions: 100000000 cycles: 237288966
CPU 0 Branch Prediction Accuracy: 90.37% MPKI: 19.36 Average ROB Occupancy at Mispredict: 28.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.36
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6903039
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 409.66238
REPLAY_LOAD: 213.46289
NON_REPLAY_LOAD: 26.141914

== Total ==
ADDR_TRANS: 223266
REPLAY_LOAD: 158176
NON_REPLAY_LOAD: 6521597

== Counts ==
ADDR_TRANS: 545
REPLAY_LOAD: 741
NON_REPLAY_LOAD: 249469

cpu0->cpu0_STLB TOTAL        ACCESS:    4771055 HIT:    4763828 MISS:       7227 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4771055 HIT:    4763828 MISS:       7227 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 542.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9157408 HIT:    3621816 MISS:    5535592 MSHR_MERGE:     167921
cpu0->cpu0_L2C LOAD         ACCESS:    7306778 HIT:    2585230 MISS:    4721548 MSHR_MERGE:       5553
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1613203 HIT:     807730 MISS:     805473 MSHR_MERGE:     162368
cpu0->cpu0_L2C WRITE        ACCESS:     223268 HIT:     223173 MISS:         95 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14159 HIT:       5683 MISS:       8476 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1419868 ISSUED:    1419868 USEFUL:     444886 USELESS:      64144
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 68.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1365183 HIT:    1365183 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1365183 HIT:    1365183 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26873099 HIT:   18376259 MISS:    8496840 MSHR_MERGE:     982489
cpu0->cpu0_L1D LOAD         ACCESS:   26250801 HIT:   17976250 MISS:    8274551 MSHR_MERGE:     967773
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     336425 HIT:     128295 MISS:     208130 MSHR_MERGE:      14716
cpu0->cpu0_L1D WRITE        ACCESS:     271404 HIT:     271404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14469 HIT:        310 MISS:      14159 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     336450 ISSUED:     336425 USEFUL:      37200 USELESS:     110693
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1365180 HIT:    1365180 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1365180 HIT:    1365180 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26522199 HIT:   20909629 MISS:    5612570 MSHR_MERGE:     841516
cpu0->cpu0_DTLB LOAD         ACCESS:   26522199 HIT:   20909629 MISS:    5612570 MSHR_MERGE:     841516
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.83 cycles
cpu0->LLC TOTAL        ACCESS:    5590281 HIT:    3130952 MISS:    2459329 MSHR_MERGE:       1507
cpu0->LLC LOAD         ACCESS:    4715994 HIT:    2835503 MISS:    1880491 MSHR_MERGE:        463
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     643105 HIT:      73009 MISS:     570096 MSHR_MERGE:       1044
cpu0->LLC WRITE        ACCESS:     222706 HIT:     222112 MISS:        594 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8476 HIT:        328 MISS:       8148 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23779
  ROW_BUFFER_MISS:    2433411
  AVG DBUS CONGESTED CYCLE: 4.669
Channel 0 WQ ROW_BUFFER_HIT:      37343
  ROW_BUFFER_MISS:     178141
  FULL:          0
Channel 0 REFRESHES ISSUED:      19774

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       293892      1695097      2170112      1400469
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          620
  STLB miss resolved @ L2C                0            0            0            0        11366
  STLB miss resolved @ LLC                0            0            0            0          656
  STLB miss resolved @ MEM                0            0            0            0         8148

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 14:57:46] END   suite=gap trace=cc-14 (rc=0)
