#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd3ce4bb210 .scope module, "MUX4" "MUX4" 2 36;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "channels"
    .port_info 1 /INPUT 2 "select"
    .port_info 2 /OUTPUT 1 "b"
v0x7fd3ce42d220_0 .net "b", 0 0, L_0x7fd3d00cae30;  1 drivers
o0x7fd3ce732038 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fd3d0069370_0 .net "channels", 3 0, o0x7fd3ce732038;  0 drivers
o0x7fd3ce732068 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fd3d0070d70_0 .net "select", 1 0, o0x7fd3ce732068;  0 drivers
L_0x7fd3d00cae30 .part/v o0x7fd3ce732038, o0x7fd3ce732068, 1;
S_0x7fd3ce4f8000 .scope module, "testbench" "testbench" 3 88;
 .timescale 0 0;
v0x7fd3d00ca660_0 .net "a", 15 0, v0x7fd3d0021da0_0;  1 drivers
v0x7fd3d00ca710_0 .var "a_in", 15 0;
v0x7fd3d00ca7b0_0 .net "b", 15 0, v0x7fd3d0098300_0;  1 drivers
v0x7fd3d00ca840_0 .var "b_in", 15 0;
v0x7fd3d00ca910_0 .var "clk", 0 0;
RS_0x7fd3ce73a828 .resolv tri, v0x7fd3d0099780_0, L_0x7fd3d00fbf30;
v0x7fd3d00ca9e0_0 .net8 "error", 0 0, RS_0x7fd3ce73a828;  2 drivers
v0x7fd3d00caab0_0 .net "final_output", 15 0, L_0x7fd3d00fba70;  1 drivers
v0x7fd3d00cab40_0 .var "opcode", 3 0;
v0x7fd3d00cac10_0 .net "prev_output", 15 0, v0x7fd3d00b7660_0;  1 drivers
v0x7fd3d00cad20_0 .net "select", 3 0, v0x7fd3d00b9140_0;  1 drivers
S_0x7fd3ce4f01c0 .scope module, "bb8" "breadboard" 3 101, 3 13 0, S_0x7fd3ce4f8000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in"
    .port_info 1 /INPUT 16 "b_in"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "a"
    .port_info 5 /OUTPUT 16 "b"
    .port_info 6 /OUTPUT 16 "final_output"
    .port_info 7 /OUTPUT 16 "prev_output"
    .port_info 8 /OUTPUT 4 "select"
    .port_info 9 /OUTPUT 1 "error"
L_0x7fd3d00d0150 .functor BUFZ 16, v0x7fd3d00b7660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fd3d00c9320_0 .net *"_s1", 0 0, L_0x7fd3d00caed0;  1 drivers
v0x7fd3d00c93e0_0 .net *"_s11", 15 0, L_0x7fd3d00d0150;  1 drivers
v0x7fd3d00c9480_0 .net *"_s43", 15 0, L_0x7fd3d00fa250;  1 drivers
v0x7fd3d00c9530_0 .net *"_s47", 0 0, L_0x7fd3d00fa320;  1 drivers
L_0x7fd3ce763290 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00c95e0_0 .net/2s *"_s59", 15 0, L_0x7fd3ce763290;  1 drivers
o0x7fd3ce745b08 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd3d00c96d0_0 name=_s65
o0x7fd3ce745b38 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd3d00c9780_0 name=_s67
o0x7fd3ce745b68 .functor BUFZ 111, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd3d00c9830_0 name=_s69
L_0x7fd3ce7633f8 .functor BUFT 1, C4<zzzzzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00c98e0_0 .net *"_s71", 14 0, L_0x7fd3ce7633f8;  1 drivers
o0x7fd3ce745bc8 .functor BUFZ 47, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd3d00c99f0_0 name=_s73
v0x7fd3d00c9aa0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00c9b40_0 .net "a_in", 15 0, v0x7fd3d00ca710_0;  1 drivers
v0x7fd3d00c9c00_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00c9c90_0 .net "b_in", 15 0, v0x7fd3d00ca840_0;  1 drivers
v0x7fd3d00c9d20_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  1 drivers
v0x7fd3d00c9db0_0 .net8 "error", 0 0, RS_0x7fd3ce73a828;  alias, 2 drivers
v0x7fd3d00c9e60_0 .net "error_mat", 255 0, L_0x7fd3d00fc020;  1 drivers
v0x7fd3d00ca030_0 .net "errorline", 15 0, L_0x7fd3d00fbe10;  1 drivers
v0x7fd3d00ca0c0_0 .net "final_output", 15 0, L_0x7fd3d00fba70;  alias, 1 drivers
v0x7fd3d00ca150_0 .net "mode", 15 0, L_0x7fd3d00caf70;  1 drivers
L_0x7fd3ce763008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00ca1e0_0 .net "never_reset", 0 0, L_0x7fd3ce763008;  1 drivers
v0x7fd3d00ca270_0 .net "opcode", 3 0, v0x7fd3d00cab40_0;  1 drivers
v0x7fd3d00ca300_0 .net "out", 255 0, L_0x7fd3d00fb540;  1 drivers
v0x7fd3d00ca3d0_0 .net "prev_output", 15 0, v0x7fd3d00b7660_0;  alias, 1 drivers
v0x7fd3d00ca480_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  1 drivers
v0x7fd3d00ca510_0 .net "select", 3 0, v0x7fd3d00b9140_0;  alias, 1 drivers
L_0x7fd3d00caed0 .part v0x7fd3d00cab40_0, 3, 1;
LS_0x7fd3d00caf70_0_0 .concat [ 1 1 1 1], L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0;
LS_0x7fd3d00caf70_0_4 .concat [ 1 1 1 1], L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0;
LS_0x7fd3d00caf70_0_8 .concat [ 1 1 1 1], L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0;
LS_0x7fd3d00caf70_0_12 .concat [ 1 1 1 1], L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0, L_0x7fd3d00caed0;
L_0x7fd3d00caf70 .concat [ 4 4 4 4], LS_0x7fd3d00caf70_0_0, LS_0x7fd3d00caf70_0_4, LS_0x7fd3d00caf70_0_8, LS_0x7fd3d00caf70_0_12;
L_0x7fd3d00cb1a0 .reduce/and v0x7fd3d00b9140_0;
L_0x7fd3d00e4a40 .part v0x7fd3d0098300_0, 0, 4;
L_0x7fd3d00fa250 .part L_0x7fd3d00fb540, 64, 16;
L_0x7fd3d00fa320 .part L_0x7fd3d00fc020, 64, 1;
L_0x7fd3d00fb460 .part v0x7fd3d0098300_0, 0, 4;
LS_0x7fd3d00fb540_0_0 .concat8 [ 16 16 16 16], L_0x7fd3d00d0150, L_0x7fd3d00d3f00, L_0x7fd3d00d7d30, L_0x7fd3d00dbb60;
LS_0x7fd3d00fb540_0_4 .concat8 [ 16 16 16 16], L_0x7fd3d00e3b90, v0x7fd3d0099e70_0, L_0x7fd3d00e45c0, L_0x7fd3d00e6e70;
LS_0x7fd3d00fb540_0_8 .concat8 [ 16 16 16 16], v0x7fd3d0099810_0, L_0x7fd3d00ed3b0, L_0x7fd3d00f3a00, L_0x7fd3d00fa050;
LS_0x7fd3d00fb540_0_12 .concat8 [ 16 16 16 16], L_0x7fd3d00fa250, v0x7fd3d0098aa0_0, L_0x7fd3d00fb000, L_0x7fd3ce763290;
L_0x7fd3d00fb540 .concat8 [ 64 64 64 64], LS_0x7fd3d00fb540_0_0, LS_0x7fd3d00fb540_0_4, LS_0x7fd3d00fb540_0_8, LS_0x7fd3d00fb540_0_12;
L_0x7fd3d00fbf30 .part L_0x7fd3d00fbe10, 0, 1;
LS_0x7fd3d00fc020_0_0 .concat [ 64 1 15 1], o0x7fd3ce745b08, L_0x7fd3d00dc220, o0x7fd3ce745b38, v0x7fd3d0099c20_0;
LS_0x7fd3d00fc020_0_4 .concat [ 111 1 15 1], o0x7fd3ce745b68, L_0x7fd3d00fa320, L_0x7fd3ce7633f8, v0x7fd3d00989f0_0;
LS_0x7fd3d00fc020_0_8 .concat [ 47 0 0 0], o0x7fd3ce745bc8;
L_0x7fd3d00fc020 .concat [ 81 128 47 0], LS_0x7fd3d00fc020_0_0, LS_0x7fd3d00fc020_0_4, LS_0x7fd3d00fc020_0_8;
S_0x7fd3ce4a48c0 .scope module, "a_reg" "REG16" 3 32, 4 6 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inp"
    .port_info 1 /OUTPUT 16 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0020e20_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0021da0_0 .var "f_outp", 15 0;
v0x7fd3d0021e30_0 .net "inp", 15 0, v0x7fd3d00ca710_0;  alias, 1 drivers
v0x7fd3d001fdc0_0 .net "outp", 15 0, L_0x7fd3d00ccf30;  1 drivers
v0x7fd3d001fe50_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0070e40 .event edge, v0x7fd3d001fdc0_0;
L_0x7fd3d00cbd50 .part v0x7fd3d00ca710_0, 12, 4;
L_0x7fd3d00cc2f0 .part v0x7fd3d00ca710_0, 8, 4;
L_0x7fd3d00cc8f0 .part v0x7fd3d00ca710_0, 4, 4;
L_0x7fd3d00cce90 .part v0x7fd3d00ca710_0, 0, 4;
L_0x7fd3d00ccf30 .concat8 [ 4 4 4 4], v0x7fd3d00213d0_0, v0x7fd3d000b850_0, v0x7fd3ce4f7990_0, v0x7fd3d003d390_0;
S_0x7fd3ce4a9530 .scope module, "reg1" "REG4" 4 13, 4 27 0, S_0x7fd3ce4a48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00401d0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d003d390_0 .var "f_outp", 3 0;
v0x7fd3d003d700_0 .net "inp", 3 0, L_0x7fd3d00cbd50;  1 drivers
v0x7fd3d0035550_0 .net "outp", 3 0, L_0x7fd3d00cbc10;  1 drivers
v0x7fd3d003cf50_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d007e5d0 .event edge, v0x7fd3d0035550_0;
L_0x7fd3d00cb850 .part L_0x7fd3d00cbd50, 0, 1;
L_0x7fd3d00cb910 .part L_0x7fd3d00cbd50, 1, 1;
L_0x7fd3d00cba10 .part L_0x7fd3d00cbd50, 2, 1;
L_0x7fd3d00cbad0 .part L_0x7fd3d00cbd50, 3, 1;
L_0x7fd3d00cbc10 .concat [ 1 1 1 1], v0x7fd3d0025940_0, v0x7fd3d005cb30_0, v0x7fd3d004f460_0, v0x7fd3d0045270_0;
S_0x7fd3ce4b7280 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3ce4a9530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d002aa00_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0028390_0 .net "in", 0 0, L_0x7fd3d00cb850;  1 drivers
v0x7fd3d0025940_0 .var "out", 0 0;
v0x7fd3d0023380_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00282e0 .event posedge, v0x7fd3d0023380_0, v0x7fd3d002aa00_0;
S_0x7fd3ce4e81c0 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3ce4a9530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d005c9a0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d005f180_0 .net "in", 0 0, L_0x7fd3d00cb910;  1 drivers
v0x7fd3d005cb30_0 .var "out", 0 0;
v0x7fd3d005a0e0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3ce4e0380 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3ce4a9530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00572a0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0057610_0 .net "in", 0 0, L_0x7fd3d00cba10;  1 drivers
v0x7fd3d004f460_0 .var "out", 0 0;
v0x7fd3d0056e60_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d000bec0 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3ce4a9530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d004f020_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0042a90_0 .net "in", 0 0, L_0x7fd3d00cbad0;  1 drivers
v0x7fd3d0045270_0 .var "out", 0 0;
v0x7fd3d0042c20_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0069a70 .scope module, "reg2" "REG4" 4 14, 4 27 0, S_0x7fd3ce4a48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4f7900_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4f7990_0 .var "f_outp", 3 0;
v0x7fd3ce4eff00_0 .net "inp", 3 0, L_0x7fd3d00cc2f0;  1 drivers
v0x7fd3ce4eff90_0 .net "outp", 3 0, L_0x7fd3d00cc1b0;  1 drivers
v0x7fd3ce4efac0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0057370 .event edge, v0x7fd3ce4eff90_0;
L_0x7fd3d00cbdf0 .part L_0x7fd3d00cc2f0, 0, 1;
L_0x7fd3d00cbeb0 .part L_0x7fd3d00cc2f0, 1, 1;
L_0x7fd3d00cbfb0 .part L_0x7fd3d00cc2f0, 2, 1;
L_0x7fd3d00cc070 .part L_0x7fd3d00cc2f0, 3, 1;
L_0x7fd3d00cc1b0 .concat [ 1 1 1 1], v0x7fd3d002db20_0, v0x7fd3d00040b0_0, v0x7fd3ce4f3e50_0, v0x7fd3ce4f3c70_0;
S_0x7fd3d006d5b0 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d0069a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0035110_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00824a0_0 .net "in", 0 0, L_0x7fd3d00cbdf0;  1 drivers
v0x7fd3d002db20_0 .var "out", 0 0;
v0x7fd3d002dbb0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0065770 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d0069a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d001e6c0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d001e750_0 .net "in", 0 0, L_0x7fd3d00cbeb0;  1 drivers
v0x7fd3d00040b0_0 .var "out", 0 0;
v0x7fd3d0004140_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d007e270 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d0069a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4b7140_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4f3dc0_0 .net "in", 0 0, L_0x7fd3d00cbfb0;  1 drivers
v0x7fd3ce4f3e50_0 .var "out", 0 0;
v0x7fd3ce4e3f80_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0081470 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d0069a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4ffd40_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4ffde0_0 .net "in", 0 0, L_0x7fd3d00cc070;  1 drivers
v0x7fd3ce4f3c70_0 .var "out", 0 0;
v0x7fd3ce4f3d00_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00803b0 .scope module, "reg3" "REG4" 4 15, 4 27 0, S_0x7fd3ce4a48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d000b7c0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d000b850_0 .var "f_outp", 3 0;
v0x7fd3d00074c0_0 .net "inp", 3 0, L_0x7fd3d00cc8f0;  1 drivers
v0x7fd3d0007550_0 .net "outp", 3 0, L_0x7fd3d00cc790;  1 drivers
v0x7fd3d0078e70_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3ce4efbb0 .event edge, v0x7fd3d0007550_0;
L_0x7fd3d00cc410 .part L_0x7fd3d00cc8f0, 0, 1;
L_0x7fd3d00cc4b0 .part L_0x7fd3d00cc8f0, 1, 1;
L_0x7fd3d00cc590 .part L_0x7fd3d00cc8f0, 2, 1;
L_0x7fd3d00cc650 .part L_0x7fd3d00cc8f0, 3, 1;
L_0x7fd3d00cc790 .concat [ 1 1 1 1], v0x7fd3ce4e3e30_0, v0x7fd3ce4e00c0_0, v0x7fd3ce4bab10_0, v0x7fd3d001d490_0;
S_0x7fd3d007f310 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00803b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4dfc90_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4dfd20_0 .net "in", 0 0, L_0x7fd3d00cc410;  1 drivers
v0x7fd3ce4e3e30_0 .var "out", 0 0;
v0x7fd3ce4e3ec0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d004fb60 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00803b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4e7ac0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4e7b50_0 .net "in", 0 0, L_0x7fd3d00cc4b0;  1 drivers
v0x7fd3ce4e00c0_0 .var "out", 0 0;
v0x7fd3ce4e0150_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00536a0 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00803b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4c7d90_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4baa70_0 .net "in", 0 0, L_0x7fd3d00cc590;  1 drivers
v0x7fd3ce4bab10_0 .var "out", 0 0;
v0x7fd3d001e4f0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d004b860 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00803b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0083880_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d001d400_0 .net "in", 0 0, L_0x7fd3d00cc650;  1 drivers
v0x7fd3d001d490_0 .var "out", 0 0;
v0x7fd3d000bc00_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0035c50 .scope module, "reg4" "REG4" 4 16, 4 27 0, S_0x7fd3ce4a48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0021ba0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00213d0_0 .var "f_outp", 3 0;
v0x7fd3d0021460_0 .net "inp", 3 0, L_0x7fd3d00cce90;  1 drivers
v0x7fd3d0020b20_0 .net "outp", 3 0, L_0x7fd3d00ccd50;  1 drivers
v0x7fd3d0020bc0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0073e30 .event edge, v0x7fd3d0020b20_0;
L_0x7fd3d00cc990 .part L_0x7fd3d00cce90, 0, 1;
L_0x7fd3d00cca50 .part L_0x7fd3d00cce90, 1, 1;
L_0x7fd3d00ccb50 .part L_0x7fd3d00cce90, 2, 1;
L_0x7fd3d00ccc10 .part L_0x7fd3d00cce90, 3, 1;
L_0x7fd3d00ccd50 .concat [ 1 1 1 1], v0x7fd3d006d380_0, v0x7fd3d0065070_0, v0x7fd3d0020470_0, v0x7fd3d0022450_0;
S_0x7fd3d0039790 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d0035c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00710c0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d006d2f0_0 .net "in", 0 0, L_0x7fd3d00cc990;  1 drivers
v0x7fd3d006d380_0 .var "out", 0 0;
v0x7fd3d006ceb0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0031950 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d0035c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0065510_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4ff900_0 .net "in", 0 0, L_0x7fd3d00cca50;  1 drivers
v0x7fd3d0065070_0 .var "out", 0 0;
v0x7fd3d0065100_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0011650 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d0035c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3ce4f7da0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00203e0_0 .net "in", 0 0, L_0x7fd3d00ccb50;  1 drivers
v0x7fd3d0020470_0 .var "out", 0 0;
v0x7fd3d001fb30_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3ce4d2cf0 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d0035c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0022bd0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00223c0_0 .net "in", 0 0, L_0x7fd3d00ccc10;  1 drivers
v0x7fd3d0022450_0 .var "out", 0 0;
v0x7fd3d0021b10_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3ce4d2720 .scope module, "adder_test" "bit16_adder" 3 47, 4 137 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "num1"
    .port_info 1 /INPUT 16 "num2"
    .port_info 2 /INPUT 16 "mode"
    .port_info 3 /OUTPUT 1 "error"
    .port_info 4 /OUTPUT 16 "sum"
L_0x7fd3d00dbf70 .functor BUFZ 16, L_0x7fd3d00e3640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd3d00dc220 .functor XOR 1, L_0x7fd3d00dc100, L_0x7fd3d00dc020, C4<0>, C4<0>;
L_0x7fd3d00dc2d0 .functor XOR 16, v0x7fd3d0098300_0, L_0x7fd3d00caf70, C4<0000000000000000>, C4<0000000000000000>;
v0x7fd3d008cea0_0 .net "Cin", 16 0, L_0x7fd3d00dbe90;  1 drivers
v0x7fd3d008cf60_0 .net "Cout", 15 0, L_0x7fd3d00e3640;  1 drivers
v0x7fd3d008d000_0 .net *"_s12", 0 0, L_0x7fd3d00dc100;  1 drivers
v0x7fd3d008d0a0_0 .net *"_s3", 0 0, L_0x7fd3d00dbdf0;  1 drivers
v0x7fd3d008d150_0 .net *"_s50", 15 0, L_0x7fd3d00e2070;  1 drivers
v0x7fd3d008d240_0 .net *"_s8", 15 0, L_0x7fd3d00dbf70;  1 drivers
v0x7fd3d008d2f0_0 .net "carry", 0 0, L_0x7fd3d00dc020;  1 drivers
v0x7fd3d008d390_0 .net "error", 0 0, L_0x7fd3d00dc220;  1 drivers
v0x7fd3d008d430_0 .net "modB", 15 0, L_0x7fd3d00dc2d0;  1 drivers
v0x7fd3d008d540_0 .net "mode", 15 0, L_0x7fd3d00caf70;  alias, 1 drivers
v0x7fd3d008d5f0_0 .net "num1", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d008d6b0_0 .net "num2", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d008d740_0 .net "sum", 15 0, L_0x7fd3d00e3b90;  1 drivers
L_0x7fd3d00dbdf0 .part L_0x7fd3d00caf70, 0, 1;
L_0x7fd3d00dbe90 .concat8 [ 1 16 0 0], L_0x7fd3d00dbdf0, L_0x7fd3d00dbf70;
L_0x7fd3d00dc020 .part L_0x7fd3d00e3640, 15, 1;
L_0x7fd3d00dc100 .part L_0x7fd3d00caf70, 0, 1;
L_0x7fd3d00e0280 .part v0x7fd3d0021da0_0, 0, 1;
L_0x7fd3d00e03d0 .part v0x7fd3d0021da0_0, 1, 1;
L_0x7fd3d00e04f0 .part v0x7fd3d0021da0_0, 2, 1;
L_0x7fd3d00e0610 .part v0x7fd3d0021da0_0, 3, 1;
L_0x7fd3d00e0730 .part v0x7fd3d0021da0_0, 4, 1;
L_0x7fd3d00e08a0 .part v0x7fd3d0021da0_0, 5, 1;
L_0x7fd3d00c1b10 .part v0x7fd3d0021da0_0, 6, 1;
L_0x7fd3d00e09c0 .part v0x7fd3d0021da0_0, 7, 1;
L_0x7fd3d00e0a60 .part v0x7fd3d0021da0_0, 8, 1;
L_0x7fd3d00e0bf0 .part v0x7fd3d0021da0_0, 9, 1;
L_0x7fd3d00e0d10 .part v0x7fd3d0021da0_0, 10, 1;
L_0x7fd3d00e0eb0 .part v0x7fd3d0021da0_0, 11, 1;
L_0x7fd3d00e0fd0 .part v0x7fd3d0021da0_0, 12, 1;
L_0x7fd3d00e1180 .part v0x7fd3d0021da0_0, 13, 1;
L_0x7fd3d00e1220 .part v0x7fd3d0021da0_0, 14, 1;
L_0x7fd3d00e13e0 .part v0x7fd3d0021da0_0, 15, 1;
L_0x7fd3d00e1500 .part L_0x7fd3d00dc2d0, 0, 1;
L_0x7fd3d00e1340 .part L_0x7fd3d00dc2d0, 1, 1;
L_0x7fd3d00e16d0 .part L_0x7fd3d00dc2d0, 2, 1;
L_0x7fd3d00e18b0 .part L_0x7fd3d00dc2d0, 3, 1;
L_0x7fd3d00e15a0 .part L_0x7fd3d00dc2d0, 4, 1;
L_0x7fd3d00e1a20 .part L_0x7fd3d00dc2d0, 5, 1;
L_0x7fd3d00e17f0 .part L_0x7fd3d00dc2d0, 6, 1;
L_0x7fd3d00e1ca0 .part L_0x7fd3d00dc2d0, 7, 1;
L_0x7fd3d00e1950 .part L_0x7fd3d00dc2d0, 8, 1;
L_0x7fd3d00e1e30 .part L_0x7fd3d00dc2d0, 9, 1;
L_0x7fd3d00e1bc0 .part L_0x7fd3d00dc2d0, 10, 1;
L_0x7fd3d00e1fd0 .part L_0x7fd3d00dc2d0, 11, 1;
L_0x7fd3d00e1d40 .part L_0x7fd3d00dc2d0, 12, 1;
L_0x7fd3d00e1ed0 .part L_0x7fd3d00dc2d0, 13, 1;
L_0x7fd3d00e2180 .part L_0x7fd3d00dc2d0, 14, 1;
L_0x7fd3d00e1ac0 .part L_0x7fd3d00dc2d0, 15, 1;
L_0x7fd3d00e2070 .part L_0x7fd3d00dbe90, 0, 16;
L_0x7fd3d00e2550 .part L_0x7fd3d00e2070, 0, 1;
L_0x7fd3d00e25f0 .part L_0x7fd3d00e2070, 1, 1;
L_0x7fd3d00e2420 .part L_0x7fd3d00e2070, 2, 1;
L_0x7fd3d00e27d0 .part L_0x7fd3d00e2070, 3, 1;
L_0x7fd3d00e2690 .part L_0x7fd3d00e2070, 4, 1;
L_0x7fd3d00e2a40 .part L_0x7fd3d00e2070, 5, 1;
L_0x7fd3d00e28f0 .part L_0x7fd3d00e2070, 6, 1;
L_0x7fd3d00e2dc0 .part L_0x7fd3d00e2070, 7, 1;
L_0x7fd3d00e2b60 .part L_0x7fd3d00e2070, 8, 1;
L_0x7fd3d00e2fd0 .part L_0x7fd3d00e2070, 9, 1;
L_0x7fd3d00e2e60 .part L_0x7fd3d00e2070, 10, 1;
L_0x7fd3d00e3270 .part L_0x7fd3d00e2070, 11, 1;
L_0x7fd3d00e30f0 .part L_0x7fd3d00e2070, 12, 1;
L_0x7fd3d00e3520 .part L_0x7fd3d00e2070, 13, 1;
L_0x7fd3d00e3390 .part L_0x7fd3d00e2070, 14, 1;
L_0x7fd3d00e2c80 .part L_0x7fd3d00e2070, 15, 1;
LS_0x7fd3d00e3640_0_0 .concat [ 1 1 1 1], L_0x7fd3d00dc700, L_0x7fd3d00dcaf0, L_0x7fd3d00dcee0, L_0x7fd3d00dd2d0;
LS_0x7fd3d00e3640_0_4 .concat [ 1 1 1 1], L_0x7fd3d00dd6c0, L_0x7fd3d00ddab0, L_0x7fd3d00ddea0, L_0x7fd3d00de290;
LS_0x7fd3d00e3640_0_8 .concat [ 1 1 1 1], L_0x7fd3d00de680, L_0x7fd3d00dea70, L_0x7fd3d00dee60, L_0x7fd3d00df250;
LS_0x7fd3d00e3640_0_12 .concat [ 1 1 1 1], L_0x7fd3d00df640, L_0x7fd3d00dfa30, L_0x7fd3d00dfe20, L_0x7fd3d00e0210;
L_0x7fd3d00e3640 .concat [ 4 4 4 4], LS_0x7fd3d00e3640_0_0, LS_0x7fd3d00e3640_0_4, LS_0x7fd3d00e3640_0_8, LS_0x7fd3d00e3640_0_12;
LS_0x7fd3d00e3b90_0_0 .concat [ 1 1 1 1], L_0x7fd3d00dc520, L_0x7fd3d00dc910, L_0x7fd3d00dcd00, L_0x7fd3d00dd0f0;
LS_0x7fd3d00e3b90_0_4 .concat [ 1 1 1 1], L_0x7fd3d00dd4e0, L_0x7fd3d00dd8d0, L_0x7fd3d00ddcc0, L_0x7fd3d00de0b0;
LS_0x7fd3d00e3b90_0_8 .concat [ 1 1 1 1], L_0x7fd3d00de4a0, L_0x7fd3d00de890, L_0x7fd3d00dec80, L_0x7fd3d00df070;
LS_0x7fd3d00e3b90_0_12 .concat [ 1 1 1 1], L_0x7fd3d00df460, L_0x7fd3d00df850, L_0x7fd3d00dfc40, L_0x7fd3d00e0030;
L_0x7fd3d00e3b90 .concat [ 4 4 4 4], LS_0x7fd3d00e3b90_0_0, LS_0x7fd3d00e3b90_0_4, LS_0x7fd3d00e3b90_0_8, LS_0x7fd3d00e3b90_0_12;
S_0x7fd3ce4c8b70 .scope module, "FA[0]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dc700 .functor OR 1, L_0x7fd3d00dc470, L_0x7fd3d00dc650, C4<0>, C4<0>;
v0x7fd3d00533e0_0 .net "a", 0 0, L_0x7fd3d00e0280;  1 drivers
v0x7fd3d0053470_0 .net "b", 0 0, L_0x7fd3d00e1500;  1 drivers
v0x7fd3d0052fa0_0 .net "c_in", 0 0, L_0x7fd3d00e2550;  1 drivers
v0x7fd3d0053030_0 .net "c_out", 0 0, L_0x7fd3d00dc700;  1 drivers
v0x7fd3d004b5a0_0 .net "sum", 0 0, L_0x7fd3d00dc520;  1 drivers
v0x7fd3d004b160_0 .net "w1", 0 0, L_0x7fd3d00dc470;  1 drivers
v0x7fd3d004b1f0_0 .net "w2", 0 0, L_0x7fd3d00dc360;  1 drivers
v0x7fd3d0045050_0 .net "w3", 0 0, L_0x7fd3d00dc650;  1 drivers
S_0x7fd3ce4c85a0 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce4c8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dc360 .functor XOR 1, L_0x7fd3d00e0280, L_0x7fd3d00e1500, C4<0>, C4<0>;
L_0x7fd3d00dc470 .functor AND 1, L_0x7fd3d00e0280, L_0x7fd3d00e1500, C4<1>, C4<1>;
v0x7fd3d007d4a0_0 .net "a", 0 0, L_0x7fd3d00e0280;  alias, 1 drivers
v0x7fd3d002a7c0_0 .net "b", 0 0, L_0x7fd3d00e1500;  alias, 1 drivers
v0x7fd3d002a860_0 .net "c_out", 0 0, L_0x7fd3d00dc470;  alias, 1 drivers
v0x7fd3d0025740_0 .net "sum", 0 0, L_0x7fd3d00dc360;  alias, 1 drivers
S_0x7fd3ce4bb800 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce4c8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dc520 .functor XOR 1, L_0x7fd3d00dc360, L_0x7fd3d00e2550, C4<0>, C4<0>;
L_0x7fd3d00dc650 .functor AND 1, L_0x7fd3d00dc360, L_0x7fd3d00e2550, C4<1>, C4<1>;
v0x7fd3d005f010_0 .net "a", 0 0, L_0x7fd3d00dc360;  alias, 1 drivers
v0x7fd3d0059ec0_0 .net "b", 0 0, L_0x7fd3d00e2550;  alias, 1 drivers
v0x7fd3d0059f50_0 .net "c_out", 0 0, L_0x7fd3d00dc650;  alias, 1 drivers
v0x7fd3d0057150_0 .net "sum", 0 0, L_0x7fd3d00dc520;  alias, 1 drivers
S_0x7fd3d001f3a0 .scope module, "FA[1]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dcaf0 .functor OR 1, L_0x7fd3d00dc860, L_0x7fd3d00dca40, C4<0>, C4<0>;
v0x7fd3d0011010_0 .net "a", 0 0, L_0x7fd3d00e03d0;  1 drivers
v0x7fd3d00110a0_0 .net "b", 0 0, L_0x7fd3d00e1340;  1 drivers
v0x7fd3ce4bba50_0 .net "c_in", 0 0, L_0x7fd3d00e25f0;  1 drivers
v0x7fd3ce4bbb00_0 .net "c_out", 0 0, L_0x7fd3d00dcaf0;  1 drivers
v0x7fd3ce4f44c0_0 .net "sum", 0 0, L_0x7fd3d00dc910;  1 drivers
v0x7fd3ce4f35f0_0 .net "w1", 0 0, L_0x7fd3d00dc860;  1 drivers
v0x7fd3ce4f3680_0 .net "w2", 0 0, L_0x7fd3d00dc770;  1 drivers
v0x7fd3ce4fb430_0 .net "w3", 0 0, L_0x7fd3d00dca40;  1 drivers
S_0x7fd3d007eb50 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d001f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dc770 .functor XOR 1, L_0x7fd3d00e03d0, L_0x7fd3d00e1340, C4<0>, C4<0>;
L_0x7fd3d00dc860 .functor AND 1, L_0x7fd3d00e03d0, L_0x7fd3d00e1340, C4<1>, C4<1>;
v0x7fd3d003d240_0 .net "a", 0 0, L_0x7fd3d00e03d0;  alias, 1 drivers
v0x7fd3d003d2d0_0 .net "b", 0 0, L_0x7fd3d00e1340;  alias, 1 drivers
v0x7fd3d00394d0_0 .net "c_out", 0 0, L_0x7fd3d00dc860;  alias, 1 drivers
v0x7fd3d0039560_0 .net "sum", 0 0, L_0x7fd3d00dc770;  alias, 1 drivers
S_0x7fd3d0080c90 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d001f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dc910 .functor XOR 1, L_0x7fd3d00dc770, L_0x7fd3d00e25f0, C4<0>, C4<0>;
L_0x7fd3d00dca40 .functor AND 1, L_0x7fd3d00dc770, L_0x7fd3d00e25f0, C4<1>, C4<1>;
v0x7fd3d0039140_0 .net "a", 0 0, L_0x7fd3d00dc770;  alias, 1 drivers
v0x7fd3d00316b0_0 .net "b", 0 0, L_0x7fd3d00e25f0;  alias, 1 drivers
v0x7fd3d0031740_0 .net "c_out", 0 0, L_0x7fd3d00dca40;  alias, 1 drivers
v0x7fd3d0031270_0 .net "sum", 0 0, L_0x7fd3d00dc910;  alias, 1 drivers
S_0x7fd3d007fbf0 .scope module, "FA[2]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dcee0 .functor OR 1, L_0x7fd3d00dcc50, L_0x7fd3d00dce30, C4<0>, C4<0>;
v0x7fd3d00354b0_0 .net "a", 0 0, L_0x7fd3d00e04f0;  1 drivers
v0x7fd3d0008390_0 .net "b", 0 0, L_0x7fd3d00e16d0;  1 drivers
v0x7fd3d0008440_0 .net "c_in", 0 0, L_0x7fd3d00e2420;  1 drivers
v0x7fd3d000f330_0 .net "c_out", 0 0, L_0x7fd3d00dcee0;  1 drivers
v0x7fd3d0068ba0_0 .net "sum", 0 0, L_0x7fd3d00dcd00;  1 drivers
v0x7fd3d0068c30_0 .net "w1", 0 0, L_0x7fd3d00dcc50;  1 drivers
v0x7fd3d00709e0_0 .net "w2", 0 0, L_0x7fd3d00dcb60;  1 drivers
v0x7fd3d0070a70_0 .net "w3", 0 0, L_0x7fd3d00dce30;  1 drivers
S_0x7fd3d007da70 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d007fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dcb60 .functor XOR 1, L_0x7fd3d00e04f0, L_0x7fd3d00e16d0, C4<0>, C4<0>;
L_0x7fd3d00dcc50 .functor AND 1, L_0x7fd3d00e04f0, L_0x7fd3d00e16d0, C4<1>, C4<1>;
v0x7fd3ce4e37b0_0 .net "a", 0 0, L_0x7fd3d00e04f0;  alias, 1 drivers
v0x7fd3ce4e3840_0 .net "b", 0 0, L_0x7fd3d00e16d0;  alias, 1 drivers
v0x7fd3ce4eb5f0_0 .net "c_out", 0 0, L_0x7fd3d00dcc50;  alias, 1 drivers
v0x7fd3ce4eb680_0 .net "sum", 0 0, L_0x7fd3d00dcb60;  alias, 1 drivers
S_0x7fd3ce4f41a0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d007fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dcd00 .functor XOR 1, L_0x7fd3d00dcb60, L_0x7fd3d00e2420, C4<0>, C4<0>;
L_0x7fd3d00dce30 .functor AND 1, L_0x7fd3d00dcb60, L_0x7fd3d00e2420, C4<1>, C4<1>;
v0x7fd3d00692c0_0 .net "a", 0 0, L_0x7fd3d00dcb60;  alias, 1 drivers
v0x7fd3d004f300_0 .net "b", 0 0, L_0x7fd3d00e2420;  alias, 1 drivers
v0x7fd3d004f390_0 .net "c_out", 0 0, L_0x7fd3d00dce30;  alias, 1 drivers
v0x7fd3d00353f0_0 .net "sum", 0 0, L_0x7fd3d00dcd00;  alias, 1 drivers
S_0x7fd3ce4e4360 .scope module, "FA[3]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dd2d0 .functor OR 1, L_0x7fd3d00dd040, L_0x7fd3d00dd220, C4<0>, C4<0>;
v0x7fd3d0035930_0 .net "a", 0 0, L_0x7fd3d00e0610;  1 drivers
v0x7fd3d00359c0_0 .net "b", 0 0, L_0x7fd3d00e18b0;  1 drivers
v0x7fd3ce4d9750_0 .net "c_in", 0 0, L_0x7fd3d00e27d0;  1 drivers
v0x7fd3ce4d97e0_0 .net "c_out", 0 0, L_0x7fd3d00dd2d0;  1 drivers
v0x7fd3ce4d4740_0 .net "sum", 0 0, L_0x7fd3d00dd0f0;  1 drivers
v0x7fd3ce4d47d0_0 .net "w1", 0 0, L_0x7fd3d00dd040;  1 drivers
v0x7fd3ce4cf5d0_0 .net "w2", 0 0, L_0x7fd3d00dcf50;  1 drivers
v0x7fd3ce4cf660_0 .net "w3", 0 0, L_0x7fd3d00dd220;  1 drivers
S_0x7fd3d001e920 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce4e4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dcf50 .functor XOR 1, L_0x7fd3d00e0610, L_0x7fd3d00e18b0, C4<0>, C4<0>;
L_0x7fd3d00dd040 .functor AND 1, L_0x7fd3d00e0610, L_0x7fd3d00e18b0, C4<1>, C4<1>;
v0x7fd3d0056b30_0 .net "a", 0 0, L_0x7fd3d00e0610;  alias, 1 drivers
v0x7fd3d0034d80_0 .net "b", 0 0, L_0x7fd3d00e18b0;  alias, 1 drivers
v0x7fd3d0034e10_0 .net "c_out", 0 0, L_0x7fd3d00dd040;  alias, 1 drivers
v0x7fd3d003cbc0_0 .net "sum", 0 0, L_0x7fd3d00dcf50;  alias, 1 drivers
S_0x7fd3d0008060 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce4e4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dd0f0 .functor XOR 1, L_0x7fd3d00dcf50, L_0x7fd3d00e27d0, C4<0>, C4<0>;
L_0x7fd3d00dd220 .functor AND 1, L_0x7fd3d00dcf50, L_0x7fd3d00e27d0, C4<1>, C4<1>;
v0x7fd3d0069750_0 .net "a", 0 0, L_0x7fd3d00dcf50;  alias, 1 drivers
v0x7fd3d00697e0_0 .net "b", 0 0, L_0x7fd3d00e27d0;  alias, 1 drivers
v0x7fd3d004f840_0 .net "c_out", 0 0, L_0x7fd3d00dd220;  alias, 1 drivers
v0x7fd3d004f8d0_0 .net "sum", 0 0, L_0x7fd3d00dd0f0;  alias, 1 drivers
S_0x7fd3ce4ca5c0 .scope module, "FA[4]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dd6c0 .functor OR 1, L_0x7fd3d00dd430, L_0x7fd3d00dd610, C4<0>, C4<0>;
v0x7fd3d007b430_0 .net "a", 0 0, L_0x7fd3d00e0730;  1 drivers
v0x7fd3d007b4c0_0 .net "b", 0 0, L_0x7fd3d00e15a0;  1 drivers
v0x7fd3d0076300_0 .net "c_in", 0 0, L_0x7fd3d00e2690;  1 drivers
v0x7fd3d0076390_0 .net "c_out", 0 0, L_0x7fd3d00dd6c0;  1 drivers
v0x7fd3d0076420_0 .net "sum", 0 0, L_0x7fd3d00dd4e0;  1 drivers
v0x7fd3d0071810_0 .net "w1", 0 0, L_0x7fd3d00dd430;  1 drivers
v0x7fd3d00718a0_0 .net "w2", 0 0, L_0x7fd3d00dd340;  1 drivers
v0x7fd3d0071930_0 .net "w3", 0 0, L_0x7fd3d00dd610;  1 drivers
S_0x7fd3ce4c0440 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce4ca5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dd340 .functor XOR 1, L_0x7fd3d00e0730, L_0x7fd3d00e15a0, C4<0>, C4<0>;
L_0x7fd3d00dd430 .functor AND 1, L_0x7fd3d00e0730, L_0x7fd3d00e15a0, C4<1>, C4<1>;
v0x7fd3d00832f0_0 .net "a", 0 0, L_0x7fd3d00e0730;  alias, 1 drivers
v0x7fd3d0083380_0 .net "b", 0 0, L_0x7fd3d00e15a0;  alias, 1 drivers
v0x7fd3d0011a00_0 .net "c_out", 0 0, L_0x7fd3d00dd430;  alias, 1 drivers
v0x7fd3d0011a90_0 .net "sum", 0 0, L_0x7fd3d00dd340;  alias, 1 drivers
S_0x7fd3ce428fa0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce4ca5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dd4e0 .functor XOR 1, L_0x7fd3d00dd340, L_0x7fd3d00e2690, C4<0>, C4<0>;
L_0x7fd3d00dd610 .functor AND 1, L_0x7fd3d00dd340, L_0x7fd3d00e2690, C4<1>, C4<1>;
v0x7fd3d002d1c0_0 .net "a", 0 0, L_0x7fd3d00dd340;  alias, 1 drivers
v0x7fd3d002d250_0 .net "b", 0 0, L_0x7fd3d00e2690;  alias, 1 drivers
v0x7fd3d002d2e0_0 .net "c_out", 0 0, L_0x7fd3d00dd610;  alias, 1 drivers
v0x7fd3d007b3a0_0 .net "sum", 0 0, L_0x7fd3d00dd4e0;  alias, 1 drivers
S_0x7fd3d002ccf0 .scope module, "FA[5]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00ddab0 .functor OR 1, L_0x7fd3d00dd820, L_0x7fd3d00dda00, C4<0>, C4<0>;
v0x7fd3d00476f0_0 .net "a", 0 0, L_0x7fd3d00e08a0;  1 drivers
v0x7fd3d00424e0_0 .net "b", 0 0, L_0x7fd3d00e1a20;  1 drivers
v0x7fd3d0042590_0 .net "c_in", 0 0, L_0x7fd3d00e2a40;  1 drivers
v0x7fd3d0042640_0 .net "c_out", 0 0, L_0x7fd3d00ddab0;  1 drivers
v0x7fd3d003d9f0_0 .net "sum", 0 0, L_0x7fd3d00dd8d0;  1 drivers
v0x7fd3d003dac0_0 .net "w1", 0 0, L_0x7fd3d00dd820;  1 drivers
v0x7fd3d003db50_0 .net "w2", 0 0, L_0x7fd3d00dd730;  1 drivers
v0x7fd3d007b8a0_0 .net "w3", 0 0, L_0x7fd3d00dda00;  1 drivers
S_0x7fd3d0027c50 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d002ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dd730 .functor XOR 1, L_0x7fd3d00e08a0, L_0x7fd3d00e1a20, C4<0>, C4<0>;
L_0x7fd3d00dd820 .functor AND 1, L_0x7fd3d00e08a0, L_0x7fd3d00e1a20, C4<1>, C4<1>;
v0x7fd3d0061490_0 .net "a", 0 0, L_0x7fd3d00e08a0;  alias, 1 drivers
v0x7fd3d0061520_0 .net "b", 0 0, L_0x7fd3d00e1a20;  alias, 1 drivers
v0x7fd3d00615b0_0 .net "c_out", 0 0, L_0x7fd3d00dd820;  alias, 1 drivers
v0x7fd3d005c3f0_0 .net "sum", 0 0, L_0x7fd3d00dd730;  alias, 1 drivers
S_0x7fd3d005c490 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d002ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dd8d0 .functor XOR 1, L_0x7fd3d00dd730, L_0x7fd3d00e2a40, C4<0>, C4<0>;
L_0x7fd3d00dda00 .functor AND 1, L_0x7fd3d00dd730, L_0x7fd3d00e2a40, C4<1>, C4<1>;
v0x7fd3d00579b0_0 .net "a", 0 0, L_0x7fd3d00dd730;  alias, 1 drivers
v0x7fd3d0057a60_0 .net "b", 0 0, L_0x7fd3d00e2a40;  alias, 1 drivers
v0x7fd3d0047580_0 .net "c_out", 0 0, L_0x7fd3d00dda00;  alias, 1 drivers
v0x7fd3d0047610_0 .net "sum", 0 0, L_0x7fd3d00dd8d0;  alias, 1 drivers
S_0x7fd3d007b930 .scope module, "FA[6]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00ddea0 .functor OR 1, L_0x7fd3d00ddc10, L_0x7fd3d00dddf0, C4<0>, C4<0>;
v0x7fd3ce4c2d40_0 .net "a", 0 0, L_0x7fd3d00c1b10;  1 drivers
v0x7fd3ce4c2dd0_0 .net "b", 0 0, L_0x7fd3d00e17f0;  1 drivers
v0x7fd3ce4c2e80_0 .net "c_in", 0 0, L_0x7fd3d00e28f0;  1 drivers
v0x7fd3d007cff0_0 .net "c_out", 0 0, L_0x7fd3d00ddea0;  1 drivers
v0x7fd3d007d080_0 .net "sum", 0 0, L_0x7fd3d00ddcc0;  1 drivers
v0x7fd3d007d110_0 .net "w1", 0 0, L_0x7fd3d00ddc10;  1 drivers
v0x7fd3d007d1a0_0 .net "w2", 0 0, L_0x7fd3d00ddb20;  1 drivers
v0x7fd3ce4fbaf0_0 .net "w3", 0 0, L_0x7fd3d00dddf0;  1 drivers
S_0x7fd3d0061a20 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d007b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00ddb20 .functor XOR 1, L_0x7fd3d00c1b10, L_0x7fd3d00e17f0, C4<0>, C4<0>;
L_0x7fd3d00ddc10 .functor AND 1, L_0x7fd3d00c1b10, L_0x7fd3d00e17f0, C4<1>, C4<1>;
v0x7fd3d0047b20_0 .net "a", 0 0, L_0x7fd3d00c1b10;  alias, 1 drivers
v0x7fd3d0047bd0_0 .net "b", 0 0, L_0x7fd3d00e17f0;  alias, 1 drivers
v0x7fd3d0010110_0 .net "c_out", 0 0, L_0x7fd3d00ddc10;  alias, 1 drivers
v0x7fd3d00101c0_0 .net "sum", 0 0, L_0x7fd3d00ddb20;  alias, 1 drivers
S_0x7fd3ce4d7040 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d007b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00ddcc0 .functor XOR 1, L_0x7fd3d00ddb20, L_0x7fd3d00e28f0, C4<0>, C4<0>;
L_0x7fd3d00dddf0 .functor AND 1, L_0x7fd3d00ddb20, L_0x7fd3d00e28f0, C4<1>, C4<1>;
v0x7fd3ce4d7200_0 .net "a", 0 0, L_0x7fd3d00ddb20;  alias, 1 drivers
v0x7fd3ce4ccec0_0 .net "b", 0 0, L_0x7fd3d00e28f0;  alias, 1 drivers
v0x7fd3ce4ccf50_0 .net "c_out", 0 0, L_0x7fd3d00dddf0;  alias, 1 drivers
v0x7fd3ce4cd000_0 .net "sum", 0 0, L_0x7fd3d00ddcc0;  alias, 1 drivers
S_0x7fd3ce4fbbb0 .scope module, "FA[7]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00de290 .functor OR 1, L_0x7fd3d00de000, L_0x7fd3d00de1e0, C4<0>, C4<0>;
v0x7fd3d0007ca0_0 .net "a", 0 0, L_0x7fd3d00e09c0;  1 drivers
v0x7fd3d0007d40_0 .net "b", 0 0, L_0x7fd3d00e1ca0;  1 drivers
v0x7fd3ce42f740_0 .net "c_in", 0 0, L_0x7fd3d00e2dc0;  1 drivers
v0x7fd3ce42f810_0 .net "c_out", 0 0, L_0x7fd3d00de290;  1 drivers
v0x7fd3ce42f8a0_0 .net "sum", 0 0, L_0x7fd3d00de0b0;  1 drivers
v0x7fd3ce412e60_0 .net "w1", 0 0, L_0x7fd3d00de000;  1 drivers
v0x7fd3ce412ef0_0 .net "w2", 0 0, L_0x7fd3d00ddf10;  1 drivers
v0x7fd3ce412f80_0 .net "w3", 0 0, L_0x7fd3d00de1e0;  1 drivers
S_0x7fd3ce4dc0c0 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce4fbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00ddf10 .functor XOR 1, L_0x7fd3d00e09c0, L_0x7fd3d00e1ca0, C4<0>, C4<0>;
L_0x7fd3d00de000 .functor AND 1, L_0x7fd3d00e09c0, L_0x7fd3d00e1ca0, C4<1>, C4<1>;
v0x7fd3d000fa40_0 .net "a", 0 0, L_0x7fd3d00e09c0;  alias, 1 drivers
v0x7fd3d000fae0_0 .net "b", 0 0, L_0x7fd3d00e1ca0;  alias, 1 drivers
v0x7fd3ce4ebc60_0 .net "c_out", 0 0, L_0x7fd3d00de000;  alias, 1 drivers
v0x7fd3ce4ebcf0_0 .net "sum", 0 0, L_0x7fd3d00ddf10;  alias, 1 drivers
S_0x7fd3ce42a7d0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce4fbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00de0b0 .functor XOR 1, L_0x7fd3d00ddf10, L_0x7fd3d00e2dc0, C4<0>, C4<0>;
L_0x7fd3d00de1e0 .functor AND 1, L_0x7fd3d00ddf10, L_0x7fd3d00e2dc0, C4<1>, C4<1>;
v0x7fd3ce42a930_0 .net "a", 0 0, L_0x7fd3d00ddf10;  alias, 1 drivers
v0x7fd3ce42a9c0_0 .net "b", 0 0, L_0x7fd3d00e2dc0;  alias, 1 drivers
v0x7fd3d0007b30_0 .net "c_out", 0 0, L_0x7fd3d00de1e0;  alias, 1 drivers
v0x7fd3d0007bc0_0 .net "sum", 0 0, L_0x7fd3d00de0b0;  alias, 1 drivers
S_0x7fd3ce4101a0 .scope module, "FA[8]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00de680 .functor OR 1, L_0x7fd3d00de3f0, L_0x7fd3d00de5d0, C4<0>, C4<0>;
v0x7fd3ce40eb20_0 .net "a", 0 0, L_0x7fd3d00e0a60;  1 drivers
v0x7fd3ce40ebc0_0 .net "b", 0 0, L_0x7fd3d00e1950;  1 drivers
v0x7fd3ce40c7d0_0 .net "c_in", 0 0, L_0x7fd3d00e2b60;  1 drivers
v0x7fd3ce40c880_0 .net "c_out", 0 0, L_0x7fd3d00de680;  1 drivers
v0x7fd3ce40c910_0 .net "sum", 0 0, L_0x7fd3d00de4a0;  1 drivers
v0x7fd3ce40c9e0_0 .net "w1", 0 0, L_0x7fd3d00de3f0;  1 drivers
v0x7fd3ce409920_0 .net "w2", 0 0, L_0x7fd3d00de300;  1 drivers
v0x7fd3ce4099f0_0 .net "w3", 0 0, L_0x7fd3d00de5d0;  1 drivers
S_0x7fd3ce40d970 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce4101a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00de300 .functor XOR 1, L_0x7fd3d00e0a60, L_0x7fd3d00e1950, C4<0>, C4<0>;
L_0x7fd3d00de3f0 .functor AND 1, L_0x7fd3d00e0a60, L_0x7fd3d00e1950, C4<1>, C4<1>;
v0x7fd3ce40db30_0 .net "a", 0 0, L_0x7fd3d00e0a60;  alias, 1 drivers
v0x7fd3ce40b2a0_0 .net "b", 0 0, L_0x7fd3d00e1950;  alias, 1 drivers
v0x7fd3ce40b330_0 .net "c_out", 0 0, L_0x7fd3d00de3f0;  alias, 1 drivers
v0x7fd3ce40b3c0_0 .net "sum", 0 0, L_0x7fd3d00de300;  alias, 1 drivers
S_0x7fd3ce4116d0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce4101a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00de4a0 .functor XOR 1, L_0x7fd3d00de300, L_0x7fd3d00e2b60, C4<0>, C4<0>;
L_0x7fd3d00de5d0 .functor AND 1, L_0x7fd3d00de300, L_0x7fd3d00e2b60, C4<1>, C4<1>;
v0x7fd3ce411830_0 .net "a", 0 0, L_0x7fd3d00de300;  alias, 1 drivers
v0x7fd3ce4118c0_0 .net "b", 0 0, L_0x7fd3d00e2b60;  alias, 1 drivers
v0x7fd3ce40e9f0_0 .net "c_out", 0 0, L_0x7fd3d00de5d0;  alias, 1 drivers
v0x7fd3ce40ea80_0 .net "sum", 0 0, L_0x7fd3d00de4a0;  alias, 1 drivers
S_0x7fd3ce41f8a0 .scope module, "FA[9]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dea70 .functor OR 1, L_0x7fd3d00de7e0, L_0x7fd3d00de9c0, C4<0>, C4<0>;
v0x7fd3ce41da90_0 .net "a", 0 0, L_0x7fd3d00e0bf0;  1 drivers
v0x7fd3ce41db30_0 .net "b", 0 0, L_0x7fd3d00e1e30;  1 drivers
v0x7fd3ce41dbe0_0 .net "c_in", 0 0, L_0x7fd3d00e2fd0;  1 drivers
v0x7fd3ce41e8b0_0 .net "c_out", 0 0, L_0x7fd3d00dea70;  1 drivers
v0x7fd3ce41e940_0 .net "sum", 0 0, L_0x7fd3d00de890;  1 drivers
v0x7fd3ce41ea10_0 .net "w1", 0 0, L_0x7fd3d00de7e0;  1 drivers
v0x7fd3ce41eaa0_0 .net "w2", 0 0, L_0x7fd3d00de6f0;  1 drivers
v0x7fd3ce41a290_0 .net "w3", 0 0, L_0x7fd3d00de9c0;  1 drivers
S_0x7fd3ce420dc0 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce41f8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00de6f0 .functor XOR 1, L_0x7fd3d00e0bf0, L_0x7fd3d00e1e30, C4<0>, C4<0>;
L_0x7fd3d00de7e0 .functor AND 1, L_0x7fd3d00e0bf0, L_0x7fd3d00e1e30, C4<1>, C4<1>;
v0x7fd3ce420fb0_0 .net "a", 0 0, L_0x7fd3d00e0bf0;  alias, 1 drivers
v0x7fd3ce41fa00_0 .net "b", 0 0, L_0x7fd3d00e1e30;  alias, 1 drivers
v0x7fd3ce41fa90_0 .net "c_out", 0 0, L_0x7fd3d00de7e0;  alias, 1 drivers
v0x7fd3ce41c620_0 .net "sum", 0 0, L_0x7fd3d00de6f0;  alias, 1 drivers
S_0x7fd3ce41c710 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce41f8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00de890 .functor XOR 1, L_0x7fd3d00de6f0, L_0x7fd3d00e2fd0, C4<0>, C4<0>;
L_0x7fd3d00de9c0 .functor AND 1, L_0x7fd3d00de6f0, L_0x7fd3d00e2fd0, C4<1>, C4<1>;
v0x7fd3ce41b790_0 .net "a", 0 0, L_0x7fd3d00de6f0;  alias, 1 drivers
v0x7fd3ce41b840_0 .net "b", 0 0, L_0x7fd3d00e2fd0;  alias, 1 drivers
v0x7fd3ce41b8d0_0 .net "c_out", 0 0, L_0x7fd3d00de9c0;  alias, 1 drivers
v0x7fd3ce41d9f0_0 .net "sum", 0 0, L_0x7fd3d00de890;  alias, 1 drivers
S_0x7fd3ce41a350 .scope module, "FA[10]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dee60 .functor OR 1, L_0x7fd3d00debd0, L_0x7fd3d00dedb0, C4<0>, C4<0>;
v0x7fd3ce416670_0 .net "a", 0 0, L_0x7fd3d00e0d10;  1 drivers
v0x7fd3ce416710_0 .net "b", 0 0, L_0x7fd3d00e1bc0;  1 drivers
v0x7fd3ce4167c0_0 .net "c_in", 0 0, L_0x7fd3d00e2e60;  1 drivers
v0x7fd3ce407c40_0 .net "c_out", 0 0, L_0x7fd3d00dee60;  1 drivers
v0x7fd3ce407cd0_0 .net "sum", 0 0, L_0x7fd3d00dec80;  1 drivers
v0x7fd3ce407d60_0 .net "w1", 0 0, L_0x7fd3d00debd0;  1 drivers
v0x7fd3ce407df0_0 .net "w2", 0 0, L_0x7fd3d00deae0;  1 drivers
v0x7fd3ce408820_0 .net "w3", 0 0, L_0x7fd3d00dedb0;  1 drivers
S_0x7fd3ce421ce0 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce41a350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00deae0 .functor XOR 1, L_0x7fd3d00e0d10, L_0x7fd3d00e1bc0, C4<0>, C4<0>;
L_0x7fd3d00debd0 .functor AND 1, L_0x7fd3d00e0d10, L_0x7fd3d00e1bc0, C4<1>, C4<1>;
v0x7fd3ce4143f0_0 .net "a", 0 0, L_0x7fd3d00e0d10;  alias, 1 drivers
v0x7fd3ce414480_0 .net "b", 0 0, L_0x7fd3d00e1bc0;  alias, 1 drivers
v0x7fd3ce414510_0 .net "c_out", 0 0, L_0x7fd3d00debd0;  alias, 1 drivers
v0x7fd3ce4145a0_0 .net "sum", 0 0, L_0x7fd3d00deae0;  alias, 1 drivers
S_0x7fd3ce4150b0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce41a350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dec80 .functor XOR 1, L_0x7fd3d00deae0, L_0x7fd3d00e2e60, C4<0>, C4<0>;
L_0x7fd3d00dedb0 .functor AND 1, L_0x7fd3d00deae0, L_0x7fd3d00e2e60, C4<1>, C4<1>;
v0x7fd3ce418b90_0 .net "a", 0 0, L_0x7fd3d00deae0;  alias, 1 drivers
v0x7fd3ce418c20_0 .net "b", 0 0, L_0x7fd3d00e2e60;  alias, 1 drivers
v0x7fd3ce418cb0_0 .net "c_out", 0 0, L_0x7fd3d00dedb0;  alias, 1 drivers
v0x7fd3ce418d60_0 .net "sum", 0 0, L_0x7fd3d00dec80;  alias, 1 drivers
S_0x7fd3ce4088b0 .scope module, "FA[11]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00df250 .functor OR 1, L_0x7fd3d00defc0, L_0x7fd3d00df1a0, C4<0>, C4<0>;
v0x7fd3d0087ff0_0 .net "a", 0 0, L_0x7fd3d00e0eb0;  1 drivers
v0x7fd3d0088090_0 .net "b", 0 0, L_0x7fd3d00e1fd0;  1 drivers
v0x7fd3d0088140_0 .net "c_in", 0 0, L_0x7fd3d00e3270;  1 drivers
v0x7fd3d0088210_0 .net "c_out", 0 0, L_0x7fd3d00df250;  1 drivers
v0x7fd3d00882a0_0 .net "sum", 0 0, L_0x7fd3d00df070;  1 drivers
v0x7fd3d0088370_0 .net "w1", 0 0, L_0x7fd3d00defc0;  1 drivers
v0x7fd3d0088420_0 .net "w2", 0 0, L_0x7fd3d00deed0;  1 drivers
v0x7fd3d00884f0_0 .net "w3", 0 0, L_0x7fd3d00df1a0;  1 drivers
S_0x7fd3ce406f80 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3ce4088b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00deed0 .functor XOR 1, L_0x7fd3d00e0eb0, L_0x7fd3d00e1fd0, C4<0>, C4<0>;
L_0x7fd3d00defc0 .functor AND 1, L_0x7fd3d00e0eb0, L_0x7fd3d00e1fd0, C4<1>, C4<1>;
v0x7fd3ce405c60_0 .net "a", 0 0, L_0x7fd3d00e0eb0;  alias, 1 drivers
v0x7fd3ce405cf0_0 .net "b", 0 0, L_0x7fd3d00e1fd0;  alias, 1 drivers
v0x7fd3ce405d80_0 .net "c_out", 0 0, L_0x7fd3d00defc0;  alias, 1 drivers
v0x7fd3ce405e10_0 .net "sum", 0 0, L_0x7fd3d00deed0;  alias, 1 drivers
S_0x7fd3d0087b10 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3ce4088b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00df070 .functor XOR 1, L_0x7fd3d00deed0, L_0x7fd3d00e3270, C4<0>, C4<0>;
L_0x7fd3d00df1a0 .functor AND 1, L_0x7fd3d00deed0, L_0x7fd3d00e3270, C4<1>, C4<1>;
v0x7fd3d0087d20_0 .net "a", 0 0, L_0x7fd3d00deed0;  alias, 1 drivers
v0x7fd3d0087db0_0 .net "b", 0 0, L_0x7fd3d00e3270;  alias, 1 drivers
v0x7fd3d0087e40_0 .net "c_out", 0 0, L_0x7fd3d00df1a0;  alias, 1 drivers
v0x7fd3d0087ef0_0 .net "sum", 0 0, L_0x7fd3d00df070;  alias, 1 drivers
S_0x7fd3d00885b0 .scope module, "FA[12]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00df640 .functor OR 1, L_0x7fd3d00df3b0, L_0x7fd3d00df590, C4<0>, C4<0>;
v0x7fd3d0089230_0 .net "a", 0 0, L_0x7fd3d00e0fd0;  1 drivers
v0x7fd3d00892d0_0 .net "b", 0 0, L_0x7fd3d00e1d40;  1 drivers
v0x7fd3d0089380_0 .net "c_in", 0 0, L_0x7fd3d00e30f0;  1 drivers
v0x7fd3d0089450_0 .net "c_out", 0 0, L_0x7fd3d00df640;  1 drivers
v0x7fd3d00894e0_0 .net "sum", 0 0, L_0x7fd3d00df460;  1 drivers
v0x7fd3d00895b0_0 .net "w1", 0 0, L_0x7fd3d00df3b0;  1 drivers
v0x7fd3d0089640_0 .net "w2", 0 0, L_0x7fd3d00df2c0;  1 drivers
v0x7fd3d0089710_0 .net "w3", 0 0, L_0x7fd3d00df590;  1 drivers
S_0x7fd3d00887e0 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d00885b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00df2c0 .functor XOR 1, L_0x7fd3d00e0fd0, L_0x7fd3d00e1d40, C4<0>, C4<0>;
L_0x7fd3d00df3b0 .functor AND 1, L_0x7fd3d00e0fd0, L_0x7fd3d00e1d40, C4<1>, C4<1>;
v0x7fd3d0088a20_0 .net "a", 0 0, L_0x7fd3d00e0fd0;  alias, 1 drivers
v0x7fd3d0088ad0_0 .net "b", 0 0, L_0x7fd3d00e1d40;  alias, 1 drivers
v0x7fd3d0088b70_0 .net "c_out", 0 0, L_0x7fd3d00df3b0;  alias, 1 drivers
v0x7fd3d0088c20_0 .net "sum", 0 0, L_0x7fd3d00df2c0;  alias, 1 drivers
S_0x7fd3d0088d20 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d00885b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00df460 .functor XOR 1, L_0x7fd3d00df2c0, L_0x7fd3d00e30f0, C4<0>, C4<0>;
L_0x7fd3d00df590 .functor AND 1, L_0x7fd3d00df2c0, L_0x7fd3d00e30f0, C4<1>, C4<1>;
v0x7fd3d0088f40_0 .net "a", 0 0, L_0x7fd3d00df2c0;  alias, 1 drivers
v0x7fd3d0088ff0_0 .net "b", 0 0, L_0x7fd3d00e30f0;  alias, 1 drivers
v0x7fd3d0089080_0 .net "c_out", 0 0, L_0x7fd3d00df590;  alias, 1 drivers
v0x7fd3d0089130_0 .net "sum", 0 0, L_0x7fd3d00df460;  alias, 1 drivers
S_0x7fd3d00897e0 .scope module, "FA[13]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dfa30 .functor OR 1, L_0x7fd3d00df7a0, L_0x7fd3d00df980, C4<0>, C4<0>;
v0x7fd3d008a470_0 .net "a", 0 0, L_0x7fd3d00e1180;  1 drivers
v0x7fd3d008a510_0 .net "b", 0 0, L_0x7fd3d00e1ed0;  1 drivers
v0x7fd3d008a5c0_0 .net "c_in", 0 0, L_0x7fd3d00e3520;  1 drivers
v0x7fd3d008a690_0 .net "c_out", 0 0, L_0x7fd3d00dfa30;  1 drivers
v0x7fd3d008a720_0 .net "sum", 0 0, L_0x7fd3d00df850;  1 drivers
v0x7fd3d008a7f0_0 .net "w1", 0 0, L_0x7fd3d00df7a0;  1 drivers
v0x7fd3d008a880_0 .net "w2", 0 0, L_0x7fd3d00df6b0;  1 drivers
v0x7fd3d008a950_0 .net "w3", 0 0, L_0x7fd3d00df980;  1 drivers
S_0x7fd3d0089a20 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d00897e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00df6b0 .functor XOR 1, L_0x7fd3d00e1180, L_0x7fd3d00e1ed0, C4<0>, C4<0>;
L_0x7fd3d00df7a0 .functor AND 1, L_0x7fd3d00e1180, L_0x7fd3d00e1ed0, C4<1>, C4<1>;
v0x7fd3d0089c60_0 .net "a", 0 0, L_0x7fd3d00e1180;  alias, 1 drivers
v0x7fd3d0089d10_0 .net "b", 0 0, L_0x7fd3d00e1ed0;  alias, 1 drivers
v0x7fd3d0089db0_0 .net "c_out", 0 0, L_0x7fd3d00df7a0;  alias, 1 drivers
v0x7fd3d0089e60_0 .net "sum", 0 0, L_0x7fd3d00df6b0;  alias, 1 drivers
S_0x7fd3d0089f60 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d00897e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00df850 .functor XOR 1, L_0x7fd3d00df6b0, L_0x7fd3d00e3520, C4<0>, C4<0>;
L_0x7fd3d00df980 .functor AND 1, L_0x7fd3d00df6b0, L_0x7fd3d00e3520, C4<1>, C4<1>;
v0x7fd3d008a180_0 .net "a", 0 0, L_0x7fd3d00df6b0;  alias, 1 drivers
v0x7fd3d008a230_0 .net "b", 0 0, L_0x7fd3d00e3520;  alias, 1 drivers
v0x7fd3d008a2c0_0 .net "c_out", 0 0, L_0x7fd3d00df980;  alias, 1 drivers
v0x7fd3d008a370_0 .net "sum", 0 0, L_0x7fd3d00df850;  alias, 1 drivers
S_0x7fd3d008aa20 .scope module, "FA[14]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00dfe20 .functor OR 1, L_0x7fd3d00dfb90, L_0x7fd3d00dfd70, C4<0>, C4<0>;
v0x7fd3d008b6b0_0 .net "a", 0 0, L_0x7fd3d00e1220;  1 drivers
v0x7fd3d008b750_0 .net "b", 0 0, L_0x7fd3d00e2180;  1 drivers
v0x7fd3d008b800_0 .net "c_in", 0 0, L_0x7fd3d00e3390;  1 drivers
v0x7fd3d008b8d0_0 .net "c_out", 0 0, L_0x7fd3d00dfe20;  1 drivers
v0x7fd3d008b960_0 .net "sum", 0 0, L_0x7fd3d00dfc40;  1 drivers
v0x7fd3d008ba30_0 .net "w1", 0 0, L_0x7fd3d00dfb90;  1 drivers
v0x7fd3d008bac0_0 .net "w2", 0 0, L_0x7fd3d00dfaa0;  1 drivers
v0x7fd3d008bb90_0 .net "w3", 0 0, L_0x7fd3d00dfd70;  1 drivers
S_0x7fd3d008ac60 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d008aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dfaa0 .functor XOR 1, L_0x7fd3d00e1220, L_0x7fd3d00e2180, C4<0>, C4<0>;
L_0x7fd3d00dfb90 .functor AND 1, L_0x7fd3d00e1220, L_0x7fd3d00e2180, C4<1>, C4<1>;
v0x7fd3d008aea0_0 .net "a", 0 0, L_0x7fd3d00e1220;  alias, 1 drivers
v0x7fd3d008af50_0 .net "b", 0 0, L_0x7fd3d00e2180;  alias, 1 drivers
v0x7fd3d008aff0_0 .net "c_out", 0 0, L_0x7fd3d00dfb90;  alias, 1 drivers
v0x7fd3d008b0a0_0 .net "sum", 0 0, L_0x7fd3d00dfaa0;  alias, 1 drivers
S_0x7fd3d008b1a0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d008aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dfc40 .functor XOR 1, L_0x7fd3d00dfaa0, L_0x7fd3d00e3390, C4<0>, C4<0>;
L_0x7fd3d00dfd70 .functor AND 1, L_0x7fd3d00dfaa0, L_0x7fd3d00e3390, C4<1>, C4<1>;
v0x7fd3d008b3c0_0 .net "a", 0 0, L_0x7fd3d00dfaa0;  alias, 1 drivers
v0x7fd3d008b470_0 .net "b", 0 0, L_0x7fd3d00e3390;  alias, 1 drivers
v0x7fd3d008b500_0 .net "c_out", 0 0, L_0x7fd3d00dfd70;  alias, 1 drivers
v0x7fd3d008b5b0_0 .net "sum", 0 0, L_0x7fd3d00dfc40;  alias, 1 drivers
S_0x7fd3d008bc60 .scope module, "FA[15]" "add_full" 4 158, 2 180 0, S_0x7fd3ce4d2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7fd3d00e0210 .functor OR 1, L_0x7fd3d00dff80, L_0x7fd3d00e0160, C4<0>, C4<0>;
v0x7fd3d008c8f0_0 .net "a", 0 0, L_0x7fd3d00e13e0;  1 drivers
v0x7fd3d008c990_0 .net "b", 0 0, L_0x7fd3d00e1ac0;  1 drivers
v0x7fd3d008ca40_0 .net "c_in", 0 0, L_0x7fd3d00e2c80;  1 drivers
v0x7fd3d008cb10_0 .net "c_out", 0 0, L_0x7fd3d00e0210;  1 drivers
v0x7fd3d008cba0_0 .net "sum", 0 0, L_0x7fd3d00e0030;  1 drivers
v0x7fd3d008cc70_0 .net "w1", 0 0, L_0x7fd3d00dff80;  1 drivers
v0x7fd3d008cd00_0 .net "w2", 0 0, L_0x7fd3d00dfe90;  1 drivers
v0x7fd3d008cdd0_0 .net "w3", 0 0, L_0x7fd3d00e0160;  1 drivers
S_0x7fd3d008bea0 .scope module, "m1" "add_half" 2 183, 2 169 0, S_0x7fd3d008bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00dfe90 .functor XOR 1, L_0x7fd3d00e13e0, L_0x7fd3d00e1ac0, C4<0>, C4<0>;
L_0x7fd3d00dff80 .functor AND 1, L_0x7fd3d00e13e0, L_0x7fd3d00e1ac0, C4<1>, C4<1>;
v0x7fd3d008c0e0_0 .net "a", 0 0, L_0x7fd3d00e13e0;  alias, 1 drivers
v0x7fd3d008c190_0 .net "b", 0 0, L_0x7fd3d00e1ac0;  alias, 1 drivers
v0x7fd3d008c230_0 .net "c_out", 0 0, L_0x7fd3d00dff80;  alias, 1 drivers
v0x7fd3d008c2e0_0 .net "sum", 0 0, L_0x7fd3d00dfe90;  alias, 1 drivers
S_0x7fd3d008c3e0 .scope module, "m2" "add_half" 2 184, 2 169 0, S_0x7fd3d008bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7fd3d00e0030 .functor XOR 1, L_0x7fd3d00dfe90, L_0x7fd3d00e2c80, C4<0>, C4<0>;
L_0x7fd3d00e0160 .functor AND 1, L_0x7fd3d00dfe90, L_0x7fd3d00e2c80, C4<1>, C4<1>;
v0x7fd3d008c600_0 .net "a", 0 0, L_0x7fd3d00dfe90;  alias, 1 drivers
v0x7fd3d008c6b0_0 .net "b", 0 0, L_0x7fd3d00e2c80;  alias, 1 drivers
v0x7fd3d008c740_0 .net "c_out", 0 0, L_0x7fd3d00e0160;  alias, 1 drivers
v0x7fd3d008c7f0_0 .net "sum", 0 0, L_0x7fd3d00e0030;  alias, 1 drivers
S_0x7fd3d008d840 .scope module, "and_test" "bit16_and" 3 41, 4 47 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d0091810_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d0091900_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d0091990_0 .net "out", 15 0, L_0x7fd3d00d3f00;  1 drivers
L_0x7fd3d00d1f90 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00d2030 .part v0x7fd3d0098300_0, 8, 8;
L_0x7fd3d00d3f00 .concat8 [ 8 8 0 0], L_0x7fd3d00d3c20, L_0x7fd3d00d1cb0;
L_0x7fd3d00d4020 .part v0x7fd3d0021da0_0, 0, 8;
L_0x7fd3d00d40c0 .part v0x7fd3d0098300_0, 0, 8;
S_0x7fd3d008da60 .scope module, "t1" "bit8_and" 4 51, 2 76 0, S_0x7fd3d008d840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d008f720_0 .net "a", 7 0, L_0x7fd3d00d1f90;  1 drivers
v0x7fd3d008f7b0_0 .net "b", 7 0, L_0x7fd3d00d2030;  1 drivers
v0x7fd3d008f840_0 .net "out", 7 0, L_0x7fd3d00d1cb0;  1 drivers
L_0x7fd3d00d0eb0 .part L_0x7fd3d00d1f90, 4, 4;
L_0x7fd3d00d0f50 .part L_0x7fd3d00d2030, 4, 4;
L_0x7fd3d00d1cb0 .concat8 [ 4 4 0 0], L_0x7fd3d00d17c0, L_0x7fd3d00d09c0;
L_0x7fd3d00d1dd0 .part L_0x7fd3d00d1f90, 0, 4;
L_0x7fd3d00d1eb0 .part L_0x7fd3d00d2030, 0, 4;
S_0x7fd3d008dc80 .scope module, "t1" "bit4_and" 2 80, 2 63 0, S_0x7fd3d008da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d0340 .functor AND 1, L_0x7fd3d00d01c0, L_0x7fd3d00d0260, C4<1>, C4<1>;
L_0x7fd3d00d0630 .functor AND 1, L_0x7fd3d00d0470, L_0x7fd3d00d0550, C4<1>, C4<1>;
L_0x7fd3d00d08b0 .functor AND 1, L_0x7fd3d00d0740, L_0x7fd3d00d0810, C4<1>, C4<1>;
L_0x7fd3d00d0e40 .functor AND 1, L_0x7fd3d00d0bb0, L_0x7fd3d00d0cd0, C4<1>, C4<1>;
v0x7fd3d008dea0_0 .net *"_s11", 0 0, L_0x7fd3d00d0470;  1 drivers
v0x7fd3d008df60_0 .net *"_s13", 0 0, L_0x7fd3d00d0550;  1 drivers
v0x7fd3d008e010_0 .net *"_s14", 0 0, L_0x7fd3d00d0630;  1 drivers
v0x7fd3d008e0d0_0 .net *"_s19", 0 0, L_0x7fd3d00d0740;  1 drivers
v0x7fd3d008e180_0 .net *"_s21", 0 0, L_0x7fd3d00d0810;  1 drivers
v0x7fd3d008e270_0 .net *"_s22", 0 0, L_0x7fd3d00d08b0;  1 drivers
v0x7fd3d008e320_0 .net *"_s28", 0 0, L_0x7fd3d00d0bb0;  1 drivers
v0x7fd3d008e3d0_0 .net *"_s3", 0 0, L_0x7fd3d00d01c0;  1 drivers
v0x7fd3d008e480_0 .net *"_s30", 0 0, L_0x7fd3d00d0cd0;  1 drivers
v0x7fd3d008e590_0 .net *"_s31", 0 0, L_0x7fd3d00d0e40;  1 drivers
v0x7fd3d008e640_0 .net *"_s5", 0 0, L_0x7fd3d00d0260;  1 drivers
v0x7fd3d008e6f0_0 .net *"_s6", 0 0, L_0x7fd3d00d0340;  1 drivers
v0x7fd3d008e7a0_0 .net "a", 3 0, L_0x7fd3d00d0eb0;  1 drivers
v0x7fd3d008e850_0 .net "b", 3 0, L_0x7fd3d00d0f50;  1 drivers
v0x7fd3d008e900_0 .net "out", 3 0, L_0x7fd3d00d09c0;  1 drivers
L_0x7fd3d00d01c0 .part L_0x7fd3d00d0eb0, 3, 1;
L_0x7fd3d00d0260 .part L_0x7fd3d00d0f50, 3, 1;
L_0x7fd3d00d0470 .part L_0x7fd3d00d0eb0, 2, 1;
L_0x7fd3d00d0550 .part L_0x7fd3d00d0f50, 2, 1;
L_0x7fd3d00d0740 .part L_0x7fd3d00d0eb0, 1, 1;
L_0x7fd3d00d0810 .part L_0x7fd3d00d0f50, 1, 1;
L_0x7fd3d00d09c0 .concat8 [ 1 1 1 1], L_0x7fd3d00d0e40, L_0x7fd3d00d08b0, L_0x7fd3d00d0630, L_0x7fd3d00d0340;
L_0x7fd3d00d0bb0 .part L_0x7fd3d00d0eb0, 0, 1;
L_0x7fd3d00d0cd0 .part L_0x7fd3d00d0f50, 0, 1;
S_0x7fd3d008ea00 .scope module, "t2" "bit4_and" 2 81, 2 63 0, S_0x7fd3d008da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d1150 .functor AND 1, L_0x7fd3d00d0ff0, L_0x7fd3d00d1090, C4<1>, C4<1>;
L_0x7fd3d00d1440 .functor AND 1, L_0x7fd3d00d1280, L_0x7fd3d00d1360, C4<1>, C4<1>;
L_0x7fd3d00d1690 .functor AND 1, L_0x7fd3d00d1550, L_0x7fd3d00d15f0, C4<1>, C4<1>;
L_0x7fd3d00d1c40 .functor AND 1, L_0x7fd3d00d19b0, L_0x7fd3d00d1ad0, C4<1>, C4<1>;
v0x7fd3d008ec00_0 .net *"_s11", 0 0, L_0x7fd3d00d1280;  1 drivers
v0x7fd3d008ec90_0 .net *"_s13", 0 0, L_0x7fd3d00d1360;  1 drivers
v0x7fd3d008ed30_0 .net *"_s14", 0 0, L_0x7fd3d00d1440;  1 drivers
v0x7fd3d008edf0_0 .net *"_s19", 0 0, L_0x7fd3d00d1550;  1 drivers
v0x7fd3d008eea0_0 .net *"_s21", 0 0, L_0x7fd3d00d15f0;  1 drivers
v0x7fd3d008ef90_0 .net *"_s22", 0 0, L_0x7fd3d00d1690;  1 drivers
v0x7fd3d008f040_0 .net *"_s28", 0 0, L_0x7fd3d00d19b0;  1 drivers
v0x7fd3d008f0f0_0 .net *"_s3", 0 0, L_0x7fd3d00d0ff0;  1 drivers
v0x7fd3d008f1a0_0 .net *"_s30", 0 0, L_0x7fd3d00d1ad0;  1 drivers
v0x7fd3d008f2b0_0 .net *"_s31", 0 0, L_0x7fd3d00d1c40;  1 drivers
v0x7fd3d008f360_0 .net *"_s5", 0 0, L_0x7fd3d00d1090;  1 drivers
v0x7fd3d008f410_0 .net *"_s6", 0 0, L_0x7fd3d00d1150;  1 drivers
v0x7fd3d008f4c0_0 .net "a", 3 0, L_0x7fd3d00d1dd0;  1 drivers
v0x7fd3d008f570_0 .net "b", 3 0, L_0x7fd3d00d1eb0;  1 drivers
v0x7fd3d008f620_0 .net "out", 3 0, L_0x7fd3d00d17c0;  1 drivers
L_0x7fd3d00d0ff0 .part L_0x7fd3d00d1dd0, 3, 1;
L_0x7fd3d00d1090 .part L_0x7fd3d00d1eb0, 3, 1;
L_0x7fd3d00d1280 .part L_0x7fd3d00d1dd0, 2, 1;
L_0x7fd3d00d1360 .part L_0x7fd3d00d1eb0, 2, 1;
L_0x7fd3d00d1550 .part L_0x7fd3d00d1dd0, 1, 1;
L_0x7fd3d00d15f0 .part L_0x7fd3d00d1eb0, 1, 1;
L_0x7fd3d00d17c0 .concat8 [ 1 1 1 1], L_0x7fd3d00d1c40, L_0x7fd3d00d1690, L_0x7fd3d00d1440, L_0x7fd3d00d1150;
L_0x7fd3d00d19b0 .part L_0x7fd3d00d1dd0, 0, 1;
L_0x7fd3d00d1ad0 .part L_0x7fd3d00d1eb0, 0, 1;
S_0x7fd3d008f940 .scope module, "t2" "bit8_and" 4 52, 2 76 0, S_0x7fd3d008d840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00915f0_0 .net "a", 7 0, L_0x7fd3d00d4020;  1 drivers
v0x7fd3d0091680_0 .net "b", 7 0, L_0x7fd3d00d40c0;  1 drivers
v0x7fd3d0091710_0 .net "out", 7 0, L_0x7fd3d00d3c20;  1 drivers
L_0x7fd3d00d2e20 .part L_0x7fd3d00d4020, 4, 4;
L_0x7fd3d00d2ec0 .part L_0x7fd3d00d40c0, 4, 4;
L_0x7fd3d00d3c20 .concat8 [ 4 4 0 0], L_0x7fd3d00d3730, L_0x7fd3d00d2930;
L_0x7fd3d00d3d40 .part L_0x7fd3d00d4020, 0, 4;
L_0x7fd3d00d3e20 .part L_0x7fd3d00d40c0, 0, 4;
S_0x7fd3d008fb50 .scope module, "t1" "bit4_and" 2 80, 2 63 0, S_0x7fd3d008f940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d2370 .functor AND 1, L_0x7fd3d00a6300, L_0x7fd3d00d22d0, C4<1>, C4<1>;
L_0x7fd3d00d25e0 .functor AND 1, L_0x7fd3d00d2420, L_0x7fd3d00d2500, C4<1>, C4<1>;
L_0x7fd3d00d2840 .functor AND 1, L_0x7fd3d00d26d0, L_0x7fd3d00d27a0, C4<1>, C4<1>;
L_0x7fd3d00d2db0 .functor AND 1, L_0x7fd3d00d2b20, L_0x7fd3d00d2c40, C4<1>, C4<1>;
v0x7fd3d008fd70_0 .net *"_s11", 0 0, L_0x7fd3d00d2420;  1 drivers
v0x7fd3d008fe30_0 .net *"_s13", 0 0, L_0x7fd3d00d2500;  1 drivers
v0x7fd3d008fee0_0 .net *"_s14", 0 0, L_0x7fd3d00d25e0;  1 drivers
v0x7fd3d008ffa0_0 .net *"_s19", 0 0, L_0x7fd3d00d26d0;  1 drivers
v0x7fd3d0090050_0 .net *"_s21", 0 0, L_0x7fd3d00d27a0;  1 drivers
v0x7fd3d0090140_0 .net *"_s22", 0 0, L_0x7fd3d00d2840;  1 drivers
v0x7fd3d00901f0_0 .net *"_s28", 0 0, L_0x7fd3d00d2b20;  1 drivers
v0x7fd3d00902a0_0 .net *"_s3", 0 0, L_0x7fd3d00a6300;  1 drivers
v0x7fd3d0090350_0 .net *"_s30", 0 0, L_0x7fd3d00d2c40;  1 drivers
v0x7fd3d0090460_0 .net *"_s31", 0 0, L_0x7fd3d00d2db0;  1 drivers
v0x7fd3d0090510_0 .net *"_s5", 0 0, L_0x7fd3d00d22d0;  1 drivers
v0x7fd3d00905c0_0 .net *"_s6", 0 0, L_0x7fd3d00d2370;  1 drivers
v0x7fd3d0090670_0 .net "a", 3 0, L_0x7fd3d00d2e20;  1 drivers
v0x7fd3d0090720_0 .net "b", 3 0, L_0x7fd3d00d2ec0;  1 drivers
v0x7fd3d00907d0_0 .net "out", 3 0, L_0x7fd3d00d2930;  1 drivers
L_0x7fd3d00a6300 .part L_0x7fd3d00d2e20, 3, 1;
L_0x7fd3d00d22d0 .part L_0x7fd3d00d2ec0, 3, 1;
L_0x7fd3d00d2420 .part L_0x7fd3d00d2e20, 2, 1;
L_0x7fd3d00d2500 .part L_0x7fd3d00d2ec0, 2, 1;
L_0x7fd3d00d26d0 .part L_0x7fd3d00d2e20, 1, 1;
L_0x7fd3d00d27a0 .part L_0x7fd3d00d2ec0, 1, 1;
L_0x7fd3d00d2930 .concat8 [ 1 1 1 1], L_0x7fd3d00d2db0, L_0x7fd3d00d2840, L_0x7fd3d00d25e0, L_0x7fd3d00d2370;
L_0x7fd3d00d2b20 .part L_0x7fd3d00d2e20, 0, 1;
L_0x7fd3d00d2c40 .part L_0x7fd3d00d2ec0, 0, 1;
S_0x7fd3d00908d0 .scope module, "t2" "bit4_and" 2 81, 2 63 0, S_0x7fd3d008f940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d30c0 .functor AND 1, L_0x7fd3d00d2f60, L_0x7fd3d00d3000, C4<1>, C4<1>;
L_0x7fd3d00d33b0 .functor AND 1, L_0x7fd3d00d31f0, L_0x7fd3d00d32d0, C4<1>, C4<1>;
L_0x7fd3d00d3600 .functor AND 1, L_0x7fd3d00d34c0, L_0x7fd3d00d3560, C4<1>, C4<1>;
L_0x7fd3d00d3bb0 .functor AND 1, L_0x7fd3d00d3920, L_0x7fd3d00d3a40, C4<1>, C4<1>;
v0x7fd3d0090ad0_0 .net *"_s11", 0 0, L_0x7fd3d00d31f0;  1 drivers
v0x7fd3d0090b60_0 .net *"_s13", 0 0, L_0x7fd3d00d32d0;  1 drivers
v0x7fd3d0090c00_0 .net *"_s14", 0 0, L_0x7fd3d00d33b0;  1 drivers
v0x7fd3d0090cc0_0 .net *"_s19", 0 0, L_0x7fd3d00d34c0;  1 drivers
v0x7fd3d0090d70_0 .net *"_s21", 0 0, L_0x7fd3d00d3560;  1 drivers
v0x7fd3d0090e60_0 .net *"_s22", 0 0, L_0x7fd3d00d3600;  1 drivers
v0x7fd3d0090f10_0 .net *"_s28", 0 0, L_0x7fd3d00d3920;  1 drivers
v0x7fd3d0090fc0_0 .net *"_s3", 0 0, L_0x7fd3d00d2f60;  1 drivers
v0x7fd3d0091070_0 .net *"_s30", 0 0, L_0x7fd3d00d3a40;  1 drivers
v0x7fd3d0091180_0 .net *"_s31", 0 0, L_0x7fd3d00d3bb0;  1 drivers
v0x7fd3d0091230_0 .net *"_s5", 0 0, L_0x7fd3d00d3000;  1 drivers
v0x7fd3d00912e0_0 .net *"_s6", 0 0, L_0x7fd3d00d30c0;  1 drivers
v0x7fd3d0091390_0 .net "a", 3 0, L_0x7fd3d00d3d40;  1 drivers
v0x7fd3d0091440_0 .net "b", 3 0, L_0x7fd3d00d3e20;  1 drivers
v0x7fd3d00914f0_0 .net "out", 3 0, L_0x7fd3d00d3730;  1 drivers
L_0x7fd3d00d2f60 .part L_0x7fd3d00d3d40, 3, 1;
L_0x7fd3d00d3000 .part L_0x7fd3d00d3e20, 3, 1;
L_0x7fd3d00d31f0 .part L_0x7fd3d00d3d40, 2, 1;
L_0x7fd3d00d32d0 .part L_0x7fd3d00d3e20, 2, 1;
L_0x7fd3d00d34c0 .part L_0x7fd3d00d3d40, 1, 1;
L_0x7fd3d00d3560 .part L_0x7fd3d00d3e20, 1, 1;
L_0x7fd3d00d3730 .concat8 [ 1 1 1 1], L_0x7fd3d00d3bb0, L_0x7fd3d00d3600, L_0x7fd3d00d33b0, L_0x7fd3d00d30c0;
L_0x7fd3d00d3920 .part L_0x7fd3d00d3d40, 0, 1;
L_0x7fd3d00d3a40 .part L_0x7fd3d00d3e20, 0, 1;
S_0x7fd3d0091a80 .scope module, "b_reg" "REG16" 3 33, 4 6 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inp"
    .port_info 1 /OUTPUT 16 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0098260_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0098300_0 .var "f_outp", 15 0;
v0x7fd3d00983e0_0 .net "inp", 15 0, v0x7fd3d00ca840_0;  alias, 1 drivers
v0x7fd3d0098470_0 .net "outp", 15 0, L_0x7fd3d00ce7b0;  1 drivers
v0x7fd3d0098510_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0091c90 .event edge, v0x7fd3d0098470_0;
L_0x7fd3d00cd570 .part v0x7fd3d00ca840_0, 12, 4;
L_0x7fd3d00cdb30 .part v0x7fd3d00ca840_0, 8, 4;
L_0x7fd3d00ce130 .part v0x7fd3d00ca840_0, 4, 4;
L_0x7fd3d00ce710 .part v0x7fd3d00ca840_0, 0, 4;
L_0x7fd3d00ce7b0 .concat8 [ 4 4 4 4], v0x7fd3d0097f50_0, v0x7fd3d0096500_0, v0x7fd3d0094ea0_0, v0x7fd3d0093450_0;
S_0x7fd3d0091ce0 .scope module, "reg1" "REG4" 4 13, 4 27 0, S_0x7fd3d0091a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00933b0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0093450_0 .var "f_outp", 3 0;
v0x7fd3d00934f0_0 .net "inp", 3 0, L_0x7fd3d00cd570;  1 drivers
v0x7fd3d00935a0_0 .net "outp", 3 0, L_0x7fd3d00cd410;  1 drivers
v0x7fd3d0093650_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0091f20 .event edge, v0x7fd3d00935a0_0;
L_0x7fd3d00cd090 .part L_0x7fd3d00cd570, 0, 1;
L_0x7fd3d00cd130 .part L_0x7fd3d00cd570, 1, 1;
L_0x7fd3d00cd210 .part L_0x7fd3d00cd570, 2, 1;
L_0x7fd3d00cd2d0 .part L_0x7fd3d00cd570, 3, 1;
L_0x7fd3d00cd410 .concat [ 1 1 1 1], v0x7fd3d0092300_0, v0x7fd3d0092800_0, v0x7fd3d0092d10_0, v0x7fd3d0093210_0;
S_0x7fd3d0091f70 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d0091ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00921c0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0092260_0 .net "in", 0 0, L_0x7fd3d00cd090;  1 drivers
v0x7fd3d0092300_0 .var "out", 0 0;
v0x7fd3d00923b0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00924a0 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d0091ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00926d0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0092760_0 .net "in", 0 0, L_0x7fd3d00cd130;  1 drivers
v0x7fd3d0092800_0 .var "out", 0 0;
v0x7fd3d00928b0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00929a0 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d0091ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0092be0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0092c70_0 .net "in", 0 0, L_0x7fd3d00cd210;  1 drivers
v0x7fd3d0092d10_0 .var "out", 0 0;
v0x7fd3d0092dc0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0092eb0 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d0091ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00930d0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0093170_0 .net "in", 0 0, L_0x7fd3d00cd2d0;  1 drivers
v0x7fd3d0093210_0 .var "out", 0 0;
v0x7fd3d00932c0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0093760 .scope module, "reg2" "REG4" 4 14, 4 27 0, S_0x7fd3d0091a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0094e00_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0094ea0_0 .var "f_outp", 3 0;
v0x7fd3d0094f40_0 .net "inp", 3 0, L_0x7fd3d00cdb30;  1 drivers
v0x7fd3d0094ff0_0 .net "outp", 3 0, L_0x7fd3d00cd9d0;  1 drivers
v0x7fd3d00950a0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0093980 .event edge, v0x7fd3d0094ff0_0;
L_0x7fd3d00cd610 .part L_0x7fd3d00cdb30, 0, 1;
L_0x7fd3d00cd6d0 .part L_0x7fd3d00cdb30, 1, 1;
L_0x7fd3d00cd7d0 .part L_0x7fd3d00cdb30, 2, 1;
L_0x7fd3d00cd890 .part L_0x7fd3d00cdb30, 3, 1;
L_0x7fd3d00cd9d0 .concat [ 1 1 1 1], v0x7fd3d0093d50_0, v0x7fd3d0094250_0, v0x7fd3d0094760_0, v0x7fd3d0094c60_0;
S_0x7fd3d00939c0 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d0093760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0093c10_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0093cb0_0 .net "in", 0 0, L_0x7fd3d00cd610;  1 drivers
v0x7fd3d0093d50_0 .var "out", 0 0;
v0x7fd3d0093e00_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0093ef0 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d0093760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0094120_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00941b0_0 .net "in", 0 0, L_0x7fd3d00cd6d0;  1 drivers
v0x7fd3d0094250_0 .var "out", 0 0;
v0x7fd3d0094300_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00943f0 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d0093760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0094630_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00946c0_0 .net "in", 0 0, L_0x7fd3d00cd7d0;  1 drivers
v0x7fd3d0094760_0 .var "out", 0 0;
v0x7fd3d0094810_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0094900 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d0093760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0094b20_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0094bc0_0 .net "in", 0 0, L_0x7fd3d00cd890;  1 drivers
v0x7fd3d0094c60_0 .var "out", 0 0;
v0x7fd3d0094d10_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00951b0 .scope module, "reg3" "REG4" 4 15, 4 27 0, S_0x7fd3d0091a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0096460_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0096500_0 .var "f_outp", 3 0;
v0x7fd3d00965a0_0 .net "inp", 3 0, L_0x7fd3d00ce130;  1 drivers
v0x7fd3d0096650_0 .net "outp", 3 0, L_0x7fd3d00cdfd0;  1 drivers
v0x7fd3d0096700_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00953e0 .event edge, v0x7fd3d0096650_0;
L_0x7fd3d00cdc50 .part L_0x7fd3d00ce130, 0, 1;
L_0x7fd3d00cdcf0 .part L_0x7fd3d00ce130, 1, 1;
L_0x7fd3d00cddd0 .part L_0x7fd3d00ce130, 2, 1;
L_0x7fd3d00cde90 .part L_0x7fd3d00ce130, 3, 1;
L_0x7fd3d00cdfd0 .concat [ 1 1 1 1], v0x7fd3d00957b0_0, v0x7fd3ce4fc300_0, v0x7fd3d0095dc0_0, v0x7fd3d00962c0_0;
S_0x7fd3d0095420 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00951b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0095670_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0095710_0 .net "in", 0 0, L_0x7fd3d00cdc50;  1 drivers
v0x7fd3d00957b0_0 .var "out", 0 0;
v0x7fd3d0095860_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0095950 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00951b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0095b80_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3ce4fc260_0 .net "in", 0 0, L_0x7fd3d00cdcf0;  1 drivers
v0x7fd3ce4fc300_0 .var "out", 0 0;
v0x7fd3ce4fc3b0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3ce4ec460 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00951b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0095c90_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0095d20_0 .net "in", 0 0, L_0x7fd3d00cddd0;  1 drivers
v0x7fd3d0095dc0_0 .var "out", 0 0;
v0x7fd3d0095e70_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0095f60 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00951b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0096180_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0096220_0 .net "in", 0 0, L_0x7fd3d00cde90;  1 drivers
v0x7fd3d00962c0_0 .var "out", 0 0;
v0x7fd3d0096370_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0096810 .scope module, "reg4" "REG4" 4 16, 4 27 0, S_0x7fd3d0091a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0097eb0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0097f50_0 .var "f_outp", 3 0;
v0x7fd3d0097ff0_0 .net "inp", 3 0, L_0x7fd3d00ce710;  1 drivers
v0x7fd3d00980a0_0 .net "outp", 3 0, L_0x7fd3d00ce5b0;  1 drivers
v0x7fd3d0098150_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d0096a20 .event edge, v0x7fd3d00980a0_0;
L_0x7fd3d00ce1d0 .part L_0x7fd3d00ce710, 0, 1;
L_0x7fd3d00ce2b0 .part L_0x7fd3d00ce710, 1, 1;
L_0x7fd3d00ce3b0 .part L_0x7fd3d00ce710, 2, 1;
L_0x7fd3d00ce470 .part L_0x7fd3d00ce710, 3, 1;
L_0x7fd3d00ce5b0 .concat [ 1 1 1 1], v0x7fd3d0096e00_0, v0x7fd3d0097300_0, v0x7fd3d0097810_0, v0x7fd3d0097d10_0;
S_0x7fd3d0096a70 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d0096810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0096cc0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0096d60_0 .net "in", 0 0, L_0x7fd3d00ce1d0;  1 drivers
v0x7fd3d0096e00_0 .var "out", 0 0;
v0x7fd3d0096eb0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0096fa0 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d0096810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00971d0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0097260_0 .net "in", 0 0, L_0x7fd3d00ce2b0;  1 drivers
v0x7fd3d0097300_0 .var "out", 0 0;
v0x7fd3d00973b0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00974a0 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d0096810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00976e0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0097770_0 .net "in", 0 0, L_0x7fd3d00ce3b0;  1 drivers
v0x7fd3d0097810_0 .var "out", 0 0;
v0x7fd3d00978c0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00979b0 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d0096810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d0097bd0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d0097c70_0 .net "in", 0 0, L_0x7fd3d00ce470;  1 drivers
v0x7fd3d0097d10_0 .var "out", 0 0;
v0x7fd3d0097dc0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d0098620 .scope module, "div_test" "divider_16bit" 3 66, 4 190 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /OUTPUT 1 "error"
v0x7fd3d00988a0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d0098950_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00989f0_0 .var "error", 0 0;
v0x7fd3d0098aa0_0 .var "out", 15 0;
E_0x7fd3d0098870 .event edge, v0x7fd3d008d6b0_0, v0x7fd3d0021da0_0;
S_0x7fd3d0098bb0 .scope module, "error_state" "MUX16" 3 74, 2 23 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 256 "channels"
    .port_info 1 /INPUT 4 "select"
    .port_info 2 /OUTPUT 16 "b"
v0x7fd3d0098db0_0 .net *"_s0", 7 0, L_0x7fd3d00fbc10;  1 drivers
L_0x7fd3ce763368 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d0098e70_0 .net *"_s3", 3 0, L_0x7fd3ce763368;  1 drivers
L_0x7fd3ce7633b0 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d0098f20_0 .net/2u *"_s4", 7 0, L_0x7fd3ce7633b0;  1 drivers
v0x7fd3d0098fe0_0 .net *"_s7", 7 0, L_0x7fd3d00fbcf0;  1 drivers
v0x7fd3d0099090_0 .net "b", 15 0, L_0x7fd3d00fbe10;  alias, 1 drivers
v0x7fd3d0099180_0 .net "channels", 255 0, L_0x7fd3d00fc020;  alias, 1 drivers
v0x7fd3d0099220_0 .net "select", 3 0, v0x7fd3d00b9140_0;  alias, 1 drivers
L_0x7fd3d00fbc10 .concat [ 4 4 0 0], v0x7fd3d00b9140_0, L_0x7fd3ce763368;
L_0x7fd3d00fbcf0 .arith/mult 8, L_0x7fd3d00fbc10, L_0x7fd3ce7633b0;
L_0x7fd3d00fbe10 .part/v L_0x7fd3d00fc020, L_0x7fd3d00fbcf0, 16;
S_0x7fd3d0099320 .scope module, "mod_test" "modulus_16bit" 3 55, 4 207 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /OUTPUT 1 "error"
v0x7fd3d0099530_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d0099660_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d0099780_0 .var "error", 0 0;
v0x7fd3d0099810_0 .var "out", 15 0;
S_0x7fd3d00998c0 .scope module, "mult_test" "multiplier_16bit" 3 49, 4 167 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /OUTPUT 1 "error"
v0x7fd3d0099ad0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d0099b80_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d0099c20_0 .var "error", 0 0;
v0x7fd3d0099cd0_0 .var/i "i", 31 0;
v0x7fd3d0099d80_0 .var "mult", 31 0;
v0x7fd3d0099e70_0 .var "out", 15 0;
S_0x7fd3d0099f60 .scope module, "mux_output_select" "MUX16" 3 73, 2 23 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 256 "channels"
    .port_info 1 /INPUT 4 "select"
    .port_info 2 /OUTPUT 16 "b"
v0x7fd3d009a1e0_0 .net *"_s0", 7 0, L_0x7fd3d00fb870;  1 drivers
L_0x7fd3ce7632d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d009a2a0_0 .net *"_s3", 3 0, L_0x7fd3ce7632d8;  1 drivers
L_0x7fd3ce763320 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d009a340_0 .net/2u *"_s4", 7 0, L_0x7fd3ce763320;  1 drivers
v0x7fd3d009a3d0_0 .net *"_s7", 7 0, L_0x7fd3d00fb950;  1 drivers
v0x7fd3d009a480_0 .net "b", 15 0, L_0x7fd3d00fba70;  alias, 1 drivers
v0x7fd3d009a570_0 .net "channels", 255 0, L_0x7fd3d00fb540;  alias, 1 drivers
v0x7fd3d009a610_0 .net "select", 3 0, v0x7fd3d00b9140_0;  alias, 1 drivers
L_0x7fd3d00fb870 .concat [ 4 4 0 0], v0x7fd3d00b9140_0, L_0x7fd3ce7632d8;
L_0x7fd3d00fb950 .arith/mult 8, L_0x7fd3d00fb870, L_0x7fd3ce763320;
L_0x7fd3d00fba70 .part/v L_0x7fd3d00fb540, L_0x7fd3d00fb950, 16;
S_0x7fd3d009a710 .scope module, "nand_test" "bit16_nand" 3 57, 4 98 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00a1bb0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00a1c50_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00a1cf0_0 .net "connect", 15 0, L_0x7fd3d00eab20;  1 drivers
v0x7fd3d00a1de0_0 .net "out", 15 0, L_0x7fd3d00ed3b0;  1 drivers
S_0x7fd3d009a910 .scope module, "t1" "bit16_and" 4 103, 4 47 0, S_0x7fd3d009a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d009e910_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d009e9c0_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d009ea60_0 .net "out", 15 0, L_0x7fd3d00eab20;  alias, 1 drivers
L_0x7fd3d00e8cb0 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00e8d50 .part v0x7fd3d0098300_0, 8, 8;
L_0x7fd3d00eab20 .concat8 [ 8 8 0 0], L_0x7fd3d00ea840, L_0x7fd3d00e89d0;
L_0x7fd3d00eac40 .part v0x7fd3d0021da0_0, 0, 8;
L_0x7fd3d00eace0 .part v0x7fd3d0098300_0, 0, 8;
S_0x7fd3d009ab40 .scope module, "t1" "bit8_and" 4 51, 2 76 0, S_0x7fd3d009a910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d009c820_0 .net "a", 7 0, L_0x7fd3d00e8cb0;  1 drivers
v0x7fd3d009c8b0_0 .net "b", 7 0, L_0x7fd3d00e8d50;  1 drivers
v0x7fd3d009c940_0 .net "out", 7 0, L_0x7fd3d00e89d0;  1 drivers
L_0x7fd3d00e7c40 .part L_0x7fd3d00e8cb0, 4, 4;
L_0x7fd3d00e7ce0 .part L_0x7fd3d00e8d50, 4, 4;
L_0x7fd3d00e89d0 .concat8 [ 4 4 0 0], L_0x7fd3d00e84e0, L_0x7fd3d00e7770;
L_0x7fd3d00e8af0 .part L_0x7fd3d00e8cb0, 0, 4;
L_0x7fd3d00e8bd0 .part L_0x7fd3d00e8d50, 0, 4;
S_0x7fd3d009ad70 .scope module, "t1" "bit4_and" 2 80, 2 63 0, S_0x7fd3d009ab40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00e7170 .functor AND 1, L_0x7fd3d00e7030, L_0x7fd3d00e70d0, C4<1>, C4<1>;
L_0x7fd3d00e7420 .functor AND 1, L_0x7fd3d00e7260, L_0x7fd3d00e7340, C4<1>, C4<1>;
L_0x7fd3d00e7680 .functor AND 1, L_0x7fd3d00e7510, L_0x7fd3d00e75e0, C4<1>, C4<1>;
L_0x7fd3d00e7bd0 .functor AND 1, L_0x7fd3d00e7940, L_0x7fd3d00e7a60, C4<1>, C4<1>;
v0x7fd3d009afa0_0 .net *"_s11", 0 0, L_0x7fd3d00e7260;  1 drivers
v0x7fd3d009b060_0 .net *"_s13", 0 0, L_0x7fd3d00e7340;  1 drivers
v0x7fd3d009b110_0 .net *"_s14", 0 0, L_0x7fd3d00e7420;  1 drivers
v0x7fd3d009b1d0_0 .net *"_s19", 0 0, L_0x7fd3d00e7510;  1 drivers
v0x7fd3d009b280_0 .net *"_s21", 0 0, L_0x7fd3d00e75e0;  1 drivers
v0x7fd3d009b370_0 .net *"_s22", 0 0, L_0x7fd3d00e7680;  1 drivers
v0x7fd3d009b420_0 .net *"_s28", 0 0, L_0x7fd3d00e7940;  1 drivers
v0x7fd3d009b4d0_0 .net *"_s3", 0 0, L_0x7fd3d00e7030;  1 drivers
v0x7fd3d009b580_0 .net *"_s30", 0 0, L_0x7fd3d00e7a60;  1 drivers
v0x7fd3d009b690_0 .net *"_s31", 0 0, L_0x7fd3d00e7bd0;  1 drivers
v0x7fd3d009b740_0 .net *"_s5", 0 0, L_0x7fd3d00e70d0;  1 drivers
v0x7fd3d009b7f0_0 .net *"_s6", 0 0, L_0x7fd3d00e7170;  1 drivers
v0x7fd3d009b8a0_0 .net "a", 3 0, L_0x7fd3d00e7c40;  1 drivers
v0x7fd3d009b950_0 .net "b", 3 0, L_0x7fd3d00e7ce0;  1 drivers
v0x7fd3d009ba00_0 .net "out", 3 0, L_0x7fd3d00e7770;  1 drivers
L_0x7fd3d00e7030 .part L_0x7fd3d00e7c40, 3, 1;
L_0x7fd3d00e70d0 .part L_0x7fd3d00e7ce0, 3, 1;
L_0x7fd3d00e7260 .part L_0x7fd3d00e7c40, 2, 1;
L_0x7fd3d00e7340 .part L_0x7fd3d00e7ce0, 2, 1;
L_0x7fd3d00e7510 .part L_0x7fd3d00e7c40, 1, 1;
L_0x7fd3d00e75e0 .part L_0x7fd3d00e7ce0, 1, 1;
L_0x7fd3d00e7770 .concat8 [ 1 1 1 1], L_0x7fd3d00e7bd0, L_0x7fd3d00e7680, L_0x7fd3d00e7420, L_0x7fd3d00e7170;
L_0x7fd3d00e7940 .part L_0x7fd3d00e7c40, 0, 1;
L_0x7fd3d00e7a60 .part L_0x7fd3d00e7ce0, 0, 1;
S_0x7fd3d009bb00 .scope module, "t2" "bit4_and" 2 81, 2 63 0, S_0x7fd3d009ab40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00e7ec0 .functor AND 1, L_0x7fd3d00e7d80, L_0x7fd3d00e7e20, C4<1>, C4<1>;
L_0x7fd3d00e8170 .functor AND 1, L_0x7fd3d00e7fb0, L_0x7fd3d00e8090, C4<1>, C4<1>;
L_0x7fd3d00e83d0 .functor AND 1, L_0x7fd3d00e8260, L_0x7fd3d00e8330, C4<1>, C4<1>;
L_0x7fd3d00e8960 .functor AND 1, L_0x7fd3d00e86d0, L_0x7fd3d00e87f0, C4<1>, C4<1>;
v0x7fd3d009bd00_0 .net *"_s11", 0 0, L_0x7fd3d00e7fb0;  1 drivers
v0x7fd3d009bd90_0 .net *"_s13", 0 0, L_0x7fd3d00e8090;  1 drivers
v0x7fd3d009be30_0 .net *"_s14", 0 0, L_0x7fd3d00e8170;  1 drivers
v0x7fd3d009bef0_0 .net *"_s19", 0 0, L_0x7fd3d00e8260;  1 drivers
v0x7fd3d009bfa0_0 .net *"_s21", 0 0, L_0x7fd3d00e8330;  1 drivers
v0x7fd3d009c090_0 .net *"_s22", 0 0, L_0x7fd3d00e83d0;  1 drivers
v0x7fd3d009c140_0 .net *"_s28", 0 0, L_0x7fd3d00e86d0;  1 drivers
v0x7fd3d009c1f0_0 .net *"_s3", 0 0, L_0x7fd3d00e7d80;  1 drivers
v0x7fd3d009c2a0_0 .net *"_s30", 0 0, L_0x7fd3d00e87f0;  1 drivers
v0x7fd3d009c3b0_0 .net *"_s31", 0 0, L_0x7fd3d00e8960;  1 drivers
v0x7fd3d009c460_0 .net *"_s5", 0 0, L_0x7fd3d00e7e20;  1 drivers
v0x7fd3d009c510_0 .net *"_s6", 0 0, L_0x7fd3d00e7ec0;  1 drivers
v0x7fd3d009c5c0_0 .net "a", 3 0, L_0x7fd3d00e8af0;  1 drivers
v0x7fd3d009c670_0 .net "b", 3 0, L_0x7fd3d00e8bd0;  1 drivers
v0x7fd3d009c720_0 .net "out", 3 0, L_0x7fd3d00e84e0;  1 drivers
L_0x7fd3d00e7d80 .part L_0x7fd3d00e8af0, 3, 1;
L_0x7fd3d00e7e20 .part L_0x7fd3d00e8bd0, 3, 1;
L_0x7fd3d00e7fb0 .part L_0x7fd3d00e8af0, 2, 1;
L_0x7fd3d00e8090 .part L_0x7fd3d00e8bd0, 2, 1;
L_0x7fd3d00e8260 .part L_0x7fd3d00e8af0, 1, 1;
L_0x7fd3d00e8330 .part L_0x7fd3d00e8bd0, 1, 1;
L_0x7fd3d00e84e0 .concat8 [ 1 1 1 1], L_0x7fd3d00e8960, L_0x7fd3d00e83d0, L_0x7fd3d00e8170, L_0x7fd3d00e7ec0;
L_0x7fd3d00e86d0 .part L_0x7fd3d00e8af0, 0, 1;
L_0x7fd3d00e87f0 .part L_0x7fd3d00e8bd0, 0, 1;
S_0x7fd3d009ca40 .scope module, "t2" "bit8_and" 4 52, 2 76 0, S_0x7fd3d009a910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d009e6f0_0 .net "a", 7 0, L_0x7fd3d00eac40;  1 drivers
v0x7fd3d009e780_0 .net "b", 7 0, L_0x7fd3d00eace0;  1 drivers
v0x7fd3d009e810_0 .net "out", 7 0, L_0x7fd3d00ea840;  1 drivers
L_0x7fd3d00e9a40 .part L_0x7fd3d00eac40, 4, 4;
L_0x7fd3d00e9ae0 .part L_0x7fd3d00eace0, 4, 4;
L_0x7fd3d00ea840 .concat8 [ 4 4 0 0], L_0x7fd3d00ea350, L_0x7fd3d00e9550;
L_0x7fd3d00ea960 .part L_0x7fd3d00eac40, 0, 4;
L_0x7fd3d00eaa40 .part L_0x7fd3d00eace0, 0, 4;
S_0x7fd3d009cc50 .scope module, "t1" "bit4_and" 2 80, 2 63 0, S_0x7fd3d009ca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00e8f30 .functor AND 1, L_0x7fd3d00e8df0, L_0x7fd3d00e8e90, C4<1>, C4<1>;
L_0x7fd3d00e91e0 .functor AND 1, L_0x7fd3d00e9020, L_0x7fd3d00e9100, C4<1>, C4<1>;
L_0x7fd3d00e9440 .functor AND 1, L_0x7fd3d00e92d0, L_0x7fd3d00e93a0, C4<1>, C4<1>;
L_0x7fd3d00e99d0 .functor AND 1, L_0x7fd3d00e9740, L_0x7fd3d00e9860, C4<1>, C4<1>;
v0x7fd3d009ce70_0 .net *"_s11", 0 0, L_0x7fd3d00e9020;  1 drivers
v0x7fd3d009cf30_0 .net *"_s13", 0 0, L_0x7fd3d00e9100;  1 drivers
v0x7fd3d009cfe0_0 .net *"_s14", 0 0, L_0x7fd3d00e91e0;  1 drivers
v0x7fd3d009d0a0_0 .net *"_s19", 0 0, L_0x7fd3d00e92d0;  1 drivers
v0x7fd3d009d150_0 .net *"_s21", 0 0, L_0x7fd3d00e93a0;  1 drivers
v0x7fd3d009d240_0 .net *"_s22", 0 0, L_0x7fd3d00e9440;  1 drivers
v0x7fd3d009d2f0_0 .net *"_s28", 0 0, L_0x7fd3d00e9740;  1 drivers
v0x7fd3d009d3a0_0 .net *"_s3", 0 0, L_0x7fd3d00e8df0;  1 drivers
v0x7fd3d009d450_0 .net *"_s30", 0 0, L_0x7fd3d00e9860;  1 drivers
v0x7fd3d009d560_0 .net *"_s31", 0 0, L_0x7fd3d00e99d0;  1 drivers
v0x7fd3d009d610_0 .net *"_s5", 0 0, L_0x7fd3d00e8e90;  1 drivers
v0x7fd3d009d6c0_0 .net *"_s6", 0 0, L_0x7fd3d00e8f30;  1 drivers
v0x7fd3d009d770_0 .net "a", 3 0, L_0x7fd3d00e9a40;  1 drivers
v0x7fd3d009d820_0 .net "b", 3 0, L_0x7fd3d00e9ae0;  1 drivers
v0x7fd3d009d8d0_0 .net "out", 3 0, L_0x7fd3d00e9550;  1 drivers
L_0x7fd3d00e8df0 .part L_0x7fd3d00e9a40, 3, 1;
L_0x7fd3d00e8e90 .part L_0x7fd3d00e9ae0, 3, 1;
L_0x7fd3d00e9020 .part L_0x7fd3d00e9a40, 2, 1;
L_0x7fd3d00e9100 .part L_0x7fd3d00e9ae0, 2, 1;
L_0x7fd3d00e92d0 .part L_0x7fd3d00e9a40, 1, 1;
L_0x7fd3d00e93a0 .part L_0x7fd3d00e9ae0, 1, 1;
L_0x7fd3d00e9550 .concat8 [ 1 1 1 1], L_0x7fd3d00e99d0, L_0x7fd3d00e9440, L_0x7fd3d00e91e0, L_0x7fd3d00e8f30;
L_0x7fd3d00e9740 .part L_0x7fd3d00e9a40, 0, 1;
L_0x7fd3d00e9860 .part L_0x7fd3d00e9ae0, 0, 1;
S_0x7fd3d009d9d0 .scope module, "t2" "bit4_and" 2 81, 2 63 0, S_0x7fd3d009ca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00e9ce0 .functor AND 1, L_0x7fd3d00e9b80, L_0x7fd3d00e9c20, C4<1>, C4<1>;
L_0x7fd3d00e9fd0 .functor AND 1, L_0x7fd3d00e9e10, L_0x7fd3d00e9ef0, C4<1>, C4<1>;
L_0x7fd3d00ea220 .functor AND 1, L_0x7fd3d00ea0e0, L_0x7fd3d00ea180, C4<1>, C4<1>;
L_0x7fd3d00ea7d0 .functor AND 1, L_0x7fd3d00ea540, L_0x7fd3d00ea660, C4<1>, C4<1>;
v0x7fd3d009dbd0_0 .net *"_s11", 0 0, L_0x7fd3d00e9e10;  1 drivers
v0x7fd3d009dc60_0 .net *"_s13", 0 0, L_0x7fd3d00e9ef0;  1 drivers
v0x7fd3d009dd00_0 .net *"_s14", 0 0, L_0x7fd3d00e9fd0;  1 drivers
v0x7fd3d009ddc0_0 .net *"_s19", 0 0, L_0x7fd3d00ea0e0;  1 drivers
v0x7fd3d009de70_0 .net *"_s21", 0 0, L_0x7fd3d00ea180;  1 drivers
v0x7fd3d009df60_0 .net *"_s22", 0 0, L_0x7fd3d00ea220;  1 drivers
v0x7fd3d009e010_0 .net *"_s28", 0 0, L_0x7fd3d00ea540;  1 drivers
v0x7fd3d009e0c0_0 .net *"_s3", 0 0, L_0x7fd3d00e9b80;  1 drivers
v0x7fd3d009e170_0 .net *"_s30", 0 0, L_0x7fd3d00ea660;  1 drivers
v0x7fd3d009e280_0 .net *"_s31", 0 0, L_0x7fd3d00ea7d0;  1 drivers
v0x7fd3d009e330_0 .net *"_s5", 0 0, L_0x7fd3d00e9c20;  1 drivers
v0x7fd3d009e3e0_0 .net *"_s6", 0 0, L_0x7fd3d00e9ce0;  1 drivers
v0x7fd3d009e490_0 .net "a", 3 0, L_0x7fd3d00ea960;  1 drivers
v0x7fd3d009e540_0 .net "b", 3 0, L_0x7fd3d00eaa40;  1 drivers
v0x7fd3d009e5f0_0 .net "out", 3 0, L_0x7fd3d00ea350;  1 drivers
L_0x7fd3d00e9b80 .part L_0x7fd3d00ea960, 3, 1;
L_0x7fd3d00e9c20 .part L_0x7fd3d00eaa40, 3, 1;
L_0x7fd3d00e9e10 .part L_0x7fd3d00ea960, 2, 1;
L_0x7fd3d00e9ef0 .part L_0x7fd3d00eaa40, 2, 1;
L_0x7fd3d00ea0e0 .part L_0x7fd3d00ea960, 1, 1;
L_0x7fd3d00ea180 .part L_0x7fd3d00eaa40, 1, 1;
L_0x7fd3d00ea350 .concat8 [ 1 1 1 1], L_0x7fd3d00ea7d0, L_0x7fd3d00ea220, L_0x7fd3d00e9fd0, L_0x7fd3d00e9ce0;
L_0x7fd3d00ea540 .part L_0x7fd3d00ea960, 0, 1;
L_0x7fd3d00ea660 .part L_0x7fd3d00eaa40, 0, 1;
S_0x7fd3d009eb50 .scope module, "t2" "bit16_not" 4 104, 4 60 0, S_0x7fd3d009a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
v0x7fd3d00a1a20_0 .net "a", 15 0, L_0x7fd3d00eab20;  alias, 1 drivers
v0x7fd3d00a1ae0_0 .net "out", 15 0, L_0x7fd3d00ed3b0;  alias, 1 drivers
L_0x7fd3d00ec010 .part L_0x7fd3d00eab20, 8, 8;
L_0x7fd3d00ed3b0 .concat8 [ 8 8 0 0], L_0x7fd3d00ed1b0, L_0x7fd3d00ebe10;
L_0x7fd3d00ed510 .part L_0x7fd3d00eab20, 0, 8;
S_0x7fd3d009ed40 .scope module, "t1" "bit8_not" 4 64, 2 103 0, S_0x7fd3d009eb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00a0260_0 .net "a", 7 0, L_0x7fd3d00ec010;  1 drivers
v0x7fd3d00a02f0_0 .net "out", 7 0, L_0x7fd3d00ebe10;  1 drivers
L_0x7fd3d00eb570 .part L_0x7fd3d00ec010, 4, 4;
L_0x7fd3d00ebe10 .concat8 [ 4 4 0 0], L_0x7fd3d00eba40, L_0x7fd3d00eb1e0;
L_0x7fd3d00ebf30 .part L_0x7fd3d00ec010, 0, 4;
S_0x7fd3d009ef20 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d009ed40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00eae50 .functor NOT 1, L_0x7fd3d00eadb0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00eafe0 .functor NOT 1, L_0x7fd3d00eaf00, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00eb130 .functor NOT 1, L_0x7fd3d00eb090, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00eb4c0 .functor NOT 1, L_0x7fd3d00eb370, C4<0>, C4<0>, C4<0>;
v0x7fd3d009f120_0 .net *"_s10", 0 0, L_0x7fd3d00eafe0;  1 drivers
v0x7fd3d009f1e0_0 .net *"_s15", 0 0, L_0x7fd3d00eb090;  1 drivers
v0x7fd3d009f290_0 .net *"_s16", 0 0, L_0x7fd3d00eb130;  1 drivers
v0x7fd3d009f350_0 .net *"_s22", 0 0, L_0x7fd3d00eb370;  1 drivers
v0x7fd3d009f400_0 .net *"_s23", 0 0, L_0x7fd3d00eb4c0;  1 drivers
v0x7fd3d009f4f0_0 .net *"_s3", 0 0, L_0x7fd3d00eadb0;  1 drivers
v0x7fd3d009f5a0_0 .net *"_s4", 0 0, L_0x7fd3d00eae50;  1 drivers
v0x7fd3d009f650_0 .net *"_s9", 0 0, L_0x7fd3d00eaf00;  1 drivers
v0x7fd3d009f700_0 .net "a", 3 0, L_0x7fd3d00eb570;  1 drivers
v0x7fd3d009f810_0 .net "out", 3 0, L_0x7fd3d00eb1e0;  1 drivers
L_0x7fd3d00eadb0 .part L_0x7fd3d00eb570, 3, 1;
L_0x7fd3d00eaf00 .part L_0x7fd3d00eb570, 2, 1;
L_0x7fd3d00eb090 .part L_0x7fd3d00eb570, 1, 1;
L_0x7fd3d00eb1e0 .concat8 [ 1 1 1 1], L_0x7fd3d00eb4c0, L_0x7fd3d00eb130, L_0x7fd3d00eafe0, L_0x7fd3d00eae50;
L_0x7fd3d00eb370 .part L_0x7fd3d00eb570, 0, 1;
S_0x7fd3d009f8f0 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d009ed40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00eb6b0 .functor NOT 1, L_0x7fd3d00eb610, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00eb840 .functor NOT 1, L_0x7fd3d00eb760, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00eb990 .functor NOT 1, L_0x7fd3d00eb8f0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ebd60 .functor NOT 1, L_0x7fd3d00ebc10, C4<0>, C4<0>, C4<0>;
v0x7fd3d009faa0_0 .net *"_s10", 0 0, L_0x7fd3d00eb840;  1 drivers
v0x7fd3d009fb50_0 .net *"_s15", 0 0, L_0x7fd3d00eb8f0;  1 drivers
v0x7fd3d009fc00_0 .net *"_s16", 0 0, L_0x7fd3d00eb990;  1 drivers
v0x7fd3d009fcc0_0 .net *"_s22", 0 0, L_0x7fd3d00ebc10;  1 drivers
v0x7fd3d009fd70_0 .net *"_s23", 0 0, L_0x7fd3d00ebd60;  1 drivers
v0x7fd3d009fe60_0 .net *"_s3", 0 0, L_0x7fd3d00eb610;  1 drivers
v0x7fd3d009ff10_0 .net *"_s4", 0 0, L_0x7fd3d00eb6b0;  1 drivers
v0x7fd3d009ffc0_0 .net *"_s9", 0 0, L_0x7fd3d00eb760;  1 drivers
v0x7fd3d00a0070_0 .net "a", 3 0, L_0x7fd3d00ebf30;  1 drivers
v0x7fd3d00a0180_0 .net "out", 3 0, L_0x7fd3d00eba40;  1 drivers
L_0x7fd3d00eb610 .part L_0x7fd3d00ebf30, 3, 1;
L_0x7fd3d00eb760 .part L_0x7fd3d00ebf30, 2, 1;
L_0x7fd3d00eb8f0 .part L_0x7fd3d00ebf30, 1, 1;
L_0x7fd3d00eba40 .concat8 [ 1 1 1 1], L_0x7fd3d00ebd60, L_0x7fd3d00eb990, L_0x7fd3d00eb840, L_0x7fd3d00eb6b0;
L_0x7fd3d00ebc10 .part L_0x7fd3d00ebf30, 0, 1;
S_0x7fd3d00a03b0 .scope module, "t2" "bit8_not" 4 65, 2 103 0, S_0x7fd3d009eb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00a18d0_0 .net "a", 7 0, L_0x7fd3d00ed510;  1 drivers
v0x7fd3d00a1960_0 .net "out", 7 0, L_0x7fd3d00ed1b0;  1 drivers
L_0x7fd3d00ec8f0 .part L_0x7fd3d00ed510, 4, 4;
L_0x7fd3d00ed1b0 .concat8 [ 4 4 0 0], L_0x7fd3d00ecde0, L_0x7fd3d00ec520;
L_0x7fd3d00ed2d0 .part L_0x7fd3d00ed510, 0, 4;
S_0x7fd3d00a0590 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00a03b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00ec1d0 .functor NOT 1, L_0x7fd3d00ec130, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ec320 .functor NOT 1, L_0x7fd3d00ec240, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ec470 .functor NOT 1, L_0x7fd3d00ec3d0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ec840 .functor NOT 1, L_0x7fd3d00ec6f0, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a0790_0 .net *"_s10", 0 0, L_0x7fd3d00ec320;  1 drivers
v0x7fd3d00a0850_0 .net *"_s15", 0 0, L_0x7fd3d00ec3d0;  1 drivers
v0x7fd3d00a0900_0 .net *"_s16", 0 0, L_0x7fd3d00ec470;  1 drivers
v0x7fd3d00a09c0_0 .net *"_s22", 0 0, L_0x7fd3d00ec6f0;  1 drivers
v0x7fd3d00a0a70_0 .net *"_s23", 0 0, L_0x7fd3d00ec840;  1 drivers
v0x7fd3d00a0b60_0 .net *"_s3", 0 0, L_0x7fd3d00ec130;  1 drivers
v0x7fd3d00a0c10_0 .net *"_s4", 0 0, L_0x7fd3d00ec1d0;  1 drivers
v0x7fd3d00a0cc0_0 .net *"_s9", 0 0, L_0x7fd3d00ec240;  1 drivers
v0x7fd3d00a0d70_0 .net "a", 3 0, L_0x7fd3d00ec8f0;  1 drivers
v0x7fd3d00a0e80_0 .net "out", 3 0, L_0x7fd3d00ec520;  1 drivers
L_0x7fd3d00ec130 .part L_0x7fd3d00ec8f0, 3, 1;
L_0x7fd3d00ec240 .part L_0x7fd3d00ec8f0, 2, 1;
L_0x7fd3d00ec3d0 .part L_0x7fd3d00ec8f0, 1, 1;
L_0x7fd3d00ec520 .concat8 [ 1 1 1 1], L_0x7fd3d00ec840, L_0x7fd3d00ec470, L_0x7fd3d00ec320, L_0x7fd3d00ec1d0;
L_0x7fd3d00ec6f0 .part L_0x7fd3d00ec8f0, 0, 1;
S_0x7fd3d00a0f60 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00a03b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00eca30 .functor NOT 1, L_0x7fd3d00ec990, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ecbc0 .functor NOT 1, L_0x7fd3d00ecae0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ecd10 .functor NOT 1, L_0x7fd3d00ecc70, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00ed100 .functor NOT 1, L_0x7fd3d00ecfb0, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a1110_0 .net *"_s10", 0 0, L_0x7fd3d00ecbc0;  1 drivers
v0x7fd3d00a11c0_0 .net *"_s15", 0 0, L_0x7fd3d00ecc70;  1 drivers
v0x7fd3d00a1270_0 .net *"_s16", 0 0, L_0x7fd3d00ecd10;  1 drivers
v0x7fd3d00a1330_0 .net *"_s22", 0 0, L_0x7fd3d00ecfb0;  1 drivers
v0x7fd3d00a13e0_0 .net *"_s23", 0 0, L_0x7fd3d00ed100;  1 drivers
v0x7fd3d00a14d0_0 .net *"_s3", 0 0, L_0x7fd3d00ec990;  1 drivers
v0x7fd3d00a1580_0 .net *"_s4", 0 0, L_0x7fd3d00eca30;  1 drivers
v0x7fd3d00a1630_0 .net *"_s9", 0 0, L_0x7fd3d00ecae0;  1 drivers
v0x7fd3d00a16e0_0 .net "a", 3 0, L_0x7fd3d00ed2d0;  1 drivers
v0x7fd3d00a17f0_0 .net "out", 3 0, L_0x7fd3d00ecde0;  1 drivers
L_0x7fd3d00ec990 .part L_0x7fd3d00ed2d0, 3, 1;
L_0x7fd3d00ecae0 .part L_0x7fd3d00ed2d0, 2, 1;
L_0x7fd3d00ecc70 .part L_0x7fd3d00ed2d0, 1, 1;
L_0x7fd3d00ecde0 .concat8 [ 1 1 1 1], L_0x7fd3d00ed100, L_0x7fd3d00ecd10, L_0x7fd3d00ecbc0, L_0x7fd3d00eca30;
L_0x7fd3d00ecfb0 .part L_0x7fd3d00ed2d0, 0, 1;
S_0x7fd3d00a1ec0 .scope module, "nor_test" "bit16_nor" 3 59, 4 85 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00a9460_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00a9500_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00a95a0_0 .net "connect", 15 0, L_0x7fd3d00f1170;  1 drivers
v0x7fd3d00a9690_0 .net "out", 15 0, L_0x7fd3d00f3a00;  1 drivers
S_0x7fd3d00a20c0 .scope module, "t1" "bit16_or" 4 90, 4 73 0, S_0x7fd3d00a1ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00a60c0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00a6270_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00a6400_0 .net "out", 15 0, L_0x7fd3d00f1170;  alias, 1 drivers
L_0x7fd3d00ef300 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00ef3a0 .part v0x7fd3d0098300_0, 8, 8;
L_0x7fd3d00f1170 .concat8 [ 8 8 0 0], L_0x7fd3d00f0e90, L_0x7fd3d00ef020;
L_0x7fd3d00f1290 .part v0x7fd3d0021da0_0, 0, 8;
L_0x7fd3d00f1330 .part v0x7fd3d0098300_0, 0, 8;
S_0x7fd3d00a22f0 .scope module, "t1" "bit8_or" 4 77, 2 129 0, S_0x7fd3d00a20c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00a3fd0_0 .net "a", 7 0, L_0x7fd3d00ef300;  1 drivers
v0x7fd3d00a4060_0 .net "b", 7 0, L_0x7fd3d00ef3a0;  1 drivers
v0x7fd3d00a40f0_0 .net "out", 7 0, L_0x7fd3d00ef020;  1 drivers
L_0x7fd3d00ee220 .part L_0x7fd3d00ef300, 4, 4;
L_0x7fd3d00ee2c0 .part L_0x7fd3d00ef3a0, 4, 4;
L_0x7fd3d00ef020 .concat8 [ 4 4 0 0], L_0x7fd3d00eeb30, L_0x7fd3d00edd30;
L_0x7fd3d00ef140 .part L_0x7fd3d00ef300, 0, 4;
L_0x7fd3d00ef220 .part L_0x7fd3d00ef3a0, 0, 4;
S_0x7fd3d00a2520 .scope module, "t1" "bit4_or" 2 133, 2 116 0, S_0x7fd3d00a22f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00ed6f0 .functor OR 1, L_0x7fd3d00ed5b0, L_0x7fd3d00ed650, C4<0>, C4<0>;
L_0x7fd3d00ed9a0 .functor OR 1, L_0x7fd3d00ed7e0, L_0x7fd3d00ed8c0, C4<0>, C4<0>;
L_0x7fd3d00edc20 .functor OR 1, L_0x7fd3d00edab0, L_0x7fd3d00edb80, C4<0>, C4<0>;
L_0x7fd3d00ee1b0 .functor OR 1, L_0x7fd3d00edf20, L_0x7fd3d00ee040, C4<0>, C4<0>;
v0x7fd3d00a2750_0 .net *"_s11", 0 0, L_0x7fd3d00ed7e0;  1 drivers
v0x7fd3d00a2810_0 .net *"_s13", 0 0, L_0x7fd3d00ed8c0;  1 drivers
v0x7fd3d00a28c0_0 .net *"_s14", 0 0, L_0x7fd3d00ed9a0;  1 drivers
v0x7fd3d00a2980_0 .net *"_s19", 0 0, L_0x7fd3d00edab0;  1 drivers
v0x7fd3d00a2a30_0 .net *"_s21", 0 0, L_0x7fd3d00edb80;  1 drivers
v0x7fd3d00a2b20_0 .net *"_s22", 0 0, L_0x7fd3d00edc20;  1 drivers
v0x7fd3d00a2bd0_0 .net *"_s28", 0 0, L_0x7fd3d00edf20;  1 drivers
v0x7fd3d00a2c80_0 .net *"_s3", 0 0, L_0x7fd3d00ed5b0;  1 drivers
v0x7fd3d00a2d30_0 .net *"_s30", 0 0, L_0x7fd3d00ee040;  1 drivers
v0x7fd3d00a2e40_0 .net *"_s31", 0 0, L_0x7fd3d00ee1b0;  1 drivers
v0x7fd3d00a2ef0_0 .net *"_s5", 0 0, L_0x7fd3d00ed650;  1 drivers
v0x7fd3d00a2fa0_0 .net *"_s6", 0 0, L_0x7fd3d00ed6f0;  1 drivers
v0x7fd3d00a3050_0 .net "a", 3 0, L_0x7fd3d00ee220;  1 drivers
v0x7fd3d00a3100_0 .net "b", 3 0, L_0x7fd3d00ee2c0;  1 drivers
v0x7fd3d00a31b0_0 .net "out", 3 0, L_0x7fd3d00edd30;  1 drivers
L_0x7fd3d00ed5b0 .part L_0x7fd3d00ee220, 3, 1;
L_0x7fd3d00ed650 .part L_0x7fd3d00ee2c0, 3, 1;
L_0x7fd3d00ed7e0 .part L_0x7fd3d00ee220, 2, 1;
L_0x7fd3d00ed8c0 .part L_0x7fd3d00ee2c0, 2, 1;
L_0x7fd3d00edab0 .part L_0x7fd3d00ee220, 1, 1;
L_0x7fd3d00edb80 .part L_0x7fd3d00ee2c0, 1, 1;
L_0x7fd3d00edd30 .concat8 [ 1 1 1 1], L_0x7fd3d00ee1b0, L_0x7fd3d00edc20, L_0x7fd3d00ed9a0, L_0x7fd3d00ed6f0;
L_0x7fd3d00edf20 .part L_0x7fd3d00ee220, 0, 1;
L_0x7fd3d00ee040 .part L_0x7fd3d00ee2c0, 0, 1;
S_0x7fd3d00a32b0 .scope module, "t2" "bit4_or" 2 134, 2 116 0, S_0x7fd3d00a22f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00ee4c0 .functor OR 1, L_0x7fd3d00ee360, L_0x7fd3d00ee400, C4<0>, C4<0>;
L_0x7fd3d00ee7b0 .functor OR 1, L_0x7fd3d00ee5f0, L_0x7fd3d00ee6d0, C4<0>, C4<0>;
L_0x7fd3d00eea00 .functor OR 1, L_0x7fd3d00ee8c0, L_0x7fd3d00ee960, C4<0>, C4<0>;
L_0x7fd3d00eefb0 .functor OR 1, L_0x7fd3d00eed20, L_0x7fd3d00eee40, C4<0>, C4<0>;
v0x7fd3d00a34b0_0 .net *"_s11", 0 0, L_0x7fd3d00ee5f0;  1 drivers
v0x7fd3d00a3540_0 .net *"_s13", 0 0, L_0x7fd3d00ee6d0;  1 drivers
v0x7fd3d00a35e0_0 .net *"_s14", 0 0, L_0x7fd3d00ee7b0;  1 drivers
v0x7fd3d00a36a0_0 .net *"_s19", 0 0, L_0x7fd3d00ee8c0;  1 drivers
v0x7fd3d00a3750_0 .net *"_s21", 0 0, L_0x7fd3d00ee960;  1 drivers
v0x7fd3d00a3840_0 .net *"_s22", 0 0, L_0x7fd3d00eea00;  1 drivers
v0x7fd3d00a38f0_0 .net *"_s28", 0 0, L_0x7fd3d00eed20;  1 drivers
v0x7fd3d00a39a0_0 .net *"_s3", 0 0, L_0x7fd3d00ee360;  1 drivers
v0x7fd3d00a3a50_0 .net *"_s30", 0 0, L_0x7fd3d00eee40;  1 drivers
v0x7fd3d00a3b60_0 .net *"_s31", 0 0, L_0x7fd3d00eefb0;  1 drivers
v0x7fd3d00a3c10_0 .net *"_s5", 0 0, L_0x7fd3d00ee400;  1 drivers
v0x7fd3d00a3cc0_0 .net *"_s6", 0 0, L_0x7fd3d00ee4c0;  1 drivers
v0x7fd3d00a3d70_0 .net "a", 3 0, L_0x7fd3d00ef140;  1 drivers
v0x7fd3d00a3e20_0 .net "b", 3 0, L_0x7fd3d00ef220;  1 drivers
v0x7fd3d00a3ed0_0 .net "out", 3 0, L_0x7fd3d00eeb30;  1 drivers
L_0x7fd3d00ee360 .part L_0x7fd3d00ef140, 3, 1;
L_0x7fd3d00ee400 .part L_0x7fd3d00ef220, 3, 1;
L_0x7fd3d00ee5f0 .part L_0x7fd3d00ef140, 2, 1;
L_0x7fd3d00ee6d0 .part L_0x7fd3d00ef220, 2, 1;
L_0x7fd3d00ee8c0 .part L_0x7fd3d00ef140, 1, 1;
L_0x7fd3d00ee960 .part L_0x7fd3d00ef220, 1, 1;
L_0x7fd3d00eeb30 .concat8 [ 1 1 1 1], L_0x7fd3d00eefb0, L_0x7fd3d00eea00, L_0x7fd3d00ee7b0, L_0x7fd3d00ee4c0;
L_0x7fd3d00eed20 .part L_0x7fd3d00ef140, 0, 1;
L_0x7fd3d00eee40 .part L_0x7fd3d00ef220, 0, 1;
S_0x7fd3d00a41f0 .scope module, "t2" "bit8_or" 4 78, 2 129 0, S_0x7fd3d00a20c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00a5ea0_0 .net "a", 7 0, L_0x7fd3d00f1290;  1 drivers
v0x7fd3d00a5f30_0 .net "b", 7 0, L_0x7fd3d00f1330;  1 drivers
v0x7fd3d00a5fc0_0 .net "out", 7 0, L_0x7fd3d00f0e90;  1 drivers
L_0x7fd3d00f0090 .part L_0x7fd3d00f1290, 4, 4;
L_0x7fd3d00f0130 .part L_0x7fd3d00f1330, 4, 4;
L_0x7fd3d00f0e90 .concat8 [ 4 4 0 0], L_0x7fd3d00f09a0, L_0x7fd3d00efba0;
L_0x7fd3d00f0fb0 .part L_0x7fd3d00f1290, 0, 4;
L_0x7fd3d00f1090 .part L_0x7fd3d00f1330, 0, 4;
S_0x7fd3d00a4400 .scope module, "t1" "bit4_or" 2 133, 2 116 0, S_0x7fd3d00a41f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00ef580 .functor OR 1, L_0x7fd3d00ef440, L_0x7fd3d00ef4e0, C4<0>, C4<0>;
L_0x7fd3d00ef830 .functor OR 1, L_0x7fd3d00ef670, L_0x7fd3d00ef750, C4<0>, C4<0>;
L_0x7fd3d00efa90 .functor OR 1, L_0x7fd3d00ef920, L_0x7fd3d00ef9f0, C4<0>, C4<0>;
L_0x7fd3d00f0020 .functor OR 1, L_0x7fd3d00efd90, L_0x7fd3d00efeb0, C4<0>, C4<0>;
v0x7fd3d00a4620_0 .net *"_s11", 0 0, L_0x7fd3d00ef670;  1 drivers
v0x7fd3d00a46e0_0 .net *"_s13", 0 0, L_0x7fd3d00ef750;  1 drivers
v0x7fd3d00a4790_0 .net *"_s14", 0 0, L_0x7fd3d00ef830;  1 drivers
v0x7fd3d00a4850_0 .net *"_s19", 0 0, L_0x7fd3d00ef920;  1 drivers
v0x7fd3d00a4900_0 .net *"_s21", 0 0, L_0x7fd3d00ef9f0;  1 drivers
v0x7fd3d00a49f0_0 .net *"_s22", 0 0, L_0x7fd3d00efa90;  1 drivers
v0x7fd3d00a4aa0_0 .net *"_s28", 0 0, L_0x7fd3d00efd90;  1 drivers
v0x7fd3d00a4b50_0 .net *"_s3", 0 0, L_0x7fd3d00ef440;  1 drivers
v0x7fd3d00a4c00_0 .net *"_s30", 0 0, L_0x7fd3d00efeb0;  1 drivers
v0x7fd3d00a4d10_0 .net *"_s31", 0 0, L_0x7fd3d00f0020;  1 drivers
v0x7fd3d00a4dc0_0 .net *"_s5", 0 0, L_0x7fd3d00ef4e0;  1 drivers
v0x7fd3d00a4e70_0 .net *"_s6", 0 0, L_0x7fd3d00ef580;  1 drivers
v0x7fd3d00a4f20_0 .net "a", 3 0, L_0x7fd3d00f0090;  1 drivers
v0x7fd3d00a4fd0_0 .net "b", 3 0, L_0x7fd3d00f0130;  1 drivers
v0x7fd3d00a5080_0 .net "out", 3 0, L_0x7fd3d00efba0;  1 drivers
L_0x7fd3d00ef440 .part L_0x7fd3d00f0090, 3, 1;
L_0x7fd3d00ef4e0 .part L_0x7fd3d00f0130, 3, 1;
L_0x7fd3d00ef670 .part L_0x7fd3d00f0090, 2, 1;
L_0x7fd3d00ef750 .part L_0x7fd3d00f0130, 2, 1;
L_0x7fd3d00ef920 .part L_0x7fd3d00f0090, 1, 1;
L_0x7fd3d00ef9f0 .part L_0x7fd3d00f0130, 1, 1;
L_0x7fd3d00efba0 .concat8 [ 1 1 1 1], L_0x7fd3d00f0020, L_0x7fd3d00efa90, L_0x7fd3d00ef830, L_0x7fd3d00ef580;
L_0x7fd3d00efd90 .part L_0x7fd3d00f0090, 0, 1;
L_0x7fd3d00efeb0 .part L_0x7fd3d00f0130, 0, 1;
S_0x7fd3d00a5180 .scope module, "t2" "bit4_or" 2 134, 2 116 0, S_0x7fd3d00a41f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00f0330 .functor OR 1, L_0x7fd3d00f01d0, L_0x7fd3d00f0270, C4<0>, C4<0>;
L_0x7fd3d00f0620 .functor OR 1, L_0x7fd3d00f0460, L_0x7fd3d00f0540, C4<0>, C4<0>;
L_0x7fd3d00f0870 .functor OR 1, L_0x7fd3d00f0730, L_0x7fd3d00f07d0, C4<0>, C4<0>;
L_0x7fd3d00f0e20 .functor OR 1, L_0x7fd3d00f0b90, L_0x7fd3d00f0cb0, C4<0>, C4<0>;
v0x7fd3d00a5380_0 .net *"_s11", 0 0, L_0x7fd3d00f0460;  1 drivers
v0x7fd3d00a5410_0 .net *"_s13", 0 0, L_0x7fd3d00f0540;  1 drivers
v0x7fd3d00a54b0_0 .net *"_s14", 0 0, L_0x7fd3d00f0620;  1 drivers
v0x7fd3d00a5570_0 .net *"_s19", 0 0, L_0x7fd3d00f0730;  1 drivers
v0x7fd3d00a5620_0 .net *"_s21", 0 0, L_0x7fd3d00f07d0;  1 drivers
v0x7fd3d00a5710_0 .net *"_s22", 0 0, L_0x7fd3d00f0870;  1 drivers
v0x7fd3d00a57c0_0 .net *"_s28", 0 0, L_0x7fd3d00f0b90;  1 drivers
v0x7fd3d00a5870_0 .net *"_s3", 0 0, L_0x7fd3d00f01d0;  1 drivers
v0x7fd3d00a5920_0 .net *"_s30", 0 0, L_0x7fd3d00f0cb0;  1 drivers
v0x7fd3d00a5a30_0 .net *"_s31", 0 0, L_0x7fd3d00f0e20;  1 drivers
v0x7fd3d00a5ae0_0 .net *"_s5", 0 0, L_0x7fd3d00f0270;  1 drivers
v0x7fd3d00a5b90_0 .net *"_s6", 0 0, L_0x7fd3d00f0330;  1 drivers
v0x7fd3d00a5c40_0 .net "a", 3 0, L_0x7fd3d00f0fb0;  1 drivers
v0x7fd3d00a5cf0_0 .net "b", 3 0, L_0x7fd3d00f1090;  1 drivers
v0x7fd3d00a5da0_0 .net "out", 3 0, L_0x7fd3d00f09a0;  1 drivers
L_0x7fd3d00f01d0 .part L_0x7fd3d00f0fb0, 3, 1;
L_0x7fd3d00f0270 .part L_0x7fd3d00f1090, 3, 1;
L_0x7fd3d00f0460 .part L_0x7fd3d00f0fb0, 2, 1;
L_0x7fd3d00f0540 .part L_0x7fd3d00f1090, 2, 1;
L_0x7fd3d00f0730 .part L_0x7fd3d00f0fb0, 1, 1;
L_0x7fd3d00f07d0 .part L_0x7fd3d00f1090, 1, 1;
L_0x7fd3d00f09a0 .concat8 [ 1 1 1 1], L_0x7fd3d00f0e20, L_0x7fd3d00f0870, L_0x7fd3d00f0620, L_0x7fd3d00f0330;
L_0x7fd3d00f0b90 .part L_0x7fd3d00f0fb0, 0, 1;
L_0x7fd3d00f0cb0 .part L_0x7fd3d00f1090, 0, 1;
S_0x7fd3d00a6490 .scope module, "t2" "bit16_not" 4 91, 4 60 0, S_0x7fd3d00a1ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
v0x7fd3d00a92d0_0 .net "a", 15 0, L_0x7fd3d00f1170;  alias, 1 drivers
v0x7fd3d00a9390_0 .net "out", 15 0, L_0x7fd3d00f3a00;  alias, 1 drivers
L_0x7fd3d00f2660 .part L_0x7fd3d00f1170, 8, 8;
L_0x7fd3d00f3a00 .concat8 [ 8 8 0 0], L_0x7fd3d00f3800, L_0x7fd3d00f2460;
L_0x7fd3d00f3b60 .part L_0x7fd3d00f1170, 0, 8;
S_0x7fd3d00a65f0 .scope module, "t1" "bit8_not" 4 64, 2 103 0, S_0x7fd3d00a6490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00a7b10_0 .net "a", 7 0, L_0x7fd3d00f2660;  1 drivers
v0x7fd3d00a7ba0_0 .net "out", 7 0, L_0x7fd3d00f2460;  1 drivers
L_0x7fd3d00f1bc0 .part L_0x7fd3d00f2660, 4, 4;
L_0x7fd3d00f2460 .concat8 [ 4 4 0 0], L_0x7fd3d00f2090, L_0x7fd3d00f1830;
L_0x7fd3d00f2580 .part L_0x7fd3d00f2660, 0, 4;
S_0x7fd3d00a67d0 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00a65f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f14a0 .functor NOT 1, L_0x7fd3d00f1400, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f1630 .functor NOT 1, L_0x7fd3d00f1550, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f1780 .functor NOT 1, L_0x7fd3d00f16e0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f1b10 .functor NOT 1, L_0x7fd3d00f19c0, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a69d0_0 .net *"_s10", 0 0, L_0x7fd3d00f1630;  1 drivers
v0x7fd3d00a6a90_0 .net *"_s15", 0 0, L_0x7fd3d00f16e0;  1 drivers
v0x7fd3d00a6b40_0 .net *"_s16", 0 0, L_0x7fd3d00f1780;  1 drivers
v0x7fd3d00a6c00_0 .net *"_s22", 0 0, L_0x7fd3d00f19c0;  1 drivers
v0x7fd3d00a6cb0_0 .net *"_s23", 0 0, L_0x7fd3d00f1b10;  1 drivers
v0x7fd3d00a6da0_0 .net *"_s3", 0 0, L_0x7fd3d00f1400;  1 drivers
v0x7fd3d00a6e50_0 .net *"_s4", 0 0, L_0x7fd3d00f14a0;  1 drivers
v0x7fd3d00a6f00_0 .net *"_s9", 0 0, L_0x7fd3d00f1550;  1 drivers
v0x7fd3d00a6fb0_0 .net "a", 3 0, L_0x7fd3d00f1bc0;  1 drivers
v0x7fd3d00a70c0_0 .net "out", 3 0, L_0x7fd3d00f1830;  1 drivers
L_0x7fd3d00f1400 .part L_0x7fd3d00f1bc0, 3, 1;
L_0x7fd3d00f1550 .part L_0x7fd3d00f1bc0, 2, 1;
L_0x7fd3d00f16e0 .part L_0x7fd3d00f1bc0, 1, 1;
L_0x7fd3d00f1830 .concat8 [ 1 1 1 1], L_0x7fd3d00f1b10, L_0x7fd3d00f1780, L_0x7fd3d00f1630, L_0x7fd3d00f14a0;
L_0x7fd3d00f19c0 .part L_0x7fd3d00f1bc0, 0, 1;
S_0x7fd3d00a71a0 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00a65f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f1d00 .functor NOT 1, L_0x7fd3d00f1c60, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f1e90 .functor NOT 1, L_0x7fd3d00f1db0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f1fe0 .functor NOT 1, L_0x7fd3d00f1f40, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f23b0 .functor NOT 1, L_0x7fd3d00f2260, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a7350_0 .net *"_s10", 0 0, L_0x7fd3d00f1e90;  1 drivers
v0x7fd3d00a7400_0 .net *"_s15", 0 0, L_0x7fd3d00f1f40;  1 drivers
v0x7fd3d00a74b0_0 .net *"_s16", 0 0, L_0x7fd3d00f1fe0;  1 drivers
v0x7fd3d00a7570_0 .net *"_s22", 0 0, L_0x7fd3d00f2260;  1 drivers
v0x7fd3d00a7620_0 .net *"_s23", 0 0, L_0x7fd3d00f23b0;  1 drivers
v0x7fd3d00a7710_0 .net *"_s3", 0 0, L_0x7fd3d00f1c60;  1 drivers
v0x7fd3d00a77c0_0 .net *"_s4", 0 0, L_0x7fd3d00f1d00;  1 drivers
v0x7fd3d00a7870_0 .net *"_s9", 0 0, L_0x7fd3d00f1db0;  1 drivers
v0x7fd3d00a7920_0 .net "a", 3 0, L_0x7fd3d00f2580;  1 drivers
v0x7fd3d00a7a30_0 .net "out", 3 0, L_0x7fd3d00f2090;  1 drivers
L_0x7fd3d00f1c60 .part L_0x7fd3d00f2580, 3, 1;
L_0x7fd3d00f1db0 .part L_0x7fd3d00f2580, 2, 1;
L_0x7fd3d00f1f40 .part L_0x7fd3d00f2580, 1, 1;
L_0x7fd3d00f2090 .concat8 [ 1 1 1 1], L_0x7fd3d00f23b0, L_0x7fd3d00f1fe0, L_0x7fd3d00f1e90, L_0x7fd3d00f1d00;
L_0x7fd3d00f2260 .part L_0x7fd3d00f2580, 0, 1;
S_0x7fd3d00a7c60 .scope module, "t2" "bit8_not" 4 65, 2 103 0, S_0x7fd3d00a6490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00a9180_0 .net "a", 7 0, L_0x7fd3d00f3b60;  1 drivers
v0x7fd3d00a9210_0 .net "out", 7 0, L_0x7fd3d00f3800;  1 drivers
L_0x7fd3d00f2f40 .part L_0x7fd3d00f3b60, 4, 4;
L_0x7fd3d00f3800 .concat8 [ 4 4 0 0], L_0x7fd3d00f3430, L_0x7fd3d00f2b70;
L_0x7fd3d00f3920 .part L_0x7fd3d00f3b60, 0, 4;
S_0x7fd3d00a7e40 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00a7c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f2820 .functor NOT 1, L_0x7fd3d00f2780, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f2970 .functor NOT 1, L_0x7fd3d00f2890, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f2ac0 .functor NOT 1, L_0x7fd3d00f2a20, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f2e90 .functor NOT 1, L_0x7fd3d00f2d40, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a8040_0 .net *"_s10", 0 0, L_0x7fd3d00f2970;  1 drivers
v0x7fd3d00a8100_0 .net *"_s15", 0 0, L_0x7fd3d00f2a20;  1 drivers
v0x7fd3d00a81b0_0 .net *"_s16", 0 0, L_0x7fd3d00f2ac0;  1 drivers
v0x7fd3d00a8270_0 .net *"_s22", 0 0, L_0x7fd3d00f2d40;  1 drivers
v0x7fd3d00a8320_0 .net *"_s23", 0 0, L_0x7fd3d00f2e90;  1 drivers
v0x7fd3d00a8410_0 .net *"_s3", 0 0, L_0x7fd3d00f2780;  1 drivers
v0x7fd3d00a84c0_0 .net *"_s4", 0 0, L_0x7fd3d00f2820;  1 drivers
v0x7fd3d00a8570_0 .net *"_s9", 0 0, L_0x7fd3d00f2890;  1 drivers
v0x7fd3d00a8620_0 .net "a", 3 0, L_0x7fd3d00f2f40;  1 drivers
v0x7fd3d00a8730_0 .net "out", 3 0, L_0x7fd3d00f2b70;  1 drivers
L_0x7fd3d00f2780 .part L_0x7fd3d00f2f40, 3, 1;
L_0x7fd3d00f2890 .part L_0x7fd3d00f2f40, 2, 1;
L_0x7fd3d00f2a20 .part L_0x7fd3d00f2f40, 1, 1;
L_0x7fd3d00f2b70 .concat8 [ 1 1 1 1], L_0x7fd3d00f2e90, L_0x7fd3d00f2ac0, L_0x7fd3d00f2970, L_0x7fd3d00f2820;
L_0x7fd3d00f2d40 .part L_0x7fd3d00f2f40, 0, 1;
S_0x7fd3d00a8810 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00a7c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f3080 .functor NOT 1, L_0x7fd3d00f2fe0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f3210 .functor NOT 1, L_0x7fd3d00f3130, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f3360 .functor NOT 1, L_0x7fd3d00f32c0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f3750 .functor NOT 1, L_0x7fd3d00f3600, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a89c0_0 .net *"_s10", 0 0, L_0x7fd3d00f3210;  1 drivers
v0x7fd3d00a8a70_0 .net *"_s15", 0 0, L_0x7fd3d00f32c0;  1 drivers
v0x7fd3d00a8b20_0 .net *"_s16", 0 0, L_0x7fd3d00f3360;  1 drivers
v0x7fd3d00a8be0_0 .net *"_s22", 0 0, L_0x7fd3d00f3600;  1 drivers
v0x7fd3d00a8c90_0 .net *"_s23", 0 0, L_0x7fd3d00f3750;  1 drivers
v0x7fd3d00a8d80_0 .net *"_s3", 0 0, L_0x7fd3d00f2fe0;  1 drivers
v0x7fd3d00a8e30_0 .net *"_s4", 0 0, L_0x7fd3d00f3080;  1 drivers
v0x7fd3d00a8ee0_0 .net *"_s9", 0 0, L_0x7fd3d00f3130;  1 drivers
v0x7fd3d00a8f90_0 .net "a", 3 0, L_0x7fd3d00f3920;  1 drivers
v0x7fd3d00a90a0_0 .net "out", 3 0, L_0x7fd3d00f3430;  1 drivers
L_0x7fd3d00f2fe0 .part L_0x7fd3d00f3920, 3, 1;
L_0x7fd3d00f3130 .part L_0x7fd3d00f3920, 2, 1;
L_0x7fd3d00f32c0 .part L_0x7fd3d00f3920, 1, 1;
L_0x7fd3d00f3430 .concat8 [ 1 1 1 1], L_0x7fd3d00f3750, L_0x7fd3d00f3360, L_0x7fd3d00f3210, L_0x7fd3d00f3080;
L_0x7fd3d00f3600 .part L_0x7fd3d00f3920, 0, 1;
S_0x7fd3d00a9770 .scope module, "not_t1" "bit16_not" 3 53, 4 60 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
v0x7fd3d00ac640_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00ac6e0_0 .net "out", 15 0, L_0x7fd3d00e6e70;  1 drivers
L_0x7fd3d00e5c40 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00e6e70 .concat8 [ 8 8 0 0], L_0x7fd3d00e6c70, L_0x7fd3d00e5a40;
L_0x7fd3d00e6f90 .part v0x7fd3d0021da0_0, 0, 8;
S_0x7fd3d00a9960 .scope module, "t1" "bit8_not" 4 64, 2 103 0, S_0x7fd3d00a9770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00aae80_0 .net "a", 7 0, L_0x7fd3d00e5c40;  1 drivers
v0x7fd3d00aaf10_0 .net "out", 7 0, L_0x7fd3d00e5a40;  1 drivers
L_0x7fd3d00e5240 .part L_0x7fd3d00e5c40, 4, 4;
L_0x7fd3d00e5a40 .concat8 [ 4 4 0 0], L_0x7fd3d00e5710, L_0x7fd3d00e4f10;
L_0x7fd3d00e5b60 .part L_0x7fd3d00e5c40, 0, 4;
S_0x7fd3d00a9b60 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00a9960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00e4b80 .functor NOT 1, L_0x7fd3d00e4ae0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e4d10 .functor NOT 1, L_0x7fd3d00e4c30, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e4e60 .functor NOT 1, L_0x7fd3d00e4dc0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e5190 .functor NOT 1, L_0x7fd3d00e5070, C4<0>, C4<0>, C4<0>;
v0x7fd3d00a9d60_0 .net *"_s10", 0 0, L_0x7fd3d00e4d10;  1 drivers
v0x7fd3d00a9e20_0 .net *"_s15", 0 0, L_0x7fd3d00e4dc0;  1 drivers
v0x7fd3d00a9ec0_0 .net *"_s16", 0 0, L_0x7fd3d00e4e60;  1 drivers
v0x7fd3d00a9f70_0 .net *"_s22", 0 0, L_0x7fd3d00e5070;  1 drivers
v0x7fd3d00aa020_0 .net *"_s23", 0 0, L_0x7fd3d00e5190;  1 drivers
v0x7fd3d00aa110_0 .net *"_s3", 0 0, L_0x7fd3d00e4ae0;  1 drivers
v0x7fd3d00aa1c0_0 .net *"_s4", 0 0, L_0x7fd3d00e4b80;  1 drivers
v0x7fd3d00aa270_0 .net *"_s9", 0 0, L_0x7fd3d00e4c30;  1 drivers
v0x7fd3d00aa320_0 .net "a", 3 0, L_0x7fd3d00e5240;  1 drivers
v0x7fd3d00aa430_0 .net "out", 3 0, L_0x7fd3d00e4f10;  1 drivers
L_0x7fd3d00e4ae0 .part L_0x7fd3d00e5240, 3, 1;
L_0x7fd3d00e4c30 .part L_0x7fd3d00e5240, 2, 1;
L_0x7fd3d00e4dc0 .part L_0x7fd3d00e5240, 1, 1;
L_0x7fd3d00e4f10 .concat8 [ 1 1 1 1], L_0x7fd3d00e5190, L_0x7fd3d00e4e60, L_0x7fd3d00e4d10, L_0x7fd3d00e4b80;
L_0x7fd3d00e5070 .part L_0x7fd3d00e5240, 0, 1;
S_0x7fd3d00aa510 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00a9960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00e5380 .functor NOT 1, L_0x7fd3d00e52e0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e5510 .functor NOT 1, L_0x7fd3d00e5430, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e5660 .functor NOT 1, L_0x7fd3d00e55c0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e5990 .functor NOT 1, L_0x7fd3d00e5870, C4<0>, C4<0>, C4<0>;
v0x7fd3d00aa6c0_0 .net *"_s10", 0 0, L_0x7fd3d00e5510;  1 drivers
v0x7fd3d00aa770_0 .net *"_s15", 0 0, L_0x7fd3d00e55c0;  1 drivers
v0x7fd3d00aa820_0 .net *"_s16", 0 0, L_0x7fd3d00e5660;  1 drivers
v0x7fd3d00aa8e0_0 .net *"_s22", 0 0, L_0x7fd3d00e5870;  1 drivers
v0x7fd3d00aa990_0 .net *"_s23", 0 0, L_0x7fd3d00e5990;  1 drivers
v0x7fd3d00aaa80_0 .net *"_s3", 0 0, L_0x7fd3d00e52e0;  1 drivers
v0x7fd3d00aab30_0 .net *"_s4", 0 0, L_0x7fd3d00e5380;  1 drivers
v0x7fd3d00aabe0_0 .net *"_s9", 0 0, L_0x7fd3d00e5430;  1 drivers
v0x7fd3d00aac90_0 .net "a", 3 0, L_0x7fd3d00e5b60;  1 drivers
v0x7fd3d00aada0_0 .net "out", 3 0, L_0x7fd3d00e5710;  1 drivers
L_0x7fd3d00e52e0 .part L_0x7fd3d00e5b60, 3, 1;
L_0x7fd3d00e5430 .part L_0x7fd3d00e5b60, 2, 1;
L_0x7fd3d00e55c0 .part L_0x7fd3d00e5b60, 1, 1;
L_0x7fd3d00e5710 .concat8 [ 1 1 1 1], L_0x7fd3d00e5990, L_0x7fd3d00e5660, L_0x7fd3d00e5510, L_0x7fd3d00e5380;
L_0x7fd3d00e5870 .part L_0x7fd3d00e5b60, 0, 1;
S_0x7fd3d00aafd0 .scope module, "t2" "bit8_not" 4 65, 2 103 0, S_0x7fd3d00a9770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00ac4f0_0 .net "a", 7 0, L_0x7fd3d00e6f90;  1 drivers
v0x7fd3d00ac580_0 .net "out", 7 0, L_0x7fd3d00e6c70;  1 drivers
L_0x7fd3d00e6440 .part L_0x7fd3d00e6f90, 4, 4;
L_0x7fd3d00e6c70 .concat8 [ 4 4 0 0], L_0x7fd3d00e6910, L_0x7fd3d00e6110;
L_0x7fd3d00e6d90 .part L_0x7fd3d00e6f90, 0, 4;
S_0x7fd3d00ab1b0 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00aafd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00e5d80 .functor NOT 1, L_0x7fd3d00e5ce0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e5f10 .functor NOT 1, L_0x7fd3d00e5e30, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e6060 .functor NOT 1, L_0x7fd3d00e5fc0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e6390 .functor NOT 1, L_0x7fd3d00e6270, C4<0>, C4<0>, C4<0>;
v0x7fd3d00ab3b0_0 .net *"_s10", 0 0, L_0x7fd3d00e5f10;  1 drivers
v0x7fd3d00ab470_0 .net *"_s15", 0 0, L_0x7fd3d00e5fc0;  1 drivers
v0x7fd3d00ab520_0 .net *"_s16", 0 0, L_0x7fd3d00e6060;  1 drivers
v0x7fd3d00ab5e0_0 .net *"_s22", 0 0, L_0x7fd3d00e6270;  1 drivers
v0x7fd3d00ab690_0 .net *"_s23", 0 0, L_0x7fd3d00e6390;  1 drivers
v0x7fd3d00ab780_0 .net *"_s3", 0 0, L_0x7fd3d00e5ce0;  1 drivers
v0x7fd3d00ab830_0 .net *"_s4", 0 0, L_0x7fd3d00e5d80;  1 drivers
v0x7fd3d00ab8e0_0 .net *"_s9", 0 0, L_0x7fd3d00e5e30;  1 drivers
v0x7fd3d00ab990_0 .net "a", 3 0, L_0x7fd3d00e6440;  1 drivers
v0x7fd3d00abaa0_0 .net "out", 3 0, L_0x7fd3d00e6110;  1 drivers
L_0x7fd3d00e5ce0 .part L_0x7fd3d00e6440, 3, 1;
L_0x7fd3d00e5e30 .part L_0x7fd3d00e6440, 2, 1;
L_0x7fd3d00e5fc0 .part L_0x7fd3d00e6440, 1, 1;
L_0x7fd3d00e6110 .concat8 [ 1 1 1 1], L_0x7fd3d00e6390, L_0x7fd3d00e6060, L_0x7fd3d00e5f10, L_0x7fd3d00e5d80;
L_0x7fd3d00e6270 .part L_0x7fd3d00e6440, 0, 1;
S_0x7fd3d00abb80 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00aafd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00e6580 .functor NOT 1, L_0x7fd3d00e64e0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e6710 .functor NOT 1, L_0x7fd3d00e6630, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e6860 .functor NOT 1, L_0x7fd3d00e67c0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00e6bc0 .functor NOT 1, L_0x7fd3d00e6a70, C4<0>, C4<0>, C4<0>;
v0x7fd3d00abd30_0 .net *"_s10", 0 0, L_0x7fd3d00e6710;  1 drivers
v0x7fd3d00abde0_0 .net *"_s15", 0 0, L_0x7fd3d00e67c0;  1 drivers
v0x7fd3d00abe90_0 .net *"_s16", 0 0, L_0x7fd3d00e6860;  1 drivers
v0x7fd3d00abf50_0 .net *"_s22", 0 0, L_0x7fd3d00e6a70;  1 drivers
v0x7fd3d00ac000_0 .net *"_s23", 0 0, L_0x7fd3d00e6bc0;  1 drivers
v0x7fd3d00ac0f0_0 .net *"_s3", 0 0, L_0x7fd3d00e64e0;  1 drivers
v0x7fd3d00ac1a0_0 .net *"_s4", 0 0, L_0x7fd3d00e6580;  1 drivers
v0x7fd3d00ac250_0 .net *"_s9", 0 0, L_0x7fd3d00e6630;  1 drivers
v0x7fd3d00ac300_0 .net "a", 3 0, L_0x7fd3d00e6d90;  1 drivers
v0x7fd3d00ac410_0 .net "out", 3 0, L_0x7fd3d00e6910;  1 drivers
L_0x7fd3d00e64e0 .part L_0x7fd3d00e6d90, 3, 1;
L_0x7fd3d00e6630 .part L_0x7fd3d00e6d90, 2, 1;
L_0x7fd3d00e67c0 .part L_0x7fd3d00e6d90, 1, 1;
L_0x7fd3d00e6910 .concat8 [ 1 1 1 1], L_0x7fd3d00e6bc0, L_0x7fd3d00e6860, L_0x7fd3d00e6710, L_0x7fd3d00e6580;
L_0x7fd3d00e6a70 .part L_0x7fd3d00e6d90, 0, 1;
S_0x7fd3d00ac7c0 .scope module, "or_test" "bit16_or" 3 43, 4 73 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00b07a0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00b0850_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00b08f0_0 .net "out", 15 0, L_0x7fd3d00d7d30;  1 drivers
L_0x7fd3d00d5ec0 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00d5f60 .part v0x7fd3d0098300_0, 8, 8;
L_0x7fd3d00d7d30 .concat8 [ 8 8 0 0], L_0x7fd3d00d7a50, L_0x7fd3d00d5be0;
L_0x7fd3d00d7e50 .part v0x7fd3d0021da0_0, 0, 8;
L_0x7fd3d00d7ef0 .part v0x7fd3d0098300_0, 0, 8;
S_0x7fd3d00ac9e0 .scope module, "t1" "bit8_or" 4 77, 2 129 0, S_0x7fd3d00ac7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00ae6b0_0 .net "a", 7 0, L_0x7fd3d00d5ec0;  1 drivers
v0x7fd3d00ae740_0 .net "b", 7 0, L_0x7fd3d00d5f60;  1 drivers
v0x7fd3d00ae7d0_0 .net "out", 7 0, L_0x7fd3d00d5be0;  1 drivers
L_0x7fd3d00d4de0 .part L_0x7fd3d00d5ec0, 4, 4;
L_0x7fd3d00d4e80 .part L_0x7fd3d00d5f60, 4, 4;
L_0x7fd3d00d5be0 .concat8 [ 4 4 0 0], L_0x7fd3d00d56f0, L_0x7fd3d00d48f0;
L_0x7fd3d00d5d00 .part L_0x7fd3d00d5ec0, 0, 4;
L_0x7fd3d00d5de0 .part L_0x7fd3d00d5f60, 0, 4;
S_0x7fd3d00acc00 .scope module, "t1" "bit4_or" 2 133, 2 116 0, S_0x7fd3d00ac9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d42d0 .functor OR 1, L_0x7fd3d00d4190, L_0x7fd3d00d4230, C4<0>, C4<0>;
L_0x7fd3d00d4580 .functor OR 1, L_0x7fd3d00d43c0, L_0x7fd3d00d44a0, C4<0>, C4<0>;
L_0x7fd3d00d47e0 .functor OR 1, L_0x7fd3d00d4670, L_0x7fd3d00d4740, C4<0>, C4<0>;
L_0x7fd3d00d4d70 .functor OR 1, L_0x7fd3d00d4ae0, L_0x7fd3d00d4c00, C4<0>, C4<0>;
v0x7fd3d00ace30_0 .net *"_s11", 0 0, L_0x7fd3d00d43c0;  1 drivers
v0x7fd3d00acef0_0 .net *"_s13", 0 0, L_0x7fd3d00d44a0;  1 drivers
v0x7fd3d00acfa0_0 .net *"_s14", 0 0, L_0x7fd3d00d4580;  1 drivers
v0x7fd3d00ad060_0 .net *"_s19", 0 0, L_0x7fd3d00d4670;  1 drivers
v0x7fd3d00ad110_0 .net *"_s21", 0 0, L_0x7fd3d00d4740;  1 drivers
v0x7fd3d00ad200_0 .net *"_s22", 0 0, L_0x7fd3d00d47e0;  1 drivers
v0x7fd3d00ad2b0_0 .net *"_s28", 0 0, L_0x7fd3d00d4ae0;  1 drivers
v0x7fd3d00ad360_0 .net *"_s3", 0 0, L_0x7fd3d00d4190;  1 drivers
v0x7fd3d00ad410_0 .net *"_s30", 0 0, L_0x7fd3d00d4c00;  1 drivers
v0x7fd3d00ad520_0 .net *"_s31", 0 0, L_0x7fd3d00d4d70;  1 drivers
v0x7fd3d00ad5d0_0 .net *"_s5", 0 0, L_0x7fd3d00d4230;  1 drivers
v0x7fd3d00ad680_0 .net *"_s6", 0 0, L_0x7fd3d00d42d0;  1 drivers
v0x7fd3d00ad730_0 .net "a", 3 0, L_0x7fd3d00d4de0;  1 drivers
v0x7fd3d00ad7e0_0 .net "b", 3 0, L_0x7fd3d00d4e80;  1 drivers
v0x7fd3d00ad890_0 .net "out", 3 0, L_0x7fd3d00d48f0;  1 drivers
L_0x7fd3d00d4190 .part L_0x7fd3d00d4de0, 3, 1;
L_0x7fd3d00d4230 .part L_0x7fd3d00d4e80, 3, 1;
L_0x7fd3d00d43c0 .part L_0x7fd3d00d4de0, 2, 1;
L_0x7fd3d00d44a0 .part L_0x7fd3d00d4e80, 2, 1;
L_0x7fd3d00d4670 .part L_0x7fd3d00d4de0, 1, 1;
L_0x7fd3d00d4740 .part L_0x7fd3d00d4e80, 1, 1;
L_0x7fd3d00d48f0 .concat8 [ 1 1 1 1], L_0x7fd3d00d4d70, L_0x7fd3d00d47e0, L_0x7fd3d00d4580, L_0x7fd3d00d42d0;
L_0x7fd3d00d4ae0 .part L_0x7fd3d00d4de0, 0, 1;
L_0x7fd3d00d4c00 .part L_0x7fd3d00d4e80, 0, 1;
S_0x7fd3d00ad990 .scope module, "t2" "bit4_or" 2 134, 2 116 0, S_0x7fd3d00ac9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d5080 .functor OR 1, L_0x7fd3d00d4f20, L_0x7fd3d00d4fc0, C4<0>, C4<0>;
L_0x7fd3d00d5370 .functor OR 1, L_0x7fd3d00d51b0, L_0x7fd3d00d5290, C4<0>, C4<0>;
L_0x7fd3d00d55c0 .functor OR 1, L_0x7fd3d00d5480, L_0x7fd3d00d5520, C4<0>, C4<0>;
L_0x7fd3d00d5b70 .functor OR 1, L_0x7fd3d00d58e0, L_0x7fd3d00d5a00, C4<0>, C4<0>;
v0x7fd3d00adb90_0 .net *"_s11", 0 0, L_0x7fd3d00d51b0;  1 drivers
v0x7fd3d00adc20_0 .net *"_s13", 0 0, L_0x7fd3d00d5290;  1 drivers
v0x7fd3d00adcc0_0 .net *"_s14", 0 0, L_0x7fd3d00d5370;  1 drivers
v0x7fd3d00add80_0 .net *"_s19", 0 0, L_0x7fd3d00d5480;  1 drivers
v0x7fd3d00ade30_0 .net *"_s21", 0 0, L_0x7fd3d00d5520;  1 drivers
v0x7fd3d00adf20_0 .net *"_s22", 0 0, L_0x7fd3d00d55c0;  1 drivers
v0x7fd3d00adfd0_0 .net *"_s28", 0 0, L_0x7fd3d00d58e0;  1 drivers
v0x7fd3d00ae080_0 .net *"_s3", 0 0, L_0x7fd3d00d4f20;  1 drivers
v0x7fd3d00ae130_0 .net *"_s30", 0 0, L_0x7fd3d00d5a00;  1 drivers
v0x7fd3d00ae240_0 .net *"_s31", 0 0, L_0x7fd3d00d5b70;  1 drivers
v0x7fd3d00ae2f0_0 .net *"_s5", 0 0, L_0x7fd3d00d4fc0;  1 drivers
v0x7fd3d00ae3a0_0 .net *"_s6", 0 0, L_0x7fd3d00d5080;  1 drivers
v0x7fd3d00ae450_0 .net "a", 3 0, L_0x7fd3d00d5d00;  1 drivers
v0x7fd3d00ae500_0 .net "b", 3 0, L_0x7fd3d00d5de0;  1 drivers
v0x7fd3d00ae5b0_0 .net "out", 3 0, L_0x7fd3d00d56f0;  1 drivers
L_0x7fd3d00d4f20 .part L_0x7fd3d00d5d00, 3, 1;
L_0x7fd3d00d4fc0 .part L_0x7fd3d00d5de0, 3, 1;
L_0x7fd3d00d51b0 .part L_0x7fd3d00d5d00, 2, 1;
L_0x7fd3d00d5290 .part L_0x7fd3d00d5de0, 2, 1;
L_0x7fd3d00d5480 .part L_0x7fd3d00d5d00, 1, 1;
L_0x7fd3d00d5520 .part L_0x7fd3d00d5de0, 1, 1;
L_0x7fd3d00d56f0 .concat8 [ 1 1 1 1], L_0x7fd3d00d5b70, L_0x7fd3d00d55c0, L_0x7fd3d00d5370, L_0x7fd3d00d5080;
L_0x7fd3d00d58e0 .part L_0x7fd3d00d5d00, 0, 1;
L_0x7fd3d00d5a00 .part L_0x7fd3d00d5de0, 0, 1;
S_0x7fd3d00ae8d0 .scope module, "t2" "bit8_or" 4 78, 2 129 0, S_0x7fd3d00ac7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00b0580_0 .net "a", 7 0, L_0x7fd3d00d7e50;  1 drivers
v0x7fd3d00b0610_0 .net "b", 7 0, L_0x7fd3d00d7ef0;  1 drivers
v0x7fd3d00b06a0_0 .net "out", 7 0, L_0x7fd3d00d7a50;  1 drivers
L_0x7fd3d00d6c50 .part L_0x7fd3d00d7e50, 4, 4;
L_0x7fd3d00d6cf0 .part L_0x7fd3d00d7ef0, 4, 4;
L_0x7fd3d00d7a50 .concat8 [ 4 4 0 0], L_0x7fd3d00d7560, L_0x7fd3d00d6760;
L_0x7fd3d00d7b70 .part L_0x7fd3d00d7e50, 0, 4;
L_0x7fd3d00d7c50 .part L_0x7fd3d00d7ef0, 0, 4;
S_0x7fd3d00aeae0 .scope module, "t1" "bit4_or" 2 133, 2 116 0, S_0x7fd3d00ae8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d6140 .functor OR 1, L_0x7fd3d00d6000, L_0x7fd3d00d60a0, C4<0>, C4<0>;
L_0x7fd3d00d63f0 .functor OR 1, L_0x7fd3d00d6230, L_0x7fd3d00d6310, C4<0>, C4<0>;
L_0x7fd3d00d6650 .functor OR 1, L_0x7fd3d00d64e0, L_0x7fd3d00d65b0, C4<0>, C4<0>;
L_0x7fd3d00d6be0 .functor OR 1, L_0x7fd3d00d6950, L_0x7fd3d00d6a70, C4<0>, C4<0>;
v0x7fd3d00aed00_0 .net *"_s11", 0 0, L_0x7fd3d00d6230;  1 drivers
v0x7fd3d00aedc0_0 .net *"_s13", 0 0, L_0x7fd3d00d6310;  1 drivers
v0x7fd3d00aee70_0 .net *"_s14", 0 0, L_0x7fd3d00d63f0;  1 drivers
v0x7fd3d00aef30_0 .net *"_s19", 0 0, L_0x7fd3d00d64e0;  1 drivers
v0x7fd3d00aefe0_0 .net *"_s21", 0 0, L_0x7fd3d00d65b0;  1 drivers
v0x7fd3d00af0d0_0 .net *"_s22", 0 0, L_0x7fd3d00d6650;  1 drivers
v0x7fd3d00af180_0 .net *"_s28", 0 0, L_0x7fd3d00d6950;  1 drivers
v0x7fd3d00af230_0 .net *"_s3", 0 0, L_0x7fd3d00d6000;  1 drivers
v0x7fd3d00af2e0_0 .net *"_s30", 0 0, L_0x7fd3d00d6a70;  1 drivers
v0x7fd3d00af3f0_0 .net *"_s31", 0 0, L_0x7fd3d00d6be0;  1 drivers
v0x7fd3d00af4a0_0 .net *"_s5", 0 0, L_0x7fd3d00d60a0;  1 drivers
v0x7fd3d00af550_0 .net *"_s6", 0 0, L_0x7fd3d00d6140;  1 drivers
v0x7fd3d00af600_0 .net "a", 3 0, L_0x7fd3d00d6c50;  1 drivers
v0x7fd3d00af6b0_0 .net "b", 3 0, L_0x7fd3d00d6cf0;  1 drivers
v0x7fd3d00af760_0 .net "out", 3 0, L_0x7fd3d00d6760;  1 drivers
L_0x7fd3d00d6000 .part L_0x7fd3d00d6c50, 3, 1;
L_0x7fd3d00d60a0 .part L_0x7fd3d00d6cf0, 3, 1;
L_0x7fd3d00d6230 .part L_0x7fd3d00d6c50, 2, 1;
L_0x7fd3d00d6310 .part L_0x7fd3d00d6cf0, 2, 1;
L_0x7fd3d00d64e0 .part L_0x7fd3d00d6c50, 1, 1;
L_0x7fd3d00d65b0 .part L_0x7fd3d00d6cf0, 1, 1;
L_0x7fd3d00d6760 .concat8 [ 1 1 1 1], L_0x7fd3d00d6be0, L_0x7fd3d00d6650, L_0x7fd3d00d63f0, L_0x7fd3d00d6140;
L_0x7fd3d00d6950 .part L_0x7fd3d00d6c50, 0, 1;
L_0x7fd3d00d6a70 .part L_0x7fd3d00d6cf0, 0, 1;
S_0x7fd3d00af860 .scope module, "t2" "bit4_or" 2 134, 2 116 0, S_0x7fd3d00ae8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d6ef0 .functor OR 1, L_0x7fd3d00d6d90, L_0x7fd3d00d6e30, C4<0>, C4<0>;
L_0x7fd3d00d71e0 .functor OR 1, L_0x7fd3d00d7020, L_0x7fd3d00d7100, C4<0>, C4<0>;
L_0x7fd3d00d7430 .functor OR 1, L_0x7fd3d00d72f0, L_0x7fd3d00d7390, C4<0>, C4<0>;
L_0x7fd3d00d79e0 .functor OR 1, L_0x7fd3d00d7750, L_0x7fd3d00d7870, C4<0>, C4<0>;
v0x7fd3d00afa60_0 .net *"_s11", 0 0, L_0x7fd3d00d7020;  1 drivers
v0x7fd3d00afaf0_0 .net *"_s13", 0 0, L_0x7fd3d00d7100;  1 drivers
v0x7fd3d00afb90_0 .net *"_s14", 0 0, L_0x7fd3d00d71e0;  1 drivers
v0x7fd3d00afc50_0 .net *"_s19", 0 0, L_0x7fd3d00d72f0;  1 drivers
v0x7fd3d00afd00_0 .net *"_s21", 0 0, L_0x7fd3d00d7390;  1 drivers
v0x7fd3d00afdf0_0 .net *"_s22", 0 0, L_0x7fd3d00d7430;  1 drivers
v0x7fd3d00afea0_0 .net *"_s28", 0 0, L_0x7fd3d00d7750;  1 drivers
v0x7fd3d00aff50_0 .net *"_s3", 0 0, L_0x7fd3d00d6d90;  1 drivers
v0x7fd3d00b0000_0 .net *"_s30", 0 0, L_0x7fd3d00d7870;  1 drivers
v0x7fd3d00b0110_0 .net *"_s31", 0 0, L_0x7fd3d00d79e0;  1 drivers
v0x7fd3d00b01c0_0 .net *"_s5", 0 0, L_0x7fd3d00d6e30;  1 drivers
v0x7fd3d00b0270_0 .net *"_s6", 0 0, L_0x7fd3d00d6ef0;  1 drivers
v0x7fd3d00b0320_0 .net "a", 3 0, L_0x7fd3d00d7b70;  1 drivers
v0x7fd3d00b03d0_0 .net "b", 3 0, L_0x7fd3d00d7c50;  1 drivers
v0x7fd3d00b0480_0 .net "out", 3 0, L_0x7fd3d00d7560;  1 drivers
L_0x7fd3d00d6d90 .part L_0x7fd3d00d7b70, 3, 1;
L_0x7fd3d00d6e30 .part L_0x7fd3d00d7c50, 3, 1;
L_0x7fd3d00d7020 .part L_0x7fd3d00d7b70, 2, 1;
L_0x7fd3d00d7100 .part L_0x7fd3d00d7c50, 2, 1;
L_0x7fd3d00d72f0 .part L_0x7fd3d00d7b70, 1, 1;
L_0x7fd3d00d7390 .part L_0x7fd3d00d7c50, 1, 1;
L_0x7fd3d00d7560 .concat8 [ 1 1 1 1], L_0x7fd3d00d79e0, L_0x7fd3d00d7430, L_0x7fd3d00d71e0, L_0x7fd3d00d6ef0;
L_0x7fd3d00d7750 .part L_0x7fd3d00d7b70, 0, 1;
L_0x7fd3d00d7870 .part L_0x7fd3d00d7c50, 0, 1;
S_0x7fd3d00b09e0 .scope module, "pers_op" "REG16" 3 34, 4 6 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inp"
    .port_info 1 /OUTPUT 16 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b75c0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b7660_0 .var "f_outp", 15 0;
v0x7fd3d00b7700_0 .net "inp", 15 0, L_0x7fd3d00fba70;  alias, 1 drivers
v0x7fd3d00b77d0_0 .net "outp", 15 0, L_0x7fd3d00d0010;  1 drivers
v0x7fd3d00b7860_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00b0bf0 .event edge, v0x7fd3d00b77d0_0;
L_0x7fd3d00cedd0 .part L_0x7fd3d00fba70, 12, 4;
L_0x7fd3d00cf3d0 .part L_0x7fd3d00fba70, 8, 4;
L_0x7fd3d00cf990 .part L_0x7fd3d00fba70, 4, 4;
L_0x7fd3d00cff70 .part L_0x7fd3d00fba70, 0, 4;
L_0x7fd3d00d0010 .concat8 [ 4 4 4 4], v0x7fd3d00b72b0_0, v0x7fd3d00b5860_0, v0x7fd3d00b3e00_0, v0x7fd3d00b23b0_0;
S_0x7fd3d00b0c40 .scope module, "reg1" "REG4" 4 13, 4 27 0, S_0x7fd3d00b09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b2310_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b23b0_0 .var "f_outp", 3 0;
v0x7fd3d00b2450_0 .net "inp", 3 0, L_0x7fd3d00cedd0;  1 drivers
v0x7fd3d00b2500_0 .net "outp", 3 0, L_0x7fd3d00cec70;  1 drivers
v0x7fd3d00b25b0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00b0e80 .event edge, v0x7fd3d00b2500_0;
L_0x7fd3d00ce8f0 .part L_0x7fd3d00cedd0, 0, 1;
L_0x7fd3d00ce990 .part L_0x7fd3d00cedd0, 1, 1;
L_0x7fd3d00cea70 .part L_0x7fd3d00cedd0, 2, 1;
L_0x7fd3d00ceb30 .part L_0x7fd3d00cedd0, 3, 1;
L_0x7fd3d00cec70 .concat [ 1 1 1 1], v0x7fd3d00b1260_0, v0x7fd3d00b1760_0, v0x7fd3d00b1c70_0, v0x7fd3d00b2170_0;
S_0x7fd3d00b0ed0 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b1120_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b11c0_0 .net "in", 0 0, L_0x7fd3d00ce8f0;  1 drivers
v0x7fd3d00b1260_0 .var "out", 0 0;
v0x7fd3d00b1310_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b1400 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b1630_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b16c0_0 .net "in", 0 0, L_0x7fd3d00ce990;  1 drivers
v0x7fd3d00b1760_0 .var "out", 0 0;
v0x7fd3d00b1810_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b1900 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b1b40_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b1bd0_0 .net "in", 0 0, L_0x7fd3d00cea70;  1 drivers
v0x7fd3d00b1c70_0 .var "out", 0 0;
v0x7fd3d00b1d20_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b1e10 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b2030_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b20d0_0 .net "in", 0 0, L_0x7fd3d00ceb30;  1 drivers
v0x7fd3d00b2170_0 .var "out", 0 0;
v0x7fd3d00b2220_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b26c0 .scope module, "reg2" "REG4" 4 14, 4 27 0, S_0x7fd3d00b09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b3d60_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b3e00_0 .var "f_outp", 3 0;
v0x7fd3d00b3ea0_0 .net "inp", 3 0, L_0x7fd3d00cf3d0;  1 drivers
v0x7fd3d00b3f50_0 .net "outp", 3 0, L_0x7fd3d00cf270;  1 drivers
v0x7fd3d00b4000_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00b28e0 .event edge, v0x7fd3d00b3f50_0;
L_0x7fd3d00ceef0 .part L_0x7fd3d00cf3d0, 0, 1;
L_0x7fd3d00cef90 .part L_0x7fd3d00cf3d0, 1, 1;
L_0x7fd3d00cf070 .part L_0x7fd3d00cf3d0, 2, 1;
L_0x7fd3d00cf130 .part L_0x7fd3d00cf3d0, 3, 1;
L_0x7fd3d00cf270 .concat [ 1 1 1 1], v0x7fd3d00b2cb0_0, v0x7fd3d00b31b0_0, v0x7fd3d00b36c0_0, v0x7fd3d00b3bc0_0;
S_0x7fd3d00b2920 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b26c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b2b70_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b2c10_0 .net "in", 0 0, L_0x7fd3d00ceef0;  1 drivers
v0x7fd3d00b2cb0_0 .var "out", 0 0;
v0x7fd3d00b2d60_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b2e50 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b26c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b3080_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b3110_0 .net "in", 0 0, L_0x7fd3d00cef90;  1 drivers
v0x7fd3d00b31b0_0 .var "out", 0 0;
v0x7fd3d00b3260_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b3350 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b26c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b3590_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b3620_0 .net "in", 0 0, L_0x7fd3d00cf070;  1 drivers
v0x7fd3d00b36c0_0 .var "out", 0 0;
v0x7fd3d00b3770_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b3860 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b26c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b3a80_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b3b20_0 .net "in", 0 0, L_0x7fd3d00cf130;  1 drivers
v0x7fd3d00b3bc0_0 .var "out", 0 0;
v0x7fd3d00b3c70_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b4110 .scope module, "reg3" "REG4" 4 15, 4 27 0, S_0x7fd3d00b09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b57c0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b5860_0 .var "f_outp", 3 0;
v0x7fd3d00b5900_0 .net "inp", 3 0, L_0x7fd3d00cf990;  1 drivers
v0x7fd3d00b59b0_0 .net "outp", 3 0, L_0x7fd3d00cf830;  1 drivers
v0x7fd3d00b5a60_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00b4340 .event edge, v0x7fd3d00b59b0_0;
L_0x7fd3d00cf470 .part L_0x7fd3d00cf990, 0, 1;
L_0x7fd3d00cf530 .part L_0x7fd3d00cf990, 1, 1;
L_0x7fd3d00cf630 .part L_0x7fd3d00cf990, 2, 1;
L_0x7fd3d00cf6f0 .part L_0x7fd3d00cf990, 3, 1;
L_0x7fd3d00cf830 .concat [ 1 1 1 1], v0x7fd3d00b4710_0, v0x7fd3d00b4c10_0, v0x7fd3d00b5120_0, v0x7fd3d00b5620_0;
S_0x7fd3d00b4380 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b4110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b45d0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b4670_0 .net "in", 0 0, L_0x7fd3d00cf470;  1 drivers
v0x7fd3d00b4710_0 .var "out", 0 0;
v0x7fd3d00b47c0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b48b0 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b4110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b4ae0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b4b70_0 .net "in", 0 0, L_0x7fd3d00cf530;  1 drivers
v0x7fd3d00b4c10_0 .var "out", 0 0;
v0x7fd3d00b4cc0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b4db0 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b4110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b4ff0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b5080_0 .net "in", 0 0, L_0x7fd3d00cf630;  1 drivers
v0x7fd3d00b5120_0 .var "out", 0 0;
v0x7fd3d00b51d0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b52c0 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b4110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b54e0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b5580_0 .net "in", 0 0, L_0x7fd3d00cf6f0;  1 drivers
v0x7fd3d00b5620_0 .var "out", 0 0;
v0x7fd3d00b56d0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b5b70 .scope module, "reg4" "REG4" 4 16, 4 27 0, S_0x7fd3d00b09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b7210_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b72b0_0 .var "f_outp", 3 0;
v0x7fd3d00b7350_0 .net "inp", 3 0, L_0x7fd3d00cff70;  1 drivers
v0x7fd3d00b7400_0 .net "outp", 3 0, L_0x7fd3d00cfe10;  1 drivers
v0x7fd3d00b74b0_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
E_0x7fd3d00b5d80 .event edge, v0x7fd3d00b7400_0;
L_0x7fd3d00cfa30 .part L_0x7fd3d00cff70, 0, 1;
L_0x7fd3d00cfb10 .part L_0x7fd3d00cff70, 1, 1;
L_0x7fd3d00cfc10 .part L_0x7fd3d00cff70, 2, 1;
L_0x7fd3d00cfcd0 .part L_0x7fd3d00cff70, 3, 1;
L_0x7fd3d00cfe10 .concat [ 1 1 1 1], v0x7fd3d00b6160_0, v0x7fd3d00b6660_0, v0x7fd3d00b6b70_0, v0x7fd3d00b7070_0;
S_0x7fd3d00b5dd0 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b6020_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b60c0_0 .net "in", 0 0, L_0x7fd3d00cfa30;  1 drivers
v0x7fd3d00b6160_0 .var "out", 0 0;
v0x7fd3d00b6210_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b6300 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b6530_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b65c0_0 .net "in", 0 0, L_0x7fd3d00cfb10;  1 drivers
v0x7fd3d00b6660_0 .var "out", 0 0;
v0x7fd3d00b6710_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b6800 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b6a40_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b6ad0_0 .net "in", 0 0, L_0x7fd3d00cfc10;  1 drivers
v0x7fd3d00b6b70_0 .var "out", 0 0;
v0x7fd3d00b6c20_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b6d10 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b6f30_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b6fd0_0 .net "in", 0 0, L_0x7fd3d00cfcd0;  1 drivers
v0x7fd3d00b7070_0 .var "out", 0 0;
v0x7fd3d00b7120_0 .net "reset", 0 0, L_0x7fd3d00cb1a0;  alias, 1 drivers
S_0x7fd3d00b7970 .scope module, "selector" "REG4" 3 31, 4 27 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 4 "f_outp"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b90a0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b9140_0 .var "f_outp", 3 0;
v0x7fd3d00b9220_0 .net "inp", 3 0, v0x7fd3d00cab40_0;  alias, 1 drivers
v0x7fd3d00b92b0_0 .net "outp", 3 0, L_0x7fd3d00cb700;  1 drivers
v0x7fd3d00b9350_0 .net "reset", 0 0, L_0x7fd3ce763008;  alias, 1 drivers
E_0x7fd3d00b7b80 .event edge, v0x7fd3d00b92b0_0;
L_0x7fd3d00cb0e0 .part v0x7fd3d00cab40_0, 0, 1;
L_0x7fd3d00cb520 .part v0x7fd3d00cab40_0, 1, 1;
L_0x7fd3d00cb5c0 .part v0x7fd3d00cab40_0, 2, 1;
L_0x7fd3d00cb660 .part v0x7fd3d00cab40_0, 3, 1;
L_0x7fd3d00cb700 .concat [ 1 1 1 1], v0x7fd3d00b7fb0_0, v0x7fd3d00b84c0_0, v0x7fd3d00b89e0_0, v0x7fd3d00b8f00_0;
S_0x7fd3d00b7bd0 .scope module, "the_reg[0]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b7e70_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b7f10_0 .net "in", 0 0, L_0x7fd3d00cb0e0;  1 drivers
v0x7fd3d00b7fb0_0 .var "out", 0 0;
v0x7fd3d00b8060_0 .net "reset", 0 0, L_0x7fd3ce763008;  alias, 1 drivers
E_0x7fd3d00b7e20 .event posedge, v0x7fd3d00b8060_0, v0x7fd3d002aa00_0;
S_0x7fd3d00b8160 .scope module, "the_reg[1]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b8390_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b8420_0 .net "in", 0 0, L_0x7fd3d00cb520;  1 drivers
v0x7fd3d00b84c0_0 .var "out", 0 0;
v0x7fd3d00b8570_0 .net "reset", 0 0, L_0x7fd3ce763008;  alias, 1 drivers
S_0x7fd3d00b8670 .scope module, "the_reg[2]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b88b0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b8940_0 .net "in", 0 0, L_0x7fd3d00cb5c0;  1 drivers
v0x7fd3d00b89e0_0 .var "out", 0 0;
v0x7fd3d00b8a90_0 .net "reset", 0 0, L_0x7fd3ce763008;  alias, 1 drivers
S_0x7fd3d00b8ba0 .scope module, "the_reg[3]" "DFF" 4 34, 2 4 0, S_0x7fd3d00b7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
    .port_info 3 /INPUT 1 "reset"
v0x7fd3d00b8dc0_0 .net "clk", 0 0, v0x7fd3d00ca910_0;  alias, 1 drivers
v0x7fd3d00b8e60_0 .net "in", 0 0, L_0x7fd3d00cb660;  1 drivers
v0x7fd3d00b8f00_0 .var "out", 0 0;
v0x7fd3d00b8fb0_0 .net "reset", 0 0, L_0x7fd3ce763008;  alias, 1 drivers
S_0x7fd3d00b94e0 .scope module, "sll_test" "shiftLeft" 3 68, 4 246 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /INPUT 4 "shamt"
v0x7fd3d00babd0_0 .net *"_s11", 13 0, L_0x7fd3d00fa980;  1 drivers
L_0x7fd3ce7631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bac90_0 .net/2u *"_s12", 1 0, L_0x7fd3ce7631b8;  1 drivers
v0x7fd3d00bad30_0 .net *"_s19", 11 0, L_0x7fd3d00fadb0;  1 drivers
L_0x7fd3ce763200 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bade0_0 .net/2u *"_s20", 3 0, L_0x7fd3ce763200;  1 drivers
v0x7fd3d00bae90_0 .net *"_s27", 7 0, L_0x7fd3d00fb240;  1 drivers
L_0x7fd3ce763248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00baf80_0 .net/2u *"_s28", 7 0, L_0x7fd3ce763248;  1 drivers
v0x7fd3d00bb030_0 .net *"_s3", 14 0, L_0x7fd3d00fa580;  1 drivers
L_0x7fd3ce763170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bb0e0_0 .net/2u *"_s4", 0 0, L_0x7fd3ce763170;  1 drivers
v0x7fd3d00bb190_0 .net "a0", 15 0, L_0x7fd3d00fa400;  1 drivers
v0x7fd3d00bb2a0_0 .net "a1", 15 0, L_0x7fd3d00fa780;  1 drivers
v0x7fd3d00bb370_0 .net "a2", 15 0, L_0x7fd3d00fabb0;  1 drivers
v0x7fd3d00bb440_0 .net "in", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00bb4d0_0 .net "out", 15 0, L_0x7fd3d00fb000;  1 drivers
v0x7fd3d00bb560_0 .net "shamt", 3 0, L_0x7fd3d00fb460;  1 drivers
L_0x7fd3d00fa4a0 .part L_0x7fd3d00fb460, 0, 1;
L_0x7fd3d00fa580 .part v0x7fd3d0021da0_0, 0, 15;
L_0x7fd3d00fa620 .concat [ 1 15 0 0], L_0x7fd3ce763170, L_0x7fd3d00fa580;
L_0x7fd3d00fa8a0 .part L_0x7fd3d00fb460, 1, 1;
L_0x7fd3d00fa980 .part L_0x7fd3d00fa400, 0, 14;
L_0x7fd3d00faa50 .concat [ 2 14 0 0], L_0x7fd3ce7631b8, L_0x7fd3d00fa980;
L_0x7fd3d00facd0 .part L_0x7fd3d00fb460, 2, 1;
L_0x7fd3d00fadb0 .part L_0x7fd3d00fa780, 0, 12;
L_0x7fd3d00fae50 .concat [ 4 12 0 0], L_0x7fd3ce763200, L_0x7fd3d00fadb0;
L_0x7fd3d00fb120 .part L_0x7fd3d00fb460, 3, 1;
L_0x7fd3d00fb240 .part L_0x7fd3d00fabb0, 0, 8;
L_0x7fd3d00fb3c0 .concat [ 8 8 0 0], L_0x7fd3ce763248, L_0x7fd3d00fb240;
S_0x7fd3d00b96e0 .scope module, "lmsb" "MUX2" 4 256, 2 49 0, S_0x7fd3d00b94e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00b98f0_0 .net "in0", 15 0, L_0x7fd3d00fa400;  alias, 1 drivers
v0x7fd3d00b99a0_0 .net "in1", 15 0, L_0x7fd3d00faa50;  1 drivers
v0x7fd3d00b9a50_0 .net "out", 15 0, L_0x7fd3d00fa780;  alias, 1 drivers
v0x7fd3d00b9b10_0 .net "select", 0 0, L_0x7fd3d00fa8a0;  1 drivers
L_0x7fd3d00fa780 .functor MUXZ 16, L_0x7fd3d00fa400, L_0x7fd3d00faa50, L_0x7fd3d00fa8a0, C4<>;
S_0x7fd3d00b9c10 .scope module, "lsb" "MUX2" 4 254, 2 49 0, S_0x7fd3d00b94e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00b9e30_0 .net "in0", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00b9ed0_0 .net "in1", 15 0, L_0x7fd3d00fa620;  1 drivers
v0x7fd3d00b9f80_0 .net "out", 15 0, L_0x7fd3d00fa400;  alias, 1 drivers
v0x7fd3d00ba050_0 .net "select", 0 0, L_0x7fd3d00fa4a0;  1 drivers
L_0x7fd3d00fa400 .functor MUXZ 16, v0x7fd3d0021da0_0, L_0x7fd3d00fa620, L_0x7fd3d00fa4a0, C4<>;
S_0x7fd3d00ba140 .scope module, "msb" "MUX2" 4 260, 2 49 0, S_0x7fd3d00b94e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00ba370_0 .net "in0", 15 0, L_0x7fd3d00fabb0;  alias, 1 drivers
v0x7fd3d00ba420_0 .net "in1", 15 0, L_0x7fd3d00fb3c0;  1 drivers
v0x7fd3d00ba4d0_0 .net "out", 15 0, L_0x7fd3d00fb000;  alias, 1 drivers
v0x7fd3d00ba590_0 .net "select", 0 0, L_0x7fd3d00fb120;  1 drivers
L_0x7fd3d00fb000 .functor MUXZ 16, L_0x7fd3d00fabb0, L_0x7fd3d00fb3c0, L_0x7fd3d00fb120, C4<>;
S_0x7fd3d00ba690 .scope module, "umsb" "MUX2" 4 258, 2 49 0, S_0x7fd3d00b94e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00ba8a0_0 .net "in0", 15 0, L_0x7fd3d00fa780;  alias, 1 drivers
v0x7fd3d00ba970_0 .net "in1", 15 0, L_0x7fd3d00fae50;  1 drivers
v0x7fd3d00baa10_0 .net "out", 15 0, L_0x7fd3d00fabb0;  alias, 1 drivers
v0x7fd3d00baae0_0 .net "select", 0 0, L_0x7fd3d00facd0;  1 drivers
L_0x7fd3d00fabb0 .functor MUXZ 16, L_0x7fd3d00fa780, L_0x7fd3d00fae50, L_0x7fd3d00facd0, C4<>;
S_0x7fd3d00bb640 .scope module, "srl_test" "shiftRight" 3 51, 4 225 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /INPUT 4 "shamt"
L_0x7fd3ce763098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bcdf0_0 .net/2u *"_s10", 1 0, L_0x7fd3ce763098;  1 drivers
v0x7fd3d00bceb0_0 .net *"_s13", 13 0, L_0x7fd3d00e4180;  1 drivers
L_0x7fd3ce7630e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bcf50_0 .net/2u *"_s18", 3 0, L_0x7fd3ce7630e0;  1 drivers
L_0x7fd3ce763050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bd000_0 .net/2u *"_s2", 0 0, L_0x7fd3ce763050;  1 drivers
v0x7fd3d00bd0b0_0 .net *"_s21", 11 0, L_0x7fd3d00e4480;  1 drivers
L_0x7fd3ce763128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd3d00bd1a0_0 .net/2u *"_s26", 7 0, L_0x7fd3ce763128;  1 drivers
v0x7fd3d00bd250_0 .net *"_s29", 7 0, L_0x7fd3d00e4840;  1 drivers
v0x7fd3d00bd300_0 .net *"_s5", 14 0, L_0x7fd3d00e3e80;  1 drivers
v0x7fd3d00bd3b0_0 .net "a0", 15 0, L_0x7fd3d00e39e0;  1 drivers
v0x7fd3d00bd4c0_0 .net "a1", 15 0, L_0x7fd3d00e3fc0;  1 drivers
v0x7fd3d00bd590_0 .net "a2", 15 0, L_0x7fd3d00e42c0;  1 drivers
v0x7fd3d00bd660_0 .net "in", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00bd6f0_0 .net "out", 15 0, L_0x7fd3d00e45c0;  1 drivers
v0x7fd3d00bd780_0 .net "shamt", 3 0, L_0x7fd3d00e4a40;  1 drivers
L_0x7fd3d00e3a80 .part L_0x7fd3d00e4a40, 0, 1;
L_0x7fd3d00e3e80 .part v0x7fd3d0021da0_0, 1, 15;
L_0x7fd3d00e3f20 .concat [ 15 1 0 0], L_0x7fd3d00e3e80, L_0x7fd3ce763050;
L_0x7fd3d00e40e0 .part L_0x7fd3d00e4a40, 1, 1;
L_0x7fd3d00e4180 .part L_0x7fd3d00e39e0, 2, 14;
L_0x7fd3d00e4220 .concat [ 14 2 0 0], L_0x7fd3d00e4180, L_0x7fd3ce763098;
L_0x7fd3d00e43e0 .part L_0x7fd3d00e4a40, 2, 1;
L_0x7fd3d00e4480 .part L_0x7fd3d00e3fc0, 4, 12;
L_0x7fd3d00e4520 .concat [ 12 4 0 0], L_0x7fd3d00e4480, L_0x7fd3ce7630e0;
L_0x7fd3d00e4720 .part L_0x7fd3d00e4a40, 3, 1;
L_0x7fd3d00e4840 .part L_0x7fd3d00e42c0, 8, 8;
L_0x7fd3d00e48e0 .concat [ 8 8 0 0], L_0x7fd3d00e4840, L_0x7fd3ce763128;
S_0x7fd3d00bb940 .scope module, "lmsb" "MUX2" 4 235, 2 49 0, S_0x7fd3d00bb640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00bbb80_0 .net "in0", 15 0, L_0x7fd3d00e39e0;  alias, 1 drivers
v0x7fd3d00bbc40_0 .net "in1", 15 0, L_0x7fd3d00e4220;  1 drivers
v0x7fd3d00bbce0_0 .net "out", 15 0, L_0x7fd3d00e3fc0;  alias, 1 drivers
v0x7fd3d00bbd70_0 .net "select", 0 0, L_0x7fd3d00e40e0;  1 drivers
L_0x7fd3d00e3fc0 .functor MUXZ 16, L_0x7fd3d00e39e0, L_0x7fd3d00e4220, L_0x7fd3d00e40e0, C4<>;
S_0x7fd3d00bbe30 .scope module, "lsb" "MUX2" 4 233, 2 49 0, S_0x7fd3d00bb640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00bc050_0 .net "in0", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00bc0f0_0 .net "in1", 15 0, L_0x7fd3d00e3f20;  1 drivers
v0x7fd3d00bc1a0_0 .net "out", 15 0, L_0x7fd3d00e39e0;  alias, 1 drivers
v0x7fd3d00bc270_0 .net "select", 0 0, L_0x7fd3d00e3a80;  1 drivers
L_0x7fd3d00e39e0 .functor MUXZ 16, v0x7fd3d0021da0_0, L_0x7fd3d00e3f20, L_0x7fd3d00e3a80, C4<>;
S_0x7fd3d00bc360 .scope module, "msb" "MUX2" 4 239, 2 49 0, S_0x7fd3d00bb640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00bc590_0 .net "in0", 15 0, L_0x7fd3d00e42c0;  alias, 1 drivers
v0x7fd3d00bc640_0 .net "in1", 15 0, L_0x7fd3d00e48e0;  1 drivers
v0x7fd3d00bc6f0_0 .net "out", 15 0, L_0x7fd3d00e45c0;  alias, 1 drivers
v0x7fd3d00bc7b0_0 .net "select", 0 0, L_0x7fd3d00e4720;  1 drivers
L_0x7fd3d00e45c0 .functor MUXZ 16, L_0x7fd3d00e42c0, L_0x7fd3d00e48e0, L_0x7fd3d00e4720, C4<>;
S_0x7fd3d00bc8b0 .scope module, "umsb" "MUX2" 4 237, 2 49 0, S_0x7fd3d00bb640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 1 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
v0x7fd3d00bcac0_0 .net "in0", 15 0, L_0x7fd3d00e3fc0;  alias, 1 drivers
v0x7fd3d00bcb90_0 .net "in1", 15 0, L_0x7fd3d00e4520;  1 drivers
v0x7fd3d00bcc30_0 .net "out", 15 0, L_0x7fd3d00e42c0;  alias, 1 drivers
v0x7fd3d00bcd00_0 .net "select", 0 0, L_0x7fd3d00e43e0;  1 drivers
L_0x7fd3d00e42c0 .functor MUXZ 16, L_0x7fd3d00e3fc0, L_0x7fd3d00e4520, L_0x7fd3d00e43e0, C4<>;
S_0x7fd3d00bd860 .scope module, "xnor_test" "bit16_xnor" 3 61, 4 124 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00c4e00_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00c4ea0_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00c4f40_0 .net "connect", 15 0, L_0x7fd3d00f77c0;  1 drivers
v0x7fd3d00c5030_0 .net "out", 15 0, L_0x7fd3d00fa050;  1 drivers
S_0x7fd3d00bda60 .scope module, "t1" "bit16_xor" 4 129, 4 112 0, S_0x7fd3d00bd860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00c1a60_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00a6170_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00c1d10_0 .net "out", 15 0, L_0x7fd3d00f77c0;  alias, 1 drivers
L_0x7fd3d00f5950 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00f59f0 .part v0x7fd3d0098300_0, 8, 8;
L_0x7fd3d00f77c0 .concat8 [ 8 8 0 0], L_0x7fd3d00f74e0, L_0x7fd3d00f5670;
L_0x7fd3d00f78e0 .part v0x7fd3d0021da0_0, 0, 8;
L_0x7fd3d00f7980 .part v0x7fd3d0098300_0, 0, 8;
S_0x7fd3d00bdc90 .scope module, "t1" "bit8_xor" 4 116, 2 156 0, S_0x7fd3d00bda60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00bf970_0 .net "a", 7 0, L_0x7fd3d00f5950;  1 drivers
v0x7fd3d00bfa00_0 .net "b", 7 0, L_0x7fd3d00f59f0;  1 drivers
v0x7fd3d00bfa90_0 .net "out", 7 0, L_0x7fd3d00f5670;  1 drivers
L_0x7fd3d00f4870 .part L_0x7fd3d00f5950, 4, 4;
L_0x7fd3d00f4910 .part L_0x7fd3d00f59f0, 4, 4;
L_0x7fd3d00f5670 .concat8 [ 4 4 0 0], L_0x7fd3d00f5180, L_0x7fd3d00f4380;
L_0x7fd3d00f5790 .part L_0x7fd3d00f5950, 0, 4;
L_0x7fd3d00f5870 .part L_0x7fd3d00f59f0, 0, 4;
S_0x7fd3d00bdec0 .scope module, "t1" "bit4_xor" 2 160, 2 143 0, S_0x7fd3d00bdc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00f3d40 .functor XOR 1, L_0x7fd3d00f3c00, L_0x7fd3d00f3ca0, C4<0>, C4<0>;
L_0x7fd3d00f3ff0 .functor XOR 1, L_0x7fd3d00f3e30, L_0x7fd3d00f3f10, C4<0>, C4<0>;
L_0x7fd3d00f4270 .functor XOR 1, L_0x7fd3d00f4100, L_0x7fd3d00f41d0, C4<0>, C4<0>;
L_0x7fd3d00f4800 .functor XOR 1, L_0x7fd3d00f4570, L_0x7fd3d00f4690, C4<0>, C4<0>;
v0x7fd3d00be0f0_0 .net *"_s11", 0 0, L_0x7fd3d00f3e30;  1 drivers
v0x7fd3d00be1b0_0 .net *"_s13", 0 0, L_0x7fd3d00f3f10;  1 drivers
v0x7fd3d00be260_0 .net *"_s14", 0 0, L_0x7fd3d00f3ff0;  1 drivers
v0x7fd3d00be320_0 .net *"_s19", 0 0, L_0x7fd3d00f4100;  1 drivers
v0x7fd3d00be3d0_0 .net *"_s21", 0 0, L_0x7fd3d00f41d0;  1 drivers
v0x7fd3d00be4c0_0 .net *"_s22", 0 0, L_0x7fd3d00f4270;  1 drivers
v0x7fd3d00be570_0 .net *"_s28", 0 0, L_0x7fd3d00f4570;  1 drivers
v0x7fd3d00be620_0 .net *"_s3", 0 0, L_0x7fd3d00f3c00;  1 drivers
v0x7fd3d00be6d0_0 .net *"_s30", 0 0, L_0x7fd3d00f4690;  1 drivers
v0x7fd3d00be7e0_0 .net *"_s31", 0 0, L_0x7fd3d00f4800;  1 drivers
v0x7fd3d00be890_0 .net *"_s5", 0 0, L_0x7fd3d00f3ca0;  1 drivers
v0x7fd3d00be940_0 .net *"_s6", 0 0, L_0x7fd3d00f3d40;  1 drivers
v0x7fd3d00be9f0_0 .net "a", 3 0, L_0x7fd3d00f4870;  1 drivers
v0x7fd3d00beaa0_0 .net "b", 3 0, L_0x7fd3d00f4910;  1 drivers
v0x7fd3d00beb50_0 .net "out", 3 0, L_0x7fd3d00f4380;  1 drivers
L_0x7fd3d00f3c00 .part L_0x7fd3d00f4870, 3, 1;
L_0x7fd3d00f3ca0 .part L_0x7fd3d00f4910, 3, 1;
L_0x7fd3d00f3e30 .part L_0x7fd3d00f4870, 2, 1;
L_0x7fd3d00f3f10 .part L_0x7fd3d00f4910, 2, 1;
L_0x7fd3d00f4100 .part L_0x7fd3d00f4870, 1, 1;
L_0x7fd3d00f41d0 .part L_0x7fd3d00f4910, 1, 1;
L_0x7fd3d00f4380 .concat8 [ 1 1 1 1], L_0x7fd3d00f4800, L_0x7fd3d00f4270, L_0x7fd3d00f3ff0, L_0x7fd3d00f3d40;
L_0x7fd3d00f4570 .part L_0x7fd3d00f4870, 0, 1;
L_0x7fd3d00f4690 .part L_0x7fd3d00f4910, 0, 1;
S_0x7fd3d00bec50 .scope module, "t2" "bit4_xor" 2 161, 2 143 0, S_0x7fd3d00bdc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00f4b10 .functor XOR 1, L_0x7fd3d00f49b0, L_0x7fd3d00f4a50, C4<0>, C4<0>;
L_0x7fd3d00f4e00 .functor XOR 1, L_0x7fd3d00f4c40, L_0x7fd3d00f4d20, C4<0>, C4<0>;
L_0x7fd3d00f5050 .functor XOR 1, L_0x7fd3d00f4f10, L_0x7fd3d00f4fb0, C4<0>, C4<0>;
L_0x7fd3d00f5600 .functor XOR 1, L_0x7fd3d00f5370, L_0x7fd3d00f5490, C4<0>, C4<0>;
v0x7fd3d00bee50_0 .net *"_s11", 0 0, L_0x7fd3d00f4c40;  1 drivers
v0x7fd3d00beee0_0 .net *"_s13", 0 0, L_0x7fd3d00f4d20;  1 drivers
v0x7fd3d00bef80_0 .net *"_s14", 0 0, L_0x7fd3d00f4e00;  1 drivers
v0x7fd3d00bf040_0 .net *"_s19", 0 0, L_0x7fd3d00f4f10;  1 drivers
v0x7fd3d00bf0f0_0 .net *"_s21", 0 0, L_0x7fd3d00f4fb0;  1 drivers
v0x7fd3d00bf1e0_0 .net *"_s22", 0 0, L_0x7fd3d00f5050;  1 drivers
v0x7fd3d00bf290_0 .net *"_s28", 0 0, L_0x7fd3d00f5370;  1 drivers
v0x7fd3d00bf340_0 .net *"_s3", 0 0, L_0x7fd3d00f49b0;  1 drivers
v0x7fd3d00bf3f0_0 .net *"_s30", 0 0, L_0x7fd3d00f5490;  1 drivers
v0x7fd3d00bf500_0 .net *"_s31", 0 0, L_0x7fd3d00f5600;  1 drivers
v0x7fd3d00bf5b0_0 .net *"_s5", 0 0, L_0x7fd3d00f4a50;  1 drivers
v0x7fd3d00bf660_0 .net *"_s6", 0 0, L_0x7fd3d00f4b10;  1 drivers
v0x7fd3d00bf710_0 .net "a", 3 0, L_0x7fd3d00f5790;  1 drivers
v0x7fd3d00bf7c0_0 .net "b", 3 0, L_0x7fd3d00f5870;  1 drivers
v0x7fd3d00bf870_0 .net "out", 3 0, L_0x7fd3d00f5180;  1 drivers
L_0x7fd3d00f49b0 .part L_0x7fd3d00f5790, 3, 1;
L_0x7fd3d00f4a50 .part L_0x7fd3d00f5870, 3, 1;
L_0x7fd3d00f4c40 .part L_0x7fd3d00f5790, 2, 1;
L_0x7fd3d00f4d20 .part L_0x7fd3d00f5870, 2, 1;
L_0x7fd3d00f4f10 .part L_0x7fd3d00f5790, 1, 1;
L_0x7fd3d00f4fb0 .part L_0x7fd3d00f5870, 1, 1;
L_0x7fd3d00f5180 .concat8 [ 1 1 1 1], L_0x7fd3d00f5600, L_0x7fd3d00f5050, L_0x7fd3d00f4e00, L_0x7fd3d00f4b10;
L_0x7fd3d00f5370 .part L_0x7fd3d00f5790, 0, 1;
L_0x7fd3d00f5490 .part L_0x7fd3d00f5870, 0, 1;
S_0x7fd3d00bfb90 .scope module, "t2" "bit8_xor" 4 117, 2 156 0, S_0x7fd3d00bda60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00c1840_0 .net "a", 7 0, L_0x7fd3d00f78e0;  1 drivers
v0x7fd3d00c18d0_0 .net "b", 7 0, L_0x7fd3d00f7980;  1 drivers
v0x7fd3d00c1960_0 .net "out", 7 0, L_0x7fd3d00f74e0;  1 drivers
L_0x7fd3d00f66e0 .part L_0x7fd3d00f78e0, 4, 4;
L_0x7fd3d00f6780 .part L_0x7fd3d00f7980, 4, 4;
L_0x7fd3d00f74e0 .concat8 [ 4 4 0 0], L_0x7fd3d00f6ff0, L_0x7fd3d00f61f0;
L_0x7fd3d00f7600 .part L_0x7fd3d00f78e0, 0, 4;
L_0x7fd3d00f76e0 .part L_0x7fd3d00f7980, 0, 4;
S_0x7fd3d00bfda0 .scope module, "t1" "bit4_xor" 2 160, 2 143 0, S_0x7fd3d00bfb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00f5bd0 .functor XOR 1, L_0x7fd3d00f5a90, L_0x7fd3d00f5b30, C4<0>, C4<0>;
L_0x7fd3d00f5e80 .functor XOR 1, L_0x7fd3d00f5cc0, L_0x7fd3d00f5da0, C4<0>, C4<0>;
L_0x7fd3d00f60e0 .functor XOR 1, L_0x7fd3d00f5f70, L_0x7fd3d00f6040, C4<0>, C4<0>;
L_0x7fd3d00f6670 .functor XOR 1, L_0x7fd3d00f63e0, L_0x7fd3d00f6500, C4<0>, C4<0>;
v0x7fd3d00bffc0_0 .net *"_s11", 0 0, L_0x7fd3d00f5cc0;  1 drivers
v0x7fd3d00c0080_0 .net *"_s13", 0 0, L_0x7fd3d00f5da0;  1 drivers
v0x7fd3d00c0130_0 .net *"_s14", 0 0, L_0x7fd3d00f5e80;  1 drivers
v0x7fd3d00c01f0_0 .net *"_s19", 0 0, L_0x7fd3d00f5f70;  1 drivers
v0x7fd3d00c02a0_0 .net *"_s21", 0 0, L_0x7fd3d00f6040;  1 drivers
v0x7fd3d00c0390_0 .net *"_s22", 0 0, L_0x7fd3d00f60e0;  1 drivers
v0x7fd3d00c0440_0 .net *"_s28", 0 0, L_0x7fd3d00f63e0;  1 drivers
v0x7fd3d00c04f0_0 .net *"_s3", 0 0, L_0x7fd3d00f5a90;  1 drivers
v0x7fd3d00c05a0_0 .net *"_s30", 0 0, L_0x7fd3d00f6500;  1 drivers
v0x7fd3d00c06b0_0 .net *"_s31", 0 0, L_0x7fd3d00f6670;  1 drivers
v0x7fd3d00c0760_0 .net *"_s5", 0 0, L_0x7fd3d00f5b30;  1 drivers
v0x7fd3d00c0810_0 .net *"_s6", 0 0, L_0x7fd3d00f5bd0;  1 drivers
v0x7fd3d00c08c0_0 .net "a", 3 0, L_0x7fd3d00f66e0;  1 drivers
v0x7fd3d00c0970_0 .net "b", 3 0, L_0x7fd3d00f6780;  1 drivers
v0x7fd3d00c0a20_0 .net "out", 3 0, L_0x7fd3d00f61f0;  1 drivers
L_0x7fd3d00f5a90 .part L_0x7fd3d00f66e0, 3, 1;
L_0x7fd3d00f5b30 .part L_0x7fd3d00f6780, 3, 1;
L_0x7fd3d00f5cc0 .part L_0x7fd3d00f66e0, 2, 1;
L_0x7fd3d00f5da0 .part L_0x7fd3d00f6780, 2, 1;
L_0x7fd3d00f5f70 .part L_0x7fd3d00f66e0, 1, 1;
L_0x7fd3d00f6040 .part L_0x7fd3d00f6780, 1, 1;
L_0x7fd3d00f61f0 .concat8 [ 1 1 1 1], L_0x7fd3d00f6670, L_0x7fd3d00f60e0, L_0x7fd3d00f5e80, L_0x7fd3d00f5bd0;
L_0x7fd3d00f63e0 .part L_0x7fd3d00f66e0, 0, 1;
L_0x7fd3d00f6500 .part L_0x7fd3d00f6780, 0, 1;
S_0x7fd3d00c0b20 .scope module, "t2" "bit4_xor" 2 161, 2 143 0, S_0x7fd3d00bfb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00f6980 .functor XOR 1, L_0x7fd3d00f6820, L_0x7fd3d00f68c0, C4<0>, C4<0>;
L_0x7fd3d00f6c70 .functor XOR 1, L_0x7fd3d00f6ab0, L_0x7fd3d00f6b90, C4<0>, C4<0>;
L_0x7fd3d00f6ec0 .functor XOR 1, L_0x7fd3d00f6d80, L_0x7fd3d00f6e20, C4<0>, C4<0>;
L_0x7fd3d00f7470 .functor XOR 1, L_0x7fd3d00f71e0, L_0x7fd3d00f7300, C4<0>, C4<0>;
v0x7fd3d00c0d20_0 .net *"_s11", 0 0, L_0x7fd3d00f6ab0;  1 drivers
v0x7fd3d00c0db0_0 .net *"_s13", 0 0, L_0x7fd3d00f6b90;  1 drivers
v0x7fd3d00c0e50_0 .net *"_s14", 0 0, L_0x7fd3d00f6c70;  1 drivers
v0x7fd3d00c0f10_0 .net *"_s19", 0 0, L_0x7fd3d00f6d80;  1 drivers
v0x7fd3d00c0fc0_0 .net *"_s21", 0 0, L_0x7fd3d00f6e20;  1 drivers
v0x7fd3d00c10b0_0 .net *"_s22", 0 0, L_0x7fd3d00f6ec0;  1 drivers
v0x7fd3d00c1160_0 .net *"_s28", 0 0, L_0x7fd3d00f71e0;  1 drivers
v0x7fd3d00c1210_0 .net *"_s3", 0 0, L_0x7fd3d00f6820;  1 drivers
v0x7fd3d00c12c0_0 .net *"_s30", 0 0, L_0x7fd3d00f7300;  1 drivers
v0x7fd3d00c13d0_0 .net *"_s31", 0 0, L_0x7fd3d00f7470;  1 drivers
v0x7fd3d00c1480_0 .net *"_s5", 0 0, L_0x7fd3d00f68c0;  1 drivers
v0x7fd3d00c1530_0 .net *"_s6", 0 0, L_0x7fd3d00f6980;  1 drivers
v0x7fd3d00c15e0_0 .net "a", 3 0, L_0x7fd3d00f7600;  1 drivers
v0x7fd3d00c1690_0 .net "b", 3 0, L_0x7fd3d00f76e0;  1 drivers
v0x7fd3d00c1740_0 .net "out", 3 0, L_0x7fd3d00f6ff0;  1 drivers
L_0x7fd3d00f6820 .part L_0x7fd3d00f7600, 3, 1;
L_0x7fd3d00f68c0 .part L_0x7fd3d00f76e0, 3, 1;
L_0x7fd3d00f6ab0 .part L_0x7fd3d00f7600, 2, 1;
L_0x7fd3d00f6b90 .part L_0x7fd3d00f76e0, 2, 1;
L_0x7fd3d00f6d80 .part L_0x7fd3d00f7600, 1, 1;
L_0x7fd3d00f6e20 .part L_0x7fd3d00f76e0, 1, 1;
L_0x7fd3d00f6ff0 .concat8 [ 1 1 1 1], L_0x7fd3d00f7470, L_0x7fd3d00f6ec0, L_0x7fd3d00f6c70, L_0x7fd3d00f6980;
L_0x7fd3d00f71e0 .part L_0x7fd3d00f7600, 0, 1;
L_0x7fd3d00f7300 .part L_0x7fd3d00f76e0, 0, 1;
S_0x7fd3d00c1da0 .scope module, "t2" "bit16_not" 4 130, 4 60 0, S_0x7fd3d00bd860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
v0x7fd3d00c4c70_0 .net "a", 15 0, L_0x7fd3d00f77c0;  alias, 1 drivers
v0x7fd3d00c4d30_0 .net "out", 15 0, L_0x7fd3d00fa050;  alias, 1 drivers
L_0x7fd3d00f8cb0 .part L_0x7fd3d00f77c0, 8, 8;
L_0x7fd3d00fa050 .concat8 [ 8 8 0 0], L_0x7fd3d00f9e50, L_0x7fd3d00f8ab0;
L_0x7fd3d00fa1b0 .part L_0x7fd3d00f77c0, 0, 8;
S_0x7fd3d00c1f90 .scope module, "t1" "bit8_not" 4 64, 2 103 0, S_0x7fd3d00c1da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00c34b0_0 .net "a", 7 0, L_0x7fd3d00f8cb0;  1 drivers
v0x7fd3d00c3540_0 .net "out", 7 0, L_0x7fd3d00f8ab0;  1 drivers
L_0x7fd3d00f8210 .part L_0x7fd3d00f8cb0, 4, 4;
L_0x7fd3d00f8ab0 .concat8 [ 4 4 0 0], L_0x7fd3d00f86e0, L_0x7fd3d00f7e80;
L_0x7fd3d00f8bd0 .part L_0x7fd3d00f8cb0, 0, 4;
S_0x7fd3d00c2170 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00c1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f7af0 .functor NOT 1, L_0x7fd3d00f7a50, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f7c80 .functor NOT 1, L_0x7fd3d00f7ba0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f7dd0 .functor NOT 1, L_0x7fd3d00f7d30, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f8160 .functor NOT 1, L_0x7fd3d00f8010, C4<0>, C4<0>, C4<0>;
v0x7fd3d00c2370_0 .net *"_s10", 0 0, L_0x7fd3d00f7c80;  1 drivers
v0x7fd3d00c2430_0 .net *"_s15", 0 0, L_0x7fd3d00f7d30;  1 drivers
v0x7fd3d00c24e0_0 .net *"_s16", 0 0, L_0x7fd3d00f7dd0;  1 drivers
v0x7fd3d00c25a0_0 .net *"_s22", 0 0, L_0x7fd3d00f8010;  1 drivers
v0x7fd3d00c2650_0 .net *"_s23", 0 0, L_0x7fd3d00f8160;  1 drivers
v0x7fd3d00c2740_0 .net *"_s3", 0 0, L_0x7fd3d00f7a50;  1 drivers
v0x7fd3d00c27f0_0 .net *"_s4", 0 0, L_0x7fd3d00f7af0;  1 drivers
v0x7fd3d00c28a0_0 .net *"_s9", 0 0, L_0x7fd3d00f7ba0;  1 drivers
v0x7fd3d00c2950_0 .net "a", 3 0, L_0x7fd3d00f8210;  1 drivers
v0x7fd3d00c2a60_0 .net "out", 3 0, L_0x7fd3d00f7e80;  1 drivers
L_0x7fd3d00f7a50 .part L_0x7fd3d00f8210, 3, 1;
L_0x7fd3d00f7ba0 .part L_0x7fd3d00f8210, 2, 1;
L_0x7fd3d00f7d30 .part L_0x7fd3d00f8210, 1, 1;
L_0x7fd3d00f7e80 .concat8 [ 1 1 1 1], L_0x7fd3d00f8160, L_0x7fd3d00f7dd0, L_0x7fd3d00f7c80, L_0x7fd3d00f7af0;
L_0x7fd3d00f8010 .part L_0x7fd3d00f8210, 0, 1;
S_0x7fd3d00c2b40 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00c1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f8350 .functor NOT 1, L_0x7fd3d00f82b0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f84e0 .functor NOT 1, L_0x7fd3d00f8400, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f8630 .functor NOT 1, L_0x7fd3d00f8590, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f8a00 .functor NOT 1, L_0x7fd3d00f88b0, C4<0>, C4<0>, C4<0>;
v0x7fd3d00c2cf0_0 .net *"_s10", 0 0, L_0x7fd3d00f84e0;  1 drivers
v0x7fd3d00c2da0_0 .net *"_s15", 0 0, L_0x7fd3d00f8590;  1 drivers
v0x7fd3d00c2e50_0 .net *"_s16", 0 0, L_0x7fd3d00f8630;  1 drivers
v0x7fd3d00c2f10_0 .net *"_s22", 0 0, L_0x7fd3d00f88b0;  1 drivers
v0x7fd3d00c2fc0_0 .net *"_s23", 0 0, L_0x7fd3d00f8a00;  1 drivers
v0x7fd3d00c30b0_0 .net *"_s3", 0 0, L_0x7fd3d00f82b0;  1 drivers
v0x7fd3d00c3160_0 .net *"_s4", 0 0, L_0x7fd3d00f8350;  1 drivers
v0x7fd3d00c3210_0 .net *"_s9", 0 0, L_0x7fd3d00f8400;  1 drivers
v0x7fd3d00c32c0_0 .net "a", 3 0, L_0x7fd3d00f8bd0;  1 drivers
v0x7fd3d00c33d0_0 .net "out", 3 0, L_0x7fd3d00f86e0;  1 drivers
L_0x7fd3d00f82b0 .part L_0x7fd3d00f8bd0, 3, 1;
L_0x7fd3d00f8400 .part L_0x7fd3d00f8bd0, 2, 1;
L_0x7fd3d00f8590 .part L_0x7fd3d00f8bd0, 1, 1;
L_0x7fd3d00f86e0 .concat8 [ 1 1 1 1], L_0x7fd3d00f8a00, L_0x7fd3d00f8630, L_0x7fd3d00f84e0, L_0x7fd3d00f8350;
L_0x7fd3d00f88b0 .part L_0x7fd3d00f8bd0, 0, 1;
S_0x7fd3d00c3600 .scope module, "t2" "bit8_not" 4 65, 2 103 0, S_0x7fd3d00c1da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
v0x7fd3d00c4b20_0 .net "a", 7 0, L_0x7fd3d00fa1b0;  1 drivers
v0x7fd3d00c4bb0_0 .net "out", 7 0, L_0x7fd3d00f9e50;  1 drivers
L_0x7fd3d00f9590 .part L_0x7fd3d00fa1b0, 4, 4;
L_0x7fd3d00f9e50 .concat8 [ 4 4 0 0], L_0x7fd3d00f9a80, L_0x7fd3d00f91c0;
L_0x7fd3d00f9f70 .part L_0x7fd3d00fa1b0, 0, 4;
S_0x7fd3d00c37e0 .scope module, "t1" "bit4_not" 2 107, 2 90 0, S_0x7fd3d00c3600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f8e70 .functor NOT 1, L_0x7fd3d00f8dd0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f8fc0 .functor NOT 1, L_0x7fd3d00f8ee0, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f9110 .functor NOT 1, L_0x7fd3d00f9070, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f94e0 .functor NOT 1, L_0x7fd3d00f9390, C4<0>, C4<0>, C4<0>;
v0x7fd3d00c39e0_0 .net *"_s10", 0 0, L_0x7fd3d00f8fc0;  1 drivers
v0x7fd3d00c3aa0_0 .net *"_s15", 0 0, L_0x7fd3d00f9070;  1 drivers
v0x7fd3d00c3b50_0 .net *"_s16", 0 0, L_0x7fd3d00f9110;  1 drivers
v0x7fd3d00c3c10_0 .net *"_s22", 0 0, L_0x7fd3d00f9390;  1 drivers
v0x7fd3d00c3cc0_0 .net *"_s23", 0 0, L_0x7fd3d00f94e0;  1 drivers
v0x7fd3d00c3db0_0 .net *"_s3", 0 0, L_0x7fd3d00f8dd0;  1 drivers
v0x7fd3d00c3e60_0 .net *"_s4", 0 0, L_0x7fd3d00f8e70;  1 drivers
v0x7fd3d00c3f10_0 .net *"_s9", 0 0, L_0x7fd3d00f8ee0;  1 drivers
v0x7fd3d00c3fc0_0 .net "a", 3 0, L_0x7fd3d00f9590;  1 drivers
v0x7fd3d00c40d0_0 .net "out", 3 0, L_0x7fd3d00f91c0;  1 drivers
L_0x7fd3d00f8dd0 .part L_0x7fd3d00f9590, 3, 1;
L_0x7fd3d00f8ee0 .part L_0x7fd3d00f9590, 2, 1;
L_0x7fd3d00f9070 .part L_0x7fd3d00f9590, 1, 1;
L_0x7fd3d00f91c0 .concat8 [ 1 1 1 1], L_0x7fd3d00f94e0, L_0x7fd3d00f9110, L_0x7fd3d00f8fc0, L_0x7fd3d00f8e70;
L_0x7fd3d00f9390 .part L_0x7fd3d00f9590, 0, 1;
S_0x7fd3d00c41b0 .scope module, "t2" "bit4_not" 2 108, 2 90 0, S_0x7fd3d00c3600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
L_0x7fd3d00f96d0 .functor NOT 1, L_0x7fd3d00f9630, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f9860 .functor NOT 1, L_0x7fd3d00f9780, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f99b0 .functor NOT 1, L_0x7fd3d00f9910, C4<0>, C4<0>, C4<0>;
L_0x7fd3d00f9da0 .functor NOT 1, L_0x7fd3d00f9c50, C4<0>, C4<0>, C4<0>;
v0x7fd3d00c4360_0 .net *"_s10", 0 0, L_0x7fd3d00f9860;  1 drivers
v0x7fd3d00c4410_0 .net *"_s15", 0 0, L_0x7fd3d00f9910;  1 drivers
v0x7fd3d00c44c0_0 .net *"_s16", 0 0, L_0x7fd3d00f99b0;  1 drivers
v0x7fd3d00c4580_0 .net *"_s22", 0 0, L_0x7fd3d00f9c50;  1 drivers
v0x7fd3d00c4630_0 .net *"_s23", 0 0, L_0x7fd3d00f9da0;  1 drivers
v0x7fd3d00c4720_0 .net *"_s3", 0 0, L_0x7fd3d00f9630;  1 drivers
v0x7fd3d00c47d0_0 .net *"_s4", 0 0, L_0x7fd3d00f96d0;  1 drivers
v0x7fd3d00c4880_0 .net *"_s9", 0 0, L_0x7fd3d00f9780;  1 drivers
v0x7fd3d00c4930_0 .net "a", 3 0, L_0x7fd3d00f9f70;  1 drivers
v0x7fd3d00c4a40_0 .net "out", 3 0, L_0x7fd3d00f9a80;  1 drivers
L_0x7fd3d00f9630 .part L_0x7fd3d00f9f70, 3, 1;
L_0x7fd3d00f9780 .part L_0x7fd3d00f9f70, 2, 1;
L_0x7fd3d00f9910 .part L_0x7fd3d00f9f70, 1, 1;
L_0x7fd3d00f9a80 .concat8 [ 1 1 1 1], L_0x7fd3d00f9da0, L_0x7fd3d00f99b0, L_0x7fd3d00f9860, L_0x7fd3d00f96d0;
L_0x7fd3d00f9c50 .part L_0x7fd3d00f9f70, 0, 1;
S_0x7fd3d00c5110 .scope module, "xor_test" "bit16_xor" 3 45, 4 112 0, S_0x7fd3ce4f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
v0x7fd3d00c90e0_0 .net "a", 15 0, v0x7fd3d0021da0_0;  alias, 1 drivers
v0x7fd3d00c9190_0 .net "b", 15 0, v0x7fd3d0098300_0;  alias, 1 drivers
v0x7fd3d00c9230_0 .net "out", 15 0, L_0x7fd3d00dbb60;  1 drivers
L_0x7fd3d00d9cf0 .part v0x7fd3d0021da0_0, 8, 8;
L_0x7fd3d00d9d90 .part v0x7fd3d0098300_0, 8, 8;
L_0x7fd3d00dbb60 .concat8 [ 8 8 0 0], L_0x7fd3d00db880, L_0x7fd3d00d9a10;
L_0x7fd3d00dbc80 .part v0x7fd3d0021da0_0, 0, 8;
L_0x7fd3d00dbd20 .part v0x7fd3d0098300_0, 0, 8;
S_0x7fd3d00c5310 .scope module, "t1" "bit8_xor" 4 116, 2 156 0, S_0x7fd3d00c5110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00c6ff0_0 .net "a", 7 0, L_0x7fd3d00d9cf0;  1 drivers
v0x7fd3d00c7080_0 .net "b", 7 0, L_0x7fd3d00d9d90;  1 drivers
v0x7fd3d00c7110_0 .net "out", 7 0, L_0x7fd3d00d9a10;  1 drivers
L_0x7fd3d00d8c10 .part L_0x7fd3d00d9cf0, 4, 4;
L_0x7fd3d00d8cb0 .part L_0x7fd3d00d9d90, 4, 4;
L_0x7fd3d00d9a10 .concat8 [ 4 4 0 0], L_0x7fd3d00d9520, L_0x7fd3d00d8720;
L_0x7fd3d00d9b30 .part L_0x7fd3d00d9cf0, 0, 4;
L_0x7fd3d00d9c10 .part L_0x7fd3d00d9d90, 0, 4;
S_0x7fd3d00c5540 .scope module, "t1" "bit4_xor" 2 160, 2 143 0, S_0x7fd3d00c5310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d8100 .functor XOR 1, L_0x7fd3d00d7fc0, L_0x7fd3d00d8060, C4<0>, C4<0>;
L_0x7fd3d00d83b0 .functor XOR 1, L_0x7fd3d00d81f0, L_0x7fd3d00d82d0, C4<0>, C4<0>;
L_0x7fd3d00d8610 .functor XOR 1, L_0x7fd3d00d84a0, L_0x7fd3d00d8570, C4<0>, C4<0>;
L_0x7fd3d00d8ba0 .functor XOR 1, L_0x7fd3d00d8910, L_0x7fd3d00d8a30, C4<0>, C4<0>;
v0x7fd3d00c5770_0 .net *"_s11", 0 0, L_0x7fd3d00d81f0;  1 drivers
v0x7fd3d00c5830_0 .net *"_s13", 0 0, L_0x7fd3d00d82d0;  1 drivers
v0x7fd3d00c58e0_0 .net *"_s14", 0 0, L_0x7fd3d00d83b0;  1 drivers
v0x7fd3d00c59a0_0 .net *"_s19", 0 0, L_0x7fd3d00d84a0;  1 drivers
v0x7fd3d00c5a50_0 .net *"_s21", 0 0, L_0x7fd3d00d8570;  1 drivers
v0x7fd3d00c5b40_0 .net *"_s22", 0 0, L_0x7fd3d00d8610;  1 drivers
v0x7fd3d00c5bf0_0 .net *"_s28", 0 0, L_0x7fd3d00d8910;  1 drivers
v0x7fd3d00c5ca0_0 .net *"_s3", 0 0, L_0x7fd3d00d7fc0;  1 drivers
v0x7fd3d00c5d50_0 .net *"_s30", 0 0, L_0x7fd3d00d8a30;  1 drivers
v0x7fd3d00c5e60_0 .net *"_s31", 0 0, L_0x7fd3d00d8ba0;  1 drivers
v0x7fd3d00c5f10_0 .net *"_s5", 0 0, L_0x7fd3d00d8060;  1 drivers
v0x7fd3d00c5fc0_0 .net *"_s6", 0 0, L_0x7fd3d00d8100;  1 drivers
v0x7fd3d00c6070_0 .net "a", 3 0, L_0x7fd3d00d8c10;  1 drivers
v0x7fd3d00c6120_0 .net "b", 3 0, L_0x7fd3d00d8cb0;  1 drivers
v0x7fd3d00c61d0_0 .net "out", 3 0, L_0x7fd3d00d8720;  1 drivers
L_0x7fd3d00d7fc0 .part L_0x7fd3d00d8c10, 3, 1;
L_0x7fd3d00d8060 .part L_0x7fd3d00d8cb0, 3, 1;
L_0x7fd3d00d81f0 .part L_0x7fd3d00d8c10, 2, 1;
L_0x7fd3d00d82d0 .part L_0x7fd3d00d8cb0, 2, 1;
L_0x7fd3d00d84a0 .part L_0x7fd3d00d8c10, 1, 1;
L_0x7fd3d00d8570 .part L_0x7fd3d00d8cb0, 1, 1;
L_0x7fd3d00d8720 .concat8 [ 1 1 1 1], L_0x7fd3d00d8ba0, L_0x7fd3d00d8610, L_0x7fd3d00d83b0, L_0x7fd3d00d8100;
L_0x7fd3d00d8910 .part L_0x7fd3d00d8c10, 0, 1;
L_0x7fd3d00d8a30 .part L_0x7fd3d00d8cb0, 0, 1;
S_0x7fd3d00c62d0 .scope module, "t2" "bit4_xor" 2 161, 2 143 0, S_0x7fd3d00c5310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d8eb0 .functor XOR 1, L_0x7fd3d00d8d50, L_0x7fd3d00d8df0, C4<0>, C4<0>;
L_0x7fd3d00d91a0 .functor XOR 1, L_0x7fd3d00d8fe0, L_0x7fd3d00d90c0, C4<0>, C4<0>;
L_0x7fd3d00d93f0 .functor XOR 1, L_0x7fd3d00d92b0, L_0x7fd3d00d9350, C4<0>, C4<0>;
L_0x7fd3d00d99a0 .functor XOR 1, L_0x7fd3d00d9710, L_0x7fd3d00d9830, C4<0>, C4<0>;
v0x7fd3d00c64d0_0 .net *"_s11", 0 0, L_0x7fd3d00d8fe0;  1 drivers
v0x7fd3d00c6560_0 .net *"_s13", 0 0, L_0x7fd3d00d90c0;  1 drivers
v0x7fd3d00c6600_0 .net *"_s14", 0 0, L_0x7fd3d00d91a0;  1 drivers
v0x7fd3d00c66c0_0 .net *"_s19", 0 0, L_0x7fd3d00d92b0;  1 drivers
v0x7fd3d00c6770_0 .net *"_s21", 0 0, L_0x7fd3d00d9350;  1 drivers
v0x7fd3d00c6860_0 .net *"_s22", 0 0, L_0x7fd3d00d93f0;  1 drivers
v0x7fd3d00c6910_0 .net *"_s28", 0 0, L_0x7fd3d00d9710;  1 drivers
v0x7fd3d00c69c0_0 .net *"_s3", 0 0, L_0x7fd3d00d8d50;  1 drivers
v0x7fd3d00c6a70_0 .net *"_s30", 0 0, L_0x7fd3d00d9830;  1 drivers
v0x7fd3d00c6b80_0 .net *"_s31", 0 0, L_0x7fd3d00d99a0;  1 drivers
v0x7fd3d00c6c30_0 .net *"_s5", 0 0, L_0x7fd3d00d8df0;  1 drivers
v0x7fd3d00c6ce0_0 .net *"_s6", 0 0, L_0x7fd3d00d8eb0;  1 drivers
v0x7fd3d00c6d90_0 .net "a", 3 0, L_0x7fd3d00d9b30;  1 drivers
v0x7fd3d00c6e40_0 .net "b", 3 0, L_0x7fd3d00d9c10;  1 drivers
v0x7fd3d00c6ef0_0 .net "out", 3 0, L_0x7fd3d00d9520;  1 drivers
L_0x7fd3d00d8d50 .part L_0x7fd3d00d9b30, 3, 1;
L_0x7fd3d00d8df0 .part L_0x7fd3d00d9c10, 3, 1;
L_0x7fd3d00d8fe0 .part L_0x7fd3d00d9b30, 2, 1;
L_0x7fd3d00d90c0 .part L_0x7fd3d00d9c10, 2, 1;
L_0x7fd3d00d92b0 .part L_0x7fd3d00d9b30, 1, 1;
L_0x7fd3d00d9350 .part L_0x7fd3d00d9c10, 1, 1;
L_0x7fd3d00d9520 .concat8 [ 1 1 1 1], L_0x7fd3d00d99a0, L_0x7fd3d00d93f0, L_0x7fd3d00d91a0, L_0x7fd3d00d8eb0;
L_0x7fd3d00d9710 .part L_0x7fd3d00d9b30, 0, 1;
L_0x7fd3d00d9830 .part L_0x7fd3d00d9c10, 0, 1;
S_0x7fd3d00c7210 .scope module, "t2" "bit8_xor" 4 117, 2 156 0, S_0x7fd3d00c5110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
v0x7fd3d00c8ec0_0 .net "a", 7 0, L_0x7fd3d00dbc80;  1 drivers
v0x7fd3d00c8f50_0 .net "b", 7 0, L_0x7fd3d00dbd20;  1 drivers
v0x7fd3d00c8fe0_0 .net "out", 7 0, L_0x7fd3d00db880;  1 drivers
L_0x7fd3d00daa80 .part L_0x7fd3d00dbc80, 4, 4;
L_0x7fd3d00dab20 .part L_0x7fd3d00dbd20, 4, 4;
L_0x7fd3d00db880 .concat8 [ 4 4 0 0], L_0x7fd3d00db390, L_0x7fd3d00da590;
L_0x7fd3d00db9a0 .part L_0x7fd3d00dbc80, 0, 4;
L_0x7fd3d00dba80 .part L_0x7fd3d00dbd20, 0, 4;
S_0x7fd3d00c7420 .scope module, "t1" "bit4_xor" 2 160, 2 143 0, S_0x7fd3d00c7210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00d9f70 .functor XOR 1, L_0x7fd3d00d9e30, L_0x7fd3d00d9ed0, C4<0>, C4<0>;
L_0x7fd3d00da220 .functor XOR 1, L_0x7fd3d00da060, L_0x7fd3d00da140, C4<0>, C4<0>;
L_0x7fd3d00da480 .functor XOR 1, L_0x7fd3d00da310, L_0x7fd3d00da3e0, C4<0>, C4<0>;
L_0x7fd3d00daa10 .functor XOR 1, L_0x7fd3d00da780, L_0x7fd3d00da8a0, C4<0>, C4<0>;
v0x7fd3d00c7640_0 .net *"_s11", 0 0, L_0x7fd3d00da060;  1 drivers
v0x7fd3d00c7700_0 .net *"_s13", 0 0, L_0x7fd3d00da140;  1 drivers
v0x7fd3d00c77b0_0 .net *"_s14", 0 0, L_0x7fd3d00da220;  1 drivers
v0x7fd3d00c7870_0 .net *"_s19", 0 0, L_0x7fd3d00da310;  1 drivers
v0x7fd3d00c7920_0 .net *"_s21", 0 0, L_0x7fd3d00da3e0;  1 drivers
v0x7fd3d00c7a10_0 .net *"_s22", 0 0, L_0x7fd3d00da480;  1 drivers
v0x7fd3d00c7ac0_0 .net *"_s28", 0 0, L_0x7fd3d00da780;  1 drivers
v0x7fd3d00c7b70_0 .net *"_s3", 0 0, L_0x7fd3d00d9e30;  1 drivers
v0x7fd3d00c7c20_0 .net *"_s30", 0 0, L_0x7fd3d00da8a0;  1 drivers
v0x7fd3d00c7d30_0 .net *"_s31", 0 0, L_0x7fd3d00daa10;  1 drivers
v0x7fd3d00c7de0_0 .net *"_s5", 0 0, L_0x7fd3d00d9ed0;  1 drivers
v0x7fd3d00c7e90_0 .net *"_s6", 0 0, L_0x7fd3d00d9f70;  1 drivers
v0x7fd3d00c7f40_0 .net "a", 3 0, L_0x7fd3d00daa80;  1 drivers
v0x7fd3d00c7ff0_0 .net "b", 3 0, L_0x7fd3d00dab20;  1 drivers
v0x7fd3d00c80a0_0 .net "out", 3 0, L_0x7fd3d00da590;  1 drivers
L_0x7fd3d00d9e30 .part L_0x7fd3d00daa80, 3, 1;
L_0x7fd3d00d9ed0 .part L_0x7fd3d00dab20, 3, 1;
L_0x7fd3d00da060 .part L_0x7fd3d00daa80, 2, 1;
L_0x7fd3d00da140 .part L_0x7fd3d00dab20, 2, 1;
L_0x7fd3d00da310 .part L_0x7fd3d00daa80, 1, 1;
L_0x7fd3d00da3e0 .part L_0x7fd3d00dab20, 1, 1;
L_0x7fd3d00da590 .concat8 [ 1 1 1 1], L_0x7fd3d00daa10, L_0x7fd3d00da480, L_0x7fd3d00da220, L_0x7fd3d00d9f70;
L_0x7fd3d00da780 .part L_0x7fd3d00daa80, 0, 1;
L_0x7fd3d00da8a0 .part L_0x7fd3d00dab20, 0, 1;
S_0x7fd3d00c81a0 .scope module, "t2" "bit4_xor" 2 161, 2 143 0, S_0x7fd3d00c7210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
L_0x7fd3d00dad20 .functor XOR 1, L_0x7fd3d00dabc0, L_0x7fd3d00dac60, C4<0>, C4<0>;
L_0x7fd3d00db010 .functor XOR 1, L_0x7fd3d00dae50, L_0x7fd3d00daf30, C4<0>, C4<0>;
L_0x7fd3d00db260 .functor XOR 1, L_0x7fd3d00db120, L_0x7fd3d00db1c0, C4<0>, C4<0>;
L_0x7fd3d00db810 .functor XOR 1, L_0x7fd3d00db580, L_0x7fd3d00db6a0, C4<0>, C4<0>;
v0x7fd3d00c83a0_0 .net *"_s11", 0 0, L_0x7fd3d00dae50;  1 drivers
v0x7fd3d00c8430_0 .net *"_s13", 0 0, L_0x7fd3d00daf30;  1 drivers
v0x7fd3d00c84d0_0 .net *"_s14", 0 0, L_0x7fd3d00db010;  1 drivers
v0x7fd3d00c8590_0 .net *"_s19", 0 0, L_0x7fd3d00db120;  1 drivers
v0x7fd3d00c8640_0 .net *"_s21", 0 0, L_0x7fd3d00db1c0;  1 drivers
v0x7fd3d00c8730_0 .net *"_s22", 0 0, L_0x7fd3d00db260;  1 drivers
v0x7fd3d00c87e0_0 .net *"_s28", 0 0, L_0x7fd3d00db580;  1 drivers
v0x7fd3d00c8890_0 .net *"_s3", 0 0, L_0x7fd3d00dabc0;  1 drivers
v0x7fd3d00c8940_0 .net *"_s30", 0 0, L_0x7fd3d00db6a0;  1 drivers
v0x7fd3d00c8a50_0 .net *"_s31", 0 0, L_0x7fd3d00db810;  1 drivers
v0x7fd3d00c8b00_0 .net *"_s5", 0 0, L_0x7fd3d00dac60;  1 drivers
v0x7fd3d00c8bb0_0 .net *"_s6", 0 0, L_0x7fd3d00dad20;  1 drivers
v0x7fd3d00c8c60_0 .net "a", 3 0, L_0x7fd3d00db9a0;  1 drivers
v0x7fd3d00c8d10_0 .net "b", 3 0, L_0x7fd3d00dba80;  1 drivers
v0x7fd3d00c8dc0_0 .net "out", 3 0, L_0x7fd3d00db390;  1 drivers
L_0x7fd3d00dabc0 .part L_0x7fd3d00db9a0, 3, 1;
L_0x7fd3d00dac60 .part L_0x7fd3d00dba80, 3, 1;
L_0x7fd3d00dae50 .part L_0x7fd3d00db9a0, 2, 1;
L_0x7fd3d00daf30 .part L_0x7fd3d00dba80, 2, 1;
L_0x7fd3d00db120 .part L_0x7fd3d00db9a0, 1, 1;
L_0x7fd3d00db1c0 .part L_0x7fd3d00dba80, 1, 1;
L_0x7fd3d00db390 .concat8 [ 1 1 1 1], L_0x7fd3d00db810, L_0x7fd3d00db260, L_0x7fd3d00db010, L_0x7fd3d00dad20;
L_0x7fd3d00db580 .part L_0x7fd3d00db9a0, 0, 1;
L_0x7fd3d00db6a0 .part L_0x7fd3d00dba80, 0, 1;
    .scope S_0x7fd3d00b7bd0;
T_0 ;
    %wait E_0x7fd3d00b7e20;
    %load/vec4 v0x7fd3d00b8060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b7fb0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd3d00b7f10_0;
    %store/vec4 v0x7fd3d00b7fb0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd3d00b8160;
T_1 ;
    %wait E_0x7fd3d00b7e20;
    %load/vec4 v0x7fd3d00b8570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b84c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd3d00b8420_0;
    %store/vec4 v0x7fd3d00b84c0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd3d00b8670;
T_2 ;
    %wait E_0x7fd3d00b7e20;
    %load/vec4 v0x7fd3d00b8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b89e0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fd3d00b8940_0;
    %store/vec4 v0x7fd3d00b89e0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd3d00b8ba0;
T_3 ;
    %wait E_0x7fd3d00b7e20;
    %load/vec4 v0x7fd3d00b8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b8f00_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd3d00b8e60_0;
    %store/vec4 v0x7fd3d00b8f00_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd3d00b7970;
T_4 ;
    %wait E_0x7fd3d00b7b80;
    %load/vec4 v0x7fd3d00b92b0_0;
    %store/vec4 v0x7fd3d00b9140_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd3ce4b7280;
T_5 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0023380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0025940_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd3d0028390_0;
    %store/vec4 v0x7fd3d0025940_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd3ce4e81c0;
T_6 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d005a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d005cb30_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd3d005f180_0;
    %store/vec4 v0x7fd3d005cb30_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd3ce4e0380;
T_7 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0056e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d004f460_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fd3d0057610_0;
    %store/vec4 v0x7fd3d004f460_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd3d000bec0;
T_8 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0042c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0045270_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fd3d0042a90_0;
    %store/vec4 v0x7fd3d0045270_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd3ce4a9530;
T_9 ;
    %wait E_0x7fd3d007e5d0;
    %load/vec4 v0x7fd3d0035550_0;
    %store/vec4 v0x7fd3d003d390_0, 0, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fd3d006d5b0;
T_10 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d002dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d002db20_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fd3d00824a0_0;
    %store/vec4 v0x7fd3d002db20_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fd3d0065770;
T_11 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0004140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00040b0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fd3d001e750_0;
    %store/vec4 v0x7fd3d00040b0_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd3d007e270;
T_12 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3ce4e3f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3ce4f3e50_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fd3ce4f3dc0_0;
    %store/vec4 v0x7fd3ce4f3e50_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd3d0081470;
T_13 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3ce4f3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3ce4f3c70_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fd3ce4ffde0_0;
    %store/vec4 v0x7fd3ce4f3c70_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd3d0069a70;
T_14 ;
    %wait E_0x7fd3d0057370;
    %load/vec4 v0x7fd3ce4eff90_0;
    %store/vec4 v0x7fd3ce4f7990_0, 0, 4;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd3d007f310;
T_15 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3ce4e3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3ce4e3e30_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fd3ce4dfd20_0;
    %store/vec4 v0x7fd3ce4e3e30_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fd3d004fb60;
T_16 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3ce4e0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3ce4e00c0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fd3ce4e7b50_0;
    %store/vec4 v0x7fd3ce4e00c0_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fd3d00536a0;
T_17 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d001e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3ce4bab10_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fd3ce4baa70_0;
    %store/vec4 v0x7fd3ce4bab10_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fd3d004b860;
T_18 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d000bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d001d490_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fd3d001d400_0;
    %store/vec4 v0x7fd3d001d490_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fd3d00803b0;
T_19 ;
    %wait E_0x7fd3ce4efbb0;
    %load/vec4 v0x7fd3d0007550_0;
    %store/vec4 v0x7fd3d000b850_0, 0, 4;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fd3d0039790;
T_20 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d006ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d006d380_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fd3d006d2f0_0;
    %store/vec4 v0x7fd3d006d380_0, 0, 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fd3d0031950;
T_21 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0065100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0065070_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fd3ce4ff900_0;
    %store/vec4 v0x7fd3d0065070_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fd3d0011650;
T_22 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d001fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0020470_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fd3d00203e0_0;
    %store/vec4 v0x7fd3d0020470_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fd3ce4d2cf0;
T_23 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0021b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0022450_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fd3d00223c0_0;
    %store/vec4 v0x7fd3d0022450_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fd3d0035c50;
T_24 ;
    %wait E_0x7fd3d0073e30;
    %load/vec4 v0x7fd3d0020b20_0;
    %store/vec4 v0x7fd3d00213d0_0, 0, 4;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fd3ce4a48c0;
T_25 ;
    %wait E_0x7fd3d0070e40;
    %load/vec4 v0x7fd3d001fdc0_0;
    %store/vec4 v0x7fd3d0021da0_0, 0, 16;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fd3d0091f70;
T_26 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00923b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0092300_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fd3d0092260_0;
    %store/vec4 v0x7fd3d0092300_0, 0, 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fd3d00924a0;
T_27 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00928b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0092800_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fd3d0092760_0;
    %store/vec4 v0x7fd3d0092800_0, 0, 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fd3d00929a0;
T_28 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0092dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0092d10_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fd3d0092c70_0;
    %store/vec4 v0x7fd3d0092d10_0, 0, 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fd3d0092eb0;
T_29 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00932c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0093210_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fd3d0093170_0;
    %store/vec4 v0x7fd3d0093210_0, 0, 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fd3d0091ce0;
T_30 ;
    %wait E_0x7fd3d0091f20;
    %load/vec4 v0x7fd3d00935a0_0;
    %store/vec4 v0x7fd3d0093450_0, 0, 4;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fd3d00939c0;
T_31 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0093e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0093d50_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fd3d0093cb0_0;
    %store/vec4 v0x7fd3d0093d50_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fd3d0093ef0;
T_32 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0094300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0094250_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fd3d00941b0_0;
    %store/vec4 v0x7fd3d0094250_0, 0, 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fd3d00943f0;
T_33 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0094810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0094760_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fd3d00946c0_0;
    %store/vec4 v0x7fd3d0094760_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fd3d0094900;
T_34 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0094d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0094c60_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fd3d0094bc0_0;
    %store/vec4 v0x7fd3d0094c60_0, 0, 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fd3d0093760;
T_35 ;
    %wait E_0x7fd3d0093980;
    %load/vec4 v0x7fd3d0094ff0_0;
    %store/vec4 v0x7fd3d0094ea0_0, 0, 4;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fd3d0095420;
T_36 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0095860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00957b0_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fd3d0095710_0;
    %store/vec4 v0x7fd3d00957b0_0, 0, 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fd3d0095950;
T_37 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3ce4fc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3ce4fc300_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fd3ce4fc260_0;
    %store/vec4 v0x7fd3ce4fc300_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fd3ce4ec460;
T_38 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0095e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0095dc0_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fd3d0095d20_0;
    %store/vec4 v0x7fd3d0095dc0_0, 0, 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fd3d0095f60;
T_39 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0096370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00962c0_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fd3d0096220_0;
    %store/vec4 v0x7fd3d00962c0_0, 0, 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fd3d00951b0;
T_40 ;
    %wait E_0x7fd3d00953e0;
    %load/vec4 v0x7fd3d0096650_0;
    %store/vec4 v0x7fd3d0096500_0, 0, 4;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fd3d0096a70;
T_41 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0096eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0096e00_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fd3d0096d60_0;
    %store/vec4 v0x7fd3d0096e00_0, 0, 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fd3d0096fa0;
T_42 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00973b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0097300_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fd3d0097260_0;
    %store/vec4 v0x7fd3d0097300_0, 0, 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fd3d00974a0;
T_43 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00978c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0097810_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fd3d0097770_0;
    %store/vec4 v0x7fd3d0097810_0, 0, 1;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fd3d00979b0;
T_44 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d0097dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0097d10_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7fd3d0097c70_0;
    %store/vec4 v0x7fd3d0097d10_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fd3d0096810;
T_45 ;
    %wait E_0x7fd3d0096a20;
    %load/vec4 v0x7fd3d00980a0_0;
    %store/vec4 v0x7fd3d0097f50_0, 0, 4;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fd3d0091a80;
T_46 ;
    %wait E_0x7fd3d0091c90;
    %load/vec4 v0x7fd3d0098470_0;
    %store/vec4 v0x7fd3d0098300_0, 0, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fd3d00b0ed0;
T_47 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b1260_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x7fd3d00b11c0_0;
    %store/vec4 v0x7fd3d00b1260_0, 0, 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fd3d00b1400;
T_48 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b1760_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7fd3d00b16c0_0;
    %store/vec4 v0x7fd3d00b1760_0, 0, 1;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fd3d00b1900;
T_49 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b1d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b1c70_0, 0, 1;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7fd3d00b1bd0_0;
    %store/vec4 v0x7fd3d00b1c70_0, 0, 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fd3d00b1e10;
T_50 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b2220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b2170_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x7fd3d00b20d0_0;
    %store/vec4 v0x7fd3d00b2170_0, 0, 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fd3d00b0c40;
T_51 ;
    %wait E_0x7fd3d00b0e80;
    %load/vec4 v0x7fd3d00b2500_0;
    %store/vec4 v0x7fd3d00b23b0_0, 0, 4;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x7fd3d00b2920;
T_52 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b2cb0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7fd3d00b2c10_0;
    %store/vec4 v0x7fd3d00b2cb0_0, 0, 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fd3d00b2e50;
T_53 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b3260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b31b0_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x7fd3d00b3110_0;
    %store/vec4 v0x7fd3d00b31b0_0, 0, 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fd3d00b3350;
T_54 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b36c0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7fd3d00b3620_0;
    %store/vec4 v0x7fd3d00b36c0_0, 0, 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fd3d00b3860;
T_55 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b3c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b3bc0_0, 0, 1;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x7fd3d00b3b20_0;
    %store/vec4 v0x7fd3d00b3bc0_0, 0, 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fd3d00b26c0;
T_56 ;
    %wait E_0x7fd3d00b28e0;
    %load/vec4 v0x7fd3d00b3f50_0;
    %store/vec4 v0x7fd3d00b3e00_0, 0, 4;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x7fd3d00b4380;
T_57 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b47c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b4710_0, 0, 1;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x7fd3d00b4670_0;
    %store/vec4 v0x7fd3d00b4710_0, 0, 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fd3d00b48b0;
T_58 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b4cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b4c10_0, 0, 1;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x7fd3d00b4b70_0;
    %store/vec4 v0x7fd3d00b4c10_0, 0, 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fd3d00b4db0;
T_59 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b5120_0, 0, 1;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x7fd3d00b5080_0;
    %store/vec4 v0x7fd3d00b5120_0, 0, 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fd3d00b52c0;
T_60 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b5620_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x7fd3d00b5580_0;
    %store/vec4 v0x7fd3d00b5620_0, 0, 1;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fd3d00b4110;
T_61 ;
    %wait E_0x7fd3d00b4340;
    %load/vec4 v0x7fd3d00b59b0_0;
    %store/vec4 v0x7fd3d00b5860_0, 0, 4;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x7fd3d00b5dd0;
T_62 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b6210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b6160_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x7fd3d00b60c0_0;
    %store/vec4 v0x7fd3d00b6160_0, 0, 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fd3d00b6300;
T_63 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b6660_0, 0, 1;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x7fd3d00b65c0_0;
    %store/vec4 v0x7fd3d00b6660_0, 0, 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fd3d00b6800;
T_64 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b6c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b6b70_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x7fd3d00b6ad0_0;
    %store/vec4 v0x7fd3d00b6b70_0, 0, 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fd3d00b6d10;
T_65 ;
    %wait E_0x7fd3d00282e0;
    %load/vec4 v0x7fd3d00b7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00b7070_0, 0, 1;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x7fd3d00b6fd0_0;
    %store/vec4 v0x7fd3d00b7070_0, 0, 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fd3d00b5b70;
T_66 ;
    %wait E_0x7fd3d00b5d80;
    %load/vec4 v0x7fd3d00b7400_0;
    %store/vec4 v0x7fd3d00b72b0_0, 0, 4;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x7fd3d00b09e0;
T_67 ;
    %wait E_0x7fd3d00b0bf0;
    %load/vec4 v0x7fd3d00b77d0_0;
    %store/vec4 v0x7fd3d00b7660_0, 0, 16;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x7fd3d00998c0;
T_68 ;
    %wait E_0x7fd3d0098870;
    %load/vec4 v0x7fd3d0099ad0_0;
    %pad/u 32;
    %load/vec4 v0x7fd3d0099b80_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x7fd3d0099d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d0099c20_0, 0, 1;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x7fd3d0099cd0_0, 0, 32;
T_68.0 ;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7fd3d0099cd0_0;
    %cmp/s;
    %jmp/0xz T_68.1, 5;
    %load/vec4 v0x7fd3d0099c20_0;
    %load/vec4 v0x7fd3d0099d80_0;
    %load/vec4 v0x7fd3d0099cd0_0;
    %part/s 1;
    %or;
    %store/vec4 v0x7fd3d0099c20_0, 0, 1;
    %load/vec4 v0x7fd3d0099d80_0;
    %load/vec4 v0x7fd3d0099cd0_0;
    %subi 16, 0, 32;
    %part/s 1;
    %load/vec4 v0x7fd3d0099cd0_0;
    %subi 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x7fd3d0099e70_0, 4, 1;
    %load/vec4 v0x7fd3d0099cd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fd3d0099cd0_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x7fd3d0099320;
T_69 ;
    %wait E_0x7fd3d0098870;
    %load/vec4 v0x7fd3d0099530_0;
    %load/vec4 v0x7fd3d0099660_0;
    %mod;
    %store/vec4 v0x7fd3d0099810_0, 0, 16;
    %load/vec4 v0x7fd3d0099660_0;
    %or/r;
    %inv;
    %store/vec4 v0x7fd3d0099780_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x7fd3d0098620;
T_70 ;
    %wait E_0x7fd3d0098870;
    %load/vec4 v0x7fd3d00988a0_0;
    %load/vec4 v0x7fd3d0098950_0;
    %div;
    %store/vec4 v0x7fd3d0098aa0_0, 0, 16;
    %load/vec4 v0x7fd3d0098950_0;
    %or/r;
    %inv;
    %store/vec4 v0x7fd3d00989f0_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x7fd3ce4f8000;
T_71 ;
T_71.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3d00ca910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3d00ca910_0, 0, 1;
    %delay 5, 0;
    %jmp T_71.0;
    %end;
    .thread T_71;
    .scope S_0x7fd3ce4f8000;
T_72 ;
    %pushi/vec4 40000, 0, 16;
    %store/vec4 v0x7fd3d00ca710_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7fd3d00ca840_0, 0, 16;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %vpi_call 3 119 "$display", "DIV %d / %d = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cac10_0 {0 0 0};
    %vpi_call 3 120 "$display", "Error = %d", v0x7fd3d00ca9e0_0 {0 0 0};
    %delay 6, 0;
    %vpi_call 3 123 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 124 "$display", "DIV %d / %d = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00caab0_0 {0 0 0};
    %vpi_call 3 125 "$display", "Error = %d", v0x7fd3d00ca9e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %delay 10, 0;
    %vpi_call 3 129 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 130 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %delay 10, 0;
    %vpi_call 3 134 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 135 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %delay 10, 0;
    %vpi_call 3 139 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 140 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x7fd3d00ca710_0, 0, 16;
    %pushi/vec4 1000, 0, 16;
    %store/vec4 v0x7fd3d00ca840_0, 0, 16;
    %delay 10, 0;
    %vpi_call 3 146 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 147 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %vpi_call 3 148 "$display", "Error = %d", v0x7fd3d00ca9e0_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x7fd3d00ca710_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7fd3d00ca840_0, 0, 16;
    %delay 10, 0;
    %vpi_call 3 154 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 155 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %vpi_call 3 156 "$display", "Error = %d", v0x7fd3d00ca9e0_0 {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fd3d00ca710_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fd3d00ca840_0, 0, 16;
    %delay 10, 0;
    %vpi_call 3 162 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 163 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %vpi_call 3 164 "$display", "Error = %d", v0x7fd3d00ca9e0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fd3d00cab40_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x7fd3d00ca710_0, 0, 16;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x7fd3d00ca840_0, 0, 16;
    %delay 10, 0;
    %vpi_call 3 170 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 171 "$display", "a = %d, b = %d, opcode = %d, output = %d", v0x7fd3d00ca660_0, v0x7fd3d00ca7b0_0, v0x7fd3d00cad20_0, v0x7fd3d00caab0_0 {0 0 0};
    %vpi_call 3 172 "$display", "Error = %d", v0x7fd3d00ca9e0_0 {0 0 0};
    %vpi_call 3 173 "$finish" {0 0 0};
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./basic.v";
    "trohoc.v";
    "./circuit_components.v";
