/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000003690504506_1236628566_2609608528_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_2609608528", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_2609608528.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_3948377367_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_3948377367", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_3948377367.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_1915980053_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_1915980053", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_1915980053.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_2995593565_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_2995593565", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_2995593565.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_0655713422_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_0655713422", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_0655713422.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_1039957220_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_1039957220", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_1039957220.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_3079976859_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_3079976859", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_3079976859.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_3561259681_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_3561259681", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_3561259681.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_4200339088_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_4200339088", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_4200339088.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_2290565165_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_2290565165", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_2290565165.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_1293975203_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_1293975203", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_1293975203.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_3853293628_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_3853293628", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_3853293628.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_0621949044_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_0621949044", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_0621949044.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_2170711866_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_2170711866", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_2170711866.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_1138463624_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_1138463624", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_1138463624.didat");
}

extern void simprims_ver_m_00000000003690504506_1236628566_0351939305_init()
{
	xsi_register_didat("simprims_ver_m_00000000003690504506_1236628566_0351939305", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003690504506_1236628566_0351939305.didat");
}
