<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='342' type='void llvm::SwingSchedulerDAG::rewriteScheduledInstr(llvm::MachineBasicBlock * BB, llvm::SMSchedule &amp; Schedule, InstrMapTy &amp; InstrMap, unsigned int CurStageNum, unsigned int PhiNum, llvm::MachineInstr * Phi, unsigned int OldReg, unsigned int NewReg, unsigned int PrevReg = 0)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2333' u='c' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2455' u='c' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2491' u='c' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2496' u='c' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2515' u='c' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2605' u='c' c='_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2607' u='c' c='_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2615' u='c' c='_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3066' u='c' c='_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3075' ll='3128' type='void llvm::SwingSchedulerDAG::rewriteScheduledInstr(llvm::MachineBasicBlock * BB, llvm::SMSchedule &amp; Schedule, InstrMapTy &amp; InstrMap, unsigned int CurStageNum, unsigned int PhiNum, llvm::MachineInstr * Phi, unsigned int OldReg, unsigned int NewReg, unsigned int PrevReg = 0)'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3072'>/// Rewrite a previously scheduled instruction to use the register value
/// from the new instruction. Make sure the instruction occurs in the
/// basic block, and we don&apos;t change the uses in the new instruction.</doc>
